V 000035 56 403 1268928034629 AND2
(_unit AND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 765
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 766
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 404 1268928034635 AND2A
(_unit AND2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 806
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 807
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 404 1268928034640 AND2B
(_unit AND2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 848
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 849
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 571 1268928034645 AND3
(_unit AND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 892
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 893
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 894
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 572 1268928034650 AND3A
(_unit AND3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 938
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 939
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 940
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 572 1268928034655 AND3B
(_unit AND3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 985
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 986
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 987
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928034660 AND3C
(_unit AND3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1033
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1034
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1035
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034665 AO12
(_unit AO12
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1086
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1087
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1088
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034670 AO13
(_unit AO13
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1135
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1136
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1137
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034675 AO14
(_unit AO14
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1188
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1189
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1190
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034680 AO15
(_unit AO15
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1241
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1242
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1243
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034685 AO16
(_unit AO16
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1290
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1291
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1292
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034690 AO17
(_unit AO17
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1343
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1344
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1345
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034695 AO18
(_unit AO18
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1393
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1394
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1395
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268928034700 AO1
(_unit AO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1438
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1439
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1440
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034714 AO1A
(_unit AO1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1484
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1485
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1486
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034719 AO1B
(_unit AO1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1530
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1531
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1532
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034724 AO1C
(_unit AO1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1577
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1578
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1579
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034729 AO1D
(_unit AO1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1624
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1625
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1626
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034744 AO1E
(_unit AO1E
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1672
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1673
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1674
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034749 AOI1
(_unit AOI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1717
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1718
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1719
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928034754 AOI1A
(_unit AOI1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1763
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1764
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1765
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928034759 AOI1B
(_unit AOI1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1809
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1810
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1811
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928034764 AOI1C
(_unit AOI1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1856
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1857
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1858
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928034769 AOI1D
(_unit AOI1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1904
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1905
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1906
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034774 AOI5
(_unit AOI5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1953
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1954
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1955
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268928034779 AX1
(_unit AX1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1999
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2000
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2001
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034784 AX1A
(_unit AX1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2045
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2046
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2047
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034789 AX1B
(_unit AX1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2092
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2093
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2094
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034794 AX1C
(_unit AX1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2137
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2138
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2139
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034808 AX1D
(_unit AX1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2184
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2185
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2186
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034813 AX1E
(_unit AX1E
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2229
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2230
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2231
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034818 AXO1
(_unit AXO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2277
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2278
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2279
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034823 AXO2
(_unit AXO2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2326
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2327
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2328
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034828 AXO3
(_unit AXO3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2374
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2375
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2376
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034833 AXO5
(_unit AXO5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2423
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2424
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2425
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034838 AXO6
(_unit AXO6
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2471
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2472
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2473
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928034843 AXO7
(_unit AXO7
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2520
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2521
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2522
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928034848 AXOI1
(_unit AXOI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2568
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2569
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2570
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928034853 AXOI2
(_unit AXOI2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2617
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2618
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2619
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928034858 AXOI3
(_unit AXOI3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2665
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2666
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2667
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928034863 AXOI4
(_unit AXOI4
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2713
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2714
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2715
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928034868 AXOI5
(_unit AXOI5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2762
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2763
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2764
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928034873 AXOI7
(_unit AXOI7
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2811
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2812
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2813
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 238 1268928034878 PLLINT
(_unit PLLINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.0 0.0 0.0))
		(_specparam tpdHL_A_to_Y real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2850
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 1405 1268928034883 BIBUF
(_unit BIBUF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2899
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2901
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2902
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2903
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2904
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 2906
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2907
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2908
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2909
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2910
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2911
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928034888 BIBUF_F_12
(_unit BIBUF_F_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2961
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2963
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2964
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2965
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2966
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 2968
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2969
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2970
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2971
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2972
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2973
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928034893 BIBUF_F_12D
(_unit BIBUF_F_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3024
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3026
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3027
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3028
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3029
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3031
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3032
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3033
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3034
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3035
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3036
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928034898 BIBUF_F_12U
(_unit BIBUF_F_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3087
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3089
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3090
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3091
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3092
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3094
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3095
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3096
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3097
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3098
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3099
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928034903 BIBUF_F_16
(_unit BIBUF_F_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3149
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3151
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3152
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3153
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3154
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3156
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3157
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3158
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3159
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3160
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3161
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928034908 BIBUF_F_16D
(_unit BIBUF_F_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3212
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3214
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3215
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3216
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3217
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3219
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3220
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3221
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3222
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3223
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3224
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928034913 BIBUF_F_16U
(_unit BIBUF_F_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3275
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3277
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3278
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3279
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3280
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3282
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3283
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3284
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3285
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3286
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3287
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928034918 BIBUF_F_24
(_unit BIBUF_F_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3337
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3339
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3340
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3341
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3342
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3344
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3345
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3346
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3347
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3348
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3349
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928034923 BIBUF_F_24D
(_unit BIBUF_F_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3400
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3402
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3403
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3404
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3405
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3407
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3408
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3409
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3410
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3411
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3412
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928034928 BIBUF_F_24U
(_unit BIBUF_F_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3463
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3465
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3466
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3467
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3468
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3470
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3471
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3472
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3473
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3474
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3475
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928034933 BIBUF_F_8
(_unit BIBUF_F_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3525
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3527
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3528
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3529
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3530
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3532
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3533
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3534
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3535
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3536
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3537
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928034938 BIBUF_F_8D
(_unit BIBUF_F_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3588
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3590
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3591
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3592
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3593
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3595
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3596
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3597
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3598
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3599
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3600
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928034943 BIBUF_F_8U
(_unit BIBUF_F_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3651
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3653
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3654
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3655
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3656
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3658
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3659
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3660
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3661
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3662
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3663
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1412 1268928034948 BIBUF_GTLP25
(_unit BIBUF_GTLP25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3713
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3715
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3716
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3717
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3718
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3720
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3721
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3722
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3723
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3724
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3725
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1412 1268928034953 BIBUF_GTLP33
(_unit BIBUF_GTLP33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3775
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3777
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3778
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3779
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3780
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3782
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3783
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3784
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3785
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3786
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3787
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1412 1268928034958 BIBUF_HSTL_I
(_unit BIBUF_HSTL_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3837
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3839
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3840
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3841
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3842
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3844
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3845
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3846
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3847
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3848
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3849
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928034963 BIBUF_LVCMOS15
(_unit BIBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3899
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3901
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3902
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3903
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3904
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3906
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3907
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3908
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3909
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3910
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3911
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928034968 BIBUF_LVCMOS15D
(_unit BIBUF_LVCMOS15D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3962
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3964
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3965
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3966
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3967
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3969
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3970
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3971
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3972
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3973
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3974
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928034973 BIBUF_LVCMOS15U
(_unit BIBUF_LVCMOS15U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4025
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4027
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4028
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4029
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4030
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4032
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4033
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4034
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4035
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4036
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4037
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928034978 BIBUF_LVCMOS18
(_unit BIBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4087
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4089
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4090
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4091
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4092
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4094
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4095
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4096
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4097
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4098
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4099
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928034983 BIBUF_LVCMOS18D
(_unit BIBUF_LVCMOS18D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4150
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4152
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4153
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4154
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4155
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4157
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4158
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4159
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4160
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4161
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4162
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928034988 BIBUF_LVCMOS18U
(_unit BIBUF_LVCMOS18U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4213
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4215
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4216
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4217
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4218
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4220
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4221
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4222
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4223
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4224
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4225
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928034993 BIBUF_LVCMOS25
(_unit BIBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4275
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4277
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4278
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4279
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4280
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4282
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4283
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4284
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4285
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4286
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4287
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928034998 BIBUF_LVCMOS25D
(_unit BIBUF_LVCMOS25D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4338
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4340
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4341
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4342
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4343
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4345
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4346
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4347
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4348
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4349
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4350
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928035003 BIBUF_LVCMOS25U
(_unit BIBUF_LVCMOS25U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4401
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4403
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4404
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4405
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4406
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4408
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4409
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4410
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4411
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4412
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4413
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928035008 BIBUF_LVCMOS33
(_unit BIBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4462
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4464
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4465
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4466
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4467
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4469
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4470
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4471
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4472
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4473
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4474
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928035013 BIBUF_LVCMOS33D
(_unit BIBUF_LVCMOS33D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4526
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4528
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4529
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4530
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4531
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4533
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4534
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4535
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4536
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4537
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4538
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928035018 BIBUF_LVCMOS33U
(_unit BIBUF_LVCMOS33U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4590
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4592
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4593
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4594
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4595
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4597
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4598
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4599
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4600
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4601
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4602
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1413 1268928035023 BIBUF_LVCMOS5
(_unit BIBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4652
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4654
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4655
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4656
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4657
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4659
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4660
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4661
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4662
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4663
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4664
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928035028 BIBUF_LVCMOS5D
(_unit BIBUF_LVCMOS5D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4715
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4717
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4718
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4719
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4720
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4722
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4723
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4724
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4725
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4726
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4727
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928035041 BIBUF_LVCMOS5U
(_unit BIBUF_LVCMOS5U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4778
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4780
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4781
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4782
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4783
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4785
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4786
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4787
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4788
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4789
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4790
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 2319 1268928035046 BIBUF_LVDS
(_unit BIBUF_LVDS
	(_specify
		(_specparam tpdLH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_PADP_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PADP_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PADN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PADN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4863
			(_port E in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 4864
			(_port E in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 4866
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 4867
			(_port D in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 4869
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4870
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4871
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4872
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 4874
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4875
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4876
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4877
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4878
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4879
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4880
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4881
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928035051 BIBUF_PCI
(_unit BIBUF_PCI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4932
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4934
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4935
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4936
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4937
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4939
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4940
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4941
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4942
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4943
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4944
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928035056 BIBUF_PCIX
(_unit BIBUF_PCIX
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4994
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4996
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4997
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4998
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4999
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5001
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5002
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5003
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5004
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5005
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5006
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1413 1268928035061 BIBUF_SSTL2_I
(_unit BIBUF_SSTL2_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5056
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5058
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5059
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5060
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5061
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5063
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5064
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5065
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5066
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5067
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5068
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928035066 BIBUF_SSTL2_II
(_unit BIBUF_SSTL2_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5118
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5120
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5121
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5122
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5123
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5125
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5126
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5127
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5128
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5129
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5130
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1413 1268928035071 BIBUF_SSTL3_I
(_unit BIBUF_SSTL3_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5180
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5182
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5183
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5184
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5185
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5187
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5188
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5189
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5190
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5191
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5192
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928035076 BIBUF_SSTL3_II
(_unit BIBUF_SSTL3_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5242
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5244
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5245
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5246
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5247
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5249
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5250
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5251
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5252
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5253
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5254
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928035081 BIBUF_S_12
(_unit BIBUF_S_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5304
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5306
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5307
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5308
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5309
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5311
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5312
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5313
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5314
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5315
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5316
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928035088 BIBUF_S_12D
(_unit BIBUF_S_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5367
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5369
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5370
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5371
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5372
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5374
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5375
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5376
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5377
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5378
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5379
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928035093 BIBUF_S_12U
(_unit BIBUF_S_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5430
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5432
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5433
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5434
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5435
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5437
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5438
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5439
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5440
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5441
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5442
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928035098 BIBUF_S_16
(_unit BIBUF_S_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5492
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5494
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5495
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5496
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5497
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5499
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5500
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5501
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5502
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5503
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5504
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928035103 BIBUF_S_16D
(_unit BIBUF_S_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5555
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5557
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5558
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5559
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5560
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5562
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5563
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5564
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5565
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5566
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5567
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928035108 BIBUF_S_16U
(_unit BIBUF_S_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5618
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5620
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5621
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5622
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5623
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5625
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5626
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5627
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5628
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5629
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5630
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928035113 BIBUF_S_24
(_unit BIBUF_S_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5680
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5682
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5683
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5684
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5685
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5687
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5688
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5689
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5690
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5691
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5692
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928035118 BIBUF_S_24D
(_unit BIBUF_S_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5743
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5745
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5746
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5747
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5748
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5750
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5751
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5752
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5753
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5754
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5755
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928035123 BIBUF_S_24U
(_unit BIBUF_S_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5806
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5808
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5809
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5810
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5811
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5813
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5814
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5815
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5816
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5817
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5818
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928035128 BIBUF_S_8
(_unit BIBUF_S_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5868
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5870
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5871
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5872
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5873
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5875
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5876
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5877
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5878
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5879
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5880
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928035133 BIBUF_S_8D
(_unit BIBUF_S_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5931
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5933
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5934
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5935
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5936
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5938
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5939
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5940
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5941
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5942
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5943
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928035138 BIBUF_S_8U
(_unit BIBUF_S_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5994
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5996
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5997
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5998
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5999
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6001
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6002
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6003
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6004
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6005
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6006
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 402 1268928035143 CLKBUF
(_unit CLKBUF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6045
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6047
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6048
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 409 1268928035148 CLKBUF_GTLP25
(_unit CLKBUF_GTLP25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6086
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6088
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6089
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 409 1268928035153 CLKBUF_GTLP33
(_unit CLKBUF_GTLP33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6128
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6130
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6131
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 409 1268928035158 CLKBUF_HSTL_I
(_unit CLKBUF_HSTL_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6170
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6172
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6173
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928035163 CLKBUF_LVCMOS15
(_unit CLKBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6212
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6214
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6215
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928035168 CLKBUF_LVCMOS18
(_unit CLKBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6254
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6256
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6257
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928035173 CLKBUF_LVCMOS25
(_unit CLKBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6296
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6298
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6299
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928035178 CLKBUF_LVCMOS33
(_unit CLKBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6338
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6340
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6341
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 410 1268928035183 CLKBUF_LVCMOS5
(_unit CLKBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6380
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6382
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6383
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 717 1268928035188 CLKBUF_LVDS
(_unit CLKBUF_LVDS
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf_lvds\)
		(_modpath parallel unknown 0 6437
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6438
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 6440
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6441
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6442
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6443
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 721 1268928035193 CLKBUF_LVPECL
(_unit CLKBUF_LVPECL
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf_lvpecl\)
		(_modpath parallel unknown 0 6493
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6494
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 6496
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6497
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6498
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6499
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 406 1268928035198 CLKBUF_PCI
(_unit CLKBUF_PCI
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6540
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6542
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6543
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 407 1268928035203 CLKBUF_PCIX
(_unit CLKBUF_PCIX
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6582
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6584
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6585
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 410 1268928035208 CLKBUF_SSTL2_I
(_unit CLKBUF_SSTL2_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6624
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6626
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6627
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928035213 CLKBUF_SSTL2_II
(_unit CLKBUF_SSTL2_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6666
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6668
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6669
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 410 1268928035218 CLKBUF_SSTL3_I
(_unit CLKBUF_SSTL3_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6708
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6710
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6711
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928035223 CLKBUF_SSTL3_II
(_unit CLKBUF_SSTL3_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6750
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6752
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6753
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 811 1268928035228 DFI0
(_unit DFI0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6804
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6808
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6809
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6810
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6811
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6818
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6819
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928035233 DFI0C0
(_unit DFI0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6879
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6880
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6884
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6885
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6886
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6887
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6891
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6895
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6896
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6897
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6901
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928035238 DFI0C1
(_unit DFI0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6959
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6960
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6964
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6965
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6966
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6967
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6971
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6975
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6976
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6977
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6981
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928035243 DFI0E0
(_unit DFI0E0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7035
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7039
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7040
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7041
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7042
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7046
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7047
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7048
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7049
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7053
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7054
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035248 DFI0E0C0
(_unit DFI0E0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7115
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7116
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7120
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7121
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7122
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7123
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7127
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7128
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7129
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7130
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7131
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7135
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7136
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7137
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7141
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035253 DFI0E0C1
(_unit DFI0E0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7200
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7201
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7205
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7206
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7207
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7208
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7212
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7213
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7214
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7215
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7216
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7220
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7221
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7222
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7226
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035258 DFI0E0P0
(_unit DFI0E0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7284
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7285
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7289
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7290
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7291
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7292
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7296
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7297
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7298
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7299
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7301
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7305
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7306
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7307
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7311
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035263 DFI0E0P1
(_unit DFI0E0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7370
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7371
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7375
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7376
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7377
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7378
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7382
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7383
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7384
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7385
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7387
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7391
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7392
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7393
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7397
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928035268 DFI0E1
(_unit DFI0E1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7451
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7455
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7456
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7457
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7458
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7462
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7463
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7464
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7465
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7469
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7470
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035273 DFI0E1C0
(_unit DFI0E1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7531
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7532
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7536
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7537
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7538
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7539
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7543
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7544
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7545
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7546
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7547
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7551
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7552
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7553
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7557
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035278 DFI0E1C1
(_unit DFI0E1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7616
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7617
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7621
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7622
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7623
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7624
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7628
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7629
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7630
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7631
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7632
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7636
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7637
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7638
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7642
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035283 DFI0E1P0
(_unit DFI0E1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7700
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7701
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7705
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7706
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7707
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7708
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7712
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7713
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7714
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7715
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7717
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7721
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7722
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7723
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7727
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035288 DFI0E1P1
(_unit DFI0E1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7786
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7787
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7791
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7792
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7793
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7794
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7798
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7799
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7800
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7801
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7803
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7807
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7808
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7809
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7813
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928035293 DFI0P0
(_unit DFI0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7869
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7870
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7874
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7875
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7876
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7877
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7882
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7886
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7887
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7888
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7892
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928035298 DFI0P1
(_unit DFI0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7950
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7951
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7955
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7956
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7957
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7958
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7963
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7967
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7968
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7969
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7973
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2000 1268928035303 DFI0P1C1
(_unit DFI0P1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8035
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8036
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 8037
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8041
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8042
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8043
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8044
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8049
			(_port CLK (negedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8050
			(_port CLK (negedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8054
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8055
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8056
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8057
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8061
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8062
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 811 1268928035308 DFI1
(_unit DFI1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8112
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8116
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8117
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8118
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8119
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8126
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8127
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928035313 DFI1C0
(_unit DFI1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8186
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8187
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8191
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8192
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8193
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8194
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8198
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8202
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8203
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8204
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8208
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928035318 DFI1C1
(_unit DFI1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8265
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8266
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8270
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8271
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8272
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8273
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8277
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8281
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8282
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8283
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8287
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928035323 DFI1E0
(_unit DFI1E0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8340
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8344
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8345
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8346
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8347
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8351
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8352
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8353
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8354
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8358
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8359
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035328 DFI1E0C0
(_unit DFI1E0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8419
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8420
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8424
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8425
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8426
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8427
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8431
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8432
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8433
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8434
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8435
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8439
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8440
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8441
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8445
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035333 DFI1E0C1
(_unit DFI1E0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8503
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8504
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8508
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8509
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8510
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8511
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8515
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8516
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8517
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8518
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8519
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8523
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8524
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8525
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8529
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035338 DFI1E0P0
(_unit DFI1E0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8586
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8587
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8591
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8592
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8593
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8594
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8598
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8599
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8600
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8601
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8603
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8607
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8608
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8609
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8613
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035343 DFI1E0P1
(_unit DFI1E0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8671
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8672
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8676
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8677
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8678
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8679
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8683
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8684
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8685
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8686
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8688
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8692
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8693
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8694
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8698
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928035348 DFI1E1
(_unit DFI1E1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8751
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8755
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8756
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8757
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8758
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8762
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8763
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8764
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8765
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8769
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8770
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035353 DFI1E1C0
(_unit DFI1E1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8830
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8831
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8835
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8836
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8837
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8838
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8842
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8843
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8844
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8845
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8846
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8850
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8851
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8852
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8856
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035358 DFI1E1C1
(_unit DFI1E1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8914
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8915
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8919
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8920
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8921
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8922
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8926
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8927
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8928
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8929
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8930
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8934
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8935
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8936
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8940
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035363 DFI1E1P0
(_unit DFI1E1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8997
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8998
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 9002
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9003
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9004
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9005
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9009
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9010
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9011
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9012
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9014
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9018
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9019
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9020
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9024
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928035368 DFI1E1P1
(_unit DFI1E1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9082
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9083
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 9087
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9088
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9089
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9090
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9094
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9095
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9096
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9097
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9099
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9103
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9104
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9105
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9109
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928035373 DFI1P0
(_unit DFI1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9164
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9165
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 9169
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9170
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9171
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9172
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9177
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9181
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9182
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9183
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9187
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928035378 DFI1P1
(_unit DFI1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9244
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9245
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 9249
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9250
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9251
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9252
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9257
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9261
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9262
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9263
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9267
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2000 1268928035383 DFI1P1C1
(_unit DFI1P1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9328
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9329
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 9330
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 9334
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9335
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9336
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9337
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9342
			(_port CLK (posedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9343
			(_port CLK (posedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9347
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9348
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9349
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9350
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9354
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9355
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 808 1268928035388 DFN0
(_unit DFN0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9405
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9409
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9410
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9411
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9412
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9419
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9420
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268928035393 DFN0C0
(_unit DFN0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9479
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9480
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9484
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9485
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9486
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9487
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9491
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9495
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9496
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9497
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9501
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268928035398 DFN0C1
(_unit DFN0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9558
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9559
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9563
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9564
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9565
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9566
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9570
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9574
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9575
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9576
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9580
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1296 1268928035403 DFN0E0
(_unit DFN0E0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9633
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9637
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9638
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9639
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9640
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9644
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9645
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9646
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9647
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9651
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9652
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928035408 DFN0E0C0
(_unit DFN0E0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9712
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9713
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9717
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9718
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9719
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9720
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9724
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9725
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9726
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9727
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9728
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9732
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9733
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9734
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9738
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928035432 DFN0E0C1
(_unit DFN0E0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9796
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9797
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9801
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9802
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9803
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9804
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9808
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9809
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9810
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9811
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9812
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9816
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9817
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9818
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9822
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928035479 DFN0E0P0
(_unit DFN0E0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9879
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9880
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9884
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9885
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9886
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9887
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9891
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9892
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9893
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9894
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9896
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9900
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9901
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9902
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9906
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928035484 DFN0E0P1
(_unit DFN0E0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9964
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9965
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9969
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9970
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9971
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9972
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9976
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9977
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9978
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9979
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9981
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9985
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9986
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9987
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9991
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928035510 DFN0E1
(_unit DFN0E1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10044
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10048
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10049
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10050
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10051
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10055
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10056
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10057
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10058
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10062
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10063
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928035515 DFN0E1C0
(_unit DFN0E1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10123
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10124
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10128
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10129
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10130
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10131
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10135
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10136
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10137
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10138
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10139
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10143
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10144
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10145
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10149
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928035520 DFN0E1C1
(_unit DFN0E1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10207
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10208
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10212
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10213
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10214
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10215
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10219
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10220
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10221
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10222
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10223
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10227
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10228
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10229
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10233
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928035527 DFN0E1P0
(_unit DFN0E1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10290
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10291
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10295
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10296
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10297
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10298
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10302
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10303
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10304
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10305
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10307
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10311
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10312
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10313
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10317
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928035557 DFN0E1P1
(_unit DFN0E1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10375
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10376
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10380
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10381
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10382
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10383
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10387
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10388
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10389
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10390
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10392
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10396
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10397
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10398
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10402
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928035562 DFN0P0
(_unit DFN0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10457
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10458
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10462
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10463
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10464
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10465
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10470
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10474
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10475
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10476
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10480
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928035567 DFN0P1
(_unit DFN0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10537
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10538
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10542
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10543
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10544
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10545
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10550
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10554
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10555
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10556
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10560
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2006 1268928035572 DFN0P1C1
(_unit DFN0P1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10621
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10622
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10623
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10627
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10628
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10629
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10630
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10635
			(_port CLK (negedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10636
			(_port CLK (negedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10640
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10641
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10642
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10643
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10647
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10648
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 815 1268928035577 DFN1
(_unit DFN1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10697
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10701
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10702
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10703
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10704
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10711
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10712
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928035582 DFN1C0
(_unit DFN1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10770
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10771
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10775
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10776
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10777
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10778
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10782
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10786
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10787
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10788
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10792
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928035587 DFN1C1
(_unit DFN1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10846
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10847
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10851
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10852
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10853
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10854
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10858
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10862
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10863
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10864
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10868
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928035592 DFN1E0
(_unit DFN1E0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10920
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10924
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10925
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10926
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10927
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10931
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10932
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10933
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10934
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10938
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10939
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928035597 DFN1E0C0
(_unit DFN1E0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10998
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10999
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11003
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11004
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11005
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11006
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11010
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11011
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11012
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11013
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11014
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11018
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11019
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11020
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11024
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928035602 DFN1E0C1
(_unit DFN1E0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11081
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11082
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11086
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11087
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11088
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11089
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11093
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11094
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11095
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11096
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11097
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11101
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11102
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11103
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11107
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928035607 DFN1E0P0
(_unit DFN1E0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11163
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11164
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11168
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11169
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11170
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11171
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11175
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11176
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11177
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11178
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11180
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11184
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11185
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11186
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11190
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928035612 DFN1E0P1
(_unit DFN1E0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11247
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11248
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11252
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11253
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11254
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11255
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11259
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11260
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11261
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11262
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11264
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11268
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11269
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11270
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11274
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928035617 DFN1E1
(_unit DFN1E1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11326
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11330
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11331
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11332
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11333
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11337
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11338
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11339
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11340
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11344
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11345
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928035622 DFN1E1C0
(_unit DFN1E1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11404
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11405
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11409
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11410
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11411
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11412
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11416
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11417
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11418
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11419
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11420
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11424
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11425
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11426
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11430
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928035627 DFN1E1C1
(_unit DFN1E1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11487
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11488
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11492
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11493
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11494
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11495
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11499
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11500
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11501
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11502
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11503
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11507
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11508
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11509
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11513
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928035632 DFN1E1P0
(_unit DFN1E1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11569
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11570
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11574
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11575
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11576
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11577
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11581
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11582
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11583
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11584
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11586
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11590
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11591
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11592
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11596
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928035637 DFN1E1P1
(_unit DFN1E1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11653
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11654
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11658
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11659
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11660
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11661
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11665
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11666
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11667
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11668
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11670
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11674
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11675
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11676
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11680
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928035642 DFN1P0
(_unit DFN1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11734
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11735
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11739
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11740
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11741
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11742
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11747
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11751
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11752
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11753
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11757
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928035647 DFN1P1
(_unit DFN1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11813
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11814
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11818
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11819
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11820
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11821
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11826
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11830
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11831
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11832
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11836
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2006 1268928035652 DFN1P1C1
(_unit DFN1P1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11896
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11897
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 11898
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11902
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11903
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11904
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11905
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11910
			(_port CLK (posedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11911
			(_port CLK (posedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11915
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11916
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11917
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11918
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11922
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11923
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1073 1268928035657 DLI0
(_unit DLI0
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11977
			(_code  1 NT*G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11979
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11983
			(_port D (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11984
			(_port G (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11985
			(_port D (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11986
			(_port G (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11993
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1801 1268928035662 DLI0C0
(_unit DLI0C0
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12055
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12058
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12059
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12060
			(_port CLR in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12064
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12065
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12066
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12067
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12074
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12075
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12077
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12078
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1804 1268928035667 DLI0C1
(_unit DLI0C1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12139
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12142
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12143
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12144
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12148
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12149
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12150
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12151
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12158
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12159
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12161
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12162
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1960 1268928035672 DLI0P0
(_unit DLI0P0
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12223
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12226
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12227
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12229
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12233
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12234
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12235
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12236
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12243
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12244
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12246
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12247
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12248
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1963 1268928035677 DLI0P1
(_unit DLI0P1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12310
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12313
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12314
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12316
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12320
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12321
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12322
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12323
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12330
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12331
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12333
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12334
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12335
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2728 1268928035682 DLI0P1C1
(_unit DLI0P1C1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12402
			(_code  1 NT*G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12405
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12406
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12407
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12409
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12411
			(_code  4 NT*G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12415
			(_port D (posedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12416
			(_port G (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12417
			(_port D (negedge))
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12418
			(_port G (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12425
			(_port G (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12426
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12427
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12429
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12430
			(_port G (posedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12431
			(_port CLR (negedge))
			(_port G (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12432
			(_port G (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12433
			(_port G (posedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1070 1268928035687 DLI1
(_unit DLI1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12487
			(_code  1 G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12489
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12493
			(_port D (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12494
			(_port G (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12495
			(_port D (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12496
			(_port G (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12503
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1798 1268928035692 DLI1C0
(_unit DLI1C0
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12565
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12568
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12569
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12570
			(_port CLR in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12574
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12575
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12576
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12577
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12584
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12585
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12587
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12588
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1801 1268928035697 DLI1C1
(_unit DLI1C1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12649
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12652
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12653
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12654
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12658
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12659
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12660
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12661
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12668
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12669
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12671
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12672
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1954 1268928035702 DLI1P0
(_unit DLI1P0
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12733
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12736
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12737
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12739
			(_code  3 G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12743
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12744
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12745
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12746
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12753
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12754
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12756
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12757
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12758
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1957 1268928035707 DLI1P1
(_unit DLI1P1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12820
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12823
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12824
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12826
			(_code  3 G)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12830
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12831
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12832
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12833
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12840
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12841
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12843
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12844
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12845
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2722 1268928035712 DLI1P1C1
(_unit DLI1P1C1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12912
			(_code  1 G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12915
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12916
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12917
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12919
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12921
			(_code  4 G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12925
			(_port D (posedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12926
			(_port G (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12927
			(_port D (negedge))
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12928
			(_port G (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12935
			(_port G (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12936
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12937
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12939
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12940
			(_port G (negedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12941
			(_port CLR (negedge))
			(_port G (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12942
			(_port G (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12943
			(_port G (negedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1067 1268928035717 DLN0
(_unit DLN0
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12996
			(_code  1 NT*G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12998
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13002
			(_port D (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13003
			(_port G (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13004
			(_port D (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13005
			(_port G (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13012
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1791 1268928035722 DLN0C0
(_unit DLN0C0
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13073
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13076
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13077
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13078
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13082
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13083
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13084
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13085
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13092
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13093
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13095
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13096
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1794 1268928035727 DLN0C1
(_unit DLN0C1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13156
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13159
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13160
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13161
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13165
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13166
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13167
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13168
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13175
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13176
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13178
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13179
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1950 1268928035732 DLN0P0
(_unit DLN0P0
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13239
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13242
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13243
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13245
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13249
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13250
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13251
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13252
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13259
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13260
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13262
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13263
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13264
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1953 1268928035737 DLN0P1
(_unit DLN0P1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13325
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13328
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13329
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13331
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13335
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13336
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13337
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13338
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13345
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13346
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13348
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13349
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13350
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2714 1268928035742 DLN0P1C1
(_unit DLN0P1C1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13414
			(_code  1 NT*G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13417
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13418
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13419
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13421
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13423
			(_code  4 NT*G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13427
			(_port D (posedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13428
			(_port G (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13429
			(_port D (negedge))
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13430
			(_port G (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13434
			(_port G (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13435
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13436
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13438
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13439
			(_port G (posedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13440
			(_port CLR (negedge))
			(_port G (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13441
			(_port G (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13442
			(_port G (posedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1064 1268928035747 DLN1
(_unit DLN1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13495
			(_code  1 G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13497
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13501
			(_port D (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13502
			(_port G (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13503
			(_port D (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13504
			(_port G (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13511
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1788 1268928035752 DLN1C0
(_unit DLN1C0
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13572
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13575
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13576
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13577
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13581
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13582
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13583
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13584
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13591
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13592
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13594
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13595
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1791 1268928035757 DLN1C1
(_unit DLN1C1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13653
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13656
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13657
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13658
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13662
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13663
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13664
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13665
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13669
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13670
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13672
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13673
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1944 1268928035762 DLN1P0
(_unit DLN1P0
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13731
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13734
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13735
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13737
			(_code  3 G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13741
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13742
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13743
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13744
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13748
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13749
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13751
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13752
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13753
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1947 1268928035767 DLN1P1
(_unit DLN1P1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13812
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13815
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13816
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13818
			(_code  3 G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13822
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13823
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13824
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13825
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13829
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13830
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13832
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13833
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13834
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2708 1268928035772 DLN1P1C1
(_unit DLN1P1C1
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13898
			(_code  1 G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13901
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13902
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13903
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13905
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13907
			(_code  4 G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13911
			(_port D (posedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13912
			(_port G (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13913
			(_port D (negedge))
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13914
			(_port G (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13918
			(_port G (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13919
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13920
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13922
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13923
			(_port G (negedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13924
			(_port CLR (negedge))
			(_port G (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13925
			(_port G (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13926
			(_port G (negedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000033 56 66 1268928035777 GND
(_unit GND
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000036 56 404 1268928035782 INBUF
(_unit INBUF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13997
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13999
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14000
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928035787 INBUF_GTLP25
(_unit INBUF_GTLP25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14039
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14041
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14042
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928035792 INBUF_GTLP33
(_unit INBUF_GTLP33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14081
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14083
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14084
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928035797 INBUF_HSTL_I
(_unit INBUF_HSTL_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14123
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14125
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14126
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928035802 INBUF_LVCMOS15
(_unit INBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14165
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14167
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14168
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928035807 INBUF_LVCMOS15D
(_unit INBUF_LVCMOS15D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14208
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14210
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14211
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928035812 INBUF_LVCMOS15U
(_unit INBUF_LVCMOS15U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14251
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14253
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14254
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928035817 INBUF_LVCMOS18
(_unit INBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14293
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14295
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14296
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928035822 INBUF_LVCMOS18D
(_unit INBUF_LVCMOS18D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14336
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14338
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14339
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928035827 INBUF_LVCMOS18U
(_unit INBUF_LVCMOS18U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14379
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14381
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14382
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928035832 INBUF_LVCMOS25
(_unit INBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14421
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14423
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14424
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928035837 INBUF_LVCMOS25D
(_unit INBUF_LVCMOS25D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14464
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14466
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14467
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928035842 INBUF_LVCMOS25U
(_unit INBUF_LVCMOS25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14507
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14509
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14510
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928035847 INBUF_LVCMOS33
(_unit INBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14549
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14551
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14552
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928035852 INBUF_LVCMOS33D
(_unit INBUF_LVCMOS33D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14593
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14595
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14596
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928035857 INBUF_LVCMOS33U
(_unit INBUF_LVCMOS33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14637
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14639
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14640
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928035862 INBUF_LVCMOS5
(_unit INBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14680
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14682
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14683
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928035867 INBUF_LVCMOS5D
(_unit INBUF_LVCMOS5D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14723
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14725
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14726
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928035872 INBUF_LVCMOS5U
(_unit INBUF_LVCMOS5U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14766
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14768
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14769
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 721 1268928035877 INBUF_LVDS
(_unit INBUF_LVDS
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \inbuf_lvds\)
		(_modpath parallel unknown 0 14823
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14824
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 14826
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14827
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14828
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14829
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 725 1268928035882 INBUF_LVPECL
(_unit INBUF_LVPECL
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \inbuf_lvpecl\)
		(_modpath parallel unknown 0 14882
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14883
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 14885
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14886
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14887
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14888
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 408 1268928035887 INBUF_PCI
(_unit INBUF_PCI
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14927
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14929
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14930
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 409 1268928035892 INBUF_PCIX
(_unit INBUF_PCIX
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14969
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14971
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14972
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928035897 INBUF_SSTL2_I
(_unit INBUF_SSTL2_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15011
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15013
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15014
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928035902 INBUF_SSTL2_II
(_unit INBUF_SSTL2_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15053
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15055
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15056
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928035907 INBUF_SSTL3_I
(_unit INBUF_SSTL3_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15095
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15097
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15098
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928035912 INBUF_SSTL3_II
(_unit INBUF_SSTL3_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15137
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15139
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15140
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 236 1268928035917 INV
(_unit INV
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15178
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928035922 MAJ3
(_unit MAJ3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15224
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15225
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15226
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928035927 MAJ3X
(_unit MAJ3X
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15277
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15278
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15279
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928035932 MAJ3XI
(_unit MAJ3XI
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15330
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15331
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15332
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928035937 MIN3
(_unit MIN3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15381
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15382
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15383
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928035942 MIN3X
(_unit MIN3X
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15434
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15435
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15436
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928035947 MIN3XI
(_unit MIN3XI
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15487
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15488
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15489
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928035952 MX2
(_unit MX2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15532
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15533
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15534
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928035957 MX2A
(_unit MX2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15578
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15579
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15580
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928035962 MX2B
(_unit MX2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15624
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15625
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15626
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928035967 MX2C
(_unit MX2C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15671
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15672
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15673
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928035972 NAND2
(_unit NAND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15712
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15713
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 409 1268928035977 NAND2A
(_unit NAND2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15753
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15754
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 409 1268928035982 NAND2B
(_unit NAND2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15795
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15796
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928035987 NAND3
(_unit NAND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15839
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15840
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15841
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928035992 NAND3A
(_unit NAND3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15885
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15886
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15887
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928035997 NAND3B
(_unit NAND3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15932
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15933
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15934
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928036002 NAND3C
(_unit NAND3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15980
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15981
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15982
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928036007 NOR2
(_unit NOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16021
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16022
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928036012 NOR2A
(_unit NOR2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16062
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16063
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928036017 NOR2B
(_unit NOR2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16104
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16105
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036022 NOR3
(_unit NOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16148
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16149
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16150
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928036027 NOR3A
(_unit NOR3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16194
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16195
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16196
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928036032 NOR3B
(_unit NOR3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16241
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16242
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16243
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928036037 NOR3C
(_unit NOR3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16289
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16290
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16291
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928036042 OA1
(_unit OA1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16334
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16335
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16336
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036047 OA1A
(_unit OA1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16380
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16381
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16382
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036052 OA1B
(_unit OA1B
	(_specify
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16426
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16427
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16428
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036057 OA1C
(_unit OA1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16473
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16474
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16475
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036062 OAI1
(_unit OAI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16518
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16519
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16520
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 406 1268928036067 OR2
(_unit OR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16559
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16560
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928036072 OR2A
(_unit OR2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16600
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16601
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928036077 OR2B
(_unit OR2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16642
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16643
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928036082 OR3
(_unit OR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16686
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16687
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16688
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036087 OR3A
(_unit OR3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16732
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16733
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16734
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036092 OR3B
(_unit OR3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16779
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16780
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16781
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036097 OR3C
(_unit OR3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16827
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16828
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16829
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 401 1268928036102 OUTBUF
(_unit OUTBUF
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16867
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16869
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16870
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928036107 OUTBUF_F_12
(_unit OUTBUF_F_12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16909
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16911
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16912
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928036112 OUTBUF_F_16
(_unit OUTBUF_F_16
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16951
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16953
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16954
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928036117 OUTBUF_F_24
(_unit OUTBUF_F_24
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16993
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16995
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16996
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928036122 OUTBUF_F_8
(_unit OUTBUF_F_8
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17035
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17037
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17038
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 408 1268928036127 OUTBUF_GTLP25
(_unit OUTBUF_GTLP25
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17077
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17079
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17080
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 408 1268928036132 OUTBUF_GTLP33
(_unit OUTBUF_GTLP33
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17119
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17121
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17122
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 408 1268928036137 OUTBUF_HSTL_I
(_unit OUTBUF_HSTL_I
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17161
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17163
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17164
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928036142 OUTBUF_LVCMOS15
(_unit OUTBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17203
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17205
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17206
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928036147 OUTBUF_LVCMOS18
(_unit OUTBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17245
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17247
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17248
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928036152 OUTBUF_LVCMOS25
(_unit OUTBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17287
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17289
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17290
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928036157 OUTBUF_LVCMOS33
(_unit OUTBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17329
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17331
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17332
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928036162 OUTBUF_LVCMOS5
(_unit OUTBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17372
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17374
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17375
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 547 1268928036167 OUTBUF_LVDS
(_unit OUTBUF_LVDS
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PADP integer 0)
		(_specparam OutputLoad$PADN integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17417
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 17418
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 17420
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17421
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 549 1268928036172 OUTBUF_LVPECL
(_unit OUTBUF_LVPECL
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PADP integer 0)
		(_specparam OutputLoad$PADN integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17463
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 17464
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 17466
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17467
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928036177 OUTBUF_PCI
(_unit OUTBUF_PCI
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17507
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17509
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17510
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928036182 OUTBUF_PCIX
(_unit OUTBUF_PCIX
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17549
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17551
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17552
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928036187 OUTBUF_SSTL2_I
(_unit OUTBUF_SSTL2_I
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17591
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17593
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17594
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928036192 OUTBUF_SSTL2_II
(_unit OUTBUF_SSTL2_II
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17633
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17635
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17636
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928036197 OUTBUF_SSTL3_I
(_unit OUTBUF_SSTL3_I
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17675
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17677
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17678
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928036202 OUTBUF_SSTL3_II
(_unit OUTBUF_SSTL3_II
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17717
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17719
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17720
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928036207 OUTBUF_S_12
(_unit OUTBUF_S_12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17759
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17761
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17762
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928036212 OUTBUF_S_16
(_unit OUTBUF_S_16
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17801
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17803
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17804
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928036217 OUTBUF_S_24
(_unit OUTBUF_S_24
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17843
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17845
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17846
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928036222 OUTBUF_S_8
(_unit OUTBUF_S_8
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17885
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17887
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17888
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 930 1268928036227 TRIBUFF
(_unit TRIBUFF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17934
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17936
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17938
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17939
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17940
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17941
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928036232 TRIBUFF_F_12
(_unit TRIBUFF_F_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17987
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17989
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17991
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17992
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17993
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17994
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928036237 TRIBUFF_F_12D
(_unit TRIBUFF_F_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18041
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18043
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18045
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18046
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18047
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18048
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928036242 TRIBUFF_F_12U
(_unit TRIBUFF_F_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18095
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18097
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18099
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18100
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18101
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18102
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928036247 TRIBUFF_F_16
(_unit TRIBUFF_F_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18148
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18150
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18152
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18153
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18154
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18155
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928036252 TRIBUFF_F_16D
(_unit TRIBUFF_F_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18202
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18204
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18206
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18207
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18208
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18209
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928036257 TRIBUFF_F_16U
(_unit TRIBUFF_F_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18256
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18258
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18260
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18261
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18262
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18263
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928036262 TRIBUFF_F_24
(_unit TRIBUFF_F_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18309
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18311
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18313
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18314
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18315
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18316
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928036267 TRIBUFF_F_24D
(_unit TRIBUFF_F_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18363
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18365
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18367
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18368
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18369
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18370
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928036272 TRIBUFF_F_24U
(_unit TRIBUFF_F_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18417
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18419
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18421
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18422
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18423
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18424
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928036277 TRIBUFF_F_8
(_unit TRIBUFF_F_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18470
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18472
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18474
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18475
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18476
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18477
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928036282 TRIBUFF_F_8D
(_unit TRIBUFF_F_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18524
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18526
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18528
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18529
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18530
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18531
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928036287 TRIBUFF_F_8U
(_unit TRIBUFF_F_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18578
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18580
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18582
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18583
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18584
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18585
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 937 1268928036292 TRIBUFF_GTLP25
(_unit TRIBUFF_GTLP25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18631
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18633
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18635
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18636
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18637
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18638
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 937 1268928036297 TRIBUFF_GTLP33
(_unit TRIBUFF_GTLP33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18684
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18686
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18688
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18689
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18690
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18691
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 937 1268928036302 TRIBUFF_HSTL_I
(_unit TRIBUFF_HSTL_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18737
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18739
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18741
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18742
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18743
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18744
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928036307 TRIBUFF_LVCMOS15
(_unit TRIBUFF_LVCMOS15
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18790
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18792
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18794
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18795
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18796
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18797
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928036312 TRIBUFF_LVCMOS15D
(_unit TRIBUFF_LVCMOS15D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18844
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18846
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18848
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18849
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18850
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18851
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928036317 TRIBUFF_LVCMOS15U
(_unit TRIBUFF_LVCMOS15U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18898
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18900
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18902
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18903
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18904
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18905
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928036322 TRIBUFF_LVCMOS18
(_unit TRIBUFF_LVCMOS18
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18951
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18953
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18955
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18956
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18957
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18958
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928036327 TRIBUFF_LVCMOS18D
(_unit TRIBUFF_LVCMOS18D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19005
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19007
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19009
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19010
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19011
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19012
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928036332 TRIBUFF_LVCMOS18U
(_unit TRIBUFF_LVCMOS18U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19059
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19061
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19063
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19064
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19065
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19066
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928036337 TRIBUFF_LVCMOS25
(_unit TRIBUFF_LVCMOS25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19112
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19114
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19116
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19117
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19118
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19119
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928036342 TRIBUFF_LVCMOS25D
(_unit TRIBUFF_LVCMOS25D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19166
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19168
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19170
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19171
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19172
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19173
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928036347 TRIBUFF_LVCMOS25U
(_unit TRIBUFF_LVCMOS25U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19220
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19222
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19224
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19225
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19226
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19227
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928036352 TRIBUFF_LVCMOS33
(_unit TRIBUFF_LVCMOS33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19274
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19276
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19278
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19279
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19280
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19281
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928036357 TRIBUFF_LVCMOS33D
(_unit TRIBUFF_LVCMOS33D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19329
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19331
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19333
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19334
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19335
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19336
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928036362 TRIBUFF_LVCMOS33U
(_unit TRIBUFF_LVCMOS33U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19384
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19386
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19388
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19389
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19390
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19391
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928036367 TRIBUFF_LVCMOS5
(_unit TRIBUFF_LVCMOS5
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19438
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19440
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19442
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19443
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19444
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19445
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928036372 TRIBUFF_LVCMOS5D
(_unit TRIBUFF_LVCMOS5D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19492
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19494
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19496
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19497
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19498
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19499
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928036377 TRIBUFF_LVCMOS5U
(_unit TRIBUFF_LVCMOS5U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19546
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19548
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19550
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19551
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19552
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19553
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1503 1268928036382 TRIBUFF_LVDS
(_unit TRIBUFF_LVDS
	(_specify
		(_specparam tpdLH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADN real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19609
			(_port E in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 19610
			(_port E in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 19612
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 19613
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 19615
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19616
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19617
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19618
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928036387 TRIBUFF_PCI
(_unit TRIBUFF_PCI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19664
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19666
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19668
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19669
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19670
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19671
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928036392 TRIBUFF_PCIX
(_unit TRIBUFF_PCIX
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19717
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19719
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19721
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19722
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19723
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19724
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928036397 TRIBUFF_SSTL2_I
(_unit TRIBUFF_SSTL2_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19770
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19772
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19774
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19775
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19776
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19777
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928036402 TRIBUFF_SSTL2_II
(_unit TRIBUFF_SSTL2_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19823
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19825
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19827
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19828
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19829
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19830
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928036407 TRIBUFF_SSTL3_I
(_unit TRIBUFF_SSTL3_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19876
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19878
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19880
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19881
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19882
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19883
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928036412 TRIBUFF_SSTL3_II
(_unit TRIBUFF_SSTL3_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19929
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19931
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19933
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19934
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19935
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19936
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928036417 TRIBUFF_S_12
(_unit TRIBUFF_S_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19982
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19984
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19986
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19987
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19988
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19989
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928036422 TRIBUFF_S_12D
(_unit TRIBUFF_S_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20036
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20038
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20040
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20041
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20042
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20043
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928036427 TRIBUFF_S_12U
(_unit TRIBUFF_S_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20090
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20092
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20094
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20095
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20096
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20097
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928036432 TRIBUFF_S_16
(_unit TRIBUFF_S_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20143
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20145
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20147
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20148
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20149
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20150
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928036437 TRIBUFF_S_16D
(_unit TRIBUFF_S_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20197
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20199
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20201
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20202
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20203
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20204
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928036442 TRIBUFF_S_16U
(_unit TRIBUFF_S_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20251
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20253
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20255
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20256
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20257
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20258
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928036447 TRIBUFF_S_24
(_unit TRIBUFF_S_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20304
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20306
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20308
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20309
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20310
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20311
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928036452 TRIBUFF_S_24D
(_unit TRIBUFF_S_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20358
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20360
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20362
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20363
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20364
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20365
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928036457 TRIBUFF_S_24U
(_unit TRIBUFF_S_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20412
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20414
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20416
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20417
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20418
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20419
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928036462 TRIBUFF_S_8
(_unit TRIBUFF_S_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20465
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20467
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20469
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20470
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20471
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20472
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928036467 TRIBUFF_S_8D
(_unit TRIBUFF_S_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20519
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20521
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20523
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20524
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20525
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20526
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928036472 TRIBUFF_S_8U
(_unit TRIBUFF_S_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20573
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20575
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20577
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20578
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20579
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20580
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000033 56 66 1268928036477 VCC
(_unit VCC
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000034 56 576 1268928036482 XA1
(_unit XA1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20659
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20660
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20661
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036487 XA1A
(_unit XA1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20706
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20707
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20708
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036492 XA1B
(_unit XA1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20754
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20755
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20756
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036497 XA1C
(_unit XA1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20802
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20803
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20804
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036502 XAI1
(_unit XAI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20849
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20850
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20851
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928036507 XAI1A
(_unit XAI1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20896
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20897
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20898
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928036512 XNOR2
(_unit XNOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20939
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20940
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928036517 XNOR3
(_unit XNOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20985
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20986
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20987
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928036522 XO1
(_unit XO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21032
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21033
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21034
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036527 XO1A
(_unit XO1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21079
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21080
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21081
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928036532 XOR2
(_unit XOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21122
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21123
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036537 XOR3
(_unit XOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21168
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21169
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21170
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928036542 ZOR3
(_unit ZOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21217
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21218
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21219
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928036547 ZOR3I
(_unit ZOR3I
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21266
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21267
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21268
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 237 1268928036552 BUFF
(_unit BUFF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21305
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 239 1268928036557 CLKINT
(_unit CLKINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21342
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 246 1268928036562 IOIN_IB
(_unit IOIN_IB
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21379
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000040 56 1443 1268928036567 IOIN_IRC
(_unit IOIN_IRC
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 21434
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 21435
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 21439
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21440
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21441
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21442
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21446
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21450
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21451
			(_port ICLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21452
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21456
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1443 1268928036572 IOIN_IRP
(_unit IOIN_IRP
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 21512
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 21513
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 21517
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21518
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21519
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21520
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21525
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21529
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21530
			(_port ICLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21531
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21535
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1989 1268928036577 IOIN_IREC
(_unit IOIN_IREC
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 21592
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 21593
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 21597
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21598
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21599
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21600
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21604
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21605
			(_port ICLK (posedge) (_code  6 Enable05))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21606
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21607
			(_port ICLK (posedge) (_code  8 Enable05))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21608
			(_port ICLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21612
			(_port ICLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21613
			(_port ICLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21614
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21618
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1989 1268928036582 IOIN_IREP
(_unit IOIN_IREP
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 21675
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 21676
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 21680
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21681
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21682
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21683
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21687
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21688
			(_port ICLK (posedge) (_code  6 Enable05))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21689
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21690
			(_port ICLK (posedge) (_code  8 Enable05))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21692
			(_port ICLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21696
			(_port ICLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21697
			(_port ICLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21698
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21702
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 432 1268928036587 IOTRI_OB_EB
(_unit IOTRI_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21743
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 21744
			(_port E in )
			(_port EOUT out )
		)
	)
)
V 000044 56 1634 1268928036592 IOTRI_OB_ERC
(_unit IOTRI_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21805
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 21809
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21810
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21814
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21815
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21816
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21817
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21821
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21825
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21826
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21827
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21831
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928036597 IOTRI_OB_ERP
(_unit IOTRI_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21893
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 21897
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21898
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21902
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21903
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21904
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21905
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21910
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21914
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21915
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21916
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21920
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928036602 IOTRI_OB_EREC
(_unit IOTRI_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21983
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 21987
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21988
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21992
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21993
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21994
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21995
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21999
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22000
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22001
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22002
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22003
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22007
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22008
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22009
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22013
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928036607 IOTRI_OB_EREP
(_unit IOTRI_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22076
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22080
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22081
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22085
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22086
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22087
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22088
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22092
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22093
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22094
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22095
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22097
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22101
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22102
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22103
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22107
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928036612 IOTRI_ORC_EB
(_unit IOTRI_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22169
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22173
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22174
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22178
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22179
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22180
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22181
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22185
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22189
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22190
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22191
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22195
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928036617 IOTRI_ORP_EB
(_unit IOTRI_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22257
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22261
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22262
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22266
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22267
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22268
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22269
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22274
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22278
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22279
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22280
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22284
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928036622 IOTRI_OREC_EB
(_unit IOTRI_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22347
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22351
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22352
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22356
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22357
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22358
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22359
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22363
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22364
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22365
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22366
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22367
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22371
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22372
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22373
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22377
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928036627 IOTRI_OREP_EB
(_unit IOTRI_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22440
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22444
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22445
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22449
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22450
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22451
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22452
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22456
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22457
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22458
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22459
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22461
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22465
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22466
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22467
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22471
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2410 1268928036632 IOTRI_ORC_ERC
(_unit IOTRI_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 22538
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22539
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22543
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22544
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22545
			(_port OCLK (posedge) (_code  3 NTB*CLR))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22546
			(_port OCLK (posedge) (_code  4 NTB*CLR))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22550
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22554
			(_port OCLK (posedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22555
			(_port OCLK (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22556
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22560
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 22565
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22566
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22570
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22571
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22572
			(_port OCLK (posedge) (_code  9 NTB*CLR))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22573
			(_port OCLK (posedge) (_code  10 NTB*CLR))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2970 1268928036637 IOTRI_OREC_EREC
(_unit IOTRI_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 22649
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22650
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22654
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22655
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22656
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22657
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22661
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22662
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22663
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22664
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22665
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22669
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22670
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22671
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22675
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 22680
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22681
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22685
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22686
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22687
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22688
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2420 1268928036642 IOTRI_ORP_ERP
(_unit IOTRI_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 22766
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22767
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22771
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22772
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22773
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22774
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22778
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22782
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22783
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22784
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22788
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 22792
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22793
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22797
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22798
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22799
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22800
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3476 1268928036647 IOTRI_OREP_EREP
(_unit IOTRI_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 22878
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22879
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22883
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22884
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22885
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22886
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22890
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22891
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22892
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22893
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22895
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22899
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22900
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22901
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22905
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 22910
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22911
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22915
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22916
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22917
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22918
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22922
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  17 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22923
			(_port OCLK (posedge) (_code  18 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22924
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  19 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22925
			(_port OCLK (posedge) (_code  20 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 610 1268928036652 IOBI_IB_OB_EB
(_unit IOBI_IB_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22971
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 22972
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 22973
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928036657 IOBI_IB_OB_ERC
(_unit IOBI_IB_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23047
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23054
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23055
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23059
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23060
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23061
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23062
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23066
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23070
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23071
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23072
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23076
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23081
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928036662 IOBI_IB_OB_EREC
(_unit IOBI_IB_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23158
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23165
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23166
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23170
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23171
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23172
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23173
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23177
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23178
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23179
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23180
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23181
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23185
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23186
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23187
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23191
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23196
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928036667 IOBI_IB_OB_ERP
(_unit IOBI_IB_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23272
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23279
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23280
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23284
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23285
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23286
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23287
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23292
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23296
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23297
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23298
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23302
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23307
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928036672 IOBI_IB_OB_EREP
(_unit IOBI_IB_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23384
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23391
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23392
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23396
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23397
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23398
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23399
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23403
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23404
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23405
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23406
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23408
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23412
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23413
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23414
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23418
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23423
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000045 56 1664 1268928036677 IOBI_IB_OD_EB
(_unit IOBI_IB_OD_EB
	(_specify
		(_modpath parallel unknown 0 23466
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 23467
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23469
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 23470
			(_port OCLK in )
			(_port DOUT out )
		)
		(_tchk setup 0 23476
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23477
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23478
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23479
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23481
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23482
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23483
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23484
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23486
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23487
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23491
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23492
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23493
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1852 1268928036682 IOBI_IB_ORC_EB
(_unit IOBI_IB_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23566
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23573
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23574
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23578
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23579
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23580
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23581
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23585
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23589
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23590
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23591
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23595
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23600
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928036687 IOBI_IB_OREC_EB
(_unit IOBI_IB_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23677
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23684
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23685
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23689
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23690
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23691
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23692
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23696
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23697
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23698
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23699
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23700
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23704
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23705
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23706
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23710
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23715
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928036692 IOBI_IB_ORP_EB
(_unit IOBI_IB_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23791
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23798
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23799
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23803
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23804
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23805
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23806
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23811
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23815
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23816
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23817
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23821
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23826
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928036697 IOBI_IB_OREP_EB
(_unit IOBI_IB_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23903
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23910
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23911
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23915
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23916
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23917
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23918
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23922
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23923
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23924
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23925
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23927
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23931
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23932
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23933
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23937
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23942
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2598 1268928036702 IOBI_IB_ORC_ERC
(_unit IOBI_IB_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 24024
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24025
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24029
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24030
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24031
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24032
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24036
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24040
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24041
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24042
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24046
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24053
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24054
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24058
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24059
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24060
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24061
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24066
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 3148 1268928036707 IOBI_IB_OREC_EREC
(_unit IOBI_IB_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 24149
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24150
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24154
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24155
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24156
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24157
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24161
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24162
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24163
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24164
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24165
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24169
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24170
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24171
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24175
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24182
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24183
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24187
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24188
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24189
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24190
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24195
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2598 1268928036712 IOBI_IB_ORP_ERP
(_unit IOBI_IB_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 24276
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24277
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24281
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24282
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24283
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24284
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24289
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24293
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24294
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24295
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24299
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24303
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24304
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24308
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24309
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24310
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24311
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24318
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 3148 1268928036717 IOBI_IB_OREP_EREP
(_unit IOBI_IB_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 24401
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24402
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24406
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24407
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24408
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24409
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24413
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24414
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24415
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24416
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24418
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24422
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24423
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24424
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24428
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24432
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24433
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24437
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24438
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24439
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24440
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24446
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1847 1268928036722 IOBI_IRC_OB_EB
(_unit IOBI_IRC_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24522
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 24527
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24534
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24535
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24539
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24540
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24541
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24542
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24546
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24550
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24551
			(_port ICLK (negedge) (_code  6 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24552
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24556
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2393 1268928036727 IOBI_IREC_OB_EB
(_unit IOBI_IREC_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24633
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 24638
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24645
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24646
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24650
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24651
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24652
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24653
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24657
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24658
			(_port ICLK (posedge) (_code  6 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24659
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24660
			(_port ICLK (posedge) (_code  8 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24661
			(_port ICLK (posedge) (_code  9 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24665
			(_port ICLK (posedge) (_code  10 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24666
			(_port ICLK (negedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24667
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24671
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  12 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1847 1268928036732 IOBI_IRP_OB_EB
(_unit IOBI_IRP_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24747
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 24752
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24759
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24760
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24764
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24765
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24766
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24767
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24772
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24776
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24777
			(_port ICLK (negedge) (_code  6 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24778
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24782
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2393 1268928036737 IOBI_IREP_OB_EB
(_unit IOBI_IREP_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24859
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 24864
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24871
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24872
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24876
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24877
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24878
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24879
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24883
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24884
			(_port ICLK (posedge) (_code  6 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24885
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24886
			(_port ICLK (posedge) (_code  8 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24888
			(_port ICLK (posedge) (_code  9 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24892
			(_port ICLK (posedge) (_code  10 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24893
			(_port ICLK (negedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24894
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24898
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  12 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928036742 IOBI_IRC_OB_ERC
(_unit IOBI_IRC_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24977
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24984
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24985
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24989
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24990
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24991
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24992
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24996
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25000
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25001
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25002
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25006
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25010
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25011
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25015
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25016
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25017
			(_port ICLK (posedge) (_code  9 Enable11))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25018
			(_port ICLK (posedge) (_code  10 Enable11))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25020
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25021
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25023
			(_port ICLK (posedge) (_code  11 Enable12))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25024
			(_port ICLK (negedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3640 1268928036747 IOBI_IREC_OB_ERC
(_unit IOBI_IREC_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25111
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25118
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25119
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25123
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25124
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25125
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25126
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25130
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25134
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25135
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25136
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25140
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25144
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25145
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25149
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25150
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25151
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25152
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25156
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25157
			(_port ICLK (posedge) (_code  12 Enable15))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25158
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25159
			(_port ICLK (posedge) (_code  14 Enable15))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25160
			(_port ICLK (posedge) (_code  15 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25164
			(_port ICLK (posedge) (_code  16 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25165
			(_port ICLK (negedge) (_code  17 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25166
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25170
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  18 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3640 1268928036752 IOBI_IRC_OB_EREC
(_unit IOBI_IRC_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25259
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25266
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25267
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25271
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25272
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25273
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25274
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25278
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25279
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25280
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25281
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25282
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25286
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25287
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25288
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25292
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25299
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25300
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25304
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25305
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25306
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25307
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25311
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25315
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25316
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25317
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25321
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4189 1268928036757 IOBI_IREC_OB_EREC
(_unit IOBI_IREC_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25411
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25418
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25419
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25423
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25424
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25425
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25426
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25430
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25431
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25432
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25433
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25434
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25438
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25439
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25440
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25444
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25451
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25452
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25456
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25457
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25458
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25459
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25463
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25464
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25465
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25466
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25467
			(_port ICLK (posedge) (_code  21 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25471
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25472
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25473
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25477
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  24 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928036762 IOBI_IRP_OB_ERP
(_unit IOBI_IRP_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25557
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25564
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25565
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25569
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25570
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25571
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25572
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25577
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25581
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25582
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25583
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25587
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25594
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25595
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25599
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25600
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25601
			(_port ICLK (posedge) (_code  9 Enable11))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25602
			(_port ICLK (posedge) (_code  10 Enable11))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25607
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25611
			(_port ICLK (posedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25612
			(_port ICLK (negedge) (_code  12 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25616
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928036767 IOBI_IREP_OB_ERP
(_unit IOBI_IREP_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25702
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25709
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25710
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25714
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25715
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25716
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25717
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25722
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25726
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25727
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25728
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25732
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25739
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25740
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25744
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25745
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25746
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25747
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25751
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25752
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25753
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25754
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25756
			(_port ICLK (posedge) (_code  15 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25760
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25761
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25765
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  18 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928036772 IOBI_IRP_OB_EREP
(_unit IOBI_IRP_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25851
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25858
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25859
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25863
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25864
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25865
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25866
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25870
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25871
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25872
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25873
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25875
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25879
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25880
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25881
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25885
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25892
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25893
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25897
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25898
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25899
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25900
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25905
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25909
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25910
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25914
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928036777 IOBI_IREP_OB_EREP
(_unit IOBI_IREP_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26000
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 26007
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26008
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26012
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26013
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26014
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26015
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26019
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26020
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26021
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26022
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26024
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26028
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26029
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26033
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26037
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26038
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26042
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26043
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26044
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26045
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26049
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26050
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26051
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26052
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26054
			(_port ICLK (posedge) (_code  21 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26058
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26059
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26060
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26064
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  24 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928036782 IOBI_IRC_ORC_EB
(_unit IOBI_IRC_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26149
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26154
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26155
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26159
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26160
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26161
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26162
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26166
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26170
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26171
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26172
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26176
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26181
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26182
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26186
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26187
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26188
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26189
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26193
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26197
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26198
			(_port ICLK (negedge) (_code  12 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26202
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928036787 IOBI_IREC_ORC_EB
(_unit IOBI_IREC_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26287
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26292
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26293
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26297
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26298
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26299
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26300
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26304
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26308
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26309
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26310
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26314
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26321
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26322
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26326
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26327
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26328
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26329
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26333
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26334
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26335
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26336
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26337
			(_port ICLK (posedge) (_code  15 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26341
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26342
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26346
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  18 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928036792 IOBI_IRC_OREC_EB
(_unit IOBI_IRC_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26432
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26437
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26438
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26442
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26443
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26444
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26445
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26449
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26450
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26451
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26452
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26453
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26457
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26458
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26462
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26467
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26468
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26472
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26473
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26474
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26475
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26479
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26483
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26484
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26485
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26489
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928036797 IOBI_IREC_OREC_EB
(_unit IOBI_IREC_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26574
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26578
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26579
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26583
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26584
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26585
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26586
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26590
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26591
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26592
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26593
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26594
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26598
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26599
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26600
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26604
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26609
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26610
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26614
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26615
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26616
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26617
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26621
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26622
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26623
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26624
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26625
			(_port ICLK (posedge) (_code  21 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26629
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26630
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26634
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  24 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928036802 IOBI_IRP_ORP_EB
(_unit IOBI_IRP_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26717
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26722
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26723
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26727
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26728
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26729
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26730
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26735
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26739
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26740
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26741
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26745
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26749
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26750
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26754
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26755
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26756
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26757
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26762
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26766
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26767
			(_port ICLK (negedge) (_code  12 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26771
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928036807 IOBI_IRP_OREP_EB
(_unit IOBI_IRP_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26856
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26860
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26861
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26865
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26866
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26867
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26868
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26872
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26873
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26874
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26875
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26877
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26881
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26882
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26883
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26887
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26892
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26893
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26897
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26898
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26899
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26900
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26905
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26909
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26910
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26914
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928036812 IOBI_IREP_ORP_EB
(_unit IOBI_IREP_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26999
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27003
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27004
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27008
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27009
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27010
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27011
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27016
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27020
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27021
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27025
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27029
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27030
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27034
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27035
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27036
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27037
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27041
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27042
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27043
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27044
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27046
			(_port ICLK (posedge) (_code  15 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27050
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27051
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27052
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27056
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  18 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928036817 IOBI_IREP_OREP_EB
(_unit IOBI_IREP_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 27143
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27147
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27148
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27152
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27153
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27154
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27155
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27159
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27160
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27161
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27162
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27164
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27168
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27169
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27170
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27174
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27178
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27179
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27183
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27184
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27185
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27186
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27190
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27191
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27192
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27193
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27195
			(_port ICLK (posedge) (_code  21 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27199
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27200
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27203
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  24 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3840 1268928036822 IOBI_IRC_ORC_ERC
(_unit IOBI_IRC_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27297
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27298
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27302
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27303
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27304
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27305
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27309
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27313
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27314
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27315
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27319
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27324
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27325
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27329
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27330
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27331
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27332
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27337
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27338
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27342
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27343
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27344
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27345
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27349
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27353
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27354
			(_port ICLK (negedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27355
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27359
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000050 56 4310 1268928036827 IOBI_IRC_OREC_EREC
(_unit IOBI_IRC_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27456
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27457
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27461
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27462
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27463
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27464
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27468
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27469
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27470
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27471
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27472
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27476
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27477
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27478
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27482
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27486
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27487
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27491
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27492
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27493
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27494
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27498
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27499
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27503
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27504
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27505
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27506
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27510
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27514
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27515
			(_port ICLK (negedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27519
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4414 1268928036832 IOBI_IREC_ORC_ERC
(_unit IOBI_IREC_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27613
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27614
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27618
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27619
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27620
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27621
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27625
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27629
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27630
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27631
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27635
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27640
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27641
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27645
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27646
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27647
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27648
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27652
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27656
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27657
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27661
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27662
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27663
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27664
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27668
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27669
			(_port ICLK (posedge) (_code  16 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27670
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27671
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27672
			(_port ICLK (posedge) (_code  19 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27676
			(_port ICLK (posedge) (_code  20 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27677
			(_port ICLK (negedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27681
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  22 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000051 56 4859 1268928036837 IOBI_IREC_OREC_EREC
(_unit IOBI_IREC_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27778
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27779
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27783
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27784
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27785
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27786
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27790
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27791
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27792
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27793
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27794
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27798
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27799
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27800
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27804
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27808
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27809
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27813
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27814
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27815
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27816
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27821
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27822
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27826
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27827
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27828
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27829
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27833
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27834
			(_port ICLK (posedge) (_code  22 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27835
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27836
			(_port ICLK (posedge) (_code  24 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27837
			(_port ICLK (posedge) (_code  25 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27841
			(_port ICLK (posedge) (_code  26 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27842
			(_port ICLK (negedge) (_code  27 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27846
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  28 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3865 1268928036842 IOBI_IRP_ORP_ERP
(_unit IOBI_IRP_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27940
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27941
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27945
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27946
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27947
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27948
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27953
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27957
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27958
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27959
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27963
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27968
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27969
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27973
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27974
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27975
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27976
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27981
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27986
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27987
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27991
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27992
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27993
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27994
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27999
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28003
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28004
			(_port ICLK (negedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28007
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000050 56 4310 1268928036847 IOBI_IRP_OREP_EREP
(_unit IOBI_IRP_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28100
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28101
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28105
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28106
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28107
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28108
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28112
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28113
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28114
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28115
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28117
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28121
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28122
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28123
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28127
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28131
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28132
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28136
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28137
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28138
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28139
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28143
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28144
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28148
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28149
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28150
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28151
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28156
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28160
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28161
			(_port ICLK (negedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28165
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4309 1268928036852 IOBI_IREP_ORP_ERP
(_unit IOBI_IREP_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28257
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28258
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28262
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28263
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28264
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28265
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28269
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28273
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28274
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28275
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28279
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28283
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28284
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28288
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28289
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28290
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28291
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28295
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28296
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28300
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28301
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28302
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28303
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28307
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28308
			(_port ICLK (posedge) (_code  16 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28309
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28310
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28312
			(_port ICLK (posedge) (_code  19 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28316
			(_port ICLK (posedge) (_code  20 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28317
			(_port ICLK (negedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28321
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  22 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000051 56 4859 1268928036857 IOBI_IREP_OREP_EREP
(_unit IOBI_IREP_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28421
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28422
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28426
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28427
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28428
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28429
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28433
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28434
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28435
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28436
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28438
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28442
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28443
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28444
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28448
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28453
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28454
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28458
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28459
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28460
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28461
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28466
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28467
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28471
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28472
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28473
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28474
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28478
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28479
			(_port ICLK (posedge) (_code  22 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28480
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28481
			(_port ICLK (posedge) (_code  24 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28483
			(_port ICLK (posedge) (_code  25 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28487
			(_port ICLK (posedge) (_code  26 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28488
			(_port ICLK (negedge) (_code  27 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28492
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  28 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 447 1268928036862 IOPAD_IN
(_unit IOPAD_IN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 28531
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28533
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28534
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1962 1268928036867 IOPADP_BI
(_unit IOPADP_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_N2PIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_N2PIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_modpath parallel unknown 0 28595
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28596
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28598
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28599
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28600
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28601
			(_port N2PIN in )
			(_port Y out )
		)
		(_tchk width 0 28609
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28610
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28611
			(_port N2PIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28612
			(_port N2PIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28613
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28614
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28615
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28616
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 753 1268928036872 IOPADP_IN
(_unit IOPADP_IN
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$N2PIN$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 28655
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28656
			(_port N2PIN in )
			(_port Y out )
		)
		(_tchk width 0 28659
			(_port N2PIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28660
			(_port N2PIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28661
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28662
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1414 1268928036877 IOPADN_BI
(_unit IOPADN_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_N2POUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_N2POUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$PAD$N2POUT real 0.1)
		(_modpath parallel unknown 0 28713
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28714
			(_port DB in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28716
			(_port PAD in )
			(_port N2POUT out )
		)
		(_tchk width 0 28722
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28723
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28724
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28725
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28726
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28727
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 477 1268928036882 IOPADN_IN
(_unit IOPADN_IN
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$PAD$N2POUT real 0.1)
		(_modpath parallel unknown 0 28766
			(_port PAD in )
			(_port N2POUT out )
		)
		(_tchk width 0 28768
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28769
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1012 1268928036887 IOPAD_TRI
(_unit IOPAD_TRI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 28813
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28815
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 28818
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28819
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28820
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28821
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 775 1268928036892 IOPADP_TRI
(_unit IOPADP_TRI
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 28861
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28862
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 28865
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28866
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28867
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28868
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 780 1268928036897 IOPADN_TRI
(_unit IOPADN_TRI
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 28908
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28909
			(_port DB in )
			(_port PAD out )
		)
		(_tchk width 0 28912
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28913
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28914
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28915
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1615 1268928036902 IOPAD_BI
(_unit IOPAD_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 28964
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28966
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28967
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28968
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28969
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28975
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28976
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28977
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28978
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28979
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28980
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 449 1268928036907 IOPAD_IN_U
(_unit IOPAD_IN_U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29020
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29022
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29023
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 449 1268928036912 IOPAD_IN_D
(_unit IOPAD_IN_D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29064
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29066
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29067
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1014 1268928036917 IOPAD_TRI_U
(_unit IOPAD_TRI_U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 29114
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29116
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29119
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29120
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29121
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29122
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1014 1268928036922 IOPAD_TRI_D
(_unit IOPAD_TRI_D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 29170
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29172
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29175
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29176
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29177
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29178
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1617 1268928036927 IOPAD_BI_U
(_unit IOPAD_BI_U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29230
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29232
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29233
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29234
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29235
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29241
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29242
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29243
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29244
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29245
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29246
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1617 1268928036932 IOPAD_BI_D
(_unit IOPAD_BI_D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29298
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29300
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29301
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29302
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29303
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29309
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29310
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29311
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29312
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29313
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29314
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 451 1268928036937 IOPADN_OUT
(_unit IOPADN_OUT
	(_specify
		(_specparam tpdLH_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_modpath parallel unknown 0 29352
			(_port DB in )
			(_port PAD out )
		)
		(_tchk width 0 29355
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29356
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928036942 BIBUF_F_2
(_unit BIBUF_F_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29404
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29406
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29407
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29408
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29409
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29411
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29412
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29413
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29414
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29415
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29416
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928036947 BIBUF_F_2D
(_unit BIBUF_F_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29467
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29469
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29470
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29471
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29472
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29474
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29475
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29476
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29477
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29478
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29479
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928036952 BIBUF_F_2U
(_unit BIBUF_F_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29530
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29532
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29533
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29534
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29535
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29537
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29538
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29539
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29540
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29541
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29542
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928036957 BIBUF_F_4
(_unit BIBUF_F_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29592
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29594
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29595
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29596
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29597
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29599
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29600
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29601
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29602
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29603
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29604
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928036962 BIBUF_F_4D
(_unit BIBUF_F_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29655
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29657
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29658
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29659
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29660
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29662
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29663
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29664
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29665
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29666
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29667
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928036967 BIBUF_F_4U
(_unit BIBUF_F_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29718
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29720
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29721
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29722
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29723
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29725
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29726
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29727
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29728
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29729
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29730
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928036972 BIBUF_F_6
(_unit BIBUF_F_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29780
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29782
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29783
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29784
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29785
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29787
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29788
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29789
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29790
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29791
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29792
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928036977 BIBUF_F_6D
(_unit BIBUF_F_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29843
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29845
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29846
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29847
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29848
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29850
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29851
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29852
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29853
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29854
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29855
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928036982 BIBUF_F_6U
(_unit BIBUF_F_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29906
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29908
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29909
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29910
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29911
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29913
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29914
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29915
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29916
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29917
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29918
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1422 1268928036987 BIBUF_GTL33
(_unit BIBUF_GTL33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29968
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29970
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29971
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29972
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29973
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29975
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29976
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29977
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29978
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29979
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29980
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1422 1268928036992 BIBUF_GTL25
(_unit BIBUF_GTL25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30030
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30032
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30033
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30034
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30035
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30037
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30038
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30039
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30040
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30041
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30042
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1424 1268928036997 BIBUF_HSTL_II
(_unit BIBUF_HSTL_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30092
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30094
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30095
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30096
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30097
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30099
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30100
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30101
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30102
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30103
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30104
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928037002 BIBUF_S_2
(_unit BIBUF_S_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30154
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30156
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30157
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30158
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30159
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30161
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30162
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30163
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30164
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30165
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30166
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928037007 BIBUF_S_2D
(_unit BIBUF_S_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30217
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30219
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30220
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30221
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30222
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30224
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30225
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30226
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30227
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30228
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30229
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928037012 BIBUF_S_2U
(_unit BIBUF_S_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30280
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30282
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30283
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30284
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30285
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30287
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30288
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30289
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30290
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30291
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30292
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928037017 BIBUF_S_4
(_unit BIBUF_S_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30342
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30344
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30345
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30346
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30347
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30349
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30350
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30351
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30352
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30353
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30354
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928037022 BIBUF_S_4D
(_unit BIBUF_S_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30405
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30407
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30408
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30409
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30410
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30412
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30413
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30414
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30415
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30416
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30417
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928037027 BIBUF_S_4U
(_unit BIBUF_S_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30468
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30470
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30471
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30472
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30473
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30475
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30476
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30477
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30478
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30479
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30480
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928037032 BIBUF_S_6
(_unit BIBUF_S_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30530
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30532
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30533
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30534
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30535
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30537
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30538
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30539
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30540
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30541
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30542
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928037037 BIBUF_S_6D
(_unit BIBUF_S_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30593
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30595
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30596
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30597
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30598
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30600
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30601
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30602
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30603
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30604
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30605
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928037042 BIBUF_S_6U
(_unit BIBUF_S_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30656
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30658
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30659
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30660
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30661
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30663
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30664
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30665
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30666
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30667
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30668
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928037047 CLKBUF_GTL25
(_unit CLKBUF_GTL25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30707
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30709
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30710
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928037052 CLKBUF_GTL33
(_unit CLKBUF_GTL33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30749
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30751
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30752
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928037057 CLKBUF_HSTL_II
(_unit CLKBUF_HSTL_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30791
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30793
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30794
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 410 1268928037062 INBUF_GTL33
(_unit INBUF_GTL33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30833
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30835
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30836
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 410 1268928037067 INBUF_GTL25
(_unit INBUF_GTL25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30875
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30877
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30878
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928037072 INBUF_HSTL_II
(_unit INBUF_HSTL_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30917
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30919
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30920
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928037077 OUTBUF_F_2
(_unit OUTBUF_F_2
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30959
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30961
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30962
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928037082 OUTBUF_F_4
(_unit OUTBUF_F_4
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31001
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31003
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31004
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928037087 OUTBUF_F_6
(_unit OUTBUF_F_6
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31043
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31045
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31046
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 407 1268928037092 OUTBUF_GTL25
(_unit OUTBUF_GTL25
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31085
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31087
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31088
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 407 1268928037097 OUTBUF_GTL33
(_unit OUTBUF_GTL33
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31127
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31129
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31130
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928037102 OUTBUF_HSTL_II
(_unit OUTBUF_HSTL_II
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31169
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31171
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31172
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928037107 OUTBUF_S_2
(_unit OUTBUF_S_2
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31211
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31213
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31214
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928037112 OUTBUF_S_4
(_unit OUTBUF_S_4
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31253
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31255
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31256
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928037117 OUTBUF_S_6
(_unit OUTBUF_S_6
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31295
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31297
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31298
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928037122 TRIBUFF_F_2
(_unit TRIBUFF_F_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31344
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31346
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31348
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31349
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31350
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31351
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928037127 TRIBUFF_F_2D
(_unit TRIBUFF_F_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31398
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31400
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31402
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31403
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31404
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31405
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928037132 TRIBUFF_F_2U
(_unit TRIBUFF_F_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31451
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31453
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31455
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31456
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31457
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31458
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928037137 TRIBUFF_F_4
(_unit TRIBUFF_F_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31504
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31506
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31508
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31509
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31510
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31511
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928037142 TRIBUFF_F_4D
(_unit TRIBUFF_F_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31558
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31560
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31562
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31563
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31564
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31565
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928037147 TRIBUFF_F_4U
(_unit TRIBUFF_F_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31612
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31614
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31616
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31617
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31618
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31619
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928037152 TRIBUFF_F_6
(_unit TRIBUFF_F_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31665
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31667
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31669
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31670
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31671
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31672
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928037157 TRIBUFF_F_6D
(_unit TRIBUFF_F_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31719
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31721
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31723
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31724
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31725
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31726
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928037162 TRIBUFF_F_6U
(_unit TRIBUFF_F_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31773
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31775
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31777
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31778
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31779
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31780
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928037167 TRIBUFF_GTL25
(_unit TRIBUFF_GTL25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31826
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31828
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31830
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31831
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31832
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31833
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928037172 TRIBUFF_GTL33
(_unit TRIBUFF_GTL33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31879
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31881
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31883
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31884
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31885
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31886
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928037177 TRIBUFF_HSTL_II
(_unit TRIBUFF_HSTL_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31932
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31934
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31936
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31937
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31938
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31939
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928037182 TRIBUFF_S_2
(_unit TRIBUFF_S_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31985
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31987
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31989
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31990
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31991
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31992
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928037187 TRIBUFF_S_2D
(_unit TRIBUFF_S_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32039
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32041
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32043
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32044
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32045
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32046
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928037192 TRIBUFF_S_2U
(_unit TRIBUFF_S_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32093
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32095
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32097
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32098
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32099
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32100
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928037197 TRIBUFF_S_4
(_unit TRIBUFF_S_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32146
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32148
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32150
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32151
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32152
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32153
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928037202 TRIBUFF_S_4D
(_unit TRIBUFF_S_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32200
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32202
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32204
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32205
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32206
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32207
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928037207 TRIBUFF_S_4U
(_unit TRIBUFF_S_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32254
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32256
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32258
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32259
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32260
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32261
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928037212 TRIBUFF_S_6
(_unit TRIBUFF_S_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32307
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32309
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32311
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32312
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32313
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32314
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928037217 TRIBUFF_S_6D
(_unit TRIBUFF_S_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32361
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32363
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32365
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32366
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32367
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32368
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928037222 TRIBUFF_S_6U
(_unit TRIBUFF_S_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32415
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32417
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32419
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32420
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32421
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32422
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 237 1268928037227 BUFD
(_unit BUFD
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32459
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 237 1268928037232 INVD
(_unit INVD
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32496
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 837 1268928037237 IOIN_IR
(_unit IOIN_IR
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 32544
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32548
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32549
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32550
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32551
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32558
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32559
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1340 1268928037242 IOIN_IRE
(_unit IOIN_IRE
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 32614
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32618
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32619
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32620
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32621
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32625
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32626
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32627
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32628
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32632
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32633
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1019 1268928037247 IOTRI_OB_ER
(_unit IOTRI_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 32691
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 32695
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32699
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32700
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32701
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32702
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32709
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32710
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1522 1268928037252 IOTRI_OB_ERE
(_unit IOTRI_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 32771
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 32775
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32779
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32780
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32781
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32782
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32786
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32787
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32788
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32789
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32793
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32794
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1019 1268928037257 IOTRI_OR_EB
(_unit IOTRI_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 32852
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32856
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32860
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32861
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32862
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32863
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32870
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32871
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1522 1268928037262 IOTRI_ORE_EB
(_unit IOTRI_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 32932
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32936
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32940
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32941
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32942
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32943
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32947
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32948
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32949
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32950
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32954
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32955
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2107 1268928037267 IOTRI_ORE_ERE
(_unit IOTRI_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33030
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33034
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33035
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33036
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33037
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33041
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33042
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33043
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33044
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33048
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33049
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33053
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33057
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33058
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33059
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33060
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1523 1268928037272 IOTRI_OR_ER
(_unit IOTRI_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33121
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33125
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33126
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33127
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33128
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33132
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33133
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33138
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33142
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33143
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33144
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33145
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1237 1268928037277 IOBI_IB_OB_ER
(_unit IOBI_IB_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33207
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 33212
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 33219
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33223
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33224
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33225
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33226
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33233
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33234
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1740 1268928037282 IOBI_IB_OB_ERE
(_unit IOBI_IB_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33306
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 33311
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 33318
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33322
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33323
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33324
			(_port OCLK (posedge) (_code  3 Enable21))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33325
			(_port OCLK (posedge) (_code  4 Enable21))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33329
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33330
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33331
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33332
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33336
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33337
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1099 1268928037287 IOBI_IB_OR_EB
(_unit IOBI_IB_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 33397
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 33399
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 33403
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33407
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33408
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33409
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33410
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33417
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33418
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1740 1268928037292 IOBI_IB_ORE_EB
(_unit IOBI_IB_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33492
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 33497
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 33504
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33508
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33509
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33510
			(_port OCLK (posedge) (_code  3 Enable21))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33511
			(_port OCLK (posedge) (_code  4 Enable21))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33515
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33516
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33517
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33518
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33522
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33523
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1701 1268928037297 IOBI_IB_OR_ER
(_unit IOBI_IB_OR_ER
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33588
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 33595
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33599
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33600
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33601
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33602
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33609
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33610
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33615
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33619
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33620
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33621
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33622
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2285 1268928037302 IOBI_IB_ORE_ERE
(_unit IOBI_IB_ORE_ERE
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33695
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 33700
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33704
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33705
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33706
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33707
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33711
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33712
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33713
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33714
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33718
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33719
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33724
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33728
			(_port E (posedge))
			(_port OCLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33729
			(_port E (negedge))
			(_port OCLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33730
			(_port OCLK (posedge) (_code  7 Enable21))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33731
			(_port OCLK (posedge) (_code  8 Enable21))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1241 1268928037307 IOBI_IR_OB_EB
(_unit IOBI_IR_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33791
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 33796
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 33801
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33805
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33806
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33807
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33808
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33815
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33816
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1744 1268928037312 IOBI_IRE_OB_EB
(_unit IOBI_IRE_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33885
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 33889
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 33893
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33897
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33898
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33899
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33900
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33904
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33905
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33906
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33907
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33911
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33912
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1867 1268928037317 IOBI_IR_OB_ER
(_unit IOBI_IR_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33979
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 33983
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33987
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33988
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33989
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33990
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33997
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33998
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34003
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34007
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34008
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34009
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34010
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34017
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34018
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928037322 IOBI_IRE_OB_ER
(_unit IOBI_IRE_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34093
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34098
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34102
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34103
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34104
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34105
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34112
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34113
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34118
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34122
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34123
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34124
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34125
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34129
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34130
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34131
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34132
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34136
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34137
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928037327 IOBI_IR_OB_ERE
(_unit IOBI_IR_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34209
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34216
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34220
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34221
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34222
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34223
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34227
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34228
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34229
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34230
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34234
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34235
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34240
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34244
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34245
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34246
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34247
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34254
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34255
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2873 1268928037332 IOBI_IRE_OB_ERE
(_unit IOBI_IRE_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34335
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34339
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34343
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34344
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34345
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34346
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34350
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34351
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34352
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34353
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34357
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34358
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34362
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34366
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34367
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34368
			(_port ICLK (posedge) (_code  7 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34369
			(_port ICLK (posedge) (_code  8 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34373
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34374
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34375
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34376
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34380
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34381
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1867 1268928037337 IOBI_IR_OR_EB
(_unit IOBI_IR_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34446
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 34450
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 34454
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34455
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34456
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34457
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34464
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34465
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34469
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34473
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34474
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34475
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34476
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34483
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34484
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928037342 IOBI_IRE_OR_EB
(_unit IOBI_IRE_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34553
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 34558
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 34562
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34563
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34564
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34565
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34572
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34573
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34577
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34581
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34582
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34583
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34584
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34588
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34589
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34590
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34591
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34595
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34596
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928037347 IOBI_IR_ORE_EB
(_unit IOBI_IR_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34665
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 34669
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 34673
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34674
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34675
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34676
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34680
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34681
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34682
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34683
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34687
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34688
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34692
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34696
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34697
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34698
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34699
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34706
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34707
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2873 1268928037352 IOBI_IRE_ORE_EB
(_unit IOBI_IRE_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34781
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 34786
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 34790
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34791
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34792
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34793
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34797
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34798
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34799
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34800
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34804
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34805
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34810
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34814
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34815
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34816
			(_port ICLK (posedge) (_code  7 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34817
			(_port ICLK (posedge) (_code  8 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34821
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34822
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34823
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34824
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34828
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34829
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2331 1268928037357 IOBI_IR_OR_ER
(_unit IOBI_IR_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 34897
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34901
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34902
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34903
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34904
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34906
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 34910
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34911
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34912
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34913
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34919
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34920
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34924
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34928
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34929
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34930
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34931
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34936
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34937
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2915 1268928037362 IOBI_IR_ORE_ERE
(_unit IOBI_IR_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 35021
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 35025
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35026
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35027
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35028
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35032
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35033
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35034
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35035
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35039
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35040
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35044
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35048
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35049
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35050
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35051
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35057
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35061
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35062
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35063
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35064
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35071
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35072
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2834 1268928037367 IOBI_IRE_OR_ER
(_unit IOBI_IRE_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 35146
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 35150
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35151
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35152
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35153
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35160
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35161
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35165
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35169
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35170
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35171
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35172
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35177
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35181
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35182
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35183
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35184
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35188
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35189
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35190
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35191
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35195
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35196
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3421 1268928037372 IOBI_IRE_ORE_ERE
(_unit IOBI_IRE_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 35276
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 35280
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35281
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35282
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35283
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35287
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35288
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35289
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35290
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35294
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35295
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35299
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35303
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35304
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35305
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35306
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35309
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35313
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  9 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35314
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  10 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35315
			(_port ICLK (posedge) (_code  11 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35316
			(_port ICLK (posedge) (_code  12 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35320
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35321
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35322
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35323
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35327
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35328
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 238 1268928037377 CLKIO
(_unit CLKIO
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 35367
			(_port A in )
			(_port Y out )
		)
	)
)
V 000040 56 1419 1268928037382 CLKBIBUF
(_unit CLKBIBUF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 35413
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 35415
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 35416
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 35417
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 35418
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 35420
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35421
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35422
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35423
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35424
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35425
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1758 1268928037387 DDR_OUT
(_unit DDR_OUT
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \ddr_out\)
		(_modpath parallel unknown 0 35477
			(_port CLK in )
			(_port Q out )
		)
		(_modpath parallel positive 0 35478
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 35482
			(_port DR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35483
			(_port DR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35484
			(_port CLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35485
			(_port CLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35487
			(_port DF (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35488
			(_port DF (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35489
			(_port CLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35490
			(_port CLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35495
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35499
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35500
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35501
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35505
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 2007 1268928037392 DDR_REG
(_unit DDR_REG
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$YIN integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$ICLK integer 2)
		(_specparam OutputLoad$YR integer 2)
		(_specparam OutputLoad$YF integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel positive 0 35556
			(_port CLK in posedge)
			(_port QR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 35557
			(_port CLR in posedge)
			(_port QR out posedge)
		)
		(_modpath parallel unknown 0 35558
			(_port CLK in )
			(_port QF out )
		)
		(_modpath parallel positive 0 35559
			(_port CLR in posedge)
			(_port QF out posedge)
		)
		(_tchk setup 0 35563
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35564
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35565
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35566
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35568
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35569
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35570
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35571
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35577
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35581
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35582
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35583
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35587
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1886 1268928037397 IOBI_ID_OB_EB
(_unit IOBI_ID_OB_EB
	(_specify
		(_modpath parallel unknown 0 35629
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 35630
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 35632
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel positive 0 35633
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel unknown 0 35635
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 35636
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35640
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35641
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35642
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35643
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35645
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35646
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35647
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35648
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35650
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35651
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35655
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35656
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35657
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 3277 1268928037402 IOBI_ID_OD_EB
(_unit IOBI_ID_OD_EB
	(_specify
		(_modpath parallel positive 0 35705
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 35706
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel positive 0 35707
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel unknown 0 35708
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 35709
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 35710
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 35711
			(_port E in )
			(_port EOUT out )
		)
		(_tchk setup 0 35715
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35716
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35717
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35718
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35720
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35721
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35722
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35723
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35729
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35733
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35734
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35735
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35739
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35743
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35744
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35745
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35746
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35748
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35749
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35750
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35751
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35756
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35760
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35761
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35762
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35766
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 3711 1268928037407 IOBI_ID_OD_ERC
(_unit IOBI_ID_OD_ERC
	(_specify
		(_modpath parallel positive 0 35817
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 35818
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel positive 0 35819
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel unknown 0 35820
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 35821
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 35822
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 35823
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_modpath parallel unknown 0 35824
			(_port OCLK in )
			(_port EOUT out )
		)
		(_tchk setup 0 35828
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35829
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35830
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35831
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35833
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35834
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35835
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35836
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35842
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35846
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35847
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35848
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35852
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35855
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35856
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35857
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35858
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35860
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35861
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35862
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35863
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35868
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35872
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35873
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35877
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35879
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35880
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35881
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35882
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1901 1268928037412 IOTRI_OD_EB
(_unit IOTRI_OD_EB
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$OCLK integer 2)
		(_specparam OutputLoad$DOUT integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel unknown 0 35937
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 35938
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 35939
			(_port E in )
			(_port EOUT out )
		)
		(_tchk setup 0 35943
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35944
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35945
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35946
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35948
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35949
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35950
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35951
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35957
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35961
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35962
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35963
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35967
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 2039 1268928037417 IOIN_ID
(_unit IOIN_ID
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$YIN integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$ICLK integer 2)
		(_specparam OutputLoad$YR integer 2)
		(_specparam OutputLoad$YF integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel positive 0 36018
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 36019
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel unknown 0 36020
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 36021
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_tchk setup 0 36025
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36026
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36027
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36028
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36030
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36031
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36032
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36033
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36039
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36043
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36044
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36045
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36049
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 2415 1268928037422 IOTRI_OD_ERC
(_unit IOTRI_OD_ERC
	(_specify
		(_specparam LibName string \proasic3e\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$OCLK integer 2)
		(_specparam OutputLoad$DOUT integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel unknown 0 36106
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 36107
			(_port OCLK in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 36108
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel positive 0 36109
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 36113
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36114
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36115
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36116
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36118
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36119
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36120
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36121
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36125
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36129
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36130
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36131
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36135
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36137
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36138
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36139
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36140
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 28749 1268928037427 RAM4K9
(_unit RAM4K9
	(_specify
		(_specparam LibName string \proasic3\)
		(_modpath parallel positive 0 37509
			(_port CLKA in posedge)
			(_port DOUTA0 out posedge)
			(_datain DOUTA0 in posedge)
		)
		(_modpath parallel positive 0 37510
			(_port CLKA in posedge)
			(_port DOUTA1 out posedge)
			(_datain DOUTA1 in posedge)
		)
		(_modpath parallel positive 0 37511
			(_port CLKA in posedge)
			(_port DOUTA2 out posedge)
			(_datain DOUTA2 in posedge)
		)
		(_modpath parallel positive 0 37512
			(_port CLKA in posedge)
			(_port DOUTA3 out posedge)
			(_datain DOUTA3 in posedge)
		)
		(_modpath parallel positive 0 37513
			(_port CLKA in posedge)
			(_port DOUTA4 out posedge)
			(_datain DOUTA4 in posedge)
		)
		(_modpath parallel positive 0 37514
			(_port CLKA in posedge)
			(_port DOUTA5 out posedge)
			(_datain DOUTA5 in posedge)
		)
		(_modpath parallel positive 0 37515
			(_port CLKA in posedge)
			(_port DOUTA6 out posedge)
			(_datain DOUTA6 in posedge)
		)
		(_modpath parallel positive 0 37516
			(_port CLKA in posedge)
			(_port DOUTA7 out posedge)
			(_datain DOUTA7 in posedge)
		)
		(_modpath parallel positive 0 37517
			(_port CLKA in posedge)
			(_port DOUTA8 out posedge)
			(_datain DOUTA8 in posedge)
		)
		(_modpath parallel positive 0 37519
			(_port CLKB in posedge)
			(_port DOUTB0 out posedge)
			(_datain DOUTB0 in posedge)
		)
		(_modpath parallel positive 0 37520
			(_port CLKB in posedge)
			(_port DOUTB1 out posedge)
			(_datain DOUTB1 in posedge)
		)
		(_modpath parallel positive 0 37521
			(_port CLKB in posedge)
			(_port DOUTB2 out posedge)
			(_datain DOUTB2 in posedge)
		)
		(_modpath parallel positive 0 37522
			(_port CLKB in posedge)
			(_port DOUTB3 out posedge)
			(_datain DOUTB3 in posedge)
		)
		(_modpath parallel positive 0 37523
			(_port CLKB in posedge)
			(_port DOUTB4 out posedge)
			(_datain DOUTB4 in posedge)
		)
		(_modpath parallel positive 0 37524
			(_port CLKB in posedge)
			(_port DOUTB5 out posedge)
			(_datain DOUTB5 in posedge)
		)
		(_modpath parallel positive 0 37525
			(_port CLKB in posedge)
			(_port DOUTB6 out posedge)
			(_datain DOUTB6 in posedge)
		)
		(_modpath parallel positive 0 37526
			(_port CLKB in posedge)
			(_port DOUTB7 out posedge)
			(_datain DOUTB7 in posedge)
		)
		(_modpath parallel positive 0 37527
			(_port CLKB in posedge)
			(_port DOUTB8 out posedge)
			(_datain DOUTB8 in posedge)
		)
		(_modpath parallel positive 0 37530
			(_port RESET in negedge)
			(_port DOUTA0 out negedge)
		)
		(_modpath parallel positive 0 37531
			(_port RESET in negedge)
			(_port DOUTA1 out negedge)
		)
		(_modpath parallel positive 0 37532
			(_port RESET in negedge)
			(_port DOUTA2 out negedge)
		)
		(_modpath parallel positive 0 37533
			(_port RESET in negedge)
			(_port DOUTA3 out negedge)
		)
		(_modpath parallel positive 0 37534
			(_port RESET in negedge)
			(_port DOUTA4 out negedge)
		)
		(_modpath parallel positive 0 37535
			(_port RESET in negedge)
			(_port DOUTA5 out negedge)
		)
		(_modpath parallel positive 0 37536
			(_port RESET in negedge)
			(_port DOUTA6 out negedge)
		)
		(_modpath parallel positive 0 37537
			(_port RESET in negedge)
			(_port DOUTA7 out negedge)
		)
		(_modpath parallel positive 0 37538
			(_port RESET in negedge)
			(_port DOUTA8 out negedge)
		)
		(_modpath parallel positive 0 37540
			(_port RESET in negedge)
			(_port DOUTB0 out negedge)
		)
		(_modpath parallel positive 0 37541
			(_port RESET in negedge)
			(_port DOUTB1 out negedge)
		)
		(_modpath parallel positive 0 37542
			(_port RESET in negedge)
			(_port DOUTB2 out negedge)
		)
		(_modpath parallel positive 0 37543
			(_port RESET in negedge)
			(_port DOUTB3 out negedge)
		)
		(_modpath parallel positive 0 37544
			(_port RESET in negedge)
			(_port DOUTB4 out negedge)
		)
		(_modpath parallel positive 0 37545
			(_port RESET in negedge)
			(_port DOUTB5 out negedge)
		)
		(_modpath parallel positive 0 37546
			(_port RESET in negedge)
			(_port DOUTB6 out negedge)
		)
		(_modpath parallel positive 0 37547
			(_port RESET in negedge)
			(_port DOUTB7 out negedge)
		)
		(_modpath parallel positive 0 37548
			(_port RESET in negedge)
			(_port DOUTB8 out negedge)
		)
		(_tchk width 0 37551
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37552
			(_port CLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37553
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37554
			(_port CLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37557
			(_port ADDRA11 (posedge))
			(_port CLKA (posedge) (_code  16 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37558
			(_port ADDRA11 (negedge))
			(_port CLKA (posedge) (_code  17 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37559
			(_port CLKA (posedge) (_code  18 BLKA_EN))
			(_port ADDRA11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37560
			(_port CLKA (posedge) (_code  19 BLKA_EN))
			(_port ADDRA11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37561
			(_port ADDRA10 (posedge))
			(_port CLKA (posedge) (_code  20 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37562
			(_port ADDRA10 (negedge))
			(_port CLKA (posedge) (_code  21 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37563
			(_port CLKA (posedge) (_code  22 BLKA_EN))
			(_port ADDRA10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37564
			(_port CLKA (posedge) (_code  23 BLKA_EN))
			(_port ADDRA10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37565
			(_port ADDRA9 (posedge))
			(_port CLKA (posedge) (_code  24 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37566
			(_port ADDRA9 (negedge))
			(_port CLKA (posedge) (_code  25 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37567
			(_port CLKA (posedge) (_code  26 BLKA_EN))
			(_port ADDRA9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37568
			(_port CLKA (posedge) (_code  27 BLKA_EN))
			(_port ADDRA9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37569
			(_port ADDRA8 (posedge))
			(_port CLKA (posedge) (_code  28 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37570
			(_port ADDRA8 (negedge))
			(_port CLKA (posedge) (_code  29 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37571
			(_port CLKA (posedge) (_code  30 BLKA_EN))
			(_port ADDRA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37572
			(_port CLKA (posedge) (_code  31 BLKA_EN))
			(_port ADDRA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37573
			(_port ADDRA7 (posedge))
			(_port CLKA (posedge) (_code  32 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37574
			(_port ADDRA7 (negedge))
			(_port CLKA (posedge) (_code  33 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37575
			(_port CLKA (posedge) (_code  34 BLKA_EN))
			(_port ADDRA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37576
			(_port CLKA (posedge) (_code  35 BLKA_EN))
			(_port ADDRA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37577
			(_port ADDRA6 (posedge))
			(_port CLKA (posedge) (_code  36 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37578
			(_port ADDRA6 (negedge))
			(_port CLKA (posedge) (_code  37 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37579
			(_port CLKA (posedge) (_code  38 BLKA_EN))
			(_port ADDRA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37580
			(_port CLKA (posedge) (_code  39 BLKA_EN))
			(_port ADDRA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37581
			(_port ADDRA5 (posedge))
			(_port CLKA (posedge) (_code  40 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37582
			(_port ADDRA5 (negedge))
			(_port CLKA (posedge) (_code  41 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37583
			(_port CLKA (posedge) (_code  42 BLKA_EN))
			(_port ADDRA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37584
			(_port CLKA (posedge) (_code  43 BLKA_EN))
			(_port ADDRA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37585
			(_port ADDRA4 (posedge))
			(_port CLKA (posedge) (_code  44 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37586
			(_port ADDRA4 (negedge))
			(_port CLKA (posedge) (_code  45 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37587
			(_port CLKA (posedge) (_code  46 BLKA_EN))
			(_port ADDRA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37588
			(_port CLKA (posedge) (_code  47 BLKA_EN))
			(_port ADDRA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37589
			(_port ADDRA3 (posedge))
			(_port CLKA (posedge) (_code  48 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37590
			(_port ADDRA3 (negedge))
			(_port CLKA (posedge) (_code  49 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37591
			(_port CLKA (posedge) (_code  50 BLKA_EN))
			(_port ADDRA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37592
			(_port CLKA (posedge) (_code  51 BLKA_EN))
			(_port ADDRA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37593
			(_port ADDRA2 (posedge))
			(_port CLKA (posedge) (_code  52 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37594
			(_port ADDRA2 (negedge))
			(_port CLKA (posedge) (_code  53 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37595
			(_port CLKA (posedge) (_code  54 BLKA_EN))
			(_port ADDRA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37596
			(_port CLKA (posedge) (_code  55 BLKA_EN))
			(_port ADDRA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37597
			(_port ADDRA1 (posedge))
			(_port CLKA (posedge) (_code  56 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37598
			(_port ADDRA1 (negedge))
			(_port CLKA (posedge) (_code  57 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37599
			(_port CLKA (posedge) (_code  58 BLKA_EN))
			(_port ADDRA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37600
			(_port CLKA (posedge) (_code  59 BLKA_EN))
			(_port ADDRA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37601
			(_port ADDRA0 (posedge))
			(_port CLKA (posedge) (_code  60 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37602
			(_port ADDRA0 (negedge))
			(_port CLKA (posedge) (_code  61 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37603
			(_port CLKA (posedge) (_code  62 BLKA_EN))
			(_port ADDRA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37604
			(_port CLKA (posedge) (_code  63 BLKA_EN))
			(_port ADDRA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37606
			(_port DINA8 (posedge))
			(_port CLKA (posedge) (_code  64 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37607
			(_port DINA8 (negedge))
			(_port CLKA (posedge) (_code  65 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37608
			(_port CLKA (posedge) (_code  66 BLKA_WEN))
			(_port DINA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37609
			(_port CLKA (posedge) (_code  67 BLKA_WEN))
			(_port DINA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37610
			(_port DINA7 (posedge))
			(_port CLKA (posedge) (_code  68 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37611
			(_port DINA7 (negedge))
			(_port CLKA (posedge) (_code  69 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37612
			(_port CLKA (posedge) (_code  70 BLKA_WEN))
			(_port DINA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37613
			(_port CLKA (posedge) (_code  71 BLKA_WEN))
			(_port DINA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37614
			(_port DINA6 (posedge))
			(_port CLKA (posedge) (_code  72 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37615
			(_port DINA6 (negedge))
			(_port CLKA (posedge) (_code  73 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37616
			(_port CLKA (posedge) (_code  74 BLKA_WEN))
			(_port DINA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37617
			(_port CLKA (posedge) (_code  75 BLKA_WEN))
			(_port DINA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37618
			(_port DINA5 (posedge))
			(_port CLKA (posedge) (_code  76 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37619
			(_port DINA5 (negedge))
			(_port CLKA (posedge) (_code  77 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37620
			(_port CLKA (posedge) (_code  78 BLKA_WEN))
			(_port DINA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37621
			(_port CLKA (posedge) (_code  79 BLKA_WEN))
			(_port DINA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37622
			(_port DINA4 (posedge))
			(_port CLKA (posedge) (_code  80 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37623
			(_port DINA4 (negedge))
			(_port CLKA (posedge) (_code  81 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37624
			(_port CLKA (posedge) (_code  82 BLKA_WEN))
			(_port DINA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37625
			(_port CLKA (posedge) (_code  83 BLKA_WEN))
			(_port DINA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37626
			(_port DINA3 (posedge))
			(_port CLKA (posedge) (_code  84 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37627
			(_port DINA3 (negedge))
			(_port CLKA (posedge) (_code  85 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37628
			(_port CLKA (posedge) (_code  86 BLKA_WEN))
			(_port DINA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37629
			(_port CLKA (posedge) (_code  87 BLKA_WEN))
			(_port DINA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37630
			(_port DINA2 (posedge))
			(_port CLKA (posedge) (_code  88 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37631
			(_port DINA2 (negedge))
			(_port CLKA (posedge) (_code  89 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37632
			(_port CLKA (posedge) (_code  90 BLKA_WEN))
			(_port DINA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37633
			(_port CLKA (posedge) (_code  91 BLKA_WEN))
			(_port DINA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37634
			(_port DINA1 (posedge))
			(_port CLKA (posedge) (_code  92 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37635
			(_port DINA1 (negedge))
			(_port CLKA (posedge) (_code  93 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37636
			(_port CLKA (posedge) (_code  94 BLKA_WEN))
			(_port DINA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37637
			(_port CLKA (posedge) (_code  95 BLKA_WEN))
			(_port DINA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37638
			(_port DINA0 (posedge))
			(_port CLKA (posedge) (_code  96 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37639
			(_port DINA0 (negedge))
			(_port CLKA (posedge) (_code  97 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37640
			(_port CLKA (posedge) (_code  98 BLKA_WEN))
			(_port DINA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37641
			(_port CLKA (posedge) (_code  99 BLKA_WEN))
			(_port DINA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37644
			(_port WENA (posedge))
			(_port CLKA (posedge) (_code  100 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37645
			(_port WENA (negedge))
			(_port CLKA (posedge) (_code  101 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37646
			(_port CLKA (posedge) (_code  102 RESET))
			(_port WENA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37647
			(_port CLKA (posedge) (_code  103 RESET))
			(_port WENA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37649
			(_port BLKA (posedge))
			(_port CLKA (posedge) (_code  104 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37650
			(_port BLKA (negedge))
			(_port CLKA (posedge) (_code  105 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37651
			(_port CLKA (posedge) (_code  106 RESET))
			(_port BLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37652
			(_port CLKA (posedge) (_code  107 RESET))
			(_port BLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 37654
			(_port RESET (posedge))
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37655
			(_port CLKA (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 37657
			(_port RESET (posedge))
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37658
			(_port CLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37660
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37663
			(_port ADDRB11 (posedge))
			(_port CLKB (posedge) (_code  108 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37664
			(_port ADDRB11 (negedge))
			(_port CLKB (posedge) (_code  109 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37665
			(_port CLKB (posedge) (_code  110 BLKB_EN))
			(_port ADDRB11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37666
			(_port CLKB (posedge) (_code  111 BLKB_EN))
			(_port ADDRB11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37667
			(_port ADDRB10 (posedge))
			(_port CLKB (posedge) (_code  112 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37668
			(_port ADDRB10 (negedge))
			(_port CLKB (posedge) (_code  113 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37669
			(_port CLKB (posedge) (_code  114 BLKB_EN))
			(_port ADDRB10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37670
			(_port CLKB (posedge) (_code  115 BLKB_EN))
			(_port ADDRB10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37671
			(_port ADDRB9 (posedge))
			(_port CLKB (posedge) (_code  116 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37672
			(_port ADDRB9 (negedge))
			(_port CLKB (posedge) (_code  117 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37673
			(_port CLKB (posedge) (_code  118 BLKB_EN))
			(_port ADDRB9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37674
			(_port CLKB (posedge) (_code  119 BLKB_EN))
			(_port ADDRB9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37675
			(_port ADDRB8 (posedge))
			(_port CLKB (posedge) (_code  120 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37676
			(_port ADDRB8 (negedge))
			(_port CLKB (posedge) (_code  121 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37677
			(_port CLKB (posedge) (_code  122 BLKB_EN))
			(_port ADDRB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37678
			(_port CLKB (posedge) (_code  123 BLKB_EN))
			(_port ADDRB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37679
			(_port ADDRB7 (posedge))
			(_port CLKB (posedge) (_code  124 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37680
			(_port ADDRB7 (negedge))
			(_port CLKB (posedge) (_code  125 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37681
			(_port CLKB (posedge) (_code  126 BLKB_EN))
			(_port ADDRB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37682
			(_port CLKB (posedge) (_code  127 BLKB_EN))
			(_port ADDRB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37683
			(_port ADDRB6 (posedge))
			(_port CLKB (posedge) (_code  128 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37684
			(_port ADDRB6 (negedge))
			(_port CLKB (posedge) (_code  129 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37685
			(_port CLKB (posedge) (_code  130 BLKB_EN))
			(_port ADDRB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37686
			(_port CLKB (posedge) (_code  131 BLKB_EN))
			(_port ADDRB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37687
			(_port ADDRB5 (posedge))
			(_port CLKB (posedge) (_code  132 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37688
			(_port ADDRB5 (negedge))
			(_port CLKB (posedge) (_code  133 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37689
			(_port CLKB (posedge) (_code  134 BLKB_EN))
			(_port ADDRB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37690
			(_port CLKB (posedge) (_code  135 BLKB_EN))
			(_port ADDRB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37691
			(_port ADDRB4 (posedge))
			(_port CLKB (posedge) (_code  136 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37692
			(_port ADDRB4 (negedge))
			(_port CLKB (posedge) (_code  137 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37693
			(_port CLKB (posedge) (_code  138 BLKB_EN))
			(_port ADDRB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37694
			(_port CLKB (posedge) (_code  139 BLKB_EN))
			(_port ADDRB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37695
			(_port ADDRB3 (posedge))
			(_port CLKB (posedge) (_code  140 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37696
			(_port ADDRB3 (negedge))
			(_port CLKB (posedge) (_code  141 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37697
			(_port CLKB (posedge) (_code  142 BLKB_EN))
			(_port ADDRB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37698
			(_port CLKB (posedge) (_code  143 BLKB_EN))
			(_port ADDRB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37699
			(_port ADDRB2 (posedge))
			(_port CLKB (posedge) (_code  144 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37700
			(_port ADDRB2 (negedge))
			(_port CLKB (posedge) (_code  145 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37701
			(_port CLKB (posedge) (_code  146 BLKB_EN))
			(_port ADDRB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37702
			(_port CLKB (posedge) (_code  147 BLKB_EN))
			(_port ADDRB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37703
			(_port ADDRB1 (posedge))
			(_port CLKB (posedge) (_code  148 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37704
			(_port ADDRB1 (negedge))
			(_port CLKB (posedge) (_code  149 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37705
			(_port CLKB (posedge) (_code  150 BLKB_EN))
			(_port ADDRB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37706
			(_port CLKB (posedge) (_code  151 BLKB_EN))
			(_port ADDRB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37707
			(_port ADDRB0 (posedge))
			(_port CLKB (posedge) (_code  152 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37708
			(_port ADDRB0 (negedge))
			(_port CLKB (posedge) (_code  153 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37709
			(_port CLKB (posedge) (_code  154 BLKB_EN))
			(_port ADDRB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37710
			(_port CLKB (posedge) (_code  155 BLKB_EN))
			(_port ADDRB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37712
			(_port DINB8 (posedge))
			(_port CLKB (posedge) (_code  156 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37713
			(_port DINB8 (negedge))
			(_port CLKB (posedge) (_code  157 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37714
			(_port CLKB (posedge) (_code  158 BLKB_WEN))
			(_port DINB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37715
			(_port CLKB (posedge) (_code  159 BLKB_WEN))
			(_port DINB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37716
			(_port DINB7 (posedge))
			(_port CLKB (posedge) (_code  160 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37717
			(_port DINB7 (negedge))
			(_port CLKB (posedge) (_code  161 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37718
			(_port CLKB (posedge) (_code  162 BLKB_WEN))
			(_port DINB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37719
			(_port CLKB (posedge) (_code  163 BLKB_WEN))
			(_port DINB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37720
			(_port DINB6 (posedge))
			(_port CLKB (posedge) (_code  164 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37721
			(_port DINB6 (negedge))
			(_port CLKB (posedge) (_code  165 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37722
			(_port CLKB (posedge) (_code  166 BLKB_WEN))
			(_port DINB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37723
			(_port CLKB (posedge) (_code  167 BLKB_WEN))
			(_port DINB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37724
			(_port DINB5 (posedge))
			(_port CLKB (posedge) (_code  168 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37725
			(_port DINB5 (negedge))
			(_port CLKB (posedge) (_code  169 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37726
			(_port CLKB (posedge) (_code  170 BLKB_WEN))
			(_port DINB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37727
			(_port CLKB (posedge) (_code  171 BLKB_WEN))
			(_port DINB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37728
			(_port DINB4 (posedge))
			(_port CLKB (posedge) (_code  172 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37729
			(_port DINB4 (negedge))
			(_port CLKB (posedge) (_code  173 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37730
			(_port CLKB (posedge) (_code  174 BLKB_WEN))
			(_port DINB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37731
			(_port CLKB (posedge) (_code  175 BLKB_WEN))
			(_port DINB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37732
			(_port DINB3 (posedge))
			(_port CLKB (posedge) (_code  176 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37733
			(_port DINB3 (negedge))
			(_port CLKB (posedge) (_code  177 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37734
			(_port CLKB (posedge) (_code  178 BLKB_WEN))
			(_port DINB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37735
			(_port CLKB (posedge) (_code  179 BLKB_WEN))
			(_port DINB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37736
			(_port DINB2 (posedge))
			(_port CLKB (posedge) (_code  180 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37737
			(_port DINB2 (negedge))
			(_port CLKB (posedge) (_code  181 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37738
			(_port CLKB (posedge) (_code  182 BLKB_WEN))
			(_port DINB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37739
			(_port CLKB (posedge) (_code  183 BLKB_WEN))
			(_port DINB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37740
			(_port DINB1 (posedge))
			(_port CLKB (posedge) (_code  184 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37741
			(_port DINB1 (negedge))
			(_port CLKB (posedge) (_code  185 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37742
			(_port CLKB (posedge) (_code  186 BLKB_WEN))
			(_port DINB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37743
			(_port CLKB (posedge) (_code  187 BLKB_WEN))
			(_port DINB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37744
			(_port DINB0 (posedge))
			(_port CLKB (posedge) (_code  188 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37745
			(_port DINB0 (negedge))
			(_port CLKB (posedge) (_code  189 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37746
			(_port CLKB (posedge) (_code  190 BLKB_WEN))
			(_port DINB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37747
			(_port CLKB (posedge) (_code  191 BLKB_WEN))
			(_port DINB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37750
			(_port WENB (posedge))
			(_port CLKB (posedge) (_code  192 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37751
			(_port WENB (negedge))
			(_port CLKB (posedge) (_code  193 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37752
			(_port CLKB (posedge) (_code  194 RESET))
			(_port WENB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37753
			(_port CLKB (posedge) (_code  195 RESET))
			(_port WENB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37755
			(_port BLKB (posedge))
			(_port CLKB (posedge) (_code  196 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37756
			(_port BLKB (negedge))
			(_port CLKB (posedge) (_code  197 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37757
			(_port CLKB (posedge) (_code  198 RESET))
			(_port BLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37758
			(_port CLKB (posedge) (_code  199 RESET))
			(_port BLKB (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 24139 1268928037432 RAM512X18
(_unit RAM512X18
	(_specify
		(_specparam LibName string \proasic3e\)
		(_modpath parallel positive 0 38325
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 38326
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 38327
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 38328
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 38329
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 38330
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 38331
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 38332
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 38333
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 38334
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 38335
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 38336
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 38337
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 38338
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 38339
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 38340
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 38341
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 38342
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 38344
			(_port RESET in negedge)
			(_port RD0 out negedge)
		)
		(_modpath parallel positive 0 38345
			(_port RESET in negedge)
			(_port RD1 out negedge)
		)
		(_modpath parallel positive 0 38346
			(_port RESET in negedge)
			(_port RD2 out negedge)
		)
		(_modpath parallel positive 0 38347
			(_port RESET in negedge)
			(_port RD3 out negedge)
		)
		(_modpath parallel positive 0 38348
			(_port RESET in negedge)
			(_port RD4 out negedge)
		)
		(_modpath parallel positive 0 38349
			(_port RESET in negedge)
			(_port RD5 out negedge)
		)
		(_modpath parallel positive 0 38350
			(_port RESET in negedge)
			(_port RD6 out negedge)
		)
		(_modpath parallel positive 0 38351
			(_port RESET in negedge)
			(_port RD7 out negedge)
		)
		(_modpath parallel positive 0 38352
			(_port RESET in negedge)
			(_port RD8 out negedge)
		)
		(_modpath parallel positive 0 38353
			(_port RESET in negedge)
			(_port RD9 out negedge)
		)
		(_modpath parallel positive 0 38354
			(_port RESET in negedge)
			(_port RD10 out negedge)
		)
		(_modpath parallel positive 0 38355
			(_port RESET in negedge)
			(_port RD11 out negedge)
		)
		(_modpath parallel positive 0 38356
			(_port RESET in negedge)
			(_port RD12 out negedge)
		)
		(_modpath parallel positive 0 38357
			(_port RESET in negedge)
			(_port RD13 out negedge)
		)
		(_modpath parallel positive 0 38358
			(_port RESET in negedge)
			(_port RD14 out negedge)
		)
		(_modpath parallel positive 0 38359
			(_port RESET in negedge)
			(_port RD15 out negedge)
		)
		(_modpath parallel positive 0 38360
			(_port RESET in negedge)
			(_port RD16 out negedge)
		)
		(_modpath parallel positive 0 38361
			(_port RESET in negedge)
			(_port RD17 out negedge)
		)
		(_tchk setup 0 38364
			(_port RADDR8 (posedge))
			(_port RCLK (posedge) (_code  12 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38365
			(_port RADDR8 (negedge))
			(_port RCLK (posedge) (_code  13 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38366
			(_port RCLK (posedge) (_code  14 RENABLE))
			(_port RADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38367
			(_port RCLK (posedge) (_code  15 RENABLE))
			(_port RADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38368
			(_port RADDR7 (posedge))
			(_port RCLK (posedge) (_code  16 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38369
			(_port RADDR7 (negedge))
			(_port RCLK (posedge) (_code  17 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38370
			(_port RCLK (posedge) (_code  18 RENABLE))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38371
			(_port RCLK (posedge) (_code  19 RENABLE))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38372
			(_port RADDR6 (posedge))
			(_port RCLK (posedge) (_code  20 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38373
			(_port RADDR6 (negedge))
			(_port RCLK (posedge) (_code  21 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38374
			(_port RCLK (posedge) (_code  22 RENABLE))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38375
			(_port RCLK (posedge) (_code  23 RENABLE))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38376
			(_port RADDR5 (posedge))
			(_port RCLK (posedge) (_code  24 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38377
			(_port RADDR5 (negedge))
			(_port RCLK (posedge) (_code  25 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38378
			(_port RCLK (posedge) (_code  26 RENABLE))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38379
			(_port RCLK (posedge) (_code  27 RENABLE))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38380
			(_port RADDR4 (posedge))
			(_port RCLK (posedge) (_code  28 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38381
			(_port RADDR4 (negedge))
			(_port RCLK (posedge) (_code  29 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38382
			(_port RCLK (posedge) (_code  30 RENABLE))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38383
			(_port RCLK (posedge) (_code  31 RENABLE))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38384
			(_port RADDR3 (posedge))
			(_port RCLK (posedge) (_code  32 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38385
			(_port RADDR3 (negedge))
			(_port RCLK (posedge) (_code  33 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38386
			(_port RCLK (posedge) (_code  34 RENABLE))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38387
			(_port RCLK (posedge) (_code  35 RENABLE))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38388
			(_port RADDR2 (posedge))
			(_port RCLK (posedge) (_code  36 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38389
			(_port RADDR2 (negedge))
			(_port RCLK (posedge) (_code  37 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38390
			(_port RCLK (posedge) (_code  38 RENABLE))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38391
			(_port RCLK (posedge) (_code  39 RENABLE))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38392
			(_port RADDR1 (posedge))
			(_port RCLK (posedge) (_code  40 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38393
			(_port RADDR1 (negedge))
			(_port RCLK (posedge) (_code  41 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38394
			(_port RCLK (posedge) (_code  42 RENABLE))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38395
			(_port RCLK (posedge) (_code  43 RENABLE))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38396
			(_port RADDR0 (posedge))
			(_port RCLK (posedge) (_code  44 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38397
			(_port RADDR0 (negedge))
			(_port RCLK (posedge) (_code  45 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38398
			(_port RCLK (posedge) (_code  46 RENABLE))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38399
			(_port RCLK (posedge) (_code  47 RENABLE))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38401
			(_port REN (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38402
			(_port REN (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38403
			(_port RCLK (posedge))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38404
			(_port RCLK (posedge))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38407
			(_port WADDR8 (posedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38408
			(_port WADDR8 (negedge))
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38409
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38410
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_port WADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38411
			(_port WADDR7 (posedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38412
			(_port WADDR7 (negedge))
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38413
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38414
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38415
			(_port WADDR6 (posedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38416
			(_port WADDR6 (negedge))
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38417
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38418
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38419
			(_port WADDR5 (posedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38420
			(_port WADDR5 (negedge))
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38421
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38422
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38423
			(_port WADDR4 (posedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38424
			(_port WADDR4 (negedge))
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38425
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38426
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38427
			(_port WADDR3 (posedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38428
			(_port WADDR3 (negedge))
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38429
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38430
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38431
			(_port WADDR2 (posedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38432
			(_port WADDR2 (negedge))
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38433
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38434
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38435
			(_port WADDR1 (posedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38436
			(_port WADDR1 (negedge))
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38437
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38438
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38439
			(_port WADDR0 (posedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38440
			(_port WADDR0 (negedge))
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38441
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38442
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38444
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38445
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38446
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38447
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38448
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38449
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38450
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38451
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38452
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38453
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38454
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38455
			(_port WCLK (posedge) (_code  95 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38456
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  96 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38457
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  97 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38458
			(_port WCLK (posedge) (_code  98 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38459
			(_port WCLK (posedge) (_code  99 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38460
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  100 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38461
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  101 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38462
			(_port WCLK (posedge) (_code  102 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38463
			(_port WCLK (posedge) (_code  103 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38464
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  104 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38465
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  105 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38466
			(_port WCLK (posedge) (_code  106 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38467
			(_port WCLK (posedge) (_code  107 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38468
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  108 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38469
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  109 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38470
			(_port WCLK (posedge) (_code  110 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38471
			(_port WCLK (posedge) (_code  111 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38472
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  112 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38473
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  113 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38474
			(_port WCLK (posedge) (_code  114 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38475
			(_port WCLK (posedge) (_code  115 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38476
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  116 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38477
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  117 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38478
			(_port WCLK (posedge) (_code  118 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38479
			(_port WCLK (posedge) (_code  119 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38481
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  120 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38482
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  121 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38483
			(_port WCLK (posedge) (_code  122 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38484
			(_port WCLK (posedge) (_code  123 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38485
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  124 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38486
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  125 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38487
			(_port WCLK (posedge) (_code  126 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38488
			(_port WCLK (posedge) (_code  127 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38489
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  128 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38490
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  129 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38491
			(_port WCLK (posedge) (_code  130 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38492
			(_port WCLK (posedge) (_code  131 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38493
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  132 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38494
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  133 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38495
			(_port WCLK (posedge) (_code  134 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38496
			(_port WCLK (posedge) (_code  135 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38497
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  136 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38498
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  137 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38499
			(_port WCLK (posedge) (_code  138 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38500
			(_port WCLK (posedge) (_code  139 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38501
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  140 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38502
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  141 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38503
			(_port WCLK (posedge) (_code  142 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38504
			(_port WCLK (posedge) (_code  143 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38505
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  144 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38506
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  145 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38507
			(_port WCLK (posedge) (_code  146 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38508
			(_port WCLK (posedge) (_code  147 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38509
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  148 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38510
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  149 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38511
			(_port WCLK (posedge) (_code  150 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38512
			(_port WCLK (posedge) (_code  151 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38513
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  152 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38514
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  153 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38515
			(_port WCLK (posedge) (_code  154 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38516
			(_port WCLK (posedge) (_code  155 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38518
			(_port WEN (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38519
			(_port WEN (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38520
			(_port WCLK (posedge))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38521
			(_port WCLK (posedge))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 38523
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38524
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 38526
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38527
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38529
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38530
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38531
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38532
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38533
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 20966 1268928037437 FIFO4K18
(_unit FIFO4K18
	(_specify
		(_specparam LibName string \proasic3e\)
		(_modpath parallel positive 0 39421
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 39422
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 39423
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 39424
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 39425
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 39426
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 39427
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 39428
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 39429
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 39430
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 39431
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 39432
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 39433
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 39434
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 39435
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 39436
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 39437
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 39438
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 39440
			(_port RCLK in posedge)
			(_port EMPTY out posedge)
		)
		(_modpath parallel positive 0 39442
			(_code  19 AEMPTYP)
			(_port RCLK in posedge)
			(_port AEMPTY out posedge)
		)
		(_modpath parallel positive 0 39444
			(_code  20 NT*AFULLP)
			(_port RCLK in posedge)
			(_port AFULL out posedge)
		)
		(_modpath parallel positive 0 39447
			(_code  21 NT*AEMPTYP)
			(_port WCLK in posedge)
			(_port AEMPTY out posedge)
		)
		(_modpath parallel positive 0 39449
			(_code  22 AFULLP)
			(_port WCLK in posedge)
			(_port AFULL out posedge)
		)
		(_modpath parallel positive 0 39450
			(_port WCLK in posedge)
			(_port FULL out posedge)
		)
		(_modpath parallel positive 0 39452
			(_port RESET in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 39453
			(_port RESET in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 39454
			(_port RESET in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 39455
			(_port RESET in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 39456
			(_port RESET in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 39457
			(_port RESET in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 39458
			(_port RESET in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 39459
			(_port RESET in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 39460
			(_port RESET in negedge)
			(_port RD8 out negedge)
			(_datain RD8 in negedge)
		)
		(_modpath parallel positive 0 39461
			(_port RESET in negedge)
			(_port RD9 out negedge)
			(_datain RD9 in negedge)
		)
		(_modpath parallel positive 0 39462
			(_port RESET in negedge)
			(_port RD10 out negedge)
			(_datain RD10 in negedge)
		)
		(_modpath parallel positive 0 39463
			(_port RESET in negedge)
			(_port RD11 out negedge)
			(_datain RD11 in negedge)
		)
		(_modpath parallel positive 0 39464
			(_port RESET in negedge)
			(_port RD12 out negedge)
			(_datain RD12 in negedge)
		)
		(_modpath parallel positive 0 39465
			(_port RESET in negedge)
			(_port RD13 out negedge)
			(_datain RD13 in negedge)
		)
		(_modpath parallel positive 0 39466
			(_port RESET in negedge)
			(_port RD14 out negedge)
			(_datain RD14 in negedge)
		)
		(_modpath parallel positive 0 39467
			(_port RESET in negedge)
			(_port RD15 out negedge)
			(_datain RD15 in negedge)
		)
		(_modpath parallel positive 0 39468
			(_port RESET in negedge)
			(_port RD16 out negedge)
			(_datain RD16 in negedge)
		)
		(_modpath parallel positive 0 39469
			(_port RESET in negedge)
			(_port RD17 out negedge)
			(_datain RD17 in negedge)
		)
		(_modpath parallel positive 0 39471
			(_port RESET in negedge)
			(_port EMPTY out negedge)
		)
		(_modpath parallel positive 0 39472
			(_port RESET in negedge)
			(_port AEMPTY out negedge)
		)
		(_modpath parallel positive 0 39473
			(_port RESET in negedge)
			(_port FULL out negedge)
		)
		(_modpath parallel positive 0 39474
			(_port RESET in negedge)
			(_port AFULL out negedge)
		)
		(_tchk setup 0 39476
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  23 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39477
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  24 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39478
			(_port WCLK (posedge) (_code  25 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39479
			(_port WCLK (posedge) (_code  26 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39480
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  27 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39481
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  28 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39482
			(_port WCLK (posedge) (_code  29 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39483
			(_port WCLK (posedge) (_code  30 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39484
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  31 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39485
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  32 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39486
			(_port WCLK (posedge) (_code  33 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39487
			(_port WCLK (posedge) (_code  34 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39488
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  35 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39489
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  36 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39490
			(_port WCLK (posedge) (_code  37 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39491
			(_port WCLK (posedge) (_code  38 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39492
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  39 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39493
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  40 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39494
			(_port WCLK (posedge) (_code  41 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39495
			(_port WCLK (posedge) (_code  42 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39496
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  43 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39497
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  44 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39498
			(_port WCLK (posedge) (_code  45 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39499
			(_port WCLK (posedge) (_code  46 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39500
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  47 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39501
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39502
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39503
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39504
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39505
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39506
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39507
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39508
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39509
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39510
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39511
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39513
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39514
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39515
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39516
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39517
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39518
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39519
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39520
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39521
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39522
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39523
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39524
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39525
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39526
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39527
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39528
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39529
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39530
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39531
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39532
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39533
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39534
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39535
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39536
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39537
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39538
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39539
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39540
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39541
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39542
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39543
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39544
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39545
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39546
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39547
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39548
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39550
			(_port WEN (posedge))
			(_port WCLK (posedge) (_code  95 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39551
			(_port WEN (negedge))
			(_port WCLK (posedge) (_code  96 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39552
			(_port WCLK (posedge) (_code  97 RESET))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39553
			(_port WCLK (posedge) (_code  98 RESET))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39554
			(_port WBLK (posedge))
			(_port WCLK (posedge) (_code  99 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39555
			(_port WBLK (negedge))
			(_port WCLK (posedge) (_code  100 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39556
			(_port WCLK (posedge) (_code  101 RESET))
			(_port WBLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39557
			(_port WCLK (posedge) (_code  102 RESET))
			(_port WBLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39559
			(_port FSTOP (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39560
			(_port FSTOP (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39561
			(_port WCLK (posedge))
			(_port FSTOP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39562
			(_port WCLK (posedge))
			(_port FSTOP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39564
			(_port WW2 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39565
			(_port WW2 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39566
			(_port WCLK (posedge))
			(_port WW2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39567
			(_port WCLK (posedge))
			(_port WW2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39568
			(_port WW1 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39569
			(_port WW1 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39570
			(_port WCLK (posedge))
			(_port WW1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39571
			(_port WCLK (posedge))
			(_port WW1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39572
			(_port WW0 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39573
			(_port WW0 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39574
			(_port WCLK (posedge))
			(_port WW0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39575
			(_port WCLK (posedge))
			(_port WW0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39577
			(_port REN (posedge))
			(_port RCLK (posedge) (_code  103 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39578
			(_port REN (negedge))
			(_port RCLK (posedge) (_code  104 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39579
			(_port RCLK (posedge) (_code  105 RESET))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39580
			(_port RCLK (posedge) (_code  106 RESET))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39581
			(_port RBLK (posedge))
			(_port RCLK (posedge) (_code  107 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39582
			(_port RBLK (negedge))
			(_port RCLK (posedge) (_code  108 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39583
			(_port RCLK (posedge) (_code  109 RESET))
			(_port RBLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39584
			(_port RCLK (posedge) (_code  110 RESET))
			(_port RBLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39586
			(_port ESTOP (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39587
			(_port ESTOP (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39588
			(_port RCLK (posedge))
			(_port ESTOP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39589
			(_port RCLK (posedge))
			(_port ESTOP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39591
			(_port RW2 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39592
			(_port RW2 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39593
			(_port RCLK (posedge))
			(_port RW2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39594
			(_port RCLK (posedge))
			(_port RW2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39595
			(_port RW1 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39596
			(_port RW1 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39597
			(_port RCLK (posedge))
			(_port RW1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39598
			(_port RCLK (posedge))
			(_port RW1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39599
			(_port RW0 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39600
			(_port RW0 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39601
			(_port RCLK (posedge))
			(_port RW0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39602
			(_port RCLK (posedge))
			(_port RW0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39604
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39605
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39606
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39607
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 39609
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 39610
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39611
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39612
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39614
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4147 1268928037442 UFROM
(_unit UFROM
	(_specify
		(_specparam PATHPULSE$CLK$DO7 real 0.1)
		(_specparam PATHPULSE$CLK$DO6 real 0.1)
		(_specparam PATHPULSE$CLK$DO5 real 0.1)
		(_specparam PATHPULSE$CLK$DO4 real 0.1)
		(_specparam PATHPULSE$CLK$DO3 real 0.1)
		(_specparam PATHPULSE$CLK$DO2 real 0.1)
		(_specparam PATHPULSE$CLK$DO1 real 0.1)
		(_specparam PATHPULSE$CLK$DO0 real 0.1)
		(_tchk setup 0 39759
			(_port ADDR6 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39760
			(_port ADDR6 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39761
			(_port CLK (posedge))
			(_port ADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39762
			(_port CLK (posedge))
			(_port ADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39764
			(_port ADDR5 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39765
			(_port ADDR5 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39766
			(_port CLK (posedge))
			(_port ADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39767
			(_port CLK (posedge))
			(_port ADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39769
			(_port ADDR4 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39770
			(_port ADDR4 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39771
			(_port CLK (posedge))
			(_port ADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39772
			(_port CLK (posedge))
			(_port ADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39774
			(_port ADDR3 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39775
			(_port ADDR3 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39776
			(_port CLK (posedge))
			(_port ADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39777
			(_port CLK (posedge))
			(_port ADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39779
			(_port ADDR2 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39780
			(_port ADDR2 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39781
			(_port CLK (posedge))
			(_port ADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39782
			(_port CLK (posedge))
			(_port ADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39784
			(_port ADDR1 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39785
			(_port ADDR1 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39786
			(_port CLK (posedge))
			(_port ADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39787
			(_port CLK (posedge))
			(_port ADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39789
			(_port ADDR0 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39790
			(_port ADDR0 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39791
			(_port CLK (posedge))
			(_port ADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39792
			(_port CLK (posedge))
			(_port ADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39796
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39797
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 39801
			(_port CLK in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 39802
			(_port CLK in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 39803
			(_port CLK in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 39804
			(_port CLK in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 39805
			(_port CLK in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 39806
			(_port CLK in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 39807
			(_port CLK in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 39808
			(_port CLK in )
			(_port DO0 out )
		)
	)
)
V 000038 56 4148 1268928037447 UFROMH
(_unit UFROMH
	(_specify
		(_specparam PATHPULSE$CLK$DO7 real 0.1)
		(_specparam PATHPULSE$CLK$DO6 real 0.1)
		(_specparam PATHPULSE$CLK$DO5 real 0.1)
		(_specparam PATHPULSE$CLK$DO4 real 0.1)
		(_specparam PATHPULSE$CLK$DO3 real 0.1)
		(_specparam PATHPULSE$CLK$DO2 real 0.1)
		(_specparam PATHPULSE$CLK$DO1 real 0.1)
		(_specparam PATHPULSE$CLK$DO0 real 0.1)
		(_tchk setup 0 39962
			(_port ADDR6 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39963
			(_port ADDR6 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39964
			(_port CLK (posedge))
			(_port ADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39965
			(_port CLK (posedge))
			(_port ADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39967
			(_port ADDR5 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39968
			(_port ADDR5 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39969
			(_port CLK (posedge))
			(_port ADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39970
			(_port CLK (posedge))
			(_port ADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39972
			(_port ADDR4 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39973
			(_port ADDR4 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39974
			(_port CLK (posedge))
			(_port ADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39975
			(_port CLK (posedge))
			(_port ADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39977
			(_port ADDR3 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39978
			(_port ADDR3 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39979
			(_port CLK (posedge))
			(_port ADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39980
			(_port CLK (posedge))
			(_port ADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39982
			(_port ADDR2 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39983
			(_port ADDR2 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39984
			(_port CLK (posedge))
			(_port ADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39985
			(_port CLK (posedge))
			(_port ADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39987
			(_port ADDR1 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39988
			(_port ADDR1 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39989
			(_port CLK (posedge))
			(_port ADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39990
			(_port CLK (posedge))
			(_port ADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39992
			(_port ADDR0 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39993
			(_port ADDR0 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39994
			(_port CLK (posedge))
			(_port ADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39995
			(_port CLK (posedge))
			(_port ADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39999
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40000
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 40004
			(_port CLK in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 40005
			(_port CLK in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 40006
			(_port CLK in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 40007
			(_port CLK in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 40008
			(_port CLK in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 40009
			(_port CLK in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 40010
			(_port CLK in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 40011
			(_port CLK in )
			(_port DO0 out )
		)
	)
)
V 000039 56 217 1268928037456 CLKDLYIO
(_unit CLKDLYIO
	(_specify
		(_specparam tpdLH_CLK_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK_to_GL integer (100 100 100))
		(_modpath parallel unknown 0 40463
			(_port CLK in )
			(_port GL out )
		)
	)
)
V 000040 56 218 1268928037461 CLKDLYINT
(_unit CLKDLYINT
	(_specify
		(_specparam tpdLH_CLK_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK_to_GL integer (100 100 100))
		(_modpath parallel unknown 0 40535
			(_port CLK in )
			(_port GL out )
		)
	)
)
V 000035 56 1348 1268928037474 PLL
(_unit PLL
	(_specify
		(_modpath parallel unknown 0 42407
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 42408
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 42409
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 42411
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 42412
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 42413
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 42415
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 42416
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 42417
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 42419
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 42420
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 42421
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 42423
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 42424
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 42425
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 42427
			(_port CLKA in )
			(_port LOCK out )
		)
	)
)
V 000038 56 2783 1268928037483 DYNCCC
(_unit DYNCCC
	(_specify
		(_specparam LibName string \proasic3e\)
		(_modpath parallel unknown 0 42955
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 42956
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 42957
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 42959
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 42960
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 42961
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 42963
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 42964
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 42965
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 42967
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 42968
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 42969
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 42971
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 42972
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 42973
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 42975
			(_port CLKA in )
			(_port LOCK out )
		)
		(_modpath parallel positive 0 42981
			(_port SCLK in posedge)
			(_port SDOUT out posedge)
			(_datain SDOUT in posedge)
		)
		(_tchk setup 0 42985
			(_port SDIN (posedge))
			(_port SCLK (posedge) (_code  4 SSHIFT))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42986
			(_port SDIN (negedge))
			(_port SCLK (posedge) (_code  5 SSHIFT))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42987
			(_port SCLK (posedge) (_code  6 SSHIFT))
			(_port SDIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42988
			(_port SCLK (posedge) (_code  7 SSHIFT))
			(_port SDIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42992
			(_port SSHIFT (posedge))
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42993
			(_port SSHIFT (negedge))
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42994
			(_port SCLK (posedge))
			(_port SSHIFT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42995
			(_port SCLK (posedge))
			(_port SSHIFT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42999
			(_port SUPDATE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43000
			(_port SUPDATE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43001
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43002
			(_port SCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 5349 1268928037488 UJTAG
(_unit UJTAG
	(_specify
		(_specparam LibName string \proasic3e\)
		(_modpath parallel positive 0 43172
			(_port TCK in negedge)
			(_port UIREG0 out negedge)
			(_datain UIREG0 in negedge)
		)
		(_modpath parallel positive 0 43173
			(_port TCK in negedge)
			(_port UIREG1 out negedge)
			(_datain UIREG1 in negedge)
		)
		(_modpath parallel positive 0 43174
			(_port TCK in negedge)
			(_port UIREG2 out negedge)
			(_datain UIREG2 in negedge)
		)
		(_modpath parallel positive 0 43175
			(_port TCK in negedge)
			(_port UIREG3 out negedge)
			(_datain UIREG3 in negedge)
		)
		(_modpath parallel positive 0 43176
			(_port TCK in negedge)
			(_port UIREG4 out negedge)
			(_datain UIREG4 in negedge)
		)
		(_modpath parallel positive 0 43177
			(_port TCK in negedge)
			(_port UIREG5 out negedge)
			(_datain UIREG5 in negedge)
		)
		(_modpath parallel positive 0 43178
			(_port TCK in negedge)
			(_port UIREG6 out negedge)
			(_datain UIREG6 in negedge)
		)
		(_modpath parallel positive 0 43179
			(_port TCK in negedge)
			(_port UIREG7 out negedge)
			(_datain UIREG7 in negedge)
		)
		(_modpath parallel positive 0 43181
			(_port TCK in posedge)
			(_port UDRCK out posedge)
		)
		(_modpath parallel positive 0 43182
			(_port TCK in negedge)
			(_port UDRCK out negedge)
		)
		(_modpath parallel positive 0 43184
			(_port TDI in posedge)
			(_port UTDI out posedge)
		)
		(_modpath parallel positive 0 43185
			(_port TDI in negedge)
			(_port UTDI out negedge)
		)
		(_modpath parallel positive 0 43187
			(_port TCK in negedge)
			(_port URSTB out negedge)
			(_datain URSTB in negedge)
		)
		(_modpath parallel positive 0 43188
			(_port TCK in negedge)
			(_port UDRSH out negedge)
			(_datain UDRSH in negedge)
		)
		(_modpath parallel positive 0 43189
			(_port TCK in negedge)
			(_port UDRCAP out negedge)
			(_datain UDRCAP in negedge)
		)
		(_modpath parallel positive 0 43190
			(_port TCK in negedge)
			(_port UDRUPD out negedge)
			(_datain UDRUPD in negedge)
		)
		(_modpath parallel positive 0 43192
			(_port TCK in negedge)
			(_port TDO out negedge)
			(_datain TDO in negedge)
		)
		(_modpath parallel positive 0 43194
			(_port TRSTB in negedge)
			(_port UIREG0 out negedge)
		)
		(_modpath parallel positive 0 43195
			(_port TRSTB in negedge)
			(_port UIREG1 out negedge)
		)
		(_modpath parallel positive 0 43196
			(_port TRSTB in negedge)
			(_port UIREG2 out negedge)
		)
		(_modpath parallel positive 0 43197
			(_port TRSTB in negedge)
			(_port UIREG3 out negedge)
		)
		(_modpath parallel positive 0 43198
			(_port TRSTB in negedge)
			(_port UIREG4 out negedge)
		)
		(_modpath parallel positive 0 43199
			(_port TRSTB in negedge)
			(_port UIREG5 out negedge)
		)
		(_modpath parallel positive 0 43200
			(_port TRSTB in negedge)
			(_port UIREG6 out negedge)
		)
		(_modpath parallel positive 0 43201
			(_port TRSTB in negedge)
			(_port UIREG7 out negedge)
		)
		(_modpath parallel positive 0 43203
			(_port TRSTB in negedge)
			(_port URSTB out negedge)
		)
		(_modpath parallel positive 0 43204
			(_port TRSTB in negedge)
			(_port UDRSH out negedge)
		)
		(_modpath parallel positive 0 43205
			(_port TRSTB in negedge)
			(_port UDRCAP out negedge)
		)
		(_modpath parallel positive 0 43206
			(_port TRSTB in negedge)
			(_port UDRUPD out negedge)
		)
		(_modpath parallel positive 0 43208
			(_port TRSTB in negedge)
			(_port TDO out negedge)
		)
		(_tchk setup 0 43210
			(_port TDI (posedge))
			(_port TCK (posedge) (_code  8 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43211
			(_port TDI (negedge))
			(_port TCK (posedge) (_code  9 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43212
			(_port TCK (posedge) (_code  10 TRSTB))
			(_port TDI (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43213
			(_port TCK (posedge) (_code  11 TRSTB))
			(_port TDI (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43215
			(_port TMS (posedge))
			(_port TCK (posedge) (_code  12 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43216
			(_port TMS (negedge))
			(_port TCK (posedge) (_code  13 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43217
			(_port TCK (posedge) (_code  14 TRSTB))
			(_port TMS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43218
			(_port TCK (posedge) (_code  15 TRSTB))
			(_port TMS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43220
			(_port UTDO (posedge))
			(_port TCK (negedge) (_code  16 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43221
			(_port UTDO (negedge))
			(_port TCK (negedge) (_code  17 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43222
			(_port TCK (negedge) (_code  18 TRSTB))
			(_port UTDO (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43223
			(_port TCK (negedge) (_code  19 TRSTB))
			(_port UTDO (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 43225
			(_port TRSTB (posedge))
			(_port TCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43226
			(_port TCK (posedge))
			(_port TRSTB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43228
			(_port TRSTB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43229
			(_port TCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43230
			(_port TCK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1059 1268928037501 PLL_DLY_SDF
(_unit PLL_DLY_SDF
	(_specify
		(_specparam PATHPULSE$GLAIN$GLA real 0.0)
		(_specparam PATHPULSE$GLBIN$GLB real 0.0)
		(_specparam PATHPULSE$GLCIN$GLC real 0.0)
		(_specparam PATHPULSE$YBIN$YB real 0.0)
		(_specparam PATHPULSE$YCIN$YC real 0.0)
		(_specparam PATHPULSE$LOCKIN$LOCK real 0.0)
		(_specparam PATHPULSE$VCOIN$PLLOUT real 0.0)
		(_specparam PATHPULSE$EXTFBIN$EXTFBOUT real 0.0)
		(_modpath parallel unknown 0 44347
			(_port GLAIN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 44350
			(_port GLBIN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 44353
			(_port GLCIN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 44356
			(_port YBIN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 44359
			(_port YCIN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 44362
			(_port LOCKIN in )
			(_port LOCK out )
		)
		(_modpath parallel unknown 0 44365
			(_port VCOIN in )
			(_port PLLOUT out )
		)
		(_modpath parallel unknown 0 44368
			(_port EXTFBIN in )
			(_port EXTFBOUT out )
		)
	)
)
