// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _digi2win_HH_
#define _digi2win_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "digi2win_Block_proc.h"

namespace ap_rtl {

struct digi2win : public sc_module {
    // Port declarations 382
    sc_in< sc_lv<18432> > digi_dout;
    sc_in< sc_logic > digi_empty_n;
    sc_out< sc_logic > digi_read;
    sc_out< sc_lv<12> > layer_1_out_0_V;
    sc_out< sc_lv<12> > layer_1_out_1_V;
    sc_out< sc_lv<12> > layer_1_out_2_V;
    sc_out< sc_lv<12> > layer_1_out_3_V;
    sc_out< sc_lv<12> > layer_1_out_4_V;
    sc_out< sc_lv<12> > layer_1_out_5_V;
    sc_out< sc_lv<12> > layer_1_out_6_V;
    sc_out< sc_lv<12> > layer_1_out_7_V;
    sc_out< sc_lv<12> > layer_1_out_8_V;
    sc_out< sc_lv<12> > layer_1_out_9_V;
    sc_out< sc_lv<12> > layer_1_out_10_V;
    sc_out< sc_lv<12> > layer_1_out_11_V;
    sc_out< sc_lv<12> > layer_1_out_12_V;
    sc_out< sc_lv<12> > layer_1_out_13_V;
    sc_out< sc_lv<12> > layer_1_out_14_V;
    sc_out< sc_lv<12> > layer_1_out_15_V;
    sc_out< sc_lv<12> > layer_1_out_16_V;
    sc_out< sc_lv<12> > layer_1_out_17_V;
    sc_out< sc_lv<12> > layer_1_out_18_V;
    sc_out< sc_lv<12> > layer_1_out_19_V;
    sc_out< sc_lv<12> > layer_1_out_20_V;
    sc_out< sc_lv<12> > layer_1_out_21_V;
    sc_out< sc_lv<12> > layer_1_out_22_V;
    sc_out< sc_lv<12> > layer_1_out_23_V;
    sc_out< sc_lv<12> > layer_1_out_24_V;
    sc_out< sc_lv<12> > layer_1_out_25_V;
    sc_out< sc_lv<12> > layer_1_out_26_V;
    sc_out< sc_lv<12> > layer_1_out_27_V;
    sc_out< sc_lv<12> > layer_1_out_28_V;
    sc_out< sc_lv<12> > layer_1_out_29_V;
    sc_out< sc_lv<12> > layer_1_out_30_V;
    sc_out< sc_lv<12> > layer_1_out_31_V;
    sc_out< sc_lv<12> > layer_1_out_32_V;
    sc_out< sc_lv<12> > layer_1_out_33_V;
    sc_out< sc_lv<12> > layer_1_out_34_V;
    sc_out< sc_lv<12> > layer_1_out_35_V;
    sc_out< sc_lv<12> > layer_1_out_36_V;
    sc_out< sc_lv<12> > layer_1_out_37_V;
    sc_out< sc_lv<12> > layer_1_out_38_V;
    sc_out< sc_lv<12> > layer_1_out_39_V;
    sc_out< sc_lv<12> > layer_1_out_40_V;
    sc_out< sc_lv<12> > layer_1_out_41_V;
    sc_out< sc_lv<12> > layer_1_out_42_V;
    sc_out< sc_lv<12> > layer_1_out_43_V;
    sc_out< sc_lv<12> > layer_1_out_44_V;
    sc_out< sc_lv<12> > layer_1_out_45_V;
    sc_out< sc_lv<12> > layer_1_out_46_V;
    sc_out< sc_lv<12> > layer_1_out_47_V;
    sc_out< sc_lv<12> > layer_1_out_48_V;
    sc_out< sc_lv<12> > layer_1_out_49_V;
    sc_out< sc_lv<12> > layer_1_out_50_V;
    sc_out< sc_lv<12> > layer_1_out_51_V;
    sc_out< sc_lv<12> > layer_1_out_52_V;
    sc_out< sc_lv<12> > layer_1_out_53_V;
    sc_out< sc_lv<12> > layer_1_out_54_V;
    sc_out< sc_lv<12> > layer_1_out_55_V;
    sc_out< sc_lv<12> > layer_1_out_56_V;
    sc_out< sc_lv<12> > layer_1_out_57_V;
    sc_out< sc_lv<12> > layer_1_out_58_V;
    sc_out< sc_lv<12> > layer_1_out_59_V;
    sc_out< sc_lv<12> > layer_1_out_60_V;
    sc_out< sc_lv<12> > layer_1_out_61_V;
    sc_out< sc_lv<12> > layer_1_out_62_V;
    sc_out< sc_lv<12> > layer_1_out_63_V;
    sc_out< sc_lv<12> > layer_1_out_64_V;
    sc_out< sc_lv<12> > layer_1_out_65_V;
    sc_out< sc_lv<12> > layer_1_out_66_V;
    sc_out< sc_lv<12> > layer_1_out_67_V;
    sc_out< sc_lv<12> > layer_1_out_68_V;
    sc_out< sc_lv<12> > layer_1_out_69_V;
    sc_out< sc_lv<12> > layer_1_out_70_V;
    sc_out< sc_lv<12> > layer_1_out_71_V;
    sc_out< sc_lv<12> > layer_1_out_72_V;
    sc_out< sc_lv<12> > layer_1_out_73_V;
    sc_out< sc_lv<12> > layer_1_out_74_V;
    sc_out< sc_lv<12> > layer_1_out_75_V;
    sc_out< sc_lv<12> > layer_1_out_76_V;
    sc_out< sc_lv<12> > layer_1_out_77_V;
    sc_out< sc_lv<12> > layer_1_out_78_V;
    sc_out< sc_lv<12> > layer_1_out_79_V;
    sc_out< sc_lv<12> > layer_1_out_80_V;
    sc_out< sc_lv<12> > layer_1_out_81_V;
    sc_out< sc_lv<12> > layer_1_out_82_V;
    sc_out< sc_lv<12> > layer_1_out_83_V;
    sc_out< sc_lv<12> > layer_1_out_84_V;
    sc_out< sc_lv<12> > layer_1_out_85_V;
    sc_out< sc_lv<12> > layer_1_out_86_V;
    sc_out< sc_lv<12> > layer_1_out_87_V;
    sc_out< sc_lv<12> > layer_1_out_88_V;
    sc_out< sc_lv<12> > layer_1_out_89_V;
    sc_out< sc_lv<12> > layer_1_out_90_V;
    sc_out< sc_lv<12> > layer_1_out_91_V;
    sc_out< sc_lv<12> > layer_1_out_92_V;
    sc_out< sc_lv<12> > layer_1_out_93_V;
    sc_out< sc_lv<12> > layer_1_out_94_V;
    sc_out< sc_lv<12> > layer_1_out_95_V;
    sc_out< sc_lv<12> > layer_1_out_96_V;
    sc_out< sc_lv<12> > layer_1_out_97_V;
    sc_out< sc_lv<12> > layer_1_out_98_V;
    sc_out< sc_lv<12> > layer_1_out_99_V;
    sc_out< sc_lv<12> > layer_1_out_100_V;
    sc_out< sc_lv<12> > layer_1_out_101_V;
    sc_out< sc_lv<12> > layer_1_out_102_V;
    sc_out< sc_lv<12> > layer_1_out_103_V;
    sc_out< sc_lv<12> > layer_1_out_104_V;
    sc_out< sc_lv<12> > layer_1_out_105_V;
    sc_out< sc_lv<12> > layer_1_out_106_V;
    sc_out< sc_lv<12> > layer_1_out_107_V;
    sc_out< sc_lv<12> > layer_1_out_108_V;
    sc_out< sc_lv<12> > layer_1_out_109_V;
    sc_out< sc_lv<12> > layer_1_out_110_V;
    sc_out< sc_lv<12> > layer_1_out_111_V;
    sc_out< sc_lv<12> > layer_1_out_112_V;
    sc_out< sc_lv<12> > layer_1_out_113_V;
    sc_out< sc_lv<12> > layer_1_out_114_V;
    sc_out< sc_lv<12> > layer_1_out_115_V;
    sc_out< sc_lv<12> > layer_1_out_116_V;
    sc_out< sc_lv<12> > layer_1_out_117_V;
    sc_out< sc_lv<12> > layer_1_out_118_V;
    sc_out< sc_lv<12> > layer_1_out_119_V;
    sc_out< sc_lv<12> > layer_1_out_120_V;
    sc_out< sc_lv<12> > layer_1_out_121_V;
    sc_out< sc_lv<12> > layer_1_out_122_V;
    sc_out< sc_lv<12> > layer_1_out_123_V;
    sc_out< sc_lv<12> > layer_1_out_124_V;
    sc_out< sc_lv<12> > layer_1_out_125_V;
    sc_out< sc_lv<12> > layer_1_out_126_V;
    sc_out< sc_lv<12> > layer_1_out_127_V;
    sc_out< sc_lv<12> > layer_1_out_128_V;
    sc_out< sc_lv<12> > layer_1_out_129_V;
    sc_out< sc_lv<12> > layer_1_out_130_V;
    sc_out< sc_lv<12> > layer_1_out_131_V;
    sc_out< sc_lv<12> > layer_1_out_132_V;
    sc_out< sc_lv<12> > layer_1_out_133_V;
    sc_out< sc_lv<12> > layer_1_out_134_V;
    sc_out< sc_lv<12> > layer_1_out_135_V;
    sc_out< sc_lv<12> > layer_1_out_136_V;
    sc_out< sc_lv<12> > layer_1_out_137_V;
    sc_out< sc_lv<12> > layer_1_out_138_V;
    sc_out< sc_lv<12> > layer_1_out_139_V;
    sc_out< sc_lv<12> > layer_1_out_140_V;
    sc_out< sc_lv<12> > layer_1_out_141_V;
    sc_out< sc_lv<12> > layer_1_out_142_V;
    sc_out< sc_lv<12> > layer_1_out_143_V;
    sc_out< sc_lv<12> > layer_1_out_144_V;
    sc_out< sc_lv<12> > layer_1_out_145_V;
    sc_out< sc_lv<12> > layer_1_out_146_V;
    sc_out< sc_lv<12> > layer_1_out_147_V;
    sc_out< sc_lv<12> > layer_1_out_148_V;
    sc_out< sc_lv<12> > layer_1_out_149_V;
    sc_out< sc_lv<12> > layer_1_out_150_V;
    sc_out< sc_lv<12> > layer_1_out_151_V;
    sc_out< sc_lv<12> > layer_1_out_152_V;
    sc_out< sc_lv<12> > layer_1_out_153_V;
    sc_out< sc_lv<12> > layer_1_out_154_V;
    sc_out< sc_lv<12> > layer_1_out_155_V;
    sc_out< sc_lv<12> > layer_1_out_156_V;
    sc_out< sc_lv<12> > layer_1_out_157_V;
    sc_out< sc_lv<12> > layer_1_out_158_V;
    sc_out< sc_lv<12> > layer_1_out_159_V;
    sc_out< sc_lv<12> > layer_1_out_160_V;
    sc_out< sc_lv<12> > layer_1_out_161_V;
    sc_out< sc_lv<12> > layer_1_out_162_V;
    sc_out< sc_lv<12> > layer_1_out_163_V;
    sc_out< sc_lv<12> > layer_1_out_164_V;
    sc_out< sc_lv<12> > layer_1_out_165_V;
    sc_out< sc_lv<12> > layer_1_out_166_V;
    sc_out< sc_lv<12> > layer_1_out_167_V;
    sc_out< sc_lv<12> > layer_1_out_168_V;
    sc_out< sc_lv<12> > layer_1_out_169_V;
    sc_out< sc_lv<12> > layer_1_out_170_V;
    sc_out< sc_lv<12> > layer_1_out_171_V;
    sc_out< sc_lv<12> > layer_1_out_172_V;
    sc_out< sc_lv<12> > layer_1_out_173_V;
    sc_out< sc_lv<12> > layer_1_out_174_V;
    sc_out< sc_lv<12> > layer_1_out_175_V;
    sc_out< sc_lv<12> > layer_1_out_176_V;
    sc_out< sc_lv<12> > layer_1_out_177_V;
    sc_out< sc_lv<12> > layer_1_out_178_V;
    sc_out< sc_lv<12> > layer_1_out_179_V;
    sc_out< sc_lv<2> > max_coor_address0;
    sc_out< sc_logic > max_coor_ce0;
    sc_out< sc_lv<10> > max_coor_d0;
    sc_in< sc_lv<10> > max_coor_q0;
    sc_out< sc_logic > max_coor_we0;
    sc_out< sc_lv<2> > max_coor_address1;
    sc_out< sc_logic > max_coor_ce1;
    sc_out< sc_lv<10> > max_coor_d1;
    sc_in< sc_lv<10> > max_coor_q1;
    sc_out< sc_logic > max_coor_we1;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > max_coor_empty_n;
    sc_out< sc_logic > max_coor_read;
    sc_out< sc_logic > layer_1_out_179_V_ap_vld;
    sc_out< sc_logic > layer_1_out_178_V_ap_vld;
    sc_out< sc_logic > layer_1_out_177_V_ap_vld;
    sc_out< sc_logic > layer_1_out_176_V_ap_vld;
    sc_out< sc_logic > layer_1_out_175_V_ap_vld;
    sc_out< sc_logic > layer_1_out_174_V_ap_vld;
    sc_out< sc_logic > layer_1_out_173_V_ap_vld;
    sc_out< sc_logic > layer_1_out_172_V_ap_vld;
    sc_out< sc_logic > layer_1_out_171_V_ap_vld;
    sc_out< sc_logic > layer_1_out_170_V_ap_vld;
    sc_out< sc_logic > layer_1_out_169_V_ap_vld;
    sc_out< sc_logic > layer_1_out_168_V_ap_vld;
    sc_out< sc_logic > layer_1_out_167_V_ap_vld;
    sc_out< sc_logic > layer_1_out_166_V_ap_vld;
    sc_out< sc_logic > layer_1_out_165_V_ap_vld;
    sc_out< sc_logic > layer_1_out_164_V_ap_vld;
    sc_out< sc_logic > layer_1_out_163_V_ap_vld;
    sc_out< sc_logic > layer_1_out_162_V_ap_vld;
    sc_out< sc_logic > layer_1_out_161_V_ap_vld;
    sc_out< sc_logic > layer_1_out_160_V_ap_vld;
    sc_out< sc_logic > layer_1_out_159_V_ap_vld;
    sc_out< sc_logic > layer_1_out_158_V_ap_vld;
    sc_out< sc_logic > layer_1_out_157_V_ap_vld;
    sc_out< sc_logic > layer_1_out_156_V_ap_vld;
    sc_out< sc_logic > layer_1_out_155_V_ap_vld;
    sc_out< sc_logic > layer_1_out_154_V_ap_vld;
    sc_out< sc_logic > layer_1_out_153_V_ap_vld;
    sc_out< sc_logic > layer_1_out_152_V_ap_vld;
    sc_out< sc_logic > layer_1_out_151_V_ap_vld;
    sc_out< sc_logic > layer_1_out_150_V_ap_vld;
    sc_out< sc_logic > layer_1_out_149_V_ap_vld;
    sc_out< sc_logic > layer_1_out_148_V_ap_vld;
    sc_out< sc_logic > layer_1_out_147_V_ap_vld;
    sc_out< sc_logic > layer_1_out_146_V_ap_vld;
    sc_out< sc_logic > layer_1_out_145_V_ap_vld;
    sc_out< sc_logic > layer_1_out_144_V_ap_vld;
    sc_out< sc_logic > layer_1_out_143_V_ap_vld;
    sc_out< sc_logic > layer_1_out_142_V_ap_vld;
    sc_out< sc_logic > layer_1_out_141_V_ap_vld;
    sc_out< sc_logic > layer_1_out_140_V_ap_vld;
    sc_out< sc_logic > layer_1_out_139_V_ap_vld;
    sc_out< sc_logic > layer_1_out_138_V_ap_vld;
    sc_out< sc_logic > layer_1_out_137_V_ap_vld;
    sc_out< sc_logic > layer_1_out_136_V_ap_vld;
    sc_out< sc_logic > layer_1_out_135_V_ap_vld;
    sc_out< sc_logic > layer_1_out_134_V_ap_vld;
    sc_out< sc_logic > layer_1_out_133_V_ap_vld;
    sc_out< sc_logic > layer_1_out_132_V_ap_vld;
    sc_out< sc_logic > layer_1_out_131_V_ap_vld;
    sc_out< sc_logic > layer_1_out_130_V_ap_vld;
    sc_out< sc_logic > layer_1_out_129_V_ap_vld;
    sc_out< sc_logic > layer_1_out_128_V_ap_vld;
    sc_out< sc_logic > layer_1_out_127_V_ap_vld;
    sc_out< sc_logic > layer_1_out_126_V_ap_vld;
    sc_out< sc_logic > layer_1_out_125_V_ap_vld;
    sc_out< sc_logic > layer_1_out_124_V_ap_vld;
    sc_out< sc_logic > layer_1_out_123_V_ap_vld;
    sc_out< sc_logic > layer_1_out_122_V_ap_vld;
    sc_out< sc_logic > layer_1_out_121_V_ap_vld;
    sc_out< sc_logic > layer_1_out_120_V_ap_vld;
    sc_out< sc_logic > layer_1_out_119_V_ap_vld;
    sc_out< sc_logic > layer_1_out_118_V_ap_vld;
    sc_out< sc_logic > layer_1_out_117_V_ap_vld;
    sc_out< sc_logic > layer_1_out_116_V_ap_vld;
    sc_out< sc_logic > layer_1_out_115_V_ap_vld;
    sc_out< sc_logic > layer_1_out_114_V_ap_vld;
    sc_out< sc_logic > layer_1_out_113_V_ap_vld;
    sc_out< sc_logic > layer_1_out_112_V_ap_vld;
    sc_out< sc_logic > layer_1_out_111_V_ap_vld;
    sc_out< sc_logic > layer_1_out_110_V_ap_vld;
    sc_out< sc_logic > layer_1_out_109_V_ap_vld;
    sc_out< sc_logic > layer_1_out_108_V_ap_vld;
    sc_out< sc_logic > layer_1_out_107_V_ap_vld;
    sc_out< sc_logic > layer_1_out_106_V_ap_vld;
    sc_out< sc_logic > layer_1_out_105_V_ap_vld;
    sc_out< sc_logic > layer_1_out_104_V_ap_vld;
    sc_out< sc_logic > layer_1_out_103_V_ap_vld;
    sc_out< sc_logic > layer_1_out_102_V_ap_vld;
    sc_out< sc_logic > layer_1_out_101_V_ap_vld;
    sc_out< sc_logic > layer_1_out_100_V_ap_vld;
    sc_out< sc_logic > layer_1_out_99_V_ap_vld;
    sc_out< sc_logic > layer_1_out_98_V_ap_vld;
    sc_out< sc_logic > layer_1_out_97_V_ap_vld;
    sc_out< sc_logic > layer_1_out_96_V_ap_vld;
    sc_out< sc_logic > layer_1_out_95_V_ap_vld;
    sc_out< sc_logic > layer_1_out_94_V_ap_vld;
    sc_out< sc_logic > layer_1_out_93_V_ap_vld;
    sc_out< sc_logic > layer_1_out_92_V_ap_vld;
    sc_out< sc_logic > layer_1_out_91_V_ap_vld;
    sc_out< sc_logic > layer_1_out_90_V_ap_vld;
    sc_out< sc_logic > layer_1_out_89_V_ap_vld;
    sc_out< sc_logic > layer_1_out_88_V_ap_vld;
    sc_out< sc_logic > layer_1_out_87_V_ap_vld;
    sc_out< sc_logic > layer_1_out_86_V_ap_vld;
    sc_out< sc_logic > layer_1_out_85_V_ap_vld;
    sc_out< sc_logic > layer_1_out_84_V_ap_vld;
    sc_out< sc_logic > layer_1_out_83_V_ap_vld;
    sc_out< sc_logic > layer_1_out_82_V_ap_vld;
    sc_out< sc_logic > layer_1_out_81_V_ap_vld;
    sc_out< sc_logic > layer_1_out_80_V_ap_vld;
    sc_out< sc_logic > layer_1_out_79_V_ap_vld;
    sc_out< sc_logic > layer_1_out_78_V_ap_vld;
    sc_out< sc_logic > layer_1_out_77_V_ap_vld;
    sc_out< sc_logic > layer_1_out_76_V_ap_vld;
    sc_out< sc_logic > layer_1_out_75_V_ap_vld;
    sc_out< sc_logic > layer_1_out_74_V_ap_vld;
    sc_out< sc_logic > layer_1_out_73_V_ap_vld;
    sc_out< sc_logic > layer_1_out_72_V_ap_vld;
    sc_out< sc_logic > layer_1_out_71_V_ap_vld;
    sc_out< sc_logic > layer_1_out_70_V_ap_vld;
    sc_out< sc_logic > layer_1_out_69_V_ap_vld;
    sc_out< sc_logic > layer_1_out_68_V_ap_vld;
    sc_out< sc_logic > layer_1_out_67_V_ap_vld;
    sc_out< sc_logic > layer_1_out_66_V_ap_vld;
    sc_out< sc_logic > layer_1_out_65_V_ap_vld;
    sc_out< sc_logic > layer_1_out_64_V_ap_vld;
    sc_out< sc_logic > layer_1_out_63_V_ap_vld;
    sc_out< sc_logic > layer_1_out_62_V_ap_vld;
    sc_out< sc_logic > layer_1_out_61_V_ap_vld;
    sc_out< sc_logic > layer_1_out_60_V_ap_vld;
    sc_out< sc_logic > layer_1_out_59_V_ap_vld;
    sc_out< sc_logic > layer_1_out_58_V_ap_vld;
    sc_out< sc_logic > layer_1_out_57_V_ap_vld;
    sc_out< sc_logic > layer_1_out_56_V_ap_vld;
    sc_out< sc_logic > layer_1_out_55_V_ap_vld;
    sc_out< sc_logic > layer_1_out_54_V_ap_vld;
    sc_out< sc_logic > layer_1_out_53_V_ap_vld;
    sc_out< sc_logic > layer_1_out_52_V_ap_vld;
    sc_out< sc_logic > layer_1_out_51_V_ap_vld;
    sc_out< sc_logic > layer_1_out_50_V_ap_vld;
    sc_out< sc_logic > layer_1_out_49_V_ap_vld;
    sc_out< sc_logic > layer_1_out_48_V_ap_vld;
    sc_out< sc_logic > layer_1_out_47_V_ap_vld;
    sc_out< sc_logic > layer_1_out_46_V_ap_vld;
    sc_out< sc_logic > layer_1_out_45_V_ap_vld;
    sc_out< sc_logic > layer_1_out_44_V_ap_vld;
    sc_out< sc_logic > layer_1_out_43_V_ap_vld;
    sc_out< sc_logic > layer_1_out_42_V_ap_vld;
    sc_out< sc_logic > layer_1_out_41_V_ap_vld;
    sc_out< sc_logic > layer_1_out_40_V_ap_vld;
    sc_out< sc_logic > layer_1_out_39_V_ap_vld;
    sc_out< sc_logic > layer_1_out_38_V_ap_vld;
    sc_out< sc_logic > layer_1_out_37_V_ap_vld;
    sc_out< sc_logic > layer_1_out_36_V_ap_vld;
    sc_out< sc_logic > layer_1_out_35_V_ap_vld;
    sc_out< sc_logic > layer_1_out_34_V_ap_vld;
    sc_out< sc_logic > layer_1_out_33_V_ap_vld;
    sc_out< sc_logic > layer_1_out_32_V_ap_vld;
    sc_out< sc_logic > layer_1_out_31_V_ap_vld;
    sc_out< sc_logic > layer_1_out_30_V_ap_vld;
    sc_out< sc_logic > layer_1_out_29_V_ap_vld;
    sc_out< sc_logic > layer_1_out_28_V_ap_vld;
    sc_out< sc_logic > layer_1_out_27_V_ap_vld;
    sc_out< sc_logic > layer_1_out_26_V_ap_vld;
    sc_out< sc_logic > layer_1_out_25_V_ap_vld;
    sc_out< sc_logic > layer_1_out_24_V_ap_vld;
    sc_out< sc_logic > layer_1_out_23_V_ap_vld;
    sc_out< sc_logic > layer_1_out_22_V_ap_vld;
    sc_out< sc_logic > layer_1_out_21_V_ap_vld;
    sc_out< sc_logic > layer_1_out_20_V_ap_vld;
    sc_out< sc_logic > layer_1_out_19_V_ap_vld;
    sc_out< sc_logic > layer_1_out_18_V_ap_vld;
    sc_out< sc_logic > layer_1_out_17_V_ap_vld;
    sc_out< sc_logic > layer_1_out_16_V_ap_vld;
    sc_out< sc_logic > layer_1_out_15_V_ap_vld;
    sc_out< sc_logic > layer_1_out_14_V_ap_vld;
    sc_out< sc_logic > layer_1_out_13_V_ap_vld;
    sc_out< sc_logic > layer_1_out_12_V_ap_vld;
    sc_out< sc_logic > layer_1_out_11_V_ap_vld;
    sc_out< sc_logic > layer_1_out_10_V_ap_vld;
    sc_out< sc_logic > layer_1_out_9_V_ap_vld;
    sc_out< sc_logic > layer_1_out_8_V_ap_vld;
    sc_out< sc_logic > layer_1_out_7_V_ap_vld;
    sc_out< sc_logic > layer_1_out_6_V_ap_vld;
    sc_out< sc_logic > layer_1_out_5_V_ap_vld;
    sc_out< sc_logic > layer_1_out_4_V_ap_vld;
    sc_out< sc_logic > layer_1_out_3_V_ap_vld;
    sc_out< sc_logic > layer_1_out_2_V_ap_vld;
    sc_out< sc_logic > layer_1_out_1_V_ap_vld;
    sc_out< sc_logic > layer_1_out_0_V_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;


    // Module declarations
    digi2win(sc_module_name name);
    SC_HAS_PROCESS(digi2win);

    ~digi2win();

    sc_trace_file* mVcdFile;

    digi2win_Block_proc* digi2win_Block_proc_U0;
    sc_signal< sc_logic > digi2win_Block_proc_U0_ap_start;
    sc_signal< sc_logic > digi2win_Block_proc_U0_ap_done;
    sc_signal< sc_logic > digi2win_Block_proc_U0_ap_continue;
    sc_signal< sc_logic > digi2win_Block_proc_U0_ap_idle;
    sc_signal< sc_logic > digi2win_Block_proc_U0_ap_ready;
    sc_signal< sc_lv<2> > digi2win_Block_proc_U0_max_coor_address0;
    sc_signal< sc_logic > digi2win_Block_proc_U0_max_coor_ce0;
    sc_signal< sc_lv<2> > digi2win_Block_proc_U0_max_coor_address1;
    sc_signal< sc_logic > digi2win_Block_proc_U0_max_coor_ce1;
    sc_signal< sc_logic > digi2win_Block_proc_U0_digi_read;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_179_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_179_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_178_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_178_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_177_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_177_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_176_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_176_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_175_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_175_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_174_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_174_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_173_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_173_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_172_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_172_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_171_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_171_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_170_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_170_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_169_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_169_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_168_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_168_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_167_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_167_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_166_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_166_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_165_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_165_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_164_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_164_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_163_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_163_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_162_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_162_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_161_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_161_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_160_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_160_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_159_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_159_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_158_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_158_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_157_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_157_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_156_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_156_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_155_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_155_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_154_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_154_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_153_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_153_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_152_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_152_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_151_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_151_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_150_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_150_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_149_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_149_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_148_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_148_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_147_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_147_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_146_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_146_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_145_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_145_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_144_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_144_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_143_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_143_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_142_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_142_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_141_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_141_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_140_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_140_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_139_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_139_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_138_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_138_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_137_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_137_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_136_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_136_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_135_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_135_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_134_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_134_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_133_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_133_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_132_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_132_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_131_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_131_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_130_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_130_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_129_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_129_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_128_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_128_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_127_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_127_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_126_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_126_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_125_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_125_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_124_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_124_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_123_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_123_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_122_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_122_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_121_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_121_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_120_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_120_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_119_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_119_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_118_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_118_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_117_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_117_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_116_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_116_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_115_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_115_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_114_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_114_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_113_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_113_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_112_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_112_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_111_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_111_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_110_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_110_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_109_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_109_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_108_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_108_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_107_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_107_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_106_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_106_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_105_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_105_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_104_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_104_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_103_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_103_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_102_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_102_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_101_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_101_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_100_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_100_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_99_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_99_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_98_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_98_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_97_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_97_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_96_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_96_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_95_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_95_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_94_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_94_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_93_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_93_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_92_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_92_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_91_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_91_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_90_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_90_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_89_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_89_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_88_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_88_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_87_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_87_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_86_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_86_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_85_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_85_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_84_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_84_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_83_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_83_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_82_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_82_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_81_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_81_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_80_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_80_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_79_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_79_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_78_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_78_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_77_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_77_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_76_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_76_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_75_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_75_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_74_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_74_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_73_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_73_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_72_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_72_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_71_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_71_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_70_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_70_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_69_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_69_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_68_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_68_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_67_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_67_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_66_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_66_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_65_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_65_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_64_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_64_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_63_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_63_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_62_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_62_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_61_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_61_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_60_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_60_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_59_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_59_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_58_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_58_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_57_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_57_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_56_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_56_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_55_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_55_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_54_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_54_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_53_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_53_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_52_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_52_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_51_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_51_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_50_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_50_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_49_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_49_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_48_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_48_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_47_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_47_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_46_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_46_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_45_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_45_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_44_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_44_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_43_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_43_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_42_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_42_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_41_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_41_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_40_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_40_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_39_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_39_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_38_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_38_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_37_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_37_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_36_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_36_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_35_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_35_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_34_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_34_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_33_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_33_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_32_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_32_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_31_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_31_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_30_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_30_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_29_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_29_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_28_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_28_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_27_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_27_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_26_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_26_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_25_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_25_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_24_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_24_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_23_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_23_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_22_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_22_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_21_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_21_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_20_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_20_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_19_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_19_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_18_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_18_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_17_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_17_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_16_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_16_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_15_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_15_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_14_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_14_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_13_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_13_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_12_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_12_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_11_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_11_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_10_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_10_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_9_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_9_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_8_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_8_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_7_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_7_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_6_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_6_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_5_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_5_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_4_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_4_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_3_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_3_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_2_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_2_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_1_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_1_V_ap_vld;
    sc_signal< sc_lv<12> > digi2win_Block_proc_U0_layer_1_out_0_V;
    sc_signal< sc_logic > digi2win_Block_proc_U0_layer_1_out_0_V_ap_vld;
    sc_signal< sc_logic > digi2win_Block_proc_U0_max_coor_full_n;
    sc_signal< sc_logic > digi2win_Block_proc_U0_max_coor_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > digi2win_Block_proc_U0_start_full_n;
    sc_signal< sc_logic > digi2win_Block_proc_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_logic ap_const_logic_1;
    // Thread declarations
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_digi2win_Block_proc_U0_ap_continue();
    void thread_digi2win_Block_proc_U0_ap_start();
    void thread_digi2win_Block_proc_U0_max_coor_full_n();
    void thread_digi2win_Block_proc_U0_max_coor_write();
    void thread_digi2win_Block_proc_U0_start_full_n();
    void thread_digi2win_Block_proc_U0_start_write();
    void thread_digi_read();
    void thread_layer_1_out_0_V();
    void thread_layer_1_out_0_V_ap_vld();
    void thread_layer_1_out_100_V();
    void thread_layer_1_out_100_V_ap_vld();
    void thread_layer_1_out_101_V();
    void thread_layer_1_out_101_V_ap_vld();
    void thread_layer_1_out_102_V();
    void thread_layer_1_out_102_V_ap_vld();
    void thread_layer_1_out_103_V();
    void thread_layer_1_out_103_V_ap_vld();
    void thread_layer_1_out_104_V();
    void thread_layer_1_out_104_V_ap_vld();
    void thread_layer_1_out_105_V();
    void thread_layer_1_out_105_V_ap_vld();
    void thread_layer_1_out_106_V();
    void thread_layer_1_out_106_V_ap_vld();
    void thread_layer_1_out_107_V();
    void thread_layer_1_out_107_V_ap_vld();
    void thread_layer_1_out_108_V();
    void thread_layer_1_out_108_V_ap_vld();
    void thread_layer_1_out_109_V();
    void thread_layer_1_out_109_V_ap_vld();
    void thread_layer_1_out_10_V();
    void thread_layer_1_out_10_V_ap_vld();
    void thread_layer_1_out_110_V();
    void thread_layer_1_out_110_V_ap_vld();
    void thread_layer_1_out_111_V();
    void thread_layer_1_out_111_V_ap_vld();
    void thread_layer_1_out_112_V();
    void thread_layer_1_out_112_V_ap_vld();
    void thread_layer_1_out_113_V();
    void thread_layer_1_out_113_V_ap_vld();
    void thread_layer_1_out_114_V();
    void thread_layer_1_out_114_V_ap_vld();
    void thread_layer_1_out_115_V();
    void thread_layer_1_out_115_V_ap_vld();
    void thread_layer_1_out_116_V();
    void thread_layer_1_out_116_V_ap_vld();
    void thread_layer_1_out_117_V();
    void thread_layer_1_out_117_V_ap_vld();
    void thread_layer_1_out_118_V();
    void thread_layer_1_out_118_V_ap_vld();
    void thread_layer_1_out_119_V();
    void thread_layer_1_out_119_V_ap_vld();
    void thread_layer_1_out_11_V();
    void thread_layer_1_out_11_V_ap_vld();
    void thread_layer_1_out_120_V();
    void thread_layer_1_out_120_V_ap_vld();
    void thread_layer_1_out_121_V();
    void thread_layer_1_out_121_V_ap_vld();
    void thread_layer_1_out_122_V();
    void thread_layer_1_out_122_V_ap_vld();
    void thread_layer_1_out_123_V();
    void thread_layer_1_out_123_V_ap_vld();
    void thread_layer_1_out_124_V();
    void thread_layer_1_out_124_V_ap_vld();
    void thread_layer_1_out_125_V();
    void thread_layer_1_out_125_V_ap_vld();
    void thread_layer_1_out_126_V();
    void thread_layer_1_out_126_V_ap_vld();
    void thread_layer_1_out_127_V();
    void thread_layer_1_out_127_V_ap_vld();
    void thread_layer_1_out_128_V();
    void thread_layer_1_out_128_V_ap_vld();
    void thread_layer_1_out_129_V();
    void thread_layer_1_out_129_V_ap_vld();
    void thread_layer_1_out_12_V();
    void thread_layer_1_out_12_V_ap_vld();
    void thread_layer_1_out_130_V();
    void thread_layer_1_out_130_V_ap_vld();
    void thread_layer_1_out_131_V();
    void thread_layer_1_out_131_V_ap_vld();
    void thread_layer_1_out_132_V();
    void thread_layer_1_out_132_V_ap_vld();
    void thread_layer_1_out_133_V();
    void thread_layer_1_out_133_V_ap_vld();
    void thread_layer_1_out_134_V();
    void thread_layer_1_out_134_V_ap_vld();
    void thread_layer_1_out_135_V();
    void thread_layer_1_out_135_V_ap_vld();
    void thread_layer_1_out_136_V();
    void thread_layer_1_out_136_V_ap_vld();
    void thread_layer_1_out_137_V();
    void thread_layer_1_out_137_V_ap_vld();
    void thread_layer_1_out_138_V();
    void thread_layer_1_out_138_V_ap_vld();
    void thread_layer_1_out_139_V();
    void thread_layer_1_out_139_V_ap_vld();
    void thread_layer_1_out_13_V();
    void thread_layer_1_out_13_V_ap_vld();
    void thread_layer_1_out_140_V();
    void thread_layer_1_out_140_V_ap_vld();
    void thread_layer_1_out_141_V();
    void thread_layer_1_out_141_V_ap_vld();
    void thread_layer_1_out_142_V();
    void thread_layer_1_out_142_V_ap_vld();
    void thread_layer_1_out_143_V();
    void thread_layer_1_out_143_V_ap_vld();
    void thread_layer_1_out_144_V();
    void thread_layer_1_out_144_V_ap_vld();
    void thread_layer_1_out_145_V();
    void thread_layer_1_out_145_V_ap_vld();
    void thread_layer_1_out_146_V();
    void thread_layer_1_out_146_V_ap_vld();
    void thread_layer_1_out_147_V();
    void thread_layer_1_out_147_V_ap_vld();
    void thread_layer_1_out_148_V();
    void thread_layer_1_out_148_V_ap_vld();
    void thread_layer_1_out_149_V();
    void thread_layer_1_out_149_V_ap_vld();
    void thread_layer_1_out_14_V();
    void thread_layer_1_out_14_V_ap_vld();
    void thread_layer_1_out_150_V();
    void thread_layer_1_out_150_V_ap_vld();
    void thread_layer_1_out_151_V();
    void thread_layer_1_out_151_V_ap_vld();
    void thread_layer_1_out_152_V();
    void thread_layer_1_out_152_V_ap_vld();
    void thread_layer_1_out_153_V();
    void thread_layer_1_out_153_V_ap_vld();
    void thread_layer_1_out_154_V();
    void thread_layer_1_out_154_V_ap_vld();
    void thread_layer_1_out_155_V();
    void thread_layer_1_out_155_V_ap_vld();
    void thread_layer_1_out_156_V();
    void thread_layer_1_out_156_V_ap_vld();
    void thread_layer_1_out_157_V();
    void thread_layer_1_out_157_V_ap_vld();
    void thread_layer_1_out_158_V();
    void thread_layer_1_out_158_V_ap_vld();
    void thread_layer_1_out_159_V();
    void thread_layer_1_out_159_V_ap_vld();
    void thread_layer_1_out_15_V();
    void thread_layer_1_out_15_V_ap_vld();
    void thread_layer_1_out_160_V();
    void thread_layer_1_out_160_V_ap_vld();
    void thread_layer_1_out_161_V();
    void thread_layer_1_out_161_V_ap_vld();
    void thread_layer_1_out_162_V();
    void thread_layer_1_out_162_V_ap_vld();
    void thread_layer_1_out_163_V();
    void thread_layer_1_out_163_V_ap_vld();
    void thread_layer_1_out_164_V();
    void thread_layer_1_out_164_V_ap_vld();
    void thread_layer_1_out_165_V();
    void thread_layer_1_out_165_V_ap_vld();
    void thread_layer_1_out_166_V();
    void thread_layer_1_out_166_V_ap_vld();
    void thread_layer_1_out_167_V();
    void thread_layer_1_out_167_V_ap_vld();
    void thread_layer_1_out_168_V();
    void thread_layer_1_out_168_V_ap_vld();
    void thread_layer_1_out_169_V();
    void thread_layer_1_out_169_V_ap_vld();
    void thread_layer_1_out_16_V();
    void thread_layer_1_out_16_V_ap_vld();
    void thread_layer_1_out_170_V();
    void thread_layer_1_out_170_V_ap_vld();
    void thread_layer_1_out_171_V();
    void thread_layer_1_out_171_V_ap_vld();
    void thread_layer_1_out_172_V();
    void thread_layer_1_out_172_V_ap_vld();
    void thread_layer_1_out_173_V();
    void thread_layer_1_out_173_V_ap_vld();
    void thread_layer_1_out_174_V();
    void thread_layer_1_out_174_V_ap_vld();
    void thread_layer_1_out_175_V();
    void thread_layer_1_out_175_V_ap_vld();
    void thread_layer_1_out_176_V();
    void thread_layer_1_out_176_V_ap_vld();
    void thread_layer_1_out_177_V();
    void thread_layer_1_out_177_V_ap_vld();
    void thread_layer_1_out_178_V();
    void thread_layer_1_out_178_V_ap_vld();
    void thread_layer_1_out_179_V();
    void thread_layer_1_out_179_V_ap_vld();
    void thread_layer_1_out_17_V();
    void thread_layer_1_out_17_V_ap_vld();
    void thread_layer_1_out_18_V();
    void thread_layer_1_out_18_V_ap_vld();
    void thread_layer_1_out_19_V();
    void thread_layer_1_out_19_V_ap_vld();
    void thread_layer_1_out_1_V();
    void thread_layer_1_out_1_V_ap_vld();
    void thread_layer_1_out_20_V();
    void thread_layer_1_out_20_V_ap_vld();
    void thread_layer_1_out_21_V();
    void thread_layer_1_out_21_V_ap_vld();
    void thread_layer_1_out_22_V();
    void thread_layer_1_out_22_V_ap_vld();
    void thread_layer_1_out_23_V();
    void thread_layer_1_out_23_V_ap_vld();
    void thread_layer_1_out_24_V();
    void thread_layer_1_out_24_V_ap_vld();
    void thread_layer_1_out_25_V();
    void thread_layer_1_out_25_V_ap_vld();
    void thread_layer_1_out_26_V();
    void thread_layer_1_out_26_V_ap_vld();
    void thread_layer_1_out_27_V();
    void thread_layer_1_out_27_V_ap_vld();
    void thread_layer_1_out_28_V();
    void thread_layer_1_out_28_V_ap_vld();
    void thread_layer_1_out_29_V();
    void thread_layer_1_out_29_V_ap_vld();
    void thread_layer_1_out_2_V();
    void thread_layer_1_out_2_V_ap_vld();
    void thread_layer_1_out_30_V();
    void thread_layer_1_out_30_V_ap_vld();
    void thread_layer_1_out_31_V();
    void thread_layer_1_out_31_V_ap_vld();
    void thread_layer_1_out_32_V();
    void thread_layer_1_out_32_V_ap_vld();
    void thread_layer_1_out_33_V();
    void thread_layer_1_out_33_V_ap_vld();
    void thread_layer_1_out_34_V();
    void thread_layer_1_out_34_V_ap_vld();
    void thread_layer_1_out_35_V();
    void thread_layer_1_out_35_V_ap_vld();
    void thread_layer_1_out_36_V();
    void thread_layer_1_out_36_V_ap_vld();
    void thread_layer_1_out_37_V();
    void thread_layer_1_out_37_V_ap_vld();
    void thread_layer_1_out_38_V();
    void thread_layer_1_out_38_V_ap_vld();
    void thread_layer_1_out_39_V();
    void thread_layer_1_out_39_V_ap_vld();
    void thread_layer_1_out_3_V();
    void thread_layer_1_out_3_V_ap_vld();
    void thread_layer_1_out_40_V();
    void thread_layer_1_out_40_V_ap_vld();
    void thread_layer_1_out_41_V();
    void thread_layer_1_out_41_V_ap_vld();
    void thread_layer_1_out_42_V();
    void thread_layer_1_out_42_V_ap_vld();
    void thread_layer_1_out_43_V();
    void thread_layer_1_out_43_V_ap_vld();
    void thread_layer_1_out_44_V();
    void thread_layer_1_out_44_V_ap_vld();
    void thread_layer_1_out_45_V();
    void thread_layer_1_out_45_V_ap_vld();
    void thread_layer_1_out_46_V();
    void thread_layer_1_out_46_V_ap_vld();
    void thread_layer_1_out_47_V();
    void thread_layer_1_out_47_V_ap_vld();
    void thread_layer_1_out_48_V();
    void thread_layer_1_out_48_V_ap_vld();
    void thread_layer_1_out_49_V();
    void thread_layer_1_out_49_V_ap_vld();
    void thread_layer_1_out_4_V();
    void thread_layer_1_out_4_V_ap_vld();
    void thread_layer_1_out_50_V();
    void thread_layer_1_out_50_V_ap_vld();
    void thread_layer_1_out_51_V();
    void thread_layer_1_out_51_V_ap_vld();
    void thread_layer_1_out_52_V();
    void thread_layer_1_out_52_V_ap_vld();
    void thread_layer_1_out_53_V();
    void thread_layer_1_out_53_V_ap_vld();
    void thread_layer_1_out_54_V();
    void thread_layer_1_out_54_V_ap_vld();
    void thread_layer_1_out_55_V();
    void thread_layer_1_out_55_V_ap_vld();
    void thread_layer_1_out_56_V();
    void thread_layer_1_out_56_V_ap_vld();
    void thread_layer_1_out_57_V();
    void thread_layer_1_out_57_V_ap_vld();
    void thread_layer_1_out_58_V();
    void thread_layer_1_out_58_V_ap_vld();
    void thread_layer_1_out_59_V();
    void thread_layer_1_out_59_V_ap_vld();
    void thread_layer_1_out_5_V();
    void thread_layer_1_out_5_V_ap_vld();
    void thread_layer_1_out_60_V();
    void thread_layer_1_out_60_V_ap_vld();
    void thread_layer_1_out_61_V();
    void thread_layer_1_out_61_V_ap_vld();
    void thread_layer_1_out_62_V();
    void thread_layer_1_out_62_V_ap_vld();
    void thread_layer_1_out_63_V();
    void thread_layer_1_out_63_V_ap_vld();
    void thread_layer_1_out_64_V();
    void thread_layer_1_out_64_V_ap_vld();
    void thread_layer_1_out_65_V();
    void thread_layer_1_out_65_V_ap_vld();
    void thread_layer_1_out_66_V();
    void thread_layer_1_out_66_V_ap_vld();
    void thread_layer_1_out_67_V();
    void thread_layer_1_out_67_V_ap_vld();
    void thread_layer_1_out_68_V();
    void thread_layer_1_out_68_V_ap_vld();
    void thread_layer_1_out_69_V();
    void thread_layer_1_out_69_V_ap_vld();
    void thread_layer_1_out_6_V();
    void thread_layer_1_out_6_V_ap_vld();
    void thread_layer_1_out_70_V();
    void thread_layer_1_out_70_V_ap_vld();
    void thread_layer_1_out_71_V();
    void thread_layer_1_out_71_V_ap_vld();
    void thread_layer_1_out_72_V();
    void thread_layer_1_out_72_V_ap_vld();
    void thread_layer_1_out_73_V();
    void thread_layer_1_out_73_V_ap_vld();
    void thread_layer_1_out_74_V();
    void thread_layer_1_out_74_V_ap_vld();
    void thread_layer_1_out_75_V();
    void thread_layer_1_out_75_V_ap_vld();
    void thread_layer_1_out_76_V();
    void thread_layer_1_out_76_V_ap_vld();
    void thread_layer_1_out_77_V();
    void thread_layer_1_out_77_V_ap_vld();
    void thread_layer_1_out_78_V();
    void thread_layer_1_out_78_V_ap_vld();
    void thread_layer_1_out_79_V();
    void thread_layer_1_out_79_V_ap_vld();
    void thread_layer_1_out_7_V();
    void thread_layer_1_out_7_V_ap_vld();
    void thread_layer_1_out_80_V();
    void thread_layer_1_out_80_V_ap_vld();
    void thread_layer_1_out_81_V();
    void thread_layer_1_out_81_V_ap_vld();
    void thread_layer_1_out_82_V();
    void thread_layer_1_out_82_V_ap_vld();
    void thread_layer_1_out_83_V();
    void thread_layer_1_out_83_V_ap_vld();
    void thread_layer_1_out_84_V();
    void thread_layer_1_out_84_V_ap_vld();
    void thread_layer_1_out_85_V();
    void thread_layer_1_out_85_V_ap_vld();
    void thread_layer_1_out_86_V();
    void thread_layer_1_out_86_V_ap_vld();
    void thread_layer_1_out_87_V();
    void thread_layer_1_out_87_V_ap_vld();
    void thread_layer_1_out_88_V();
    void thread_layer_1_out_88_V_ap_vld();
    void thread_layer_1_out_89_V();
    void thread_layer_1_out_89_V_ap_vld();
    void thread_layer_1_out_8_V();
    void thread_layer_1_out_8_V_ap_vld();
    void thread_layer_1_out_90_V();
    void thread_layer_1_out_90_V_ap_vld();
    void thread_layer_1_out_91_V();
    void thread_layer_1_out_91_V_ap_vld();
    void thread_layer_1_out_92_V();
    void thread_layer_1_out_92_V_ap_vld();
    void thread_layer_1_out_93_V();
    void thread_layer_1_out_93_V_ap_vld();
    void thread_layer_1_out_94_V();
    void thread_layer_1_out_94_V_ap_vld();
    void thread_layer_1_out_95_V();
    void thread_layer_1_out_95_V_ap_vld();
    void thread_layer_1_out_96_V();
    void thread_layer_1_out_96_V_ap_vld();
    void thread_layer_1_out_97_V();
    void thread_layer_1_out_97_V_ap_vld();
    void thread_layer_1_out_98_V();
    void thread_layer_1_out_98_V_ap_vld();
    void thread_layer_1_out_99_V();
    void thread_layer_1_out_99_V_ap_vld();
    void thread_layer_1_out_9_V();
    void thread_layer_1_out_9_V_ap_vld();
    void thread_max_coor_address0();
    void thread_max_coor_address1();
    void thread_max_coor_ce0();
    void thread_max_coor_ce1();
    void thread_max_coor_d0();
    void thread_max_coor_d1();
    void thread_max_coor_read();
    void thread_max_coor_we0();
    void thread_max_coor_we1();
};

}

using namespace ap_rtl;

#endif
