INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab5/simulation_models/simulation_models.sim/sim_1/synth/timing/xsim/tb_main_lut_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module main_lut
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab5/simulation_models/simulation_models.srcs/sim_1/new/tb_main_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_main_lut
