5 18 1fd01 3 4 ffffffff *
8 /home/trevorw/projects/devel/covered/diags/verilog 2 -t (main) 2 -vcd (clog2.4.vcd) 2 -o (clog2.4.cdd) 2 -v (clog2.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 clog2.4.v 8 30 1 
2 1 16 16 16 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 13 1070016 1 0 4 0 5 17 0 1f 0 0 0 0
1 b 2 14 1070016 1 0 5 0 6 17 0 3f 0 0 0 0
1 FOO 3 0 c0000 1 0 31 0 32 17 20 0 0 0 0 0
1 BAR 4 0 c0000 1 0 31 0 32 17 3f 0 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 clog2.4.v 16 19 1 
2 2 17 17 17 60006 1 0 1004 0 0 32 48 0 0
2 3 17 17 17 20002 0 1 1410 0 0 5 1 a
2 4 17 17 17 20006 1 37 16 2 3
2 5 18 18 18 60006 1 0 1004 0 0 32 48 0 0
2 6 18 18 18 20002 0 1 1410 0 0 6 1 b
2 7 18 18 18 20006 1 37 16 5 6
4 4 11 7 7 4
4 7 0 0 0 4
3 1 main.u$1 "main.u$1" 0 clog2.4.v 21 28 1 
