set ::env(PROJECT_NAME) shift_reg_8192
set ::env(DESIGN_TOP) shift_reg_8192
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/shift_reg_8192/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/shift_reg_8192/rtl/shift_reg_8192.v
set ::env(CLOCK_PORT) clk
set ::env(DOMAIN) micro_benchmarks
