INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:34:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 buffer125/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer181/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.912ns (15.950%)  route 4.806ns (84.050%))
  Logic Levels:           13  (LUT3=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2347, unset)         0.508     0.508    buffer125/clk
    SLICE_X22Y96         FDRE                                         r  buffer125/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y96         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer125/outs_reg[0]/Q
                         net (fo=8, routed)           0.429     1.191    buffer126/control/Memory_reg[0][4][0]
    SLICE_X23Y96         LUT5 (Prop_lut5_I0_O)        0.043     1.234 r  buffer126/control/Memory[2][0]_i_7/O
                         net (fo=2, routed)           0.424     1.658    buffer126/control/Memory[2][0]_i_7_n_0
    SLICE_X24Y95         LUT6 (Prop_lut6_I1_O)        0.043     1.701 f  buffer126/control/dataReg[0]_i_8/O
                         net (fo=2, routed)           0.608     2.309    buffer126/control/buffer207_outs[4]
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.043     2.352 r  buffer126/control/Empty_i_3/O
                         net (fo=5, routed)           0.306     2.658    buffer126/control/buffer168_outs
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.043     2.701 f  buffer126/control/transmitValue_i_5__25/O
                         net (fo=6, routed)           0.270     2.970    buffer81/fullReg_reg_4
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.043     3.013 f  buffer81/fullReg_i_2__17/O
                         net (fo=3, routed)           0.260     3.273    buffer126/control/fullReg_reg_9
    SLICE_X38Y96         LUT6 (Prop_lut6_I3_O)        0.043     3.316 f  buffer126/control/fullReg_i_2__15/O
                         net (fo=3, routed)           0.321     3.637    buffer176/fifo/fullReg_reg_3
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.043     3.680 r  buffer176/fifo/G_loadEn_INST_0_i_2/O
                         net (fo=3, routed)           0.503     4.183    buffer104/transmitValue_reg
    SLICE_X16Y96         LUT6 (Prop_lut6_I5_O)        0.043     4.226 f  buffer104/i__i_1/O
                         net (fo=5, routed)           0.187     4.413    buffer200/fifo/Tail_reg[0]_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I5_O)        0.043     4.456 f  buffer200/fifo/join_inputs//i_/O
                         net (fo=4, routed)           0.345     4.801    buffer198/fifo/addi40_result_ready
    SLICE_X11Y98         LUT6 (Prop_lut6_I2_O)        0.043     4.844 f  buffer198/fifo/join_inputs/transmitValue_i_2__6/O
                         net (fo=6, routed)           0.226     5.070    fork83/control/generateBlocks[3].regblock/buffer199_outs_ready
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.054     5.124 r  fork83/control/generateBlocks[3].regblock/transmitValue_i_8__4/O
                         net (fo=1, routed)           0.434     5.558    fork83/control/generateBlocks[5].regblock/transmitValue_reg_4
    SLICE_X15Y97         LUT6 (Prop_lut6_I3_O)        0.131     5.689 r  fork83/control/generateBlocks[5].regblock/transmitValue_i_3__9/O
                         net (fo=13, routed)          0.201     5.890    buffer181/fifo/anyBlockStop
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.043     5.933 r  buffer181/fifo/Memory[0][4]_i_1__18/O
                         net (fo=5, routed)           0.293     6.226    buffer181/fifo/WriteEn3_out
    SLICE_X14Y99         FDRE                                         r  buffer181/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=2347, unset)         0.483     7.183    buffer181/fifo/clk
    SLICE_X14Y99         FDRE                                         r  buffer181/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X14Y99         FDRE (Setup_fdre_C_CE)      -0.169     6.978    buffer181/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.752    




