// Seed: 3036261317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input tri0  id_1,
    input logic id_2
);
  assign id_4 = id_2;
  always_latch @(posedge id_2 or "" & id_0) begin : LABEL_0
    begin : LABEL_0
      if (1) begin : LABEL_0
        id_4 += 1'd0;
        id_4 <= 1 * id_1 + id_4 <= 1'b0;
        #1;
        if (1) id_4 <= 1;
        return (id_4);
      end
    end
  end
  id_5(
      .id_0(1), .id_1(1'b0), .id_2(id_4), .id_3(1), .id_4(id_0), .id_5(id_0), .id_6(1), .id_7(id_0)
  );
  wire id_6;
  wire id_7;
  tri0 id_8 = 1;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_9
  );
  wire id_10;
  id_11(
      1, 1
  );
  event id_12;
endmodule
