#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Fri May  7 11:19:56 2021
# Process ID: 5628
# Current directory: C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.runs/synth_1/main.vds
# Journal file: C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 387.348 ; gain = 97.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/sources_1/new/main.vhd:44]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.runs/synth_1/.Xil/Vivado-5628-MTYA7435-08/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clock_div' of component 'clk_wiz_0' [C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/sources_1/new/main.vhd:80]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.runs/synth_1/.Xil/Vivado-5628-MTYA7435-08/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'vga_controller' declared at 'C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/sources_1/new/vga_controller.vhd:5' bound to instance 'vga' of component 'vga_controller' [C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/sources_1/new/main.vhd:91]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/sources_1/new/vga_controller.vhd:29]
	Parameter h_pulse bound to: 96 - type: integer 
	Parameter h_bp bound to: 48 - type: integer 
	Parameter h_pixels bound to: 640 - type: integer 
	Parameter h_fp bound to: 16 - type: integer 
	Parameter h_pol bound to: 1'b0 
	Parameter v_pulse bound to: 2 - type: integer 
	Parameter v_bp bound to: 29 - type: integer 
	Parameter v_pixels bound to: 480 - type: integer 
	Parameter v_fp bound to: 11 - type: integer 
	Parameter v_pol bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (1#1) [C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/sources_1/new/vga_controller.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/sources_1/new/main.vhd:44]
WARNING: [Synth 8-3917] design main has port green[0] driven by constant 0
WARNING: [Synth 8-3917] design main has port green[1] driven by constant 0
WARNING: [Synth 8-3917] design main has port green[2] driven by constant 0
WARNING: [Synth 8-3917] design main has port green[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 442.172 ; gain = 152.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 442.172 ; gain = 152.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 442.172 ; gain = 152.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_div'
Finished Parsing XDC File [c:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_div'
Parsing XDC File [C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 789.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 789.180 ; gain = 499.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 789.180 ; gain = 499.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clock_div. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 789.180 ; gain = 499.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 789.180 ; gain = 499.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design main has port green[0] driven by constant 0
WARNING: [Synth 8-3917] design main has port green[1] driven by constant 0
WARNING: [Synth 8-3917] design main has port green[2] driven by constant 0
WARNING: [Synth 8-3917] design main has port green[3] driven by constant 0
INFO: [Synth 8-3886] merging instance 'vga/column_reg[10]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[11]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[12]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[13]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[14]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[15]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[16]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[17]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[18]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[19]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[20]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[21]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[22]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[23]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[24]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[25]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[26]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[27]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[28]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[29]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/column_reg[30]' (FDCE) to 'vga/column_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/column_reg[31] )
INFO: [Synth 8-3886] merging instance 'vga/row_reg[10]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[11]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[12]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[13]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[14]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[15]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[16]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[17]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[18]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[19]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[20]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[21]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[22]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[23]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[24]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[25]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[26]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[27]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[28]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[29]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga/row_reg[30]' (FDCE) to 'vga/row_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/row_reg[31] )
WARNING: [Synth 8-3332] Sequential element (vga/row_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (vga/column_reg[31]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 789.180 ; gain = 499.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_div/clk_out1' to pin 'clock_div/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 789.180 ; gain = 499.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 807.789 ; gain = 517.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 810.266 ; gain = 520.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 810.266 ; gain = 520.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 810.266 ; gain = 520.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 810.266 ; gain = 520.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 810.266 ; gain = 520.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 810.266 ; gain = 520.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 810.266 ; gain = 520.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |    24|
|3     |LUT1             |     8|
|4     |LUT2             |    93|
|5     |LUT3             |     5|
|6     |LUT4             |    10|
|7     |LUT5             |    13|
|8     |LUT6             |    16|
|9     |FDCE             |    42|
|10    |FDPE             |     1|
|11    |IBUF             |     1|
|12    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   229|
|2     |  vga    |vga_controller |   211|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 810.266 ; gain = 520.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 810.266 ; gain = 173.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 810.266 ; gain = 520.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 810.266 ; gain = 531.926
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/L03068681/Downloads/LabDigitales10-main/LabDigitales10-main/LabDigitales10.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 810.266 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May  7 11:20:29 2021...
