#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Oct 27 09:25:53 2020
# Process ID: 22580
# Current directory: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25048
# Log file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/hdl_projects/AXI_VIP/AXI_VIP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/AT472-BU-98000-r0p1-00rel0/AT472-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1060.574 ; gain = 0.000
update_compile_order -fileset sources_1
archive_project C:/hdl_projects/AXI_VIP.xpr.zip -temp_dir C:/tmp -force -exclude_run_results -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/tmp' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/AT472-BU-98000-r0p1-00rel0/AT472-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_bram_ctrl_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_bram_ctrl_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_bram_ctrl_0_bram_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_bram_ctrl_0_bram_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_vip_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_vip_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_bram_ctrl_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_bram_ctrl_0_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_vip_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_bram_ctrl_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_bram_ctrl_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_bram_ctrl_0_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_bram_ctrl_0_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_vip_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_vip_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
