

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Thu Nov 28 07:55:29 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.687 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14| 0.140 us | 0.140 us |   14|   14|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1_CACHE_UPDATE_LOOP_2  |       12|       12|         2|          1|          1|    12|    yes   |
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_22 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read15)" [./layer.h:232]   --->   Operation 5 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_23 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read14)" [./layer.h:232]   --->   Operation 6 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_24 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read13)" [./layer.h:232]   --->   Operation 7 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_25 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read12)" [./layer.h:232]   --->   Operation 8 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_26 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read11)" [./layer.h:232]   --->   Operation 9 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read1026 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read10)" [./layer.h:232]   --->   Operation 10 'read' 'p_read1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read925 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read9)" [./layer.h:232]   --->   Operation 11 'read' 'p_read925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read824 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read8)" [./layer.h:232]   --->   Operation 12 'read' 'p_read824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read723 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read7)" [./layer.h:232]   --->   Operation 13 'read' 'p_read723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read622 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read6)" [./layer.h:232]   --->   Operation 14 'read' 'p_read622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read521 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read5)" [./layer.h:232]   --->   Operation 15 'read' 'p_read521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read420 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read4)" [./layer.h:232]   --->   Operation 16 'read' 'p_read420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read319 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read3)" [./layer.h:232]   --->   Operation 17 'read' 'p_read319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read218 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read2)" [./layer.h:232]   --->   Operation 18 'read' 'p_read218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read117 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read1)" [./layer.h:232]   --->   Operation 19 'read' 'p_read117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read16 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read)" [./layer.h:232]   --->   Operation 20 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.68>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln236, %CACHE_UPDATE_LOOP_2 ]" [./layer.h:236]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %select_ln239_5, %CACHE_UPDATE_LOOP_2 ]" [./layer.h:239]   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %j, %CACHE_UPDATE_LOOP_2 ]"   --->   Operation 24 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln236 = icmp eq i4 %indvar_flatten, -4" [./layer.h:236]   --->   Operation 25 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln236 = add i4 %indvar_flatten, 1" [./layer.h:236]   --->   Operation 26 'add' 'add_ln236' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %2, label %CACHE_UPDATE_LOOP_2" [./layer.h:236]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.65ns)   --->   "%i = add i3 1, %i_0" [./layer.h:236]   --->   Operation 28 'add' 'i' <Predicate = (!icmp_ln236)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.95ns)   --->   "%icmp_ln237 = icmp eq i2 %j_0, -1" [./layer.h:237]   --->   Operation 29 'icmp' 'icmp_ln237' <Predicate = (!icmp_ln236)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.99ns)   --->   "%select_ln239_4 = select i1 %icmp_ln237, i2 0, i2 %j_0" [./layer.h:239]   --->   Operation 30 'select' 'select_ln239_4' <Predicate = (!icmp_ln236)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.98ns)   --->   "%select_ln239_5 = select i1 %icmp_ln237, i3 %i, i3 %i_0" [./layer.h:239]   --->   Operation 31 'select' 'select_ln239_5' <Predicate = (!icmp_ln236)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln239_5, i1 false)" [./layer.h:239]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %tmp to i5" [./layer.h:239]   --->   Operation 33 'zext' 'zext_ln203' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln239 = trunc i3 %select_ln239_5 to i2" [./layer.h:239]   --->   Operation 34 'trunc' 'trunc_ln239' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln239_1 = zext i2 %select_ln239_4 to i5" [./layer.h:239]   --->   Operation 35 'zext' 'zext_ln239_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln239 = add i5 %zext_ln239_1, %zext_ln203" [./layer.h:239]   --->   Operation 36 'add' 'add_ln239' <Predicate = (!icmp_ln236)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln239_2 = zext i5 %add_ln239 to i64" [./layer.h:239]   --->   Operation 37 'zext' 'zext_ln239_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%cache_in_0_V_addr = getelementptr [8 x i40]* %cache_in_0_V, i64 0, i64 %zext_ln239_2" [./layer.h:239]   --->   Operation 38 'getelementptr' 'cache_in_0_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cache_in_1_V_addr = getelementptr [8 x i40]* %cache_in_1_V, i64 0, i64 %zext_ln239_2" [./layer.h:239]   --->   Operation 39 'getelementptr' 'cache_in_1_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%cache_in_2_V_addr = getelementptr [8 x i40]* %cache_in_2_V, i64 0, i64 %zext_ln239_2" [./layer.h:239]   --->   Operation 40 'getelementptr' 'cache_in_2_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cache_in_3_V_addr = getelementptr [8 x i40]* %cache_in_3_V, i64 0, i64 %zext_ln239_2" [./layer.h:239]   --->   Operation 41 'getelementptr' 'cache_in_3_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.95ns)   --->   "%tmp_6 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %p_read16, i40 %p_read117, i40 %p_read218, i40 %p_read319, i2 %trunc_ln239)" [./layer.h:239]   --->   Operation 42 'mux' 'tmp_6' <Predicate = (!icmp_ln236)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%cache_in_0_V_load = load i40* %cache_in_0_V_addr, align 8" [./layer.h:239]   --->   Operation 43 'load' 'cache_in_0_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_2 : Operation 44 [1/1] (1.95ns)   --->   "%tmp_7 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %p_read420, i40 %p_read521, i40 %p_read622, i40 %p_read723, i2 %trunc_ln239)" [./layer.h:239]   --->   Operation 44 'mux' 'tmp_7' <Predicate = (!icmp_ln236)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%cache_in_1_V_load = load i40* %cache_in_1_V_addr, align 8" [./layer.h:239]   --->   Operation 45 'load' 'cache_in_1_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_2 : Operation 46 [1/1] (1.95ns)   --->   "%tmp_8 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %p_read824, i40 %p_read925, i40 %p_read1026, i40 %p_read_26, i2 %trunc_ln239)" [./layer.h:239]   --->   Operation 46 'mux' 'tmp_8' <Predicate = (!icmp_ln236)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%cache_in_2_V_load = load i40* %cache_in_2_V_addr, align 8" [./layer.h:239]   --->   Operation 47 'load' 'cache_in_2_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_2 : Operation 48 [1/1] (1.95ns)   --->   "%tmp_9 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %p_read_25, i40 %p_read_24, i40 %p_read_23, i40 %p_read_22, i2 %trunc_ln239)" [./layer.h:239]   --->   Operation 48 'mux' 'tmp_9' <Predicate = (!icmp_ln236)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%cache_in_3_V_load = load i40* %cache_in_3_V_addr, align 8" [./layer.h:239]   --->   Operation 49 'load' 'cache_in_3_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_2 : Operation 50 [1/1] (1.56ns)   --->   "%j = add i2 1, %select_ln239_4" [./layer.h:237]   --->   Operation 50 'add' 'j' <Predicate = (!icmp_ln236)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.20>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([40 x i8]* @CACHE_UPDATE_LOOP_1_s)"   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i3 %select_ln239_5 to i5" [./layer.h:239]   --->   Operation 53 'zext' 'zext_ln239' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln239_5, i2 0)" [./layer.h:239]   --->   Operation 54 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i5 %tmp_55, %zext_ln239" [./layer.h:239]   --->   Operation 55 'sub' 'sub_ln203' <Predicate = (!icmp_ln236)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str40) nounwind" [./layer.h:238]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str40)" [./layer.h:238]   --->   Operation 57 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [./layer.h:238]   --->   Operation 58 'specpipeline' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i5 %zext_ln239_1, %sub_ln203" [./layer.h:239]   --->   Operation 59 'add' 'add_ln203' <Predicate = (!icmp_ln236)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i5 %add_ln203 to i64" [./layer.h:239]   --->   Operation 60 'sext' 'sext_ln203' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%cache_out_0_V_addr = getelementptr [12 x i40]* %cache_out_0_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 61 'getelementptr' 'cache_out_0_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%cache_out_1_V_addr = getelementptr [12 x i40]* %cache_out_1_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 62 'getelementptr' 'cache_out_1_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%cache_out_2_V_addr = getelementptr [12 x i40]* %cache_out_2_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 63 'getelementptr' 'cache_out_2_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%cache_out_3_V_addr = getelementptr [12 x i40]* %cache_out_3_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 64 'getelementptr' 'cache_out_3_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.95ns)   --->   "%icmp_ln239 = icmp eq i2 %select_ln239_4, -2" [./layer.h:239]   --->   Operation 65 'icmp' 'icmp_ln239' <Predicate = (!icmp_ln236)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/2] (2.32ns)   --->   "%cache_in_0_V_load = load i40* %cache_in_0_V_addr, align 8" [./layer.h:239]   --->   Operation 66 'load' 'cache_in_0_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 67 [1/1] (1.56ns)   --->   "%select_ln239 = select i1 %icmp_ln239, i40 %tmp_6, i40 %cache_in_0_V_load" [./layer.h:239]   --->   Operation 67 'select' 'select_ln239' <Predicate = (!icmp_ln236)> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (2.32ns)   --->   "store i40 %select_ln239, i40* %cache_out_0_V_addr, align 8" [./layer.h:239]   --->   Operation 68 'store' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%cache_in_1_V_load = load i40* %cache_in_1_V_addr, align 8" [./layer.h:239]   --->   Operation 69 'load' 'cache_in_1_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 70 [1/1] (1.56ns)   --->   "%select_ln239_1 = select i1 %icmp_ln239, i40 %tmp_7, i40 %cache_in_1_V_load" [./layer.h:239]   --->   Operation 70 'select' 'select_ln239_1' <Predicate = (!icmp_ln236)> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (2.32ns)   --->   "store i40 %select_ln239_1, i40* %cache_out_1_V_addr, align 8" [./layer.h:239]   --->   Operation 71 'store' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 72 [1/2] (2.32ns)   --->   "%cache_in_2_V_load = load i40* %cache_in_2_V_addr, align 8" [./layer.h:239]   --->   Operation 72 'load' 'cache_in_2_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 73 [1/1] (1.56ns)   --->   "%select_ln239_2 = select i1 %icmp_ln239, i40 %tmp_8, i40 %cache_in_2_V_load" [./layer.h:239]   --->   Operation 73 'select' 'select_ln239_2' <Predicate = (!icmp_ln236)> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (2.32ns)   --->   "store i40 %select_ln239_2, i40* %cache_out_2_V_addr, align 8" [./layer.h:239]   --->   Operation 74 'store' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 75 [1/2] (2.32ns)   --->   "%cache_in_3_V_load = load i40* %cache_in_3_V_addr, align 8" [./layer.h:239]   --->   Operation 75 'load' 'cache_in_3_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 76 [1/1] (1.56ns)   --->   "%select_ln239_3 = select i1 %icmp_ln239, i40 %tmp_9, i40 %cache_in_3_V_load" [./layer.h:239]   --->   Operation 76 'select' 'select_ln239_3' <Predicate = (!icmp_ln236)> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (2.32ns)   --->   "store i40 %select_ln239_3, i40* %cache_out_3_V_addr, align 8" [./layer.h:239]   --->   Operation 77 'store' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str40, i32 %tmp_s)" [./layer.h:239]   --->   Operation 78 'specregionend' 'empty_83' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 79 'br' <Predicate = (!icmp_ln236)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [./layer.h:240]   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ./layer.h:236) with incoming values : ('add_ln236', ./layer.h:236) [43]  (1.77 ns)

 <State 2>: 6.69ns
The critical path consists of the following:
	'phi' operation ('i_0', ./layer.h:239) with incoming values : ('select_ln239_5', ./layer.h:239) [44]  (0 ns)
	'add' operation ('i', ./layer.h:236) [50]  (1.65 ns)
	'select' operation ('select_ln239_5', ./layer.h:239) [55]  (0.98 ns)
	'add' operation ('add_ln239', ./layer.h:239) [66]  (1.74 ns)
	'getelementptr' operation ('cache_in_0_V_addr', ./layer.h:239) [68]  (0 ns)
	'load' operation ('cache_in_0_V_load', ./layer.h:239) on array 'cache_in_0_V' [80]  (2.32 ns)

 <State 3>: 6.21ns
The critical path consists of the following:
	'load' operation ('cache_in_0_V_load', ./layer.h:239) on array 'cache_in_0_V' [80]  (2.32 ns)
	'select' operation ('select_ln239', ./layer.h:239) [81]  (1.56 ns)
	'store' operation ('store_ln239', ./layer.h:239) of variable 'select_ln239', ./layer.h:239 on array 'cache_out_0_V' [82]  (2.32 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
