 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 5
Design : fir
Version: R-2020.09-SP5
Date   : Wed Mar 19 21:54:21 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: addr_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: addr_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  addr_cnt_reg[3]/CK (DFFRXL)              0.00       0.50 r
  addr_cnt_reg[3]/QN (DFFRXL)              0.19       0.69 r
  U2410/Y (AOI211XL)                       0.08       0.77 f
  addr_cnt_reg[3]/D (DFFRXL)               0.00       0.77 f
  data arrival time                                   0.77

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  addr_cnt_reg[3]/CK (DFFRXL)              0.00       0.60 r
  library hold time                        0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: read_state_reg
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: read_state_reg
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  read_state_reg/CK (DFFRQXL)              0.00       0.50 r
  read_state_reg/Q (DFFRQXL)               0.23       0.73 r
  U3162/Y (AOI22XL)                        0.06       0.79 f
  read_state_reg/D (DFFRQXL)               0.00       0.79 f
  data arrival time                                   0.79

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  read_state_reg/CK (DFFRQXL)              0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: addr_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: addr_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  addr_cnt_reg[3]/CK (DFFRXL)              0.00       0.50 r
  addr_cnt_reg[3]/QN (DFFRXL)              0.19       0.69 r
  U3305/Y (OAI32XL)                        0.10       0.79 f
  addr_cnt_reg[4]/D (DFFRQXL)              0.00       0.79 f
  data arrival time                                   0.79

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  addr_cnt_reg[4]/CK (DFFRQXL)             0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: tap_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: tap_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  tap_cnt_reg[0]/CK (DFFRQXL)              0.00       0.50 r
  tap_cnt_reg[0]/Q (DFFRQXL)               0.25       0.75 r
  U2813/Y (NOR2XL)                         0.04       0.80 f
  tap_cnt_reg[0]/D (DFFRQXL)               0.00       0.80 f
  data arrival time                                   0.80

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  tap_cnt_reg[0]/CK (DFFRQXL)              0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: y_cnt_reg[31]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: y_cnt_reg[31]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  y_cnt_reg[31]/CK (DFFRQXL)               0.00       0.50 r
  y_cnt_reg[31]/Q (DFFRQXL)                0.22       0.72 r
  U3349/Y (OAI32XL)                        0.08       0.80 f
  y_cnt_reg[31]/D (DFFRQXL)                0.00       0.80 f
  data arrival time                                   0.80

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  y_cnt_reg[31]/CK (DFFRQXL)               0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.18


1
