Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Alejandro ramirez/Desktop/xilink/FFR/tb_FFR_isim_beh.exe -prj C:/Users/Alejandro ramirez/Desktop/xilink/FFR/tb_FFR_beh.prj tb_FFR 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Alejandro ramirez/Desktop/xilink/FFR/FFR.vhd" into library work
Parsing VHDL file "C:/Users/Alejandro ramirez/Desktop/xilink/FFR/tb_FFR.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 181112 KB
Fuse CPU Usage: 234 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity FFR [ffr_default]
Compiling architecture behavior of entity tb_ffr
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/Alejandro ramirez/Desktop/xilink/FFR/tb_FFR_isim_beh.exe
Fuse Memory Usage: 190940 KB
Fuse CPU Usage: 296 ms
