// Seed: 2325878567
macromodule module_0 (
    output logic id_0,
    input  uwire id_1
);
  always id_0 <= 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output uwire id_2,
    output logic id_3,
    output supply0 id_4
);
  assign id_1 = id_0 - 1;
  wire id_6;
  always id_3 <= 1;
  wor  id_7 = id_0;
  wire id_8;
  wire id_9;
  assign id_3 = (1);
  genvar id_10;
  wire id_11;
  wire id_12;
  wire id_13 = id_12;
  assign id_4 = id_0;
  module_0(
      id_3, id_7
  );
endmodule : id_14
