Analysis & Synthesis report for GSensor
Tue Apr 21 13:21:25 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ram_sub:u_ram_sub|altsyncram:altsyncram_component|altsyncram_i8o3:auto_generated
 15. Source assignments for ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated
 16. Parameter Settings for User Entity Instance: spipll:u_spipll|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config
 18. Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller
 19. Parameter Settings for User Entity Instance: ram_sub:u_ram_sub|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: ram_rockets:u_ram_rockets|altsyncram:altsyncram_component
 21. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_mult:Mult0
 22. altpll Parameter Settings by Entity Instance
 23. altsyncram Parameter Settings by Entity Instance
 24. lpm_mult Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "spi_ee_config:u_spi_ee_config"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 21 13:21:25 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; GSensor                                    ;
; Top-level Entity Name              ; gsensor                                    ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 881                                        ;
;     Total combinational functions  ; 838                                        ;
;     Dedicated logic registers      ; 337                                        ;
; Total registers                    ; 337                                        ;
; Total pins                         ; 12                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 768                                        ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Gsensor            ; GSensor            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; vga.vhd                          ; yes             ; User VHDL File               ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd                                  ; work    ;
; gsensor.vhd                      ; yes             ; User VHDL File               ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd                              ;         ;
; reset_delay.vhd                  ; yes             ; User VHDL File               ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/reset_delay.vhd                          ;         ;
; spipll.vhd                       ; yes             ; User VHDL File               ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/spipll.vhd                               ;         ;
; spi_ee_config.vhd                ; yes             ; User VHDL File               ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd                        ;         ;
; spi_controller.vhd               ; yes             ; User VHDL File               ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_controller.vhd                       ;         ;
; ram_sub.vhd                      ; yes             ; User Wizard-Generated File   ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_sub.vhd                              ;         ;
; ram_rockets.vhd                  ; yes             ; User Wizard-Generated File   ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_rockets.vhd                          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/aglobal141.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/spipll_altpll.v               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_i8o3.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/altsyncram_i8o3.tdf                   ;         ;
; db/altsyncram_qeo3.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/altsyncram_qeo3.tdf                   ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_mgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/add_sub_mgh.tdf                       ;         ;
; db/add_sub_qgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/add_sub_qgh.tdf                       ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 881            ;
;                                             ;                ;
; Total combinational functions               ; 838            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 407            ;
;     -- 3 input functions                    ; 232            ;
;     -- <=2 input functions                  ; 199            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 609            ;
;     -- arithmetic mode                      ; 229            ;
;                                             ;                ;
; Total registers                             ; 337            ;
;     -- Dedicated logic registers            ; 337            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 12             ;
; Total memory bits                           ; 768            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 245            ;
; Total fan-out                               ; 3888           ;
; Average fan-out                             ; 3.21           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |gsensor                                          ; 838 (1)           ; 337 (0)      ; 768         ; 0            ; 0       ; 0         ; 12   ; 0            ; |gsensor                                                                                                                                  ; work         ;
;    |ram_sub:u_ram_sub|                            ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|ram_sub:u_ram_sub                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|ram_sub:u_ram_sub|altsyncram:altsyncram_component                                                                                ; work         ;
;          |altsyncram_i8o3:auto_generated|         ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|ram_sub:u_ram_sub|altsyncram:altsyncram_component|altsyncram_i8o3:auto_generated                                                 ; work         ;
;    |reset_delay:u_reset_delay|                    ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|reset_delay:u_reset_delay                                                                                                        ; work         ;
;    |spi_ee_config:u_spi_ee_config|                ; 74 (55)           ; 75 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|spi_ee_config:u_spi_ee_config                                                                                                    ; work         ;
;       |spi_controller:u_spi_controller|           ; 19 (19)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller                                                                    ; work         ;
;    |spipll:u_spipll|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|spipll:u_spipll                                                                                                                  ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|spipll:u_spipll|altpll:altpll_component                                                                                          ; work         ;
;          |spipll_altpll:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|spipll:u_spipll|altpll:altpll_component|spipll_altpll:auto_generated                                                             ; work         ;
;    |vga:u_vga|                                    ; 741 (705)         ; 240 (240)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga                                                                                                                        ; work         ;
;       |lpm_mult:Mult0|                            ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 36 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_mgh:auto_generated|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_qgh:auto_generated| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; ram_sub:u_ram_sub|altsyncram:altsyncram_component|altsyncram_i8o3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
+---------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 14.1    ; N/A          ; N/A          ; |gsensor|ram_rockets:u_ram_rockets ; ram_rockets.vhd ;
; Altera ; RAM: 2-PORT  ; 14.1    ; N/A          ; N/A          ; |gsensor|ram_sub:u_ram_sub         ; ram_sub.vhd     ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+--------------------------------------------+--------------------------------------------------+
; Register name                              ; Reason for Removal                               ;
+--------------------------------------------+--------------------------------------------------+
; vga:u_vga|data_a_sub[12..15]               ; Lost fanout                                      ;
; vga:u_vga|data_a_roc[0..107]               ; Lost fanout                                      ;
; vga:u_vga|wr_en_a_roc                      ; Lost fanout                                      ;
; vga:u_vga|address_a_roc[0..6]              ; Lost fanout                                      ;
; vga:u_vga|wr_en_b_sub                      ; Stuck at GND due to stuck port data_in           ;
; spi_ee_config:u_spi_ee_config|p2s_data[7]  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|current_line[0,1]                ; Merged with vga:u_vga|current_line[2]            ;
; spi_ee_config:u_spi_ee_config|spi_state    ; Merged with spi_ee_config:u_spi_ee_config|spi_go ;
; vga:u_vga|old_magn_g_y[0]                  ; Merged with vga:u_vga|magn_g_y[0]                ;
; vga:u_vga|old_magn_g_y[5]                  ; Merged with vga:u_vga|magn_g_y[5]                ;
; vga:u_vga|old_magn_g_y[4]                  ; Merged with vga:u_vga|magn_g_y[4]                ;
; vga:u_vga|old_magn_g_y[3]                  ; Merged with vga:u_vga|magn_g_y[3]                ;
; vga:u_vga|old_magn_g_y[2]                  ; Merged with vga:u_vga|magn_g_y[2]                ;
; vga:u_vga|old_magn_g_y[1]                  ; Merged with vga:u_vga|magn_g_y[1]                ;
; vga:u_vga|current_line[2]                  ; Stuck at VCC due to stuck port data_in           ;
; spi_ee_config:u_spi_ee_config|p2s_data[14] ; Stuck at GND due to stuck port data_in           ;
; spi_ee_config:u_spi_ee_config|p2s_data[13] ; Stuck at VCC due to stuck port data_in           ;
; vga:u_vga|data_a_sub[11]                   ; Stuck at VCC due to stuck port data_in           ;
; Total Number of Removed Registers = 135    ;                                                  ;
+--------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 337   ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 56    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 204   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                         ;
+----------------------------------------------------------------------------+---------+
; Inverted Register                                                          ; Fan out ;
+----------------------------------------------------------------------------+---------+
; reset_delay:u_reset_delay|oRST_xhdl1                                       ; 40      ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; 9       ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; 11      ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; 5       ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; 5       ;
; vga:u_vga|current_line[6]                                                  ; 20      ;
; vga:u_vga|current_line[7]                                                  ; 19      ;
; vga:u_vga|ask_read                                                         ; 7       ;
; Total number of inverted registers = 8                                     ;         ;
+----------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |gsensor|vga:u_vga|v_cnt[8]                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |gsensor|spi_ee_config:u_spi_ee_config|read_idle_count[14] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |gsensor|spi_ee_config:u_spi_ee_config|p2s_data[15]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |gsensor|spi_ee_config:u_spi_ee_config|p2s_data[11]        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |gsensor|spi_ee_config:u_spi_ee_config|p2s_data[9]         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |gsensor|vga:u_vga|current_submarine[2]                    ;
; 10:1               ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |gsensor|vga:u_vga|address_a_sub[3]                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |gsensor|vga:u_vga|data_a_sub[0]                           ;
; 13:1               ; 6 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |gsensor|vga:u_vga|data_a_sub[9]                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |gsensor|vga:u_vga|data_sub_disp                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ram_sub:u_ram_sub|altsyncram:altsyncram_component|altsyncram_i8o3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spipll:u_spipll|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------------+
; Parameter Name                ; Value                    ; Type                      ;
+-------------------------------+--------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                   ;
; PLL_TYPE                      ; AUTO                     ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=spipll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                   ;
; LOCK_HIGH                     ; 1                        ; Untyped                   ;
; LOCK_LOW                      ; 1                        ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                   ;
; SKIP_VCO                      ; OFF                      ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                   ;
; BANDWIDTH                     ; 0                        ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                   ;
; DOWN_SPREAD                   ; 0                        ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 25                       ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 25                       ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 166667                   ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 200000                   ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                   ;
; DPA_DIVIDER                   ; 0                        ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                   ;
; VCO_MIN                       ; 0                        ; Untyped                   ;
; VCO_MAX                       ; 0                        ; Untyped                   ;
; VCO_CENTER                    ; 0                        ; Untyped                   ;
; PFD_MIN                       ; 0                        ; Untyped                   ;
; PFD_MAX                       ; 0                        ; Untyped                   ;
; M_INITIAL                     ; 0                        ; Untyped                   ;
; M                             ; 0                        ; Untyped                   ;
; N                             ; 1                        ; Untyped                   ;
; M2                            ; 1                        ; Untyped                   ;
; N2                            ; 1                        ; Untyped                   ;
; SS                            ; 1                        ; Untyped                   ;
; C0_HIGH                       ; 0                        ; Untyped                   ;
; C1_HIGH                       ; 0                        ; Untyped                   ;
; C2_HIGH                       ; 0                        ; Untyped                   ;
; C3_HIGH                       ; 0                        ; Untyped                   ;
; C4_HIGH                       ; 0                        ; Untyped                   ;
; C5_HIGH                       ; 0                        ; Untyped                   ;
; C6_HIGH                       ; 0                        ; Untyped                   ;
; C7_HIGH                       ; 0                        ; Untyped                   ;
; C8_HIGH                       ; 0                        ; Untyped                   ;
; C9_HIGH                       ; 0                        ; Untyped                   ;
; C0_LOW                        ; 0                        ; Untyped                   ;
; C1_LOW                        ; 0                        ; Untyped                   ;
; C2_LOW                        ; 0                        ; Untyped                   ;
; C3_LOW                        ; 0                        ; Untyped                   ;
; C4_LOW                        ; 0                        ; Untyped                   ;
; C5_LOW                        ; 0                        ; Untyped                   ;
; C6_LOW                        ; 0                        ; Untyped                   ;
; C7_LOW                        ; 0                        ; Untyped                   ;
; C8_LOW                        ; 0                        ; Untyped                   ;
; C9_LOW                        ; 0                        ; Untyped                   ;
; C0_INITIAL                    ; 0                        ; Untyped                   ;
; C1_INITIAL                    ; 0                        ; Untyped                   ;
; C2_INITIAL                    ; 0                        ; Untyped                   ;
; C3_INITIAL                    ; 0                        ; Untyped                   ;
; C4_INITIAL                    ; 0                        ; Untyped                   ;
; C5_INITIAL                    ; 0                        ; Untyped                   ;
; C6_INITIAL                    ; 0                        ; Untyped                   ;
; C7_INITIAL                    ; 0                        ; Untyped                   ;
; C8_INITIAL                    ; 0                        ; Untyped                   ;
; C9_INITIAL                    ; 0                        ; Untyped                   ;
; C0_MODE                       ; BYPASS                   ; Untyped                   ;
; C1_MODE                       ; BYPASS                   ; Untyped                   ;
; C2_MODE                       ; BYPASS                   ; Untyped                   ;
; C3_MODE                       ; BYPASS                   ; Untyped                   ;
; C4_MODE                       ; BYPASS                   ; Untyped                   ;
; C5_MODE                       ; BYPASS                   ; Untyped                   ;
; C6_MODE                       ; BYPASS                   ; Untyped                   ;
; C7_MODE                       ; BYPASS                   ; Untyped                   ;
; C8_MODE                       ; BYPASS                   ; Untyped                   ;
; C9_MODE                       ; BYPASS                   ; Untyped                   ;
; C0_PH                         ; 0                        ; Untyped                   ;
; C1_PH                         ; 0                        ; Untyped                   ;
; C2_PH                         ; 0                        ; Untyped                   ;
; C3_PH                         ; 0                        ; Untyped                   ;
; C4_PH                         ; 0                        ; Untyped                   ;
; C5_PH                         ; 0                        ; Untyped                   ;
; C6_PH                         ; 0                        ; Untyped                   ;
; C7_PH                         ; 0                        ; Untyped                   ;
; C8_PH                         ; 0                        ; Untyped                   ;
; C9_PH                         ; 0                        ; Untyped                   ;
; L0_HIGH                       ; 1                        ; Untyped                   ;
; L1_HIGH                       ; 1                        ; Untyped                   ;
; G0_HIGH                       ; 1                        ; Untyped                   ;
; G1_HIGH                       ; 1                        ; Untyped                   ;
; G2_HIGH                       ; 1                        ; Untyped                   ;
; G3_HIGH                       ; 1                        ; Untyped                   ;
; E0_HIGH                       ; 1                        ; Untyped                   ;
; E1_HIGH                       ; 1                        ; Untyped                   ;
; E2_HIGH                       ; 1                        ; Untyped                   ;
; E3_HIGH                       ; 1                        ; Untyped                   ;
; L0_LOW                        ; 1                        ; Untyped                   ;
; L1_LOW                        ; 1                        ; Untyped                   ;
; G0_LOW                        ; 1                        ; Untyped                   ;
; G1_LOW                        ; 1                        ; Untyped                   ;
; G2_LOW                        ; 1                        ; Untyped                   ;
; G3_LOW                        ; 1                        ; Untyped                   ;
; E0_LOW                        ; 1                        ; Untyped                   ;
; E1_LOW                        ; 1                        ; Untyped                   ;
; E2_LOW                        ; 1                        ; Untyped                   ;
; E3_LOW                        ; 1                        ; Untyped                   ;
; L0_INITIAL                    ; 1                        ; Untyped                   ;
; L1_INITIAL                    ; 1                        ; Untyped                   ;
; G0_INITIAL                    ; 1                        ; Untyped                   ;
; G1_INITIAL                    ; 1                        ; Untyped                   ;
; G2_INITIAL                    ; 1                        ; Untyped                   ;
; G3_INITIAL                    ; 1                        ; Untyped                   ;
; E0_INITIAL                    ; 1                        ; Untyped                   ;
; E1_INITIAL                    ; 1                        ; Untyped                   ;
; E2_INITIAL                    ; 1                        ; Untyped                   ;
; E3_INITIAL                    ; 1                        ; Untyped                   ;
; L0_MODE                       ; BYPASS                   ; Untyped                   ;
; L1_MODE                       ; BYPASS                   ; Untyped                   ;
; G0_MODE                       ; BYPASS                   ; Untyped                   ;
; G1_MODE                       ; BYPASS                   ; Untyped                   ;
; G2_MODE                       ; BYPASS                   ; Untyped                   ;
; G3_MODE                       ; BYPASS                   ; Untyped                   ;
; E0_MODE                       ; BYPASS                   ; Untyped                   ;
; E1_MODE                       ; BYPASS                   ; Untyped                   ;
; E2_MODE                       ; BYPASS                   ; Untyped                   ;
; E3_MODE                       ; BYPASS                   ; Untyped                   ;
; L0_PH                         ; 0                        ; Untyped                   ;
; L1_PH                         ; 0                        ; Untyped                   ;
; G0_PH                         ; 0                        ; Untyped                   ;
; G1_PH                         ; 0                        ; Untyped                   ;
; G2_PH                         ; 0                        ; Untyped                   ;
; G3_PH                         ; 0                        ; Untyped                   ;
; E0_PH                         ; 0                        ; Untyped                   ;
; E1_PH                         ; 0                        ; Untyped                   ;
; E2_PH                         ; 0                        ; Untyped                   ;
; E3_PH                         ; 0                        ; Untyped                   ;
; M_PH                          ; 0                        ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; CLK0_COUNTER                  ; G0                       ; Untyped                   ;
; CLK1_COUNTER                  ; G0                       ; Untyped                   ;
; CLK2_COUNTER                  ; G0                       ; Untyped                   ;
; CLK3_COUNTER                  ; G0                       ; Untyped                   ;
; CLK4_COUNTER                  ; G0                       ; Untyped                   ;
; CLK5_COUNTER                  ; G0                       ; Untyped                   ;
; CLK6_COUNTER                  ; E0                       ; Untyped                   ;
; CLK7_COUNTER                  ; E1                       ; Untyped                   ;
; CLK8_COUNTER                  ; E2                       ; Untyped                   ;
; CLK9_COUNTER                  ; E3                       ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                   ;
; M_TIME_DELAY                  ; 0                        ; Untyped                   ;
; N_TIME_DELAY                  ; 0                        ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                   ;
; VCO_POST_SCALE                ; 0                        ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                   ;
; PORT_CLKENA0                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKENA1                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKENA2                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKENA3                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKENA4                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKENA5                  ; port_UNuseD              ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLK0                  ; port_UNuseD              ; Untyped                   ;
; PORT_EXTCLK1                  ; port_UNuseD              ; Untyped                   ;
; PORT_EXTCLK2                  ; port_UNuseD              ; Untyped                   ;
; PORT_EXTCLK3                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKBAD0                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKBAD1                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLK0                     ; port_useD                ; Untyped                   ;
; PORT_CLK1                     ; port_useD                ; Untyped                   ;
; PORT_CLK2                     ; port_UNuseD              ; Untyped                   ;
; PORT_CLK3                     ; port_UNuseD              ; Untyped                   ;
; PORT_CLK4                     ; port_UNuseD              ; Untyped                   ;
; PORT_CLK5                     ; port_UNuseD              ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANDATA                 ; port_UNuseD              ; Untyped                   ;
; PORT_SCANDATAOUT              ; port_UNuseD              ; Untyped                   ;
; PORT_SCANDONE                 ; port_UNuseD              ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_ACTIVECLOCK              ; port_UNuseD              ; Untyped                   ;
; PORT_CLKLOSS                  ; port_UNuseD              ; Untyped                   ;
; PORT_INCLK1                   ; port_UNuseD              ; Untyped                   ;
; PORT_INCLK0                   ; port_useD                ; Untyped                   ;
; PORT_FBIN                     ; port_UNuseD              ; Untyped                   ;
; PORT_PLLENA                   ; port_UNuseD              ; Untyped                   ;
; PORT_CLKSWITCH                ; port_UNuseD              ; Untyped                   ;
; PORT_ARESET                   ; port_useD                ; Untyped                   ;
; PORT_PFDENA                   ; port_UNuseD              ; Untyped                   ;
; PORT_SCANCLK                  ; port_UNuseD              ; Untyped                   ;
; PORT_SCANACLR                 ; port_UNuseD              ; Untyped                   ;
; PORT_SCANREAD                 ; port_UNuseD              ; Untyped                   ;
; PORT_SCANWRITE                ; port_UNuseD              ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_LOCKED                   ; port_UNuseD              ; Untyped                   ;
; PORT_CONFIGUPDATE             ; port_UNuseD              ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_PHASEDONE                ; port_UNuseD              ; Untyped                   ;
; PORT_PHASESTEP                ; port_UNuseD              ; Untyped                   ;
; PORT_PHASEUPDOWN              ; port_UNuseD              ; Untyped                   ;
; PORT_SCANCLKENA               ; port_UNuseD              ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; port_UNuseD              ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                   ;
; CBXI_PARAMETER                ; spipll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE            ;
+-------------------------------+--------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; idle_msb       ; 14     ; Signed Integer                                   ;
; si_datal       ; 15     ; Signed Integer                                   ;
; so_datal       ; 7      ; Signed Integer                                   ;
; write_mode     ; 00     ; Unsigned Binary                                  ;
; read_mode      ; 10     ; Unsigned Binary                                  ;
; ini_number     ; 1011   ; Unsigned Binary                                  ;
; idle           ; '0'    ; Enumerated                                       ;
; transfer       ; '1'    ; Enumerated                                       ;
; bw_rate        ; 101100 ; Unsigned Binary                                  ;
; power_control  ; 101101 ; Unsigned Binary                                  ;
; data_format    ; 110001 ; Unsigned Binary                                  ;
; int_enable     ; 101110 ; Unsigned Binary                                  ;
; int_map        ; 101111 ; Unsigned Binary                                  ;
; thresh_act     ; 100100 ; Unsigned Binary                                  ;
; thresh_inact   ; 100101 ; Unsigned Binary                                  ;
; time_inact     ; 100110 ; Unsigned Binary                                  ;
; act_inact_ctl  ; 100111 ; Unsigned Binary                                  ;
; thresh_ff      ; 101000 ; Unsigned Binary                                  ;
; time_ff        ; 101001 ; Unsigned Binary                                  ;
; int_source     ; 110000 ; Unsigned Binary                                  ;
; x_lb           ; 110010 ; Unsigned Binary                                  ;
; x_hb           ; 110011 ; Unsigned Binary                                  ;
; y_lb           ; 110100 ; Unsigned Binary                                  ;
; y_hb           ; 110101 ; Unsigned Binary                                  ;
; z_lb           ; 110110 ; Unsigned Binary                                  ;
; z_hb           ; 110111 ; Unsigned Binary                                  ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller ;
+----------------+--------+----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------+
; IDLE_MSB       ; 14     ; Signed Integer                                                                   ;
; si_datal       ; 15     ; Signed Integer                                                                   ;
; so_datal       ; 7      ; Signed Integer                                                                   ;
; WRITE_MODE     ; 00     ; Unsigned Binary                                                                  ;
; read_mode      ; 10     ; Unsigned Binary                                                                  ;
; inI_NUMBER     ; 1011   ; Unsigned Binary                                                                  ;
; IDLE           ; '0'    ; Enumerated                                                                       ;
; transfer       ; '1'    ; Enumerated                                                                       ;
; BW_RATE        ; 101100 ; Unsigned Binary                                                                  ;
; power_control  ; 101101 ; Unsigned Binary                                                                  ;
; data_format    ; 110001 ; Unsigned Binary                                                                  ;
; int_enable     ; 101110 ; Unsigned Binary                                                                  ;
; int_map        ; 101111 ; Unsigned Binary                                                                  ;
; thresh_act     ; 100100 ; Unsigned Binary                                                                  ;
; thresh_inact   ; 100101 ; Unsigned Binary                                                                  ;
; time_inact     ; 100110 ; Unsigned Binary                                                                  ;
; act_inact_ctl  ; 100111 ; Unsigned Binary                                                                  ;
; thresh_ff      ; 101000 ; Unsigned Binary                                                                  ;
; time_ff        ; 101001 ; Unsigned Binary                                                                  ;
; inT_SOURCE     ; 110000 ; Unsigned Binary                                                                  ;
; x_lb           ; 110010 ; Unsigned Binary                                                                  ;
; x_hb           ; 110011 ; Unsigned Binary                                                                  ;
; y_lb           ; 110100 ; Unsigned Binary                                                                  ;
; y_hb           ; 110101 ; Unsigned Binary                                                                  ;
; z_lb           ; 110110 ; Unsigned Binary                                                                  ;
; z_hb           ; 110111 ; Unsigned Binary                                                                  ;
+----------------+--------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_sub:u_ram_sub|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-----------------------------------------+
; Parameter Name                     ; Value           ; Type                                    ;
+------------------------------------+-----------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                 ;
; WIDTH_A                            ; 16              ; Signed Integer                          ;
; WIDTHAD_A                          ; 6               ; Signed Integer                          ;
; NUMWORDS_A                         ; 64              ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                 ;
; WIDTH_B                            ; 16              ; Signed Integer                          ;
; WIDTHAD_B                          ; 6               ; Signed Integer                          ;
; NUMWORDS_B                         ; 64              ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                 ;
; BYTE_SIZE                          ; 8               ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                 ;
; INIT_FILE                          ; UNUSED          ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0               ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3               ; Signed Integer                          ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_i8o3 ; Untyped                                 ;
+------------------------------------+-----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rockets:u_ram_rockets|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                            ;
+------------------------------------+-----------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                         ;
; WIDTH_A                            ; 108             ; Signed Integer                                  ;
; WIDTHAD_A                          ; 7               ; Signed Integer                                  ;
; NUMWORDS_A                         ; 128             ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                         ;
; WIDTH_B                            ; 108             ; Signed Integer                                  ;
; WIDTHAD_B                          ; 7               ; Signed Integer                                  ;
; NUMWORDS_B                         ; 128             ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                  ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                         ;
; BYTE_SIZE                          ; 8               ; Signed Integer                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                         ;
; INIT_FILE                          ; UNUSED          ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0               ; Signed Integer                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3               ; Signed Integer                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_qeo3 ; Untyped                                         ;
+------------------------------------+-----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 18           ; Untyped             ;
; LPM_WIDTHR                                     ; 18           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; spipll:u_spipll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 2                                                         ;
; Entity Instance                           ; ram_sub:u_ram_sub|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 16                                                        ;
;     -- NUMWORDS_A                         ; 64                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 16                                                        ;
;     -- NUMWORDS_B                         ; 64                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ;
; Entity Instance                           ; ram_rockets:u_ram_rockets|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 108                                                       ;
;     -- NUMWORDS_A                         ; 128                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 108                                                       ;
;     -- NUMWORDS_B                         ; 128                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ;
+-------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; vga:u_vga|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                        ;
;     -- LPM_WIDTHB                     ; 9                        ;
;     -- LPM_WIDTHP                     ; 18                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_ee_config:u_spi_ee_config"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; odata_xh[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; odata_yh[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 12                          ;
; cycloneiii_ff         ; 337                         ;
;     CLR               ; 21                          ;
;     ENA               ; 159                         ;
;     ENA CLR           ; 20                          ;
;     ENA CLR SCLR      ; 15                          ;
;     ENA SCLR          ; 10                          ;
;     SLD               ; 10                          ;
;     plain             ; 102                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 839                         ;
;     arith             ; 229                         ;
;         2 data inputs ; 122                         ;
;         3 data inputs ; 107                         ;
;     normal            ; 610                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 125                         ;
;         4 data inputs ; 407                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 12.20                       ;
; Average LUT depth     ; 6.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Tue Apr 21 13:21:12 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GSensor -c GSensor
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: vga-vga_arch
    Info (12023): Found entity 1: vga
Info (12021): Found 2 design units, including 1 entities, in source file gsensor.vhd
    Info (12022): Found design unit 1: gsensor-synth
    Info (12023): Found entity 1: gsensor
Info (12021): Found 2 design units, including 1 entities, in source file reset_delay.vhd
    Info (12022): Found design unit 1: reset_delay-translated
    Info (12023): Found entity 1: reset_delay
Info (12021): Found 2 design units, including 1 entities, in source file spipll.vhd
    Info (12022): Found design unit 1: spipll-SYN
    Info (12023): Found entity 1: spipll
Info (12021): Found 2 design units, including 1 entities, in source file spi_ee_config.vhd
    Info (12022): Found design unit 1: spi_ee_config-translated
    Info (12023): Found entity 1: spi_ee_config
Info (12021): Found 2 design units, including 1 entities, in source file led_driver.vhd
    Info (12022): Found design unit 1: led_driver-translated
    Info (12023): Found entity 1: led_driver
Info (12021): Found 2 design units, including 1 entities, in source file spi_controller.vhd
    Info (12022): Found design unit 1: spi_controller-translated
    Info (12023): Found entity 1: spi_controller
Info (12021): Found 2 design units, including 1 entities, in source file ram_sub.vhd
    Info (12022): Found design unit 1: ram_sub-SYN
    Info (12023): Found entity 1: ram_sub
Info (12021): Found 2 design units, including 1 entities, in source file ram_rockets.vhd
    Info (12022): Found design unit 1: ram_rockets-SYN
    Info (12023): Found entity 1: ram_rockets
Info (12127): Elaborating entity "Gsensor" for the top level hierarchy
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:u_reset_delay"
Info (12128): Elaborating entity "spipll" for hierarchy "spipll:u_spipll"
Info (12128): Elaborating entity "altpll" for hierarchy "spipll:u_spipll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "spipll:u_spipll|altpll:altpll_component"
Info (12133): Instantiated megafunction "spipll:u_spipll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "200000"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "166667"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=spipll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "port_UNuseD"
    Info (12134): Parameter "port_areset" = "port_useD"
    Info (12134): Parameter "port_clkbad0" = "port_UNuseD"
    Info (12134): Parameter "port_clkbad1" = "port_UNuseD"
    Info (12134): Parameter "port_clkloss" = "port_UNuseD"
    Info (12134): Parameter "port_clkswitch" = "port_UNuseD"
    Info (12134): Parameter "port_configupdate" = "port_UNuseD"
    Info (12134): Parameter "port_fbin" = "port_UNuseD"
    Info (12134): Parameter "port_inclk0" = "port_useD"
    Info (12134): Parameter "port_inclk1" = "port_UNuseD"
    Info (12134): Parameter "port_locked" = "port_UNuseD"
    Info (12134): Parameter "port_pfdena" = "port_UNuseD"
    Info (12134): Parameter "port_phasecounterselect" = "port_UNuseD"
    Info (12134): Parameter "port_phasedone" = "port_UNuseD"
    Info (12134): Parameter "port_phasestep" = "port_UNuseD"
    Info (12134): Parameter "port_phaseupdown" = "port_UNuseD"
    Info (12134): Parameter "port_pllena" = "port_UNuseD"
    Info (12134): Parameter "port_scanaclr" = "port_UNuseD"
    Info (12134): Parameter "port_scanclk" = "port_UNuseD"
    Info (12134): Parameter "port_scanclkena" = "port_UNuseD"
    Info (12134): Parameter "port_scandata" = "port_UNuseD"
    Info (12134): Parameter "port_scandataout" = "port_UNuseD"
    Info (12134): Parameter "port_scandone" = "port_UNuseD"
    Info (12134): Parameter "port_scanread" = "port_UNuseD"
    Info (12134): Parameter "port_scanwrite" = "port_UNuseD"
    Info (12134): Parameter "port_clk0" = "port_useD"
    Info (12134): Parameter "port_clk1" = "port_useD"
    Info (12134): Parameter "port_clk2" = "port_UNuseD"
    Info (12134): Parameter "port_clk3" = "port_UNuseD"
    Info (12134): Parameter "port_clk4" = "port_UNuseD"
    Info (12134): Parameter "port_clk5" = "port_UNuseD"
    Info (12134): Parameter "port_clkena0" = "port_UNuseD"
    Info (12134): Parameter "port_clkena1" = "port_UNuseD"
    Info (12134): Parameter "port_clkena2" = "port_UNuseD"
    Info (12134): Parameter "port_clkena3" = "port_UNuseD"
    Info (12134): Parameter "port_clkena4" = "port_UNuseD"
    Info (12134): Parameter "port_clkena5" = "port_UNuseD"
    Info (12134): Parameter "port_extclk0" = "port_UNuseD"
    Info (12134): Parameter "port_extclk1" = "port_UNuseD"
    Info (12134): Parameter "port_extclk2" = "port_UNuseD"
    Info (12134): Parameter "port_extclk3" = "port_UNuseD"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/spipll_altpll.v
    Info (12023): Found entity 1: spipll_altpll
Info (12128): Elaborating entity "spipll_altpll" for hierarchy "spipll:u_spipll|altpll:altpll_component|spipll_altpll:auto_generated"
Info (12128): Elaborating entity "spi_ee_config" for hierarchy "spi_ee_config:u_spi_ee_config"
Warning (10540): VHDL Signal Declaration warning at spi_ee_config.vhd(118): used explicit default value for signal "X" because signal was never assigned a value
Info (12128): Elaborating entity "spi_controller" for hierarchy "spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller"
Info (12128): Elaborating entity "vga" for hierarchy "vga:u_vga"
Warning (10541): VHDL Signal Declaration warning at vga.vhd(24): used implicit default value for signal "data_b_sub" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at vga.vhd(34): used implicit default value for signal "data_b_roc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at vga.vhd(38): used explicit default value for signal "wr_en_b_roc" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at vga.vhd(65): used explicit default value for signal "top_boat" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at vga.vhd(66): used explicit default value for signal "bottom_boat" because signal was never assigned a value
Warning (10034): Output port "address_b_roc" at vga.vhd(36) has no driver
Info (12128): Elaborating entity "ram_sub" for hierarchy "ram_sub:u_ram_sub"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_sub:u_ram_sub|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_sub:u_ram_sub|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_sub:u_ram_sub|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i8o3.tdf
    Info (12023): Found entity 1: altsyncram_i8o3
Info (12128): Elaborating entity "altsyncram_i8o3" for hierarchy "ram_sub:u_ram_sub|altsyncram:altsyncram_component|altsyncram_i8o3:auto_generated"
Info (12128): Elaborating entity "ram_rockets" for hierarchy "ram_rockets:u_ram_rockets"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "108"
    Info (12134): Parameter "width_b" = "108"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qeo3.tdf
    Info (12023): Found entity 1: altsyncram_qeo3
Info (12128): Elaborating entity "altsyncram_qeo3" for hierarchy "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram_sub:u_ram_sub|altsyncram:altsyncram_component|altsyncram_i8o3:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "ram_sub:u_ram_sub|altsyncram:altsyncram_component|altsyncram_i8o3:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "ram_sub:u_ram_sub|altsyncram:altsyncram_component|altsyncram_i8o3:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "ram_sub:u_ram_sub|altsyncram:altsyncram_component|altsyncram_i8o3:auto_generated|q_a[15]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[35]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[36]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[37]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[38]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[39]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[40]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[41]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[42]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[43]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[44]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[45]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[46]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[47]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[48]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[49]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[50]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[51]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[52]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[53]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[54]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[55]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[56]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[57]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[58]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[59]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[60]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[61]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[62]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[63]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[64]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[65]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[66]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[67]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[68]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[69]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[70]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[71]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[72]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[73]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[74]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[75]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[76]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[77]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[78]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[79]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[80]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[81]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[82]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[83]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[84]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[85]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[86]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[87]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[88]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[89]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[90]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[91]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[92]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[93]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[94]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[95]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[96]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[97]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[98]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[99]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[100]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[101]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[102]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[103]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[104]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[105]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[106]"
        Warning (14320): Synthesized away node "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|q_a[107]"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga:u_vga|Mult0"
Info (12130): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "vga:u_vga|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh
Info (12131): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh
Info (12131): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 120 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 981 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 7 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 956 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 685 megabytes
    Info: Processing ended: Tue Apr 21 13:21:25 2015
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:26


