
---------- Begin Simulation Statistics ----------
final_tick                               92821664302000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  29225                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827512                       # Number of bytes of host memory used
host_op_rate                                    47357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   342.18                       # Real time elapsed on the host
host_tick_rate                              118560323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040569                       # Number of seconds simulated
sim_ticks                                 40568875750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       798177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1600703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2042229                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       182183                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4332306                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1601190                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2042229                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       441039                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4340742                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             215                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        29192                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13103489                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9557478                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       182186                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        716777                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     14840812                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     79065492                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.204951                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.968840                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     73483602     92.94%     92.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2096107      2.65%     95.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1238305      1.57%     97.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       758090      0.96%     98.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       487981      0.62%     98.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       104246      0.13%     98.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       112495      0.14%     99.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        67889      0.09%     99.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       716777      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     79065492                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       8.113773                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 8.113773                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      74954713                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       32695413                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1615497                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2761890                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         182391                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1622169                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4801648                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44514                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1573220                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1607                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4340742                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2951430                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              77884928                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         21847                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               23764134                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1343                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          364782                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.053498                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3068005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1601405                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.292886                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     81136669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.469639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.742398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         74946789     92.37%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           126528      0.16%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           582918      0.72%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           319642      0.39%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           456240      0.56%     94.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           387271      0.48%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1144192      1.41%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           157521      0.19%     96.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3015568      3.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     81136669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       195533                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2380774                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.303990                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6855244                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1573220                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        49739575                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6721710                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2251695                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     31026879                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5282024                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       242842                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24665045                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         452347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1625800                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         182391                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2662993                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       235204                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        48325                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          272                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3154653                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1189882                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          272                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        98879                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        96654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28377797                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23899357                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.632267                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17942352                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.294553                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23915616                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33694980                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19945470                       # number of integer regfile writes
system.switch_cpus.ipc                       0.123247                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.123247                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        16242      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17899742     71.86%     71.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2619      0.01%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5343837     21.45%     93.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1645449      6.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24907889                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              282177                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011329                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           73557     26.07%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          76615     27.15%     53.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        132005     46.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25173824                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    131260280                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23899357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     45849377                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           31026879                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24907889                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     14822238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        25658                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     25086989                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     81136669                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.306987                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.969683                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     70119051     86.42%     86.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4932189      6.08%     92.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2427889      2.99%     95.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1658527      2.04%     97.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       878219      1.08%     98.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       489432      0.60%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       335986      0.41%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       194619      0.24%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       100757      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     81136669                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.306983                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2951647                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   219                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       383170                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       615436                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6721710                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2251695                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12761354                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 81137730                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        66006050                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5295600                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2101166                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1540344                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        217147                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      84490564                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       31791810                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     40157605                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3550932                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2624050                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         182391                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9296121                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         19535238                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     48047408                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          10151004                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            109394077                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            64165643                       # The number of ROB writes
system.switch_cpus.timesIdled                      19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2091353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       555571                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4183750                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         555571                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             723244                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137937                       # Transaction distribution
system.membus.trans_dist::CleanEvict           660240                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79281                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        723245                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2403228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2403228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2403228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     60189568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     60189568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                60189568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            802526                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  802526    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              802526                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2386966000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4225225250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  40568875750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       281410                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2699740                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79747                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79747                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012632                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6276109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6276145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    143094400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              143095552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          889797                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8827968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2982194                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.186296                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.389345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2426623     81.37%     81.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 555571     18.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2982194                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2235346000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3138561000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1289871                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1289871                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1289871                       # number of overall hits
system.l2.overall_hits::total                 1289871                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       802505                       # number of demand (read+write) misses
system.l2.demand_misses::total                 802526                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       802505                       # number of overall misses
system.l2.overall_misses::total                802526                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  64312151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64313666000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  64312151000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64313666000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2092376                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092397                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2092376                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092397                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.383538                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.383544                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.383538                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.383544                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80139.252715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80139.043470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80139.252715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80139.043470                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              137937                       # number of writebacks
system.l2.writebacks::total                    137937                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       802505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            802522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       802505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           802522                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  56287121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56288466000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  56287121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56288466000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.383538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.383542                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.383538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.383542                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70139.277637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70139.467828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70139.277637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70139.467828                       # average overall mshr miss latency
system.l2.replacements                         889797                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       143473                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           143473                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       143473                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       143473                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       463952                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        463952                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          466                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   466                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79281                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6608415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6608415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.994157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83354.334582                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83354.334582                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5815605000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5815605000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.994157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73354.334582                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73354.334582                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1289405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1289405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       723224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          723227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  57703736000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57703736000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.359343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.359344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79786.810172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79786.479211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       723224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       723224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  50471516000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  50471516000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.359343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.359342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69786.837826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69786.837826                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4087.940627                       # Cycle average of tags in use
system.l2.tags.total_refs                     2024099                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    889797                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.274787                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      61.531785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.003130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.136655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.057476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4026.211581                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.982962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998032                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2790                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34363893                       # Number of tag accesses
system.l2.tags.data_accesses                 34363893                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     51360320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           51361664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8827968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8827968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       802505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              802526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137937                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137937                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        26819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1266003039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1266036168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        26819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            28396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      217604453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217604453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      217604453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        26819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1266003039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1483640621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    802134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000182562500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8454                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8454                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1714080                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129633                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      802522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137937                       # Number of write requests accepted
system.mem_ctrls.readBursts                    802522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137937                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    371                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    29                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             62244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             54878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             47620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             54963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            60299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            72832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8783                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8153326250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4010755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23193657500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10164.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28914.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   676973                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  118424                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                802522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137937                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  471899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  260495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   61840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       144628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    415.966369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   246.789089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   376.382354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41351     28.59%     28.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29278     20.24%     48.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13284      9.18%     58.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9123      6.31%     64.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7212      4.99%     69.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6158      4.26%     73.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5306      3.67%     77.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4357      3.01%     80.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        28559     19.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       144628                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      94.859475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.908637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    105.090549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7921     93.70%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          518      6.13%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           14      0.17%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8454                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.309084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.289328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.839361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7297     86.31%     86.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              178      2.11%     88.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              612      7.24%     95.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              280      3.31%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               71      0.84%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8454                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               51337664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8824128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                51361408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8827968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1265.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       217.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1266.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    217.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40568775000                       # Total gap between requests
system.mem_ctrls.avgGap                      43137.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     51336576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8824128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 26818.588878445815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1265417763.024897336960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 217509798.752557277679                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       802505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137937                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  23193013250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 988391222750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37897.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28900.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7165526.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            517600020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            275103345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3251927280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          363259800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3202274400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18023577270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        400638720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        26034380835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        641.732864                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    855744000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1354600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  38358521000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            515065320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            273759915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2475430860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          356458140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3202274400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17543658930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        804815520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        25171463085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        620.462426                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1902254750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1354600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37312010250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    40568865000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2951403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2951415                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2951403                       # number of overall hits
system.cpu.icache.overall_hits::total         2951415                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2951430                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2951443                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2951430                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2951443                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2951403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2951415                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2951430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2951443                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007425                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5902904                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5902904                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3371716                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3371717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3371716                       # number of overall hits
system.cpu.dcache.overall_hits::total         3371717                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2425025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2425028                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2425025                       # number of overall misses
system.cpu.dcache.overall_misses::total       2425028                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  98624012904                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98624012904                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  98624012904                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98624012904                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5796741                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5796745                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5796741                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5796745                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.418343                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.418343                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.418343                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.418343                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 40669.276772                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40669.226460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 40669.276772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40669.226460                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8057364                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            349858                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.030384                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       143473                       # number of writebacks
system.cpu.dcache.writebacks::total            143473                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       332649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       332649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       332649                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       332649                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2092376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2092376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092376                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  81748339904                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  81748339904                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  81748339904                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  81748339904                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.360957                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.360957                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.360957                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.360957                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 39069.622240                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39069.622240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 39069.622240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39069.622240                       # average overall mshr miss latency
system.cpu.dcache.replacements                2091353                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2389652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2389653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2345276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2345279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  91801980500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  91801980500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4734928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4734932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.495314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.495314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 39143.359033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39143.308962                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       332647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       332647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012629                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012629                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  75006212000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  75006212000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.425060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.425060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 37267.778612                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37267.778612                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982064                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982064                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6822032404                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6822032404                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85543.798718                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85543.798718                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79747                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79747                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6742127904                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6742127904                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84543.969102                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84543.969102                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92821664302000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.447295                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5462658                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2091353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.612021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.447293                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000437                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000437                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          382                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          642                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13685867                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13685867                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               92958889897000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41910                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827780                       # Number of bytes of host memory used
host_op_rate                                    67462                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   954.42                       # Real time elapsed on the host
host_tick_rate                              143778320                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      64387777                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137226                       # Number of seconds simulated
sim_ticks                                137225595000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3156672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6313479                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5203679                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       414050                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     10980817                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4064114                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5203679                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1139565                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        10997383                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             498                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        58960                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36505217                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26999613                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       414066                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2098677                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     34676171                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    269669907                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.178675                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.901100                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    252707241     93.71%     93.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      6591792      2.44%     96.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3719233      1.38%     97.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2388335      0.89%     98.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1342682      0.50%     98.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       287237      0.11%     99.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       351353      0.13%     99.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       183357      0.07%     99.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2098677      0.78%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    269669907                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182483                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410175                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410175     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550971      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183209                       # Class of committed instruction
system.switch_cpus.commit.refs               13961146                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       9.148372                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 9.148372                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     258259847                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       86686607                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4192775                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6750034                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         414715                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4833576                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13239720                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120095                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4923226                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4273                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            10997383                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8059111                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             265701493                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         50451                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               62663938                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2903                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          829430                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.040070                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8331821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4064612                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.228325                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    274450947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.361177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.533790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        258113531     94.05%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           315530      0.11%     94.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1725704      0.63%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           771503      0.28%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1340471      0.49%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1189892      0.43%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2893529      1.05%     97.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           434879      0.16%     97.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7665908      2.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    274450947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       438091                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6664539                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.248123                       # Inst execution rate
system.switch_cpus.iew.exec_refs             19342088                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4923226                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       180376680                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17551360                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        11579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6781332                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     82823061                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14418862                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       517882                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68097757                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1309393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4733080                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         414715                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7974110                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       609334                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       167918                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          871                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7141207                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3230354                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          871                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       220262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       217829                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          78227696                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66274949                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.615793                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          48172092                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.241482                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66311551                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         95967903                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54690762                       # number of integer regfile writes
system.switch_cpus.ipc                       0.109309                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.109309                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        32993      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      48955712     71.35%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5426      0.01%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14516179     21.16%     92.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5105332      7.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68615642                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              736843                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010739                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          180068     24.44%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         165838     22.51%     46.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        390937     53.06%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69319492                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    412473657                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66274949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    117463840                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           82823061                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68615642                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     34639911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        54586                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     58204491                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    274450947                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.250011                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.860859                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    242278228     88.28%     88.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     15806799      5.76%     94.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6720213      2.45%     96.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4545086      1.66%     98.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2278183      0.83%     98.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1247665      0.45%     99.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       882062      0.32%     99.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       451958      0.16%     99.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       240753      0.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    274450947                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.250010                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8059624                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   513                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1427336                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2058115                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17551360                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6781332                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        35193531                       # number of misc regfile reads
system.switch_cpus.numCycles                274451190                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       228392798                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917992                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       17187572                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5568574                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3266806                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        453278                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     225239118                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       84560453                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    106099747                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9171126                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       11627971                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         414715                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      30903734                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         45181832                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    129758775                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30819047                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            350430610                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           170506651                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5704817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2652867                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11409632                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2652867                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 137225595000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2937837                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       402453                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2754219                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218971                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2937836                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9470287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9470287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9470287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    227792704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    227792704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               227792704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3156807                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3156807    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3156807                       # Request fanout histogram
system.membus.reqLayer2.occupancy          8801926000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16591493000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 137225595000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137225595000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 137225595000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 137225595000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5484763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       818051                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8373105                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220054                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220054                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5484761                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17114449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17114449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391706560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391706560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3486339                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25756992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9191154                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.288633                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.453127                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6538287     71.14%     71.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2652867     28.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9191154                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6120414000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8557225500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 137225595000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2548008                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2548008                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2548008                       # number of overall hits
system.l2.overall_hits::total                 2548008                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3156807                       # number of demand (read+write) misses
system.l2.demand_misses::total                3156807                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3156807                       # number of overall misses
system.l2.overall_misses::total               3156807                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 255224924000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     255224924000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 255224924000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    255224924000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5704815                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5704815                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5704815                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5704815                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.553358                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.553358                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.553358                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.553358                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 80849.074397                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80849.074397                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80849.074397                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80849.074397                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              402453                       # number of writebacks
system.l2.writebacks::total                    402453                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3156807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3156807                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3156807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3156807                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 223656834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 223656834000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 223656834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 223656834000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.553358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.553358                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.553358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.553358                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70849.068061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70849.068061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70849.068061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70849.068061                       # average overall mshr miss latency
system.l2.replacements                        3486339                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       415598                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           415598                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       415598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       415598                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2323199                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2323199                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1083                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1083                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218971                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218971                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18659865500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18659865500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.995078                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995078                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85216.149627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85216.149627                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16470155500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16470155500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.995078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75216.149627                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75216.149627                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2546925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2546925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2937836                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2937836                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 236565058500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 236565058500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5484761                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5484761                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.535636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.535636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80523.575346                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80523.575346                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2937836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2937836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 207186678500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 207186678500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.535636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.535636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70523.568538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70523.568538                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 137225595000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    10782132                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3490435                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.089051                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.864027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4030.135973                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.983920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          663                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2654                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  94763395                       # Number of tag accesses
system.l2.tags.data_accesses                 94763395                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137225595000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    202035648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          202035648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25756992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25756992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3156807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3156807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       402453                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             402453                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1472288373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1472288373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187698162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187698162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187698162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1472288373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1659986535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    401921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3154636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000347192500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24783                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24783                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6568884                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             377786                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3156807                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     402453                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3156807                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   402453                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2171                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   532                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            208811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            215648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            205067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            197088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            205039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            194577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            195183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            188114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            199136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            202648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           203603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           193306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           179377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           165478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           182884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           218677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25320                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  34120309750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15773180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             93269734750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10815.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29565.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2666904                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  343051                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3156807                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               402453                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1636976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1130373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  333979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   53308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       546607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    416.418992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   239.039502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.411954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       164624     30.12%     30.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118227     21.63%     51.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41206      7.54%     59.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        28063      5.13%     64.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22739      4.16%     68.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18975      3.47%     72.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16296      2.98%     75.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13828      2.53%     77.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       122649     22.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       546607                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.298632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.549143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    195.549804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         18066     72.90%     72.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3250     13.11%     86.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1711      6.90%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          697      2.81%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          339      1.37%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          234      0.94%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          109      0.44%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          103      0.42%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           88      0.36%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           66      0.27%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           42      0.17%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           33      0.13%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           18      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           14      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            6      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24783                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.218093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.203310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.727394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22402     90.39%     90.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              443      1.79%     92.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1127      4.55%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              587      2.37%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              179      0.72%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               40      0.16%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24783                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              201896704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  138944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25723712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               202035648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25756992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1471.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1472.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  137225623500                       # Total gap between requests
system.mem_ctrls.avgGap                      38554.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    201896704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25723712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1471275850.543770551682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187455641.930355608463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3156807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       402453                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  93269734750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3364205747500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29545.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8359251.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1842534120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            979318725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11032078260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1054883700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10832415360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56070817920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5477097600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        87289145685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        636.099597                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13468184500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4582240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 119175170500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2060289840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1095054840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11492022780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1043206560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10832415360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      57164735700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4555903680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        88243628760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.055173                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11081150250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4582240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 121562204750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   177794460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92958889897000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11010514                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11010526                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11010514                       # number of overall hits
system.cpu.icache.overall_hits::total        11010526                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11010541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11010554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11010541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11010554                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11010514                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11010526                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11010541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11010554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92958889897000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.034422                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11010544                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                18                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          611696.888889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001913                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.032509                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22021126                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22021126                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92958889897000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92958889897000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92958889897000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92958889897000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92958889897000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92958889897000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92958889897000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13404446                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13404447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13404446                       # number of overall hits
system.cpu.dcache.overall_hits::total        13404447                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8977049                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8977052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8977049                       # number of overall misses
system.cpu.dcache.overall_misses::total       8977052                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 439889165549                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 439889165549                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 439889165549                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 439889165549                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22381495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22381499                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22381495                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22381499                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.401092                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.401093                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.401092                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.401093                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49001.533304                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49001.516929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49001.533304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49001.516929                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37453789                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1352592                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.690382                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       559071                       # number of writebacks
system.cpu.dcache.writebacks::total            559071                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1179858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1179858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1179858                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1179858                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7797191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7797191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7797191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7797191                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 373890519551                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 373890519551                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 373890519551                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 373890519551                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.348377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.348377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.348377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.348377                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 47951.950844                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47951.950844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 47951.950844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47951.950844                       # average overall mshr miss latency
system.cpu.dcache.replacements                7796170                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9091485                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9091486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8677233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8677236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 413826928000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 413826928000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17768718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17768722                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.488343                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.488343                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 47691.116281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47691.099793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1179840                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1179840                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7497393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7497393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 348128739500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 348128739500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.421943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.421943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 46433.305484                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46433.305484                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4312961                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4312961                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26062237549                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26062237549                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86927.440660                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86927.440660                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299798                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299798                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  25761780051                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25761780051                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064993                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064993                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85930.460013                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85930.460013                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92958889897000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             1.958260                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21201641                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7797194                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.719137                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     1.958258                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.001912                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.001912                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          611                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52560192                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52560192                       # Number of data accesses

---------- End Simulation Statistics   ----------
