# //  ModelSim SE-64 10.7e May 30 2019 Linux 5.4.0-90-generic
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do top.do
# Model Technology ModelSim SE-64 vlog 10.7e Compiler 2019.06 May 30 2019
# Start time: 14:02:44 on Nov 12,2021
# vlog -reportprogress 300 -lint ../src/address_clock_sdr_2r1w_64.v ../src/ra_bist_ddr.v ../src/predecode_sdr_64.v ../src/ra_bist_sdr.v ../src/ra_2r1w_64x72_sdr.v ../src/ra_cfg_ddr.v ../src/regfile_2r1w_64x24.v ../src/toysram.vh ../src/ra_4r2w_64x72_ddr_1x.v ../src/ra_cfg_sdr.v ../src/regfile_4r2w_64x24.v ../src/ra_4r2w_64x72_ddr.v ../src/ra_delay.v ../src/ra_lcb_sdr.v ../src/ra_lcb_ddr.v ../src/test_ra_ddr.v ../src/test_ra_sdr.sv ../src/test_ra_ddr_1x.v 
# -- Compiling module address_clock_sdr_2r1w_64
# -- Compiling module ra_bist_ddr
# -- Compiling module predecode_sdr_64
# -- Compiling module ra_bist_sdr
# -- Compiling module ra_2r1w_64x72_sdr
# -- Compiling module ra_cfg_ddr
# -- Compiling module regfile_2r1w_64x24
# -- Compiling module ra_4r2w_64x72_ddr_1x
# -- Compiling module ra_cfg_sdr
# -- Compiling module regfile_4r2w_64x24
# -- Compiling module ra_4r2w_64x72_ddr
# -- Compiling module ra_delay
# -- Compiling module ra_lcb_sdr
# ** Warning: ../src/ra_lcb_sdr.v(61): (vlog-2623) Undefined variable: i.
# -- Compiling module ra_lcb_ddr
# -- Compiling module test_ra_ddr
# -- Compiling module test_ra_sdr
# ** Warning: ../src/test_ra_sdr.sv(28): (vlog-2605) empty port name in port list.
# -- Compiling module test_ra_ddr_1x
# 
# Top level modules:
# 	test_ra_ddr
# 	test_ra_sdr
# 	test_ra_ddr_1x
# End time: 14:02:45 on Nov 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.test_ra_sdr 
# Start time: 14:02:45 on Nov 12,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: ../src/test_ra_sdr.sv(28): (vopt-2605) empty port name in port list.
# ** Warning: ../src/ra_lcb_sdr.v(61): (vopt-2623) Undefined variable: i.
# Loading sv_std.std
# Loading work.test_ra_sdr(fast)
# Loading work.ra_lcb_sdr(fast)
# Loading work.ra_cfg_sdr(fast)
# Loading work.ra_bist_sdr(fast)
# Loading work.ra_2r1w_64x72_sdr(fast)
# Loading work.address_clock_sdr_2r1w_64(fast)
# Loading work.predecode_sdr_64(fast)
# Loading work.regfile_2r1w_64x24(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 14:03:05 on Nov 12,2021, Elapsed time: 0:00:20
# Errors: 0, Warnings: 2
