
# Simulation Configuration
num_sim_cores 1
num_sim_small_cores 1
core_type ptx
max_threads_per_core 1024
num_sim_medium_cores 0
num_sim_large_cores 0


# Clock
clock_cpu 1
clock_gpu 1
clock_l3  1
clock_noc 1
clock_mc  1


# Small Core Configuration
width 1
fetch_latency 0
alloc_latency 0
rob_size 1024
#schedule ooo
schedule io
isched_rate 1 
msched_rate 1 
fsched_rate 1 
bp_hist_length 14
max_block_per_core 4
fetch_policy rr
#fetch_policy gto
mt_no_fetch_br 1
fetch_only_load_ready 0 
schedule_ratio 1
fetch_ratio 1
gpu_sched 1
icache_num_set 8


# Memory
memory_type l2_decoupled_network
perfect_dcache 0
enable_cache_coherence 0
dram_merge_requests 0
mem_ooo_stores 0
ptx_common_cache 0
const_cache_size 8192
texture_cache_size 8192
shared_mem_size 16384
byte_level_access 0


# L3 Cache
num_l3 4
l3_num_set 384
l3_line_size 64
l3_assoc 8
l3_num_bank 4
l3_latency 10 


# DRAM

#dram_frequency 0.8 
dram_bus_width 4
dram_column 11
dram_activate 25
dram_precharge 10
dram_num_banks 16
dram_num_channel 8
dram_rowbuffer_size 2048
dram_scheduling_policy FRFCFS
mem_mshr_size 128


infinite_port 0
pref_train_inst_once 0
pref_framework_on 1
enable_pref_small_core 0



bug_detector_enable 1

sim_cycle_count 0
max_insts 200000000
heartbeat_interval 1000000
forward_progress_limit 50000
blocks_to_simulate 0
ptx_exec_ratio 1
num_warp_scheduler 1


# DEBUG
debug_core_id 0
debug_cycle_start 1
debug_cycle_stop 0
debug_front_stage 0
debug_alloc_stage 0
debug_schedule_stage 0
debug_exec_stage 0
debug_dcu_stage 0
debug_retire_stage 0
debug_map_stage 0
debug_mem  0
debug_trace_read 0
debug_sim_thread_schedule 0
debug_cache_lib 0
debug_bp_dir 0

out statistics
