"D:\KTU\SkaitmenineLogika\Trigeriai(Lab2)\StatinioTrigerioTestas\ssssss\src\TestBench\statinistrigeris_TB.vhd" VHDL work 1 0 0 -02
. . 0 0 0