Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 19:46:08 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_acc_wrapper_timing_summary_routed.rpt -pb design_acc_wrapper_timing_summary_routed.pb -rpx design_acc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_acc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.395        0.000                      0                 1833        0.084        0.000                      0                 1833       49.020        0.000                       0                   831  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         34.395        0.000                      0                 1833        0.084        0.000                      0                 1833       49.020        0.000                       0                   831  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       34.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.395ns  (required time - arrival time)
  Source:                 design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/overflow_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.107ns  (logic 38.954ns (60.764%)  route 25.153ns (39.236%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=7 LUT1=4 LUT2=11 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 102.647 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.643     2.937    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=16, routed)          1.448     4.804    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_0[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[12])
                                                      4.016     8.820 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/P[12]
                         net (fo=2, routed)           1.182    10.001    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1_n_93
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.125 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.125    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.657 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.657    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0/O[1]
                         net (fo=1, routed)           0.761    11.753    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0_n_6
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    15.968 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.970    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    17.488 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/P[19]
                         net (fo=2, routed)           1.230    18.718    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/p_1_in[36]
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.842 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000    18.842    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.243 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.243    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.482 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.246    20.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0_n_5
    SLICE_X36Y86         LUT2 (Prop_lut2_I1_O)        0.302    21.030 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    21.030    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.406 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.406    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.640 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    21.640    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.894 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2/CO[0]
                         net (fo=2, routed)           0.609    22.503    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2_n_3
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.367    22.870 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1/O
                         net (fo=28, routed)          1.006    23.876    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    27.717 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/P[0]
                         net (fo=1, routed)           1.200    28.917    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_n_105
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.124    29.041 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    29.041    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.591 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.591    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.018 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1/O[3]
                         net (fo=4, routed)           0.855    30.873    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1_n_4
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.306    31.179 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0/O
                         net (fo=1, routed)           0.000    31.179    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.712 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    31.712    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.966 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2/CO[0]
                         net (fo=2, routed)           1.162    33.128    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2_n_3
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.367    33.495 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1/O
                         net (fo=28, routed)          1.316    34.810    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1_n_0
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    38.651 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/P[0]
                         net (fo=1, routed)           1.172    39.823    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_n_105
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124    39.947 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    39.947    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.497 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009    40.506    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.620    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.933 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    41.760    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1_n_4
    SLICE_X36Y78         LUT2 (Prop_lut2_I0_O)        0.306    42.066 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    42.066    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.599 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    42.599    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.853 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2/CO[0]
                         net (fo=2, routed)           0.875    43.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2_n_3
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.367    44.095 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1/O
                         net (fo=28, routed)          1.507    45.602    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      3.841    49.443 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/P[1]
                         net (fo=1, routed)           1.170    50.613    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_n_104
    SLICE_X35Y69         LUT2 (Prop_lut2_I1_O)        0.124    50.737 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000    50.737    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.135 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    51.135    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.249 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.249    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.562 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    52.388    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1_n_4
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.306    52.694 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2/O
                         net (fo=1, routed)           0.000    52.694    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.227 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    53.227    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.481 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2/CO[0]
                         net (fo=2, routed)           0.543    54.024    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2_n_3
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.367    54.391 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1/O
                         net (fo=28, routed)          1.721    56.112    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1_n_0
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[25]_P[4])
                                                      3.841    59.953 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/P[4]
                         net (fo=1, routed)           1.629    61.582    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_n_101
    SLICE_X37Y82         LUT2 (Prop_lut2_I1_O)        0.124    61.706 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000    61.706    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__0_i_3__7_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    62.346 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry__0/O[3]
                         net (fo=4, routed)           0.795    63.141    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry__0_n_4
    SLICE_X34Y83         LUT2 (Prop_lut2_I0_O)        0.306    63.447 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__6_i_3__3/O
                         net (fo=1, routed)           0.000    63.447    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__6_i_3__3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.980 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.980    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    64.303 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__7/O[1]
                         net (fo=1, routed)           0.951    65.254    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__7_n_6
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.306    65.560 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/overflow_bit_i_33/O
                         net (fo=1, routed)           0.545    66.105    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/overflow_bit_i_33_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124    66.229 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/overflow_bit_i_15/O
                         net (fo=1, routed)           0.264    66.494    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/overflow_bit_i_15_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124    66.618 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/overflow_bit_i_5/O
                         net (fo=1, routed)           0.302    66.920    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst_n_43
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.124    67.044 r  design_acc_i/polynomial_ip_0/inst/overflow_bit_i_1/O
                         net (fo=1, routed)           0.000    67.044    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/overflow_bit_reg_0
    SLICE_X33Y80         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/overflow_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.468   102.647    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/s00_axi_aclk
    SLICE_X33Y80         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/overflow_bit_reg/C
                         clock pessimism              0.263   102.910    
                         clock uncertainty           -1.500   101.410    
    SLICE_X33Y80         FDRE (Setup_fdre_C_D)        0.029   101.439    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/overflow_bit_reg
  -------------------------------------------------------------------
                         required time                        101.439    
                         arrival time                         -67.044    
  -------------------------------------------------------------------
                         slack                                 34.395    

Slack (MET) :             37.390ns  (required time - arrival time)
  Source:                 design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        61.152ns  (logic 38.063ns (62.243%)  route 23.090ns (37.757%))
  Logic Levels:           47  (CARRY4=25 DSP48E1=7 LUT1=4 LUT2=11)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 102.652 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.643     2.937    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=16, routed)          1.448     4.804    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_0[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[12])
                                                      4.016     8.820 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/P[12]
                         net (fo=2, routed)           1.182    10.001    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1_n_93
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.125 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.125    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.657 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.657    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0/O[1]
                         net (fo=1, routed)           0.761    11.753    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0_n_6
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    15.968 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.970    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    17.488 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/P[19]
                         net (fo=2, routed)           1.230    18.718    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/p_1_in[36]
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.842 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000    18.842    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.243 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.243    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.482 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.246    20.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0_n_5
    SLICE_X36Y86         LUT2 (Prop_lut2_I1_O)        0.302    21.030 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    21.030    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.406 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.406    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.640 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    21.640    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.894 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2/CO[0]
                         net (fo=2, routed)           0.609    22.503    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2_n_3
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.367    22.870 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1/O
                         net (fo=28, routed)          1.006    23.876    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    27.717 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/P[0]
                         net (fo=1, routed)           1.200    28.917    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_n_105
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.124    29.041 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    29.041    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.591 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.591    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.018 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1/O[3]
                         net (fo=4, routed)           0.855    30.873    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1_n_4
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.306    31.179 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0/O
                         net (fo=1, routed)           0.000    31.179    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.712 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    31.712    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.966 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2/CO[0]
                         net (fo=2, routed)           1.162    33.128    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2_n_3
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.367    33.495 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1/O
                         net (fo=28, routed)          1.316    34.810    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1_n_0
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    38.651 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/P[0]
                         net (fo=1, routed)           1.172    39.823    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_n_105
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124    39.947 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    39.947    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.497 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009    40.506    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.620    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.933 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    41.760    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1_n_4
    SLICE_X36Y78         LUT2 (Prop_lut2_I0_O)        0.306    42.066 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    42.066    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.599 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    42.599    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.853 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2/CO[0]
                         net (fo=2, routed)           0.875    43.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2_n_3
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.367    44.095 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1/O
                         net (fo=28, routed)          1.507    45.602    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      3.841    49.443 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/P[1]
                         net (fo=1, routed)           1.170    50.613    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_n_104
    SLICE_X35Y69         LUT2 (Prop_lut2_I1_O)        0.124    50.737 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000    50.737    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.135 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    51.135    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.249 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.249    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.562 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    52.388    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1_n_4
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.306    52.694 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2/O
                         net (fo=1, routed)           0.000    52.694    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.227 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    53.227    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.481 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2/CO[0]
                         net (fo=2, routed)           0.543    54.024    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2_n_3
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.367    54.391 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1/O
                         net (fo=28, routed)          1.721    56.112    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1_n_0
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[25]_P[4])
                                                      3.841    59.953 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/P[4]
                         net (fo=1, routed)           1.629    61.582    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_n_101
    SLICE_X37Y82         LUT2 (Prop_lut2_I1_O)        0.124    61.706 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000    61.706    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__0_i_3__7_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    62.346 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry__0/O[3]
                         net (fo=4, routed)           0.795    63.141    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry__0_n_4
    SLICE_X34Y83         LUT2 (Prop_lut2_I0_O)        0.306    63.447 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__6_i_3__3/O
                         net (fo=1, routed)           0.000    63.447    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__6_i_3__3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    64.090 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__6/O[3]
                         net (fo=2, routed)           0.000    64.090    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__6_n_4
    SLICE_X34Y83         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.473   102.652    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[31]/C
                         clock pessimism              0.229   102.881    
                         clock uncertainty           -1.500   101.381    
    SLICE_X34Y83         FDRE (Setup_fdre_C_D)        0.099   101.480    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[31]
  -------------------------------------------------------------------
                         required time                        101.480    
                         arrival time                         -64.089    
  -------------------------------------------------------------------
                         slack                                 37.390    

Slack (MET) :             37.465ns  (required time - arrival time)
  Source:                 design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        61.087ns  (logic 37.998ns (62.203%)  route 23.090ns (37.797%))
  Logic Levels:           47  (CARRY4=25 DSP48E1=7 LUT1=4 LUT2=11)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 102.652 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.643     2.937    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=16, routed)          1.448     4.804    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_0[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[12])
                                                      4.016     8.820 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/P[12]
                         net (fo=2, routed)           1.182    10.001    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1_n_93
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.125 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.125    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.657 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.657    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0/O[1]
                         net (fo=1, routed)           0.761    11.753    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0_n_6
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    15.968 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.970    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    17.488 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/P[19]
                         net (fo=2, routed)           1.230    18.718    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/p_1_in[36]
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.842 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000    18.842    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.243 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.243    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.482 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.246    20.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0_n_5
    SLICE_X36Y86         LUT2 (Prop_lut2_I1_O)        0.302    21.030 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    21.030    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.406 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.406    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.640 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    21.640    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.894 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2/CO[0]
                         net (fo=2, routed)           0.609    22.503    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2_n_3
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.367    22.870 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1/O
                         net (fo=28, routed)          1.006    23.876    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    27.717 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/P[0]
                         net (fo=1, routed)           1.200    28.917    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_n_105
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.124    29.041 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    29.041    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.591 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.591    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.018 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1/O[3]
                         net (fo=4, routed)           0.855    30.873    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1_n_4
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.306    31.179 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0/O
                         net (fo=1, routed)           0.000    31.179    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.712 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    31.712    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.966 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2/CO[0]
                         net (fo=2, routed)           1.162    33.128    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2_n_3
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.367    33.495 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1/O
                         net (fo=28, routed)          1.316    34.810    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1_n_0
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    38.651 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/P[0]
                         net (fo=1, routed)           1.172    39.823    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_n_105
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124    39.947 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    39.947    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.497 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009    40.506    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.620    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.933 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    41.760    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1_n_4
    SLICE_X36Y78         LUT2 (Prop_lut2_I0_O)        0.306    42.066 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    42.066    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.599 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    42.599    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.853 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2/CO[0]
                         net (fo=2, routed)           0.875    43.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2_n_3
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.367    44.095 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1/O
                         net (fo=28, routed)          1.507    45.602    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      3.841    49.443 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/P[1]
                         net (fo=1, routed)           1.170    50.613    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_n_104
    SLICE_X35Y69         LUT2 (Prop_lut2_I1_O)        0.124    50.737 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000    50.737    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.135 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    51.135    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.249 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.249    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.562 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    52.388    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1_n_4
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.306    52.694 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2/O
                         net (fo=1, routed)           0.000    52.694    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.227 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    53.227    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.481 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2/CO[0]
                         net (fo=2, routed)           0.543    54.024    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2_n_3
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.367    54.391 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1/O
                         net (fo=28, routed)          1.721    56.112    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1_n_0
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[25]_P[4])
                                                      3.841    59.953 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/P[4]
                         net (fo=1, routed)           1.629    61.582    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_n_101
    SLICE_X37Y82         LUT2 (Prop_lut2_I1_O)        0.124    61.706 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000    61.706    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__0_i_3__7_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    62.346 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry__0/O[3]
                         net (fo=4, routed)           0.795    63.141    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry__0_n_4
    SLICE_X34Y83         LUT2 (Prop_lut2_I0_O)        0.306    63.447 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__6_i_3__3/O
                         net (fo=1, routed)           0.000    63.447    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__6_i_3__3_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.025 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__6/O[2]
                         net (fo=1, routed)           0.000    64.025    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__6_n_5
    SLICE_X34Y83         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.473   102.652    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[30]/C
                         clock pessimism              0.229   102.881    
                         clock uncertainty           -1.500   101.381    
    SLICE_X34Y83         FDRE (Setup_fdre_C_D)        0.109   101.490    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[30]
  -------------------------------------------------------------------
                         required time                        101.490    
                         arrival time                         -64.024    
  -------------------------------------------------------------------
                         slack                                 37.465    

Slack (MET) :             37.544ns  (required time - arrival time)
  Source:                 design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        61.009ns  (logic 38.276ns (62.739%)  route 22.733ns (37.261%))
  Logic Levels:           48  (CARRY4=26 DSP48E1=7 LUT1=4 LUT2=11)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 102.652 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.643     2.937    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=16, routed)          1.448     4.804    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_0[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[12])
                                                      4.016     8.820 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/P[12]
                         net (fo=2, routed)           1.182    10.001    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1_n_93
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.125 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.125    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.657 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.657    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0/O[1]
                         net (fo=1, routed)           0.761    11.753    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0_n_6
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    15.968 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.970    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    17.488 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/P[19]
                         net (fo=2, routed)           1.230    18.718    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/p_1_in[36]
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.842 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000    18.842    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.243 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.243    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.482 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.246    20.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0_n_5
    SLICE_X36Y86         LUT2 (Prop_lut2_I1_O)        0.302    21.030 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    21.030    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.406 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.406    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.640 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    21.640    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.894 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2/CO[0]
                         net (fo=2, routed)           0.609    22.503    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2_n_3
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.367    22.870 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1/O
                         net (fo=28, routed)          1.006    23.876    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    27.717 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/P[0]
                         net (fo=1, routed)           1.200    28.917    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_n_105
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.124    29.041 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    29.041    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.591 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.591    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.018 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1/O[3]
                         net (fo=4, routed)           0.855    30.873    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1_n_4
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.306    31.179 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0/O
                         net (fo=1, routed)           0.000    31.179    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.712 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    31.712    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.966 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2/CO[0]
                         net (fo=2, routed)           1.162    33.128    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2_n_3
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.367    33.495 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1/O
                         net (fo=28, routed)          1.316    34.810    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1_n_0
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    38.651 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/P[0]
                         net (fo=1, routed)           1.172    39.823    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_n_105
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124    39.947 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    39.947    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.497 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009    40.506    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.620    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.933 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    41.760    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1_n_4
    SLICE_X36Y78         LUT2 (Prop_lut2_I0_O)        0.306    42.066 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    42.066    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.599 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    42.599    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.853 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2/CO[0]
                         net (fo=2, routed)           0.875    43.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2_n_3
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.367    44.095 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1/O
                         net (fo=28, routed)          1.507    45.602    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      3.841    49.443 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/P[1]
                         net (fo=1, routed)           1.170    50.613    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_n_104
    SLICE_X35Y69         LUT2 (Prop_lut2_I1_O)        0.124    50.737 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000    50.737    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.135 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    51.135    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.249 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.249    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.562 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    52.388    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1_n_4
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.306    52.694 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2/O
                         net (fo=1, routed)           0.000    52.694    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.227 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    53.227    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.481 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2/CO[0]
                         net (fo=2, routed)           0.543    54.024    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2_n_3
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.367    54.391 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1/O
                         net (fo=28, routed)          1.721    56.112    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1_n_0
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[25]_P[0])
                                                      3.841    59.953 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/P[0]
                         net (fo=1, routed)           1.208    61.161    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_n_105
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.124    61.285 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000    61.285    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    61.925 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry/O[3]
                         net (fo=4, routed)           0.858    62.784    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry_n_4
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.306    63.090 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_3__3/O
                         net (fo=1, routed)           0.000    63.090    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_3__3_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.623 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    63.623    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    63.946 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    63.946    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__6_n_6
    SLICE_X34Y83         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.473   102.652    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[29]/C
                         clock pessimism              0.229   102.881    
                         clock uncertainty           -1.500   101.381    
    SLICE_X34Y83         FDRE (Setup_fdre_C_D)        0.109   101.490    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[29]
  -------------------------------------------------------------------
                         required time                        101.490    
                         arrival time                         -63.946    
  -------------------------------------------------------------------
                         slack                                 37.544    

Slack (MET) :             37.648ns  (required time - arrival time)
  Source:                 design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        60.905ns  (logic 38.172ns (62.675%)  route 22.733ns (37.325%))
  Logic Levels:           48  (CARRY4=26 DSP48E1=7 LUT1=4 LUT2=11)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 102.652 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.643     2.937    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=16, routed)          1.448     4.804    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_0[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[12])
                                                      4.016     8.820 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/P[12]
                         net (fo=2, routed)           1.182    10.001    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1_n_93
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.125 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.125    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.657 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.657    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0/O[1]
                         net (fo=1, routed)           0.761    11.753    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0_n_6
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    15.968 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.970    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    17.488 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/P[19]
                         net (fo=2, routed)           1.230    18.718    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/p_1_in[36]
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.842 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000    18.842    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.243 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.243    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.482 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.246    20.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0_n_5
    SLICE_X36Y86         LUT2 (Prop_lut2_I1_O)        0.302    21.030 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    21.030    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.406 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.406    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.640 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    21.640    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.894 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2/CO[0]
                         net (fo=2, routed)           0.609    22.503    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2_n_3
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.367    22.870 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1/O
                         net (fo=28, routed)          1.006    23.876    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    27.717 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/P[0]
                         net (fo=1, routed)           1.200    28.917    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_n_105
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.124    29.041 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    29.041    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.591 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.591    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.018 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1/O[3]
                         net (fo=4, routed)           0.855    30.873    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1_n_4
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.306    31.179 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0/O
                         net (fo=1, routed)           0.000    31.179    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.712 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    31.712    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.966 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2/CO[0]
                         net (fo=2, routed)           1.162    33.128    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2_n_3
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.367    33.495 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1/O
                         net (fo=28, routed)          1.316    34.810    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1_n_0
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    38.651 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/P[0]
                         net (fo=1, routed)           1.172    39.823    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_n_105
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124    39.947 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    39.947    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.497 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009    40.506    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.620    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.933 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    41.760    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1_n_4
    SLICE_X36Y78         LUT2 (Prop_lut2_I0_O)        0.306    42.066 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    42.066    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.599 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    42.599    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.853 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2/CO[0]
                         net (fo=2, routed)           0.875    43.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2_n_3
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.367    44.095 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1/O
                         net (fo=28, routed)          1.507    45.602    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      3.841    49.443 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/P[1]
                         net (fo=1, routed)           1.170    50.613    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_n_104
    SLICE_X35Y69         LUT2 (Prop_lut2_I1_O)        0.124    50.737 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000    50.737    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.135 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    51.135    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.249 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.249    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.562 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    52.388    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1_n_4
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.306    52.694 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2/O
                         net (fo=1, routed)           0.000    52.694    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.227 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    53.227    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.481 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2/CO[0]
                         net (fo=2, routed)           0.543    54.024    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2_n_3
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.367    54.391 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1/O
                         net (fo=28, routed)          1.721    56.112    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1_n_0
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[25]_P[0])
                                                      3.841    59.953 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/P[0]
                         net (fo=1, routed)           1.208    61.161    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_n_105
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.124    61.285 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000    61.285    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    61.925 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry/O[3]
                         net (fo=4, routed)           0.858    62.784    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry_n_4
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.306    63.090 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_3__3/O
                         net (fo=1, routed)           0.000    63.090    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_3__3_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.623 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    63.623    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.842 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__6/O[0]
                         net (fo=1, routed)           0.000    63.842    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__6_n_7
    SLICE_X34Y83         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.473   102.652    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[28]/C
                         clock pessimism              0.229   102.881    
                         clock uncertainty           -1.500   101.381    
    SLICE_X34Y83         FDRE (Setup_fdre_C_D)        0.109   101.490    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[28]
  -------------------------------------------------------------------
                         required time                        101.490    
                         arrival time                         -63.842    
  -------------------------------------------------------------------
                         slack                                 37.648    

Slack (MET) :             37.756ns  (required time - arrival time)
  Source:                 design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        60.796ns  (logic 38.063ns (62.608%)  route 22.733ns (37.392%))
  Logic Levels:           47  (CARRY4=25 DSP48E1=7 LUT1=4 LUT2=11)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 102.651 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.643     2.937    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=16, routed)          1.448     4.804    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_0[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[12])
                                                      4.016     8.820 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/P[12]
                         net (fo=2, routed)           1.182    10.001    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1_n_93
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.125 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.125    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.657 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.657    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0/O[1]
                         net (fo=1, routed)           0.761    11.753    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0_n_6
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    15.968 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.970    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    17.488 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/P[19]
                         net (fo=2, routed)           1.230    18.718    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/p_1_in[36]
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.842 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000    18.842    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.243 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.243    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.482 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.246    20.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0_n_5
    SLICE_X36Y86         LUT2 (Prop_lut2_I1_O)        0.302    21.030 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    21.030    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.406 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.406    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.640 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    21.640    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.894 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2/CO[0]
                         net (fo=2, routed)           0.609    22.503    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2_n_3
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.367    22.870 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1/O
                         net (fo=28, routed)          1.006    23.876    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    27.717 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/P[0]
                         net (fo=1, routed)           1.200    28.917    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_n_105
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.124    29.041 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    29.041    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.591 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.591    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.018 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1/O[3]
                         net (fo=4, routed)           0.855    30.873    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1_n_4
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.306    31.179 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0/O
                         net (fo=1, routed)           0.000    31.179    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.712 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    31.712    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.966 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2/CO[0]
                         net (fo=2, routed)           1.162    33.128    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2_n_3
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.367    33.495 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1/O
                         net (fo=28, routed)          1.316    34.810    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1_n_0
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    38.651 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/P[0]
                         net (fo=1, routed)           1.172    39.823    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_n_105
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124    39.947 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    39.947    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.497 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009    40.506    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.620    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.933 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    41.760    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1_n_4
    SLICE_X36Y78         LUT2 (Prop_lut2_I0_O)        0.306    42.066 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    42.066    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.599 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    42.599    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.853 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2/CO[0]
                         net (fo=2, routed)           0.875    43.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2_n_3
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.367    44.095 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1/O
                         net (fo=28, routed)          1.507    45.602    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      3.841    49.443 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/P[1]
                         net (fo=1, routed)           1.170    50.613    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_n_104
    SLICE_X35Y69         LUT2 (Prop_lut2_I1_O)        0.124    50.737 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000    50.737    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.135 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    51.135    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.249 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.249    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.562 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    52.388    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1_n_4
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.306    52.694 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2/O
                         net (fo=1, routed)           0.000    52.694    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.227 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    53.227    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.481 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2/CO[0]
                         net (fo=2, routed)           0.543    54.024    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2_n_3
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.367    54.391 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1/O
                         net (fo=28, routed)          1.721    56.112    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1_n_0
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[25]_P[0])
                                                      3.841    59.953 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/P[0]
                         net (fo=1, routed)           1.208    61.161    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_n_105
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.124    61.285 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000    61.285    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    61.925 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry/O[3]
                         net (fo=4, routed)           0.858    62.784    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry_n_4
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.306    63.090 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_3__3/O
                         net (fo=1, routed)           0.000    63.090    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_3__3_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    63.733 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__5/O[3]
                         net (fo=1, routed)           0.000    63.733    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__5_n_4
    SLICE_X34Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.472   102.651    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/s00_axi_aclk
    SLICE_X34Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[27]/C
                         clock pessimism              0.229   102.880    
                         clock uncertainty           -1.500   101.380    
    SLICE_X34Y82         FDRE (Setup_fdre_C_D)        0.109   101.489    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[27]
  -------------------------------------------------------------------
                         required time                        101.489    
                         arrival time                         -63.733    
  -------------------------------------------------------------------
                         slack                                 37.756    

Slack (MET) :             37.821ns  (required time - arrival time)
  Source:                 design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        60.731ns  (logic 37.998ns (62.568%)  route 22.733ns (37.432%))
  Logic Levels:           47  (CARRY4=25 DSP48E1=7 LUT1=4 LUT2=11)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 102.651 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.643     2.937    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=16, routed)          1.448     4.804    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_0[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[12])
                                                      4.016     8.820 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/P[12]
                         net (fo=2, routed)           1.182    10.001    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1_n_93
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.125 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.125    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.657 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.657    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0/O[1]
                         net (fo=1, routed)           0.761    11.753    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0_n_6
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    15.968 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.970    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    17.488 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/P[19]
                         net (fo=2, routed)           1.230    18.718    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/p_1_in[36]
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.842 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000    18.842    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.243 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.243    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.482 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.246    20.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0_n_5
    SLICE_X36Y86         LUT2 (Prop_lut2_I1_O)        0.302    21.030 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    21.030    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.406 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.406    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.640 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    21.640    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.894 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2/CO[0]
                         net (fo=2, routed)           0.609    22.503    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2_n_3
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.367    22.870 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1/O
                         net (fo=28, routed)          1.006    23.876    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    27.717 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/P[0]
                         net (fo=1, routed)           1.200    28.917    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_n_105
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.124    29.041 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    29.041    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.591 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.591    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.018 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1/O[3]
                         net (fo=4, routed)           0.855    30.873    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1_n_4
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.306    31.179 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0/O
                         net (fo=1, routed)           0.000    31.179    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.712 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    31.712    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.966 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2/CO[0]
                         net (fo=2, routed)           1.162    33.128    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2_n_3
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.367    33.495 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1/O
                         net (fo=28, routed)          1.316    34.810    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1_n_0
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    38.651 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/P[0]
                         net (fo=1, routed)           1.172    39.823    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_n_105
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124    39.947 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    39.947    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.497 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009    40.506    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.620    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.933 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    41.760    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1_n_4
    SLICE_X36Y78         LUT2 (Prop_lut2_I0_O)        0.306    42.066 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    42.066    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.599 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    42.599    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.853 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2/CO[0]
                         net (fo=2, routed)           0.875    43.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2_n_3
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.367    44.095 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1/O
                         net (fo=28, routed)          1.507    45.602    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      3.841    49.443 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/P[1]
                         net (fo=1, routed)           1.170    50.613    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_n_104
    SLICE_X35Y69         LUT2 (Prop_lut2_I1_O)        0.124    50.737 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000    50.737    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.135 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    51.135    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.249 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.249    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.562 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    52.388    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1_n_4
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.306    52.694 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2/O
                         net (fo=1, routed)           0.000    52.694    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.227 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    53.227    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.481 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2/CO[0]
                         net (fo=2, routed)           0.543    54.024    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2_n_3
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.367    54.391 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1/O
                         net (fo=28, routed)          1.721    56.112    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1_n_0
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[25]_P[0])
                                                      3.841    59.953 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/P[0]
                         net (fo=1, routed)           1.208    61.161    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_n_105
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.124    61.285 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000    61.285    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    61.925 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry/O[3]
                         net (fo=4, routed)           0.858    62.784    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry_n_4
    SLICE_X34Y82         LUT2 (Prop_lut2_I0_O)        0.306    63.090 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_3__3/O
                         net (fo=1, routed)           0.000    63.090    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_3__3_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    63.668 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__5/O[2]
                         net (fo=1, routed)           0.000    63.668    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__5_n_5
    SLICE_X34Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.472   102.651    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/s00_axi_aclk
    SLICE_X34Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[26]/C
                         clock pessimism              0.229   102.880    
                         clock uncertainty           -1.500   101.380    
    SLICE_X34Y82         FDRE (Setup_fdre_C_D)        0.109   101.489    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[26]
  -------------------------------------------------------------------
                         required time                        101.489    
                         arrival time                         -63.668    
  -------------------------------------------------------------------
                         slack                                 37.821    

Slack (MET) :             37.970ns  (required time - arrival time)
  Source:                 design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        60.582ns  (logic 37.847ns (62.473%)  route 22.735ns (37.527%))
  Logic Levels:           47  (CARRY4=25 DSP48E1=7 LUT1=4 LUT2=11)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 102.651 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.643     2.937    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=16, routed)          1.448     4.804    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_0[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[12])
                                                      4.016     8.820 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/P[12]
                         net (fo=2, routed)           1.182    10.001    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1_n_93
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.125 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.125    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.657 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.657    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0/O[1]
                         net (fo=1, routed)           0.761    11.753    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0_n_6
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    15.968 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.970    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    17.488 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/P[19]
                         net (fo=2, routed)           1.230    18.718    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/p_1_in[36]
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.842 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000    18.842    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.243 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.243    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.482 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.246    20.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0_n_5
    SLICE_X36Y86         LUT2 (Prop_lut2_I1_O)        0.302    21.030 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    21.030    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.406 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.406    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.640 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    21.640    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.894 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2/CO[0]
                         net (fo=2, routed)           0.609    22.503    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2_n_3
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.367    22.870 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1/O
                         net (fo=28, routed)          1.006    23.876    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    27.717 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/P[0]
                         net (fo=1, routed)           1.200    28.917    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_n_105
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.124    29.041 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    29.041    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.591 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.591    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.018 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1/O[3]
                         net (fo=4, routed)           0.855    30.873    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1_n_4
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.306    31.179 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0/O
                         net (fo=1, routed)           0.000    31.179    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.712 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    31.712    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.966 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2/CO[0]
                         net (fo=2, routed)           1.162    33.128    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2_n_3
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.367    33.495 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1/O
                         net (fo=28, routed)          1.316    34.810    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1_n_0
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    38.651 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/P[0]
                         net (fo=1, routed)           1.172    39.823    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_n_105
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124    39.947 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    39.947    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.497 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009    40.506    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.620    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.933 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    41.760    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1_n_4
    SLICE_X36Y78         LUT2 (Prop_lut2_I0_O)        0.306    42.066 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    42.066    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.599 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    42.599    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.853 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2/CO[0]
                         net (fo=2, routed)           0.875    43.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2_n_3
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.367    44.095 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1/O
                         net (fo=28, routed)          1.507    45.602    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      3.841    49.443 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/P[1]
                         net (fo=1, routed)           1.170    50.613    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_n_104
    SLICE_X35Y69         LUT2 (Prop_lut2_I1_O)        0.124    50.737 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000    50.737    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.135 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    51.135    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.249 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.249    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.562 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    52.388    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1_n_4
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.306    52.694 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2/O
                         net (fo=1, routed)           0.000    52.694    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.227 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    53.227    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.481 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2/CO[0]
                         net (fo=2, routed)           0.543    54.024    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2_n_3
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.367    54.391 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1/O
                         net (fo=28, routed)          1.721    56.112    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1_n_0
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[25]_P[0])
                                                      3.841    59.953 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/P[0]
                         net (fo=1, routed)           1.208    61.161    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_n_105
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.124    61.285 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000    61.285    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    61.925 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry/O[3]
                         net (fo=4, routed)           0.860    62.786    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry_n_4
    SLICE_X34Y82         LUT2 (Prop_lut2_I1_O)        0.306    63.092 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_4__3/O
                         net (fo=1, routed)           0.000    63.092    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_4__3_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    63.519 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__5/O[1]
                         net (fo=1, routed)           0.000    63.519    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__5_n_6
    SLICE_X34Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.472   102.651    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/s00_axi_aclk
    SLICE_X34Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[25]/C
                         clock pessimism              0.229   102.880    
                         clock uncertainty           -1.500   101.380    
    SLICE_X34Y82         FDRE (Setup_fdre_C_D)        0.109   101.489    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[25]
  -------------------------------------------------------------------
                         required time                        101.489    
                         arrival time                         -63.519    
  -------------------------------------------------------------------
                         slack                                 37.970    

Slack (MET) :             38.145ns  (required time - arrival time)
  Source:                 design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        60.407ns  (logic 37.672ns (62.364%)  route 22.735ns (37.636%))
  Logic Levels:           47  (CARRY4=25 DSP48E1=7 LUT1=4 LUT2=11)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 102.651 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.643     2.937    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=16, routed)          1.448     4.804    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_0[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[12])
                                                      4.016     8.820 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/P[12]
                         net (fo=2, routed)           1.182    10.001    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1_n_93
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.125 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.125    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.657 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.657    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0/O[1]
                         net (fo=1, routed)           0.761    11.753    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0_n_6
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    15.968 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.970    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    17.488 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/P[19]
                         net (fo=2, routed)           1.230    18.718    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/p_1_in[36]
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.842 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000    18.842    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.243 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.243    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.482 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.246    20.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0_n_5
    SLICE_X36Y86         LUT2 (Prop_lut2_I1_O)        0.302    21.030 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    21.030    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.406 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.406    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.640 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    21.640    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.894 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2/CO[0]
                         net (fo=2, routed)           0.609    22.503    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2_n_3
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.367    22.870 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1/O
                         net (fo=28, routed)          1.006    23.876    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    27.717 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/P[0]
                         net (fo=1, routed)           1.200    28.917    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_n_105
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.124    29.041 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    29.041    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.591 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.591    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.018 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1/O[3]
                         net (fo=4, routed)           0.855    30.873    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1_n_4
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.306    31.179 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0/O
                         net (fo=1, routed)           0.000    31.179    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.712 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    31.712    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.966 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2/CO[0]
                         net (fo=2, routed)           1.162    33.128    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2_n_3
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.367    33.495 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1/O
                         net (fo=28, routed)          1.316    34.810    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1_n_0
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    38.651 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/P[0]
                         net (fo=1, routed)           1.172    39.823    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_n_105
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124    39.947 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    39.947    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.497 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009    40.506    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.620    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.933 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    41.760    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1_n_4
    SLICE_X36Y78         LUT2 (Prop_lut2_I0_O)        0.306    42.066 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    42.066    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.599 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    42.599    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.853 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2/CO[0]
                         net (fo=2, routed)           0.875    43.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2_n_3
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.367    44.095 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1/O
                         net (fo=28, routed)          1.507    45.602    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      3.841    49.443 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/P[1]
                         net (fo=1, routed)           1.170    50.613    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_n_104
    SLICE_X35Y69         LUT2 (Prop_lut2_I1_O)        0.124    50.737 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000    50.737    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.135 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    51.135    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.249 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.249    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.562 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    52.388    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1_n_4
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.306    52.694 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2/O
                         net (fo=1, routed)           0.000    52.694    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.227 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    53.227    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.481 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2/CO[0]
                         net (fo=2, routed)           0.543    54.024    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2_n_3
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.367    54.391 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1/O
                         net (fo=28, routed)          1.721    56.112    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1_n_0
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[25]_P[0])
                                                      3.841    59.953 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/P[0]
                         net (fo=1, routed)           1.208    61.161    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_n_105
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.124    61.285 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000    61.285    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    61.925 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry/O[3]
                         net (fo=4, routed)           0.860    62.786    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry_n_4
    SLICE_X34Y82         LUT2 (Prop_lut2_I1_O)        0.306    63.092 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_4__3/O
                         net (fo=1, routed)           0.000    63.092    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_4__3_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    63.344 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    63.344    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__5_n_7
    SLICE_X34Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.472   102.651    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/s00_axi_aclk
    SLICE_X34Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[24]/C
                         clock pessimism              0.229   102.880    
                         clock uncertainty           -1.500   101.380    
    SLICE_X34Y82         FDRE (Setup_fdre_C_D)        0.109   101.489    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[24]
  -------------------------------------------------------------------
                         required time                        101.489    
                         arrival time                         -63.344    
  -------------------------------------------------------------------
                         slack                                 38.145    

Slack (MET) :             38.572ns  (required time - arrival time)
  Source:                 design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        59.978ns  (logic 37.611ns (62.708%)  route 22.367ns (37.292%))
  Logic Levels:           47  (CARRY4=25 DSP48E1=7 LUT1=4 LUT2=11)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 102.649 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.643     2.937    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=16, routed)          1.448     4.804    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_0[15]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[25]_P[12])
                                                      4.016     8.820 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1/P[12]
                         net (fo=2, routed)           1.182    10.001    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp1_n_93
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.125 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.125    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.657 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.657    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0/O[1]
                         net (fo=1, routed)           0.761    11.753    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_carry__0_n_6
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    15.968 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.970    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    17.488 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__1/P[19]
                         net (fo=2, routed)           1.230    18.718    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/p_1_in[36]
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.842 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000    18.842    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_1_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.243 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.243    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.482 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.246    20.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__0/i__carry__0_n_5
    SLICE_X36Y86         LUT2 (Prop_lut2_I1_O)        0.302    21.030 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000    21.030    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__5_i_1_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.406 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.406    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__5_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__6_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.640 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    21.640    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__1/i__carry__7_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.894 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2/CO[0]
                         net (fo=2, routed)           0.609    22.503    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_2_n_3
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.367    22.870 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1/O
                         net (fo=28, routed)          1.006    23.876    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_i_1_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    27.717 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2/P[0]
                         net (fo=1, routed)           1.200    28.917    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__2_n_105
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.124    29.041 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    29.041    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.591 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.591    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.705    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__0_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.018 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1/O[3]
                         net (fo=4, routed)           0.855    30.873    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__2/i__carry__1_n_4
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.306    31.179 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0/O
                         net (fo=1, routed)           0.000    31.179    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.712 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    31.712    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__3/i__carry__7_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.966 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2/CO[0]
                         net (fo=2, routed)           1.162    33.128    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_2_n_3
    SLICE_X38Y75         LUT1 (Prop_lut1_I0_O)        0.367    33.495 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1/O
                         net (fo=28, routed)          1.316    34.810    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_i_1_n_0
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    38.651 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5/P[0]
                         net (fo=1, routed)           1.172    39.823    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__5_n_105
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.124    39.947 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    39.947    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.497 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009    40.506    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.620    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.933 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    41.760    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__4/i__carry__1_n_4
    SLICE_X36Y78         LUT2 (Prop_lut2_I0_O)        0.306    42.066 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    42.066    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.599 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    42.599    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__5/i__carry__7_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.853 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2/CO[0]
                         net (fo=2, routed)           0.875    43.728    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_2_n_3
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.367    44.095 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1/O
                         net (fo=28, routed)          1.507    45.602    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      3.841    49.443 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8/P[1]
                         net (fo=1, routed)           1.170    50.613    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__8_n_104
    SLICE_X35Y69         LUT2 (Prop_lut2_I1_O)        0.124    50.737 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000    50.737    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_2__5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.135 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    51.135    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.249 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.249    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__0_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.562 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1/O[3]
                         net (fo=4, routed)           0.826    52.388    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__6/i__carry__1_n_4
    SLICE_X34Y73         LUT2 (Prop_lut2_I0_O)        0.306    52.694 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2/O
                         net (fo=1, routed)           0.000    52.694    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__7_i_3__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.227 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    53.227    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__7/i__carry__7_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.481 f  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2/CO[0]
                         net (fo=2, routed)           0.543    54.024    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_2_n_3
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.367    54.391 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1/O
                         net (fo=28, routed)          1.721    56.112    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_i_1_n_0
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[25]_P[0])
                                                      3.841    59.953 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11/P[0]
                         net (fo=1, routed)           1.208    61.161    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp__11_n_105
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.124    61.285 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000    61.285    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry_i_3__7_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.865 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry/O[2]
                         net (fo=4, routed)           0.493    62.358    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__8/i__carry_n_5
    SLICE_X34Y81         LUT2 (Prop_lut2_I1_O)        0.302    62.660 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__4_i_1__3/O
                         net (fo=1, routed)           0.000    62.660    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/i__carry__4_i_1__3_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    62.915 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__4/O[3]
                         net (fo=1, routed)           0.000    62.915    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/_temp_inferred__9/i__carry__4_n_4
    SLICE_X34Y81         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         1.470   102.649    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/s00_axi_aclk
    SLICE_X34Y81         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[23]/C
                         clock pessimism              0.229   102.878    
                         clock uncertainty           -1.500   101.378    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)        0.109   101.487    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/polynomial_rtl_inst/y_out_reg[23]
  -------------------------------------------------------------------
                         required time                        101.487    
                         arrival time                         -62.915    
  -------------------------------------------------------------------
                         slack                                 38.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.132%)  route 0.158ns (52.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.576     0.912    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.158     1.211    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y91         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.842     1.208    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.572     0.908    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.160     1.209    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X26Y84         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.837     1.203    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y84         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.264     0.939    
    SLICE_X26Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.572     0.908    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.144     1.193    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X30Y84         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.838     1.204    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y84         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.283     0.921    
    SLICE_X30Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.577     0.913    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.174     1.228    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.844     1.210    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.951%)  route 0.362ns (66.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.559     0.895    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=9, routed)           0.362     1.397    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.442 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.442    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.912     1.278    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.092     1.335    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.659     0.995    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.119     1.255    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y100        SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.930     1.296    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.136    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.550     0.886    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y82         FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.082    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X41Y82         FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.816     1.182    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y82         FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.886    
    SLICE_X41Y82         FDRE (Hold_fdre_C_D)         0.075     0.961    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.550     0.886    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y82         FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.094    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X41Y82         FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.816     1.182    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y82         FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.296     0.886    
    SLICE_X41Y82         FDRE (Hold_fdre_C_D)         0.078     0.964    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.549     0.885    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y81         FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.091    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X40Y81         FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.815     1.181    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y81         FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.885    
    SLICE_X40Y81         FDRE (Hold_fdre_C_D)         0.075     0.960    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.570     0.906    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y87         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]/Q
                         net (fo=1, routed)           0.087     1.134    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[50]
    SLICE_X26Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.179 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[50]_i_1__0/O
                         net (fo=1, routed)           0.000     1.179    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[50]_i_1__0_n_0
    SLICE_X26Y87         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=831, routed)         0.839     1.205    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y87         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/C
                         clock pessimism             -0.286     0.919    
    SLICE_X26Y87         FDRE (Hold_fdre_C_D)         0.120     1.039    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         100.000     99.000     SLICE_X28Y96    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X32Y89    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X32Y89    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X33Y88    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X33Y88    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X28Y95    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X28Y95    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X28Y96    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X28Y95    design_acc_i/polynomial_ip_0/inst/polynomial_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y85    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y84    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y85    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y87    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y84    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y86    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y84    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y84    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y84    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X26Y86    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y85    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y85    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y88    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y88    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y84    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y85    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y85    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X32Y87    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y88    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y84    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



