

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Aug  7 03:32:54 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  56785|  64897|  56785|  64897|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  56784|  64896|  14 ~ 16 |          -|          -|  4056|    no    |
        | + W_Row_Loop_W_Col_Loop          |      9|      9|         2|          1|          1|     9|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|      40|   1217|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        0|      -|      16|      9|    -|
|Multiplexer      |        -|      -|       -|    164|    -|
|Register         |        -|      -|     189|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     375|   1859|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U1  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_mac_muladd_5neOg_U2  |cnn_mac_muladd_5neOg  | i0 + i1 * i2 |
    |cnn_mul_mul_9s_14fYi_U3  |cnn_mul_mul_9s_14fYi  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_V_U     |conv_1_conv_1_biacud  |        0|  7|   1|    0|     6|    7|     1|           42|
    |conv_1_weights_V_U  |conv_1_conv_1_weibkb  |        0|  9|   8|    0|    54|    9|     1|          486|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        0| 16|   9|    0|    60|   16|     2|          528|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |add_ln1116_4_fu_620_p2   |     +    |      0|   0|    8|           7|           7|
    |add_ln1116_fu_588_p2     |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_fu_639_p2     |     +    |      0|   0|    8|          11|          11|
    |add_ln11_1_fu_1042_p2    |     +    |      0|   0|   15|           8|           1|
    |add_ln18_1_fu_485_p2     |     +    |      0|   0|   13|           4|           1|
    |add_ln18_fu_545_p2       |     +    |      0|   0|   15|           5|           5|
    |add_ln203_7_fu_468_p2    |     +    |      0|   0|    8|          13|          13|
    |add_ln23_fu_630_p2       |     +    |      0|   0|   15|           5|           5|
    |add_ln899_fu_844_p2      |     +    |      0|   0|   19|           7|          14|
    |add_ln8_fu_344_p2        |     +    |      0|   0|   12|          12|           1|
    |add_ln908_fu_894_p2      |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_975_p2      |     +    |      0|   0|    8|          11|          11|
    |c_fu_400_p2              |     +    |      0|   0|   15|           5|           1|
    |f_fu_1037_p2             |     +    |      0|   0|   12|           3|           1|
    |lsb_index_fu_770_p2      |     +    |      0|   0|   39|           7|          32|
    |m_8_fu_934_p2            |     +    |      0|   0|   71|          64|          64|
    |r_fu_350_p2              |     +    |      0|   0|   15|           5|           1|
    |ret_V_fu_683_p2          |     +    |      0|   0|   36|          29|          29|
    |tmp_V_8_fu_703_p2        |     +    |      0|   0|   19|          14|          14|
    |wc_fu_650_p2             |     +    |      0|   0|   10|           1|           2|
    |wr_fu_491_p2             |     +    |      0|   0|   10|           1|           2|
    |sub_ln1116_2_fu_614_p2   |     -    |      0|   0|    8|           7|           7|
    |sub_ln1116_fu_535_p2     |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_fu_574_p2     |     -    |      0|   0|    8|          11|          11|
    |sub_ln203_fu_450_p2      |     -    |      0|   0|    8|          13|          13|
    |sub_ln894_fu_760_p2      |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_796_p2      |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_909_p2      |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_970_p2      |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_722_p2          |     -    |      0|   0|   19|           1|          14|
    |a_fu_824_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln32_fu_394_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_858_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1031_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_29_fu_812_p2    |    and   |      0|   0|   14|          14|          14|
    |l_fu_752_p3              |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_356_p2      |   icmp   |      0|   0|   11|           8|           8|
    |icmp_ln14_fu_388_p2      |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln18_fu_479_p2      |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln21_fu_497_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln885_fu_709_p2     |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_2_fu_818_p2   |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_786_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_338_p2       |   icmp   |      0|   0|   13|          12|           7|
    |icmp_ln908_fu_878_p2     |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_2_fu_1021_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1015_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_806_p2     |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_899_p2     |   lshr   |      0|   0|  101|          32|          32|
    |or_ln32_fu_406_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_864_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1027_p2      |    or    |      0|   0|    2|           1|           1|
    |m_7_fu_924_p3            |  select  |      0|   0|   64|           1|          64|
    |select_ln11_fu_1048_p3   |  select  |      0|   0|    8|           1|           1|
    |select_ln18_1_fu_511_p3  |  select  |      0|   0|    2|           1|           2|
    |select_ln18_fu_503_p3    |  select  |      0|   0|    2|           1|           1|
    |select_ln32_1_fu_370_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_2_fu_412_p3  |  select  |      0|   0|    3|           1|           1|
    |select_ln32_3_fu_420_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_fu_362_p3    |  select  |      0|   0|    5|           1|           1|
    |select_ln915_fu_962_p3   |  select  |      0|   0|   10|           1|          10|
    |tmp_V_9_fu_727_p3        |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_918_p2      |    shl   |      0|   0|  182|          64|          64|
    |ap_enable_pp0            |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|    2|           2|           1|
    |xor_ln32_fu_382_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_838_p2      |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1217|         627|         655|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1              |  15|          3|    1|          3|
    |ap_phi_mux_storemerge_phi_fu_325_p4  |  15|          3|   14|         42|
    |ap_phi_mux_wr_0_phi_fu_292_p4        |   9|          2|    2|          4|
    |c_0_reg_255                          |   9|          2|    5|         10|
    |f_0_reg_266                          |   9|          2|    3|          6|
    |indvar_flatten21_reg_221             |   9|          2|   12|         24|
    |indvar_flatten7_reg_243              |   9|          2|    8|         16|
    |indvar_flatten_reg_277               |   9|          2|    4|          8|
    |p_Val2_28_reg_299                    |   9|          2|   14|         28|
    |r_0_reg_232                          |   9|          2|    5|         10|
    |wc_0_reg_311                         |   9|          2|    2|          4|
    |wr_0_reg_288                         |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 164|         35|   73|        168|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln8_reg_1076          |  12|   0|   12|          0|
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_255               |   5|   0|    5|          0|
    |conv_out_V_addr_reg_1113  |  12|   0|   12|          0|
    |f_0_reg_266               |   3|   0|    3|          0|
    |icmp_ln11_reg_1081        |   1|   0|    1|          0|
    |icmp_ln18_reg_1118        |   1|   0|    1|          0|
    |icmp_ln885_reg_1165       |   1|   0|    1|          0|
    |icmp_ln908_reg_1191       |   1|   0|    1|          0|
    |icmp_ln924_2_reg_1211     |   1|   0|    1|          0|
    |icmp_ln924_reg_1206       |   1|   0|    1|          0|
    |indvar_flatten21_reg_221  |  12|   0|   12|          0|
    |indvar_flatten7_reg_243   |   8|   0|    8|          0|
    |indvar_flatten_reg_277    |   4|   0|    4|          0|
    |or_ln_reg_1186            |   1|   0|   32|         31|
    |p_Result_32_reg_1169      |   1|   0|    1|          0|
    |p_Val2_28_reg_299         |  14|   0|   14|          0|
    |r_0_reg_232               |   5|   0|    5|          0|
    |select_ln18_1_reg_1127    |   2|   0|    2|          0|
    |select_ln32_1_reg_1086    |   5|   0|    5|          0|
    |select_ln32_2_reg_1092    |   3|   0|    3|          0|
    |select_ln32_3_reg_1097    |   5|   0|    5|          0|
    |sub_ln894_reg_1180        |  32|   0|   32|          0|
    |tmp_V_8_reg_1157          |  14|   0|   14|          0|
    |tmp_V_9_reg_1174          |  14|   0|   14|          0|
    |trunc_ln893_reg_1196      |  11|   0|   11|          0|
    |wc_0_reg_311              |   2|   0|    2|          0|
    |wr_0_reg_288              |   2|   0|    2|          0|
    |zext_ln203_14_reg_1108    |   3|   0|    7|          4|
    |zext_ln23_reg_1103        |   3|   0|   64|         61|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 189|   0|  285|         96|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_V_address0     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0           |  in |   14|  ap_memory |    input_V   |     array    |
|conv_out_V_address0  | out |   12|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0        | out |   14|  ap_memory |  conv_out_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 9 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 13.1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i12 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 11 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln32_1, %Filter1_Loop_end ]" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 12 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i8 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 13 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln32_3, %Filter1_Loop_end ]" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 14 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 15 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.99ns)   --->   "%icmp_ln8 = icmp eq i12 %indvar_flatten21, -40" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 16 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.54ns)   --->   "%add_ln8 = add i12 %indvar_flatten21, 1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 17 'add' 'add_ln8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter1_Loop_begin" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 19 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056)"   --->   Operation 21 'speclooptripcount' 'empty_71' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.55ns)   --->   "%icmp_ln11 = icmp eq i8 %indvar_flatten7, -100" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 22 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 23 'select' 'select_ln32' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.21ns)   --->   "%select_ln32_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 24 'select' 'select_ln32_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %select_ln32_1 to i10" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 25 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.36ns) (grouped into DSP with root node add_ln203)   --->   "%mul_ln203 = mul i10 %zext_ln203, 26" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 26 'mul' 'mul_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln11, true" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 27 'xor' 'xor_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0, -2" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 28 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln14, %xor_ln32" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 29 'and' 'and_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%c = add i5 %select_ln32, 1" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 30 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_2)   --->   "%or_ln32 = or i1 %and_ln32, %icmp_ln11" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 32 'or' 'or_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln32_2 = select i1 %or_ln32, i3 0, i3 %f_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 33 'select' 'select_ln32_2' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.21ns)   --->   "%select_ln32_3 = select i1 %and_ln32, i5 %c, i5 %select_ln32" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 34 'select' 'select_ln32_3' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i5 %select_ln32_3 to i10" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 35 'zext' 'zext_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203 = add i10 %zext_ln32, %mul_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 36 'add' 'add_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203, i3 0)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 37 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i11 %tmp to i13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 39 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i13 %p_shl_cast, %zext_ln203_13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 40 'sub' 'sub_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31049) nounwind" [cnn_ap_lp/conv_1.cpp:15]   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31049)" [cnn_ap_lp/conv_1.cpp:15]   --->   Operation 42 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %select_ln32_2 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 43 'zext' 'zext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i3 %select_ln32_2 to i7" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 44 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i3 %select_ln32_2 to i13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 45 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln203_7 = add i13 %zext_ln203_15, %sub_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 46 'add' 'add_ln203_7' <Predicate = (!icmp_ln8)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i13 %add_ln203_7 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 47 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_16" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 48 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 49 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/conv_1.cpp:37]   --->   Operation 50 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 12.9>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %Filter1_Loop_begin ], [ %add_ln18_1, %W_Col_Loop ]" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %select_ln18_1, %W_Col_Loop ]" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 52 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_28 = phi i14 [ 0, %Filter1_Loop_begin ], [ %w_sum_V, %W_Col_Loop ]"   --->   Operation 53 'phi' 'p_Val2_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wc, %W_Col_Loop ]"   --->   Operation 54 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.30ns)   --->   "%icmp_ln18 = icmp eq i4 %indvar_flatten, -7" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 55 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln18_1 = add i4 %indvar_flatten, 1" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 56 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %W_Col_Loop" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.56ns)   --->   "%wr = add i2 1, %wr_0" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 58 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 59 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.99ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 60 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.99ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 61 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i2 %select_ln18_1 to i5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 62 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln18_1, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 63 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i4 %tmp_s to i5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 64 'zext' 'zext_ln1116_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116_8, %zext_ln1116" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 65 'sub' 'sub_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 66 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.78ns)   --->   "%add_ln18 = add i5 %select_ln32_1, %zext_ln1116" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 67 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln18, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 68 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i10 %tmp_6 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 69 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln18, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 70 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i7 %tmp_8 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 71 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i11 %zext_ln1117, %zext_ln1117_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 72 'sub' 'sub_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %select_ln18 to i5" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 73 'zext' 'zext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i2 %select_ln18 to i6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 74 'zext' 'zext_ln1116_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %zext_ln1116_9, %sext_ln1116" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 75 'add' 'add_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 76 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 77 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 78 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116_2 = sub i7 %p_shl2_cast, %p_shl3_cast" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 79 'sub' 'sub_ln1116_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln1116_4 = add i7 %zext_ln203_14, %sub_ln1116_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 80 'add' 'add_ln1116_4' <Predicate = (!icmp_ln18)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i7 %add_ln1116_4 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 81 'zext' 'zext_ln1116_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%conv_1_weights_V_add = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 82 'getelementptr' 'conv_1_weights_V_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 %select_ln32_3, %zext_ln21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 83 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i5 %add_ln23 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 84 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i11 %zext_ln1117_6, %sub_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 85 'add' 'add_ln1117' <Predicate = (!icmp_ln18)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i11 %add_ln1117 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 86 'sext' 'sext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [784 x i14]* %input_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 87 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (3.25ns)   --->   "%conv_1_weights_V_loa = load i9* %conv_1_weights_V_add, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 88 'load' 'conv_1_weights_V_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_3 : Operation 89 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 89 'load' 'input_V_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 90 [1/1] (1.56ns)   --->   "%wc = add i2 1, %select_ln18" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 90 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.0>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 91 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 92 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str51051) nounwind" [cnn_ap_lp/conv_1.cpp:22]   --->   Operation 93 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str51051)" [cnn_ap_lp/conv_1.cpp:22]   --->   Operation 94 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str61052) nounwind" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 95 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%conv_1_weights_V_loa = load i9* %conv_1_weights_V_add, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 96 'load' 'conv_1_weights_V_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i9 %conv_1_weights_V_loa to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 97 'sext' 'sext_ln1116_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 98 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 98 'load' 'input_V_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_V_load to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 99 'sext' 'sext_ln1118' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i24 %sext_ln1116_2, %sext_ln1118" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 100 'mul' 'r_V' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i24 %r_V to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 101 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_28, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 102 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %lhs_V to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 103 'zext' 'zext_ln728' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_2 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 104 'zext' 'zext_ln703' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.43ns)   --->   "%ret_V = add nsw i29 %zext_ln728, %zext_ln703" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 105 'add' 'ret_V' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %ret_V, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 106 'partselect' 'w_sum_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str51051, i32 %tmp_7)" [cnn_ap_lp/conv_1.cpp:24]   --->   Operation 107 'specregionend' 'empty_69' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 108 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%conv_1_bias_V_addr = getelementptr [6 x i7]* @conv_1_bias_V, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 109 'getelementptr' 'conv_1_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (3.25ns)   --->   "%p_Val2_s = load i7* %conv_1_bias_V_addr, align 1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 110 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>

State 6 <SV = 4> <Delay = 7.27>
ST_6 : Operation 111 [1/2] (3.25ns)   --->   "%p_Val2_s = load i7* %conv_1_bias_V_addr, align 1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 111 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i7 %p_Val2_s to i14" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 112 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.81ns)   --->   "%tmp_V_8 = add i14 %sext_ln1265, %p_Val2_28" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 113 'add' 'tmp_V_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_8, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 114 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 14.4>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_8, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 116 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 117 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.70ns)   --->   "%tmp_V_9 = select i1 %p_Result_32, i14 %tmp_V, i14 %tmp_V_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 118 'select' 'tmp_V_9' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_9, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 119 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 120 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_33, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 121 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 122 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 123 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 124 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_17 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 125 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_17, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 126 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 127 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 128 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 129 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 130 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%p_Result_29 = and i14 %tmp_V_9, %lshr_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 131 'and' 'p_Result_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_2 = icmp ne i14 %p_Result_29, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 132 'icmp' 'icmp_ln897_2' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 133 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 134 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_18, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 135 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 136 'add' 'add_ln899' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_9, i14 %add_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 137 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_30, %xor_ln899" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 138 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 139 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 140 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_7 : Operation 141 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 141 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 142 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 16.8>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m = zext i14 %tmp_V_9 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 143 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln907_2 = zext i14 %tmp_V_9 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 144 'zext' 'zext_ln907_2' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 145 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 146 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 147 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 148 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln908_2 = zext i32 %sub_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 149 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 150 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 151 'select' 'm_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 152 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i64 %zext_ln911, %m_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 153 'add' 'm_8' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_8, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 154 'partselect' 'm_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%m_11 = zext i63 %m_s to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 155 'zext' 'm_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_8, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 156 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_19, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 157 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 158 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 159 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 159 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_32, i11 %add_ln915)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 160 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_34 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_11, i12 %tmp_9, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 161 'partset' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_34 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 162 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_8, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 163 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 164 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (2.89ns)   --->   "%icmp_ln924_2 = icmp eq i52 %trunc_ln7, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 165 'icmp' 'icmp_ln924_2' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 166 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 11.4>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 167 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 168 'dcmp' 'tmp_4' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 169 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter1_Loop_end, label %.critedge" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 170 'br' <Predicate = (!icmp_ln885)> <Delay = 1.76>
ST_9 : Operation 171 [1/1] (1.76ns)   --->   "br label %Filter1_Loop_end"   --->   Operation 171 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.76>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge ], [ %tmp_V_8, %_ifconv ]"   --->   Operation 172 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 173 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31049, i32 %tmp_5)" [cnn_ap_lp/conv_1.cpp:34]   --->   Operation 174 'specregionend' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (1.65ns)   --->   "%f = add i3 %select_ln32_2, 1" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 175 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (1.91ns)   --->   "%add_ln11_1 = add i8 %indvar_flatten7, 1" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 176 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (1.24ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i8 1, i8 %add_ln11_1" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 177 'select' 'select_ln11' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 0111111111]
indvar_flatten21     (phi              ) [ 0010000000]
r_0                  (phi              ) [ 0010000000]
indvar_flatten7      (phi              ) [ 0011111111]
c_0                  (phi              ) [ 0010000000]
f_0                  (phi              ) [ 0010000000]
icmp_ln8             (icmp             ) [ 0011111111]
add_ln8              (add              ) [ 0111111111]
br_ln8               (br               ) [ 0000000000]
r                    (add              ) [ 0000000000]
specloopname_ln0     (specloopname     ) [ 0000000000]
empty_71             (speclooptripcount) [ 0000000000]
icmp_ln11            (icmp             ) [ 0001111111]
select_ln32          (select           ) [ 0000000000]
select_ln32_1        (select           ) [ 0111111111]
zext_ln203           (zext             ) [ 0000000000]
mul_ln203            (mul              ) [ 0000000000]
xor_ln32             (xor              ) [ 0000000000]
icmp_ln14            (icmp             ) [ 0000000000]
and_ln32             (and              ) [ 0000000000]
c                    (add              ) [ 0000000000]
specloopname_ln0     (specloopname     ) [ 0000000000]
or_ln32              (or               ) [ 0000000000]
select_ln32_2        (select           ) [ 0001111111]
select_ln32_3        (select           ) [ 0111111111]
zext_ln32            (zext             ) [ 0000000000]
add_ln203            (add              ) [ 0000000000]
p_shl_cast           (bitconcatenate   ) [ 0000000000]
tmp                  (bitconcatenate   ) [ 0000000000]
zext_ln203_13        (zext             ) [ 0000000000]
sub_ln203            (sub              ) [ 0000000000]
specloopname_ln15    (specloopname     ) [ 0000000000]
tmp_5                (specregionbegin  ) [ 0001111111]
zext_ln23            (zext             ) [ 0001110000]
zext_ln203_14        (zext             ) [ 0001100000]
zext_ln203_15        (zext             ) [ 0000000000]
add_ln203_7          (add              ) [ 0000000000]
zext_ln203_16        (zext             ) [ 0000000000]
conv_out_V_addr      (getelementptr    ) [ 0001111111]
br_ln18              (br               ) [ 0011111111]
ret_ln37             (ret              ) [ 0000000000]
indvar_flatten       (phi              ) [ 0001000000]
wr_0                 (phi              ) [ 0001000000]
p_Val2_28            (phi              ) [ 0001111000]
wc_0                 (phi              ) [ 0001000000]
icmp_ln18            (icmp             ) [ 0011111111]
add_ln18_1           (add              ) [ 0011111111]
br_ln18              (br               ) [ 0000000000]
wr                   (add              ) [ 0000000000]
icmp_ln21            (icmp             ) [ 0000000000]
select_ln18          (select           ) [ 0000000000]
select_ln18_1        (select           ) [ 0011111111]
zext_ln1116          (zext             ) [ 0000000000]
tmp_s                (bitconcatenate   ) [ 0000000000]
zext_ln1116_8        (zext             ) [ 0000000000]
sub_ln1116           (sub              ) [ 0000000000]
sext_ln1116          (sext             ) [ 0000000000]
add_ln18             (add              ) [ 0000000000]
tmp_6                (bitconcatenate   ) [ 0000000000]
zext_ln1117          (zext             ) [ 0000000000]
tmp_8                (bitconcatenate   ) [ 0000000000]
zext_ln1117_5        (zext             ) [ 0000000000]
sub_ln1117           (sub              ) [ 0000000000]
zext_ln21            (zext             ) [ 0000000000]
zext_ln1116_9        (zext             ) [ 0000000000]
add_ln1116           (add              ) [ 0000000000]
trunc_ln1116         (trunc            ) [ 0000000000]
p_shl2_cast          (bitconcatenate   ) [ 0000000000]
p_shl3_cast          (bitconcatenate   ) [ 0000000000]
sub_ln1116_2         (sub              ) [ 0000000000]
add_ln1116_4         (add              ) [ 0000000000]
zext_ln1116_10       (zext             ) [ 0000000000]
conv_1_weights_V_add (getelementptr    ) [ 0001100000]
add_ln23             (add              ) [ 0000000000]
zext_ln1117_6        (zext             ) [ 0000000000]
add_ln1117           (add              ) [ 0000000000]
sext_ln1117          (sext             ) [ 0000000000]
input_V_addr         (getelementptr    ) [ 0001100000]
wc                   (add              ) [ 0011111111]
specloopname_ln0     (specloopname     ) [ 0000000000]
empty                (speclooptripcount) [ 0000000000]
specloopname_ln22    (specloopname     ) [ 0000000000]
tmp_7                (specregionbegin  ) [ 0000000000]
specpipeline_ln23    (specpipeline     ) [ 0000000000]
conv_1_weights_V_loa (load             ) [ 0000000000]
sext_ln1116_2        (sext             ) [ 0000000000]
input_V_load         (load             ) [ 0000000000]
sext_ln1118          (sext             ) [ 0000000000]
r_V                  (mul              ) [ 0000000000]
sext_ln1118_2        (sext             ) [ 0000000000]
lhs_V                (bitconcatenate   ) [ 0000000000]
zext_ln728           (zext             ) [ 0000000000]
zext_ln703           (zext             ) [ 0000000000]
ret_V                (add              ) [ 0000000000]
w_sum_V              (partselect       ) [ 0011111111]
empty_69             (specregionend    ) [ 0000000000]
br_ln0               (br               ) [ 0011111111]
conv_1_bias_V_addr   (getelementptr    ) [ 0000001000]
p_Val2_s             (load             ) [ 0000000000]
sext_ln1265          (sext             ) [ 0000000000]
tmp_V_8              (add              ) [ 0000000111]
icmp_ln885           (icmp             ) [ 0011111111]
br_ln29              (br               ) [ 0000000000]
p_Result_32          (bitselect        ) [ 0000000010]
tmp_V                (sub              ) [ 0000000000]
tmp_V_9              (select           ) [ 0000000010]
p_Result_s           (partselect       ) [ 0000000000]
p_Result_33          (bitconcatenate   ) [ 0000000000]
l                    (cttz             ) [ 0000000000]
sub_ln894            (sub              ) [ 0000000010]
trunc_ln894          (trunc            ) [ 0000000000]
lsb_index            (add              ) [ 0000000000]
tmp_17               (partselect       ) [ 0000000000]
icmp_ln897           (icmp             ) [ 0000000000]
trunc_ln897          (trunc            ) [ 0000000000]
sub_ln897            (sub              ) [ 0000000000]
zext_ln897           (zext             ) [ 0000000000]
lshr_ln897           (lshr             ) [ 0000000000]
p_Result_29          (and              ) [ 0000000000]
icmp_ln897_2         (icmp             ) [ 0000000000]
a                    (and              ) [ 0000000000]
tmp_18               (bitselect        ) [ 0000000000]
xor_ln899            (xor              ) [ 0000000000]
add_ln899            (add              ) [ 0000000000]
p_Result_30          (bitselect        ) [ 0000000000]
and_ln899            (and              ) [ 0000000000]
or_ln899             (or               ) [ 0000000000]
or_ln                (bitconcatenate   ) [ 0000000010]
icmp_ln908           (icmp             ) [ 0000000010]
trunc_ln893          (trunc            ) [ 0000000010]
m                    (zext             ) [ 0000000000]
zext_ln907_2         (zext             ) [ 0000000000]
add_ln908            (add              ) [ 0000000000]
lshr_ln908           (lshr             ) [ 0000000000]
zext_ln908           (zext             ) [ 0000000000]
sub_ln908            (sub              ) [ 0000000000]
zext_ln908_2         (zext             ) [ 0000000000]
shl_ln908            (shl              ) [ 0000000000]
m_7                  (select           ) [ 0000000000]
zext_ln911           (zext             ) [ 0000000000]
m_8                  (add              ) [ 0000000000]
m_s                  (partselect       ) [ 0000000000]
m_11                 (zext             ) [ 0000000000]
tmp_19               (bitselect        ) [ 0000000000]
select_ln915         (select           ) [ 0000000000]
sub_ln915            (sub              ) [ 0000000000]
add_ln915            (add              ) [ 0000000000]
tmp_9                (bitconcatenate   ) [ 0000000000]
p_Result_34          (partset          ) [ 0000000000]
bitcast_ln729        (bitcast          ) [ 0011111001]
trunc_ln7            (partselect       ) [ 0000000000]
icmp_ln924           (icmp             ) [ 0011111001]
icmp_ln924_2         (icmp             ) [ 0011111001]
or_ln924             (or               ) [ 0000000000]
tmp_4                (dcmp             ) [ 0000000000]
and_ln924            (and              ) [ 0011111111]
br_ln29              (br               ) [ 0000000000]
br_ln0               (br               ) [ 0000000000]
storemerge           (phi              ) [ 0000000001]
store_ln30           (store            ) [ 0000000000]
empty_70             (specregionend    ) [ 0000000000]
f                    (add              ) [ 0111111111]
add_ln11_1           (add              ) [ 0000000000]
select_ln11          (select           ) [ 0111111111]
br_ln14              (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31049"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51051"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61052"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="conv_out_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="13" slack="0"/>
<pin id="174" dir="1" index="3" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="conv_1_weights_V_add_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_V_add/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="input_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="14" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="11" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_V_loa/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="conv_1_bias_V_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="2"/>
<pin id="207" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_V_addr/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln30_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="6"/>
<pin id="218" dir="0" index="1" bw="14" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/9 "/>
</bind>
</comp>

<comp id="221" class="1005" name="indvar_flatten21_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="1"/>
<pin id="223" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten21_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="12" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="r_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="r_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="indvar_flatten7_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten7_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="8" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="c_0_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="1"/>
<pin id="257" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="c_0_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="f_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="1"/>
<pin id="268" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="f_0_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="3" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="indvar_flatten_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_flatten_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="wr_0_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="1"/>
<pin id="290" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="wr_0_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="2" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_Val2_28_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="1"/>
<pin id="301" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_28 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Val2_28_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="14" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_28/3 "/>
</bind>
</comp>

<comp id="311" class="1005" name="wc_0_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="1"/>
<pin id="313" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="wc_0_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="2" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="322" class="1005" name="storemerge_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="324" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="storemerge_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="14" slack="3"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="0" index="1" bw="12" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln8_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="r_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln11_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln32_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln32_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln203_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="xor_ln32_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln14_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="and_ln32_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="c_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="or_ln32_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln32_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="3" slack="0"/>
<pin id="415" dir="0" index="2" bw="3" slack="0"/>
<pin id="416" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln32_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="5" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln32_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_shl_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="13" slack="0"/>
<pin id="434" dir="0" index="1" bw="10" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="0"/>
<pin id="441" dir="0" index="1" bw="10" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln203_13_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="0"/>
<pin id="448" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_13/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sub_ln203_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="13" slack="0"/>
<pin id="452" dir="0" index="1" bw="11" slack="0"/>
<pin id="453" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln23_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln203_14_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_14/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln203_15_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="0"/>
<pin id="466" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_15/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln203_7_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="0" index="1" bw="13" slack="0"/>
<pin id="471" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_7/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln203_16_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="13" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_16/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln18_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln18_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="wr_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="2" slack="0"/>
<pin id="494" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln21_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="0" index="1" bw="2" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln18_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="2" slack="0"/>
<pin id="506" dir="0" index="2" bw="2" slack="0"/>
<pin id="507" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln18_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="2" slack="0"/>
<pin id="514" dir="0" index="2" bw="2" slack="0"/>
<pin id="515" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln1116_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_s_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="0"/>
<pin id="525" dir="0" index="1" bw="2" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln1116_8_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_8/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sub_ln1116_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="0" index="1" bw="2" slack="0"/>
<pin id="538" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sext_ln1116_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="0"/>
<pin id="543" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln18_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="1"/>
<pin id="547" dir="0" index="1" bw="2" slack="0"/>
<pin id="548" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_6_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="0" index="1" bw="5" slack="0"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln1117_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_8_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="0"/>
<pin id="564" dir="0" index="1" bw="5" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln1117_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_5/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sub_ln1117_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="10" slack="0"/>
<pin id="576" dir="0" index="1" bw="7" slack="0"/>
<pin id="577" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln21_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="0"/>
<pin id="582" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln1116_9_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_9/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln1116_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="0" index="1" bw="5" slack="0"/>
<pin id="591" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln1116_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_shl2_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="0"/>
<pin id="600" dir="0" index="1" bw="4" slack="0"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_shl3_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="0"/>
<pin id="608" dir="0" index="1" bw="6" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sub_ln1116_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="7" slack="0"/>
<pin id="616" dir="0" index="1" bw="7" slack="0"/>
<pin id="617" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_2/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln1116_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="1"/>
<pin id="622" dir="0" index="1" bw="7" slack="0"/>
<pin id="623" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_4/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln1116_10_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="7" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_10/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln23_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="1"/>
<pin id="632" dir="0" index="1" bw="2" slack="0"/>
<pin id="633" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln1117_6_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_6/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln1117_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="0" index="1" bw="11" slack="0"/>
<pin id="642" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sext_ln1117_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="11" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="wc_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="2" slack="0"/>
<pin id="653" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="sext_ln1116_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="0"/>
<pin id="658" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sext_ln1118_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="14" slack="0"/>
<pin id="662" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sext_ln1118_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="23" slack="0"/>
<pin id="666" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="lhs_V_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="22" slack="0"/>
<pin id="669" dir="0" index="1" bw="14" slack="1"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln728_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="22" slack="0"/>
<pin id="677" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln703_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="23" slack="0"/>
<pin id="681" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="ret_V_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="22" slack="0"/>
<pin id="685" dir="0" index="1" bw="28" slack="0"/>
<pin id="686" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="w_sum_V_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="14" slack="0"/>
<pin id="691" dir="0" index="1" bw="29" slack="0"/>
<pin id="692" dir="0" index="2" bw="5" slack="0"/>
<pin id="693" dir="0" index="3" bw="6" slack="0"/>
<pin id="694" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sext_ln1265_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="0"/>
<pin id="701" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_V_8_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="7" slack="0"/>
<pin id="705" dir="0" index="1" bw="14" slack="2"/>
<pin id="706" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_8/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln885_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="14" slack="0"/>
<pin id="711" dir="0" index="1" bw="14" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="p_Result_32_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="14" slack="1"/>
<pin id="718" dir="0" index="2" bw="5" slack="0"/>
<pin id="719" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/7 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_V_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="14" slack="1"/>
<pin id="725" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/7 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_V_9_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="14" slack="0"/>
<pin id="730" dir="0" index="2" bw="14" slack="1"/>
<pin id="731" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_9/7 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_Result_s_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="14" slack="0"/>
<pin id="736" dir="0" index="1" bw="14" slack="0"/>
<pin id="737" dir="0" index="2" bw="5" slack="0"/>
<pin id="738" dir="0" index="3" bw="1" slack="0"/>
<pin id="739" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_Result_33_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="0" index="2" bw="14" slack="0"/>
<pin id="748" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_33/7 "/>
</bind>
</comp>

<comp id="752" class="1004" name="l_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="0" index="2" bw="1" slack="0"/>
<pin id="756" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/7 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sub_ln894_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="trunc_ln894_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/7 "/>
</bind>
</comp>

<comp id="770" class="1004" name="lsb_index_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="7" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/7 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_17_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="31" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="0" index="2" bw="1" slack="0"/>
<pin id="780" dir="0" index="3" bw="6" slack="0"/>
<pin id="781" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="786" class="1004" name="icmp_ln897_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="31" slack="0"/>
<pin id="788" dir="0" index="1" bw="31" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/7 "/>
</bind>
</comp>

<comp id="792" class="1004" name="trunc_ln897_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/7 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sub_ln897_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="0"/>
<pin id="798" dir="0" index="1" bw="4" slack="0"/>
<pin id="799" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/7 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln897_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="0"/>
<pin id="804" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="lshr_ln897_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="4" slack="0"/>
<pin id="809" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="p_Result_29_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="14" slack="0"/>
<pin id="814" dir="0" index="1" bw="14" slack="0"/>
<pin id="815" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_29/7 "/>
</bind>
</comp>

<comp id="818" class="1004" name="icmp_ln897_2_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="14" slack="0"/>
<pin id="820" dir="0" index="1" bw="14" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_2/7 "/>
</bind>
</comp>

<comp id="824" class="1004" name="a_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/7 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_18_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="0" index="2" bw="6" slack="0"/>
<pin id="834" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="838" class="1004" name="xor_ln899_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/7 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln899_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="7" slack="0"/>
<pin id="846" dir="0" index="1" bw="14" slack="0"/>
<pin id="847" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/7 "/>
</bind>
</comp>

<comp id="850" class="1004" name="p_Result_30_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="14" slack="0"/>
<pin id="853" dir="0" index="2" bw="14" slack="0"/>
<pin id="854" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_30/7 "/>
</bind>
</comp>

<comp id="858" class="1004" name="and_ln899_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/7 "/>
</bind>
</comp>

<comp id="864" class="1004" name="or_ln899_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/7 "/>
</bind>
</comp>

<comp id="870" class="1004" name="or_ln_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="878" class="1004" name="icmp_ln908_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/7 "/>
</bind>
</comp>

<comp id="884" class="1004" name="trunc_ln893_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/7 "/>
</bind>
</comp>

<comp id="888" class="1004" name="m_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="14" slack="1"/>
<pin id="890" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/8 "/>
</bind>
</comp>

<comp id="891" class="1004" name="zext_ln907_2_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="14" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_2/8 "/>
</bind>
</comp>

<comp id="894" class="1004" name="add_ln908_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="7" slack="0"/>
<pin id="896" dir="0" index="1" bw="32" slack="1"/>
<pin id="897" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/8 "/>
</bind>
</comp>

<comp id="899" class="1004" name="lshr_ln908_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="14" slack="0"/>
<pin id="901" dir="0" index="1" bw="32" slack="0"/>
<pin id="902" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/8 "/>
</bind>
</comp>

<comp id="905" class="1004" name="zext_ln908_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/8 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sub_ln908_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="1"/>
<pin id="912" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/8 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln908_2_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_2/8 "/>
</bind>
</comp>

<comp id="918" class="1004" name="shl_ln908_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="14" slack="0"/>
<pin id="920" dir="0" index="1" bw="32" slack="0"/>
<pin id="921" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/8 "/>
</bind>
</comp>

<comp id="924" class="1004" name="m_7_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="0" index="1" bw="64" slack="0"/>
<pin id="927" dir="0" index="2" bw="64" slack="0"/>
<pin id="928" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_7/8 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln911_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/8 "/>
</bind>
</comp>

<comp id="934" class="1004" name="m_8_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="64" slack="0"/>
<pin id="937" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_8/8 "/>
</bind>
</comp>

<comp id="940" class="1004" name="m_s_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="63" slack="0"/>
<pin id="942" dir="0" index="1" bw="64" slack="0"/>
<pin id="943" dir="0" index="2" bw="1" slack="0"/>
<pin id="944" dir="0" index="3" bw="7" slack="0"/>
<pin id="945" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/8 "/>
</bind>
</comp>

<comp id="950" class="1004" name="m_11_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="63" slack="0"/>
<pin id="952" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_11/8 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_19_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="64" slack="0"/>
<pin id="957" dir="0" index="2" bw="7" slack="0"/>
<pin id="958" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="962" class="1004" name="select_ln915_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="11" slack="0"/>
<pin id="965" dir="0" index="2" bw="11" slack="0"/>
<pin id="966" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/8 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sub_ln915_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="0"/>
<pin id="972" dir="0" index="1" bw="11" slack="1"/>
<pin id="973" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/8 "/>
</bind>
</comp>

<comp id="975" class="1004" name="add_ln915_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="11" slack="0"/>
<pin id="977" dir="0" index="1" bw="11" slack="0"/>
<pin id="978" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/8 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_9_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="12" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="1"/>
<pin id="984" dir="0" index="2" bw="11" slack="0"/>
<pin id="985" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="988" class="1004" name="p_Result_34_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="64" slack="0"/>
<pin id="990" dir="0" index="1" bw="63" slack="0"/>
<pin id="991" dir="0" index="2" bw="12" slack="0"/>
<pin id="992" dir="0" index="3" bw="7" slack="0"/>
<pin id="993" dir="0" index="4" bw="7" slack="0"/>
<pin id="994" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_34/8 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="bitcast_ln729_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="64" slack="0"/>
<pin id="1002" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/8 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="trunc_ln7_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="52" slack="0"/>
<pin id="1007" dir="0" index="1" bw="64" slack="0"/>
<pin id="1008" dir="0" index="2" bw="1" slack="0"/>
<pin id="1009" dir="0" index="3" bw="7" slack="0"/>
<pin id="1010" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/8 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="icmp_ln924_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="11" slack="0"/>
<pin id="1017" dir="0" index="1" bw="11" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/8 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="icmp_ln924_2_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="52" slack="0"/>
<pin id="1023" dir="0" index="1" bw="52" slack="0"/>
<pin id="1024" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_2/8 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="or_ln924_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="1"/>
<pin id="1029" dir="0" index="1" bw="1" slack="1"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/9 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="and_ln924_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/9 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="f_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="3" slack="6"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/9 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="add_ln11_1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="6"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/9 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="select_ln11_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="6"/>
<pin id="1050" dir="0" index="1" bw="8" slack="0"/>
<pin id="1051" dir="0" index="2" bw="8" slack="0"/>
<pin id="1052" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/9 "/>
</bind>
</comp>

<comp id="1055" class="1007" name="grp_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="5" slack="0"/>
<pin id="1057" dir="0" index="1" bw="10" slack="0"/>
<pin id="1058" dir="0" index="2" bw="5" slack="0"/>
<pin id="1059" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln203/2 add_ln203/2 "/>
</bind>
</comp>

<comp id="1065" class="1007" name="r_V_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="9" slack="0"/>
<pin id="1067" dir="0" index="1" bw="14" slack="0"/>
<pin id="1068" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="icmp_ln8_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="1"/>
<pin id="1074" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="add_ln8_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="12" slack="0"/>
<pin id="1078" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="icmp_ln11_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="6"/>
<pin id="1083" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="select_ln32_1_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="5" slack="0"/>
<pin id="1088" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln32_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="select_ln32_2_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="3" slack="6"/>
<pin id="1094" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="select_ln32_2 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="select_ln32_3_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="5" slack="0"/>
<pin id="1099" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln32_3 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="zext_ln23_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="64" slack="2"/>
<pin id="1105" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="zext_ln203_14_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="7" slack="1"/>
<pin id="1110" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_14 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="conv_out_V_addr_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="12" slack="6"/>
<pin id="1115" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="1118" class="1005" name="icmp_ln18_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="1"/>
<pin id="1120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="add_ln18_1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="4" slack="0"/>
<pin id="1124" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="select_ln18_1_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="2" slack="0"/>
<pin id="1129" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="conv_1_weights_V_add_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="6" slack="1"/>
<pin id="1134" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_V_add "/>
</bind>
</comp>

<comp id="1137" class="1005" name="input_V_addr_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="10" slack="1"/>
<pin id="1139" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1142" class="1005" name="wc_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="2" slack="0"/>
<pin id="1144" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1147" class="1005" name="w_sum_V_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="14" slack="1"/>
<pin id="1149" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="1152" class="1005" name="conv_1_bias_V_addr_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="3" slack="1"/>
<pin id="1154" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_V_addr "/>
</bind>
</comp>

<comp id="1157" class="1005" name="tmp_V_8_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="14" slack="1"/>
<pin id="1159" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="icmp_ln885_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="3"/>
<pin id="1167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="p_Result_32_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_32 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="tmp_V_9_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="14" slack="1"/>
<pin id="1176" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="sub_ln894_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="1"/>
<pin id="1182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="or_ln_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="1"/>
<pin id="1188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1191" class="1005" name="icmp_ln908_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="1"/>
<pin id="1193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="trunc_ln893_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="11" slack="1"/>
<pin id="1198" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="bitcast_ln729_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="64" slack="1"/>
<pin id="1203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="icmp_ln924_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="1"/>
<pin id="1208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="icmp_ln924_2_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="1"/>
<pin id="1213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924_2 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="f_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="3" slack="1"/>
<pin id="1221" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1224" class="1005" name="select_ln11_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="1"/>
<pin id="1226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="177" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="184" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="52" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="331"><net_src comp="56" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="325" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="337"><net_src comp="164" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="225" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="225" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="236" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="20" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="247" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="30" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="10" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="259" pin="4"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="356" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="350" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="236" pin="4"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="356" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="270" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="36" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="382" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="362" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="20" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="394" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="356" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="14" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="270" pin="4"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="394" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="400" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="362" pin="3"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="40" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="14" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="42" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="432" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="412" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="412" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="412" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="450" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="483"><net_src comp="281" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="58" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="281" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="60" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="62" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="292" pin="4"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="315" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="64" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="54" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="315" pin="4"/><net_sink comp="503" pin=2"/></net>

<net id="516"><net_src comp="497" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="491" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="292" pin="4"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="66" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="511" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="54" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="519" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="519" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="68" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="10" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="70" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="545" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="54" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="558" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="503" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="503" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="541" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="72" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="14" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="611"><net_src comp="74" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="588" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="44" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="598" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="606" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="620" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="634"><net_src comp="580" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="574" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="654"><net_src comp="62" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="503" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="191" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="197" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="672"><net_src comp="92" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="299" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="12" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="667" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="664" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="675" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="695"><net_src comp="94" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="96" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="98" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="210" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="699" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="299" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="56" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="102" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="104" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="726"><net_src comp="56" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="732"><net_src comp="715" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="722" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="740"><net_src comp="106" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="727" pin="3"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="104" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="88" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="749"><net_src comp="108" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="110" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="734" pin="4"/><net_sink comp="744" pin=2"/></net>

<net id="757"><net_src comp="112" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="744" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="34" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="764"><net_src comp="114" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="752" pin="3"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="116" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="760" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="782"><net_src comp="118" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="770" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="86" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="785"><net_src comp="120" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="790"><net_src comp="776" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="122" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="795"><net_src comp="760" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="800"><net_src comp="124" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="792" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="126" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="802" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="727" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="806" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="812" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="56" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="786" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="818" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="128" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="770" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="120" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="842"><net_src comp="830" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="34" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="130" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="766" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="855"><net_src comp="132" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="727" pin="3"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="844" pin="2"/><net_sink comp="850" pin=2"/></net>

<net id="862"><net_src comp="850" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="838" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="824" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="134" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="122" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="864" pin="2"/><net_sink comp="870" pin=2"/></net>

<net id="882"><net_src comp="770" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="88" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="752" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="898"><net_src comp="136" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="903"><net_src comp="891" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="894" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="899" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="138" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="909" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="888" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="914" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="929"><net_src comp="905" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="930"><net_src comp="918" pin="2"/><net_sink comp="924" pin=2"/></net>

<net id="938"><net_src comp="931" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="924" pin="3"/><net_sink comp="934" pin=1"/></net>

<net id="946"><net_src comp="140" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="934" pin="2"/><net_sink comp="940" pin=1"/></net>

<net id="948"><net_src comp="86" pin="0"/><net_sink comp="940" pin=2"/></net>

<net id="949"><net_src comp="142" pin="0"/><net_sink comp="940" pin=3"/></net>

<net id="953"><net_src comp="940" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="959"><net_src comp="144" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="934" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="961"><net_src comp="138" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="967"><net_src comp="954" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="146" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="148" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="974"><net_src comp="150" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="979"><net_src comp="970" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="962" pin="3"/><net_sink comp="975" pin=1"/></net>

<net id="986"><net_src comp="152" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="975" pin="2"/><net_sink comp="981" pin=2"/></net>

<net id="995"><net_src comp="154" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="996"><net_src comp="950" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="981" pin="3"/><net_sink comp="988" pin=2"/></net>

<net id="998"><net_src comp="156" pin="0"/><net_sink comp="988" pin=3"/></net>

<net id="999"><net_src comp="142" pin="0"/><net_sink comp="988" pin=4"/></net>

<net id="1003"><net_src comp="988" pin="5"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1011"><net_src comp="158" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1012"><net_src comp="934" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1013"><net_src comp="86" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1014"><net_src comp="156" pin="0"/><net_sink comp="1005" pin=3"/></net>

<net id="1019"><net_src comp="975" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="160" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="1005" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="162" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1035"><net_src comp="1027" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="333" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="166" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1046"><net_src comp="243" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="168" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1053"><net_src comp="168" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1054"><net_src comp="1042" pin="2"/><net_sink comp="1048" pin=2"/></net>

<net id="1060"><net_src comp="378" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="32" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1062"><net_src comp="428" pin="1"/><net_sink comp="1055" pin=2"/></net>

<net id="1063"><net_src comp="1055" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="1064"><net_src comp="1055" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="1069"><net_src comp="656" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="660" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1071"><net_src comp="1065" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="1075"><net_src comp="338" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1079"><net_src comp="344" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1084"><net_src comp="356" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1089"><net_src comp="370" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1095"><net_src comp="412" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1100"><net_src comp="420" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1106"><net_src comp="456" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1111"><net_src comp="460" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1116"><net_src comp="170" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1121"><net_src comp="479" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="485" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1130"><net_src comp="511" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1135"><net_src comp="177" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1140"><net_src comp="184" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1145"><net_src comp="650" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1150"><net_src comp="689" pin="4"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1155"><net_src comp="203" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1160"><net_src comp="703" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1163"><net_src comp="1157" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="1164"><net_src comp="1157" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1168"><net_src comp="709" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="715" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1177"><net_src comp="727" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1183"><net_src comp="760" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1189"><net_src comp="870" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1194"><net_src comp="878" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1199"><net_src comp="884" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1204"><net_src comp="1000" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1209"><net_src comp="1015" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1214"><net_src comp="1021" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1222"><net_src comp="1037" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1227"><net_src comp="1048" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="247" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V | {9 }
	Port: conv_1_weights_V | {}
	Port: conv_1_bias_V | {}
 - Input state : 
	Port: conv_1 : input_V | {3 4 }
	Port: conv_1 : conv_1_weights_V | {3 4 }
	Port: conv_1 : conv_1_bias_V | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln32 : 2
		select_ln32_1 : 2
		zext_ln203 : 3
		mul_ln203 : 4
		xor_ln32 : 2
		icmp_ln14 : 1
		and_ln32 : 2
		c : 3
		or_ln32 : 2
		select_ln32_2 : 2
		select_ln32_3 : 2
		zext_ln32 : 3
		add_ln203 : 4
		p_shl_cast : 5
		tmp : 5
		zext_ln203_13 : 6
		sub_ln203 : 7
		zext_ln23 : 3
		zext_ln203_14 : 3
		zext_ln203_15 : 3
		add_ln203_7 : 8
		zext_ln203_16 : 9
		conv_out_V_addr : 10
	State 3
		icmp_ln18 : 1
		add_ln18_1 : 1
		br_ln18 : 2
		wr : 1
		icmp_ln21 : 1
		select_ln18 : 2
		select_ln18_1 : 2
		zext_ln1116 : 3
		tmp_s : 3
		zext_ln1116_8 : 4
		sub_ln1116 : 5
		sext_ln1116 : 6
		add_ln18 : 4
		tmp_6 : 5
		zext_ln1117 : 6
		tmp_8 : 5
		zext_ln1117_5 : 6
		sub_ln1117 : 7
		zext_ln21 : 3
		zext_ln1116_9 : 3
		add_ln1116 : 7
		trunc_ln1116 : 8
		p_shl2_cast : 9
		p_shl3_cast : 8
		sub_ln1116_2 : 10
		add_ln1116_4 : 11
		zext_ln1116_10 : 12
		conv_1_weights_V_add : 13
		add_ln23 : 4
		zext_ln1117_6 : 5
		add_ln1117 : 8
		sext_ln1117 : 9
		input_V_addr : 10
		conv_1_weights_V_loa : 14
		input_V_load : 11
		wc : 3
	State 4
		sext_ln1116_2 : 1
		sext_ln1118 : 1
		r_V : 2
		sext_ln1118_2 : 3
		zext_ln728 : 1
		zext_ln703 : 4
		ret_V : 5
		w_sum_V : 6
		empty_69 : 1
	State 5
		p_Val2_s : 1
	State 6
		sext_ln1265 : 1
		tmp_V_8 : 2
		icmp_ln885 : 3
		br_ln29 : 4
	State 7
		tmp_V_9 : 1
		p_Result_s : 2
		p_Result_33 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp_17 : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_29 : 10
		icmp_ln897_2 : 10
		a : 11
		tmp_18 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_30 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		icmp_ln908 : 7
		trunc_ln893 : 5
	State 8
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_2 : 1
		shl_ln908 : 2
		m_7 : 3
		m_8 : 4
		m_s : 5
		m_11 : 6
		tmp_19 : 5
		select_ln915 : 6
		add_ln915 : 7
		tmp_9 : 8
		p_Result_34 : 9
		bitcast_ln729 : 10
		trunc_ln7 : 5
		icmp_ln924 : 8
		icmp_ln924_2 : 6
		tmp_4 : 11
	State 9
		and_ln924 : 1
		br_ln29 : 1
		storemerge : 2
		store_ln30 : 3
		select_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   dcmp   |       grp_fu_333      |    0    |   130   |   469   |
|----------|-----------------------|---------|---------|---------|
|          |     add_ln8_fu_344    |    0    |    0    |    12   |
|          |        r_fu_350       |    0    |    0    |    15   |
|          |        c_fu_400       |    0    |    0    |    15   |
|          |   add_ln203_7_fu_468  |    0    |    0    |    8    |
|          |   add_ln18_1_fu_485   |    0    |    0    |    13   |
|          |       wr_fu_491       |    0    |    0    |    10   |
|          |    add_ln18_fu_545    |    0    |    0    |    15   |
|          |   add_ln1116_fu_588   |    0    |    0    |    15   |
|          |  add_ln1116_4_fu_620  |    0    |    0    |    8    |
|          |    add_ln23_fu_630    |    0    |    0    |    15   |
|    add   |   add_ln1117_fu_639   |    0    |    0    |    8    |
|          |       wc_fu_650       |    0    |    0    |    10   |
|          |      ret_V_fu_683     |    0    |    0    |    35   |
|          |     tmp_V_8_fu_703    |    0    |    0    |    19   |
|          |    lsb_index_fu_770   |    0    |    0    |    39   |
|          |    add_ln899_fu_844   |    0    |    0    |    19   |
|          |    add_ln908_fu_894   |    0    |    0    |    39   |
|          |       m_8_fu_934      |    0    |    0    |    71   |
|          |    add_ln915_fu_975   |    0    |    0    |    8    |
|          |       f_fu_1037       |    0    |    0    |    12   |
|          |   add_ln11_1_fu_1042  |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln203_fu_450   |    0    |    0    |    8    |
|          |   sub_ln1116_fu_535   |    0    |    0    |    13   |
|          |   sub_ln1117_fu_574   |    0    |    0    |    8    |
|          |  sub_ln1116_2_fu_614  |    0    |    0    |    8    |
|    sub   |      tmp_V_fu_722     |    0    |    0    |    19   |
|          |    sub_ln894_fu_760   |    0    |    0    |    39   |
|          |    sub_ln897_fu_796   |    0    |    0    |    13   |
|          |    sub_ln908_fu_909   |    0    |    0    |    39   |
|          |    sub_ln915_fu_970   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_338    |    0    |    0    |    13   |
|          |    icmp_ln11_fu_356   |    0    |    0    |    11   |
|          |    icmp_ln14_fu_388   |    0    |    0    |    9    |
|          |    icmp_ln18_fu_479   |    0    |    0    |    9    |
|          |    icmp_ln21_fu_497   |    0    |    0    |    8    |
|   icmp   |   icmp_ln885_fu_709   |    0    |    0    |    13   |
|          |   icmp_ln897_fu_786   |    0    |    0    |    18   |
|          |  icmp_ln897_2_fu_818  |    0    |    0    |    13   |
|          |   icmp_ln908_fu_878   |    0    |    0    |    18   |
|          |   icmp_ln924_fu_1015  |    0    |    0    |    13   |
|          |  icmp_ln924_2_fu_1021 |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln32_fu_362  |    0    |    0    |    5    |
|          |  select_ln32_1_fu_370 |    0    |    0    |    5    |
|          |  select_ln32_2_fu_412 |    0    |    0    |    3    |
|          |  select_ln32_3_fu_420 |    0    |    0    |    5    |
|  select  |   select_ln18_fu_503  |    0    |    0    |    2    |
|          |  select_ln18_1_fu_511 |    0    |    0    |    2    |
|          |     tmp_V_9_fu_727    |    0    |    0    |    14   |
|          |       m_7_fu_924      |    0    |    0    |    64   |
|          |  select_ln915_fu_962  |    0    |    0    |    11   |
|          |  select_ln11_fu_1048  |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|   lshr   |   lshr_ln897_fu_806   |    0    |    0    |    11   |
|          |   lshr_ln908_fu_899   |    0    |    0    |   101   |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln908_fu_918   |    0    |    0    |   101   |
|----------|-----------------------|---------|---------|---------|
|   cttz   |        l_fu_752       |    0    |    40   |    36   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln32_fu_394    |    0    |    0    |    2    |
|          |   p_Result_29_fu_812  |    0    |    0    |    14   |
|    and   |        a_fu_824       |    0    |    0    |    2    |
|          |    and_ln899_fu_858   |    0    |    0    |    2    |
|          |   and_ln924_fu_1031   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln32_fu_406    |    0    |    0    |    2    |
|    or    |    or_ln899_fu_864    |    0    |    0    |    2    |
|          |    or_ln924_fu_1027   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln32_fu_382    |    0    |    0    |    2    |
|          |    xor_ln899_fu_838   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |      grp_fu_1055      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    mul   |      r_V_fu_1065      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln203_fu_378   |    0    |    0    |    0    |
|          |    zext_ln32_fu_428   |    0    |    0    |    0    |
|          |  zext_ln203_13_fu_446 |    0    |    0    |    0    |
|          |    zext_ln23_fu_456   |    0    |    0    |    0    |
|          |  zext_ln203_14_fu_460 |    0    |    0    |    0    |
|          |  zext_ln203_15_fu_464 |    0    |    0    |    0    |
|          |  zext_ln203_16_fu_474 |    0    |    0    |    0    |
|          |   zext_ln1116_fu_519  |    0    |    0    |    0    |
|          |  zext_ln1116_8_fu_531 |    0    |    0    |    0    |
|          |   zext_ln1117_fu_558  |    0    |    0    |    0    |
|          |  zext_ln1117_5_fu_570 |    0    |    0    |    0    |
|   zext   |    zext_ln21_fu_580   |    0    |    0    |    0    |
|          |  zext_ln1116_9_fu_584 |    0    |    0    |    0    |
|          | zext_ln1116_10_fu_625 |    0    |    0    |    0    |
|          |  zext_ln1117_6_fu_635 |    0    |    0    |    0    |
|          |   zext_ln728_fu_675   |    0    |    0    |    0    |
|          |   zext_ln703_fu_679   |    0    |    0    |    0    |
|          |   zext_ln897_fu_802   |    0    |    0    |    0    |
|          |        m_fu_888       |    0    |    0    |    0    |
|          |  zext_ln907_2_fu_891  |    0    |    0    |    0    |
|          |   zext_ln908_fu_905   |    0    |    0    |    0    |
|          |  zext_ln908_2_fu_914  |    0    |    0    |    0    |
|          |   zext_ln911_fu_931   |    0    |    0    |    0    |
|          |      m_11_fu_950      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_shl_cast_fu_432   |    0    |    0    |    0    |
|          |       tmp_fu_439      |    0    |    0    |    0    |
|          |      tmp_s_fu_523     |    0    |    0    |    0    |
|          |      tmp_6_fu_550     |    0    |    0    |    0    |
|          |      tmp_8_fu_562     |    0    |    0    |    0    |
|bitconcatenate|   p_shl2_cast_fu_598  |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_606  |    0    |    0    |    0    |
|          |      lhs_V_fu_667     |    0    |    0    |    0    |
|          |   p_Result_33_fu_744  |    0    |    0    |    0    |
|          |      or_ln_fu_870     |    0    |    0    |    0    |
|          |      tmp_9_fu_981     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1116_fu_541  |    0    |    0    |    0    |
|          |   sext_ln1117_fu_645  |    0    |    0    |    0    |
|   sext   |  sext_ln1116_2_fu_656 |    0    |    0    |    0    |
|          |   sext_ln1118_fu_660  |    0    |    0    |    0    |
|          |  sext_ln1118_2_fu_664 |    0    |    0    |    0    |
|          |   sext_ln1265_fu_699  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  trunc_ln1116_fu_594  |    0    |    0    |    0    |
|   trunc  |   trunc_ln894_fu_766  |    0    |    0    |    0    |
|          |   trunc_ln897_fu_792  |    0    |    0    |    0    |
|          |   trunc_ln893_fu_884  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     w_sum_V_fu_689    |    0    |    0    |    0    |
|          |   p_Result_s_fu_734   |    0    |    0    |    0    |
|partselect|     tmp_17_fu_776     |    0    |    0    |    0    |
|          |       m_s_fu_940      |    0    |    0    |    0    |
|          |   trunc_ln7_fu_1005   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_32_fu_715  |    0    |    0    |    0    |
| bitselect|     tmp_18_fu_830     |    0    |    0    |    0    |
|          |   p_Result_30_fu_850  |    0    |    0    |    0    |
|          |     tmp_19_fu_954     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|  partset |   p_Result_34_fu_988  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   170   |   1579  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln18_1_reg_1122     |    4   |
|       add_ln8_reg_1076      |   12   |
|    bitcast_ln729_reg_1201   |   64   |
|         c_0_reg_255         |    5   |
| conv_1_bias_V_addr_reg_1152 |    3   |
|conv_1_weights_V_add_reg_1132|    6   |
|   conv_out_V_addr_reg_1113  |   12   |
|         f_0_reg_266         |    3   |
|          f_reg_1219         |    3   |
|      icmp_ln11_reg_1081     |    1   |
|      icmp_ln18_reg_1118     |    1   |
|     icmp_ln885_reg_1165     |    1   |
|      icmp_ln8_reg_1072      |    1   |
|     icmp_ln908_reg_1191     |    1   |
|    icmp_ln924_2_reg_1211    |    1   |
|     icmp_ln924_reg_1206     |    1   |
|   indvar_flatten21_reg_221  |   12   |
|   indvar_flatten7_reg_243   |    8   |
|    indvar_flatten_reg_277   |    4   |
|    input_V_addr_reg_1137    |   10   |
|        or_ln_reg_1186       |   32   |
|     p_Result_32_reg_1169    |    1   |
|      p_Val2_28_reg_299      |   14   |
|         r_0_reg_232         |    5   |
|     select_ln11_reg_1224    |    8   |
|    select_ln18_1_reg_1127   |    2   |
|    select_ln32_1_reg_1086   |    5   |
|    select_ln32_2_reg_1092   |    3   |
|    select_ln32_3_reg_1097   |    5   |
|      storemerge_reg_322     |   14   |
|      sub_ln894_reg_1180     |   32   |
|       tmp_V_8_reg_1157      |   14   |
|       tmp_V_9_reg_1174      |   14   |
|     trunc_ln893_reg_1196    |   11   |
|       w_sum_V_reg_1147      |   14   |
|         wc_0_reg_311        |    2   |
|         wc_reg_1142         |    2   |
|         wr_0_reg_288        |    2   |
|    zext_ln203_14_reg_1108   |    7   |
|      zext_ln23_reg_1103     |   64   |
+-----------------------------+--------+
|            Total            |   404  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_191    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_197    |  p0  |   2  |  10  |   20   ||    9    |
|    grp_access_fu_210    |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten7_reg_243 |  p0  |   2  |   8  |   16   ||    9    |
|    p_Val2_28_reg_299    |  p0  |   2  |  14  |   28   ||    9    |
|        grp_fu_333       |  p0  |   2  |  64  |   128  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   210  ||  10.614 ||    54   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   170  |  1579  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   404  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   10   |   574  |  1633  |
+-----------+--------+--------+--------+--------+
