# do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:08 on Dec 31,2022
# vlog Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 04:17:09 on Dec 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:09 on Dec 31,2022
# vlog HDU.v 
# -- Compiling module HDU
# 
# Top level modules:
# 	HDU
# End time: 04:17:09 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:09 on Dec 31,2022
# vlog Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 04:17:09 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:09 on Dec 31,2022
# vlog MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 04:17:10 on Dec 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:10 on Dec 31,2022
# vlog FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 04:17:10 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:10 on Dec 31,2022
# vlog Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 04:17:10 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:10 on Dec 31,2022
# vlog Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 04:17:11 on Dec 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:11 on Dec 31,2022
# vlog DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 04:17:11 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:11 on Dec 31,2022
# vlog Execute.v 
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 04:17:11 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:11 on Dec 31,2022
# vlog ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 04:17:12 on Dec 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:12 on Dec 31,2022
# vlog EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 04:17:12 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:12 on Dec 31,2022
# vlog BranchLogic.v 
# -- Compiling module BranchLogic
# 
# Top level modules:
# 	BranchLogic
# End time: 04:17:12 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:12 on Dec 31,2022
# vlog FU.v 
# -- Compiling module FU
# 
# Top level modules:
# 	FU
# End time: 04:17:13 on Dec 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:13 on Dec 31,2022
# vlog FU_integration.v 
# -- Compiling module FU_integration
# 
# Top level modules:
# 	FU_integration
# End time: 04:17:13 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:13 on Dec 31,2022
# vlog MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module StackPointer
# -- Compiling module SpALU
# -- Compiling module PushPopLogic
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 04:17:13 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:13 on Dec 31,2022
# vlog Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 04:17:14 on Dec 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:14 on Dec 31,2022
# vlog MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 04:17:14 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:14 on Dec 31,2022
# vlog StackPointer.v 
# -- Compiling module StackPointer
# 
# Top level modules:
# 	StackPointer
# End time: 04:17:14 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:14 on Dec 31,2022
# vlog PushPopLogic.v 
# -- Compiling module StackPointer
# -- Compiling module SpALU
# -- Compiling module PushPopLogic
# 
# Top level modules:
# 	PushPopLogic
# End time: 04:17:15 on Dec 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:15 on Dec 31,2022
# vlog WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 04:17:15 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:15 on Dec 31,2022
# vlog Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module StackPointer
# -- Compiling module SpALU
# -- Compiling module PushPopLogic
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 04:17:15 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:17:15 on Dec 31,2022
# vlog Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module StackPointer
# -- Compiling module SpALU
# -- Compiling module PushPopLogic
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 04:17:16 on Dec 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim Processor_TB 
# Start time: 04:17:16 on Dec 31,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.HDU
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.FU_integration
# Loading work.FU
# Loading work.Execute
# Loading work.ALU
# Loading work.BranchLogic
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.PushPopLogic
# Loading work.SpALU
# Loading work.StackPointer
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asus  Hostname: LAPTOP-C17A6RKP  ProcessID: 29484
#           Attempting to use alternate WLF file "./wlft1ah4ch".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1ah4ch
#  quit -f
# End time: 04:17:23 on Dec 31,2022, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
