================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Thu Apr 03 20:51:49 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         SHA
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              2843
FF:               2650
DSP:              0
BRAM:             16
URAM:             0
SRL:              0


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 2.617       |
| Post-Route     | 3.348       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                  | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                  | 2843 | 2650 |     | 16   |      |     |        |      |         |          |        |
|   (inst)                                              | 13   | 121  |     |      |      |     |        |      |         |          |        |
|   grp_sha_final_fu_147                                | 1251 | 1195 |     | 2    |      |     |        |      |         |          |        |
|     (grp_sha_final_fu_147)                            | 14   | 33   |     |      |      |     |        |      |         |          |        |
|     grp_local_memset_fu_64                            | 48   | 39   |     |      |      |     |        |      |         |          |        |
|     grp_sha_transform_fu_74                           | 1189 | 1123 |     | 2    |      |     |        |      |         |          |        |
|       (grp_sha_transform_fu_74)                       | 898  | 1123 |     |      |      |     |        |      |         |          |        |
|       W_U                                             | 291  |      |     | 2    |      |     |        |      |         |          |        |
|   grp_sha_init_fu_137                                 | 7    | 3    |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128     | 33   | 31   |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128) | 2    | 29   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U          | 31   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_update_fu_159                               | 1527 | 1300 |     | 2    |      |     |        |      |         |          |        |
|     (grp_sha_update_fu_159)                           | 151  | 92   |     |      |      |     |        |      |         |          |        |
|     grp_local_memcpy_fu_88                            | 173  | 85   |     |      |      |     |        |      |         |          |        |
|     grp_sha_transform_fu_100                          | 1203 | 1123 |     | 2    |      |     |        |      |         |          |        |
|       (grp_sha_transform_fu_100)                      | 912  | 1123 |     |      |      |     |        |      |         |          |        |
|       W_U                                             | 291  |      |     | 2    |      |     |        |      |         |          |        |
|   local_indata_U                                      | 16   |      |     | 8    |      |     |        |      |         |          |        |
|   sha_info_data_U                                     |      |      |     | 2    |      |     |        |      |         |          |        |
|   sha_info_digest_U                                   | 1    |      |     | 2    |      |     |        |      |         |          |        |
+-------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.33%  | OK     |
| FD                                                        | 50%       | 0.15%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.13%  | OK     |
| MUXF7                                                     | 15%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.60%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.60%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 74     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.74   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                    | ENDPOINT PIN                                                        | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                   |                                                                     |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.652 | grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C | grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[5]/CE |            2 |        170 |          3.244 |          0.246 |        2.998 |
| Path2 | 4.652 | grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C | grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[3]/CE |            2 |        170 |          3.244 |          0.246 |        2.998 |
| Path3 | 4.652 | grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C | grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[7]/CE |            2 |        170 |          3.244 |          0.246 |        2.998 |
| Path4 | 4.654 | grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C | grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[4]/CE |            2 |        170 |          3.242 |          0.246 |        2.996 |
| Path5 | 4.654 | grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C | grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[2]/CE |            2 |        170 |          3.242 |          0.246 |        2.996 |
+-------+-------+-------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------+-------------------+
    | Path1 Cells                                                          | Primitive Type    |
    +----------------------------------------------------------------------+-------------------+
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]      | REGISTER.SDR.FDRE |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0  | CLB.LUT.LUT6      |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0 | CLB.LUT.LUT3      |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[5]     | REGISTER.SDR.FDRE |
    +----------------------------------------------------------------------+-------------------+

    +----------------------------------------------------------------------+-------------------+
    | Path2 Cells                                                          | Primitive Type    |
    +----------------------------------------------------------------------+-------------------+
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]      | REGISTER.SDR.FDRE |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0  | CLB.LUT.LUT6      |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0 | CLB.LUT.LUT3      |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[3]     | REGISTER.SDR.FDRE |
    +----------------------------------------------------------------------+-------------------+

    +----------------------------------------------------------------------+-------------------+
    | Path3 Cells                                                          | Primitive Type    |
    +----------------------------------------------------------------------+-------------------+
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]      | REGISTER.SDR.FDRE |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0  | CLB.LUT.LUT6      |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0 | CLB.LUT.LUT3      |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[7]     | REGISTER.SDR.FDRE |
    +----------------------------------------------------------------------+-------------------+

    +----------------------------------------------------------------------+-------------------+
    | Path4 Cells                                                          | Primitive Type    |
    +----------------------------------------------------------------------+-------------------+
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]      | REGISTER.SDR.FDRE |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0  | CLB.LUT.LUT6      |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0 | CLB.LUT.LUT3      |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[4]     | REGISTER.SDR.FDRE |
    +----------------------------------------------------------------------+-------------------+

    +----------------------------------------------------------------------+-------------------+
    | Path5 Cells                                                          | Primitive Type    |
    +----------------------------------------------------------------------+-------------------+
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]      | REGISTER.SDR.FDRE |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0  | CLB.LUT.LUT6      |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0 | CLB.LUT.LUT3      |
    | grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[2]     | REGISTER.SDR.FDRE |
    +----------------------------------------------------------------------+-------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sha_stream_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/sha_stream_failfast_routed.rpt                 |
| status                   | impl/verilog/report/sha_stream_status_routed.rpt                   |
| timing                   | impl/verilog/report/sha_stream_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/sha_stream_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/sha_stream_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/sha_stream_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------------+


