
USB_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018558  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000078c  080187f8  080187f8  000197f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08018f84  08018f84  00019f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08018f8c  08018f8c  00019f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08018f90  08018f90  00019f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000018c  24000000  08018f94  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003ed8  240001a0  08019120  0001a1a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  24004078  08019120  0001b078  2**0
                  ALLOC
  9 .dma_buffer   00000000  30000000  30000000  0001a18c  2**0
                  CONTENTS
 10 .ARM.attributes 0000002e  00000000  00000000  0001a18c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002ede5  00000000  00000000  0001a1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000612c  00000000  00000000  00048f9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002180  00000000  00000000  0004f0d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001a15  00000000  00000000  00051250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003e126  00000000  00000000  00052c65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00030cac  00000000  00000000  00090d8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001707e4  00000000  00000000  000c1a37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0023221b  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00009378  00000000  00000000  00232260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000003d  00000000  00000000  0023b5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080187e0 	.word	0x080187e0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	080187e0 	.word	0x080187e0

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <app_log_boot>:
static PumpProto s_p2;


/* Optional: application boot banner */
static void app_log_boot(const char *line)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
    if (line == NULL) return;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d003      	beq.n	80006d2 <app_log_boot+0x16>
    CDC_LOG_Push(line);
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	f000 fa06 	bl	8000adc <CDC_LOG_Push>
 80006d0:	e000      	b.n	80006d4 <app_log_boot+0x18>
    if (line == NULL) return;
 80006d2:	bf00      	nop
}
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
	...

080006dc <uart_name>:

static const char *uart_name(const UART_HandleTypeDef *huart)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return "UART?";
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d101      	bne.n	80006ee <uart_name+0x12>
 80006ea:	4b20      	ldr	r3, [pc, #128]	@ (800076c <uart_name+0x90>)
 80006ec:	e038      	b.n	8000760 <uart_name+0x84>

    /* We only need USART2/USART3 today, but keep it safe */
#ifdef USART1
    if (huart->Instance == USART1) return "USART1";
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a1f      	ldr	r2, [pc, #124]	@ (8000770 <uart_name+0x94>)
 80006f4:	4293      	cmp	r3, r2
 80006f6:	d101      	bne.n	80006fc <uart_name+0x20>
 80006f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000774 <uart_name+0x98>)
 80006fa:	e031      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef USART2
    if (huart->Instance == USART2) return "USART2";
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a1d      	ldr	r2, [pc, #116]	@ (8000778 <uart_name+0x9c>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d101      	bne.n	800070a <uart_name+0x2e>
 8000706:	4b1d      	ldr	r3, [pc, #116]	@ (800077c <uart_name+0xa0>)
 8000708:	e02a      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef USART3
    if (huart->Instance == USART3) return "USART3";
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a1c      	ldr	r2, [pc, #112]	@ (8000780 <uart_name+0xa4>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d101      	bne.n	8000718 <uart_name+0x3c>
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <uart_name+0xa8>)
 8000716:	e023      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef UART4
    if (huart->Instance == UART4)  return "UART4";
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a1a      	ldr	r2, [pc, #104]	@ (8000788 <uart_name+0xac>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d101      	bne.n	8000726 <uart_name+0x4a>
 8000722:	4b1a      	ldr	r3, [pc, #104]	@ (800078c <uart_name+0xb0>)
 8000724:	e01c      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef UART5
    if (huart->Instance == UART5)  return "UART5";
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4a19      	ldr	r2, [pc, #100]	@ (8000790 <uart_name+0xb4>)
 800072c:	4293      	cmp	r3, r2
 800072e:	d101      	bne.n	8000734 <uart_name+0x58>
 8000730:	4b18      	ldr	r3, [pc, #96]	@ (8000794 <uart_name+0xb8>)
 8000732:	e015      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef USART6
    if (huart->Instance == USART6) return "USART6";
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a17      	ldr	r2, [pc, #92]	@ (8000798 <uart_name+0xbc>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d101      	bne.n	8000742 <uart_name+0x66>
 800073e:	4b17      	ldr	r3, [pc, #92]	@ (800079c <uart_name+0xc0>)
 8000740:	e00e      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef UART7
    if (huart->Instance == UART7)  return "UART7";
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a16      	ldr	r2, [pc, #88]	@ (80007a0 <uart_name+0xc4>)
 8000748:	4293      	cmp	r3, r2
 800074a:	d101      	bne.n	8000750 <uart_name+0x74>
 800074c:	4b15      	ldr	r3, [pc, #84]	@ (80007a4 <uart_name+0xc8>)
 800074e:	e007      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef UART8
    if (huart->Instance == UART8)  return "UART8";
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a14      	ldr	r2, [pc, #80]	@ (80007a8 <uart_name+0xcc>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d101      	bne.n	800075e <uart_name+0x82>
 800075a:	4b14      	ldr	r3, [pc, #80]	@ (80007ac <uart_name+0xd0>)
 800075c:	e000      	b.n	8000760 <uart_name+0x84>
#endif

    return "UART?";
 800075e:	4b03      	ldr	r3, [pc, #12]	@ (800076c <uart_name+0x90>)
}
 8000760:	4618      	mov	r0, r3
 8000762:	370c      	adds	r7, #12
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	080187f8 	.word	0x080187f8
 8000770:	40011000 	.word	0x40011000
 8000774:	08018800 	.word	0x08018800
 8000778:	40004400 	.word	0x40004400
 800077c:	08018808 	.word	0x08018808
 8000780:	40004800 	.word	0x40004800
 8000784:	08018810 	.word	0x08018810
 8000788:	40004c00 	.word	0x40004c00
 800078c:	08018818 	.word	0x08018818
 8000790:	40005000 	.word	0x40005000
 8000794:	08018820 	.word	0x08018820
 8000798:	40011400 	.word	0x40011400
 800079c:	08018828 	.word	0x08018828
 80007a0:	40007800 	.word	0x40007800
 80007a4:	08018830 	.word	0x08018830
 80007a8:	40007c00 	.word	0x40007c00
 80007ac:	08018838 	.word	0x08018838

080007b0 <APP_Init>:

void APP_Init(UART_HandleTypeDef *huart_pump1,
              UART_HandleTypeDef *huart_pump2,
              I2C_HandleTypeDef  *hi2c_eeprom)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b0a0      	sub	sp, #128	@ 0x80
 80007b4:	af02      	add	r7, sp, #8
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	607a      	str	r2, [r7, #4]
    char buf[96];

    /* Settings first (read EEPROM once at boot) */
    Settings_Init(&s_settings, hi2c_eeprom);
 80007bc:	6879      	ldr	r1, [r7, #4]
 80007be:	485c      	ldr	r0, [pc, #368]	@ (8000930 <APP_Init+0x180>)
 80007c0:	f003 f892 	bl	80038e8 <Settings_Init>
    bool loaded = Settings_Load(&s_settings);
 80007c4:	485a      	ldr	r0, [pc, #360]	@ (8000930 <APP_Init+0x180>)
 80007c6:	f003 f8ad 	bl	8003924 <Settings_Load>
 80007ca:	4603      	mov	r3, r0
 80007cc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

    /* Protocol adapters (GasKitLink today; can be swapped later) */
    PumpProtoGKL_Init(&s_proto1, huart_pump1);
 80007d0:	68f9      	ldr	r1, [r7, #12]
 80007d2:	4858      	ldr	r0, [pc, #352]	@ (8000934 <APP_Init+0x184>)
 80007d4:	f002 fd1a 	bl	800320c <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_proto1, "TRK1");
 80007d8:	4957      	ldr	r1, [pc, #348]	@ (8000938 <APP_Init+0x188>)
 80007da:	4856      	ldr	r0, [pc, #344]	@ (8000934 <APP_Init+0x184>)
 80007dc:	f002 fd52 	bl	8003284 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_p1, &s_proto1);
 80007e0:	4954      	ldr	r1, [pc, #336]	@ (8000934 <APP_Init+0x184>)
 80007e2:	4856      	ldr	r0, [pc, #344]	@ (800093c <APP_Init+0x18c>)
 80007e4:	f002 fd86 	bl	80032f4 <PumpProtoGKL_Bind>
    snprintf(buf, sizeof(buf), ">>> GasKitLink Initialized on %s (non-blocking).\r\n", uart_name(huart_pump1));
 80007e8:	68f8      	ldr	r0, [r7, #12]
 80007ea:	f7ff ff77 	bl	80006dc <uart_name>
 80007ee:	4603      	mov	r3, r0
 80007f0:	f107 0014 	add.w	r0, r7, #20
 80007f4:	4a52      	ldr	r2, [pc, #328]	@ (8000940 <APP_Init+0x190>)
 80007f6:	2160      	movs	r1, #96	@ 0x60
 80007f8:	f017 fb2a 	bl	8017e50 <sniprintf>
    app_log_boot(buf);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff ff5b 	bl	80006bc <app_log_boot>

    PumpProtoGKL_Init(&s_proto2, huart_pump2);
 8000806:	68b9      	ldr	r1, [r7, #8]
 8000808:	484e      	ldr	r0, [pc, #312]	@ (8000944 <APP_Init+0x194>)
 800080a:	f002 fcff 	bl	800320c <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_proto2, "TRK2");
 800080e:	494e      	ldr	r1, [pc, #312]	@ (8000948 <APP_Init+0x198>)
 8000810:	484c      	ldr	r0, [pc, #304]	@ (8000944 <APP_Init+0x194>)
 8000812:	f002 fd37 	bl	8003284 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_p2, &s_proto2);
 8000816:	494b      	ldr	r1, [pc, #300]	@ (8000944 <APP_Init+0x194>)
 8000818:	484c      	ldr	r0, [pc, #304]	@ (800094c <APP_Init+0x19c>)
 800081a:	f002 fd6b 	bl	80032f4 <PumpProtoGKL_Bind>
    snprintf(buf, sizeof(buf), ">>> GasKitLink Initialized on %s (non-blocking).\r\n", uart_name(huart_pump2));
 800081e:	68b8      	ldr	r0, [r7, #8]
 8000820:	f7ff ff5c 	bl	80006dc <uart_name>
 8000824:	4603      	mov	r3, r0
 8000826:	f107 0014 	add.w	r0, r7, #20
 800082a:	4a45      	ldr	r2, [pc, #276]	@ (8000940 <APP_Init+0x190>)
 800082c:	2160      	movs	r1, #96	@ 0x60
 800082e:	f017 fb0f 	bl	8017e50 <sniprintf>
    app_log_boot(buf);
 8000832:	f107 0314 	add.w	r3, r7, #20
 8000836:	4618      	mov	r0, r3
 8000838:	f7ff ff40 	bl	80006bc <app_log_boot>

    /* Manager (poll period is protocol-agnostic). 200ms is safe for now. */
    PumpMgr_Init(&s_mgr, APP_POLL_PERIOD_MS);
 800083c:	21c8      	movs	r1, #200	@ 0xc8
 800083e:	4844      	ldr	r0, [pc, #272]	@ (8000950 <APP_Init+0x1a0>)
 8000840:	f001 fd4c 	bl	80022dc <PumpMgr_Init>

    /* Ensure at least two entries exist in settings */
    if (s_settings.data.pump_count < 2u)
 8000844:	4b3a      	ldr	r3, [pc, #232]	@ (8000930 <APP_Init+0x180>)
 8000846:	791b      	ldrb	r3, [r3, #4]
 8000848:	2b01      	cmp	r3, #1
 800084a:	d802      	bhi.n	8000852 <APP_Init+0xa2>
    {
        s_settings.data.pump_count = 2u;
 800084c:	4b38      	ldr	r3, [pc, #224]	@ (8000930 <APP_Init+0x180>)
 800084e:	2202      	movs	r2, #2
 8000850:	711a      	strb	r2, [r3, #4]
        /* Defaults already clamped inside Settings_Defaults/Load */
    }

    /* Create devices (IDs 1..N) */
    (void)PumpMgr_Add(&s_mgr,
 8000852:	4b37      	ldr	r3, [pc, #220]	@ (8000930 <APP_Init+0x180>)
 8000854:	799a      	ldrb	r2, [r3, #6]
 8000856:	4b36      	ldr	r3, [pc, #216]	@ (8000930 <APP_Init+0x180>)
 8000858:	79db      	ldrb	r3, [r3, #7]
 800085a:	9300      	str	r3, [sp, #0]
 800085c:	4613      	mov	r3, r2
 800085e:	4a37      	ldr	r2, [pc, #220]	@ (800093c <APP_Init+0x18c>)
 8000860:	2101      	movs	r1, #1
 8000862:	483b      	ldr	r0, [pc, #236]	@ (8000950 <APP_Init+0x1a0>)
 8000864:	f001 fd60 	bl	8002328 <PumpMgr_Add>
                     1u,
                     &s_p1,
                     s_settings.data.pump[0].ctrl_addr,
                     s_settings.data.pump[0].slave_addr);

    (void)PumpMgr_Add(&s_mgr,
 8000868:	4b31      	ldr	r3, [pc, #196]	@ (8000930 <APP_Init+0x180>)
 800086a:	7a9a      	ldrb	r2, [r3, #10]
 800086c:	4b30      	ldr	r3, [pc, #192]	@ (8000930 <APP_Init+0x180>)
 800086e:	7adb      	ldrb	r3, [r3, #11]
 8000870:	9300      	str	r3, [sp, #0]
 8000872:	4613      	mov	r3, r2
 8000874:	4a35      	ldr	r2, [pc, #212]	@ (800094c <APP_Init+0x19c>)
 8000876:	2102      	movs	r1, #2
 8000878:	4835      	ldr	r0, [pc, #212]	@ (8000950 <APP_Init+0x1a0>)
 800087a:	f001 fd55 	bl	8002328 <PumpMgr_Add>
                     2u,
                     &s_p2,
                     s_settings.data.pump[1].ctrl_addr,
                     s_settings.data.pump[1].slave_addr);

    (void)PumpMgr_SetPrice(&s_mgr, 1u, (uint32_t)s_settings.data.pump[0].price);
 800087e:	4b2c      	ldr	r3, [pc, #176]	@ (8000930 <APP_Init+0x180>)
 8000880:	891b      	ldrh	r3, [r3, #8]
 8000882:	461a      	mov	r2, r3
 8000884:	2101      	movs	r1, #1
 8000886:	4832      	ldr	r0, [pc, #200]	@ (8000950 <APP_Init+0x1a0>)
 8000888:	f001 fe27 	bl	80024da <PumpMgr_SetPrice>
    (void)PumpMgr_SetPrice(&s_mgr, 2u, (uint32_t)s_settings.data.pump[1].price);
 800088c:	4b28      	ldr	r3, [pc, #160]	@ (8000930 <APP_Init+0x180>)
 800088e:	899b      	ldrh	r3, [r3, #12]
 8000890:	461a      	mov	r2, r3
 8000892:	2102      	movs	r1, #2
 8000894:	482e      	ldr	r0, [pc, #184]	@ (8000950 <APP_Init+0x1a0>)
 8000896:	f001 fe20 	bl	80024da <PumpMgr_SetPrice>

    /* UI */
    UI_Init(&s_ui, &s_mgr, &s_settings);
 800089a:	4a25      	ldr	r2, [pc, #148]	@ (8000930 <APP_Init+0x180>)
 800089c:	492c      	ldr	r1, [pc, #176]	@ (8000950 <APP_Init+0x1a0>)
 800089e:	482d      	ldr	r0, [pc, #180]	@ (8000954 <APP_Init+0x1a4>)
 80008a0:	f004 fe62 	bl	8005568 <UI_Init>

    /* Logs */
    app_log_boot(">>> APP: Control Panel started\r\n");
 80008a4:	482c      	ldr	r0, [pc, #176]	@ (8000958 <APP_Init+0x1a8>)
 80008a6:	f7ff ff09 	bl	80006bc <app_log_boot>
    snprintf(buf, sizeof(buf), ">>> APP: Settings %s (seq=%lu, slot=%u)\r\n",
 80008aa:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <APP_Init+0x106>
 80008b2:	4a2a      	ldr	r2, [pc, #168]	@ (800095c <APP_Init+0x1ac>)
 80008b4:	e000      	b.n	80008b8 <APP_Init+0x108>
 80008b6:	4a2a      	ldr	r2, [pc, #168]	@ (8000960 <APP_Init+0x1b0>)
             loaded ? "loaded" : "defaults",
             (unsigned long)s_settings.seq,
 80008b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000930 <APP_Init+0x180>)
 80008ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             (unsigned)s_settings.last_slot);
 80008bc:	491c      	ldr	r1, [pc, #112]	@ (8000930 <APP_Init+0x180>)
 80008be:	f891 102c 	ldrb.w	r1, [r1, #44]	@ 0x2c
    snprintf(buf, sizeof(buf), ">>> APP: Settings %s (seq=%lu, slot=%u)\r\n",
 80008c2:	f107 0014 	add.w	r0, r7, #20
 80008c6:	9101      	str	r1, [sp, #4]
 80008c8:	9300      	str	r3, [sp, #0]
 80008ca:	4613      	mov	r3, r2
 80008cc:	4a25      	ldr	r2, [pc, #148]	@ (8000964 <APP_Init+0x1b4>)
 80008ce:	2160      	movs	r1, #96	@ 0x60
 80008d0:	f017 fabe 	bl	8017e50 <sniprintf>
    app_log_boot(buf);
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	4618      	mov	r0, r3
 80008da:	f7ff feef 	bl	80006bc <app_log_boot>

    snprintf(buf, sizeof(buf), ">>> APP: TRK1 addr=%02u price=%04u\r\n",
             (unsigned)s_settings.data.pump[0].slave_addr,
 80008de:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <APP_Init+0x180>)
 80008e0:	79db      	ldrb	r3, [r3, #7]
    snprintf(buf, sizeof(buf), ">>> APP: TRK1 addr=%02u price=%04u\r\n",
 80008e2:	461a      	mov	r2, r3
             (unsigned)s_settings.data.pump[0].price);
 80008e4:	4b12      	ldr	r3, [pc, #72]	@ (8000930 <APP_Init+0x180>)
 80008e6:	891b      	ldrh	r3, [r3, #8]
    snprintf(buf, sizeof(buf), ">>> APP: TRK1 addr=%02u price=%04u\r\n",
 80008e8:	f107 0014 	add.w	r0, r7, #20
 80008ec:	9300      	str	r3, [sp, #0]
 80008ee:	4613      	mov	r3, r2
 80008f0:	4a1d      	ldr	r2, [pc, #116]	@ (8000968 <APP_Init+0x1b8>)
 80008f2:	2160      	movs	r1, #96	@ 0x60
 80008f4:	f017 faac 	bl	8017e50 <sniprintf>
    app_log_boot(buf);
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fedd 	bl	80006bc <app_log_boot>

    snprintf(buf, sizeof(buf), ">>> APP: TRK2 addr=%02u price=%04u\r\n",
             (unsigned)s_settings.data.pump[1].slave_addr,
 8000902:	4b0b      	ldr	r3, [pc, #44]	@ (8000930 <APP_Init+0x180>)
 8000904:	7adb      	ldrb	r3, [r3, #11]
    snprintf(buf, sizeof(buf), ">>> APP: TRK2 addr=%02u price=%04u\r\n",
 8000906:	461a      	mov	r2, r3
             (unsigned)s_settings.data.pump[1].price);
 8000908:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <APP_Init+0x180>)
 800090a:	899b      	ldrh	r3, [r3, #12]
    snprintf(buf, sizeof(buf), ">>> APP: TRK2 addr=%02u price=%04u\r\n",
 800090c:	f107 0014 	add.w	r0, r7, #20
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	4613      	mov	r3, r2
 8000914:	4a15      	ldr	r2, [pc, #84]	@ (800096c <APP_Init+0x1bc>)
 8000916:	2160      	movs	r1, #96	@ 0x60
 8000918:	f017 fa9a 	bl	8017e50 <sniprintf>
    app_log_boot(buf);
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff fecb 	bl	80006bc <app_log_boot>
}
 8000926:	bf00      	nop
 8000928:	3778      	adds	r7, #120	@ 0x78
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	240002fc 	.word	0x240002fc
 8000934:	240003c0 	.word	0x240003c0
 8000938:	08018840 	.word	0x08018840
 800093c:	240009c0 	.word	0x240009c0
 8000940:	08018848 	.word	0x08018848
 8000944:	240006c0 	.word	0x240006c0
 8000948:	0801887c 	.word	0x0801887c
 800094c:	240009c8 	.word	0x240009c8
 8000950:	240001bc 	.word	0x240001bc
 8000954:	240002c4 	.word	0x240002c4
 8000958:	08018884 	.word	0x08018884
 800095c:	080188a8 	.word	0x080188a8
 8000960:	080188b0 	.word	0x080188b0
 8000964:	080188bc 	.word	0x080188bc
 8000968:	080188e8 	.word	0x080188e8
 800096c:	08018910 	.word	0x08018910

08000970 <APP_Task>:

void APP_Task(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
    /* Keyboard events are queued by timer scan. Here we just consume one event. */
    char key = KEYBOARD_GetKey();
 8000976:	f000 ffef 	bl	8001958 <KEYBOARD_GetKey>
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]

    /* Run protocol/manager tasks (non-blocking) */
    PumpMgr_Task(&s_mgr);
 800097e:	4808      	ldr	r0, [pc, #32]	@ (80009a0 <APP_Task+0x30>)
 8000980:	f001 ff05 	bl	800278e <PumpMgr_Task>

    /* Settings async write task (non-blocking) */
    Settings_Task(&s_settings);
 8000984:	4807      	ldr	r0, [pc, #28]	@ (80009a4 <APP_Task+0x34>)
 8000986:	f003 f982 	bl	8003c8e <Settings_Task>

    /* UI */
    UI_Task(&s_ui, key);
 800098a:	79fb      	ldrb	r3, [r7, #7]
 800098c:	4619      	mov	r1, r3
 800098e:	4806      	ldr	r0, [pc, #24]	@ (80009a8 <APP_Task+0x38>)
 8000990:	f004 fe1a 	bl	80055c8 <UI_Task>

    /* USB CDC logger flush */
    CDC_LOG_Task();
 8000994:	f000 f90c 	bl	8000bb0 <CDC_LOG_Task>
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	240001bc 	.word	0x240001bc
 80009a4:	240002fc 	.word	0x240002fc
 80009a8:	240002c4 	.word	0x240002c4

080009ac <ring_used>:
/* Packet buffer (must remain valid until TX complete) */
static uint8_t  s_tx_pkt[CDC_DATA_FS_MAX_PACKET_SIZE] __attribute__((aligned(32)));
static uint16_t s_tx_len = 0;

static uint32_t ring_used(uint32_t head, uint32_t tail)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
    if (head >= tail) return (head - tail);
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	d303      	bcc.n	80009c6 <ring_used+0x1a>
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	1ad3      	subs	r3, r2, r3
 80009c4:	e004      	b.n	80009d0 <ring_used+0x24>
    return (CDC_LOG_RING_SIZE - (tail - head));
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	1ad3      	subs	r3, r2, r3
 80009cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <ring_free>:

static uint32_t ring_free(uint32_t head, uint32_t tail)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
    /* keep 1 byte empty to distinguish full/empty */
    uint32_t used = ring_used(head, tail);
 80009e6:	6839      	ldr	r1, [r7, #0]
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ffdf 	bl	80009ac <ring_used>
 80009ee:	60f8      	str	r0, [r7, #12]
    if (used >= (CDC_LOG_RING_SIZE - 1u)) return 0u;
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d901      	bls.n	80009fe <ring_free+0x22>
 80009fa:	2300      	movs	r3, #0
 80009fc:	e003      	b.n	8000a06 <ring_free+0x2a>
    return (CDC_LOG_RING_SIZE - 1u - used);
 80009fe:	68fa      	ldr	r2, [r7, #12]
 8000a00:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000a04:	1a9b      	subs	r3, r3, r2
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3710      	adds	r7, #16
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
	...

08000a10 <dcache_clean_txpkt>:

static void dcache_clean_txpkt(uint16_t len)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b089      	sub	sp, #36	@ 0x24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	80fb      	strh	r3, [r7, #6]
#if (__DCACHE_PRESENT == 1U)
    /* Clean the cache for the packet buffer before USB reads it */
    uint32_t n = (uint32_t)len;
 8000a1a:	88fb      	ldrh	r3, [r7, #6]
 8000a1c:	61fb      	str	r3, [r7, #28]
    if (n == 0u) return;
 8000a1e:	69fb      	ldr	r3, [r7, #28]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d02a      	beq.n	8000a7a <dcache_clean_txpkt+0x6a>

    /* round up to 32 bytes */
    n = (n + 31u) & ~31u;
 8000a24:	69fb      	ldr	r3, [r7, #28]
 8000a26:	331f      	adds	r3, #31
 8000a28:	f023 031f 	bic.w	r3, r3, #31
 8000a2c:	61fb      	str	r3, [r7, #28]
    SCB_CleanDCache_by_Addr((uint32_t*)s_tx_pkt, (int32_t)n);
 8000a2e:	69fb      	ldr	r3, [r7, #28]
 8000a30:	4a16      	ldr	r2, [pc, #88]	@ (8000a8c <dcache_clean_txpkt+0x7c>)
 8000a32:	61ba      	str	r2, [r7, #24]
 8000a34:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	dd20      	ble.n	8000a7e <dcache_clean_txpkt+0x6e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000a3c:	69bb      	ldr	r3, [r7, #24]
 8000a3e:	f003 021f 	and.w	r2, r3, #31
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	4413      	add	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000a48:	69bb      	ldr	r3, [r7, #24]
 8000a4a:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a4c:	f3bf 8f4f 	dsb	sy
}
 8000a50:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000a52:	4a0f      	ldr	r2, [pc, #60]	@ (8000a90 <dcache_clean_txpkt+0x80>)
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	3320      	adds	r3, #32
 8000a5e:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	3b20      	subs	r3, #32
 8000a64:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 8000a66:	693b      	ldr	r3, [r7, #16]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	dcf2      	bgt.n	8000a52 <dcache_clean_txpkt+0x42>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a6c:	f3bf 8f4f 	dsb	sy
}
 8000a70:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a72:	f3bf 8f6f 	isb	sy
}
 8000a76:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8000a78:	e001      	b.n	8000a7e <dcache_clean_txpkt+0x6e>
    if (n == 0u) return;
 8000a7a:	bf00      	nop
 8000a7c:	e000      	b.n	8000a80 <dcache_clean_txpkt+0x70>
 8000a7e:	bf00      	nop
#else
    (void)len;
#endif
}
 8000a80:	3724      	adds	r7, #36	@ 0x24
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	240019e0 	.word	0x240019e0
 8000a90:	e000ed00 	.word	0xe000ed00

08000a94 <CDC_LOG_Init>:

void CDC_LOG_Init(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a98:	b672      	cpsid	i
}
 8000a9a:	bf00      	nop
    __disable_irq();
    s_head = 0;
 8000a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac8 <CDC_LOG_Init+0x34>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
    s_tail = 0;
 8000aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000acc <CDC_LOG_Init+0x38>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
    s_tx_busy = 0;
 8000aa8:	4b09      	ldr	r3, [pc, #36]	@ (8000ad0 <CDC_LOG_Init+0x3c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	701a      	strb	r2, [r3, #0]
    s_dropped = 0;
 8000aae:	4b09      	ldr	r3, [pc, #36]	@ (8000ad4 <CDC_LOG_Init+0x40>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
    s_tx_len = 0;
 8000ab4:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <CDC_LOG_Init+0x44>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000aba:	b662      	cpsie	i
}
 8000abc:	bf00      	nop
    __enable_irq();
}
 8000abe:	bf00      	nop
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr
 8000ac8:	240019d0 	.word	0x240019d0
 8000acc:	240019d4 	.word	0x240019d4
 8000ad0:	240019d8 	.word	0x240019d8
 8000ad4:	240019dc 	.word	0x240019dc
 8000ad8:	24001a20 	.word	0x24001a20

08000adc <CDC_LOG_Push>:
{
    return s_dropped;
}

void CDC_LOG_Push(const char *s)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d03f      	beq.n	8000b6a <CDC_LOG_Push+0x8e>

    uint32_t len = (uint32_t)strlen(s);
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f7ff fbf8 	bl	80002e0 <strlen>
 8000af0:	60f8      	str	r0, [r7, #12]
    if (len == 0u) return;
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d03a      	beq.n	8000b6e <CDC_LOG_Push+0x92>
  __ASM volatile ("cpsid i" : : : "memory");
 8000af8:	b672      	cpsid	i
}
 8000afa:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000afc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b78 <CDC_LOG_Push+0x9c>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	617b      	str	r3, [r7, #20]
    uint32_t tail = s_tail;
 8000b02:	4b1e      	ldr	r3, [pc, #120]	@ (8000b7c <CDC_LOG_Push+0xa0>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	60bb      	str	r3, [r7, #8]

    if (ring_free(head, tail) < len)
 8000b08:	68b9      	ldr	r1, [r7, #8]
 8000b0a:	6978      	ldr	r0, [r7, #20]
 8000b0c:	f7ff ff66 	bl	80009dc <ring_free>
 8000b10:	4602      	mov	r2, r0
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d907      	bls.n	8000b28 <CDC_LOG_Push+0x4c>
    {
        /* no space: drop entire message */
        s_dropped++;
 8000b18:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <CDC_LOG_Push+0xa4>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	4a18      	ldr	r2, [pc, #96]	@ (8000b80 <CDC_LOG_Push+0xa4>)
 8000b20:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b22:	b662      	cpsie	i
}
 8000b24:	bf00      	nop
        __enable_irq();
        return;
 8000b26:	e023      	b.n	8000b70 <CDC_LOG_Push+0x94>
    }

    for (uint32_t i = 0; i < len; i++)
 8000b28:	2300      	movs	r3, #0
 8000b2a:	613b      	str	r3, [r7, #16]
 8000b2c:	e014      	b.n	8000b58 <CDC_LOG_Push+0x7c>
    {
        s_ring[head] = (uint8_t)s[i];
 8000b2e:	687a      	ldr	r2, [r7, #4]
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	4413      	add	r3, r2
 8000b34:	7819      	ldrb	r1, [r3, #0]
 8000b36:	4a13      	ldr	r2, [pc, #76]	@ (8000b84 <CDC_LOG_Push+0xa8>)
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	4413      	add	r3, r2
 8000b3c:	460a      	mov	r2, r1
 8000b3e:	701a      	strb	r2, [r3, #0]
        head++;
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	3301      	adds	r3, #1
 8000b44:	617b      	str	r3, [r7, #20]
        if (head >= CDC_LOG_RING_SIZE) head = 0;
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000b4c:	d301      	bcc.n	8000b52 <CDC_LOG_Push+0x76>
 8000b4e:	2300      	movs	r3, #0
 8000b50:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++)
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	3301      	adds	r3, #1
 8000b56:	613b      	str	r3, [r7, #16]
 8000b58:	693a      	ldr	r2, [r7, #16]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d3e6      	bcc.n	8000b2e <CDC_LOG_Push+0x52>
    }

    s_head = head;
 8000b60:	4a05      	ldr	r2, [pc, #20]	@ (8000b78 <CDC_LOG_Push+0x9c>)
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b66:	b662      	cpsie	i
}
 8000b68:	e002      	b.n	8000b70 <CDC_LOG_Push+0x94>
    if (s == NULL) return;
 8000b6a:	bf00      	nop
 8000b6c:	e000      	b.n	8000b70 <CDC_LOG_Push+0x94>
    if (len == 0u) return;
 8000b6e:	bf00      	nop
    __enable_irq();
}
 8000b70:	3718      	adds	r7, #24
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	240019d0 	.word	0x240019d0
 8000b7c:	240019d4 	.word	0x240019d4
 8000b80:	240019dc 	.word	0x240019dc
 8000b84:	240009d0 	.word	0x240009d0

08000b88 <CDC_Log>:

void CDC_Log(const char *msg)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
    if (msg == NULL) {
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d006      	beq.n	8000ba4 <CDC_Log+0x1c>
        return;
    }

    CDC_LOG_Push(msg);
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ffa0 	bl	8000adc <CDC_LOG_Push>
    CDC_LOG_Push("\r\n");
 8000b9c:	4803      	ldr	r0, [pc, #12]	@ (8000bac <CDC_Log+0x24>)
 8000b9e:	f7ff ff9d 	bl	8000adc <CDC_LOG_Push>
 8000ba2:	e000      	b.n	8000ba6 <CDC_Log+0x1e>
        return;
 8000ba4:	bf00      	nop
}
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	08018938 	.word	0x08018938

08000bb0 <CDC_LOG_Task>:

void CDC_LOG_Task(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
    if (s_tx_busy) return;
 8000bb6:	4b2f      	ldr	r3, [pc, #188]	@ (8000c74 <CDC_LOG_Task+0xc4>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d152      	bne.n	8000c66 <CDC_LOG_Task+0xb6>
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc0:	b672      	cpsid	i
}
 8000bc2:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000bc4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c78 <CDC_LOG_Task+0xc8>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	60fb      	str	r3, [r7, #12]
    uint32_t tail = s_tail;
 8000bca:	4b2c      	ldr	r3, [pc, #176]	@ (8000c7c <CDC_LOG_Task+0xcc>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000bd0:	b662      	cpsie	i
}
 8000bd2:	bf00      	nop
    __enable_irq();

    uint32_t used = ring_used(head, tail);
 8000bd4:	68b9      	ldr	r1, [r7, #8]
 8000bd6:	68f8      	ldr	r0, [r7, #12]
 8000bd8:	f7ff fee8 	bl	80009ac <ring_used>
 8000bdc:	6078      	str	r0, [r7, #4]
    if (used == 0u) return;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d042      	beq.n	8000c6a <CDC_LOG_Task+0xba>

    uint16_t to_send = (used > (uint32_t)CDC_DATA_FS_MAX_PACKET_SIZE) ?
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2b40      	cmp	r3, #64	@ 0x40
 8000be8:	d802      	bhi.n	8000bf0 <CDC_LOG_Task+0x40>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	e000      	b.n	8000bf2 <CDC_LOG_Task+0x42>
 8000bf0:	2340      	movs	r3, #64	@ 0x40
 8000bf2:	807b      	strh	r3, [r7, #2]
                       (uint16_t)CDC_DATA_FS_MAX_PACKET_SIZE :
                       (uint16_t)used;

    /* Prepare packet (do not advance tail until USBD_OK) */
    uint32_t t = tail;
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	827b      	strh	r3, [r7, #18]
 8000bfc:	e012      	b.n	8000c24 <CDC_LOG_Task+0x74>
    {
        s_tx_pkt[i] = s_ring[t];
 8000bfe:	8a7b      	ldrh	r3, [r7, #18]
 8000c00:	491f      	ldr	r1, [pc, #124]	@ (8000c80 <CDC_LOG_Task+0xd0>)
 8000c02:	697a      	ldr	r2, [r7, #20]
 8000c04:	440a      	add	r2, r1
 8000c06:	7811      	ldrb	r1, [r2, #0]
 8000c08:	4a1e      	ldr	r2, [pc, #120]	@ (8000c84 <CDC_LOG_Task+0xd4>)
 8000c0a:	54d1      	strb	r1, [r2, r3]
        t++;
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	617b      	str	r3, [r7, #20]
        if (t >= CDC_LOG_RING_SIZE) t = 0;
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000c18:	d301      	bcc.n	8000c1e <CDC_LOG_Task+0x6e>
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000c1e:	8a7b      	ldrh	r3, [r7, #18]
 8000c20:	3301      	adds	r3, #1
 8000c22:	827b      	strh	r3, [r7, #18]
 8000c24:	8a7a      	ldrh	r2, [r7, #18]
 8000c26:	887b      	ldrh	r3, [r7, #2]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d3e8      	bcc.n	8000bfe <CDC_LOG_Task+0x4e>
    }
    s_tx_len = to_send;
 8000c2c:	4a16      	ldr	r2, [pc, #88]	@ (8000c88 <CDC_LOG_Task+0xd8>)
 8000c2e:	887b      	ldrh	r3, [r7, #2]
 8000c30:	8013      	strh	r3, [r2, #0]

    dcache_clean_txpkt(s_tx_len);
 8000c32:	4b15      	ldr	r3, [pc, #84]	@ (8000c88 <CDC_LOG_Task+0xd8>)
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff feea 	bl	8000a10 <dcache_clean_txpkt>

    uint8_t res = CDC_Transmit_FS(s_tx_pkt, s_tx_len);
 8000c3c:	4b12      	ldr	r3, [pc, #72]	@ (8000c88 <CDC_LOG_Task+0xd8>)
 8000c3e:	881b      	ldrh	r3, [r3, #0]
 8000c40:	4619      	mov	r1, r3
 8000c42:	4810      	ldr	r0, [pc, #64]	@ (8000c84 <CDC_LOG_Task+0xd4>)
 8000c44:	f016 fc74 	bl	8017530 <CDC_Transmit_FS>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	707b      	strb	r3, [r7, #1]
    if (res == USBD_OK)
 8000c4c:	787b      	ldrb	r3, [r7, #1]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d10c      	bne.n	8000c6c <CDC_LOG_Task+0xbc>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c52:	b672      	cpsid	i
}
 8000c54:	bf00      	nop
    {
        __disable_irq();
        s_tail = t;
 8000c56:	4a09      	ldr	r2, [pc, #36]	@ (8000c7c <CDC_LOG_Task+0xcc>)
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	6013      	str	r3, [r2, #0]
        s_tx_busy = 1u;
 8000c5c:	4b05      	ldr	r3, [pc, #20]	@ (8000c74 <CDC_LOG_Task+0xc4>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000c62:	b662      	cpsie	i
}
 8000c64:	e002      	b.n	8000c6c <CDC_LOG_Task+0xbc>
    if (s_tx_busy) return;
 8000c66:	bf00      	nop
 8000c68:	e000      	b.n	8000c6c <CDC_LOG_Task+0xbc>
    if (used == 0u) return;
 8000c6a:	bf00      	nop
    }
    else
    {
        /* BUSY/FAIL: keep queue intact, try later */
    }
}
 8000c6c:	3718      	adds	r7, #24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	240019d8 	.word	0x240019d8
 8000c78:	240019d0 	.word	0x240019d0
 8000c7c:	240019d4 	.word	0x240019d4
 8000c80:	240009d0 	.word	0x240009d0
 8000c84:	240019e0 	.word	0x240019e0
 8000c88:	24001a20 	.word	0x24001a20

08000c8c <CDC_LOG_TxCpltCallback>:

void CDC_LOG_TxCpltCallback(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
    s_tx_busy = 0u;
 8000c90:	4b03      	ldr	r3, [pc, #12]	@ (8000ca0 <CDC_LOG_TxCpltCallback+0x14>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	701a      	strb	r2, [r3, #0]
}
 8000c96:	bf00      	nop
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	240019d8 	.word	0x240019d8

08000ca4 <gkl_register_link>:

static GKL_Link *s_links[GKL_MAX_LINKS];
static uint8_t   s_links_count = 0;

static void gkl_register_link(GKL_Link *link)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d034      	beq.n	8000d1c <gkl_register_link+0x78>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d030      	beq.n	8000d1c <gkl_register_link+0x78>

    /* Already registered? */
    for (uint8_t i = 0; i < s_links_count; i++)
 8000cba:	2300      	movs	r3, #0
 8000cbc:	73fb      	strb	r3, [r7, #15]
 8000cbe:	e018      	b.n	8000cf2 <gkl_register_link+0x4e>
    {
        if (s_links[i] == link) return;
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d30 <gkl_register_link+0x8c>)
 8000cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d028      	beq.n	8000d20 <gkl_register_link+0x7c>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000cce:	7bfb      	ldrb	r3, [r7, #15]
 8000cd0:	4a17      	ldr	r2, [pc, #92]	@ (8000d30 <gkl_register_link+0x8c>)
 8000cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d008      	beq.n	8000cec <gkl_register_link+0x48>
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	4a14      	ldr	r2, [pc, #80]	@ (8000d30 <gkl_register_link+0x8c>)
 8000cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d01b      	beq.n	8000d24 <gkl_register_link+0x80>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000cec:	7bfb      	ldrb	r3, [r7, #15]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	73fb      	strb	r3, [r7, #15]
 8000cf2:	4b10      	ldr	r3, [pc, #64]	@ (8000d34 <gkl_register_link+0x90>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	7bfa      	ldrb	r2, [r7, #15]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d3e1      	bcc.n	8000cc0 <gkl_register_link+0x1c>
    }

    if (s_links_count < (uint8_t)GKL_MAX_LINKS)
 8000cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8000d34 <gkl_register_link+0x90>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2b03      	cmp	r3, #3
 8000d02:	d810      	bhi.n	8000d26 <gkl_register_link+0x82>
    {
        s_links[s_links_count++] = link;
 8000d04:	4b0b      	ldr	r3, [pc, #44]	@ (8000d34 <gkl_register_link+0x90>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	1c5a      	adds	r2, r3, #1
 8000d0a:	b2d1      	uxtb	r1, r2
 8000d0c:	4a09      	ldr	r2, [pc, #36]	@ (8000d34 <gkl_register_link+0x90>)
 8000d0e:	7011      	strb	r1, [r2, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	4a07      	ldr	r2, [pc, #28]	@ (8000d30 <gkl_register_link+0x8c>)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000d1a:	e004      	b.n	8000d26 <gkl_register_link+0x82>
    if (link == NULL || link->huart == NULL) return;
 8000d1c:	bf00      	nop
 8000d1e:	e002      	b.n	8000d26 <gkl_register_link+0x82>
        if (s_links[i] == link) return;
 8000d20:	bf00      	nop
 8000d22:	e000      	b.n	8000d26 <gkl_register_link+0x82>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000d24:	bf00      	nop
    }
}
 8000d26:	3714      	adds	r7, #20
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	24001a24 	.word	0x24001a24
 8000d34:	24001a34 	.word	0x24001a34

08000d38 <gkl_find_by_huart>:

static GKL_Link *gkl_find_by_huart(UART_HandleTypeDef *huart)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return NULL;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d101      	bne.n	8000d4a <gkl_find_by_huart+0x12>
 8000d46:	2300      	movs	r3, #0
 8000d48:	e01e      	b.n	8000d88 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	73fb      	strb	r3, [r7, #15]
 8000d4e:	e015      	b.n	8000d7c <gkl_find_by_huart+0x44>
    {
        if (s_links[i] && s_links[i]->huart == huart)
 8000d50:	7bfb      	ldrb	r3, [r7, #15]
 8000d52:	4a10      	ldr	r2, [pc, #64]	@ (8000d94 <gkl_find_by_huart+0x5c>)
 8000d54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d00c      	beq.n	8000d76 <gkl_find_by_huart+0x3e>
 8000d5c:	7bfb      	ldrb	r3, [r7, #15]
 8000d5e:	4a0d      	ldr	r2, [pc, #52]	@ (8000d94 <gkl_find_by_huart+0x5c>)
 8000d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	d104      	bne.n	8000d76 <gkl_find_by_huart+0x3e>
        {
            return s_links[i];
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
 8000d6e:	4a09      	ldr	r2, [pc, #36]	@ (8000d94 <gkl_find_by_huart+0x5c>)
 8000d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d74:	e008      	b.n	8000d88 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	73fb      	strb	r3, [r7, #15]
 8000d7c:	4b06      	ldr	r3, [pc, #24]	@ (8000d98 <gkl_find_by_huart+0x60>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	7bfa      	ldrb	r2, [r7, #15]
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d3e4      	bcc.n	8000d50 <gkl_find_by_huart+0x18>
        }
    }
    return NULL;
 8000d86:	2300      	movs	r3, #0
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	3714      	adds	r7, #20
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr
 8000d94:	24001a24 	.word	0x24001a24
 8000d98:	24001a34 	.word	0x24001a34

08000d9c <gkl_raw_rx_push>:
/* ===================== Internal helpers ===================== */

/* ===================== Raw RX logging helpers (IRQ-safe) ===================== */

static inline void gkl_raw_rx_push(GKL_Link *link, uint8_t b)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	460b      	mov	r3, r1
 8000da6:	70fb      	strb	r3, [r7, #3]
    /* Single-producer (IRQ) / single-consumer (main loop) ring buffer */
    uint16_t next = (uint16_t)(link->raw_rx_head + 1u);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	3301      	adds	r3, #1
 8000db2:	81fb      	strh	r3, [r7, #14]
    if (next >= (uint16_t)GKL_RAW_RX_LOG_SIZE) next = 0u;
 8000db4:	89fb      	ldrh	r3, [r7, #14]
 8000db6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000dba:	d301      	bcc.n	8000dc0 <gkl_raw_rx_push+0x24>
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	81fb      	strh	r3, [r7, #14]

    if (next == link->raw_rx_tail)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	89fa      	ldrh	r2, [r7, #14]
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	d104      	bne.n	8000dd8 <gkl_raw_rx_push+0x3c>
    {
        link->raw_rx_overflow = 1u;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
        /* Drop byte on overflow */
        return;
 8000dd6:	e00d      	b.n	8000df4 <gkl_raw_rx_push+0x58>
    }

    link->raw_rx_log[link->raw_rx_head] = b;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	461a      	mov	r2, r3
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4413      	add	r3, r2
 8000de6:	78fa      	ldrb	r2, [r7, #3]
 8000de8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    link->raw_rx_head = next;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	89fa      	ldrh	r2, [r7, #14]
 8000df0:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
}
 8000df4:	3714      	adds	r7, #20
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
	...

08000e00 <dcache_clean_by_addr>:

/* Cache line size on Cortex-M7 is 32 bytes */
#define DCACHE_LINE_SIZE  (32u)

static void dcache_clean_by_addr(void *addr, uint32_t len)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b08b      	sub	sp, #44	@ 0x2c
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	6039      	str	r1, [r7, #0]
#if (__DCACHE_PRESENT == 1U)
    if (addr == NULL || len == 0u) return;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d039      	beq.n	8000e84 <dcache_clean_by_addr+0x84>
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d036      	beq.n	8000e84 <dcache_clean_by_addr+0x84>
    uintptr_t start = (uintptr_t)addr;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	627b      	str	r3, [r7, #36]	@ 0x24
    uintptr_t end   = start + len;
 8000e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	4413      	add	r3, r2
 8000e20:	623b      	str	r3, [r7, #32]

    uintptr_t start_aligned = start & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e24:	f023 031f 	bic.w	r3, r3, #31
 8000e28:	61fb      	str	r3, [r7, #28]
    uintptr_t end_aligned   = (end + (DCACHE_LINE_SIZE - 1u)) & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000e2a:	6a3b      	ldr	r3, [r7, #32]
 8000e2c:	331f      	adds	r3, #31
 8000e2e:	f023 031f 	bic.w	r3, r3, #31
 8000e32:	61bb      	str	r3, [r7, #24]

    SCB_CleanDCache_by_Addr((uint32_t*)start_aligned, (int32_t)(end_aligned - start_aligned));
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	69b9      	ldr	r1, [r7, #24]
 8000e38:	69fa      	ldr	r2, [r7, #28]
 8000e3a:	1a8a      	subs	r2, r1, r2
 8000e3c:	617b      	str	r3, [r7, #20]
 8000e3e:	613a      	str	r2, [r7, #16]
    if ( dsize > 0 ) { 
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	dd20      	ble.n	8000e88 <dcache_clean_by_addr+0x88>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	f003 021f 	and.w	r2, r3, #31
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	4413      	add	r3, r2
 8000e50:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000e56:	f3bf 8f4f 	dsb	sy
}
 8000e5a:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e94 <dcache_clean_by_addr+0x94>)
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	3320      	adds	r3, #32
 8000e68:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	3b20      	subs	r3, #32
 8000e6e:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	dcf2      	bgt.n	8000e5c <dcache_clean_by_addr+0x5c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000e76:	f3bf 8f4f 	dsb	sy
}
 8000e7a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e7c:	f3bf 8f6f 	isb	sy
}
 8000e80:	bf00      	nop
}
 8000e82:	e001      	b.n	8000e88 <dcache_clean_by_addr+0x88>
    if (addr == NULL || len == 0u) return;
 8000e84:	bf00      	nop
 8000e86:	e000      	b.n	8000e8a <dcache_clean_by_addr+0x8a>
 8000e88:	bf00      	nop
#else
    (void)addr; (void)len;
#endif
}
 8000e8a:	372c      	adds	r7, #44	@ 0x2c
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <gkl_checksum_xor>:

static uint8_t gkl_checksum_xor(const uint8_t *frame, uint8_t len)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	70fb      	strb	r3, [r7, #3]
    /* XOR from 2nd byte (index 1) to (n-1) byte (index len-2) */
    if (frame == NULL || len < 5u) return 0u;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d002      	beq.n	8000eb0 <gkl_checksum_xor+0x18>
 8000eaa:	78fb      	ldrb	r3, [r7, #3]
 8000eac:	2b04      	cmp	r3, #4
 8000eae:	d801      	bhi.n	8000eb4 <gkl_checksum_xor+0x1c>
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	e015      	b.n	8000ee0 <gkl_checksum_xor+0x48>
    uint8_t x = 0u;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000eb8:	2301      	movs	r3, #1
 8000eba:	73bb      	strb	r3, [r7, #14]
 8000ebc:	e009      	b.n	8000ed2 <gkl_checksum_xor+0x3a>
    {
        x ^= frame[i];
 8000ebe:	7bbb      	ldrb	r3, [r7, #14]
 8000ec0:	687a      	ldr	r2, [r7, #4]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	781a      	ldrb	r2, [r3, #0]
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
 8000ec8:	4053      	eors	r3, r2
 8000eca:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000ecc:	7bbb      	ldrb	r3, [r7, #14]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	73bb      	strb	r3, [r7, #14]
 8000ed2:	78fb      	ldrb	r3, [r7, #3]
 8000ed4:	3b01      	subs	r3, #1
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	7bba      	ldrb	r2, [r7, #14]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d3ef      	bcc.n	8000ebe <gkl_checksum_xor+0x26>
    }
    return x;
 8000ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <gkl_resp_data_len_for_cmd>:

static uint8_t gkl_resp_data_len_for_cmd(char resp_cmd)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
    /* Data length in Application Layer (not counting STX/addr/cmd/checksum) */
    switch (resp_cmd)
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	3b43      	subs	r3, #67	@ 0x43
 8000efa:	2b17      	cmp	r3, #23
 8000efc:	d840      	bhi.n	8000f80 <gkl_resp_data_len_for_cmd+0x94>
 8000efe:	a201      	add	r2, pc, #4	@ (adr r2, 8000f04 <gkl_resp_data_len_for_cmd+0x18>)
 8000f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f04:	08000f75 	.word	0x08000f75
 8000f08:	08000f7d 	.word	0x08000f7d
 8000f0c:	08000f81 	.word	0x08000f81
 8000f10:	08000f81 	.word	0x08000f81
 8000f14:	08000f81 	.word	0x08000f81
 8000f18:	08000f81 	.word	0x08000f81
 8000f1c:	08000f81 	.word	0x08000f81
 8000f20:	08000f81 	.word	0x08000f81
 8000f24:	08000f81 	.word	0x08000f81
 8000f28:	08000f69 	.word	0x08000f69
 8000f2c:	08000f81 	.word	0x08000f81
 8000f30:	08000f81 	.word	0x08000f81
 8000f34:	08000f81 	.word	0x08000f81
 8000f38:	08000f81 	.word	0x08000f81
 8000f3c:	08000f81 	.word	0x08000f81
 8000f40:	08000f6d 	.word	0x08000f6d
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f81 	.word	0x08000f81
 8000f50:	08000f81 	.word	0x08000f81
 8000f54:	08000f81 	.word	0x08000f81
 8000f58:	08000f81 	.word	0x08000f81
 8000f5c:	08000f81 	.word	0x08000f81
 8000f60:	08000f79 	.word	0x08000f79
    {
        case 'S': return 2u;  /* Status response: 2 data bytes (e.g., "10" in "S10S") */
 8000f64:	2302      	movs	r3, #2
 8000f66:	e00c      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'L': return 10u;
 8000f68:	230a      	movs	r3, #10
 8000f6a:	e00a      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'R': return 10u;
 8000f6c:	230a      	movs	r3, #10
 8000f6e:	e008      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'T': return 22u;
 8000f70:	2316      	movs	r3, #22
 8000f72:	e006      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'C': return 11u;
 8000f74:	230b      	movs	r3, #11
 8000f76:	e004      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'Z': return 6u;
 8000f78:	2306      	movs	r3, #6
 8000f7a:	e002      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'D': return 2u;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	e000      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        default:  return 0xFFu; /* unknown/variable */
 8000f80:	23ff      	movs	r3, #255	@ 0xff
    }
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <gkl_rx_reset>:

static void gkl_rx_reset(GKL_Link *link)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d013      	beq.n	8000fc6 <gkl_rx_reset+0x36>
    link->rx_len = 0u;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    link->rx_expected_len = 0u;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    link->last_rx_byte_ms = 0u;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* CRITICAL FIX: Clear RX buffer to prevent old data interference */
    memset(link->rx_buf, 0, sizeof(link->rx_buf));
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	333d      	adds	r3, #61	@ 0x3d
 8000fba:	221b      	movs	r2, #27
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f016 ff7c 	bl	8017ebc <memset>
 8000fc4:	e000      	b.n	8000fc8 <gkl_rx_reset+0x38>
    if (link == NULL) return;
 8000fc6:	bf00      	nop
}
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <gkl_fail>:

static void gkl_fail(GKL_Link *link, GKL_Result err)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	70fb      	strb	r3, [r7, #3]
    if (link == NULL) return;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d015      	beq.n	800100c <gkl_fail+0x3e>
    link->last_error = err;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	78fa      	ldrb	r2, [r7, #3]
 8000fe4:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	799b      	ldrb	r3, [r3, #6]
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	2bff      	cmp	r3, #255	@ 0xff
 8000fee:	d006      	beq.n	8000ffe <gkl_fail+0x30>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	799b      	ldrb	r3, [r3, #6]
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	719a      	strb	r2, [r3, #6]
    link->state = GKL_STATE_ERROR;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2204      	movs	r2, #4
 8001002:	711a      	strb	r2, [r3, #4]
    gkl_rx_reset(link);
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f7ff ffc3 	bl	8000f90 <gkl_rx_reset>
 800100a:	e000      	b.n	800100e <gkl_fail+0x40>
    if (link == NULL) return;
 800100c:	bf00      	nop
}
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <gkl_success>:

static void gkl_success(GKL_Link *link)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d006      	beq.n	8001030 <gkl_success+0x1c>
    link->last_error = GKL_OK;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2200      	movs	r2, #0
 8001026:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	719a      	strb	r2, [r3, #6]
 800102e:	e000      	b.n	8001032 <gkl_success+0x1e>
    if (link == NULL) return;
 8001030:	bf00      	nop
}
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <gkl_try_finalize_frame_if_complete>:

static void gkl_try_finalize_frame_if_complete(GKL_Link *link)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2b00      	cmp	r3, #0
 8001048:	f000 8086 	beq.w	8001158 <gkl_try_finalize_frame_if_complete+0x11c>

    /* If expected length unknown -> can't finalize here */
    if (link->rx_expected_len == 0u) return;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001052:	2b00      	cmp	r3, #0
 8001054:	f000 8082 	beq.w	800115c <gkl_try_finalize_frame_if_complete+0x120>
    if (link->rx_len < link->rx_expected_len) return;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800105e:	b2da      	uxtb	r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001066:	429a      	cmp	r2, r3
 8001068:	d37a      	bcc.n	8001160 <gkl_try_finalize_frame_if_complete+0x124>

    uint8_t len = link->rx_expected_len;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001070:	73fb      	strb	r3, [r7, #15]

    if (link->rx_buf[0] != GKL_STX)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001078:	2b02      	cmp	r3, #2
 800107a:	d004      	beq.n	8001086 <gkl_try_finalize_frame_if_complete+0x4a>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 800107c:	2105      	movs	r1, #5
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ffa5 	bl	8000fce <gkl_fail>
        return;
 8001084:	e06d      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate checksum */
    uint8_t calc = gkl_checksum_xor(link->rx_buf, len);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	333d      	adds	r3, #61	@ 0x3d
 800108a:	7bfa      	ldrb	r2, [r7, #15]
 800108c:	4611      	mov	r1, r2
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff ff02 	bl	8000e98 <gkl_checksum_xor>
 8001094:	4603      	mov	r3, r0
 8001096:	73bb      	strb	r3, [r7, #14]
    uint8_t recv = link->rx_buf[len - 1u];
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	3b01      	subs	r3, #1
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	4413      	add	r3, r2
 80010a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80010a4:	737b      	strb	r3, [r7, #13]
    if (calc != recv)
 80010a6:	7bba      	ldrb	r2, [r7, #14]
 80010a8:	7b7b      	ldrb	r3, [r7, #13]
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d004      	beq.n	80010b8 <gkl_try_finalize_frame_if_complete+0x7c>
    {
        gkl_fail(link, GKL_ERR_CRC);
 80010ae:	2104      	movs	r1, #4
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f7ff ff8c 	bl	8000fce <gkl_fail>
        return;
 80010b6:	e054      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate response command (if set) */
    if (link->expected_resp_cmd != 0 && (char)link->rx_buf[3] != link->expected_resp_cmd)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d00d      	beq.n	80010e0 <gkl_try_finalize_frame_if_complete+0xa4>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d004      	beq.n	80010e0 <gkl_try_finalize_frame_if_complete+0xa4>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 80010d6:	2105      	movs	r1, #5
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff78 	bl	8000fce <gkl_fail>
        return;
 80010de:	e040      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Fill response */
    link->last_resp.ctrl = link->rx_buf[1];
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    link->last_resp.slave = link->rx_buf[2];
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
    link->last_resp.cmd = (char)link->rx_buf[3];
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
    link->last_resp.checksum = recv;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	7b7a      	ldrb	r2, [r7, #13]
 8001108:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f

    uint8_t data_len = (uint8_t)(len - (1u + 2u + 1u + 1u));
 800110c:	7bfb      	ldrb	r3, [r7, #15]
 800110e:	3b05      	subs	r3, #5
 8001110:	733b      	strb	r3, [r7, #12]
    link->last_resp.data_len = data_len;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7b3a      	ldrb	r2, [r7, #12]
 8001116:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
    if (data_len > 0u)
 800111a:	7b3b      	ldrb	r3, [r7, #12]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d008      	beq.n	8001132 <gkl_try_finalize_frame_if_complete+0xf6>
    {
        memcpy(link->last_resp.data, &link->rx_buf[4], data_len);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3341      	adds	r3, #65	@ 0x41
 800112a:	7b3a      	ldrb	r2, [r7, #12]
 800112c:	4619      	mov	r1, r3
 800112e:	f016 ff0d 	bl	8017f4c <memcpy>
    }

    link->resp_ready = 1u;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2201      	movs	r2, #1
 8001136:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_GOT_RESP;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2203      	movs	r2, #3
 800113e:	711a      	strb	r2, [r3, #4]

    link->rx_total_frames++;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001144:	1c5a      	adds	r2, r3, #1
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_success(link);
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f7ff ff62 	bl	8001014 <gkl_success>
    gkl_rx_reset(link);
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff ff1d 	bl	8000f90 <gkl_rx_reset>
 8001156:	e004      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    if (link == NULL) return;
 8001158:	bf00      	nop
 800115a:	e002      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_expected_len == 0u) return;
 800115c:	bf00      	nop
 800115e:	e000      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_len < link->rx_expected_len) return;
 8001160:	bf00      	nop
}
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <GKL_Init>:

/* ===================== Public API ===================== */

void GKL_Init(GKL_Link *link, UART_HandleTypeDef *huart)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
    if (link == NULL) return;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d04e      	beq.n	8001216 <GKL_Init+0xae>

    memset(link, 0, sizeof(*link));
 8001178:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800117c:	2100      	movs	r1, #0
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f016 fe9c 	bl	8017ebc <memset>
    link->huart = huart;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	683a      	ldr	r2, [r7, #0]
 8001188:	601a      	str	r2, [r3, #0]
    link->state = GKL_STATE_IDLE;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	711a      	strb	r2, [r3, #4]
    link->last_error = GKL_OK;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2200      	movs	r2, #0
 8001194:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	719a      	strb	r2, [r3, #6]
    link->resp_ready = 0u;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2200      	movs	r2, #0
 80011a0:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->expected_resp_cmd = 0;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Raw RX log ring init */
    link->raw_rx_head = 0u;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2200      	movs	r2, #0
 80011b0:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
    link->raw_rx_tail = 0u;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2200      	movs	r2, #0
 80011b8:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    link->raw_rx_overflow = 0u;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e

    /* UART error diagnostics */
    link->last_uart_error = 0u;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2200      	movs	r2, #0
 80011c8:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 0u;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2200      	movs	r2, #0
 80011d0:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* RX diagnostics */
    link->rx_seen_since_tx = 0u;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes = 0u;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2200      	movs	r2, #0
 80011e8:	65da      	str	r2, [r3, #92]	@ 0x5c
    link->rx_total_frames = 0u;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2200      	movs	r2, #0
 80011ee:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_rx_reset(link);
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff fecd 	bl	8000f90 <gkl_rx_reset>

    gkl_register_link(link);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff fd54 	bl	8000ca4 <gkl_register_link>

    if (link->huart != NULL)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d009      	beq.n	8001218 <GKL_Init+0xb0>
    {
        /* Start 1-byte RX interrupt stream (non-blocking, no DMA ring) */
        (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6818      	ldr	r0, [r3, #0]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	333c      	adds	r3, #60	@ 0x3c
 800120c:	2201      	movs	r2, #1
 800120e:	4619      	mov	r1, r3
 8001210:	f010 f8c4 	bl	801139c <HAL_UART_Receive_IT>
 8001214:	e000      	b.n	8001218 <GKL_Init+0xb0>
    if (link == NULL) return;
 8001216:	bf00      	nop
    }
}
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <GKL_BuildFrame>:
                          char cmd,
                          const uint8_t *data,
                          uint8_t data_len,
                          uint8_t *out_bytes,
                          uint8_t *out_len)
{
 800121e:	b590      	push	{r4, r7, lr}
 8001220:	b085      	sub	sp, #20
 8001222:	af00      	add	r7, sp, #0
 8001224:	603b      	str	r3, [r7, #0]
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
 800122a:	460b      	mov	r3, r1
 800122c:	71bb      	strb	r3, [r7, #6]
 800122e:	4613      	mov	r3, r2
 8001230:	717b      	strb	r3, [r7, #5]
    if (out_bytes == NULL || out_len == NULL) return GKL_ERR_PARAM;
 8001232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001234:	2b00      	cmp	r3, #0
 8001236:	d002      	beq.n	800123e <GKL_BuildFrame+0x20>
 8001238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800123a:	2b00      	cmp	r3, #0
 800123c:	d101      	bne.n	8001242 <GKL_BuildFrame+0x24>
 800123e:	2302      	movs	r3, #2
 8001240:	e055      	b.n	80012ee <GKL_BuildFrame+0xd0>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 8001242:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001246:	2b16      	cmp	r3, #22
 8001248:	d901      	bls.n	800124e <GKL_BuildFrame+0x30>
 800124a:	2302      	movs	r3, #2
 800124c:	e04f      	b.n	80012ee <GKL_BuildFrame+0xd0>

    uint8_t idx = 0u;
 800124e:	2300      	movs	r3, #0
 8001250:	73fb      	strb	r3, [r7, #15]
    out_bytes[idx++] = GKL_STX;
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	1c5a      	adds	r2, r3, #1
 8001256:	73fa      	strb	r2, [r7, #15]
 8001258:	461a      	mov	r2, r3
 800125a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800125c:	4413      	add	r3, r2
 800125e:	2202      	movs	r2, #2
 8001260:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = ctrl;
 8001262:	7bfb      	ldrb	r3, [r7, #15]
 8001264:	1c5a      	adds	r2, r3, #1
 8001266:	73fa      	strb	r2, [r7, #15]
 8001268:	461a      	mov	r2, r3
 800126a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800126c:	4413      	add	r3, r2
 800126e:	79fa      	ldrb	r2, [r7, #7]
 8001270:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = slave;
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	1c5a      	adds	r2, r3, #1
 8001276:	73fa      	strb	r2, [r7, #15]
 8001278:	461a      	mov	r2, r3
 800127a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127c:	4413      	add	r3, r2
 800127e:	79ba      	ldrb	r2, [r7, #6]
 8001280:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = (uint8_t)cmd;
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	1c5a      	adds	r2, r3, #1
 8001286:	73fa      	strb	r2, [r7, #15]
 8001288:	461a      	mov	r2, r3
 800128a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800128c:	4413      	add	r3, r2
 800128e:	797a      	ldrb	r2, [r7, #5]
 8001290:	701a      	strb	r2, [r3, #0]

    if (data_len > 0u)
 8001292:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d012      	beq.n	80012c0 <GKL_BuildFrame+0xa2>
    {
        if (data == NULL) return GKL_ERR_PARAM;
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d101      	bne.n	80012a4 <GKL_BuildFrame+0x86>
 80012a0:	2302      	movs	r3, #2
 80012a2:	e024      	b.n	80012ee <GKL_BuildFrame+0xd0>
        memcpy(&out_bytes[idx], data, data_len);
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012a8:	4413      	add	r3, r2
 80012aa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80012ae:	6839      	ldr	r1, [r7, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f016 fe4b 	bl	8017f4c <memcpy>
        idx = (uint8_t)(idx + data_len);
 80012b6:	7bfa      	ldrb	r2, [r7, #15]
 80012b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012bc:	4413      	add	r3, r2
 80012be:	73fb      	strb	r3, [r7, #15]
    }

    /* checksum placeholder */
    out_bytes[idx++] = 0u;
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	1c5a      	adds	r2, r3, #1
 80012c4:	73fa      	strb	r2, [r7, #15]
 80012c6:	461a      	mov	r2, r3
 80012c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ca:	4413      	add	r3, r2
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
    out_bytes[idx - 1u] = gkl_checksum_xor(out_bytes, idx);
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012d6:	18d4      	adds	r4, r2, r3
 80012d8:	7bfb      	ldrb	r3, [r7, #15]
 80012da:	4619      	mov	r1, r3
 80012dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012de:	f7ff fddb 	bl	8000e98 <gkl_checksum_xor>
 80012e2:	4603      	mov	r3, r0
 80012e4:	7023      	strb	r3, [r4, #0]

    *out_len = idx;
 80012e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012e8:	7bfa      	ldrb	r2, [r7, #15]
 80012ea:	701a      	strb	r2, [r3, #0]
    return GKL_OK;
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd90      	pop	{r4, r7, pc}

080012f6 <GKL_Send>:
                    uint8_t slave,
                    char cmd,
                    const uint8_t *data,
                    uint8_t data_len,
                    char expected_resp_cmd)
{
 80012f6:	b590      	push	{r4, r7, lr}
 80012f8:	b089      	sub	sp, #36	@ 0x24
 80012fa:	af04      	add	r7, sp, #16
 80012fc:	6078      	str	r0, [r7, #4]
 80012fe:	4608      	mov	r0, r1
 8001300:	4611      	mov	r1, r2
 8001302:	461a      	mov	r2, r3
 8001304:	4603      	mov	r3, r0
 8001306:	70fb      	strb	r3, [r7, #3]
 8001308:	460b      	mov	r3, r1
 800130a:	70bb      	strb	r3, [r7, #2]
 800130c:	4613      	mov	r3, r2
 800130e:	707b      	strb	r3, [r7, #1]
    if (link == NULL || link->huart == NULL) return GKL_ERR_PARAM;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d003      	beq.n	800131e <GKL_Send+0x28>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d101      	bne.n	8001322 <GKL_Send+0x2c>
 800131e:	2302      	movs	r3, #2
 8001320:	e094      	b.n	800144c <GKL_Send+0x156>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 8001322:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001326:	2b16      	cmp	r3, #22
 8001328:	d901      	bls.n	800132e <GKL_Send+0x38>
 800132a:	2302      	movs	r3, #2
 800132c:	e08e      	b.n	800144c <GKL_Send+0x156>

    /* Only one in-flight request per link */
    if (link->state != GKL_STATE_IDLE && link->state != GKL_STATE_GOT_RESP && link->state != GKL_STATE_ERROR)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	791b      	ldrb	r3, [r3, #4]
 8001332:	b2db      	uxtb	r3, r3
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00b      	beq.n	8001350 <GKL_Send+0x5a>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	791b      	ldrb	r3, [r3, #4]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	2b03      	cmp	r3, #3
 8001340:	d006      	beq.n	8001350 <GKL_Send+0x5a>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	791b      	ldrb	r3, [r3, #4]
 8001346:	b2db      	uxtb	r3, r3
 8001348:	2b04      	cmp	r3, #4
 800134a:	d001      	beq.n	8001350 <GKL_Send+0x5a>
    {
        return GKL_ERR_BUSY;
 800134c:	2301      	movs	r3, #1
 800134e:	e07d      	b.n	800144c <GKL_Send+0x156>
    }

    /* Clear previous response */
    link->resp_ready = 0u;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2200      	movs	r2, #0
 8001354:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    memset(&link->last_resp, 0, sizeof(link->last_resp));
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3365      	adds	r3, #101	@ 0x65
 800135c:	221b      	movs	r2, #27
 800135e:	2100      	movs	r1, #0
 8001360:	4618      	mov	r0, r3
 8001362:	f016 fdab 	bl	8017ebc <memset>

    /* Reset RX buffer/timestamps for this exchange (IMPORTANT: do it BEFORE setting rx_expected_len) */
    gkl_rx_reset(link);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff fe12 	bl	8000f90 <gkl_rx_reset>

    /* Reset RX diagnostics for this exchange */
    link->rx_seen_since_tx = 0u;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2200      	movs	r2, #0
 8001370:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2200      	movs	r2, #0
 8001378:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->last_uart_error = 0u;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290

    /* Store expected response command and pre-calc expected response length if known */
    link->expected_resp_cmd = expected_resp_cmd;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800138a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    uint8_t resp_data_len = gkl_resp_data_len_for_cmd(expected_resp_cmd);
 800138e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff fdaa 	bl	8000eec <gkl_resp_data_len_for_cmd>
 8001398:	4603      	mov	r3, r0
 800139a:	73fb      	strb	r3, [r7, #15]
    if (resp_data_len != 0xFFu)
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	2bff      	cmp	r3, #255	@ 0xff
 80013a0:	d006      	beq.n	80013b0 <GKL_Send+0xba>
    {
        link->rx_expected_len = (uint8_t)(1u + 2u + 1u + resp_data_len + 1u);
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	3305      	adds	r3, #5
 80013a6:	b2da      	uxtb	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80013ae:	e003      	b.n	80013b8 <GKL_Send+0xc2>
    }
    else
    {
        link->rx_expected_len = 0u;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Build TX frame */
    uint8_t out_len = 0u;
 80013b8:	2300      	movs	r3, #0
 80013ba:	737b      	strb	r3, [r7, #13]
    GKL_Result br = GKL_BuildFrame(ctrl, slave, cmd, data, data_len, link->tx_buf, &out_len);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3320      	adds	r3, #32
 80013c0:	787c      	ldrb	r4, [r7, #1]
 80013c2:	78b9      	ldrb	r1, [r7, #2]
 80013c4:	78f8      	ldrb	r0, [r7, #3]
 80013c6:	f107 020d 	add.w	r2, r7, #13
 80013ca:	9202      	str	r2, [sp, #8]
 80013cc:	9301      	str	r3, [sp, #4]
 80013ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	6a3b      	ldr	r3, [r7, #32]
 80013d6:	4622      	mov	r2, r4
 80013d8:	f7ff ff21 	bl	800121e <GKL_BuildFrame>
 80013dc:	4603      	mov	r3, r0
 80013de:	73bb      	strb	r3, [r7, #14]
    if (br != GKL_OK) return br;
 80013e0:	7bbb      	ldrb	r3, [r7, #14]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <GKL_Send+0xf4>
 80013e6:	7bbb      	ldrb	r3, [r7, #14]
 80013e8:	e030      	b.n	800144c <GKL_Send+0x156>
    link->tx_len = out_len;
 80013ea:	7b7a      	ldrb	r2, [r7, #13]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

    /* Clean DCache before DMA reads tx_buf */
    dcache_clean_by_addr(link->tx_buf, link->tx_len);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f103 0220 	add.w	r2, r3, #32
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 80013fe:	4619      	mov	r1, r3
 8001400:	4610      	mov	r0, r2
 8001402:	f7ff fcfd 	bl	8000e00 <dcache_clean_by_addr>

    if (HAL_UART_Transmit_DMA(link->huart, (uint8_t*)link->tx_buf, link->tx_len) != HAL_OK)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6818      	ldr	r0, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f103 0120 	add.w	r1, r3, #32
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001416:	461a      	mov	r2, r3
 8001418:	f010 f80c 	bl	8011434 <HAL_UART_Transmit_DMA>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d010      	beq.n	8001444 <GKL_Send+0x14e>
    {
        link->last_error = GKL_ERR_UART;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2206      	movs	r2, #6
 8001426:	715a      	strb	r2, [r3, #5]
        if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	799b      	ldrb	r3, [r3, #6]
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2bff      	cmp	r3, #255	@ 0xff
 8001430:	d006      	beq.n	8001440 <GKL_Send+0x14a>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	799b      	ldrb	r3, [r3, #6]
 8001436:	b2db      	uxtb	r3, r3
 8001438:	3301      	adds	r3, #1
 800143a:	b2da      	uxtb	r2, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	719a      	strb	r2, [r3, #6]
        return GKL_ERR_UART;
 8001440:	2306      	movs	r3, #6
 8001442:	e003      	b.n	800144c <GKL_Send+0x156>
    }

    link->state = GKL_STATE_TX_DMA;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2201      	movs	r2, #1
 8001448:	711a      	strb	r2, [r3, #4]
    return GKL_OK;
 800144a:	2300      	movs	r3, #0
}
 800144c:	4618      	mov	r0, r3
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	bd90      	pop	{r4, r7, pc}

08001454 <GKL_HasResponse>:


bool GKL_HasResponse(GKL_Link *link)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
    if (link == NULL) return false;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d101      	bne.n	8001466 <GKL_HasResponse+0x12>
 8001462:	2300      	movs	r3, #0
 8001464:	e008      	b.n	8001478 <GKL_HasResponse+0x24>
    return (link->resp_ready != 0u);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b00      	cmp	r3, #0
 8001470:	bf14      	ite	ne
 8001472:	2301      	movne	r3, #1
 8001474:	2300      	moveq	r3, #0
 8001476:	b2db      	uxtb	r3, r3
}
 8001478:	4618      	mov	r0, r3
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <GKL_GetResponse>:

bool GKL_GetResponse(GKL_Link *link, GKL_Frame *out)
{
 8001484:	b4b0      	push	{r4, r5, r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
    if (link == NULL || out == NULL) return false;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d002      	beq.n	800149a <GKL_GetResponse+0x16>
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d101      	bne.n	800149e <GKL_GetResponse+0x1a>
 800149a:	2300      	movs	r3, #0
 800149c:	e026      	b.n	80014ec <GKL_GetResponse+0x68>
    if (link->resp_ready == 0u) return false;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <GKL_GetResponse+0x2a>
 80014aa:	2300      	movs	r3, #0
 80014ac:	e01e      	b.n	80014ec <GKL_GetResponse+0x68>
  __ASM volatile ("cpsid i" : : : "memory");
 80014ae:	b672      	cpsid	i
}
 80014b0:	bf00      	nop

    __disable_irq();
    *out = link->last_resp;
 80014b2:	683a      	ldr	r2, [r7, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	3365      	adds	r3, #101	@ 0x65
 80014b8:	6818      	ldr	r0, [r3, #0]
 80014ba:	6859      	ldr	r1, [r3, #4]
 80014bc:	689d      	ldr	r5, [r3, #8]
 80014be:	68dc      	ldr	r4, [r3, #12]
 80014c0:	6010      	str	r0, [r2, #0]
 80014c2:	6051      	str	r1, [r2, #4]
 80014c4:	6095      	str	r5, [r2, #8]
 80014c6:	60d4      	str	r4, [r2, #12]
 80014c8:	6918      	ldr	r0, [r3, #16]
 80014ca:	6959      	ldr	r1, [r3, #20]
 80014cc:	6110      	str	r0, [r2, #16]
 80014ce:	6151      	str	r1, [r2, #20]
 80014d0:	8b19      	ldrh	r1, [r3, #24]
 80014d2:	7e9b      	ldrb	r3, [r3, #26]
 80014d4:	8311      	strh	r1, [r2, #24]
 80014d6:	7693      	strb	r3, [r2, #26]
    link->resp_ready = 0u;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_IDLE;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2200      	movs	r2, #0
 80014e4:	711a      	strb	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 80014e6:	b662      	cpsie	i
}
 80014e8:	bf00      	nop
    __enable_irq();

    return true;
 80014ea:	2301      	movs	r3, #1
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bcb0      	pop	{r4, r5, r7}
 80014f4:	4770      	bx	lr

080014f6 <GKL_GetStats>:

GKL_Stats GKL_GetStats(GKL_Link *link)
{
 80014f6:	b490      	push	{r4, r7}
 80014f8:	b086      	sub	sp, #24
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
 80014fe:	6039      	str	r1, [r7, #0]
    GKL_Stats st;
    st.consecutive_fail = 0u;
 8001500:	2300      	movs	r3, #0
 8001502:	723b      	strb	r3, [r7, #8]
    st.last_error = GKL_ERR_PARAM;
 8001504:	2302      	movs	r3, #2
 8001506:	727b      	strb	r3, [r7, #9]
    st.state = GKL_STATE_ERROR;
 8001508:	2304      	movs	r3, #4
 800150a:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = 0u;
 800150c:	2300      	movs	r3, #0
 800150e:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = 0u;
 8001510:	2300      	movs	r3, #0
 8001512:	733b      	strb	r3, [r7, #12]
    st.rx_len = 0u;
 8001514:	2300      	movs	r3, #0
 8001516:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = 0u;
 8001518:	2300      	movs	r3, #0
 800151a:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = 0u;
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]

    if (link == NULL)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d107      	bne.n	8001536 <GKL_GetStats+0x40>
    {
        return st;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	461c      	mov	r4, r3
 800152a:	f107 0308 	add.w	r3, r7, #8
 800152e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001530:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001534:	e027      	b.n	8001586 <GKL_GetStats+0x90>
    }

    st.consecutive_fail = link->consecutive_fail;
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	799b      	ldrb	r3, [r3, #6]
 800153a:	b2db      	uxtb	r3, r3
 800153c:	723b      	strb	r3, [r7, #8]
    st.last_error = link->last_error;
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	795b      	ldrb	r3, [r3, #5]
 8001542:	b2db      	uxtb	r3, r3
 8001544:	727b      	strb	r3, [r7, #9]
    st.state = link->state;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	791b      	ldrb	r3, [r3, #4]
 800154a:	b2db      	uxtb	r3, r3
 800154c:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = link->rx_seen_since_tx;
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8001554:	b2db      	uxtb	r3, r3
 8001556:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = link->last_rx_byte;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 800155e:	b2db      	uxtb	r3, r3
 8001560:	733b      	strb	r3, [r7, #12]
    st.rx_len = link->rx_len;
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001568:	b2db      	uxtb	r3, r3
 800156a:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = link->rx_total_bytes;
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001570:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = link->rx_total_frames;
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001576:	617b      	str	r3, [r7, #20]
    return st;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	461c      	mov	r4, r3
 800157c:	f107 0308 	add.w	r3, r7, #8
 8001580:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001582:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bc90      	pop	{r4, r7}
 800158e:	4770      	bx	lr

08001590 <GKL_Task>:

void GKL_Task(GKL_Link *link)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d02f      	beq.n	80015fe <GKL_Task+0x6e>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d02b      	beq.n	80015fe <GKL_Task+0x6e>
    uint32_t now = HAL_GetTick();
 80015a6:	f004 fba9 	bl	8005cfc <HAL_GetTick>
 80015aa:	60f8      	str	r0, [r7, #12]

    /* Inter-byte timeout (tif) */
    if (link->rx_len > 0u)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d009      	beq.n	80015cc <GKL_Task+0x3c>
    {
        if ((now - link->last_rx_byte_ms) > (uint32_t)GKL_INTERBYTE_TIMEOUT_MS)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b0a      	cmp	r3, #10
 80015c4:	d902      	bls.n	80015cc <GKL_Task+0x3c>
        {
            gkl_rx_reset(link);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff fce2 	bl	8000f90 <gkl_rx_reset>
        }
    }

    /* Response timeout (ts) */
    if (link->state == GKL_STATE_WAIT_RESP)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	791b      	ldrb	r3, [r3, #4]
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d10a      	bne.n	80015ec <GKL_Task+0x5c>
    {
        if ((now - link->tx_done_ms) > (uint32_t)GKL_RESP_TIMEOUT_MS)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	2bc8      	cmp	r3, #200	@ 0xc8
 80015e2:	d903      	bls.n	80015ec <GKL_Task+0x5c>
        {
            gkl_fail(link, GKL_ERR_TIMEOUT);
 80015e4:	2103      	movs	r1, #3
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff fcf1 	bl	8000fce <gkl_fail>
        }
    }

    /* Auto-clear error to avoid blocking application */
    if (link->state == GKL_STATE_ERROR)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	791b      	ldrb	r3, [r3, #4]
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	d104      	bne.n	8001600 <GKL_Task+0x70>
    {
        link->state = GKL_STATE_IDLE;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	711a      	strb	r2, [r3, #4]
 80015fc:	e000      	b.n	8001600 <GKL_Task+0x70>
    if (link == NULL || link->huart == NULL) return;
 80015fe:	bf00      	nop
    }
}
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <GKL_Global_UART_TxCpltCallback>:

/* ===================== HAL callback dispatcher ===================== */

void GKL_Global_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b084      	sub	sp, #16
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff fb92 	bl	8000d38 <gkl_find_by_huart>
 8001614:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d009      	beq.n	8001630 <GKL_Global_UART_TxCpltCallback+0x2a>

    link->tx_done_ms = HAL_GetTick();
 800161c:	f004 fb6e 	bl	8005cfc <HAL_GetTick>
 8001620:	4602      	mov	r2, r0
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    link->state = GKL_STATE_WAIT_RESP;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2202      	movs	r2, #2
 800162c:	711a      	strb	r2, [r3, #4]
 800162e:	e000      	b.n	8001632 <GKL_Global_UART_TxCpltCallback+0x2c>
    if (link == NULL) return;
 8001630:	bf00      	nop
}
 8001632:	3710      	adds	r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <GKL_Global_UART_RxCpltCallback>:

void GKL_Global_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7ff fb79 	bl	8000d38 <gkl_find_by_huart>
 8001646:	6178      	str	r0, [r7, #20]
    if (link == NULL) return;
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d04d      	beq.n	80016ea <GKL_Global_UART_RxCpltCallback+0xb2>

    uint32_t now = HAL_GetTick();
 800164e:	f004 fb55 	bl	8005cfc <HAL_GetTick>
 8001652:	6138      	str	r0, [r7, #16]
    uint8_t b = link->rx_byte;
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800165a:	73fb      	strb	r3, [r7, #15]

    /* Log EVERY received byte (even garbage/out-of-frame) */
    gkl_raw_rx_push(link, b);
 800165c:	7bfb      	ldrb	r3, [r7, #15]
 800165e:	4619      	mov	r1, r3
 8001660:	6978      	ldr	r0, [r7, #20]
 8001662:	f7ff fb9b 	bl	8000d9c <gkl_raw_rx_push>

    link->last_rx_byte_ms = now;
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* RX diagnostics */
    link->rx_seen_since_tx = 1u;
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	2201      	movs	r2, #1
 8001672:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = b;
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	7bfa      	ldrb	r2, [r7, #15]
 800167a:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes++;
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001682:	1c5a      	adds	r2, r3, #1
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (link->rx_len == 0u)
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800168e:	b2db      	uxtb	r3, r3
 8001690:	2b00      	cmp	r3, #0
 8001692:	d102      	bne.n	800169a <GKL_Global_UART_RxCpltCallback+0x62>
    {
        /* Wait for STX */
        if (b != GKL_STX)
 8001694:	7bfb      	ldrb	r3, [r7, #15]
 8001696:	2b02      	cmp	r3, #2
 8001698:	d11d      	bne.n	80016d6 <GKL_Global_UART_RxCpltCallback+0x9e>
        {
            goto rearm;
        }
    }

    if (link->rx_len < GKL_MAX_FRAME_LEN)
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	2b1a      	cmp	r3, #26
 80016a4:	d812      	bhi.n	80016cc <GKL_Global_UART_RxCpltCallback+0x94>
    {
        link->rx_buf[link->rx_len++] = b;
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	1c5a      	adds	r2, r3, #1
 80016b0:	b2d1      	uxtb	r1, r2
 80016b2:	697a      	ldr	r2, [r7, #20]
 80016b4:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 80016b8:	461a      	mov	r2, r3
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	4413      	add	r3, r2
 80016be:	7bfa      	ldrb	r2, [r7, #15]
 80016c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        gkl_fail(link, GKL_ERR_FORMAT);
        goto rearm;
    }

    gkl_try_finalize_frame_if_complete(link);
 80016c4:	6978      	ldr	r0, [r7, #20]
 80016c6:	f7ff fcb9 	bl	800103c <gkl_try_finalize_frame_if_complete>
 80016ca:	e005      	b.n	80016d8 <GKL_Global_UART_RxCpltCallback+0xa0>
        gkl_fail(link, GKL_ERR_FORMAT);
 80016cc:	2105      	movs	r1, #5
 80016ce:	6978      	ldr	r0, [r7, #20]
 80016d0:	f7ff fc7d 	bl	8000fce <gkl_fail>
        goto rearm;
 80016d4:	e000      	b.n	80016d8 <GKL_Global_UART_RxCpltCallback+0xa0>
            goto rearm;
 80016d6:	bf00      	nop

rearm:
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	6818      	ldr	r0, [r3, #0]
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	333c      	adds	r3, #60	@ 0x3c
 80016e0:	2201      	movs	r2, #1
 80016e2:	4619      	mov	r1, r3
 80016e4:	f00f fe5a 	bl	801139c <HAL_UART_Receive_IT>
 80016e8:	e000      	b.n	80016ec <GKL_Global_UART_RxCpltCallback+0xb4>
    if (link == NULL) return;
 80016ea:	bf00      	nop
}
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <GKL_Global_UART_ErrorCallback>:

void GKL_Global_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b084      	sub	sp, #16
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7ff fb1c 	bl	8000d38 <gkl_find_by_huart>
 8001700:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d04b      	beq.n	80017a0 <GKL_Global_UART_ErrorCallback+0xae>

    /* Save error code for diagnostics (printed from main loop) */
    link->last_uart_error = huart->ErrorCode;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 1u;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2201      	movs	r2, #1
 8001718:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Try to grab a byte if it is sitting in RDR (framing/parity error cases) */
    if ((huart->Instance->ISR & USART_ISR_RXNE_RXFNE) != 0u)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	f003 0320 	and.w	r3, r3, #32
 8001726:	2b00      	cmp	r3, #0
 8001728:	d008      	beq.n	800173c <GKL_Global_UART_ErrorCallback+0x4a>
    {
        uint8_t b = (uint8_t)(huart->Instance->RDR & 0xFFu);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001730:	72fb      	strb	r3, [r7, #11]
        gkl_raw_rx_push(link, b);
 8001732:	7afb      	ldrb	r3, [r7, #11]
 8001734:	4619      	mov	r1, r3
 8001736:	68f8      	ldr	r0, [r7, #12]
 8001738:	f7ff fb30 	bl	8000d9c <gkl_raw_rx_push>
    }

    /* Clear UART error flags and restart RX */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2208      	movs	r2, #8
 8001742:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(huart);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2202      	movs	r2, #2
 800174a:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(huart);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2204      	movs	r2, #4
 8001752:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_PEFLAG(huart);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2201      	movs	r2, #1
 800175a:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2200      	movs	r2, #0
 8001760:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    link->last_error = GKL_ERR_UART;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2206      	movs	r2, #6
 8001768:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	799b      	ldrb	r3, [r3, #6]
 800176e:	b2db      	uxtb	r3, r3
 8001770:	2bff      	cmp	r3, #255	@ 0xff
 8001772:	d006      	beq.n	8001782 <GKL_Global_UART_ErrorCallback+0x90>
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	799b      	ldrb	r3, [r3, #6]
 8001778:	b2db      	uxtb	r3, r3
 800177a:	3301      	adds	r3, #1
 800177c:	b2da      	uxtb	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	719a      	strb	r2, [r3, #6]
    gkl_rx_reset(link);
 8001782:	68f8      	ldr	r0, [r7, #12]
 8001784:	f7ff fc04 	bl	8000f90 <gkl_rx_reset>

    (void)HAL_UART_AbortReceive_IT(huart);
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f00f fed3 	bl	8011534 <HAL_UART_AbortReceive_IT>
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6818      	ldr	r0, [r3, #0]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	333c      	adds	r3, #60	@ 0x3c
 8001796:	2201      	movs	r2, #1
 8001798:	4619      	mov	r1, r3
 800179a:	f00f fdff 	bl	801139c <HAL_UART_Receive_IT>
 800179e:	e000      	b.n	80017a2 <GKL_Global_UART_ErrorCallback+0xb0>
    if (link == NULL) return;
 80017a0:	bf00      	nop
}
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <GKL_GetAndClearUartError>:
    link->raw_rx_tail = tail;
    return n;
}

bool GKL_GetAndClearUartError(GKL_Link *link, uint32_t *out_error)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
    if (link == NULL || out_error == NULL) return false;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d002      	beq.n	80017be <GKL_GetAndClearUartError+0x16>
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <GKL_GetAndClearUartError+0x1a>
 80017be:	2300      	movs	r3, #0
 80017c0:	e011      	b.n	80017e6 <GKL_GetAndClearUartError+0x3e>
    if (link->uart_error_pending == 0u) return false;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d101      	bne.n	80017d2 <GKL_GetAndClearUartError+0x2a>
 80017ce:	2300      	movs	r3, #0
 80017d0:	e009      	b.n	80017e6 <GKL_GetAndClearUartError+0x3e>

    *out_error = link->last_uart_error;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f8d3 2290 	ldr.w	r2, [r3, #656]	@ 0x290
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	601a      	str	r2, [r3, #0]
    link->uart_error_pending = 0u;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
    return true;
 80017e4:	2301      	movs	r3, #1
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
	...

080017f4 <KEYBOARD_Init>:
static uint16_t ColPins[KEY_COLS] = {GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14};

static volatile char ActiveKey = 0;
static volatile uint8_t KeyReady = 0;

void KEYBOARD_Init(void) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
    // ,     High ()
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 80017fa:	2300      	movs	r3, #0
 80017fc:	71fb      	strb	r3, [r7, #7]
 80017fe:	e00e      	b.n	800181e <KEYBOARD_Init+0x2a>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET);
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	4a0b      	ldr	r2, [pc, #44]	@ (8001830 <KEYBOARD_Init+0x3c>)
 8001804:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	4a0a      	ldr	r2, [pc, #40]	@ (8001834 <KEYBOARD_Init+0x40>)
 800180c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001810:	2201      	movs	r2, #1
 8001812:	4619      	mov	r1, r3
 8001814:	f007 fc54 	bl	80090c0 <HAL_GPIO_WritePin>
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	3301      	adds	r3, #1
 800181c:	71fb      	strb	r3, [r7, #7]
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	2b04      	cmp	r3, #4
 8001822:	d9ed      	bls.n	8001800 <KEYBOARD_Init+0xc>
    }
}
 8001824:	bf00      	nop
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	24000000 	.word	0x24000000
 8001834:	24000014 	.word	0x24000014

08001838 <KEYBOARD_Scan_Process>:

/**
 *     .
 *   10   HAL_TIM_PeriodElapsedCallback.
 */
void KEYBOARD_Scan_Process(void) {
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
    static uint8_t debounce_timer = 0;
    static char candidate_key = 0;
    char current_detected = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	71fb      	strb	r3, [r7, #7]

    // 1.   
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 8001842:	2300      	movs	r3, #0
 8001844:	71bb      	strb	r3, [r7, #6]
 8001846:	e03e      	b.n	80018c6 <KEYBOARD_Scan_Process+0x8e>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_RESET); //  
 8001848:	79bb      	ldrb	r3, [r7, #6]
 800184a:	4a3a      	ldr	r2, [pc, #232]	@ (8001934 <KEYBOARD_Scan_Process+0xfc>)
 800184c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001850:	79bb      	ldrb	r3, [r7, #6]
 8001852:	4a39      	ldr	r2, [pc, #228]	@ (8001938 <KEYBOARD_Scan_Process+0x100>)
 8001854:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001858:	2200      	movs	r2, #0
 800185a:	4619      	mov	r1, r3
 800185c:	f007 fc30 	bl	80090c0 <HAL_GPIO_WritePin>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8001860:	2300      	movs	r3, #0
 8001862:	717b      	strb	r3, [r7, #5]
 8001864:	e01a      	b.n	800189c <KEYBOARD_Scan_Process+0x64>
            if (HAL_GPIO_ReadPin(ColPorts[c], ColPins[c]) == GPIO_PIN_RESET) {
 8001866:	797b      	ldrb	r3, [r7, #5]
 8001868:	4a34      	ldr	r2, [pc, #208]	@ (800193c <KEYBOARD_Scan_Process+0x104>)
 800186a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800186e:	797b      	ldrb	r3, [r7, #5]
 8001870:	4933      	ldr	r1, [pc, #204]	@ (8001940 <KEYBOARD_Scan_Process+0x108>)
 8001872:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001876:	4619      	mov	r1, r3
 8001878:	4610      	mov	r0, r2
 800187a:	f007 fc09 	bl	8009090 <HAL_GPIO_ReadPin>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d108      	bne.n	8001896 <KEYBOARD_Scan_Process+0x5e>
                current_detected = KeyMap[r][c];
 8001884:	79ba      	ldrb	r2, [r7, #6]
 8001886:	797b      	ldrb	r3, [r7, #5]
 8001888:	492e      	ldr	r1, [pc, #184]	@ (8001944 <KEYBOARD_Scan_Process+0x10c>)
 800188a:	0092      	lsls	r2, r2, #2
 800188c:	440a      	add	r2, r1
 800188e:	4413      	add	r3, r2
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	71fb      	strb	r3, [r7, #7]
                break;
 8001894:	e005      	b.n	80018a2 <KEYBOARD_Scan_Process+0x6a>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8001896:	797b      	ldrb	r3, [r7, #5]
 8001898:	3301      	adds	r3, #1
 800189a:	717b      	strb	r3, [r7, #5]
 800189c:	797b      	ldrb	r3, [r7, #5]
 800189e:	2b03      	cmp	r3, #3
 80018a0:	d9e1      	bls.n	8001866 <KEYBOARD_Scan_Process+0x2e>
            }
        }

        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET); //  
 80018a2:	79bb      	ldrb	r3, [r7, #6]
 80018a4:	4a23      	ldr	r2, [pc, #140]	@ (8001934 <KEYBOARD_Scan_Process+0xfc>)
 80018a6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018aa:	79bb      	ldrb	r3, [r7, #6]
 80018ac:	4a22      	ldr	r2, [pc, #136]	@ (8001938 <KEYBOARD_Scan_Process+0x100>)
 80018ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018b2:	2201      	movs	r2, #1
 80018b4:	4619      	mov	r1, r3
 80018b6:	f007 fc03 	bl	80090c0 <HAL_GPIO_WritePin>
        if (current_detected) break;
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d106      	bne.n	80018ce <KEYBOARD_Scan_Process+0x96>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80018c0:	79bb      	ldrb	r3, [r7, #6]
 80018c2:	3301      	adds	r3, #1
 80018c4:	71bb      	strb	r3, [r7, #6]
 80018c6:	79bb      	ldrb	r3, [r7, #6]
 80018c8:	2b04      	cmp	r3, #4
 80018ca:	d9bd      	bls.n	8001848 <KEYBOARD_Scan_Process+0x10>
 80018cc:	e000      	b.n	80018d0 <KEYBOARD_Scan_Process+0x98>
        if (current_detected) break;
 80018ce:	bf00      	nop
    }

    // 2.  
    if (current_detected != 0 && current_detected == candidate_key) {
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d01d      	beq.n	8001912 <KEYBOARD_Scan_Process+0xda>
 80018d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001948 <KEYBOARD_Scan_Process+0x110>)
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	79fa      	ldrb	r2, [r7, #7]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d118      	bne.n	8001912 <KEYBOARD_Scan_Process+0xda>
        if (++debounce_timer >= 3) { //  30 
 80018e0:	4b1a      	ldr	r3, [pc, #104]	@ (800194c <KEYBOARD_Scan_Process+0x114>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	3301      	adds	r3, #1
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	4b18      	ldr	r3, [pc, #96]	@ (800194c <KEYBOARD_Scan_Process+0x114>)
 80018ea:	701a      	strb	r2, [r3, #0]
 80018ec:	4b17      	ldr	r3, [pc, #92]	@ (800194c <KEYBOARD_Scan_Process+0x114>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d91b      	bls.n	800192c <KEYBOARD_Scan_Process+0xf4>
            if (!KeyReady) {
 80018f4:	4b16      	ldr	r3, [pc, #88]	@ (8001950 <KEYBOARD_Scan_Process+0x118>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d105      	bne.n	800190a <KEYBOARD_Scan_Process+0xd2>
                ActiveKey = current_detected;
 80018fe:	4a15      	ldr	r2, [pc, #84]	@ (8001954 <KEYBOARD_Scan_Process+0x11c>)
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	7013      	strb	r3, [r2, #0]
                KeyReady = 1;
 8001904:	4b12      	ldr	r3, [pc, #72]	@ (8001950 <KEYBOARD_Scan_Process+0x118>)
 8001906:	2201      	movs	r2, #1
 8001908:	701a      	strb	r2, [r3, #0]
            }
            debounce_timer = 3;
 800190a:	4b10      	ldr	r3, [pc, #64]	@ (800194c <KEYBOARD_Scan_Process+0x114>)
 800190c:	2203      	movs	r2, #3
 800190e:	701a      	strb	r2, [r3, #0]
        if (++debounce_timer >= 3) { //  30 
 8001910:	e00c      	b.n	800192c <KEYBOARD_Scan_Process+0xf4>
        }
    } else {
        debounce_timer = 0;
 8001912:	4b0e      	ldr	r3, [pc, #56]	@ (800194c <KEYBOARD_Scan_Process+0x114>)
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
        candidate_key = current_detected;
 8001918:	4a0b      	ldr	r2, [pc, #44]	@ (8001948 <KEYBOARD_Scan_Process+0x110>)
 800191a:	79fb      	ldrb	r3, [r7, #7]
 800191c:	7013      	strb	r3, [r2, #0]
        if (current_detected == 0) KeyReady = 0; //  
 800191e:	79fb      	ldrb	r3, [r7, #7]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d103      	bne.n	800192c <KEYBOARD_Scan_Process+0xf4>
 8001924:	4b0a      	ldr	r3, [pc, #40]	@ (8001950 <KEYBOARD_Scan_Process+0x118>)
 8001926:	2200      	movs	r2, #0
 8001928:	701a      	strb	r2, [r3, #0]
    }
}
 800192a:	e7ff      	b.n	800192c <KEYBOARD_Scan_Process+0xf4>
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	24000000 	.word	0x24000000
 8001938:	24000014 	.word	0x24000014
 800193c:	24000020 	.word	0x24000020
 8001940:	24000030 	.word	0x24000030
 8001944:	08018d1c 	.word	0x08018d1c
 8001948:	24001a37 	.word	0x24001a37
 800194c:	24001a38 	.word	0x24001a38
 8001950:	24001a36 	.word	0x24001a36
 8001954:	24001a35 	.word	0x24001a35

08001958 <KEYBOARD_GetKey>:

char KEYBOARD_GetKey(void) {
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
    if (KeyReady && ActiveKey != 0) {
 800195e:	4b0c      	ldr	r3, [pc, #48]	@ (8001990 <KEYBOARD_GetKey+0x38>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	b2db      	uxtb	r3, r3
 8001964:	2b00      	cmp	r3, #0
 8001966:	d00c      	beq.n	8001982 <KEYBOARD_GetKey+0x2a>
 8001968:	4b0a      	ldr	r3, [pc, #40]	@ (8001994 <KEYBOARD_GetKey+0x3c>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	b2db      	uxtb	r3, r3
 800196e:	2b00      	cmp	r3, #0
 8001970:	d007      	beq.n	8001982 <KEYBOARD_GetKey+0x2a>
        char temp = ActiveKey;
 8001972:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <KEYBOARD_GetKey+0x3c>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	71fb      	strb	r3, [r7, #7]
        ActiveKey = 0; //   ,   
 8001978:	4b06      	ldr	r3, [pc, #24]	@ (8001994 <KEYBOARD_GetKey+0x3c>)
 800197a:	2200      	movs	r2, #0
 800197c:	701a      	strb	r2, [r3, #0]
        return temp;
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	e000      	b.n	8001984 <KEYBOARD_GetKey+0x2c>
    }
    return 0;
 8001982:	2300      	movs	r3, #0
}
 8001984:	4618      	mov	r0, r3
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr
 8001990:	24001a36 	.word	0x24001a36
 8001994:	24001a35 	.word	0x24001a35

08001998 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */
/**
  * @brief     
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a04      	ldr	r2, [pc, #16]	@ (80019b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d101      	bne.n	80019ae <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        KEYBOARD_Scan_Process();
 80019aa:	f7ff ff45 	bl	8001838 <KEYBOARD_Scan_Process>
    }
}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40000400 	.word	0x40000400

080019bc <System_Log>:

/**
  * @brief    USB CDC ( ,      CPU)
  */
void System_Log(const char* message)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
    CDC_LOG_Push(message);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f7ff f889 	bl	8000adc <CDC_LOG_Push>
}
 80019ca:	bf00      	nop
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <HAL_UART_TxCpltCallback>:
/**
  * @brief UART TX complete callback
  * @note  USART2/USART3      (GKL     ).
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_TxCpltCallback(huart);
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f7ff fe13 	bl	8001606 <GKL_Global_UART_TxCpltCallback>
}
 80019e0:	bf00      	nop
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <HAL_UART_RxCpltCallback>:

/**
  * @brief UART RX complete callback
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_RxCpltCallback(huart);
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff fe21 	bl	8001638 <GKL_Global_UART_RxCpltCallback>
}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <HAL_UART_ErrorCallback>:

/**
  * @brief UART error callback
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_ErrorCallback(huart);
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f7ff fe73 	bl	80016f2 <GKL_Global_UART_ErrorCallback>
}
 8001a0c:	bf00      	nop
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
  /*  MPU     */
  MPU_Config();
 8001a1a:	f000 fbb1 	bl	8002180 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001a1e:	4b60      	ldr	r3, [pc, #384]	@ (8001ba0 <main+0x18c>)
 8001a20:	695b      	ldr	r3, [r3, #20]
 8001a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d11b      	bne.n	8001a62 <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 8001a2a:	f3bf 8f4f 	dsb	sy
}
 8001a2e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a30:	f3bf 8f6f 	isb	sy
}
 8001a34:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001a36:	4b5a      	ldr	r3, [pc, #360]	@ (8001ba0 <main+0x18c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001a3e:	f3bf 8f4f 	dsb	sy
}
 8001a42:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a44:	f3bf 8f6f 	isb	sy
}
 8001a48:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001a4a:	4b55      	ldr	r3, [pc, #340]	@ (8001ba0 <main+0x18c>)
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	4a54      	ldr	r2, [pc, #336]	@ (8001ba0 <main+0x18c>)
 8001a50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a54:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a56:	f3bf 8f4f 	dsb	sy
}
 8001a5a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a5c:	f3bf 8f6f 	isb	sy
}
 8001a60:	e000      	b.n	8001a64 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001a62:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001a64:	4b4e      	ldr	r3, [pc, #312]	@ (8001ba0 <main+0x18c>)
 8001a66:	695b      	ldr	r3, [r3, #20]
 8001a68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d138      	bne.n	8001ae2 <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001a70:	4b4b      	ldr	r3, [pc, #300]	@ (8001ba0 <main+0x18c>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001a78:	f3bf 8f4f 	dsb	sy
}
 8001a7c:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8001a7e:	4b48      	ldr	r3, [pc, #288]	@ (8001ba0 <main+0x18c>)
 8001a80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a84:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	0b5b      	lsrs	r3, r3, #13
 8001a8a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001a8e:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	08db      	lsrs	r3, r3, #3
 8001a94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a98:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	015a      	lsls	r2, r3, #5
 8001a9e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001aa2:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001aa8:	493d      	ldr	r1, [pc, #244]	@ (8001ba0 <main+0x18c>)
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	1e5a      	subs	r2, r3, #1
 8001ab4:	607a      	str	r2, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1ef      	bne.n	8001a9a <main+0x86>
    } while(sets-- != 0U);
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	1e5a      	subs	r2, r3, #1
 8001abe:	60ba      	str	r2, [r7, #8]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d1e5      	bne.n	8001a90 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001ac4:	f3bf 8f4f 	dsb	sy
}
 8001ac8:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001aca:	4b35      	ldr	r3, [pc, #212]	@ (8001ba0 <main+0x18c>)
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	4a34      	ldr	r2, [pc, #208]	@ (8001ba0 <main+0x18c>)
 8001ad0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ad4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ad6:	f3bf 8f4f 	dsb	sy
}
 8001ada:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001adc:	f3bf 8f6f 	isb	sy
}
 8001ae0:	e000      	b.n	8001ae4 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001ae2:	bf00      	nop
  /*     H7 */
  SCB_EnableICache();
  SCB_EnableDCache();

  /*   ,  Flash   Systick. */
  HAL_Init();
 8001ae4:	f004 f884 	bl	8005bf0 <HAL_Init>

  /*    */
  SystemClock_Config();
 8001ae8:	f000 f86e 	bl	8001bc8 <SystemClock_Config>

  /*     */
  MX_GPIO_Init();
 8001aec:	f000 fab0 	bl	8002050 <MX_GPIO_Init>
  MX_DMA_Init();
 8001af0:	f000 fa6e 	bl	8001fd0 <MX_DMA_Init>
  MX_I2C1_Init();
 8001af4:	f000 f8e4 	bl	8001cc0 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001af8:	f000 f910 	bl	8001d1c <MX_SPI2_Init>
  MX_TIM2_Init();
 8001afc:	f000 f966 	bl	8001dcc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b00:	f000 f9b2 	bl	8001e68 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001b04:	f000 fa00 	bl	8001f08 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001b08:	f000 fa30 	bl	8001f6c <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8001b0c:	f015 fc50 	bl	80173b0 <MX_USB_DEVICE_Init>

  /* USER CODE BEGIN 2 */
  CDC_LOG_Init();
 8001b10:	f7fe ffc0 	bl	8000a94 <CDC_LOG_Init>
  HAL_Delay(1000);
 8001b14:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b18:	f004 f8fc 	bl	8005d14 <HAL_Delay>
  System_Log(">>> System Booting...\r\n");
 8001b1c:	4821      	ldr	r0, [pc, #132]	@ (8001ba4 <main+0x190>)
 8001b1e:	f7ff ff4d 	bl	80019bc <System_Log>

  /*         main.h */
  HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8001b22:	2200      	movs	r2, #0
 8001b24:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b28:	481f      	ldr	r0, [pc, #124]	@ (8001ba8 <main+0x194>)
 8001b2a:	f007 fac9 	bl	80090c0 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001b2e:	2064      	movs	r0, #100	@ 0x64
 8001b30:	f004 f8f0 	bl	8005d14 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8001b34:	2201      	movs	r2, #1
 8001b36:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b3a:	481b      	ldr	r0, [pc, #108]	@ (8001ba8 <main+0x194>)
 8001b3c:	f007 fac0 	bl	80090c0 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8001b40:	20c8      	movs	r0, #200	@ 0xc8
 8001b42:	f004 f8e7 	bl	8005d14 <HAL_Delay>

  /*  SSD1309 */
  SSD1309_Init();
 8001b46:	f002 fac3 	bl	80040d0 <SSD1309_Init>

  /*     ( ) */
  SSD1309_Fill(0);
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f002 fb1a 	bl	8004184 <SSD1309_Fill>
  SSD1309_UpdateScreen();
 8001b50:	f002 fb30 	bl	80041b4 <SSD1309_UpdateScreen>
  HAL_Delay(100);
 8001b54:	2064      	movs	r0, #100	@ 0x64
 8001b56:	f004 f8dd 	bl	8005d14 <HAL_Delay>

  /*    */
  KEYBOARD_Init();
 8001b5a:	f7ff fe4b 	bl	80017f4 <KEYBOARD_Init>

  /*    */
  SSD1309_SetCursor(30, 10);
 8001b5e:	210a      	movs	r1, #10
 8001b60:	201e      	movs	r0, #30
 8001b62:	f002 fb81 	bl	8004268 <SSD1309_SetCursor>
  SSD1309_WriteString("H750 CONTROL", 1);
 8001b66:	2101      	movs	r1, #1
 8001b68:	4810      	ldr	r0, [pc, #64]	@ (8001bac <main+0x198>)
 8001b6a:	f002 fc29 	bl	80043c0 <SSD1309_WriteString>
  SSD1309_SetCursor(30, 30);
 8001b6e:	211e      	movs	r1, #30
 8001b70:	201e      	movs	r0, #30
 8001b72:	f002 fb79 	bl	8004268 <SSD1309_SetCursor>
  SSD1309_WriteString("STATUS: READY", 1);
 8001b76:	2101      	movs	r1, #1
 8001b78:	480d      	ldr	r0, [pc, #52]	@ (8001bb0 <main+0x19c>)
 8001b7a:	f002 fc21 	bl	80043c0 <SSD1309_WriteString>
  SSD1309_UpdateScreen();
 8001b7e:	f002 fb19 	bl	80041b4 <SSD1309_UpdateScreen>

  System_Log(">>> Display Initialized. Starting Timers.\r\n");
 8001b82:	480c      	ldr	r0, [pc, #48]	@ (8001bb4 <main+0x1a0>)
 8001b84:	f7ff ff1a 	bl	80019bc <System_Log>

  /*     () */
  HAL_TIM_Base_Start_IT(&htim3);
 8001b88:	480b      	ldr	r0, [pc, #44]	@ (8001bb8 <main+0x1a4>)
 8001b8a:	f00e ff2d 	bl	80109e8 <HAL_TIM_Base_Start_IT>

  /* Application init (protocol plugins + UI + managers)
     NOTE: USART2/USART3 are reserved for TRK links (no USART2 logging). */
  APP_Init(&huart2, &huart3, &hi2c1);
 8001b8e:	4a0b      	ldr	r2, [pc, #44]	@ (8001bbc <main+0x1a8>)
 8001b90:	490b      	ldr	r1, [pc, #44]	@ (8001bc0 <main+0x1ac>)
 8001b92:	480c      	ldr	r0, [pc, #48]	@ (8001bc4 <main+0x1b0>)
 8001b94:	f7fe fe0c 	bl	80007b0 <APP_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Run application (USB logging, protocol plugins, UI, managers) */
    APP_Task();
 8001b98:	f7fe feea 	bl	8000970 <APP_Task>
 8001b9c:	e7fc      	b.n	8001b98 <main+0x184>
 8001b9e:	bf00      	nop
 8001ba0:	e000ed00 	.word	0xe000ed00
 8001ba4:	0801893c 	.word	0x0801893c
 8001ba8:	58020400 	.word	0x58020400
 8001bac:	08018954 	.word	0x08018954
 8001bb0:	08018964 	.word	0x08018964
 8001bb4:	08018974 	.word	0x08018974
 8001bb8:	24001bdc 	.word	0x24001bdc
 8001bbc:	24001a3c 	.word	0x24001a3c
 8001bc0:	24001cbc 	.word	0x24001cbc
 8001bc4:	24001c28 	.word	0x24001c28

08001bc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b09c      	sub	sp, #112	@ 0x70
 8001bcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bd2:	224c      	movs	r2, #76	@ 0x4c
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f016 f970 	bl	8017ebc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bdc:	1d3b      	adds	r3, r7, #4
 8001bde:	2220      	movs	r2, #32
 8001be0:	2100      	movs	r1, #0
 8001be2:	4618      	mov	r0, r3
 8001be4:	f016 f96a 	bl	8017ebc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001be8:	2002      	movs	r0, #2
 8001bea:	f00b f895 	bl	800cd18 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001bee:	2300      	movs	r3, #0
 8001bf0:	603b      	str	r3, [r7, #0]
 8001bf2:	4b31      	ldr	r3, [pc, #196]	@ (8001cb8 <SystemClock_Config+0xf0>)
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	4a30      	ldr	r2, [pc, #192]	@ (8001cb8 <SystemClock_Config+0xf0>)
 8001bf8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001bfc:	6193      	str	r3, [r2, #24]
 8001bfe:	4b2e      	ldr	r3, [pc, #184]	@ (8001cb8 <SystemClock_Config+0xf0>)
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c06:	603b      	str	r3, [r7, #0]
 8001c08:	4b2c      	ldr	r3, [pc, #176]	@ (8001cbc <SystemClock_Config+0xf4>)
 8001c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c0c:	4a2b      	ldr	r2, [pc, #172]	@ (8001cbc <SystemClock_Config+0xf4>)
 8001c0e:	f043 0301 	orr.w	r3, r3, #1
 8001c12:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001c14:	4b29      	ldr	r3, [pc, #164]	@ (8001cbc <SystemClock_Config+0xf4>)
 8001c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c18:	f003 0301 	and.w	r3, r3, #1
 8001c1c:	603b      	str	r3, [r7, #0]
 8001c1e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001c20:	bf00      	nop
 8001c22:	4b25      	ldr	r3, [pc, #148]	@ (8001cb8 <SystemClock_Config+0xf0>)
 8001c24:	699b      	ldr	r3, [r3, #24]
 8001c26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c2e:	d1f8      	bne.n	8001c22 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI48;
 8001c30:	2321      	movs	r3, #33	@ 0x21
 8001c32:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c38:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c42:	2302      	movs	r3, #2
 8001c44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001c46:	2305      	movs	r3, #5
 8001c48:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001c4a:	23c0      	movs	r3, #192	@ 0xc0
 8001c4c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8001c52:	230f      	movs	r3, #15
 8001c54:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c56:	2302      	movs	r3, #2
 8001c58:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001c5a:	2308      	movs	r3, #8
 8001c5c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f00b f89e 	bl	800cdac <HAL_RCC_OscConfig>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001c76:	f000 faae 	bl	80021d6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c7a:	233f      	movs	r3, #63	@ 0x3f
 8001c7c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001c86:	2308      	movs	r3, #8
 8001c88:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001c8a:	2340      	movs	r3, #64	@ 0x40
 8001c8c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001c8e:	2340      	movs	r3, #64	@ 0x40
 8001c90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001c92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c96:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001c98:	2340      	movs	r3, #64	@ 0x40
 8001c9a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c9c:	1d3b      	adds	r3, r7, #4
 8001c9e:	2104      	movs	r1, #4
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f00b fcdd 	bl	800d660 <HAL_RCC_ClockConfig>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8001cac:	f000 fa93 	bl	80021d6 <Error_Handler>
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	3770      	adds	r7, #112	@ 0x70
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	58024800 	.word	0x58024800
 8001cbc:	58000400 	.word	0x58000400

08001cc0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8001cc4:	4b12      	ldr	r3, [pc, #72]	@ (8001d10 <MX_I2C1_Init+0x50>)
 8001cc6:	4a13      	ldr	r2, [pc, #76]	@ (8001d14 <MX_I2C1_Init+0x54>)
 8001cc8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8001cca:	4b11      	ldr	r3, [pc, #68]	@ (8001d10 <MX_I2C1_Init+0x50>)
 8001ccc:	4a12      	ldr	r2, [pc, #72]	@ (8001d18 <MX_I2C1_Init+0x58>)
 8001cce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d10 <MX_I2C1_Init+0x50>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cd6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d10 <MX_I2C1_Init+0x50>)
 8001cd8:	2201      	movs	r2, #1
 8001cda:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d10 <MX_I2C1_Init+0x50>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8001d10 <MX_I2C1_Init+0x50>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ce8:	4b09      	ldr	r3, [pc, #36]	@ (8001d10 <MX_I2C1_Init+0x50>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cee:	4b08      	ldr	r3, [pc, #32]	@ (8001d10 <MX_I2C1_Init+0x50>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cf4:	4b06      	ldr	r3, [pc, #24]	@ (8001d10 <MX_I2C1_Init+0x50>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cfa:	4805      	ldr	r0, [pc, #20]	@ (8001d10 <MX_I2C1_Init+0x50>)
 8001cfc:	f007 f9fa 	bl	80090f4 <HAL_I2C_Init>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001d06:	f000 fa66 	bl	80021d6 <Error_Handler>
  }
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	24001a3c 	.word	0x24001a3c
 8001d14:	40005400 	.word	0x40005400
 8001d18:	00b03fdb 	.word	0x00b03fdb

08001d1c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001d20:	4b28      	ldr	r3, [pc, #160]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d22:	4a29      	ldr	r2, [pc, #164]	@ (8001dc8 <MX_SPI2_Init+0xac>)
 8001d24:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d26:	4b27      	ldr	r3, [pc, #156]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d28:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d2c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001d2e:	4b25      	ldr	r3, [pc, #148]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d30:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d34:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d36:	4b23      	ldr	r3, [pc, #140]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d38:	2207      	movs	r2, #7
 8001d3a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d3c:	4b21      	ldr	r3, [pc, #132]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d42:	4b20      	ldr	r3, [pc, #128]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d48:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d4a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d4e:	619a      	str	r2, [r3, #24]
  /*   32     OLED  */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001d50:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d52:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d56:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d58:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d5e:	4b19      	ldr	r3, [pc, #100]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d64:	4b17      	ldr	r3, [pc, #92]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001d6a:	4b16      	ldr	r3, [pc, #88]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001d70:	4b14      	ldr	r3, [pc, #80]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d72:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d76:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001d78:	4b12      	ldr	r3, [pc, #72]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001d7e:	4b11      	ldr	r3, [pc, #68]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001d84:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001d90:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001d96:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001d9c:	4b09      	ldr	r3, [pc, #36]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001da2:	4b08      	ldr	r3, [pc, #32]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001da8:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001dae:	4805      	ldr	r0, [pc, #20]	@ (8001dc4 <MX_SPI2_Init+0xa8>)
 8001db0:	f00d fe0e 	bl	800f9d0 <HAL_SPI_Init>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8001dba:	f000 fa0c 	bl	80021d6 <Error_Handler>
  }
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	24001a90 	.word	0x24001a90
 8001dc8:	40003800 	.word	0x40003800

08001dcc <MX_TIM2_Init>:

/**
  * @brief TIM2 Initialization Function (System Tick replacement/General)
  */
static void MX_TIM2_Init(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b088      	sub	sp, #32
 8001dd0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dd2:	f107 0310 	add.w	r3, r7, #16
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	601a      	str	r2, [r3, #0]
 8001dda:	605a      	str	r2, [r3, #4]
 8001ddc:	609a      	str	r2, [r3, #8]
 8001dde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de0:	1d3b      	adds	r3, r7, #4
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	605a      	str	r2, [r3, #4]
 8001de8:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8001dea:	4b1e      	ldr	r3, [pc, #120]	@ (8001e64 <MX_TIM2_Init+0x98>)
 8001dec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001df0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4799;
 8001df2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e64 <MX_TIM2_Init+0x98>)
 8001df4:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001df8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dfa:	4b1a      	ldr	r3, [pc, #104]	@ (8001e64 <MX_TIM2_Init+0x98>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8001e00:	4b18      	ldr	r3, [pc, #96]	@ (8001e64 <MX_TIM2_Init+0x98>)
 8001e02:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001e06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e08:	4b16      	ldr	r3, [pc, #88]	@ (8001e64 <MX_TIM2_Init+0x98>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e0e:	4b15      	ldr	r3, [pc, #84]	@ (8001e64 <MX_TIM2_Init+0x98>)
 8001e10:	2280      	movs	r2, #128	@ 0x80
 8001e12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e14:	4813      	ldr	r0, [pc, #76]	@ (8001e64 <MX_TIM2_Init+0x98>)
 8001e16:	f00e fd90 	bl	801093a <HAL_TIM_Base_Init>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001e20:	f000 f9d9 	bl	80021d6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e28:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e2a:	f107 0310 	add.w	r3, r7, #16
 8001e2e:	4619      	mov	r1, r3
 8001e30:	480c      	ldr	r0, [pc, #48]	@ (8001e64 <MX_TIM2_Init+0x98>)
 8001e32:	f00e ff59 	bl	8010ce8 <HAL_TIM_ConfigClockSource>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001e3c:	f000 f9cb 	bl	80021d6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e40:	2300      	movs	r3, #0
 8001e42:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e44:	2300      	movs	r3, #0
 8001e46:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e48:	1d3b      	adds	r3, r7, #4
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4805      	ldr	r0, [pc, #20]	@ (8001e64 <MX_TIM2_Init+0x98>)
 8001e4e:	f00f f9a9 	bl	80111a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001e58:	f000 f9bd 	bl	80021d6 <Error_Handler>
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	3720      	adds	r7, #32
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	24001b90 	.word	0x24001b90

08001e68 <MX_TIM3_Init>:

/**
  * @brief TIM3 Initialization Function (Keyboard Scan Timer)
  */
static void MX_TIM3_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b088      	sub	sp, #32
 8001e6c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e6e:	f107 0310 	add.w	r3, r7, #16
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]
 8001e76:	605a      	str	r2, [r3, #4]
 8001e78:	609a      	str	r2, [r3, #8]
 8001e7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8001e86:	4b1e      	ldr	r3, [pc, #120]	@ (8001f00 <MX_TIM3_Init+0x98>)
 8001e88:	4a1e      	ldr	r2, [pc, #120]	@ (8001f04 <MX_TIM3_Init+0x9c>)
 8001e8a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 8001e8c:	4b1c      	ldr	r3, [pc, #112]	@ (8001f00 <MX_TIM3_Init+0x98>)
 8001e8e:	f240 12df 	movw	r2, #479	@ 0x1df
 8001e92:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e94:	4b1a      	ldr	r3, [pc, #104]	@ (8001f00 <MX_TIM3_Init+0x98>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8001e9a:	4b19      	ldr	r3, [pc, #100]	@ (8001f00 <MX_TIM3_Init+0x98>)
 8001e9c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001ea0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea2:	4b17      	ldr	r3, [pc, #92]	@ (8001f00 <MX_TIM3_Init+0x98>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ea8:	4b15      	ldr	r3, [pc, #84]	@ (8001f00 <MX_TIM3_Init+0x98>)
 8001eaa:	2280      	movs	r2, #128	@ 0x80
 8001eac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001eae:	4814      	ldr	r0, [pc, #80]	@ (8001f00 <MX_TIM3_Init+0x98>)
 8001eb0:	f00e fd43 	bl	801093a <HAL_TIM_Base_Init>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001eba:	f000 f98c 	bl	80021d6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ebe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ec2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ec4:	f107 0310 	add.w	r3, r7, #16
 8001ec8:	4619      	mov	r1, r3
 8001eca:	480d      	ldr	r0, [pc, #52]	@ (8001f00 <MX_TIM3_Init+0x98>)
 8001ecc:	f00e ff0c 	bl	8010ce8 <HAL_TIM_ConfigClockSource>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001ed6:	f000 f97e 	bl	80021d6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eda:	2300      	movs	r3, #0
 8001edc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ee2:	1d3b      	adds	r3, r7, #4
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4806      	ldr	r0, [pc, #24]	@ (8001f00 <MX_TIM3_Init+0x98>)
 8001ee8:	f00f f95c 	bl	80111a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001ef2:	f000 f970 	bl	80021d6 <Error_Handler>
  }
}
 8001ef6:	bf00      	nop
 8001ef8:	3720      	adds	r7, #32
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	24001bdc 	.word	0x24001bdc
 8001f04:	40000400 	.word	0x40000400

08001f08 <MX_USART2_UART_Init>:

/**
  * @brief USART2 Initialization Function (System Logs)
  */
static void MX_USART2_UART_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001f0c:	4b15      	ldr	r3, [pc, #84]	@ (8001f64 <MX_USART2_UART_Init+0x5c>)
 8001f0e:	4a16      	ldr	r2, [pc, #88]	@ (8001f68 <MX_USART2_UART_Init+0x60>)
 8001f10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001f12:	4b14      	ldr	r3, [pc, #80]	@ (8001f64 <MX_USART2_UART_Init+0x5c>)
 8001f14:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f1a:	4b12      	ldr	r3, [pc, #72]	@ (8001f64 <MX_USART2_UART_Init+0x5c>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f20:	4b10      	ldr	r3, [pc, #64]	@ (8001f64 <MX_USART2_UART_Init+0x5c>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f26:	4b0f      	ldr	r3, [pc, #60]	@ (8001f64 <MX_USART2_UART_Init+0x5c>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f64 <MX_USART2_UART_Init+0x5c>)
 8001f2e:	220c      	movs	r2, #12
 8001f30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f32:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <MX_USART2_UART_Init+0x5c>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f38:	4b0a      	ldr	r3, [pc, #40]	@ (8001f64 <MX_USART2_UART_Init+0x5c>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f3e:	4b09      	ldr	r3, [pc, #36]	@ (8001f64 <MX_USART2_UART_Init+0x5c>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f44:	4b07      	ldr	r3, [pc, #28]	@ (8001f64 <MX_USART2_UART_Init+0x5c>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f4a:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <MX_USART2_UART_Init+0x5c>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f50:	4804      	ldr	r0, [pc, #16]	@ (8001f64 <MX_USART2_UART_Init+0x5c>)
 8001f52:	f00f f9d3 	bl	80112fc <HAL_UART_Init>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001f5c:	f000 f93b 	bl	80021d6 <Error_Handler>
  }
}
 8001f60:	bf00      	nop
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	24001c28 	.word	0x24001c28
 8001f68:	40004400 	.word	0x40004400

08001f6c <MX_USART3_UART_Init>:

/**
  * @brief USART3 Initialization Function (Protocol Traffic)
  */
static void MX_USART3_UART_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8001f70:	4b15      	ldr	r3, [pc, #84]	@ (8001fc8 <MX_USART3_UART_Init+0x5c>)
 8001f72:	4a16      	ldr	r2, [pc, #88]	@ (8001fcc <MX_USART3_UART_Init+0x60>)
 8001f74:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001f76:	4b14      	ldr	r3, [pc, #80]	@ (8001fc8 <MX_USART3_UART_Init+0x5c>)
 8001f78:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f7c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f7e:	4b12      	ldr	r3, [pc, #72]	@ (8001fc8 <MX_USART3_UART_Init+0x5c>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f84:	4b10      	ldr	r3, [pc, #64]	@ (8001fc8 <MX_USART3_UART_Init+0x5c>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc8 <MX_USART3_UART_Init+0x5c>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f90:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc8 <MX_USART3_UART_Init+0x5c>)
 8001f92:	220c      	movs	r2, #12
 8001f94:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f96:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc8 <MX_USART3_UART_Init+0x5c>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc8 <MX_USART3_UART_Init+0x5c>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fa2:	4b09      	ldr	r3, [pc, #36]	@ (8001fc8 <MX_USART3_UART_Init+0x5c>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fa8:	4b07      	ldr	r3, [pc, #28]	@ (8001fc8 <MX_USART3_UART_Init+0x5c>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fae:	4b06      	ldr	r3, [pc, #24]	@ (8001fc8 <MX_USART3_UART_Init+0x5c>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fb4:	4804      	ldr	r0, [pc, #16]	@ (8001fc8 <MX_USART3_UART_Init+0x5c>)
 8001fb6:	f00f f9a1 	bl	80112fc <HAL_UART_Init>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001fc0:	f000 f909 	bl	80021d6 <Error_Handler>
  }
}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	24001cbc 	.word	0x24001cbc
 8001fcc:	40004800 	.word	0x40004800

08001fd0 <MX_DMA_Init>:

/**
  * @brief Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800204c <MX_DMA_Init+0x7c>)
 8001fd8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800204c <MX_DMA_Init+0x7c>)
 8001fde:	f043 0301 	orr.w	r3, r3, #1
 8001fe2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001fe6:	4b19      	ldr	r3, [pc, #100]	@ (800204c <MX_DMA_Init+0x7c>)
 8001fe8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001fec:	f003 0301 	and.w	r3, r3, #1
 8001ff0:	607b      	str	r3, [r7, #4]
 8001ff2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration (USART2_RX) */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	2102      	movs	r1, #2
 8001ff8:	200c      	movs	r0, #12
 8001ffa:	f003 ff96 	bl	8005f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001ffe:	200c      	movs	r0, #12
 8002000:	f003 ffad 	bl	8005f5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration (USART2_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 8002004:	2200      	movs	r2, #0
 8002006:	2102      	movs	r1, #2
 8002008:	200d      	movs	r0, #13
 800200a:	f003 ff8e 	bl	8005f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800200e:	200d      	movs	r0, #13
 8002010:	f003 ffa5 	bl	8005f5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration (USART3_RX) */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 8002014:	2200      	movs	r2, #0
 8002016:	2102      	movs	r1, #2
 8002018:	200e      	movs	r0, #14
 800201a:	f003 ff86 	bl	8005f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800201e:	200e      	movs	r0, #14
 8002020:	f003 ff9d 	bl	8005f5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration (USART3_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 8002024:	2200      	movs	r2, #0
 8002026:	2102      	movs	r1, #2
 8002028:	200f      	movs	r0, #15
 800202a:	f003 ff7e 	bl	8005f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800202e:	200f      	movs	r0, #15
 8002030:	f003 ff95 	bl	8005f5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration (SPI2_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8002034:	2200      	movs	r2, #0
 8002036:	2102      	movs	r1, #2
 8002038:	2010      	movs	r0, #16
 800203a:	f003 ff76 	bl	8005f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800203e:	2010      	movs	r0, #16
 8002040:	f003 ff8d 	bl	8005f5e <HAL_NVIC_EnableIRQ>
}
 8002044:	bf00      	nop
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	58024400 	.word	0x58024400

08002050 <MX_GPIO_Init>:

/**
  * @brief GPIO Initialization Function
  */
static void MX_GPIO_Init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08a      	sub	sp, #40	@ 0x28
 8002054:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002056:	f107 0314 	add.w	r3, r7, #20
 800205a:	2200      	movs	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	605a      	str	r2, [r3, #4]
 8002060:	609a      	str	r2, [r3, #8]
 8002062:	60da      	str	r2, [r3, #12]
 8002064:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002066:	4b43      	ldr	r3, [pc, #268]	@ (8002174 <MX_GPIO_Init+0x124>)
 8002068:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800206c:	4a41      	ldr	r2, [pc, #260]	@ (8002174 <MX_GPIO_Init+0x124>)
 800206e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002072:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002076:	4b3f      	ldr	r3, [pc, #252]	@ (8002174 <MX_GPIO_Init+0x124>)
 8002078:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800207c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002084:	4b3b      	ldr	r3, [pc, #236]	@ (8002174 <MX_GPIO_Init+0x124>)
 8002086:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800208a:	4a3a      	ldr	r2, [pc, #232]	@ (8002174 <MX_GPIO_Init+0x124>)
 800208c:	f043 0304 	orr.w	r3, r3, #4
 8002090:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002094:	4b37      	ldr	r3, [pc, #220]	@ (8002174 <MX_GPIO_Init+0x124>)
 8002096:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800209a:	f003 0304 	and.w	r3, r3, #4
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a2:	4b34      	ldr	r3, [pc, #208]	@ (8002174 <MX_GPIO_Init+0x124>)
 80020a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020a8:	4a32      	ldr	r2, [pc, #200]	@ (8002174 <MX_GPIO_Init+0x124>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020b2:	4b30      	ldr	r3, [pc, #192]	@ (8002174 <MX_GPIO_Init+0x124>)
 80020b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020c0:	4b2c      	ldr	r3, [pc, #176]	@ (8002174 <MX_GPIO_Init+0x124>)
 80020c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020c6:	4a2b      	ldr	r2, [pc, #172]	@ (8002174 <MX_GPIO_Init+0x124>)
 80020c8:	f043 0302 	orr.w	r3, r3, #2
 80020cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020d0:	4b28      	ldr	r3, [pc, #160]	@ (8002174 <MX_GPIO_Init+0x124>)
 80020d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	607b      	str	r3, [r7, #4]
 80020dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80020de:	4b25      	ldr	r3, [pc, #148]	@ (8002174 <MX_GPIO_Init+0x124>)
 80020e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020e4:	4a23      	ldr	r2, [pc, #140]	@ (8002174 <MX_GPIO_Init+0x124>)
 80020e6:	f043 0310 	orr.w	r3, r3, #16
 80020ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020ee:	4b21      	ldr	r3, [pc, #132]	@ (8002174 <MX_GPIO_Init+0x124>)
 80020f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020f4:	f003 0310 	and.w	r3, r3, #16
 80020f8:	603b      	str	r3, [r7, #0]
 80020fa:	683b      	ldr	r3, [r7, #0]

  /* Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin, GPIO_PIN_SET);
 80020fc:	2201      	movs	r2, #1
 80020fe:	f245 0106 	movw	r1, #20486	@ 0x5006
 8002102:	481d      	ldr	r0, [pc, #116]	@ (8002178 <MX_GPIO_Init+0x128>)
 8002104:	f006 ffdc 	bl	80090c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin, GPIO_PIN_SET);
 8002108:	2201      	movs	r2, #1
 800210a:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 800210e:	481b      	ldr	r0, [pc, #108]	@ (800217c <MX_GPIO_Init+0x12c>)
 8002110:	f006 ffd6 	bl	80090c0 <HAL_GPIO_WritePin>

  /* Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
  GPIO_InitStruct.Pin = SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin;
 8002114:	f245 0306 	movw	r3, #20486	@ 0x5006
 8002118:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800211a:	2301      	movs	r3, #1
 800211c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002122:	2302      	movs	r3, #2
 8002124:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002126:	f107 0314 	add.w	r3, r7, #20
 800212a:	4619      	mov	r1, r3
 800212c:	4812      	ldr	r0, [pc, #72]	@ (8002178 <MX_GPIO_Init+0x128>)
 800212e:	f006 fdff 	bl	8008d30 <HAL_GPIO_Init>

  /* Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
  GPIO_InitStruct.Pin = KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin;
 8002132:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8002136:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002138:	2301      	movs	r3, #1
 800213a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002140:	2302      	movs	r3, #2
 8002142:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002144:	f107 0314 	add.w	r3, r7, #20
 8002148:	4619      	mov	r1, r3
 800214a:	480c      	ldr	r0, [pc, #48]	@ (800217c <MX_GPIO_Init+0x12c>)
 800214c:	f006 fdf0 	bl	8008d30 <HAL_GPIO_Init>

  /* Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
  GPIO_InitStruct.Pin = KeyCol_1_Pin|KeyCol_2_Pin|KeyCol_3_Pin|KeyCol_4_Pin;
 8002150:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8002154:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002156:	2300      	movs	r3, #0
 8002158:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800215a:	2301      	movs	r3, #1
 800215c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800215e:	f107 0314 	add.w	r3, r7, #20
 8002162:	4619      	mov	r1, r3
 8002164:	4805      	ldr	r0, [pc, #20]	@ (800217c <MX_GPIO_Init+0x12c>)
 8002166:	f006 fde3 	bl	8008d30 <HAL_GPIO_Init>
}
 800216a:	bf00      	nop
 800216c:	3728      	adds	r7, #40	@ 0x28
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	58024400 	.word	0x58024400
 8002178:	58020400 	.word	0x58020400
 800217c:	58021000 	.word	0x58021000

08002180 <MPU_Config>:

/**
  * @brief MPU Configuration
  */
static void MPU_Config(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002186:	463b      	mov	r3, r7
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]
 800218c:	605a      	str	r2, [r3, #4]
 800218e:	609a      	str	r2, [r3, #8]
 8002190:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002192:	f003 feff 	bl	8005f94 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002196:	2301      	movs	r3, #1
 8002198:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800219a:	2300      	movs	r3, #0
 800219c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 800219e:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 80021a2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 80021a4:	2312      	movs	r3, #18
 80021a6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80021a8:	2300      	movs	r3, #0
 80021aa:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80021ac:	2303      	movs	r3, #3
 80021ae:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80021b0:	2300      	movs	r3, #0
 80021b2:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80021b4:	2300      	movs	r3, #0
 80021b6:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 80021b8:	2301      	movs	r3, #1
 80021ba:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80021bc:	2301      	movs	r3, #1
 80021be:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80021c0:	463b      	mov	r3, r7
 80021c2:	4618      	mov	r0, r3
 80021c4:	f003 ff1e 	bl	8006004 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80021c8:	2004      	movs	r0, #4
 80021ca:	f003 fefb 	bl	8005fc4 <HAL_MPU_Enable>
}
 80021ce:	bf00      	nop
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80021da:	b672      	cpsid	i
}
 80021dc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
  {
    CDC_LOG_Task();
 80021de:	f7fe fce7 	bl	8000bb0 <CDC_LOG_Task>
 80021e2:	e7fc      	b.n	80021de <Error_Handler+0x8>

080021e4 <PumpProto_Task>:
    const PumpProtoVTable *vt;
    void *ctx;
} PumpProto;

static inline void PumpProto_Task(PumpProto *p)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->task) p->vt->task(p->ctx);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d00f      	beq.n	8002212 <PumpProto_Task+0x2e>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d00b      	beq.n	8002212 <PumpProto_Task+0x2e>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d006      	beq.n	8002212 <PumpProto_Task+0x2e>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6852      	ldr	r2, [r2, #4]
 800220e:	4610      	mov	r0, r2
 8002210:	4798      	blx	r3
}
 8002212:	bf00      	nop
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <PumpProto_IsIdle>:

static inline bool PumpProto_IsIdle(PumpProto *p)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b082      	sub	sp, #8
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->is_idle) return p->vt->is_idle(p->ctx);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d011      	beq.n	800224c <PumpProto_IsIdle+0x32>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d00d      	beq.n	800224c <PumpProto_IsIdle+0x32>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d008      	beq.n	800224c <PumpProto_IsIdle+0x32>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	6852      	ldr	r2, [r2, #4]
 8002244:	4610      	mov	r0, r2
 8002246:	4798      	blx	r3
 8002248:	4603      	mov	r3, r0
 800224a:	e000      	b.n	800224e <PumpProto_IsIdle+0x34>
    return false;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <PumpProto_PollStatus>:

static inline PumpProtoResult PumpProto_PollStatus(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b082      	sub	sp, #8
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
 800225e:	460b      	mov	r3, r1
 8002260:	70fb      	strb	r3, [r7, #3]
 8002262:	4613      	mov	r3, r2
 8002264:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_poll_status == NULL) return PUMP_PROTO_ERR;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d008      	beq.n	800227e <PumpProto_PollStatus+0x28>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d004      	beq.n	800227e <PumpProto_PollStatus+0x28>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <PumpProto_PollStatus+0x2c>
 800227e:	2302      	movs	r3, #2
 8002280:	e008      	b.n	8002294 <PumpProto_PollStatus+0x3e>
    return p->vt->send_poll_status(p->ctx, ctrl, slave);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	6850      	ldr	r0, [r2, #4]
 800228c:	78ba      	ldrb	r2, [r7, #2]
 800228e:	78f9      	ldrb	r1, [r7, #3]
 8002290:	4798      	blx	r3
 8002292:	4603      	mov	r3, r0
}
 8002294:	4618      	mov	r0, r3
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <PumpProto_PopEvent>:

static inline bool PumpProto_PopEvent(PumpProto *p, PumpEvent *out)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
    if (p && p->vt && p->vt->pop_event) return p->vt->pop_event(p->ctx, out);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d012      	beq.n	80022d2 <PumpProto_PopEvent+0x36>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d00e      	beq.n	80022d2 <PumpProto_PopEvent+0x36>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d009      	beq.n	80022d2 <PumpProto_PopEvent+0x36>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	6852      	ldr	r2, [r2, #4]
 80022c8:	6839      	ldr	r1, [r7, #0]
 80022ca:	4610      	mov	r0, r2
 80022cc:	4798      	blx	r3
 80022ce:	4603      	mov	r3, r0
 80022d0:	e000      	b.n	80022d4 <PumpProto_PopEvent+0x38>
    return false;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <PumpMgr_Init>:

#include "pump_mgr.h"
#include <string.h>

void PumpMgr_Init(PumpMgr *m, uint32_t poll_period_ms)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
    if (m == NULL) return;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d019      	beq.n	8002320 <PumpMgr_Init+0x44>
    memset(m, 0, sizeof(*m));
 80022ec:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80022f0:	2100      	movs	r1, #0
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f015 fde2 	bl	8017ebc <memset>
    m->poll_period_ms = poll_period_ms;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	683a      	ldr	r2, [r7, #0]
 80022fc:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MAX_DEVICES; i++)
 8002300:	2300      	movs	r3, #0
 8002302:	73fb      	strb	r3, [r7, #15]
 8002304:	e008      	b.n	8002318 <PumpMgr_Init+0x3c>
    {
        m->next_poll_ms[i] = 0u;
 8002306:	7bfa      	ldrb	r2, [r7, #15]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	323a      	adds	r2, #58	@ 0x3a
 800230c:	2100      	movs	r1, #0
 800230e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MAX_DEVICES; i++)
 8002312:	7bfb      	ldrb	r3, [r7, #15]
 8002314:	3301      	adds	r3, #1
 8002316:	73fb      	strb	r3, [r7, #15]
 8002318:	7bfb      	ldrb	r3, [r7, #15]
 800231a:	2b07      	cmp	r3, #7
 800231c:	d9f3      	bls.n	8002306 <PumpMgr_Init+0x2a>
 800231e:	e000      	b.n	8002322 <PumpMgr_Init+0x46>
    if (m == NULL) return;
 8002320:	bf00      	nop
    }
}
 8002322:	3710      	adds	r7, #16
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <PumpMgr_Add>:

bool PumpMgr_Add(PumpMgr *m, uint8_t id, PumpProto *proto, uint8_t ctrl_addr, uint8_t slave_addr)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	607a      	str	r2, [r7, #4]
 8002332:	461a      	mov	r2, r3
 8002334:	460b      	mov	r3, r1
 8002336:	72fb      	strb	r3, [r7, #11]
 8002338:	4613      	mov	r3, r2
 800233a:	72bb      	strb	r3, [r7, #10]
    if (m == NULL || proto == NULL) return false;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d002      	beq.n	8002348 <PumpMgr_Add+0x20>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d101      	bne.n	800234c <PumpMgr_Add+0x24>
 8002348:	2300      	movs	r3, #0
 800234a:	e060      	b.n	800240e <PumpMgr_Add+0xe6>
    if (m->count >= (uint8_t)PUMP_MAX_DEVICES) return false;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002352:	2b07      	cmp	r3, #7
 8002354:	d901      	bls.n	800235a <PumpMgr_Add+0x32>
 8002356:	2300      	movs	r3, #0
 8002358:	e059      	b.n	800240e <PumpMgr_Add+0xe6>

    /* Ensure unique id */
    for (uint8_t i = 0u; i < m->count; i++)
 800235a:	2300      	movs	r3, #0
 800235c:	75fb      	strb	r3, [r7, #23]
 800235e:	e00f      	b.n	8002380 <PumpMgr_Add+0x58>
    {
        if (m->dev[i].id == id) return false;
 8002360:	7dfa      	ldrb	r2, [r7, #23]
 8002362:	68f9      	ldr	r1, [r7, #12]
 8002364:	4613      	mov	r3, r2
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	1a9b      	subs	r3, r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	440b      	add	r3, r1
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	7afa      	ldrb	r2, [r7, #11]
 8002372:	429a      	cmp	r2, r3
 8002374:	d101      	bne.n	800237a <PumpMgr_Add+0x52>
 8002376:	2300      	movs	r3, #0
 8002378:	e049      	b.n	800240e <PumpMgr_Add+0xe6>
    for (uint8_t i = 0u; i < m->count; i++)
 800237a:	7dfb      	ldrb	r3, [r7, #23]
 800237c:	3301      	adds	r3, #1
 800237e:	75fb      	strb	r3, [r7, #23]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002386:	7dfa      	ldrb	r2, [r7, #23]
 8002388:	429a      	cmp	r2, r3
 800238a:	d3e9      	bcc.n	8002360 <PumpMgr_Add+0x38>
    }

    PumpDevice *d = &m->dev[m->count];
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002392:	461a      	mov	r2, r3
 8002394:	4613      	mov	r3, r2
 8002396:	00db      	lsls	r3, r3, #3
 8002398:	1a9b      	subs	r3, r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	68fa      	ldr	r2, [r7, #12]
 800239e:	4413      	add	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
    memset(d, 0, sizeof(*d));
 80023a2:	221c      	movs	r2, #28
 80023a4:	2100      	movs	r1, #0
 80023a6:	6938      	ldr	r0, [r7, #16]
 80023a8:	f015 fd88 	bl	8017ebc <memset>
    d->id = id;
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	7afa      	ldrb	r2, [r7, #11]
 80023b0:	701a      	strb	r2, [r3, #0]
    d->proto = proto;
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	605a      	str	r2, [r3, #4]
    d->ctrl_addr = ctrl_addr;
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	7aba      	ldrb	r2, [r7, #10]
 80023bc:	721a      	strb	r2, [r3, #8]
    d->slave_addr = slave_addr;
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80023c4:	725a      	strb	r2, [r3, #9]
    d->price = 0u;
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	2200      	movs	r2, #0
 80023ca:	60da      	str	r2, [r3, #12]
    d->status = 0u;
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	2200      	movs	r2, #0
 80023d0:	741a      	strb	r2, [r3, #16]
    d->nozzle = 0u;
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	2200      	movs	r2, #0
 80023d6:	745a      	strb	r2, [r3, #17]
    d->last_status_ms = 0u;
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	2200      	movs	r2, #0
 80023dc:	615a      	str	r2, [r3, #20]
    d->last_error = 0u;
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	2200      	movs	r2, #0
 80023e2:	761a      	strb	r2, [r3, #24]
    d->fail_count = 0u;
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	2200      	movs	r2, #0
 80023e8:	765a      	strb	r2, [r3, #25]

    m->next_poll_ms[m->count] = 0u;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80023f0:	461a      	mov	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	323a      	adds	r2, #58	@ 0x3a
 80023f6:	2100      	movs	r1, #0
 80023f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    m->count++;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002402:	3301      	adds	r3, #1
 8002404:	b2da      	uxtb	r2, r3
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
    return true;
 800240c:	2301      	movs	r3, #1
}
 800240e:	4618      	mov	r0, r3
 8002410:	3718      	adds	r7, #24
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <PumpMgr_Get>:

PumpDevice *PumpMgr_Get(PumpMgr *m, uint8_t id)
{
 8002416:	b480      	push	{r7}
 8002418:	b085      	sub	sp, #20
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
 800241e:	460b      	mov	r3, r1
 8002420:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d101      	bne.n	800242c <PumpMgr_Get+0x16>
 8002428:	2300      	movs	r3, #0
 800242a:	e01f      	b.n	800246c <PumpMgr_Get+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 800242c:	2300      	movs	r3, #0
 800242e:	73fb      	strb	r3, [r7, #15]
 8002430:	e015      	b.n	800245e <PumpMgr_Get+0x48>
    {
        if (m->dev[i].id == id) return &m->dev[i];
 8002432:	7bfa      	ldrb	r2, [r7, #15]
 8002434:	6879      	ldr	r1, [r7, #4]
 8002436:	4613      	mov	r3, r2
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	1a9b      	subs	r3, r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	440b      	add	r3, r1
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	78fa      	ldrb	r2, [r7, #3]
 8002444:	429a      	cmp	r2, r3
 8002446:	d107      	bne.n	8002458 <PumpMgr_Get+0x42>
 8002448:	7bfa      	ldrb	r2, [r7, #15]
 800244a:	4613      	mov	r3, r2
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	1a9b      	subs	r3, r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	4413      	add	r3, r2
 8002456:	e009      	b.n	800246c <PumpMgr_Get+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 8002458:	7bfb      	ldrb	r3, [r7, #15]
 800245a:	3301      	adds	r3, #1
 800245c:	73fb      	strb	r3, [r7, #15]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002464:	7bfa      	ldrb	r2, [r7, #15]
 8002466:	429a      	cmp	r2, r3
 8002468:	d3e3      	bcc.n	8002432 <PumpMgr_Get+0x1c>
    }
    return NULL;
 800246a:	2300      	movs	r3, #0
}
 800246c:	4618      	mov	r0, r3
 800246e:	3714      	adds	r7, #20
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <PumpMgr_GetConst>:

const PumpDevice *PumpMgr_GetConst(const PumpMgr *m, uint8_t id)
{
 8002478:	b480      	push	{r7}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	460b      	mov	r3, r1
 8002482:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <PumpMgr_GetConst+0x16>
 800248a:	2300      	movs	r3, #0
 800248c:	e01f      	b.n	80024ce <PumpMgr_GetConst+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 800248e:	2300      	movs	r3, #0
 8002490:	73fb      	strb	r3, [r7, #15]
 8002492:	e015      	b.n	80024c0 <PumpMgr_GetConst+0x48>
    {
        if (m->dev[i].id == id) return &m->dev[i];
 8002494:	7bfa      	ldrb	r2, [r7, #15]
 8002496:	6879      	ldr	r1, [r7, #4]
 8002498:	4613      	mov	r3, r2
 800249a:	00db      	lsls	r3, r3, #3
 800249c:	1a9b      	subs	r3, r3, r2
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	440b      	add	r3, r1
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	78fa      	ldrb	r2, [r7, #3]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d107      	bne.n	80024ba <PumpMgr_GetConst+0x42>
 80024aa:	7bfa      	ldrb	r2, [r7, #15]
 80024ac:	4613      	mov	r3, r2
 80024ae:	00db      	lsls	r3, r3, #3
 80024b0:	1a9b      	subs	r3, r3, r2
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	4413      	add	r3, r2
 80024b8:	e009      	b.n	80024ce <PumpMgr_GetConst+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 80024ba:	7bfb      	ldrb	r3, [r7, #15]
 80024bc:	3301      	adds	r3, #1
 80024be:	73fb      	strb	r3, [r7, #15]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80024c6:	7bfa      	ldrb	r2, [r7, #15]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d3e3      	bcc.n	8002494 <PumpMgr_GetConst+0x1c>
    }
    return NULL;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3714      	adds	r7, #20
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr

080024da <PumpMgr_SetPrice>:

bool PumpMgr_SetPrice(PumpMgr *m, uint8_t id, uint32_t price)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b086      	sub	sp, #24
 80024de:	af00      	add	r7, sp, #0
 80024e0:	60f8      	str	r0, [r7, #12]
 80024e2:	460b      	mov	r3, r1
 80024e4:	607a      	str	r2, [r7, #4]
 80024e6:	72fb      	strb	r3, [r7, #11]
    PumpDevice *d = PumpMgr_Get(m, id);
 80024e8:	7afb      	ldrb	r3, [r7, #11]
 80024ea:	4619      	mov	r1, r3
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	f7ff ff92 	bl	8002416 <PumpMgr_Get>
 80024f2:	6178      	str	r0, [r7, #20]
    if (d == NULL) return false;
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <PumpMgr_SetPrice+0x24>
 80024fa:	2300      	movs	r3, #0
 80024fc:	e003      	b.n	8002506 <PumpMgr_SetPrice+0x2c>
    d->price = price;
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	60da      	str	r2, [r3, #12]
    return true;
 8002504:	2301      	movs	r3, #1
}
 8002506:	4618      	mov	r0, r3
 8002508:	3718      	adds	r7, #24
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <PumpMgr_GetPrice>:

uint32_t PumpMgr_GetPrice(const PumpMgr *m, uint8_t id)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b084      	sub	sp, #16
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
 8002516:	460b      	mov	r3, r1
 8002518:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 800251a:	78fb      	ldrb	r3, [r7, #3]
 800251c:	4619      	mov	r1, r3
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f7ff ffaa 	bl	8002478 <PumpMgr_GetConst>
 8002524:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d101      	bne.n	8002530 <PumpMgr_GetPrice+0x22>
 800252c:	2300      	movs	r3, #0
 800252e:	e001      	b.n	8002534 <PumpMgr_GetPrice+0x26>
    return d->price;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	68db      	ldr	r3, [r3, #12]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <PumpMgr_SetSlaveAddr>:

bool PumpMgr_SetSlaveAddr(PumpMgr *m, uint8_t id, uint8_t slave_addr)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	460b      	mov	r3, r1
 8002546:	70fb      	strb	r3, [r7, #3]
 8002548:	4613      	mov	r3, r2
 800254a:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 800254c:	78fb      	ldrb	r3, [r7, #3]
 800254e:	4619      	mov	r1, r3
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f7ff ff60 	bl	8002416 <PumpMgr_Get>
 8002556:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <PumpMgr_SetSlaveAddr+0x26>
 800255e:	2300      	movs	r3, #0
 8002560:	e003      	b.n	800256a <PumpMgr_SetSlaveAddr+0x2e>
    d->slave_addr = slave_addr;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	78ba      	ldrb	r2, [r7, #2]
 8002566:	725a      	strb	r2, [r3, #9]
    return true;
 8002568:	2301      	movs	r3, #1
}
 800256a:	4618      	mov	r0, r3
 800256c:	3710      	adds	r7, #16
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <PumpMgr_GetSlaveAddr>:

uint8_t PumpMgr_GetSlaveAddr(const PumpMgr *m, uint8_t id)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b084      	sub	sp, #16
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
 800257a:	460b      	mov	r3, r1
 800257c:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 800257e:	78fb      	ldrb	r3, [r7, #3]
 8002580:	4619      	mov	r1, r3
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f7ff ff78 	bl	8002478 <PumpMgr_GetConst>
 8002588:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d101      	bne.n	8002594 <PumpMgr_GetSlaveAddr+0x22>
 8002590:	2300      	movs	r3, #0
 8002592:	e001      	b.n	8002598 <PumpMgr_GetSlaveAddr+0x26>
    return d->slave_addr;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	7a5b      	ldrb	r3, [r3, #9]
}
 8002598:	4618      	mov	r0, r3
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <PumpMgr_GetCtrlAddr>:
    d->ctrl_addr = ctrl_addr;
    return true;
}

uint8_t PumpMgr_GetCtrlAddr(const PumpMgr *m, uint8_t id)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	460b      	mov	r3, r1
 80025aa:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 80025ac:	78fb      	ldrb	r3, [r7, #3]
 80025ae:	4619      	mov	r1, r3
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff ff61 	bl	8002478 <PumpMgr_GetConst>
 80025b6:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <PumpMgr_GetCtrlAddr+0x22>
 80025be:	2300      	movs	r3, #0
 80025c0:	e001      	b.n	80025c6 <PumpMgr_GetCtrlAddr+0x26>
    return d->ctrl_addr;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	7a1b      	ldrb	r3, [r3, #8]
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <PumpMgr_ClearFail>:

void PumpMgr_ClearFail(PumpMgr *m, uint8_t id)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b085      	sub	sp, #20
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
 80025d6:	460b      	mov	r3, r1
 80025d8:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d02c      	beq.n	800263a <PumpMgr_ClearFail+0x6c>
    for (uint8_t i = 0u; i < m->count; i++)
 80025e0:	2300      	movs	r3, #0
 80025e2:	73fb      	strb	r3, [r7, #15]
 80025e4:	e022      	b.n	800262c <PumpMgr_ClearFail+0x5e>
    {
        if (m->dev[i].id == id)
 80025e6:	7bfa      	ldrb	r2, [r7, #15]
 80025e8:	6879      	ldr	r1, [r7, #4]
 80025ea:	4613      	mov	r3, r2
 80025ec:	00db      	lsls	r3, r3, #3
 80025ee:	1a9b      	subs	r3, r3, r2
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	440b      	add	r3, r1
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	78fa      	ldrb	r2, [r7, #3]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d114      	bne.n	8002626 <PumpMgr_ClearFail+0x58>
        {
            m->dev[i].last_error = 0u;
 80025fc:	7bfa      	ldrb	r2, [r7, #15]
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	4613      	mov	r3, r2
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	1a9b      	subs	r3, r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	3318      	adds	r3, #24
 800260c:	2200      	movs	r2, #0
 800260e:	701a      	strb	r2, [r3, #0]
            m->dev[i].fail_count = 0u;
 8002610:	7bfa      	ldrb	r2, [r7, #15]
 8002612:	6879      	ldr	r1, [r7, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	1a9b      	subs	r3, r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	440b      	add	r3, r1
 800261e:	3319      	adds	r3, #25
 8002620:	2200      	movs	r2, #0
 8002622:	701a      	strb	r2, [r3, #0]
            return;
 8002624:	e00a      	b.n	800263c <PumpMgr_ClearFail+0x6e>
    for (uint8_t i = 0u; i < m->count; i++)
 8002626:	7bfb      	ldrb	r3, [r7, #15]
 8002628:	3301      	adds	r3, #1
 800262a:	73fb      	strb	r3, [r7, #15]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002632:	7bfa      	ldrb	r2, [r7, #15]
 8002634:	429a      	cmp	r2, r3
 8002636:	d3d6      	bcc.n	80025e6 <PumpMgr_ClearFail+0x18>
 8002638:	e000      	b.n	800263c <PumpMgr_ClearFail+0x6e>
    if (m == NULL) return;
 800263a:	bf00      	nop
        }
    }
}
 800263c:	3714      	adds	r7, #20
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <PumpMgr_RequestPollNow>:

void PumpMgr_RequestPollNow(PumpMgr *m, uint8_t id)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b084      	sub	sp, #16
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
 800264e:	460b      	mov	r3, r1
 8002650:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d021      	beq.n	800269c <PumpMgr_RequestPollNow+0x56>
    uint32_t now = HAL_GetTick();
 8002658:	f003 fb50 	bl	8005cfc <HAL_GetTick>
 800265c:	60b8      	str	r0, [r7, #8]
    for (uint8_t i = 0u; i < m->count; i++)
 800265e:	2300      	movs	r3, #0
 8002660:	73fb      	strb	r3, [r7, #15]
 8002662:	e014      	b.n	800268e <PumpMgr_RequestPollNow+0x48>
    {
        if (m->dev[i].id == id)
 8002664:	7bfa      	ldrb	r2, [r7, #15]
 8002666:	6879      	ldr	r1, [r7, #4]
 8002668:	4613      	mov	r3, r2
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	1a9b      	subs	r3, r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	440b      	add	r3, r1
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	78fa      	ldrb	r2, [r7, #3]
 8002676:	429a      	cmp	r2, r3
 8002678:	d106      	bne.n	8002688 <PumpMgr_RequestPollNow+0x42>
        {
            m->next_poll_ms[i] = now;
 800267a:	7bfa      	ldrb	r2, [r7, #15]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	323a      	adds	r2, #58	@ 0x3a
 8002680:	68b9      	ldr	r1, [r7, #8]
 8002682:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            return;
 8002686:	e00a      	b.n	800269e <PumpMgr_RequestPollNow+0x58>
    for (uint8_t i = 0u; i < m->count; i++)
 8002688:	7bfb      	ldrb	r3, [r7, #15]
 800268a:	3301      	adds	r3, #1
 800268c:	73fb      	strb	r3, [r7, #15]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002694:	7bfa      	ldrb	r2, [r7, #15]
 8002696:	429a      	cmp	r2, r3
 8002698:	d3e4      	bcc.n	8002664 <PumpMgr_RequestPollNow+0x1e>
 800269a:	e000      	b.n	800269e <PumpMgr_RequestPollNow+0x58>
    if (m == NULL) return;
 800269c:	bf00      	nop
        }
    }
}
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <PumpMgr_RequestPollAllNow>:

void PumpMgr_RequestPollAllNow(PumpMgr *m)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d015      	beq.n	80026de <PumpMgr_RequestPollAllNow+0x3a>
    uint32_t now = HAL_GetTick();
 80026b2:	f003 fb23 	bl	8005cfc <HAL_GetTick>
 80026b6:	60b8      	str	r0, [r7, #8]
    for (uint8_t i = 0u; i < m->count; i++)
 80026b8:	2300      	movs	r3, #0
 80026ba:	73fb      	strb	r3, [r7, #15]
 80026bc:	e008      	b.n	80026d0 <PumpMgr_RequestPollAllNow+0x2c>
    {
        m->next_poll_ms[i] = now;
 80026be:	7bfa      	ldrb	r2, [r7, #15]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	323a      	adds	r2, #58	@ 0x3a
 80026c4:	68b9      	ldr	r1, [r7, #8]
 80026c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < m->count; i++)
 80026ca:	7bfb      	ldrb	r3, [r7, #15]
 80026cc:	3301      	adds	r3, #1
 80026ce:	73fb      	strb	r3, [r7, #15]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80026d6:	7bfa      	ldrb	r2, [r7, #15]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d3f0      	bcc.n	80026be <PumpMgr_RequestPollAllNow+0x1a>
 80026dc:	e000      	b.n	80026e0 <PumpMgr_RequestPollAllNow+0x3c>
    if (m == NULL) return;
 80026de:	bf00      	nop
    }
}
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <pumpmgr_handle_event>:

static void pumpmgr_handle_event(PumpMgr *m, const PumpEvent *ev)
{
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b084      	sub	sp, #16
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
 80026ee:	6039      	str	r1, [r7, #0]
    if (m == NULL || ev == NULL) return;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d047      	beq.n	8002786 <pumpmgr_handle_event+0xa0>
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d044      	beq.n	8002786 <pumpmgr_handle_event+0xa0>

    /* Find matching device by address */
    for (uint8_t i = 0u; i < m->count; i++)
 80026fc:	2300      	movs	r3, #0
 80026fe:	73fb      	strb	r3, [r7, #15]
 8002700:	e03a      	b.n	8002778 <pumpmgr_handle_event+0x92>
    {
        PumpDevice *d = &m->dev[i];
 8002702:	7bfa      	ldrb	r2, [r7, #15]
 8002704:	4613      	mov	r3, r2
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	1a9b      	subs	r3, r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	4413      	add	r3, r2
 8002710:	60bb      	str	r3, [r7, #8]
        if (d->ctrl_addr == ev->ctrl_addr && d->slave_addr == ev->slave_addr)
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	7a1a      	ldrb	r2, [r3, #8]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	785b      	ldrb	r3, [r3, #1]
 800271a:	429a      	cmp	r2, r3
 800271c:	d129      	bne.n	8002772 <pumpmgr_handle_event+0x8c>
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	7a5a      	ldrb	r2, [r3, #9]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	789b      	ldrb	r3, [r3, #2]
 8002726:	429a      	cmp	r2, r3
 8002728:	d123      	bne.n	8002772 <pumpmgr_handle_event+0x8c>
        {
            if (ev->type == PUMP_EVT_STATUS)
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	2b01      	cmp	r3, #1
 8002730:	d113      	bne.n	800275a <pumpmgr_handle_event+0x74>
            {
                d->status = ev->status;
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	78da      	ldrb	r2, [r3, #3]
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	741a      	strb	r2, [r3, #16]
                d->nozzle = ev->nozzle;
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	791a      	ldrb	r2, [r3, #4]
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	745a      	strb	r2, [r3, #17]
                d->last_status_ms = HAL_GetTick();
 8002742:	f003 fadb 	bl	8005cfc <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	615a      	str	r2, [r3, #20]
                d->last_error = 0u;
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	2200      	movs	r2, #0
 8002750:	761a      	strb	r2, [r3, #24]
                d->fail_count = 0u;
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	2200      	movs	r2, #0
 8002756:	765a      	strb	r2, [r3, #25]
 8002758:	e00b      	b.n	8002772 <pumpmgr_handle_event+0x8c>
            }
            else if (ev->type == PUMP_EVT_ERROR)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b02      	cmp	r3, #2
 8002760:	d107      	bne.n	8002772 <pumpmgr_handle_event+0x8c>
            {
                d->last_error = ev->error_code;
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	795a      	ldrb	r2, [r3, #5]
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	761a      	strb	r2, [r3, #24]
                d->fail_count = ev->fail_count;
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	799a      	ldrb	r2, [r3, #6]
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	765a      	strb	r2, [r3, #25]
    for (uint8_t i = 0u; i < m->count; i++)
 8002772:	7bfb      	ldrb	r3, [r7, #15]
 8002774:	3301      	adds	r3, #1
 8002776:	73fb      	strb	r3, [r7, #15]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800277e:	7bfa      	ldrb	r2, [r7, #15]
 8002780:	429a      	cmp	r2, r3
 8002782:	d3be      	bcc.n	8002702 <pumpmgr_handle_event+0x1c>
 8002784:	e000      	b.n	8002788 <pumpmgr_handle_event+0xa2>
    if (m == NULL || ev == NULL) return;
 8002786:	bf00      	nop
            }
        }
    }
}
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <PumpMgr_Task>:

void PumpMgr_Task(PumpMgr *m)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b092      	sub	sp, #72	@ 0x48
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 80d2 	beq.w	8002942 <PumpMgr_Task+0x1b4>
    uint32_t now = HAL_GetTick();
 800279e:	f003 faad 	bl	8005cfc <HAL_GetTick>
 80027a2:	63f8      	str	r0, [r7, #60]	@ 0x3c

    /* Build unique protocol list so we don't call Task/PopEvent multiple times
       for the same protocol instance when multiple pumps share one bus/port. */
    PumpProto *protos[PUMP_MAX_DEVICES];
    uint8_t proto_count = 0u;
 80027a4:	2300      	movs	r3, #0
 80027a6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    for (uint8_t i = 0u; i < m->count; i++)
 80027aa:	2300      	movs	r3, #0
 80027ac:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80027b0:	e04a      	b.n	8002848 <PumpMgr_Task+0xba>
    {
        PumpProto *p = m->dev[i].proto;
 80027b2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80027b6:	6879      	ldr	r1, [r7, #4]
 80027b8:	4613      	mov	r3, r2
 80027ba:	00db      	lsls	r3, r3, #3
 80027bc:	1a9b      	subs	r3, r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	3304      	adds	r3, #4
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	633b      	str	r3, [r7, #48]	@ 0x30
        if (p == NULL) continue;
 80027c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d036      	beq.n	800283c <PumpMgr_Task+0xae>

        bool seen = false;
 80027ce:	2300      	movs	r3, #0
 80027d0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
        for (uint8_t j = 0u; j < proto_count; j++)
 80027d4:	2300      	movs	r3, #0
 80027d6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 80027da:	e012      	b.n	8002802 <PumpMgr_Task+0x74>
        {
            if (protos[j] == p)
 80027dc:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	3348      	adds	r3, #72	@ 0x48
 80027e4:	443b      	add	r3, r7
 80027e6:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80027ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d103      	bne.n	80027f8 <PumpMgr_Task+0x6a>
            {
                seen = true;
 80027f0:	2301      	movs	r3, #1
 80027f2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                break;
 80027f6:	e00a      	b.n	800280e <PumpMgr_Task+0x80>
        for (uint8_t j = 0u; j < proto_count; j++)
 80027f8:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80027fc:	3301      	adds	r3, #1
 80027fe:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 8002802:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8002806:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800280a:	429a      	cmp	r2, r3
 800280c:	d3e6      	bcc.n	80027dc <PumpMgr_Task+0x4e>
            }
        }

        if (!seen && proto_count < (uint8_t)PUMP_MAX_DEVICES)
 800280e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002812:	f083 0301 	eor.w	r3, r3, #1
 8002816:	b2db      	uxtb	r3, r3
 8002818:	2b00      	cmp	r3, #0
 800281a:	d010      	beq.n	800283e <PumpMgr_Task+0xb0>
 800281c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002820:	2b07      	cmp	r3, #7
 8002822:	d80c      	bhi.n	800283e <PumpMgr_Task+0xb0>
        {
            protos[proto_count++] = p;
 8002824:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002828:	1c5a      	adds	r2, r3, #1
 800282a:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	3348      	adds	r3, #72	@ 0x48
 8002832:	443b      	add	r3, r7
 8002834:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002836:	f843 2c38 	str.w	r2, [r3, #-56]
 800283a:	e000      	b.n	800283e <PumpMgr_Task+0xb0>
        if (p == NULL) continue;
 800283c:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 800283e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002842:	3301      	adds	r3, #1
 8002844:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800284e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8002852:	429a      	cmp	r2, r3
 8002854:	d3ad      	bcc.n	80027b2 <PumpMgr_Task+0x24>
        }
    }

    /* 1) Drive protocols and consume their events */
    for (uint8_t i = 0u; i < proto_count; i++)
 8002856:	2300      	movs	r3, #0
 8002858:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800285c:	e01f      	b.n	800289e <PumpMgr_Task+0x110>
    {
        PumpProto *p = protos[i];
 800285e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	3348      	adds	r3, #72	@ 0x48
 8002866:	443b      	add	r3, r7
 8002868:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800286c:	637b      	str	r3, [r7, #52]	@ 0x34
        PumpProto_Task(p);
 800286e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002870:	f7ff fcb8 	bl	80021e4 <PumpProto_Task>

        PumpEvent ev;
        while (PumpProto_PopEvent(p, &ev))
 8002874:	e005      	b.n	8002882 <PumpMgr_Task+0xf4>
        {
            pumpmgr_handle_event(m, &ev);
 8002876:	f107 0308 	add.w	r3, r7, #8
 800287a:	4619      	mov	r1, r3
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f7ff ff32 	bl	80026e6 <pumpmgr_handle_event>
        while (PumpProto_PopEvent(p, &ev))
 8002882:	f107 0308 	add.w	r3, r7, #8
 8002886:	4619      	mov	r1, r3
 8002888:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800288a:	f7ff fd07 	bl	800229c <PumpProto_PopEvent>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d1f0      	bne.n	8002876 <PumpMgr_Task+0xe8>
    for (uint8_t i = 0u; i < proto_count; i++)
 8002894:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002898:	3301      	adds	r3, #1
 800289a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800289e:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 80028a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d3d9      	bcc.n	800285e <PumpMgr_Task+0xd0>
        }
    }

    /* 2) Periodic polling (round-robin per device, but respecting per-proto busy) */
    for (uint8_t i = 0u; i < m->count; i++)
 80028aa:	2300      	movs	r3, #0
 80028ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80028b0:	e03f      	b.n	8002932 <PumpMgr_Task+0x1a4>
    {
        PumpDevice *d = &m->dev[i];
 80028b2:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 80028b6:	4613      	mov	r3, r2
 80028b8:	00db      	lsls	r3, r3, #3
 80028ba:	1a9b      	subs	r3, r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	4413      	add	r3, r2
 80028c2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (d->proto == NULL) continue;
 80028c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d028      	beq.n	800291e <PumpMgr_Task+0x190>

        if (now < m->next_poll_ms[i]) continue;
 80028cc:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	323a      	adds	r2, #58	@ 0x3a
 80028d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80028da:	429a      	cmp	r2, r3
 80028dc:	d321      	bcc.n	8002922 <PumpMgr_Task+0x194>

        if (!PumpProto_IsIdle(d->proto))
 80028de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7ff fc99 	bl	800221a <PumpProto_IsIdle>
 80028e8:	4603      	mov	r3, r0
 80028ea:	f083 0301 	eor.w	r3, r3, #1
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d118      	bne.n	8002926 <PumpMgr_Task+0x198>
        {
            /* try later */
            continue;
        }

        (void)PumpProto_PollStatus(d->proto, d->ctrl_addr, d->slave_addr);
 80028f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028f6:	6858      	ldr	r0, [r3, #4]
 80028f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028fa:	7a19      	ldrb	r1, [r3, #8]
 80028fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028fe:	7a5b      	ldrb	r3, [r3, #9]
 8002900:	461a      	mov	r2, r3
 8002902:	f7ff fca8 	bl	8002256 <PumpProto_PollStatus>
        m->next_poll_ms[i] = now + m->poll_period_ms;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800290c:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8002910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002912:	4419      	add	r1, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	323a      	adds	r2, #58	@ 0x3a
 8002918:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800291c:	e004      	b.n	8002928 <PumpMgr_Task+0x19a>
        if (d->proto == NULL) continue;
 800291e:	bf00      	nop
 8002920:	e002      	b.n	8002928 <PumpMgr_Task+0x19a>
        if (now < m->next_poll_ms[i]) continue;
 8002922:	bf00      	nop
 8002924:	e000      	b.n	8002928 <PumpMgr_Task+0x19a>
            continue;
 8002926:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 8002928:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800292c:	3301      	adds	r3, #1
 800292e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002938:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800293c:	429a      	cmp	r2, r3
 800293e:	d3b8      	bcc.n	80028b2 <PumpMgr_Task+0x124>
 8002940:	e000      	b.n	8002944 <PumpMgr_Task+0x1b6>
    if (m == NULL) return;
 8002942:	bf00      	nop
    }
}
 8002944:	3748      	adds	r7, #72	@ 0x48
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}

0800294a <q_next>:
#include <stdio.h>

/* ===================== Small local helpers ===================== */

static uint8_t q_next(uint8_t v)
{
 800294a:	b480      	push	{r7}
 800294c:	b083      	sub	sp, #12
 800294e:	af00      	add	r7, sp, #0
 8002950:	4603      	mov	r3, r0
 8002952:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)((uint8_t)(v + 1u) % (uint8_t)PUMP_GKL_EVTQ_LEN);
 8002954:	79fb      	ldrb	r3, [r7, #7]
 8002956:	3301      	adds	r3, #1
 8002958:	b2db      	uxtb	r3, r3
 800295a:	f003 0307 	and.w	r3, r3, #7
 800295e:	b2db      	uxtb	r3, r3
}
 8002960:	4618      	mov	r0, r3
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <q_is_full>:

static bool q_is_full(PumpProtoGKL *gkl)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
    return (q_next(gkl->q_head) == gkl->q_tail);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 800297a:	4618      	mov	r0, r3
 800297c:	f7ff ffe5 	bl	800294a <q_next>
 8002980:	4603      	mov	r3, r0
 8002982:	461a      	mov	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 800298a:	429a      	cmp	r2, r3
 800298c:	bf0c      	ite	eq
 800298e:	2301      	moveq	r3, #1
 8002990:	2300      	movne	r3, #0
 8002992:	b2db      	uxtb	r3, r3
}
 8002994:	4618      	mov	r0, r3
 8002996:	3708      	adds	r7, #8
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}

0800299c <q_is_empty>:

static bool q_is_empty(PumpProtoGKL *gkl)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
    return (gkl->q_head == gkl->q_tail);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f893 22e0 	ldrb.w	r2, [r3, #736]	@ 0x2e0
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 80029b0:	429a      	cmp	r2, r3
 80029b2:	bf0c      	ite	eq
 80029b4:	2301      	moveq	r3, #1
 80029b6:	2300      	movne	r3, #0
 80029b8:	b2db      	uxtb	r3, r3
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr

080029c6 <q_push>:

static void q_push(PumpProtoGKL *gkl, const PumpEvent *e)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b082      	sub	sp, #8
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
 80029ce:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || e == NULL) return;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d031      	beq.n	8002a3a <q_push+0x74>
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d02e      	beq.n	8002a3a <q_push+0x74>
    if (q_is_full(gkl))
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f7ff ffc5 	bl	800296c <q_is_full>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d00a      	beq.n	80029fe <q_push+0x38>
    {
        /* Drop oldest (never block CPU) */
        gkl->q_tail = q_next(gkl->q_tail);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7ff ffab 	bl	800294a <q_next>
 80029f4:	4603      	mov	r3, r0
 80029f6:	461a      	mov	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f883 22e1 	strb.w	r2, [r3, #737]	@ 0x2e1
    }
    gkl->q[gkl->q_head] = *e;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8002a04:	4619      	mov	r1, r3
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	460b      	mov	r3, r1
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	1a5b      	subs	r3, r3, r1
 8002a0e:	4413      	add	r3, r2
 8002a10:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	6811      	ldr	r1, [r2, #0]
 8002a18:	6019      	str	r1, [r3, #0]
 8002a1a:	8891      	ldrh	r1, [r2, #4]
 8002a1c:	7992      	ldrb	r2, [r2, #6]
 8002a1e:	8099      	strh	r1, [r3, #4]
 8002a20:	719a      	strb	r2, [r3, #6]
    gkl->q_head = q_next(gkl->q_head);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7ff ff8e 	bl	800294a <q_next>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	461a      	mov	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f883 22e0 	strb.w	r2, [r3, #736]	@ 0x2e0
 8002a38:	e000      	b.n	8002a3c <q_push+0x76>
    if (gkl == NULL || e == NULL) return;
 8002a3a:	bf00      	nop
}
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <q_pop>:

static bool q_pop(PumpProtoGKL *gkl, PumpEvent *out)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b082      	sub	sp, #8
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
 8002a4a:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || out == NULL) return false;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d002      	beq.n	8002a58 <q_pop+0x16>
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <q_pop+0x1a>
 8002a58:	2300      	movs	r3, #0
 8002a5a:	e026      	b.n	8002aaa <q_pop+0x68>
    if (q_is_empty(gkl)) return false;
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7ff ff9d 	bl	800299c <q_is_empty>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <q_pop+0x2a>
 8002a68:	2300      	movs	r3, #0
 8002a6a:	e01e      	b.n	8002aaa <q_pop+0x68>
    *out = gkl->q[gkl->q_tail];
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 8002a72:	4619      	mov	r1, r3
 8002a74:	6838      	ldr	r0, [r7, #0]
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	460b      	mov	r3, r1
 8002a7a:	00db      	lsls	r3, r3, #3
 8002a7c:	1a5b      	subs	r3, r3, r1
 8002a7e:	4413      	add	r3, r2
 8002a80:	f503 722a 	add.w	r2, r3, #680	@ 0x2a8
 8002a84:	4603      	mov	r3, r0
 8002a86:	6811      	ldr	r1, [r2, #0]
 8002a88:	6019      	str	r1, [r3, #0]
 8002a8a:	8891      	ldrh	r1, [r2, #4]
 8002a8c:	7992      	ldrb	r2, [r2, #6]
 8002a8e:	8099      	strh	r1, [r3, #4]
 8002a90:	719a      	strb	r2, [r3, #6]
    gkl->q_tail = q_next(gkl->q_tail);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff ff56 	bl	800294a <q_next>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f883 22e1 	strb.w	r2, [r3, #737]	@ 0x2e1
    return true;
 8002aa8:	2301      	movs	r3, #1
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <maybe_report_error>:

static void maybe_report_error(PumpProtoGKL *gkl)
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b088      	sub	sp, #32
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
    if (gkl == NULL) return;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d039      	beq.n	8002b34 <maybe_report_error+0x82>

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	f107 0310 	add.w	r3, r7, #16
 8002ac6:	4611      	mov	r1, r2
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7fe fd14 	bl	80014f6 <GKL_GetStats>
    if (st.last_error == GKL_OK) return;
 8002ace:	7c7b      	ldrb	r3, [r7, #17]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d031      	beq.n	8002b38 <maybe_report_error+0x86>

    /* Avoid spamming same error repeatedly */
    if (gkl->last_reported_err == st.last_error && gkl->last_reported_failcnt == st.consecutive_fail)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 22e5 	ldrb.w	r2, [r3, #741]	@ 0x2e5
 8002ada:	7c7b      	ldrb	r3, [r7, #17]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d105      	bne.n	8002aec <maybe_report_error+0x3a>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f893 22e6 	ldrb.w	r2, [r3, #742]	@ 0x2e6
 8002ae6:	7c3b      	ldrb	r3, [r7, #16]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d027      	beq.n	8002b3c <maybe_report_error+0x8a>
    {
        return;
    }

    gkl->last_reported_err = st.last_error;
 8002aec:	7c7a      	ldrb	r2, [r7, #17]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f883 22e5 	strb.w	r2, [r3, #741]	@ 0x2e5
    gkl->last_reported_failcnt = st.consecutive_fail;
 8002af4:	7c3a      	ldrb	r2, [r7, #16]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6

    PumpEvent ev;
    memset(&ev, 0, sizeof(ev));
 8002afc:	f107 0308 	add.w	r3, r7, #8
 8002b00:	2207      	movs	r2, #7
 8002b02:	2100      	movs	r1, #0
 8002b04:	4618      	mov	r0, r3
 8002b06:	f015 f9d9 	bl	8017ebc <memset>
    ev.type = PUMP_EVT_ERROR;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	723b      	strb	r3, [r7, #8]
    ev.ctrl_addr = gkl->pending_ctrl;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f893 32e3 	ldrb.w	r3, [r3, #739]	@ 0x2e3
 8002b14:	727b      	strb	r3, [r7, #9]
    ev.slave_addr = gkl->pending_slave;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f893 32e4 	ldrb.w	r3, [r3, #740]	@ 0x2e4
 8002b1c:	72bb      	strb	r3, [r7, #10]
    ev.error_code = (uint8_t)st.last_error;
 8002b1e:	7c7b      	ldrb	r3, [r7, #17]
 8002b20:	737b      	strb	r3, [r7, #13]
    ev.fail_count = st.consecutive_fail;
 8002b22:	7c3b      	ldrb	r3, [r7, #16]
 8002b24:	73bb      	strb	r3, [r7, #14]
    q_push(gkl, &ev);
 8002b26:	f107 0308 	add.w	r3, r7, #8
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f7ff ff4a 	bl	80029c6 <q_push>
 8002b32:	e004      	b.n	8002b3e <maybe_report_error+0x8c>
    if (gkl == NULL) return;
 8002b34:	bf00      	nop
 8002b36:	e002      	b.n	8002b3e <maybe_report_error+0x8c>
    if (st.last_error == GKL_OK) return;
 8002b38:	bf00      	nop
 8002b3a:	e000      	b.n	8002b3e <maybe_report_error+0x8c>
        return;
 8002b3c:	bf00      	nop
}
 8002b3e:	3720      	adds	r7, #32
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <gkl_append_byte_token>:
        default: return "ERR";
    }
}

static void gkl_append_byte_token(char *out, size_t outsz, size_t *pos, uint8_t b)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b088      	sub	sp, #32
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
 8002b50:	70fb      	strb	r3, [r7, #3]
    switch (b)
 8002b52:	78fb      	ldrb	r3, [r7, #3]
 8002b54:	2b03      	cmp	r3, #3
 8002b56:	f200 80ca 	bhi.w	8002cee <gkl_append_byte_token+0x1aa>
 8002b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8002b60 <gkl_append_byte_token+0x1c>)
 8002b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b60:	08002bd1 	.word	0x08002bd1
 8002b64:	08002c31 	.word	0x08002c31
 8002b68:	08002b71 	.word	0x08002b71
 8002b6c:	08002c91 	.word	0x08002c91
    {
        case 0x02:
            if ((*pos + 5u) < outsz)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	3305      	adds	r3, #5
 8002b76:	68ba      	ldr	r2, [r7, #8]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	f240 80fc 	bls.w	8002d76 <gkl_append_byte_token+0x232>
            {
                out[*pos++] = '<'; out[*pos++] = 'S'; out[*pos++] = 'T'; out[*pos++] = 'X'; out[*pos++] = '>';
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	1d1a      	adds	r2, r3, #4
 8002b82:	607a      	str	r2, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	4413      	add	r3, r2
 8002b8a:	223c      	movs	r2, #60	@ 0x3c
 8002b8c:	701a      	strb	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	1d1a      	adds	r2, r3, #4
 8002b92:	607a      	str	r2, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	4413      	add	r3, r2
 8002b9a:	2253      	movs	r2, #83	@ 0x53
 8002b9c:	701a      	strb	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	1d1a      	adds	r2, r3, #4
 8002ba2:	607a      	str	r2, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	4413      	add	r3, r2
 8002baa:	2254      	movs	r2, #84	@ 0x54
 8002bac:	701a      	strb	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	1d1a      	adds	r2, r3, #4
 8002bb2:	607a      	str	r2, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	4413      	add	r3, r2
 8002bba:	2258      	movs	r2, #88	@ 0x58
 8002bbc:	701a      	strb	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	1d1a      	adds	r2, r3, #4
 8002bc2:	607a      	str	r2, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	4413      	add	r3, r2
 8002bca:	223e      	movs	r2, #62	@ 0x3e
 8002bcc:	701a      	strb	r2, [r3, #0]
            }
            return;
 8002bce:	e0d2      	b.n	8002d76 <gkl_append_byte_token+0x232>
        case 0x00:
            if ((*pos + 5u) < outsz)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	3305      	adds	r3, #5
 8002bd6:	68ba      	ldr	r2, [r7, #8]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	f240 80ce 	bls.w	8002d7a <gkl_append_byte_token+0x236>
            {
                out[*pos++] = '<'; out[*pos++] = 'N'; out[*pos++] = 'U'; out[*pos++] = 'L'; out[*pos++] = '>';
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	1d1a      	adds	r2, r3, #4
 8002be2:	607a      	str	r2, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	4413      	add	r3, r2
 8002bea:	223c      	movs	r2, #60	@ 0x3c
 8002bec:	701a      	strb	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	1d1a      	adds	r2, r3, #4
 8002bf2:	607a      	str	r2, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	4413      	add	r3, r2
 8002bfa:	224e      	movs	r2, #78	@ 0x4e
 8002bfc:	701a      	strb	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	1d1a      	adds	r2, r3, #4
 8002c02:	607a      	str	r2, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	4413      	add	r3, r2
 8002c0a:	2255      	movs	r2, #85	@ 0x55
 8002c0c:	701a      	strb	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	1d1a      	adds	r2, r3, #4
 8002c12:	607a      	str	r2, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	4413      	add	r3, r2
 8002c1a:	224c      	movs	r2, #76	@ 0x4c
 8002c1c:	701a      	strb	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	1d1a      	adds	r2, r3, #4
 8002c22:	607a      	str	r2, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	4413      	add	r3, r2
 8002c2a:	223e      	movs	r2, #62	@ 0x3e
 8002c2c:	701a      	strb	r2, [r3, #0]
            }
            return;
 8002c2e:	e0a4      	b.n	8002d7a <gkl_append_byte_token+0x236>
        case 0x01:
            if ((*pos + 5u) < outsz)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	3305      	adds	r3, #5
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	f240 80a0 	bls.w	8002d7e <gkl_append_byte_token+0x23a>
            {
                out[*pos++] = '<'; out[*pos++] = 'S'; out[*pos++] = 'O'; out[*pos++] = 'H'; out[*pos++] = '>';
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	1d1a      	adds	r2, r3, #4
 8002c42:	607a      	str	r2, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	4413      	add	r3, r2
 8002c4a:	223c      	movs	r2, #60	@ 0x3c
 8002c4c:	701a      	strb	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	1d1a      	adds	r2, r3, #4
 8002c52:	607a      	str	r2, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	4413      	add	r3, r2
 8002c5a:	2253      	movs	r2, #83	@ 0x53
 8002c5c:	701a      	strb	r2, [r3, #0]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	1d1a      	adds	r2, r3, #4
 8002c62:	607a      	str	r2, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	4413      	add	r3, r2
 8002c6a:	224f      	movs	r2, #79	@ 0x4f
 8002c6c:	701a      	strb	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	1d1a      	adds	r2, r3, #4
 8002c72:	607a      	str	r2, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	4413      	add	r3, r2
 8002c7a:	2248      	movs	r2, #72	@ 0x48
 8002c7c:	701a      	strb	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	1d1a      	adds	r2, r3, #4
 8002c82:	607a      	str	r2, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	4413      	add	r3, r2
 8002c8a:	223e      	movs	r2, #62	@ 0x3e
 8002c8c:	701a      	strb	r2, [r3, #0]
            }
            return;
 8002c8e:	e076      	b.n	8002d7e <gkl_append_byte_token+0x23a>
        case 0x03:
            if ((*pos + 5u) < outsz)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	3305      	adds	r3, #5
 8002c96:	68ba      	ldr	r2, [r7, #8]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d972      	bls.n	8002d82 <gkl_append_byte_token+0x23e>
            {
                out[*pos++] = '<'; out[*pos++] = 'E'; out[*pos++] = 'T'; out[*pos++] = 'X'; out[*pos++] = '>';
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	1d1a      	adds	r2, r3, #4
 8002ca0:	607a      	str	r2, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68fa      	ldr	r2, [r7, #12]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	223c      	movs	r2, #60	@ 0x3c
 8002caa:	701a      	strb	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	1d1a      	adds	r2, r3, #4
 8002cb0:	607a      	str	r2, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	2245      	movs	r2, #69	@ 0x45
 8002cba:	701a      	strb	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	1d1a      	adds	r2, r3, #4
 8002cc0:	607a      	str	r2, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	2254      	movs	r2, #84	@ 0x54
 8002cca:	701a      	strb	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	1d1a      	adds	r2, r3, #4
 8002cd0:	607a      	str	r2, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	2258      	movs	r2, #88	@ 0x58
 8002cda:	701a      	strb	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	1d1a      	adds	r2, r3, #4
 8002ce0:	607a      	str	r2, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68fa      	ldr	r2, [r7, #12]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	223e      	movs	r2, #62	@ 0x3e
 8002cea:	701a      	strb	r2, [r3, #0]
            }
            return;
 8002cec:	e049      	b.n	8002d82 <gkl_append_byte_token+0x23e>
        default: break;
 8002cee:	bf00      	nop
    }

    if (b >= 0x20u && b <= 0x7Eu)
 8002cf0:	78fb      	ldrb	r3, [r7, #3]
 8002cf2:	2b1f      	cmp	r3, #31
 8002cf4:	d91a      	bls.n	8002d2c <gkl_append_byte_token+0x1e8>
 8002cf6:	78fb      	ldrb	r3, [r7, #3]
 8002cf8:	2b7e      	cmp	r3, #126	@ 0x7e
 8002cfa:	d817      	bhi.n	8002d2c <gkl_append_byte_token+0x1e8>
    {
        if ((*pos + 1u) < outsz)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	3301      	adds	r3, #1
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d93e      	bls.n	8002d86 <gkl_append_byte_token+0x242>
        {
            out[*pos] = (char)b;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68fa      	ldr	r2, [r7, #12]
 8002d0e:	4413      	add	r3, r2
 8002d10:	78fa      	ldrb	r2, [r7, #3]
 8002d12:	701a      	strb	r2, [r3, #0]
            (*pos)++;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	1c5a      	adds	r2, r3, #1
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	601a      	str	r2, [r3, #0]
            out[*pos] = 0;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68fa      	ldr	r2, [r7, #12]
 8002d24:	4413      	add	r3, r2
 8002d26:	2200      	movs	r2, #0
 8002d28:	701a      	strb	r2, [r3, #0]
        }
        return;
 8002d2a:	e02c      	b.n	8002d86 <gkl_append_byte_token+0x242>
    }

    /* Non-printable -> hex token */
    char tmp[8];
    (void)snprintf(tmp, sizeof(tmp), "<%02X>", (unsigned)b);
 8002d2c:	78fb      	ldrb	r3, [r7, #3]
 8002d2e:	f107 0014 	add.w	r0, r7, #20
 8002d32:	4a17      	ldr	r2, [pc, #92]	@ (8002d90 <gkl_append_byte_token+0x24c>)
 8002d34:	2108      	movs	r1, #8
 8002d36:	f015 f88b 	bl	8017e50 <sniprintf>
    size_t len = strlen(tmp);
 8002d3a:	f107 0314 	add.w	r3, r7, #20
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7fd face 	bl	80002e0 <strlen>
 8002d44:	61f8      	str	r0, [r7, #28]
    if ((*pos + len) < outsz)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	4413      	add	r3, r2
 8002d4e:	68ba      	ldr	r2, [r7, #8]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d919      	bls.n	8002d88 <gkl_append_byte_token+0x244>
    {
        memcpy(&out[*pos], tmp, len);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68fa      	ldr	r2, [r7, #12]
 8002d5a:	4413      	add	r3, r2
 8002d5c:	f107 0114 	add.w	r1, r7, #20
 8002d60:	69fa      	ldr	r2, [r7, #28]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f015 f8f2 	bl	8017f4c <memcpy>
        *pos += len;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	441a      	add	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	e008      	b.n	8002d88 <gkl_append_byte_token+0x244>
            return;
 8002d76:	bf00      	nop
 8002d78:	e006      	b.n	8002d88 <gkl_append_byte_token+0x244>
            return;
 8002d7a:	bf00      	nop
 8002d7c:	e004      	b.n	8002d88 <gkl_append_byte_token+0x244>
            return;
 8002d7e:	bf00      	nop
 8002d80:	e002      	b.n	8002d88 <gkl_append_byte_token+0x244>
            return;
 8002d82:	bf00      	nop
 8002d84:	e000      	b.n	8002d88 <gkl_append_byte_token+0x244>
        return;
 8002d86:	bf00      	nop
    }
}
 8002d88:	3720      	adds	r7, #32
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	080189d4 	.word	0x080189d4

08002d94 <gkl_format_frame_compact>:

static void gkl_format_frame_compact(const uint8_t *bytes, uint8_t len, char *out, size_t outsz)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	607a      	str	r2, [r7, #4]
 8002d9e:	603b      	str	r3, [r7, #0]
 8002da0:	460b      	mov	r3, r1
 8002da2:	72fb      	strb	r3, [r7, #11]
    if (out == NULL || outsz == 0u) return;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d02f      	beq.n	8002e0a <gkl_format_frame_compact+0x76>
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d02c      	beq.n	8002e0a <gkl_format_frame_compact+0x76>
    out[0] = 0;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	701a      	strb	r2, [r3, #0]
    if (bytes == NULL || len == 0u) return;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d028      	beq.n	8002e0e <gkl_format_frame_compact+0x7a>
 8002dbc:	7afb      	ldrb	r3, [r7, #11]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d025      	beq.n	8002e0e <gkl_format_frame_compact+0x7a>

    size_t pos = 0u;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0u; i < len; i++)
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	75fb      	strb	r3, [r7, #23]
 8002dca:	e011      	b.n	8002df0 <gkl_format_frame_compact+0x5c>
    {
        gkl_append_byte_token(out, outsz, &pos, bytes[i]);
 8002dcc:	7dfb      	ldrb	r3, [r7, #23]
 8002dce:	68fa      	ldr	r2, [r7, #12]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	f107 0210 	add.w	r2, r7, #16
 8002dd8:	6839      	ldr	r1, [r7, #0]
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f7ff feb2 	bl	8002b44 <gkl_append_byte_token>
        if ((pos + 1u) >= outsz) break;
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	3301      	adds	r3, #1
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d907      	bls.n	8002dfa <gkl_format_frame_compact+0x66>
    for (uint8_t i = 0u; i < len; i++)
 8002dea:	7dfb      	ldrb	r3, [r7, #23]
 8002dec:	3301      	adds	r3, #1
 8002dee:	75fb      	strb	r3, [r7, #23]
 8002df0:	7dfa      	ldrb	r2, [r7, #23]
 8002df2:	7afb      	ldrb	r3, [r7, #11]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d3e9      	bcc.n	8002dcc <gkl_format_frame_compact+0x38>
 8002df8:	e000      	b.n	8002dfc <gkl_format_frame_compact+0x68>
        if ((pos + 1u) >= outsz) break;
 8002dfa:	bf00      	nop
    }
    out[outsz - 1u] = 0;
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	4413      	add	r3, r2
 8002e04:	2200      	movs	r2, #0
 8002e06:	701a      	strb	r2, [r3, #0]
 8002e08:	e002      	b.n	8002e10 <gkl_format_frame_compact+0x7c>
    if (out == NULL || outsz == 0u) return;
 8002e0a:	bf00      	nop
 8002e0c:	e000      	b.n	8002e10 <gkl_format_frame_compact+0x7c>
    if (bytes == NULL || len == 0u) return;
 8002e0e:	bf00      	nop
}
 8002e10:	3718      	adds	r7, #24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <gkl_log_line>:

static void gkl_log_line(PumpProtoGKL *gkl, const char *line)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b082      	sub	sp, #8
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
 8002e1e:	6039      	str	r1, [r7, #0]
    if (line == NULL) return;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <gkl_log_line+0x18>
#endif

    /* Skip verbose logging if compact mode is enabled */
#if (PUMP_GKL_COMPACT_LOG == 1)
    /* Just push the line without tag */
    CDC_LOG_Push(line);
 8002e26:	6838      	ldr	r0, [r7, #0]
 8002e28:	f7fd fe58 	bl	8000adc <CDC_LOG_Push>
 8002e2c:	e000      	b.n	8002e30 <gkl_log_line+0x1a>
    if (line == NULL) return;
 8002e2e:	bf00      	nop
    else
    {
        CDC_LOG_Push(line);
    }
#endif
}
 8002e30:	3708      	adds	r7, #8
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
	...

08002e38 <gkl_task>:

/* ===================== PumpProto vtable implementation ===================== */

static void gkl_task(void *ctx)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b0ac      	sub	sp, #176	@ 0xb0
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (gkl == NULL) return;
 8002e46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	f000 8132 	beq.w	80030b4 <gkl_task+0x27c>

    /* ===================== DEBUG: dump any raw RX bytes ===================== */
    {
        uint32_t uerr = 0u;
 8002e50:	2300      	movs	r3, #0
 8002e52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        if (GKL_GetAndClearUartError(&gkl->link, &uerr))
 8002e56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e5a:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 8002e5e:	4611      	mov	r1, r2
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fe fca1 	bl	80017a8 <GKL_GetAndClearUartError>
            (void)snprintf(l, sizeof(l), "UART_ERR=0x%08lX\r\n", (unsigned long)uerr);
            gkl_log_line(gkl, l);
#endif
        }

        if (gkl->link.raw_rx_overflow)
 8002e66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e6a:	f893 328e 	ldrb.w	r3, [r3, #654]	@ 0x28e
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d004      	beq.n	8002e7e <gkl_task+0x46>
        {
            gkl->link.raw_rx_overflow = 0u;
 8002e74:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
            gkl_log_line(gkl, line);
        }
#endif
    }

    GKL_Task(&gkl->link);
 8002e7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7fe fb84 	bl	8001590 <GKL_Task>

    if (GKL_HasResponse(&gkl->link))
 8002e88:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7fe fae1 	bl	8001454 <GKL_HasResponse>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 80e2 	beq.w	800305e <gkl_task+0x226>
    {
        GKL_Frame fr;
        if (GKL_GetResponse(&gkl->link, &fr))
 8002e9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e9e:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8002ea2:	4611      	mov	r1, r2
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7fe faed 	bl	8001484 <GKL_GetResponse>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 80d0 	beq.w	8003052 <gkl_task+0x21a>
        {
#if (PUMP_GKL_COMPACT_LOG == 1)
            /* Compact format: <STX><NUL><SOH>SR (like reference log) */
            uint8_t raw[GKL_MAX_FRAME_LEN];
            uint8_t raw_len = 0u;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            raw[0] = GKL_STX;
 8002eb8:	2302      	movs	r3, #2
 8002eba:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
            raw[1] = fr.ctrl;
 8002ebe:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002ec2:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
            raw[2] = fr.slave;
 8002ec6:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8002eca:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
            raw[3] = (uint8_t)fr.cmd;
 8002ece:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8002ed2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 8002edc:	e011      	b.n	8002f02 <gkl_task+0xca>
            {
                raw[4u + i] = fr.data[i];
 8002ede:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 8002ee2:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002ee6:	3304      	adds	r3, #4
 8002ee8:	32b0      	adds	r2, #176	@ 0xb0
 8002eea:	443a      	add	r2, r7
 8002eec:	f812 2c2d 	ldrb.w	r2, [r2, #-45]
 8002ef0:	33b0      	adds	r3, #176	@ 0xb0
 8002ef2:	443b      	add	r3, r7
 8002ef4:	f803 2c4c 	strb.w	r2, [r3, #-76]
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002ef8:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002efc:	3301      	adds	r3, #1
 8002efe:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 8002f02:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8002f06:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d3e7      	bcc.n	8002ede <gkl_task+0xa6>
            }
            raw_len = (uint8_t)(5u + fr.data_len);
 8002f0e:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8002f12:	3305      	adds	r3, #5
 8002f14:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            uint8_t c = 0u;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
            for (uint8_t i = 1u; i < (uint8_t)(raw_len - 1u); i++) c ^= raw[i];
 8002f1e:	2301      	movs	r3, #1
 8002f20:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
 8002f24:	e00f      	b.n	8002f46 <gkl_task+0x10e>
 8002f26:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8002f2a:	33b0      	adds	r3, #176	@ 0xb0
 8002f2c:	443b      	add	r3, r7
 8002f2e:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8002f32:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 8002f36:	4053      	eors	r3, r2
 8002f38:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
 8002f3c:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8002f40:	3301      	adds	r3, #1
 8002f42:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
 8002f46:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	f897 20ad 	ldrb.w	r2, [r7, #173]	@ 0xad
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d3e7      	bcc.n	8002f26 <gkl_task+0xee>
            raw[raw_len - 1u] = c;
 8002f56:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	33b0      	adds	r3, #176	@ 0xb0
 8002f5e:	443b      	add	r3, r7
 8002f60:	f897 20ae 	ldrb.w	r2, [r7, #174]	@ 0xae
 8002f64:	f803 2c4c 	strb.w	r2, [r3, #-76]

            char line[64];
            gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8002f68:	f107 020c 	add.w	r2, r7, #12
 8002f6c:	f897 10a3 	ldrb.w	r1, [r7, #163]	@ 0xa3
 8002f70:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8002f74:	2340      	movs	r3, #64	@ 0x40
 8002f76:	f7ff ff0d 	bl	8002d94 <gkl_format_frame_compact>
            strcat(line, "\r\n");
 8002f7a:	f107 030c 	add.w	r3, r7, #12
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fd f9ae 	bl	80002e0 <strlen>
 8002f84:	4603      	mov	r3, r0
 8002f86:	461a      	mov	r2, r3
 8002f88:	f107 030c 	add.w	r3, r7, #12
 8002f8c:	4413      	add	r3, r2
 8002f8e:	4a4b      	ldr	r2, [pc, #300]	@ (80030bc <gkl_task+0x284>)
 8002f90:	8811      	ldrh	r1, [r2, #0]
 8002f92:	7892      	ldrb	r2, [r2, #2]
 8002f94:	8019      	strh	r1, [r3, #0]
 8002f96:	709a      	strb	r2, [r3, #2]
            gkl_log_line(gkl, line);
 8002f98:	f107 030c 	add.w	r3, r7, #12
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8002fa2:	f7ff ff38 	bl	8002e16 <gkl_log_line>
            (void)snprintf(l, sizeof(l), "RX %s | HEX: %s\r\n", fstr, hstr);
            gkl_log_line(gkl, l);
#endif
#endif

            if (gkl->no_connect_latched)
 8002fa6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002faa:	f893 32e7 	ldrb.w	r3, [r3, #743]	@ 0x2e7
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d004      	beq.n	8002fbc <gkl_task+0x184>
            {
                gkl->no_connect_latched = 0u;
 8002fb2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7
#if (PUMP_GKL_COMPACT_LOG == 0)
                gkl_log_line(gkl, "LINK OK\r\n");
#endif
            }

            if (fr.cmd == 'S' && fr.data_len >= 2u)
 8002fbc:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8002fc0:	2b53      	cmp	r3, #83	@ 0x53
 8002fc2:	d146      	bne.n	8003052 <gkl_task+0x21a>
 8002fc4:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d942      	bls.n	8003052 <gkl_task+0x21a>
            {
                uint8_t st = fr.data[0];
 8002fcc:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8002fd0:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
                uint8_t noz = fr.data[1];
 8002fd4:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8002fd8:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab

                if (st >= (uint8_t)'0' && st <= (uint8_t)'9') st -= (uint8_t)'0';
 8002fdc:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 8002fe0:	2b2f      	cmp	r3, #47	@ 0x2f
 8002fe2:	d908      	bls.n	8002ff6 <gkl_task+0x1be>
 8002fe4:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 8002fe8:	2b39      	cmp	r3, #57	@ 0x39
 8002fea:	d804      	bhi.n	8002ff6 <gkl_task+0x1be>
 8002fec:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 8002ff0:	3b30      	subs	r3, #48	@ 0x30
 8002ff2:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
                if (noz >= (uint8_t)'0' && noz <= (uint8_t)'9') noz -= (uint8_t)'0';
 8002ff6:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8002ffa:	2b2f      	cmp	r3, #47	@ 0x2f
 8002ffc:	d908      	bls.n	8003010 <gkl_task+0x1d8>
 8002ffe:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8003002:	2b39      	cmp	r3, #57	@ 0x39
 8003004:	d804      	bhi.n	8003010 <gkl_task+0x1d8>
 8003006:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 800300a:	3b30      	subs	r3, #48	@ 0x30
 800300c:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8003010:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003014:	2207      	movs	r2, #7
 8003016:	2100      	movs	r1, #0
 8003018:	4618      	mov	r0, r3
 800301a:	f014 ff4f 	bl	8017ebc <memset>
                ev.type = PUMP_EVT_STATUS;
 800301e:	2301      	movs	r3, #1
 8003020:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
                ev.ctrl_addr = fr.ctrl;
 8003024:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8003028:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
                ev.slave_addr = fr.slave;
 800302c:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8003030:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
                ev.status = st;
 8003034:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 8003038:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                ev.nozzle = noz;
 800303c:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8003040:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                q_push(gkl, &ev);
 8003044:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003048:	4619      	mov	r1, r3
 800304a:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 800304e:	f7ff fcba 	bl	80029c6 <q_push>
            }
        }
        gkl->pending = 0u;
 8003052:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003056:	2200      	movs	r2, #0
 8003058:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
 800305c:	e02b      	b.n	80030b6 <gkl_task+0x27e>
        return;
    }

    if (gkl->pending)
 800305e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003062:	f893 32e2 	ldrb.w	r3, [r3, #738]	@ 0x2e2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d025      	beq.n	80030b6 <gkl_task+0x27e>
    {
        GKL_Stats st = GKL_GetStats(&gkl->link);
 800306a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800306e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003072:	4611      	mov	r1, r2
 8003074:	4618      	mov	r0, r3
 8003076:	f7fe fa3e 	bl	80014f6 <GKL_GetStats>
        if (st.last_error != GKL_OK)
 800307a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800307e:	2b00      	cmp	r3, #0
 8003080:	d019      	beq.n	80030b6 <gkl_task+0x27e>
        {
            maybe_report_error(gkl);
 8003082:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8003086:	f7ff fd14 	bl	8002ab2 <maybe_report_error>

            if ((st.consecutive_fail >= (uint8_t)PUMP_GKL_NO_CONNECT_THRESHOLD) && (gkl->no_connect_latched == 0u))
 800308a:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800308e:	2b09      	cmp	r3, #9
 8003090:	d90a      	bls.n	80030a8 <gkl_task+0x270>
 8003092:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003096:	f893 32e7 	ldrb.w	r3, [r3, #743]	@ 0x2e7
 800309a:	2b00      	cmp	r3, #0
 800309c:	d104      	bne.n	80030a8 <gkl_task+0x270>
            {
                gkl->no_connect_latched = 1u;
 800309e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7
                               (unsigned long)st.rx_total_bytes,
                               (unsigned long)st.rx_total_frames);
                gkl_log_line(gkl, l);
#endif
            }
            gkl->pending = 0u;
 80030a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
 80030b2:	e000      	b.n	80030b6 <gkl_task+0x27e>
    if (gkl == NULL) return;
 80030b4:	bf00      	nop
        }
    }
}
 80030b6:	37b0      	adds	r7, #176	@ 0xb0
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	080189dc 	.word	0x080189dc

080030c0 <gkl_is_idle>:

static bool gkl_is_idle(void *ctx)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b088      	sub	sp, #32
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	61fb      	str	r3, [r7, #28]
    if (gkl == NULL) return false;
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <gkl_is_idle+0x16>
 80030d2:	2300      	movs	r3, #0
 80030d4:	e00c      	b.n	80030f0 <gkl_is_idle+0x30>
    return (GKL_GetStats(&gkl->link).state == GKL_STATE_IDLE);
 80030d6:	69fa      	ldr	r2, [r7, #28]
 80030d8:	f107 030c 	add.w	r3, r7, #12
 80030dc:	4611      	mov	r1, r2
 80030de:	4618      	mov	r0, r3
 80030e0:	f7fe fa09 	bl	80014f6 <GKL_GetStats>
 80030e4:	7bbb      	ldrb	r3, [r7, #14]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	bf0c      	ite	eq
 80030ea:	2301      	moveq	r3, #1
 80030ec:	2300      	movne	r3, #0
 80030ee:	b2db      	uxtb	r3, r3
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3720      	adds	r7, #32
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <gkl_send_poll_status>:

static PumpProtoResult gkl_send_poll_status(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b0a4      	sub	sp, #144	@ 0x90
 80030fc:	af04      	add	r7, sp, #16
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	70fb      	strb	r3, [r7, #3]
 8003104:	4613      	mov	r3, r2
 8003106:	70bb      	strb	r3, [r7, #2]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 800310c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800310e:	2b00      	cmp	r3, #0
 8003110:	d101      	bne.n	8003116 <gkl_send_poll_status+0x1e>
 8003112:	2302      	movs	r3, #2
 8003114:	e064      	b.n	80031e0 <gkl_send_poll_status+0xe8>

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'S', NULL, 0u, 'S');
 8003116:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8003118:	78ba      	ldrb	r2, [r7, #2]
 800311a:	78f9      	ldrb	r1, [r7, #3]
 800311c:	2353      	movs	r3, #83	@ 0x53
 800311e:	9302      	str	r3, [sp, #8]
 8003120:	2300      	movs	r3, #0
 8003122:	9301      	str	r3, [sp, #4]
 8003124:	2300      	movs	r3, #0
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	2353      	movs	r3, #83	@ 0x53
 800312a:	f7fe f8e4 	bl	80012f6 <GKL_Send>
 800312e:	4603      	mov	r3, r0
 8003130:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 8003134:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8003138:	2b01      	cmp	r3, #1
 800313a:	d101      	bne.n	8003140 <gkl_send_poll_status+0x48>
 800313c:	2301      	movs	r3, #1
 800313e:	e04f      	b.n	80031e0 <gkl_send_poll_status+0xe8>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 8003140:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8003144:	2b00      	cmp	r3, #0
 8003146:	d001      	beq.n	800314c <gkl_send_poll_status+0x54>
 8003148:	2302      	movs	r3, #2
 800314a:	e049      	b.n	80031e0 <gkl_send_poll_status+0xe8>

#if (PUMP_GKL_COMPACT_LOG == 1)
    /* Compact format for TX frames */
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 800314c:	2300      	movs	r3, #0
 800314e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'S', NULL, 0u, raw, &raw_len) == GKL_OK)
 8003152:	78b9      	ldrb	r1, [r7, #2]
 8003154:	78f8      	ldrb	r0, [r7, #3]
 8003156:	f107 035f 	add.w	r3, r7, #95	@ 0x5f
 800315a:	9302      	str	r3, [sp, #8]
 800315c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003160:	9301      	str	r3, [sp, #4]
 8003162:	2300      	movs	r3, #0
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	2300      	movs	r3, #0
 8003168:	2253      	movs	r2, #83	@ 0x53
 800316a:	f7fe f858 	bl	800121e <GKL_BuildFrame>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d11d      	bne.n	80031b0 <gkl_send_poll_status+0xb8>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8003174:	f897 105f 	ldrb.w	r1, [r7, #95]	@ 0x5f
 8003178:	f107 020c 	add.w	r2, r7, #12
 800317c:	f107 0060 	add.w	r0, r7, #96	@ 0x60
 8003180:	2340      	movs	r3, #64	@ 0x40
 8003182:	f7ff fe07 	bl	8002d94 <gkl_format_frame_compact>
        strcat(line, "\r\n");
 8003186:	f107 030c 	add.w	r3, r7, #12
 800318a:	4618      	mov	r0, r3
 800318c:	f7fd f8a8 	bl	80002e0 <strlen>
 8003190:	4603      	mov	r3, r0
 8003192:	461a      	mov	r2, r3
 8003194:	f107 030c 	add.w	r3, r7, #12
 8003198:	4413      	add	r3, r2
 800319a:	4a13      	ldr	r2, [pc, #76]	@ (80031e8 <gkl_send_poll_status+0xf0>)
 800319c:	8811      	ldrh	r1, [r2, #0]
 800319e:	7892      	ldrb	r2, [r2, #2]
 80031a0:	8019      	strh	r1, [r3, #0]
 80031a2:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 80031a4:	f107 030c 	add.w	r3, r7, #12
 80031a8:	4619      	mov	r1, r3
 80031aa:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80031ac:	f7ff fe33 	bl	8002e16 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 80031b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
    gkl->pending_ctrl = ctrl_addr;
 80031b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031ba:	78fa      	ldrb	r2, [r7, #3]
 80031bc:	f883 22e3 	strb.w	r2, [r3, #739]	@ 0x2e3
    gkl->pending_slave = slave_addr;
 80031c0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031c2:	78ba      	ldrb	r2, [r7, #2]
 80031c4:	f883 22e4 	strb.w	r2, [r3, #740]	@ 0x2e4

    GKL_Stats st = GKL_GetStats(&gkl->link);
 80031c8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80031ca:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80031ce:	4611      	mov	r1, r2
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7fe f990 	bl	80014f6 <GKL_GetStats>
    gkl->pending_rx_bytes_start = st.rx_total_bytes;
 80031d6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80031d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031da:	f8c3 22f0 	str.w	r2, [r3, #752]	@ 0x2f0

    return PUMP_PROTO_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3780      	adds	r7, #128	@ 0x80
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	080189dc 	.word	0x080189dc

080031ec <gkl_pop_event>:

static bool gkl_pop_event(void *ctx, PumpEvent *out)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	60fb      	str	r3, [r7, #12]
    return q_pop(gkl, out);
 80031fa:	6839      	ldr	r1, [r7, #0]
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f7ff fc20 	bl	8002a42 <q_pop>
 8003202:	4603      	mov	r3, r0
}
 8003204:	4618      	mov	r0, r3
 8003206:	3710      	adds	r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <PumpProtoGKL_Init>:
};

/* ===================== Public API ===================== */

void PumpProtoGKL_Init(PumpProtoGKL *gkl, UART_HandleTypeDef *huart)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d02f      	beq.n	800327c <PumpProtoGKL_Init+0x70>
    memset(gkl, 0, sizeof(*gkl));
 800321c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003220:	2100      	movs	r1, #0
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f014 fe4a 	bl	8017ebc <memset>
    gkl->q_head = 0u;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 22e0 	strb.w	r2, [r3, #736]	@ 0x2e0
    gkl->q_tail = 0u;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 22e1 	strb.w	r2, [r3, #737]	@ 0x2e1
    gkl->pending = 0u;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
    gkl->pending_ctrl = 0u;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 22e3 	strb.w	r2, [r3, #739]	@ 0x2e3
    gkl->pending_slave = 0u;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 22e4 	strb.w	r2, [r3, #740]	@ 0x2e4
    gkl->last_reported_err = GKL_OK;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 22e5 	strb.w	r2, [r3, #741]	@ 0x2e5
    gkl->last_reported_failcnt = 0u;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6
    gkl->no_connect_latched = 0u;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7

    gkl->tag[0] = 0;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0

    GKL_Init(&gkl->link, huart);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6839      	ldr	r1, [r7, #0]
 8003274:	4618      	mov	r0, r3
 8003276:	f7fd ff77 	bl	8001168 <GKL_Init>
 800327a:	e000      	b.n	800327e <PumpProtoGKL_Init+0x72>
    if (gkl == NULL) return;
 800327c:	bf00      	nop
}
 800327e:	3708      	adds	r7, #8
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <PumpProtoGKL_SetTag>:

void PumpProtoGKL_SetTag(PumpProtoGKL *gkl, const char *tag)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d029      	beq.n	80032e8 <PumpProtoGKL_SetTag+0x64>
    if (tag == NULL)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d104      	bne.n	80032a4 <PumpProtoGKL_SetTag+0x20>
    {
        gkl->tag[0] = 0;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
        return;
 80032a2:	e022      	b.n	80032ea <PumpProtoGKL_SetTag+0x66>
    }

    size_t i = 0u;
 80032a4:	2300      	movs	r3, #0
 80032a6:	60fb      	str	r3, [r7, #12]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 80032a8:	e00d      	b.n	80032c6 <PumpProtoGKL_SetTag+0x42>
    {
        gkl->tag[i] = tag[i];
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	4413      	add	r3, r2
 80032b0:	7819      	ldrb	r1, [r3, #0]
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4413      	add	r3, r2
 80032b8:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80032bc:	460a      	mov	r2, r1
 80032be:	701a      	strb	r2, [r3, #0]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	3301      	adds	r3, #1
 80032c4:	60fb      	str	r3, [r7, #12]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2b06      	cmp	r3, #6
 80032ca:	d805      	bhi.n	80032d8 <PumpProtoGKL_SetTag+0x54>
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	4413      	add	r3, r2
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1e8      	bne.n	80032aa <PumpProtoGKL_SetTag+0x26>
    }
    gkl->tag[i] = 0;
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	4413      	add	r3, r2
 80032de:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80032e2:	2200      	movs	r2, #0
 80032e4:	701a      	strb	r2, [r3, #0]
 80032e6:	e000      	b.n	80032ea <PumpProtoGKL_SetTag+0x66>
    if (gkl == NULL) return;
 80032e8:	bf00      	nop
}
 80032ea:	3714      	adds	r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <PumpProtoGKL_Bind>:

void PumpProtoGKL_Bind(PumpProto *out, PumpProtoGKL *gkl)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
    if (out == NULL) return;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d006      	beq.n	8003312 <PumpProtoGKL_Bind+0x1e>
    out->vt  = &s_vt;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a06      	ldr	r2, [pc, #24]	@ (8003320 <PumpProtoGKL_Bind+0x2c>)
 8003308:	601a      	str	r2, [r3, #0]
    out->ctx = (void*)gkl;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	605a      	str	r2, [r3, #4]
 8003310:	e000      	b.n	8003314 <PumpProtoGKL_Bind+0x20>
    if (out == NULL) return;
 8003312:	bf00      	nop
}
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	08018d30 	.word	0x08018d30

08003324 <crc32_update>:
/* Singleton pointer for HAL I2C callbacks dispatching */
static Settings *s_settings_singleton = NULL;

/* ---------------- CRC32 (standard, little-endian) ---------------- */
static uint32_t crc32_update(uint32_t crc, const uint8_t *data, uint32_t len)
{
 8003324:	b480      	push	{r7}
 8003326:	b089      	sub	sp, #36	@ 0x24
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
    uint32_t c = crc;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < len; i++)
 8003334:	2300      	movs	r3, #0
 8003336:	61bb      	str	r3, [r7, #24]
 8003338:	e021      	b.n	800337e <crc32_update+0x5a>
    {
        c ^= (uint32_t)data[i];
 800333a:	68ba      	ldr	r2, [r7, #8]
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	4413      	add	r3, r2
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	461a      	mov	r2, r3
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	4053      	eors	r3, r2
 8003348:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 800334a:	2300      	movs	r3, #0
 800334c:	75fb      	strb	r3, [r7, #23]
 800334e:	e010      	b.n	8003372 <crc32_update+0x4e>
        {
            if (c & 1u) c = (c >> 1) ^ 0xEDB88320u;
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	f003 0301 	and.w	r3, r3, #1
 8003356:	2b00      	cmp	r3, #0
 8003358:	d005      	beq.n	8003366 <crc32_update+0x42>
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	085a      	lsrs	r2, r3, #1
 800335e:	4b0d      	ldr	r3, [pc, #52]	@ (8003394 <crc32_update+0x70>)
 8003360:	4053      	eors	r3, r2
 8003362:	61fb      	str	r3, [r7, #28]
 8003364:	e002      	b.n	800336c <crc32_update+0x48>
            else        c = (c >> 1);
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	085b      	lsrs	r3, r3, #1
 800336a:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 800336c:	7dfb      	ldrb	r3, [r7, #23]
 800336e:	3301      	adds	r3, #1
 8003370:	75fb      	strb	r3, [r7, #23]
 8003372:	7dfb      	ldrb	r3, [r7, #23]
 8003374:	2b07      	cmp	r3, #7
 8003376:	d9eb      	bls.n	8003350 <crc32_update+0x2c>
    for (uint32_t i = 0; i < len; i++)
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	3301      	adds	r3, #1
 800337c:	61bb      	str	r3, [r7, #24]
 800337e:	69ba      	ldr	r2, [r7, #24]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	429a      	cmp	r2, r3
 8003384:	d3d9      	bcc.n	800333a <crc32_update+0x16>
        }
    }
    return c;
 8003386:	69fb      	ldr	r3, [r7, #28]
}
 8003388:	4618      	mov	r0, r3
 800338a:	3724      	adds	r7, #36	@ 0x24
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr
 8003394:	edb88320 	.word	0xedb88320

08003398 <crc32_calc>:

static uint32_t crc32_calc(const uint8_t *data, uint32_t len)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 80033a2:	f04f 33ff 	mov.w	r3, #4294967295
 80033a6:	60fb      	str	r3, [r7, #12]
    crc = crc32_update(crc, data, len);
 80033a8:	683a      	ldr	r2, [r7, #0]
 80033aa:	6879      	ldr	r1, [r7, #4]
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f7ff ffb9 	bl	8003324 <crc32_update>
 80033b2:	60f8      	str	r0, [r7, #12]
    return crc ^ 0xFFFFFFFFu;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	43db      	mvns	r3, r3
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <rd_u16_le>:

/* ---------------- Little-endian helpers ---------------- */
static uint16_t rd_u16_le(const uint8_t *p)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
    return (uint16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	b21a      	sxth	r2, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	3301      	adds	r3, #1
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	b21b      	sxth	r3, r3
 80033d6:	021b      	lsls	r3, r3, #8
 80033d8:	b21b      	sxth	r3, r3
 80033da:	4313      	orrs	r3, r2
 80033dc:	b21b      	sxth	r3, r3
 80033de:	b29b      	uxth	r3, r3
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <wr_u16_le>:

static void wr_u16_le(uint8_t *p, uint16_t v)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	460b      	mov	r3, r1
 80033f6:	807b      	strh	r3, [r7, #2]
    p[0] = (uint8_t)(v & 0xFFu);
 80033f8:	887b      	ldrh	r3, [r7, #2]
 80033fa:	b2da      	uxtb	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	701a      	strb	r2, [r3, #0]
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
 8003400:	887b      	ldrh	r3, [r7, #2]
 8003402:	0a1b      	lsrs	r3, r3, #8
 8003404:	b29a      	uxth	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	3301      	adds	r3, #1
 800340a:	b2d2      	uxtb	r2, r2
 800340c:	701a      	strb	r2, [r3, #0]
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <rd_u32_le>:

static uint32_t rd_u32_le(const uint8_t *p)
{
 800341a:	b480      	push	{r7}
 800341c:	b083      	sub	sp, #12
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
    return (uint32_t)p[0] |
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	461a      	mov	r2, r3
           ((uint32_t)p[1] << 8) |
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	3301      	adds	r3, #1
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	021b      	lsls	r3, r3, #8
    return (uint32_t)p[0] |
 8003430:	431a      	orrs	r2, r3
           ((uint32_t)p[2] << 16) |
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	3302      	adds	r3, #2
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	041b      	lsls	r3, r3, #16
           ((uint32_t)p[1] << 8) |
 800343a:	431a      	orrs	r2, r3
           ((uint32_t)p[3] << 24);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	3303      	adds	r3, #3
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	061b      	lsls	r3, r3, #24
           ((uint32_t)p[2] << 16) |
 8003444:	4313      	orrs	r3, r2
}
 8003446:	4618      	mov	r0, r3
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr

08003452 <wr_u32_le>:

static void wr_u32_le(uint8_t *p, uint32_t v)
{
 8003452:	b480      	push	{r7}
 8003454:	b083      	sub	sp, #12
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
 800345a:	6039      	str	r1, [r7, #0]
    p[0] = (uint8_t)(v & 0xFFu);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	b2da      	uxtb	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	701a      	strb	r2, [r3, #0]
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	0a1a      	lsrs	r2, r3, #8
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	3301      	adds	r3, #1
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	701a      	strb	r2, [r3, #0]
    p[2] = (uint8_t)((v >> 16) & 0xFFu);
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	0c1a      	lsrs	r2, r3, #16
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	3302      	adds	r3, #2
 8003478:	b2d2      	uxtb	r2, r2
 800347a:	701a      	strb	r2, [r3, #0]
    p[3] = (uint8_t)((v >> 24) & 0xFFu);
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	0e1a      	lsrs	r2, r3, #24
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	3303      	adds	r3, #3
 8003484:	b2d2      	uxtb	r2, r2
 8003486:	701a      	strb	r2, [r3, #0]
}
 8003488:	bf00      	nop
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <eeprom_read_block>:

/* ---------------- EEPROM blocking read (startup only) ---------------- */
static bool eeprom_read_block(I2C_HandleTypeDef *hi2c, uint16_t mem_addr, uint8_t *dst, uint16_t len)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b088      	sub	sp, #32
 8003498:	af04      	add	r7, sp, #16
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	607a      	str	r2, [r7, #4]
 800349e:	461a      	mov	r2, r3
 80034a0:	460b      	mov	r3, r1
 80034a2:	817b      	strh	r3, [r7, #10]
 80034a4:	4613      	mov	r3, r2
 80034a6:	813b      	strh	r3, [r7, #8]
    if (hi2c == NULL || dst == NULL || len == 0u) return false;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d005      	beq.n	80034ba <eeprom_read_block+0x26>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d002      	beq.n	80034ba <eeprom_read_block+0x26>
 80034b4:	893b      	ldrh	r3, [r7, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <eeprom_read_block+0x2a>
 80034ba:	2300      	movs	r3, #0
 80034bc:	e011      	b.n	80034e2 <eeprom_read_block+0x4e>

    /* Timeout: small but enough for 128 bytes at 100 kHz */
    if (HAL_I2C_Mem_Read(hi2c,
 80034be:	897a      	ldrh	r2, [r7, #10]
 80034c0:	2332      	movs	r3, #50	@ 0x32
 80034c2:	9302      	str	r3, [sp, #8]
 80034c4:	893b      	ldrh	r3, [r7, #8]
 80034c6:	9301      	str	r3, [sp, #4]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	9300      	str	r3, [sp, #0]
 80034cc:	2302      	movs	r3, #2
 80034ce:	21a0      	movs	r1, #160	@ 0xa0
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f005 feab 	bl	800922c <HAL_I2C_Mem_Read>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d101      	bne.n	80034e0 <eeprom_read_block+0x4c>
                         SETTINGS_EEPROM_MEMADD_SIZE,
                         dst,
                         len,
                         50u) == HAL_OK)
    {
        return true;
 80034dc:	2301      	movs	r3, #1
 80034de:	e000      	b.n	80034e2 <eeprom_read_block+0x4e>
    }
    return false;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
	...

080034ec <parse_slot>:

/* ---------------- Record parse/build ---------------- */
static bool parse_slot(const uint8_t *slot, SettingsData *out, uint32_t *out_seq)
{
 80034ec:	b590      	push	{r4, r7, lr}
 80034ee:	b08f      	sub	sp, #60	@ 0x3c
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	607a      	str	r2, [r7, #4]
    if (slot == NULL || out == NULL || out_seq == NULL) return false;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d005      	beq.n	800350a <parse_slot+0x1e>
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d002      	beq.n	800350a <parse_slot+0x1e>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d101      	bne.n	800350e <parse_slot+0x22>
 800350a:	2300      	movs	r3, #0
 800350c:	e0a6      	b.n	800365c <parse_slot+0x170>

    uint32_t magic = rd_u32_le(&slot[0]);
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f7ff ff83 	bl	800341a <rd_u32_le>
 8003514:	62b8      	str	r0, [r7, #40]	@ 0x28
    uint16_t ver   = rd_u16_le(&slot[4]);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	3304      	adds	r3, #4
 800351a:	4618      	mov	r0, r3
 800351c:	f7ff ff50 	bl	80033c0 <rd_u16_le>
 8003520:	4603      	mov	r3, r0
 8003522:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t plen  = rd_u16_le(&slot[6]);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	3306      	adds	r3, #6
 8003528:	4618      	mov	r0, r3
 800352a:	f7ff ff49 	bl	80033c0 <rd_u16_le>
 800352e:	4603      	mov	r3, r0
 8003530:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint32_t seq   = rd_u32_le(&slot[8]);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	3308      	adds	r3, #8
 8003536:	4618      	mov	r0, r3
 8003538:	f7ff ff6f 	bl	800341a <rd_u32_le>
 800353c:	6238      	str	r0, [r7, #32]
    uint32_t crc_s = rd_u32_le(&slot[12]);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	330c      	adds	r3, #12
 8003542:	4618      	mov	r0, r3
 8003544:	f7ff ff69 	bl	800341a <rd_u32_le>
 8003548:	61f8      	str	r0, [r7, #28]

    if (magic != SETTINGS_MAGIC) return false;
 800354a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800354c:	4a45      	ldr	r2, [pc, #276]	@ (8003664 <parse_slot+0x178>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d001      	beq.n	8003556 <parse_slot+0x6a>
 8003552:	2300      	movs	r3, #0
 8003554:	e082      	b.n	800365c <parse_slot+0x170>
    if (ver != (uint16_t)SETTINGS_VERSION) return false;
 8003556:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003558:	2b01      	cmp	r3, #1
 800355a:	d001      	beq.n	8003560 <parse_slot+0x74>
 800355c:	2300      	movs	r3, #0
 800355e:	e07d      	b.n	800365c <parse_slot+0x170>
    if (plen == 0u) return false;
 8003560:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <parse_slot+0x7e>
 8003566:	2300      	movs	r3, #0
 8003568:	e078      	b.n	800365c <parse_slot+0x170>
    if ((uint32_t)(16u + plen) > (uint32_t)SETTINGS_SLOT_SIZE) return false;
 800356a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800356c:	3310      	adds	r3, #16
 800356e:	2b80      	cmp	r3, #128	@ 0x80
 8003570:	d901      	bls.n	8003576 <parse_slot+0x8a>
 8003572:	2300      	movs	r3, #0
 8003574:	e072      	b.n	800365c <parse_slot+0x170>

    const uint8_t *payload = &slot[16];
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	3310      	adds	r3, #16
 800357a:	61bb      	str	r3, [r7, #24]
    uint32_t crc_c = crc32_calc(payload, (uint32_t)plen);
 800357c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800357e:	4619      	mov	r1, r3
 8003580:	69b8      	ldr	r0, [r7, #24]
 8003582:	f7ff ff09 	bl	8003398 <crc32_calc>
 8003586:	6178      	str	r0, [r7, #20]
    if (crc_c != crc_s) return false;
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	429a      	cmp	r2, r3
 800358e:	d001      	beq.n	8003594 <parse_slot+0xa8>
 8003590:	2300      	movs	r3, #0
 8003592:	e063      	b.n	800365c <parse_slot+0x170>

    /* Decode payload */
    memset(out, 0, sizeof(*out));
 8003594:	2222      	movs	r2, #34	@ 0x22
 8003596:	2100      	movs	r1, #0
 8003598:	68b8      	ldr	r0, [r7, #8]
 800359a:	f014 fc8f 	bl	8017ebc <memset>

    uint8_t pump_count = payload[0];
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (pump_count == 0u) return false;
 80035a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d101      	bne.n	80035b2 <parse_slot+0xc6>
 80035ae:	2300      	movs	r3, #0
 80035b0:	e054      	b.n	800365c <parse_slot+0x170>
    if (pump_count > (uint8_t)SETTINGS_MAX_PUMPS) pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 80035b2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80035b6:	2b08      	cmp	r3, #8
 80035b8:	d902      	bls.n	80035c0 <parse_slot+0xd4>
 80035ba:	2308      	movs	r3, #8
 80035bc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint32_t needed = 1u + (uint32_t)pump_count * 4u;
 80035c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	3301      	adds	r3, #1
 80035c8:	613b      	str	r3, [r7, #16]
    if ((uint32_t)plen < needed) return false;
 80035ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d901      	bls.n	80035d6 <parse_slot+0xea>
 80035d2:	2300      	movs	r3, #0
 80035d4:	e042      	b.n	800365c <parse_slot+0x170>

    out->pump_count = pump_count;
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80035dc:	701a      	strb	r2, [r3, #0]
    uint32_t off = 1u;
 80035de:	2301      	movs	r3, #1
 80035e0:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 80035e2:	2300      	movs	r3, #0
 80035e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80035e8:	e02e      	b.n	8003648 <parse_slot+0x15c>
    {
        out->pump[i].ctrl_addr  = payload[off + 0u];
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ee:	441a      	add	r2, r3
 80035f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80035f4:	7811      	ldrb	r1, [r2, #0]
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	4413      	add	r3, r2
 80035fc:	460a      	mov	r2, r1
 80035fe:	709a      	strb	r2, [r3, #2]
        out->pump[i].slave_addr = payload[off + 1u];
 8003600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003602:	3301      	adds	r3, #1
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	441a      	add	r2, r3
 8003608:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800360c:	7811      	ldrb	r1, [r2, #0]
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	4413      	add	r3, r2
 8003614:	460a      	mov	r2, r1
 8003616:	70da      	strb	r2, [r3, #3]
        out->pump[i].price      = rd_u16_le(&payload[off + 2u]);
 8003618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800361a:	3302      	adds	r3, #2
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	4413      	add	r3, r2
 8003620:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 8003624:	4618      	mov	r0, r3
 8003626:	f7ff fecb 	bl	80033c0 <rd_u16_le>
 800362a:	4603      	mov	r3, r0
 800362c:	4619      	mov	r1, r3
 800362e:	68ba      	ldr	r2, [r7, #8]
 8003630:	00a3      	lsls	r3, r4, #2
 8003632:	4413      	add	r3, r2
 8003634:	460a      	mov	r2, r1
 8003636:	809a      	strh	r2, [r3, #4]
        off += 4u;
 8003638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363a:	3304      	adds	r3, #4
 800363c:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 800363e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003642:	3301      	adds	r3, #1
 8003644:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003648:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800364c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003650:	429a      	cmp	r2, r3
 8003652:	d3ca      	bcc.n	80035ea <parse_slot+0xfe>
    }

    *out_seq = seq;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a3a      	ldr	r2, [r7, #32]
 8003658:	601a      	str	r2, [r3, #0]
    return true;
 800365a:	2301      	movs	r3, #1
}
 800365c:	4618      	mov	r0, r3
 800365e:	373c      	adds	r7, #60	@ 0x3c
 8003660:	46bd      	mov	sp, r7
 8003662:	bd90      	pop	{r4, r7, pc}
 8003664:	53455431 	.word	0x53455431

08003668 <build_slot_image>:

static void build_slot_image(const Settings *s, uint32_t seq, uint8_t *slot_out)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b0a4      	sub	sp, #144	@ 0x90
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
    memset(slot_out, 0xFF, SETTINGS_SLOT_SIZE);
 8003674:	2280      	movs	r2, #128	@ 0x80
 8003676:	21ff      	movs	r1, #255	@ 0xff
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f014 fc1f 	bl	8017ebc <memset>

    /* Build payload */
    uint8_t payload[SETTINGS_SLOT_SIZE - 16u];
    memset(payload, 0, sizeof(payload));
 800367e:	f107 0310 	add.w	r3, r7, #16
 8003682:	2270      	movs	r2, #112	@ 0x70
 8003684:	2100      	movs	r1, #0
 8003686:	4618      	mov	r0, r3
 8003688:	f014 fc18 	bl	8017ebc <memset>

    uint8_t count = s->data.pump_count;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	791b      	ldrb	r3, [r3, #4]
 8003690:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (count == 0u) count = 1u;
 8003694:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003698:	2b00      	cmp	r3, #0
 800369a:	d102      	bne.n	80036a2 <build_slot_image+0x3a>
 800369c:	2301      	movs	r3, #1
 800369e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (count > (uint8_t)SETTINGS_MAX_PUMPS) count = (uint8_t)SETTINGS_MAX_PUMPS;
 80036a2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80036a6:	2b08      	cmp	r3, #8
 80036a8:	d902      	bls.n	80036b0 <build_slot_image+0x48>
 80036aa:	2308      	movs	r3, #8
 80036ac:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

    payload[0] = count;
 80036b0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80036b4:	743b      	strb	r3, [r7, #16]
    uint32_t poff = 1u;
 80036b6:	2301      	movs	r3, #1
 80036b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    for (uint8_t i = 0; i < count; i++)
 80036bc:	2300      	movs	r3, #0
 80036be:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80036c2:	e034      	b.n	800372e <build_slot_image+0xc6>
    {
        payload[poff + 0u] = s->data.pump[i].ctrl_addr;
 80036c4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	4413      	add	r3, r2
 80036ce:	7999      	ldrb	r1, [r3, #6]
 80036d0:	f107 0210 	add.w	r2, r7, #16
 80036d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80036d8:	4413      	add	r3, r2
 80036da:	460a      	mov	r2, r1
 80036dc:	701a      	strb	r2, [r3, #0]
        payload[poff + 1u] = s->data.pump[i].slave_addr;
 80036de:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80036e2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80036e6:	3201      	adds	r2, #1
 80036e8:	68f9      	ldr	r1, [r7, #12]
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	440b      	add	r3, r1
 80036ee:	79d9      	ldrb	r1, [r3, #7]
 80036f0:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 80036f4:	443b      	add	r3, r7
 80036f6:	460a      	mov	r2, r1
 80036f8:	f803 2c80 	strb.w	r2, [r3, #-128]
        wr_u16_le(&payload[poff + 2u], s->data.pump[i].price);
 80036fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003700:	3302      	adds	r3, #2
 8003702:	f107 0210 	add.w	r2, r7, #16
 8003706:	18d0      	adds	r0, r2, r3
 8003708:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	4413      	add	r3, r2
 8003712:	891b      	ldrh	r3, [r3, #8]
 8003714:	4619      	mov	r1, r3
 8003716:	f7ff fe69 	bl	80033ec <wr_u16_le>
        poff += 4u;
 800371a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800371e:	3304      	adds	r3, #4
 8003720:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    for (uint8_t i = 0; i < count; i++)
 8003724:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003728:	3301      	adds	r3, #1
 800372a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800372e:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8003732:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003736:	429a      	cmp	r2, r3
 8003738:	d3c4      	bcc.n	80036c4 <build_slot_image+0x5c>
    }

    uint16_t payload_len = (uint16_t)poff;
 800373a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800373e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    uint32_t crc = crc32_calc(payload, payload_len);
 8003742:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8003746:	f107 0310 	add.w	r3, r7, #16
 800374a:	4611      	mov	r1, r2
 800374c:	4618      	mov	r0, r3
 800374e:	f7ff fe23 	bl	8003398 <crc32_calc>
 8003752:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

    /* Header */
    wr_u32_le(&slot_out[0], SETTINGS_MAGIC);
 8003756:	4916      	ldr	r1, [pc, #88]	@ (80037b0 <build_slot_image+0x148>)
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f7ff fe7a 	bl	8003452 <wr_u32_le>
    wr_u16_le(&slot_out[4], (uint16_t)SETTINGS_VERSION);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	3304      	adds	r3, #4
 8003762:	2101      	movs	r1, #1
 8003764:	4618      	mov	r0, r3
 8003766:	f7ff fe41 	bl	80033ec <wr_u16_le>
    wr_u16_le(&slot_out[6], payload_len);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	3306      	adds	r3, #6
 800376e:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8003772:	4611      	mov	r1, r2
 8003774:	4618      	mov	r0, r3
 8003776:	f7ff fe39 	bl	80033ec <wr_u16_le>
    wr_u32_le(&slot_out[8], seq);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	3308      	adds	r3, #8
 800377e:	68b9      	ldr	r1, [r7, #8]
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff fe66 	bl	8003452 <wr_u32_le>
    wr_u32_le(&slot_out[12], crc);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	330c      	adds	r3, #12
 800378a:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800378e:	4618      	mov	r0, r3
 8003790:	f7ff fe5f 	bl	8003452 <wr_u32_le>

    memcpy(&slot_out[16], payload, payload_len);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	3310      	adds	r3, #16
 8003798:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 800379c:	f107 0110 	add.w	r1, r7, #16
 80037a0:	4618      	mov	r0, r3
 80037a2:	f014 fbd3 	bl	8017f4c <memcpy>
}
 80037a6:	bf00      	nop
 80037a8:	3790      	adds	r7, #144	@ 0x90
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	53455431 	.word	0x53455431

080037b4 <clamp_data>:

static void clamp_data(SettingsData *d)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
    if (d == NULL) return;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d043      	beq.n	800384a <clamp_data+0x96>

    if (d->pump_count == 0u) d->pump_count = 1u;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d102      	bne.n	80037d0 <clamp_data+0x1c>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	701a      	strb	r2, [r3, #0]
    if (d->pump_count > (uint8_t)SETTINGS_MAX_PUMPS) d->pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	2b08      	cmp	r3, #8
 80037d6:	d902      	bls.n	80037de <clamp_data+0x2a>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2208      	movs	r2, #8
 80037dc:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < d->pump_count; i++)
 80037de:	2300      	movs	r3, #0
 80037e0:	73fb      	strb	r3, [r7, #15]
 80037e2:	e02c      	b.n	800383e <clamp_data+0x8a>
    {
        if (d->pump[i].slave_addr == 0u) d->pump[i].slave_addr = 1u;
 80037e4:	7bfb      	ldrb	r3, [r7, #15]
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	4413      	add	r3, r2
 80037ec:	78db      	ldrb	r3, [r3, #3]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d105      	bne.n	80037fe <clamp_data+0x4a>
 80037f2:	7bfb      	ldrb	r3, [r7, #15]
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4413      	add	r3, r2
 80037fa:	2201      	movs	r2, #1
 80037fc:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].slave_addr > 32u) d->pump[i].slave_addr = 32u;
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	4413      	add	r3, r2
 8003806:	78db      	ldrb	r3, [r3, #3]
 8003808:	2b20      	cmp	r3, #32
 800380a:	d905      	bls.n	8003818 <clamp_data+0x64>
 800380c:	7bfb      	ldrb	r3, [r7, #15]
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	4413      	add	r3, r2
 8003814:	2220      	movs	r2, #32
 8003816:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].price > 9999u) d->pump[i].price = 9999u;
 8003818:	7bfb      	ldrb	r3, [r7, #15]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	4413      	add	r3, r2
 8003820:	889b      	ldrh	r3, [r3, #4]
 8003822:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003826:	4293      	cmp	r3, r2
 8003828:	d906      	bls.n	8003838 <clamp_data+0x84>
 800382a:	7bfb      	ldrb	r3, [r7, #15]
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	4413      	add	r3, r2
 8003832:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003836:	809a      	strh	r2, [r3, #4]
    for (uint8_t i = 0; i < d->pump_count; i++)
 8003838:	7bfb      	ldrb	r3, [r7, #15]
 800383a:	3301      	adds	r3, #1
 800383c:	73fb      	strb	r3, [r7, #15]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	7bfa      	ldrb	r2, [r7, #15]
 8003844:	429a      	cmp	r2, r3
 8003846:	d3cd      	bcc.n	80037e4 <clamp_data+0x30>
 8003848:	e000      	b.n	800384c <clamp_data+0x98>
    if (d == NULL) return;
 800384a:	bf00      	nop
    }
}
 800384c:	3714      	adds	r7, #20
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr

08003856 <Settings_Defaults>:

/* ---------------- Public API ---------------- */

void Settings_Defaults(Settings *s)
{
 8003856:	b580      	push	{r7, lr}
 8003858:	b082      	sub	sp, #8
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d03c      	beq.n	80038de <Settings_Defaults+0x88>

    memset(&s->data, 0, sizeof(s->data));
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	3304      	adds	r3, #4
 8003868:	2222      	movs	r2, #34	@ 0x22
 800386a:	2100      	movs	r1, #0
 800386c:	4618      	mov	r0, r3
 800386e:	f014 fb25 	bl	8017ebc <memset>
    s->data.pump_count = 2u;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2202      	movs	r2, #2
 8003876:	711a      	strb	r2, [r3, #4]

    /* TRK1 default */
    s->data.pump[0].ctrl_addr  = 0x00u;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	719a      	strb	r2, [r3, #6]
    s->data.pump[0].slave_addr = 0x01u;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2201      	movs	r2, #1
 8003882:	71da      	strb	r2, [r3, #7]
    s->data.pump[0].price      = 0u;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	811a      	strh	r2, [r3, #8]

    /* TRK2 default (different address for debug) */
    s->data.pump[1].ctrl_addr  = 0x00u;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	729a      	strb	r2, [r3, #10]
    s->data.pump[1].slave_addr = 0x02u;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2202      	movs	r2, #2
 8003894:	72da      	strb	r2, [r3, #11]
    s->data.pump[1].price      = 0u;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	819a      	strh	r2, [r3, #12]

    s->seq = 0u;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	629a      	str	r2, [r3, #40]	@ 0x28
    s->last_slot = 0u;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    s->save_state = SETTINGS_SAVE_IDLE;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    s->save_error = 0u;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    s->wr_active = 0u;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    s->wr_inflight = 0u;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    s->wr_wait_ready = 0u;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    clamp_data(&s->data);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	3304      	adds	r3, #4
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff ff6c 	bl	80037b4 <clamp_data>
 80038dc:	e000      	b.n	80038e0 <Settings_Defaults+0x8a>
    if (s == NULL) return;
 80038de:	bf00      	nop
}
 80038e0:	3708      	adds	r7, #8
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
	...

080038e8 <Settings_Init>:

void Settings_Init(Settings *s, I2C_HandleTypeDef *hi2c)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
    if (s == NULL) return;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00e      	beq.n	8003916 <Settings_Init+0x2e>
    memset(s, 0, sizeof(*s));
 80038f8:	22c0      	movs	r2, #192	@ 0xc0
 80038fa:	2100      	movs	r1, #0
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f014 fadd 	bl	8017ebc <memset>

    s->hi2c = hi2c;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	683a      	ldr	r2, [r7, #0]
 8003906:	601a      	str	r2, [r3, #0]
    s_settings_singleton = s;
 8003908:	4a05      	ldr	r2, [pc, #20]	@ (8003920 <Settings_Init+0x38>)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6013      	str	r3, [r2, #0]

    Settings_Defaults(s);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f7ff ffa1 	bl	8003856 <Settings_Defaults>
 8003914:	e000      	b.n	8003918 <Settings_Init+0x30>
    if (s == NULL) return;
 8003916:	bf00      	nop
}
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	24001f30 	.word	0x24001f30

08003924 <Settings_Load>:

bool Settings_Load(Settings *s)
{
 8003924:	b5b0      	push	{r4, r5, r7, lr}
 8003926:	b0d8      	sub	sp, #352	@ 0x160
 8003928:	af00      	add	r7, sp, #0
 800392a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800392e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003932:	6018      	str	r0, [r3, #0]
    if (s == NULL || s->hi2c == NULL) return false;
 8003934:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003938:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d007      	beq.n	8003952 <Settings_Load+0x2e>
 8003942:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003946:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <Settings_Load+0x32>
 8003952:	2300      	movs	r3, #0
 8003954:	e0f8      	b.n	8003b48 <Settings_Load+0x224>

    uint8_t slot0[SETTINGS_SLOT_SIZE];
    uint8_t slot1[SETTINGS_SLOT_SIZE];

    bool r0 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT0_ADDR, slot0, SETTINGS_SLOT_SIZE);
 8003956:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800395a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	6818      	ldr	r0, [r3, #0]
 8003962:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 8003966:	2380      	movs	r3, #128	@ 0x80
 8003968:	2100      	movs	r1, #0
 800396a:	f7ff fd93 	bl	8003494 <eeprom_read_block>
 800396e:	4603      	mov	r3, r0
 8003970:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
    bool r1 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT1_ADDR, slot1, SETTINGS_SLOT_SIZE);
 8003974:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003978:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6818      	ldr	r0, [r3, #0]
 8003980:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8003984:	2380      	movs	r3, #128	@ 0x80
 8003986:	2180      	movs	r1, #128	@ 0x80
 8003988:	f7ff fd84 	bl	8003494 <eeprom_read_block>
 800398c:	4603      	mov	r3, r0
 800398e:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c

    SettingsData d0, d1;
    uint32_t seq0 = 0u, seq1 = 0u;
 8003992:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003996:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800399a:	2200      	movs	r2, #0
 800399c:	601a      	str	r2, [r3, #0]
 800399e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80039a2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80039a6:	2200      	movs	r2, #0
 80039a8:	601a      	str	r2, [r3, #0]

    bool v0 = false;
 80039aa:	2300      	movs	r3, #0
 80039ac:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
    bool v1 = false;
 80039b0:	2300      	movs	r3, #0
 80039b2:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e

    if (r0) v0 = parse_slot(slot0, &d0, &seq0);
 80039b6:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00b      	beq.n	80039d6 <Settings_Load+0xb2>
 80039be:	f107 0210 	add.w	r2, r7, #16
 80039c2:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80039c6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7ff fd8e 	bl	80034ec <parse_slot>
 80039d0:	4603      	mov	r3, r0
 80039d2:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
    if (r1) v1 = parse_slot(slot1, &d1, &seq1);
 80039d6:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00b      	beq.n	80039f6 <Settings_Load+0xd2>
 80039de:	f107 020c 	add.w	r2, r7, #12
 80039e2:	f107 0114 	add.w	r1, r7, #20
 80039e6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7ff fd7e 	bl	80034ec <parse_slot>
 80039f0:	4603      	mov	r3, r0
 80039f2:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e

    if (!v0 && !v1)
 80039f6:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80039fa:	f083 0301 	eor.w	r3, r3, #1
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00f      	beq.n	8003a24 <Settings_Load+0x100>
 8003a04:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8003a08:	f083 0301 	eor.w	r3, r3, #1
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d008      	beq.n	8003a24 <Settings_Load+0x100>
    {
        Settings_Defaults(s);
 8003a12:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a16:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003a1a:	6818      	ldr	r0, [r3, #0]
 8003a1c:	f7ff ff1b 	bl	8003856 <Settings_Defaults>
        return false;
 8003a20:	2300      	movs	r3, #0
 8003a22:	e091      	b.n	8003b48 <Settings_Load+0x224>
    }

    if (v0 && (!v1 || (seq0 >= seq1)))
 8003a24:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d037      	beq.n	8003a9c <Settings_Load+0x178>
 8003a2c:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8003a30:	f083 0301 	eor.w	r3, r3, #1
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10b      	bne.n	8003a52 <Settings_Load+0x12e>
 8003a3a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a3e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a48:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d324      	bcc.n	8003a9c <Settings_Load+0x178>
    {
        s->data = d0;
 8003a52:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a56:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003a60:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 8003a64:	1d1c      	adds	r4, r3, #4
 8003a66:	4615      	mov	r5, r2
 8003a68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a70:	682b      	ldr	r3, [r5, #0]
 8003a72:	8023      	strh	r3, [r4, #0]
        s->seq = seq0;
 8003a74:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a78:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a82:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	629a      	str	r2, [r3, #40]	@ 0x28
        s->last_slot = 0u;
 8003a8a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a8e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8003a9a:	e023      	b.n	8003ae4 <Settings_Load+0x1c0>
    }
    else
    {
        s->data = d1;
 8003a9c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003aa0:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003aaa:	f5a2 72a6 	sub.w	r2, r2, #332	@ 0x14c
 8003aae:	1d1c      	adds	r4, r3, #4
 8003ab0:	4615      	mov	r5, r2
 8003ab2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ab4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ab6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ab8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003aba:	682b      	ldr	r3, [r5, #0]
 8003abc:	8023      	strh	r3, [r4, #0]
        s->seq = seq1;
 8003abe:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003ac2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003acc:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	629a      	str	r2, [r3, #40]	@ 0x28
        s->last_slot = 1u;
 8003ad4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003ad8:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    }

    clamp_data(&s->data);
 8003ae4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003ae8:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	3304      	adds	r3, #4
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7ff fe5f 	bl	80037b4 <clamp_data>
    s->save_state = SETTINGS_SAVE_IDLE;
 8003af6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003afa:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    s->save_error = 0u;
 8003b06:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003b0a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    s->wr_active = 0u;
 8003b16:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003b1a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    s->wr_inflight = 0u;
 8003b26:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003b2a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    s->wr_wait_ready = 0u;
 8003b36:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003b3a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    return true;
 8003b46:	2301      	movs	r3, #1
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bdb0      	pop	{r4, r5, r7, pc}

08003b52 <Settings_GetSaveState>:

SettingsSaveState Settings_GetSaveState(const Settings *s)
{
 8003b52:	b480      	push	{r7}
 8003b54:	b083      	sub	sp, #12
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
    if (s == NULL) return SETTINGS_SAVE_ERROR;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d101      	bne.n	8003b64 <Settings_GetSaveState+0x12>
 8003b60:	2303      	movs	r3, #3
 8003b62:	e003      	b.n	8003b6c <Settings_GetSaveState+0x1a>
    return s->save_state;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003b6a:	b2db      	uxtb	r3, r3
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <Settings_GetSaveError>:

uint8_t Settings_GetSaveError(const Settings *s)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
    if (s == NULL) return 0xFFu;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <Settings_GetSaveError+0x12>
 8003b86:	23ff      	movs	r3, #255	@ 0xff
 8003b88:	e003      	b.n	8003b92 <Settings_GetSaveError+0x1a>
    return s->save_error;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8003b90:	b2db      	uxtb	r3, r3
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr

08003b9e <Settings_RequestSave>:

bool Settings_RequestSave(Settings *s)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b084      	sub	sp, #16
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return false;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <Settings_RequestSave+0x16>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d101      	bne.n	8003bb8 <Settings_RequestSave+0x1a>
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	e052      	b.n	8003c5e <Settings_RequestSave+0xc0>
    if (s->wr_active) return false;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d001      	beq.n	8003bc8 <Settings_RequestSave+0x2a>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	e04a      	b.n	8003c5e <Settings_RequestSave+0xc0>

    clamp_data(&s->data);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	3304      	adds	r3, #4
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff fdf1 	bl	80037b4 <clamp_data>

    uint8_t next_slot = (s->last_slot == 0u) ? 1u : 0u;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d101      	bne.n	8003be0 <Settings_RequestSave+0x42>
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e000      	b.n	8003be2 <Settings_RequestSave+0x44>
 8003be0:	2300      	movs	r3, #0
 8003be2:	73fb      	strb	r3, [r7, #15]
    uint16_t base = (next_slot == 0u) ? (uint16_t)SETTINGS_SLOT0_ADDR : (uint16_t)SETTINGS_SLOT1_ADDR;
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d101      	bne.n	8003bee <Settings_RequestSave+0x50>
 8003bea:	2300      	movs	r3, #0
 8003bec:	e000      	b.n	8003bf0 <Settings_RequestSave+0x52>
 8003bee:	2380      	movs	r3, #128	@ 0x80
 8003bf0:	81bb      	strh	r3, [r7, #12]

    uint32_t new_seq = s->seq + 1u;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	60bb      	str	r3, [r7, #8]
    build_slot_image(s, new_seq, s->wr_buf);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	3340      	adds	r3, #64	@ 0x40
 8003bfe:	461a      	mov	r2, r3
 8003c00:	68b9      	ldr	r1, [r7, #8]
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7ff fd30 	bl	8003668 <build_slot_image>

    s->wr_active = 1u;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    s->wr_inflight = 0u;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    s->wr_wait_ready = 0u;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    s->wr_base = base;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	89ba      	ldrh	r2, [r7, #12]
 8003c24:	865a      	strh	r2, [r3, #50]	@ 0x32
    s->wr_off = 0u;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	869a      	strh	r2, [r3, #52]	@ 0x34
    s->wr_len = SETTINGS_SLOT_SIZE;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2280      	movs	r2, #128	@ 0x80
 8003c30:	86da      	strh	r2, [r3, #54]	@ 0x36
    s->wr_chunk = 0u;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	871a      	strh	r2, [r3, #56]	@ 0x38

    s->wr_ready_start_ms = 0u;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	63da      	str	r2, [r3, #60]	@ 0x3c

    s->save_state = SETTINGS_SAVE_BUSY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    s->save_error = 0u;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    /* Temporarily store planned slot in save_error high bit (internal), finalized on success */
    s->save_error = (uint8_t)(next_slot & 0x01u);
 8003c4e:	7bfb      	ldrb	r3, [r7, #15]
 8003c50:	f003 0301 	and.w	r3, r3, #1
 8003c54:	b2da      	uxtb	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    return true;
 8003c5c:	2301      	movs	r3, #1
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3710      	adds	r7, #16
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <min_u16>:

static uint16_t min_u16(uint16_t a, uint16_t b)
{
 8003c66:	b480      	push	{r7}
 8003c68:	b083      	sub	sp, #12
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	460a      	mov	r2, r1
 8003c70:	80fb      	strh	r3, [r7, #6]
 8003c72:	4613      	mov	r3, r2
 8003c74:	80bb      	strh	r3, [r7, #4]
    return (a < b) ? a : b;
 8003c76:	88ba      	ldrh	r2, [r7, #4]
 8003c78:	88fb      	ldrh	r3, [r7, #6]
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	bf28      	it	cs
 8003c7e:	4613      	movcs	r3, r2
 8003c80:	b29b      	uxth	r3, r3
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	370c      	adds	r7, #12
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr

08003c8e <Settings_Task>:

void Settings_Task(Settings *s)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b08a      	sub	sp, #40	@ 0x28
 8003c92:	af02      	add	r7, sp, #8
 8003c94:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f000 80b9 	beq.w	8003e10 <Settings_Task+0x182>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	f000 80b4 	beq.w	8003e10 <Settings_Task+0x182>
    if (!s->wr_active) return;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	f000 80af 	beq.w	8003e14 <Settings_Task+0x186>

    uint32_t now = HAL_GetTick();
 8003cb6:	f002 f821 	bl	8005cfc <HAL_GetTick>
 8003cba:	61b8      	str	r0, [r7, #24]

    /* 1) Wait for HAL TX complete callback */
    if (s->wr_inflight)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	f040 80a7 	bne.w	8003e18 <Settings_Task+0x18a>
    {
        return;
    }

    /* 2) Wait EEPROM internal write cycle (ACK polling) */
    if (s->wr_wait_ready)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d030      	beq.n	8003d38 <Settings_Task+0xaa>
    {
        if (s->wr_ready_start_ms == 0u)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d102      	bne.n	8003ce4 <Settings_Task+0x56>
        {
            s->wr_ready_start_ms = now;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	63da      	str	r2, [r3, #60]	@ 0x3c
        }

        /* Lightweight poll: 1 trial, 1 ms timeout */
        if (HAL_I2C_IsDeviceReady(s->hi2c, SETTINGS_EEPROM_I2C_ADDR, 1u, 2u) == HAL_OK)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6818      	ldr	r0, [r3, #0]
 8003ce8:	2302      	movs	r3, #2
 8003cea:	2201      	movs	r2, #1
 8003cec:	21a0      	movs	r1, #160	@ 0xa0
 8003cee:	f005 fc41 	bl	8009574 <HAL_I2C_IsDeviceReady>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d107      	bne.n	8003d08 <Settings_Task+0x7a>
        {
            s->wr_wait_ready = 0u;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            s->wr_ready_start_ms = 0u;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003d06:	e017      	b.n	8003d38 <Settings_Task+0xaa>
        }
        else
        {
            /* Give EEPROM some time (typical write cycle up to 5 ms) */
            if ((now - s->wr_ready_start_ms) > 50u)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	2b32      	cmp	r3, #50	@ 0x32
 8003d12:	f240 8083 	bls.w	8003e1c <Settings_Task+0x18e>
            {
                s->wr_active = 0u;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
                s->wr_wait_ready = 0u;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
                s->save_state = SETTINGS_SAVE_ERROR;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2203      	movs	r2, #3
 8003d2a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                s->save_error = 1u; /* ready timeout */
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
            }
            return;
 8003d36:	e071      	b.n	8003e1c <Settings_Task+0x18e>
        }
    }

    /* 3) Done? */
    if (s->wr_off >= s->wr_len)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d31c      	bcc.n	8003d7e <Settings_Task+0xf0>
    {
        /* Success */
        uint8_t next_slot = (uint8_t)(s->save_error & 0x01u);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	f003 0301 	and.w	r3, r3, #1
 8003d50:	73fb      	strb	r3, [r7, #15]
        s->last_slot = next_slot;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	7bfa      	ldrb	r2, [r7, #15]
 8003d56:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        s->seq = s->seq + 1u;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d5e:	1c5a      	adds	r2, r3, #1
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	629a      	str	r2, [r3, #40]	@ 0x28

        s->wr_active = 0u;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        s->save_state = SETTINGS_SAVE_OK;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2202      	movs	r2, #2
 8003d70:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        s->save_error = 0u;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        return;
 8003d7c:	e04f      	b.n	8003e1e <Settings_Task+0x190>
    }

    /* 4) Start next page write */
    uint16_t abs_addr = (uint16_t)(s->wr_base + s->wr_off);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003d86:	4413      	add	r3, r2
 8003d88:	82fb      	strh	r3, [r7, #22]

    uint16_t remaining = (uint16_t)(s->wr_len - s->wr_off);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	8eda      	ldrh	r2, [r3, #54]	@ 0x36
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	82bb      	strh	r3, [r7, #20]

    uint16_t page_off = (uint16_t)(abs_addr % (uint16_t)SETTINGS_EEPROM_PAGE_SIZE);
 8003d96:	8afb      	ldrh	r3, [r7, #22]
 8003d98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d9c:	827b      	strh	r3, [r7, #18]
    uint16_t page_rem = (uint16_t)((uint16_t)SETTINGS_EEPROM_PAGE_SIZE - page_off);
 8003d9e:	8a7b      	ldrh	r3, [r7, #18]
 8003da0:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8003da4:	823b      	strh	r3, [r7, #16]

    uint16_t chunk = min_u16(page_rem, remaining);
 8003da6:	8aba      	ldrh	r2, [r7, #20]
 8003da8:	8a3b      	ldrh	r3, [r7, #16]
 8003daa:	4611      	mov	r1, r2
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7ff ff5a 	bl	8003c66 <min_u16>
 8003db2:	4603      	mov	r3, r0
 8003db4:	83fb      	strh	r3, [r7, #30]
    if (chunk == 0u) chunk = remaining;
 8003db6:	8bfb      	ldrh	r3, [r7, #30]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d101      	bne.n	8003dc0 <Settings_Task+0x132>
 8003dbc:	8abb      	ldrh	r3, [r7, #20]
 8003dbe:	83fb      	strh	r3, [r7, #30]

    s->wr_chunk = chunk;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	8bfa      	ldrh	r2, [r7, #30]
 8003dc4:	871a      	strh	r2, [r3, #56]	@ 0x38

    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6818      	ldr	r0, [r3, #0]
                            SETTINGS_EEPROM_I2C_ADDR,
                            abs_addr,
                            SETTINGS_EEPROM_MEMADD_SIZE,
                            (uint8_t*)&s->wr_buf[s->wr_off],
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8003dce:	3340      	adds	r3, #64	@ 0x40
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	4413      	add	r3, r2
 8003dd4:	8af9      	ldrh	r1, [r7, #22]
 8003dd6:	8bfa      	ldrh	r2, [r7, #30]
 8003dd8:	9201      	str	r2, [sp, #4]
 8003dda:	9300      	str	r3, [sp, #0]
 8003ddc:	2302      	movs	r3, #2
 8003dde:	460a      	mov	r2, r1
 8003de0:	21a0      	movs	r1, #160	@ 0xa0
 8003de2:	f005 fb3d 	bl	8009460 <HAL_I2C_Mem_Write_IT>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00c      	beq.n	8003e06 <Settings_Task+0x178>
                            chunk) != HAL_OK)
    {
        s->wr_active = 0u;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        s->save_state = SETTINGS_SAVE_ERROR;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2203      	movs	r2, #3
 8003df8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        s->save_error = 2u; /* HAL write start error */
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2202      	movs	r2, #2
 8003e00:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        return;
 8003e04:	e00b      	b.n	8003e1e <Settings_Task+0x190>
    }

    s->wr_inflight = 1u;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8003e0e:	e006      	b.n	8003e1e <Settings_Task+0x190>
    if (s == NULL || s->hi2c == NULL) return;
 8003e10:	bf00      	nop
 8003e12:	e004      	b.n	8003e1e <Settings_Task+0x190>
    if (!s->wr_active) return;
 8003e14:	bf00      	nop
 8003e16:	e002      	b.n	8003e1e <Settings_Task+0x190>
        return;
 8003e18:	bf00      	nop
 8003e1a:	e000      	b.n	8003e1e <Settings_Task+0x190>
            return;
 8003e1c:	bf00      	nop
}
 8003e1e:	3720      	adds	r7, #32
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <Settings_CaptureFromPumpMgr>:
        (void)PumpMgr_SetPrice(m, id, (uint32_t)s->data.pump[i].price);
    }
}

void Settings_CaptureFromPumpMgr(Settings *s, const PumpMgr *m)
{
 8003e24:	b590      	push	{r4, r7, lr}
 8003e26:	b087      	sub	sp, #28
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
    if (s == NULL || m == NULL) return;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d056      	beq.n	8003ee2 <Settings_CaptureFromPumpMgr+0xbe>
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d053      	beq.n	8003ee2 <Settings_CaptureFromPumpMgr+0xbe>

    uint8_t count = m->count;
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8003e40:	75fb      	strb	r3, [r7, #23]
    if (count == 0u) count = 1u;
 8003e42:	7dfb      	ldrb	r3, [r7, #23]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d101      	bne.n	8003e4c <Settings_CaptureFromPumpMgr+0x28>
 8003e48:	2301      	movs	r3, #1
 8003e4a:	75fb      	strb	r3, [r7, #23]
    if (count > (uint8_t)SETTINGS_MAX_PUMPS) count = (uint8_t)SETTINGS_MAX_PUMPS;
 8003e4c:	7dfb      	ldrb	r3, [r7, #23]
 8003e4e:	2b08      	cmp	r3, #8
 8003e50:	d901      	bls.n	8003e56 <Settings_CaptureFromPumpMgr+0x32>
 8003e52:	2308      	movs	r3, #8
 8003e54:	75fb      	strb	r3, [r7, #23]

    s->data.pump_count = count;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	7dfa      	ldrb	r2, [r7, #23]
 8003e5a:	711a      	strb	r2, [r3, #4]

    for (uint8_t i = 0u; i < count; i++)
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	75bb      	strb	r3, [r7, #22]
 8003e60:	e035      	b.n	8003ece <Settings_CaptureFromPumpMgr+0xaa>
    {
        uint8_t id = (uint8_t)(i + 1u);
 8003e62:	7dbb      	ldrb	r3, [r7, #22]
 8003e64:	3301      	adds	r3, #1
 8003e66:	73fb      	strb	r3, [r7, #15]
        s->data.pump[i].ctrl_addr  = PumpMgr_GetCtrlAddr(m, id);
 8003e68:	7dbc      	ldrb	r4, [r7, #22]
 8003e6a:	7bfb      	ldrb	r3, [r7, #15]
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	6838      	ldr	r0, [r7, #0]
 8003e70:	f7fe fb96 	bl	80025a0 <PumpMgr_GetCtrlAddr>
 8003e74:	4603      	mov	r3, r0
 8003e76:	4619      	mov	r1, r3
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	00a3      	lsls	r3, r4, #2
 8003e7c:	4413      	add	r3, r2
 8003e7e:	460a      	mov	r2, r1
 8003e80:	719a      	strb	r2, [r3, #6]
        s->data.pump[i].slave_addr = PumpMgr_GetSlaveAddr(m, id);
 8003e82:	7dbc      	ldrb	r4, [r7, #22]
 8003e84:	7bfb      	ldrb	r3, [r7, #15]
 8003e86:	4619      	mov	r1, r3
 8003e88:	6838      	ldr	r0, [r7, #0]
 8003e8a:	f7fe fb72 	bl	8002572 <PumpMgr_GetSlaveAddr>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	4619      	mov	r1, r3
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	00a3      	lsls	r3, r4, #2
 8003e96:	4413      	add	r3, r2
 8003e98:	460a      	mov	r2, r1
 8003e9a:	71da      	strb	r2, [r3, #7]
        uint32_t pr = PumpMgr_GetPrice(m, id);
 8003e9c:	7bfb      	ldrb	r3, [r7, #15]
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	6838      	ldr	r0, [r7, #0]
 8003ea2:	f7fe fb34 	bl	800250e <PumpMgr_GetPrice>
 8003ea6:	6138      	str	r0, [r7, #16]
        if (pr > 9999u) pr = 9999u;
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d902      	bls.n	8003eb8 <Settings_CaptureFromPumpMgr+0x94>
 8003eb2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003eb6:	613b      	str	r3, [r7, #16]
        s->data.pump[i].price = (uint16_t)pr;
 8003eb8:	7dbb      	ldrb	r3, [r7, #22]
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	b291      	uxth	r1, r2
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	4413      	add	r3, r2
 8003ec4:	460a      	mov	r2, r1
 8003ec6:	811a      	strh	r2, [r3, #8]
    for (uint8_t i = 0u; i < count; i++)
 8003ec8:	7dbb      	ldrb	r3, [r7, #22]
 8003eca:	3301      	adds	r3, #1
 8003ecc:	75bb      	strb	r3, [r7, #22]
 8003ece:	7dba      	ldrb	r2, [r7, #22]
 8003ed0:	7dfb      	ldrb	r3, [r7, #23]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d3c5      	bcc.n	8003e62 <Settings_CaptureFromPumpMgr+0x3e>
    }

    clamp_data(&s->data);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	3304      	adds	r3, #4
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7ff fc6a 	bl	80037b4 <clamp_data>
 8003ee0:	e000      	b.n	8003ee4 <Settings_CaptureFromPumpMgr+0xc0>
    if (s == NULL || m == NULL) return;
 8003ee2:	bf00      	nop
}
 8003ee4:	371c      	adds	r7, #28
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd90      	pop	{r4, r7, pc}

08003eea <Settings_SetPumpPrice>:

bool Settings_SetPumpPrice(Settings *s, uint8_t pump_index, uint16_t price)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b083      	sub	sp, #12
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	70fb      	strb	r3, [r7, #3]
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	803b      	strh	r3, [r7, #0]
    if (s == NULL) return false;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d101      	bne.n	8003f04 <Settings_SetPumpPrice+0x1a>
 8003f00:	2300      	movs	r3, #0
 8003f02:	e015      	b.n	8003f30 <Settings_SetPumpPrice+0x46>
    if (pump_index >= s->data.pump_count) return false;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	791b      	ldrb	r3, [r3, #4]
 8003f08:	78fa      	ldrb	r2, [r7, #3]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d301      	bcc.n	8003f12 <Settings_SetPumpPrice+0x28>
 8003f0e:	2300      	movs	r3, #0
 8003f10:	e00e      	b.n	8003f30 <Settings_SetPumpPrice+0x46>
    if (price > 9999u) price = 9999u;
 8003f12:	883b      	ldrh	r3, [r7, #0]
 8003f14:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d902      	bls.n	8003f22 <Settings_SetPumpPrice+0x38>
 8003f1c:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003f20:	803b      	strh	r3, [r7, #0]

    s->data.pump[pump_index].price = price;
 8003f22:	78fb      	ldrb	r3, [r7, #3]
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	4413      	add	r3, r2
 8003f2a:	883a      	ldrh	r2, [r7, #0]
 8003f2c:	811a      	strh	r2, [r3, #8]
    return true;
 8003f2e:	2301      	movs	r3, #1
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <Settings_SetPumpSlaveAddr>:

bool Settings_SetPumpSlaveAddr(Settings *s, uint8_t pump_index, uint8_t slave_addr)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	460b      	mov	r3, r1
 8003f46:	70fb      	strb	r3, [r7, #3]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	70bb      	strb	r3, [r7, #2]
    if (s == NULL) return false;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d101      	bne.n	8003f56 <Settings_SetPumpSlaveAddr+0x1a>
 8003f52:	2300      	movs	r3, #0
 8003f54:	e017      	b.n	8003f86 <Settings_SetPumpSlaveAddr+0x4a>
    if (pump_index >= s->data.pump_count) return false;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	791b      	ldrb	r3, [r3, #4]
 8003f5a:	78fa      	ldrb	r2, [r7, #3]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d301      	bcc.n	8003f64 <Settings_SetPumpSlaveAddr+0x28>
 8003f60:	2300      	movs	r3, #0
 8003f62:	e010      	b.n	8003f86 <Settings_SetPumpSlaveAddr+0x4a>

    if (slave_addr < 1u) slave_addr = 1u;
 8003f64:	78bb      	ldrb	r3, [r7, #2]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <Settings_SetPumpSlaveAddr+0x32>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	70bb      	strb	r3, [r7, #2]
    if (slave_addr > 32u) slave_addr = 32u;
 8003f6e:	78bb      	ldrb	r3, [r7, #2]
 8003f70:	2b20      	cmp	r3, #32
 8003f72:	d901      	bls.n	8003f78 <Settings_SetPumpSlaveAddr+0x3c>
 8003f74:	2320      	movs	r3, #32
 8003f76:	70bb      	strb	r3, [r7, #2]

    s->data.pump[pump_index].slave_addr = slave_addr;
 8003f78:	78fb      	ldrb	r3, [r7, #3]
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	4413      	add	r3, r2
 8003f80:	78ba      	ldrb	r2, [r7, #2]
 8003f82:	71da      	strb	r2, [r3, #7]
    return true;
 8003f84:	2301      	movs	r3, #1
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	370c      	adds	r7, #12
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
	...

08003f94 <HAL_I2C_MemTxCpltCallback>:
}

/* ---------------- HAL I2C callbacks ---------------- */

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8003f9c:	4b1c      	ldr	r3, [pc, #112]	@ (8004010 <HAL_I2C_MemTxCpltCallback+0x7c>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d02a      	beq.n	8003ffe <HAL_I2C_MemTxCpltCallback+0x6a>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d027      	beq.n	8003ffe <HAL_I2C_MemTxCpltCallback+0x6a>
    if (hi2c != s->hi2c) return;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d124      	bne.n	8004002 <HAL_I2C_MemTxCpltCallback+0x6e>

    if (s->wr_active && s->wr_inflight)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d01f      	beq.n	8004004 <HAL_I2C_MemTxCpltCallback+0x70>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d019      	beq.n	8004004 <HAL_I2C_MemTxCpltCallback+0x70>
    {
        s->wr_inflight = 0u;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        s->wr_off = (uint16_t)(s->wr_off + s->wr_chunk);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8003fe0:	4413      	add	r3, r2
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	869a      	strh	r2, [r3, #52]	@ 0x34
        s->wr_chunk = 0u;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	871a      	strh	r2, [r3, #56]	@ 0x38

        /* After each page write - wait internal cycle */
        s->wr_wait_ready = 1u;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        s->wr_ready_start_ms = 0u;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003ffc:	e002      	b.n	8004004 <HAL_I2C_MemTxCpltCallback+0x70>
    if (s == NULL || hi2c == NULL) return;
 8003ffe:	bf00      	nop
 8004000:	e000      	b.n	8004004 <HAL_I2C_MemTxCpltCallback+0x70>
    if (hi2c != s->hi2c) return;
 8004002:	bf00      	nop
    }
}
 8004004:	3714      	adds	r7, #20
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	24001f30 	.word	0x24001f30

08004014 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 800401c:	4b18      	ldr	r3, [pc, #96]	@ (8004080 <HAL_I2C_ErrorCallback+0x6c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d022      	beq.n	800406e <HAL_I2C_ErrorCallback+0x5a>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d01f      	beq.n	800406e <HAL_I2C_ErrorCallback+0x5a>
    if (hi2c != s->hi2c) return;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	429a      	cmp	r2, r3
 8004036:	d11c      	bne.n	8004072 <HAL_I2C_ErrorCallback+0x5e>

    if (s->wr_active)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800403e:	b2db      	uxtb	r3, r3
 8004040:	2b00      	cmp	r3, #0
 8004042:	d017      	beq.n	8004074 <HAL_I2C_ErrorCallback+0x60>
    {
        s->wr_active = 0u;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        s->wr_inflight = 0u;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        s->wr_wait_ready = 0u;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        s->save_state = SETTINGS_SAVE_ERROR;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2203      	movs	r2, #3
 8004060:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        s->save_error = 3u; /* HAL I2C error */
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2203      	movs	r2, #3
 8004068:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
 800406c:	e002      	b.n	8004074 <HAL_I2C_ErrorCallback+0x60>
    if (s == NULL || hi2c == NULL) return;
 800406e:	bf00      	nop
 8004070:	e000      	b.n	8004074 <HAL_I2C_ErrorCallback+0x60>
    if (hi2c != s->hi2c) return;
 8004072:	bf00      	nop
    }
}
 8004074:	3714      	adds	r7, #20
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	24001f30 	.word	0x24001f30

08004084 <SSD1309_WriteCommand>:
static uint8_t CurrentX = 0, CurrentY = 0;

/**
 *    
 */
static void SSD1309_WriteCommand(uint8_t byte) {
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
 800408a:	4603      	mov	r3, r0
 800408c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_RESET);
 800408e:	2200      	movs	r2, #0
 8004090:	2102      	movs	r1, #2
 8004092:	480d      	ldr	r0, [pc, #52]	@ (80040c8 <SSD1309_WriteCommand+0x44>)
 8004094:	f005 f814 	bl	80090c0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8004098:	2200      	movs	r2, #0
 800409a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800409e:	480a      	ldr	r0, [pc, #40]	@ (80040c8 <SSD1309_WriteCommand+0x44>)
 80040a0:	f005 f80e 	bl	80090c0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &byte, 1, HAL_MAX_DELAY);
 80040a4:	1df9      	adds	r1, r7, #7
 80040a6:	f04f 33ff 	mov.w	r3, #4294967295
 80040aa:	2201      	movs	r2, #1
 80040ac:	4807      	ldr	r0, [pc, #28]	@ (80040cc <SSD1309_WriteCommand+0x48>)
 80040ae:	f00b fdb3 	bl	800fc18 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 80040b2:	2201      	movs	r2, #1
 80040b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80040b8:	4803      	ldr	r0, [pc, #12]	@ (80040c8 <SSD1309_WriteCommand+0x44>)
 80040ba:	f005 f801 	bl	80090c0 <HAL_GPIO_WritePin>
}
 80040be:	bf00      	nop
 80040c0:	3708      	adds	r7, #8
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	58020400 	.word	0x58020400
 80040cc:	24001a90 	.word	0x24001a90

080040d0 <SSD1309_Init>:

void SSD1309_Init(void) {
 80040d0:	b580      	push	{r7, lr}
 80040d2:	af00      	add	r7, sp, #0
    //   (   main.h)
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 80040d4:	2200      	movs	r2, #0
 80040d6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80040da:	4829      	ldr	r0, [pc, #164]	@ (8004180 <SSD1309_Init+0xb0>)
 80040dc:	f004 fff0 	bl	80090c0 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80040e0:	2032      	movs	r0, #50	@ 0x32
 80040e2:	f001 fe17 	bl	8005d14 <HAL_Delay>
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 80040e6:	2201      	movs	r2, #1
 80040e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80040ec:	4824      	ldr	r0, [pc, #144]	@ (8004180 <SSD1309_Init+0xb0>)
 80040ee:	f004 ffe7 	bl	80090c0 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80040f2:	2032      	movs	r0, #50	@ 0x32
 80040f4:	f001 fe0e 	bl	8005d14 <HAL_Delay>

    SSD1309_WriteCommand(0xAE); // Display Off
 80040f8:	20ae      	movs	r0, #174	@ 0xae
 80040fa:	f7ff ffc3 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20); // Set Memory Addressing Mode
 80040fe:	2020      	movs	r0, #32
 8004100:	f7ff ffc0 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00); // Horizontal addressing mode
 8004104:	2000      	movs	r0, #0
 8004106:	f7ff ffbd 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA1); // Set Segment Re-map (X-flip)
 800410a:	20a1      	movs	r0, #161	@ 0xa1
 800410c:	f7ff ffba 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xC8); // Set COM Output Scan Direction (Y-flip)
 8004110:	20c8      	movs	r0, #200	@ 0xc8
 8004112:	f7ff ffb7 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA8); // Set Multiplex Ratio
 8004116:	20a8      	movs	r0, #168	@ 0xa8
 8004118:	f7ff ffb4 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x3F);
 800411c:	203f      	movs	r0, #63	@ 0x3f
 800411e:	f7ff ffb1 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD3); // Set Display Offset
 8004122:	20d3      	movs	r0, #211	@ 0xd3
 8004124:	f7ff ffae 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00);
 8004128:	2000      	movs	r0, #0
 800412a:	f7ff ffab 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD5); // Set Display Clock Divide Ratio
 800412e:	20d5      	movs	r0, #213	@ 0xd5
 8004130:	f7ff ffa8 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x80);
 8004134:	2080      	movs	r0, #128	@ 0x80
 8004136:	f7ff ffa5 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD9); // Set Pre-charge Period
 800413a:	20d9      	movs	r0, #217	@ 0xd9
 800413c:	f7ff ffa2 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x22);
 8004140:	2022      	movs	r0, #34	@ 0x22
 8004142:	f7ff ff9f 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDA); // Set COM Pins Hardware Configuration
 8004146:	20da      	movs	r0, #218	@ 0xda
 8004148:	f7ff ff9c 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x12);
 800414c:	2012      	movs	r0, #18
 800414e:	f7ff ff99 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDB); // Set VCOMH Deselect Level
 8004152:	20db      	movs	r0, #219	@ 0xdb
 8004154:	f7ff ff96 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20);
 8004158:	2020      	movs	r0, #32
 800415a:	f7ff ff93 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x8D); // Charge Pump Settings
 800415e:	208d      	movs	r0, #141	@ 0x8d
 8004160:	f7ff ff90 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x14);
 8004164:	2014      	movs	r0, #20
 8004166:	f7ff ff8d 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xAF); // Display On
 800416a:	20af      	movs	r0, #175	@ 0xaf
 800416c:	f7ff ff8a 	bl	8004084 <SSD1309_WriteCommand>

    SSD1309_Fill(0);
 8004170:	2000      	movs	r0, #0
 8004172:	f000 f807 	bl	8004184 <SSD1309_Fill>
    SSD1309_UpdateScreen();
 8004176:	f000 f81d 	bl	80041b4 <SSD1309_UpdateScreen>
}
 800417a:	bf00      	nop
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	58020400 	.word	0x58020400

08004184 <SSD1309_Fill>:

void SSD1309_Fill(uint8_t color) {
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	4603      	mov	r3, r0
 800418c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1309_Buffer, (color ? 0xFF : 0x00), sizeof(SSD1309_Buffer));
 800418e:	79fb      	ldrb	r3, [r7, #7]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d001      	beq.n	8004198 <SSD1309_Fill+0x14>
 8004194:	23ff      	movs	r3, #255	@ 0xff
 8004196:	e000      	b.n	800419a <SSD1309_Fill+0x16>
 8004198:	2300      	movs	r3, #0
 800419a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800419e:	4619      	mov	r1, r3
 80041a0:	4803      	ldr	r0, [pc, #12]	@ (80041b0 <SSD1309_Fill+0x2c>)
 80041a2:	f013 fe8b 	bl	8017ebc <memset>
}
 80041a6:	bf00      	nop
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	24001f40 	.word	0x24001f40

080041b4 <SSD1309_UpdateScreen>:

/**
 *    DMA.
 *         .
 */
void SSD1309_UpdateScreen(void) {
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
    // 1.      
    SSD1309_WriteCommand(0x21); // Column address range
 80041ba:	2021      	movs	r0, #33	@ 0x21
 80041bc:	f7ff ff62 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 80041c0:	2000      	movs	r0, #0
 80041c2:	f7ff ff5f 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(127);  // End
 80041c6:	207f      	movs	r0, #127	@ 0x7f
 80041c8:	f7ff ff5c 	bl	8004084 <SSD1309_WriteCommand>

    SSD1309_WriteCommand(0x22); // Page address range
 80041cc:	2022      	movs	r0, #34	@ 0x22
 80041ce:	f7ff ff59 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 80041d2:	2000      	movs	r0, #0
 80041d4:	f7ff ff56 	bl	8004084 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(7);    // End
 80041d8:	2007      	movs	r0, #7
 80041da:	f7ff ff53 	bl	8004084 <SSD1309_WriteCommand>

    // 2.    
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_SET);
 80041de:	2201      	movs	r2, #1
 80041e0:	2102      	movs	r1, #2
 80041e2:	481d      	ldr	r0, [pc, #116]	@ (8004258 <SSD1309_UpdateScreen+0xa4>)
 80041e4:	f004 ff6c 	bl	80090c0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80041e8:	2200      	movs	r2, #0
 80041ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80041ee:	481a      	ldr	r0, [pc, #104]	@ (8004258 <SSD1309_UpdateScreen+0xa4>)
 80041f0:	f004 ff66 	bl	80090c0 <HAL_GPIO_WritePin>
 80041f4:	4b19      	ldr	r3, [pc, #100]	@ (800425c <SSD1309_UpdateScreen+0xa8>)
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80041fc:	60bb      	str	r3, [r7, #8]
    if ( dsize > 0 ) { 
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	2b00      	cmp	r3, #0
 8004202:	dd1d      	ble.n	8004240 <SSD1309_UpdateScreen+0x8c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f003 021f 	and.w	r2, r3, #31
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	4413      	add	r3, r2
 800420e:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	603b      	str	r3, [r7, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004214:	f3bf 8f4f 	dsb	sy
}
 8004218:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800421a:	4a11      	ldr	r2, [pc, #68]	@ (8004260 <SSD1309_UpdateScreen+0xac>)
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	3320      	adds	r3, #32
 8004226:	603b      	str	r3, [r7, #0]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3b20      	subs	r3, #32
 800422c:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2b00      	cmp	r3, #0
 8004232:	dcf2      	bgt.n	800421a <SSD1309_UpdateScreen+0x66>
  __ASM volatile ("dsb 0xF":::"memory");
 8004234:	f3bf 8f4f 	dsb	sy
}
 8004238:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800423a:	f3bf 8f6f 	isb	sy
}
 800423e:	bf00      	nop
}
 8004240:	bf00      	nop

    //   H7:    RAM    DMA  
    SCB_CleanDCache_by_Addr((uint32_t*)SSD1309_Buffer, sizeof(SSD1309_Buffer));

    // 3.      DMA
    HAL_SPI_Transmit_DMA(&hspi2, SSD1309_Buffer, sizeof(SSD1309_Buffer));
 8004242:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004246:	4905      	ldr	r1, [pc, #20]	@ (800425c <SSD1309_UpdateScreen+0xa8>)
 8004248:	4806      	ldr	r0, [pc, #24]	@ (8004264 <SSD1309_UpdateScreen+0xb0>)
 800424a:	f00b fed3 	bl	800fff4 <HAL_SPI_Transmit_DMA>

    // :      (while),  CPU    .
    // CS      DMA,    ,
    //    CS ,       .
}
 800424e:	bf00      	nop
 8004250:	3710      	adds	r7, #16
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	58020400 	.word	0x58020400
 800425c:	24001f40 	.word	0x24001f40
 8004260:	e000ed00 	.word	0xe000ed00
 8004264:	24001a90 	.word	0x24001a90

08004268 <SSD1309_SetCursor>:

void SSD1309_SetCursor(uint8_t x, uint8_t y) {
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	4603      	mov	r3, r0
 8004270:	460a      	mov	r2, r1
 8004272:	71fb      	strb	r3, [r7, #7]
 8004274:	4613      	mov	r3, r2
 8004276:	71bb      	strb	r3, [r7, #6]
    CurrentX = x;
 8004278:	4a05      	ldr	r2, [pc, #20]	@ (8004290 <SSD1309_SetCursor+0x28>)
 800427a:	79fb      	ldrb	r3, [r7, #7]
 800427c:	7013      	strb	r3, [r2, #0]
    CurrentY = y;
 800427e:	4a05      	ldr	r2, [pc, #20]	@ (8004294 <SSD1309_SetCursor+0x2c>)
 8004280:	79bb      	ldrb	r3, [r7, #6]
 8004282:	7013      	strb	r3, [r2, #0]
}
 8004284:	bf00      	nop
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	24002340 	.word	0x24002340
 8004294:	24002341 	.word	0x24002341

08004298 <SSD1309_WriteChar>:

void SSD1309_WriteChar(char ch, uint8_t color) {
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
 800429e:	4603      	mov	r3, r0
 80042a0:	460a      	mov	r2, r1
 80042a2:	71fb      	strb	r3, [r7, #7]
 80042a4:	4613      	mov	r3, r2
 80042a6:	71bb      	strb	r3, [r7, #6]
    if (ch < 32 || ch > 126) return;
 80042a8:	79fb      	ldrb	r3, [r7, #7]
 80042aa:	2b1f      	cmp	r3, #31
 80042ac:	d979      	bls.n	80043a2 <SSD1309_WriteChar+0x10a>
 80042ae:	79fb      	ldrb	r3, [r7, #7]
 80042b0:	2b7e      	cmp	r3, #126	@ 0x7e
 80042b2:	d876      	bhi.n	80043a2 <SSD1309_WriteChar+0x10a>

    for (uint8_t i = 0; i < 5; i++) {
 80042b4:	2300      	movs	r3, #0
 80042b6:	73fb      	strb	r3, [r7, #15]
 80042b8:	e069      	b.n	800438e <SSD1309_WriteChar+0xf6>
        uint8_t b = Font5x7[(ch - 32) * 5 + i];
 80042ba:	79fb      	ldrb	r3, [r7, #7]
 80042bc:	f1a3 0220 	sub.w	r2, r3, #32
 80042c0:	4613      	mov	r3, r2
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	441a      	add	r2, r3
 80042c6:	7bfb      	ldrb	r3, [r7, #15]
 80042c8:	4413      	add	r3, r2
 80042ca:	4a39      	ldr	r2, [pc, #228]	@ (80043b0 <SSD1309_WriteChar+0x118>)
 80042cc:	5cd3      	ldrb	r3, [r2, r3]
 80042ce:	737b      	strb	r3, [r7, #13]
        for (uint8_t j = 0; j < 8; j++) {
 80042d0:	2300      	movs	r3, #0
 80042d2:	73bb      	strb	r3, [r7, #14]
 80042d4:	e055      	b.n	8004382 <SSD1309_WriteChar+0xea>
            if ((b >> j) & 0x01) {
 80042d6:	7b7a      	ldrb	r2, [r7, #13]
 80042d8:	7bbb      	ldrb	r3, [r7, #14]
 80042da:	fa42 f303 	asr.w	r3, r2, r3
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d04a      	beq.n	800437c <SSD1309_WriteChar+0xe4>
                uint8_t x = CurrentX + i;
 80042e6:	4b33      	ldr	r3, [pc, #204]	@ (80043b4 <SSD1309_WriteChar+0x11c>)
 80042e8:	781a      	ldrb	r2, [r3, #0]
 80042ea:	7bfb      	ldrb	r3, [r7, #15]
 80042ec:	4413      	add	r3, r2
 80042ee:	733b      	strb	r3, [r7, #12]
                uint8_t y = CurrentY + j;
 80042f0:	4b31      	ldr	r3, [pc, #196]	@ (80043b8 <SSD1309_WriteChar+0x120>)
 80042f2:	781a      	ldrb	r2, [r3, #0]
 80042f4:	7bbb      	ldrb	r3, [r7, #14]
 80042f6:	4413      	add	r3, r2
 80042f8:	72fb      	strb	r3, [r7, #11]

                if (x < SSD1309_WIDTH && y < SSD1309_HEIGHT) {
 80042fa:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	db3c      	blt.n	800437c <SSD1309_WriteChar+0xe4>
 8004302:	7afb      	ldrb	r3, [r7, #11]
 8004304:	2b3f      	cmp	r3, #63	@ 0x3f
 8004306:	d839      	bhi.n	800437c <SSD1309_WriteChar+0xe4>
                    if (color)
 8004308:	79bb      	ldrb	r3, [r7, #6]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d01a      	beq.n	8004344 <SSD1309_WriteChar+0xac>
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] |= (1 << (y % 8));
 800430e:	7b3a      	ldrb	r2, [r7, #12]
 8004310:	7afb      	ldrb	r3, [r7, #11]
 8004312:	08db      	lsrs	r3, r3, #3
 8004314:	b2d8      	uxtb	r0, r3
 8004316:	4603      	mov	r3, r0
 8004318:	01db      	lsls	r3, r3, #7
 800431a:	4413      	add	r3, r2
 800431c:	4a27      	ldr	r2, [pc, #156]	@ (80043bc <SSD1309_WriteChar+0x124>)
 800431e:	5cd3      	ldrb	r3, [r2, r3]
 8004320:	b25a      	sxtb	r2, r3
 8004322:	7afb      	ldrb	r3, [r7, #11]
 8004324:	f003 0307 	and.w	r3, r3, #7
 8004328:	2101      	movs	r1, #1
 800432a:	fa01 f303 	lsl.w	r3, r1, r3
 800432e:	b25b      	sxtb	r3, r3
 8004330:	4313      	orrs	r3, r2
 8004332:	b259      	sxtb	r1, r3
 8004334:	7b3a      	ldrb	r2, [r7, #12]
 8004336:	4603      	mov	r3, r0
 8004338:	01db      	lsls	r3, r3, #7
 800433a:	4413      	add	r3, r2
 800433c:	b2c9      	uxtb	r1, r1
 800433e:	4a1f      	ldr	r2, [pc, #124]	@ (80043bc <SSD1309_WriteChar+0x124>)
 8004340:	54d1      	strb	r1, [r2, r3]
 8004342:	e01b      	b.n	800437c <SSD1309_WriteChar+0xe4>
                    else
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] &= ~(1 << (y % 8));
 8004344:	7b3a      	ldrb	r2, [r7, #12]
 8004346:	7afb      	ldrb	r3, [r7, #11]
 8004348:	08db      	lsrs	r3, r3, #3
 800434a:	b2d8      	uxtb	r0, r3
 800434c:	4603      	mov	r3, r0
 800434e:	01db      	lsls	r3, r3, #7
 8004350:	4413      	add	r3, r2
 8004352:	4a1a      	ldr	r2, [pc, #104]	@ (80043bc <SSD1309_WriteChar+0x124>)
 8004354:	5cd3      	ldrb	r3, [r2, r3]
 8004356:	b25a      	sxtb	r2, r3
 8004358:	7afb      	ldrb	r3, [r7, #11]
 800435a:	f003 0307 	and.w	r3, r3, #7
 800435e:	2101      	movs	r1, #1
 8004360:	fa01 f303 	lsl.w	r3, r1, r3
 8004364:	b25b      	sxtb	r3, r3
 8004366:	43db      	mvns	r3, r3
 8004368:	b25b      	sxtb	r3, r3
 800436a:	4013      	ands	r3, r2
 800436c:	b259      	sxtb	r1, r3
 800436e:	7b3a      	ldrb	r2, [r7, #12]
 8004370:	4603      	mov	r3, r0
 8004372:	01db      	lsls	r3, r3, #7
 8004374:	4413      	add	r3, r2
 8004376:	b2c9      	uxtb	r1, r1
 8004378:	4a10      	ldr	r2, [pc, #64]	@ (80043bc <SSD1309_WriteChar+0x124>)
 800437a:	54d1      	strb	r1, [r2, r3]
        for (uint8_t j = 0; j < 8; j++) {
 800437c:	7bbb      	ldrb	r3, [r7, #14]
 800437e:	3301      	adds	r3, #1
 8004380:	73bb      	strb	r3, [r7, #14]
 8004382:	7bbb      	ldrb	r3, [r7, #14]
 8004384:	2b07      	cmp	r3, #7
 8004386:	d9a6      	bls.n	80042d6 <SSD1309_WriteChar+0x3e>
    for (uint8_t i = 0; i < 5; i++) {
 8004388:	7bfb      	ldrb	r3, [r7, #15]
 800438a:	3301      	adds	r3, #1
 800438c:	73fb      	strb	r3, [r7, #15]
 800438e:	7bfb      	ldrb	r3, [r7, #15]
 8004390:	2b04      	cmp	r3, #4
 8004392:	d992      	bls.n	80042ba <SSD1309_WriteChar+0x22>
                }
            }
        }
    }
    CurrentX += 6;
 8004394:	4b07      	ldr	r3, [pc, #28]	@ (80043b4 <SSD1309_WriteChar+0x11c>)
 8004396:	781b      	ldrb	r3, [r3, #0]
 8004398:	3306      	adds	r3, #6
 800439a:	b2da      	uxtb	r2, r3
 800439c:	4b05      	ldr	r3, [pc, #20]	@ (80043b4 <SSD1309_WriteChar+0x11c>)
 800439e:	701a      	strb	r2, [r3, #0]
 80043a0:	e000      	b.n	80043a4 <SSD1309_WriteChar+0x10c>
    if (ch < 32 || ch > 126) return;
 80043a2:	bf00      	nop
}
 80043a4:	3714      	adds	r7, #20
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	08018d40 	.word	0x08018d40
 80043b4:	24002340 	.word	0x24002340
 80043b8:	24002341 	.word	0x24002341
 80043bc:	24001f40 	.word	0x24001f40

080043c0 <SSD1309_WriteString>:

void SSD1309_WriteString(const char *str, uint8_t color) {
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	460b      	mov	r3, r1
 80043ca:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 80043cc:	e008      	b.n	80043e0 <SSD1309_WriteString+0x20>
        SSD1309_WriteChar(*str++, color);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	1c5a      	adds	r2, r3, #1
 80043d2:	607a      	str	r2, [r7, #4]
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	78fa      	ldrb	r2, [r7, #3]
 80043d8:	4611      	mov	r1, r2
 80043da:	4618      	mov	r0, r3
 80043dc:	f7ff ff5c 	bl	8004298 <SSD1309_WriteChar>
    while (*str) {
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d1f2      	bne.n	80043ce <SSD1309_WriteString+0xe>
    }
}
 80043e8:	bf00      	nop
 80043ea:	bf00      	nop
 80043ec:	3708      	adds	r7, #8
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
	...

080043f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004424 <HAL_MspInit+0x30>)
 80043fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004400:	4a08      	ldr	r2, [pc, #32]	@ (8004424 <HAL_MspInit+0x30>)
 8004402:	f043 0302 	orr.w	r3, r3, #2
 8004406:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800440a:	4b06      	ldr	r3, [pc, #24]	@ (8004424 <HAL_MspInit+0x30>)
 800440c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	607b      	str	r3, [r7, #4]
 8004416:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr
 8004424:	58024400 	.word	0x58024400

08004428 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b0ba      	sub	sp, #232	@ 0xe8
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004430:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004434:	2200      	movs	r2, #0
 8004436:	601a      	str	r2, [r3, #0]
 8004438:	605a      	str	r2, [r3, #4]
 800443a:	609a      	str	r2, [r3, #8]
 800443c:	60da      	str	r2, [r3, #12]
 800443e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004440:	f107 0310 	add.w	r3, r7, #16
 8004444:	22c0      	movs	r2, #192	@ 0xc0
 8004446:	2100      	movs	r1, #0
 8004448:	4618      	mov	r0, r3
 800444a:	f013 fd37 	bl	8017ebc <memset>
  if(hi2c->Instance==I2C1)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a2e      	ldr	r2, [pc, #184]	@ (800450c <HAL_I2C_MspInit+0xe4>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d155      	bne.n	8004504 <HAL_I2C_MspInit+0xdc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004458:	f04f 0208 	mov.w	r2, #8
 800445c:	f04f 0300 	mov.w	r3, #0
 8004460:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8004464:	2300      	movs	r3, #0
 8004466:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800446a:	f107 0310 	add.w	r3, r7, #16
 800446e:	4618      	mov	r0, r3
 8004470:	f009 fc82 	bl	800dd78 <HAL_RCCEx_PeriphCLKConfig>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800447a:	f7fd feac 	bl	80021d6 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800447e:	4b24      	ldr	r3, [pc, #144]	@ (8004510 <HAL_I2C_MspInit+0xe8>)
 8004480:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004484:	4a22      	ldr	r2, [pc, #136]	@ (8004510 <HAL_I2C_MspInit+0xe8>)
 8004486:	f043 0302 	orr.w	r3, r3, #2
 800448a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800448e:	4b20      	ldr	r3, [pc, #128]	@ (8004510 <HAL_I2C_MspInit+0xe8>)
 8004490:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	60fb      	str	r3, [r7, #12]
 800449a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800449c:	23c0      	movs	r3, #192	@ 0xc0
 800449e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044a2:	2312      	movs	r3, #18
 80044a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a8:	2300      	movs	r3, #0
 80044aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80044ae:	2302      	movs	r3, #2
 80044b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80044b4:	2304      	movs	r3, #4
 80044b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044ba:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80044be:	4619      	mov	r1, r3
 80044c0:	4814      	ldr	r0, [pc, #80]	@ (8004514 <HAL_I2C_MspInit+0xec>)
 80044c2:	f004 fc35 	bl	8008d30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80044c6:	4b12      	ldr	r3, [pc, #72]	@ (8004510 <HAL_I2C_MspInit+0xe8>)
 80044c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044cc:	4a10      	ldr	r2, [pc, #64]	@ (8004510 <HAL_I2C_MspInit+0xe8>)
 80044ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80044d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80044d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004510 <HAL_I2C_MspInit+0xe8>)
 80044d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044e0:	60bb      	str	r3, [r7, #8]
 80044e2:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 80044e4:	2200      	movs	r2, #0
 80044e6:	210c      	movs	r1, #12
 80044e8:	201f      	movs	r0, #31
 80044ea:	f001 fd1e 	bl	8005f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80044ee:	201f      	movs	r0, #31
 80044f0:	f001 fd35 	bl	8005f5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 80044f4:	2200      	movs	r2, #0
 80044f6:	210c      	movs	r1, #12
 80044f8:	2020      	movs	r0, #32
 80044fa:	f001 fd16 	bl	8005f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80044fe:	2020      	movs	r0, #32
 8004500:	f001 fd2d 	bl	8005f5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004504:	bf00      	nop
 8004506:	37e8      	adds	r7, #232	@ 0xe8
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40005400 	.word	0x40005400
 8004510:	58024400 	.word	0x58024400
 8004514:	58020400 	.word	0x58020400

08004518 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b0ba      	sub	sp, #232	@ 0xe8
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004520:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004524:	2200      	movs	r2, #0
 8004526:	601a      	str	r2, [r3, #0]
 8004528:	605a      	str	r2, [r3, #4]
 800452a:	609a      	str	r2, [r3, #8]
 800452c:	60da      	str	r2, [r3, #12]
 800452e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004530:	f107 0310 	add.w	r3, r7, #16
 8004534:	22c0      	movs	r2, #192	@ 0xc0
 8004536:	2100      	movs	r1, #0
 8004538:	4618      	mov	r0, r3
 800453a:	f013 fcbf 	bl	8017ebc <memset>
  if(hspi->Instance==SPI2)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a41      	ldr	r2, [pc, #260]	@ (8004648 <HAL_SPI_MspInit+0x130>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d17b      	bne.n	8004640 <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8004548:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800454c:	f04f 0300 	mov.w	r3, #0
 8004550:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004554:	2300      	movs	r3, #0
 8004556:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004558:	f107 0310 	add.w	r3, r7, #16
 800455c:	4618      	mov	r0, r3
 800455e:	f009 fc0b 	bl	800dd78 <HAL_RCCEx_PeriphCLKConfig>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8004568:	f7fd fe35 	bl	80021d6 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800456c:	4b37      	ldr	r3, [pc, #220]	@ (800464c <HAL_SPI_MspInit+0x134>)
 800456e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004572:	4a36      	ldr	r2, [pc, #216]	@ (800464c <HAL_SPI_MspInit+0x134>)
 8004574:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004578:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800457c:	4b33      	ldr	r3, [pc, #204]	@ (800464c <HAL_SPI_MspInit+0x134>)
 800457e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004582:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004586:	60fb      	str	r3, [r7, #12]
 8004588:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800458a:	4b30      	ldr	r3, [pc, #192]	@ (800464c <HAL_SPI_MspInit+0x134>)
 800458c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004590:	4a2e      	ldr	r2, [pc, #184]	@ (800464c <HAL_SPI_MspInit+0x134>)
 8004592:	f043 0302 	orr.w	r3, r3, #2
 8004596:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800459a:	4b2c      	ldr	r3, [pc, #176]	@ (800464c <HAL_SPI_MspInit+0x134>)
 800459c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045a0:	f003 0302 	and.w	r3, r3, #2
 80045a4:	60bb      	str	r3, [r7, #8]
 80045a6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 80045a8:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80045ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b0:	2302      	movs	r3, #2
 80045b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b6:	2300      	movs	r3, #0
 80045b8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80045bc:	2302      	movs	r3, #2
 80045be:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80045c2:	2305      	movs	r3, #5
 80045c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045c8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80045cc:	4619      	mov	r1, r3
 80045ce:	4820      	ldr	r0, [pc, #128]	@ (8004650 <HAL_SPI_MspInit+0x138>)
 80045d0:	f004 fbae 	bl	8008d30 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 80045d4:	4b1f      	ldr	r3, [pc, #124]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 80045d6:	4a20      	ldr	r2, [pc, #128]	@ (8004658 <HAL_SPI_MspInit+0x140>)
 80045d8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80045da:	4b1e      	ldr	r3, [pc, #120]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 80045dc:	2228      	movs	r2, #40	@ 0x28
 80045de:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80045e0:	4b1c      	ldr	r3, [pc, #112]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 80045e2:	2240      	movs	r2, #64	@ 0x40
 80045e4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80045e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80045ec:	4b19      	ldr	r3, [pc, #100]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 80045ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80045f2:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045f4:	4b17      	ldr	r3, [pc, #92]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045fa:	4b16      	ldr	r3, [pc, #88]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004600:	4b14      	ldr	r3, [pc, #80]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 8004602:	2200      	movs	r2, #0
 8004604:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004606:	4b13      	ldr	r3, [pc, #76]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 8004608:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800460c:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800460e:	4b11      	ldr	r3, [pc, #68]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 8004610:	2200      	movs	r2, #0
 8004612:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004614:	480f      	ldr	r0, [pc, #60]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 8004616:	f001 fd35 	bl	8006084 <HAL_DMA_Init>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d001      	beq.n	8004624 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8004620:	f7fd fdd9 	bl	80021d6 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a0b      	ldr	r2, [pc, #44]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 8004628:	679a      	str	r2, [r3, #120]	@ 0x78
 800462a:	4a0a      	ldr	r2, [pc, #40]	@ (8004654 <HAL_SPI_MspInit+0x13c>)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8004630:	2200      	movs	r2, #0
 8004632:	2102      	movs	r1, #2
 8004634:	2024      	movs	r0, #36	@ 0x24
 8004636:	f001 fc78 	bl	8005f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800463a:	2024      	movs	r0, #36	@ 0x24
 800463c:	f001 fc8f 	bl	8005f5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004640:	bf00      	nop
 8004642:	37e8      	adds	r7, #232	@ 0xe8
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	40003800 	.word	0x40003800
 800464c:	58024400 	.word	0x58024400
 8004650:	58020400 	.word	0x58020400
 8004654:	24001b18 	.word	0x24001b18
 8004658:	40020088 	.word	0x40020088

0800465c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800466c:	d117      	bne.n	800469e <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800466e:	4b1c      	ldr	r3, [pc, #112]	@ (80046e0 <HAL_TIM_Base_MspInit+0x84>)
 8004670:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004674:	4a1a      	ldr	r2, [pc, #104]	@ (80046e0 <HAL_TIM_Base_MspInit+0x84>)
 8004676:	f043 0301 	orr.w	r3, r3, #1
 800467a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800467e:	4b18      	ldr	r3, [pc, #96]	@ (80046e0 <HAL_TIM_Base_MspInit+0x84>)
 8004680:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	60fb      	str	r3, [r7, #12]
 800468a:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 800468c:	2200      	movs	r2, #0
 800468e:	210a      	movs	r1, #10
 8004690:	201c      	movs	r0, #28
 8004692:	f001 fc4a 	bl	8005f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004696:	201c      	movs	r0, #28
 8004698:	f001 fc61 	bl	8005f5e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800469c:	e01b      	b.n	80046d6 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM3)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a10      	ldr	r2, [pc, #64]	@ (80046e4 <HAL_TIM_Base_MspInit+0x88>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d116      	bne.n	80046d6 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80046a8:	4b0d      	ldr	r3, [pc, #52]	@ (80046e0 <HAL_TIM_Base_MspInit+0x84>)
 80046aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046ae:	4a0c      	ldr	r2, [pc, #48]	@ (80046e0 <HAL_TIM_Base_MspInit+0x84>)
 80046b0:	f043 0302 	orr.w	r3, r3, #2
 80046b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80046b8:	4b09      	ldr	r3, [pc, #36]	@ (80046e0 <HAL_TIM_Base_MspInit+0x84>)
 80046ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	60bb      	str	r3, [r7, #8]
 80046c4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80046c6:	2200      	movs	r2, #0
 80046c8:	2101      	movs	r1, #1
 80046ca:	201d      	movs	r0, #29
 80046cc:	f001 fc2d 	bl	8005f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80046d0:	201d      	movs	r0, #29
 80046d2:	f001 fc44 	bl	8005f5e <HAL_NVIC_EnableIRQ>
}
 80046d6:	bf00      	nop
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	58024400 	.word	0x58024400
 80046e4:	40000400 	.word	0x40000400

080046e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b0bc      	sub	sp, #240	@ 0xf0
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]
 80046f8:	605a      	str	r2, [r3, #4]
 80046fa:	609a      	str	r2, [r3, #8]
 80046fc:	60da      	str	r2, [r3, #12]
 80046fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004700:	f107 0318 	add.w	r3, r7, #24
 8004704:	22c0      	movs	r2, #192	@ 0xc0
 8004706:	2100      	movs	r1, #0
 8004708:	4618      	mov	r0, r3
 800470a:	f013 fbd7 	bl	8017ebc <memset>
  if(huart->Instance==USART2)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a58      	ldr	r2, [pc, #352]	@ (8004874 <HAL_UART_MspInit+0x18c>)
 8004714:	4293      	cmp	r3, r2
 8004716:	f040 80bb 	bne.w	8004890 <HAL_UART_MspInit+0x1a8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800471a:	f04f 0202 	mov.w	r2, #2
 800471e:	f04f 0300 	mov.w	r3, #0
 8004722:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004726:	2300      	movs	r3, #0
 8004728:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800472c:	f107 0318 	add.w	r3, r7, #24
 8004730:	4618      	mov	r0, r3
 8004732:	f009 fb21 	bl	800dd78 <HAL_RCCEx_PeriphCLKConfig>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d001      	beq.n	8004740 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 800473c:	f7fd fd4b 	bl	80021d6 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004740:	4b4d      	ldr	r3, [pc, #308]	@ (8004878 <HAL_UART_MspInit+0x190>)
 8004742:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004746:	4a4c      	ldr	r2, [pc, #304]	@ (8004878 <HAL_UART_MspInit+0x190>)
 8004748:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800474c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004750:	4b49      	ldr	r3, [pc, #292]	@ (8004878 <HAL_UART_MspInit+0x190>)
 8004752:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800475a:	617b      	str	r3, [r7, #20]
 800475c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800475e:	4b46      	ldr	r3, [pc, #280]	@ (8004878 <HAL_UART_MspInit+0x190>)
 8004760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004764:	4a44      	ldr	r2, [pc, #272]	@ (8004878 <HAL_UART_MspInit+0x190>)
 8004766:	f043 0301 	orr.w	r3, r3, #1
 800476a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800476e:	4b42      	ldr	r3, [pc, #264]	@ (8004878 <HAL_UART_MspInit+0x190>)
 8004770:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004774:	f003 0301 	and.w	r3, r3, #1
 8004778:	613b      	str	r3, [r7, #16]
 800477a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800477c:	230c      	movs	r3, #12
 800477e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004782:	2302      	movs	r3, #2
 8004784:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004788:	2300      	movs	r3, #0
 800478a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800478e:	2302      	movs	r3, #2
 8004790:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004794:	2307      	movs	r3, #7
 8004796:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800479a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800479e:	4619      	mov	r1, r3
 80047a0:	4836      	ldr	r0, [pc, #216]	@ (800487c <HAL_UART_MspInit+0x194>)
 80047a2:	f004 fac5 	bl	8008d30 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 80047a6:	4b36      	ldr	r3, [pc, #216]	@ (8004880 <HAL_UART_MspInit+0x198>)
 80047a8:	4a36      	ldr	r2, [pc, #216]	@ (8004884 <HAL_UART_MspInit+0x19c>)
 80047aa:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80047ac:	4b34      	ldr	r3, [pc, #208]	@ (8004880 <HAL_UART_MspInit+0x198>)
 80047ae:	222b      	movs	r2, #43	@ 0x2b
 80047b0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047b2:	4b33      	ldr	r3, [pc, #204]	@ (8004880 <HAL_UART_MspInit+0x198>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80047b8:	4b31      	ldr	r3, [pc, #196]	@ (8004880 <HAL_UART_MspInit+0x198>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80047be:	4b30      	ldr	r3, [pc, #192]	@ (8004880 <HAL_UART_MspInit+0x198>)
 80047c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80047c4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80047c6:	4b2e      	ldr	r3, [pc, #184]	@ (8004880 <HAL_UART_MspInit+0x198>)
 80047c8:	2200      	movs	r2, #0
 80047ca:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80047cc:	4b2c      	ldr	r3, [pc, #176]	@ (8004880 <HAL_UART_MspInit+0x198>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80047d2:	4b2b      	ldr	r3, [pc, #172]	@ (8004880 <HAL_UART_MspInit+0x198>)
 80047d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047d8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80047da:	4b29      	ldr	r3, [pc, #164]	@ (8004880 <HAL_UART_MspInit+0x198>)
 80047dc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80047e0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80047e2:	4b27      	ldr	r3, [pc, #156]	@ (8004880 <HAL_UART_MspInit+0x198>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80047e8:	4825      	ldr	r0, [pc, #148]	@ (8004880 <HAL_UART_MspInit+0x198>)
 80047ea:	f001 fc4b 	bl	8006084 <HAL_DMA_Init>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d001      	beq.n	80047f8 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 80047f4:	f7fd fcef 	bl	80021d6 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a21      	ldr	r2, [pc, #132]	@ (8004880 <HAL_UART_MspInit+0x198>)
 80047fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004800:	4a1f      	ldr	r2, [pc, #124]	@ (8004880 <HAL_UART_MspInit+0x198>)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 8004806:	4b20      	ldr	r3, [pc, #128]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 8004808:	4a20      	ldr	r2, [pc, #128]	@ (800488c <HAL_UART_MspInit+0x1a4>)
 800480a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800480c:	4b1e      	ldr	r3, [pc, #120]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 800480e:	222c      	movs	r2, #44	@ 0x2c
 8004810:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004812:	4b1d      	ldr	r3, [pc, #116]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 8004814:	2240      	movs	r2, #64	@ 0x40
 8004816:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004818:	4b1b      	ldr	r3, [pc, #108]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 800481a:	2200      	movs	r2, #0
 800481c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800481e:	4b1a      	ldr	r3, [pc, #104]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 8004820:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004824:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004826:	4b18      	ldr	r3, [pc, #96]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 8004828:	2200      	movs	r2, #0
 800482a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800482c:	4b16      	ldr	r3, [pc, #88]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 800482e:	2200      	movs	r2, #0
 8004830:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004832:	4b15      	ldr	r3, [pc, #84]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 8004834:	2200      	movs	r2, #0
 8004836:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004838:	4b13      	ldr	r3, [pc, #76]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 800483a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800483e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004840:	4b11      	ldr	r3, [pc, #68]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 8004842:	2200      	movs	r2, #0
 8004844:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004846:	4810      	ldr	r0, [pc, #64]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 8004848:	f001 fc1c 	bl	8006084 <HAL_DMA_Init>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <HAL_UART_MspInit+0x16e>
    {
      Error_Handler();
 8004852:	f7fd fcc0 	bl	80021d6 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a0b      	ldr	r2, [pc, #44]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 800485a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800485c:	4a0a      	ldr	r2, [pc, #40]	@ (8004888 <HAL_UART_MspInit+0x1a0>)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8004862:	2200      	movs	r2, #0
 8004864:	2102      	movs	r1, #2
 8004866:	2026      	movs	r0, #38	@ 0x26
 8004868:	f001 fb5f 	bl	8005f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800486c:	2026      	movs	r0, #38	@ 0x26
 800486e:	f001 fb76 	bl	8005f5e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8004872:	e0c0      	b.n	80049f6 <HAL_UART_MspInit+0x30e>
 8004874:	40004400 	.word	0x40004400
 8004878:	58024400 	.word	0x58024400
 800487c:	58020000 	.word	0x58020000
 8004880:	24001d50 	.word	0x24001d50
 8004884:	40020028 	.word	0x40020028
 8004888:	24001dc8 	.word	0x24001dc8
 800488c:	40020040 	.word	0x40020040
  else if(huart->Instance==USART3)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a5a      	ldr	r2, [pc, #360]	@ (8004a00 <HAL_UART_MspInit+0x318>)
 8004896:	4293      	cmp	r3, r2
 8004898:	f040 80ad 	bne.w	80049f6 <HAL_UART_MspInit+0x30e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800489c:	f04f 0202 	mov.w	r2, #2
 80048a0:	f04f 0300 	mov.w	r3, #0
 80048a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80048a8:	2300      	movs	r3, #0
 80048aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80048ae:	f107 0318 	add.w	r3, r7, #24
 80048b2:	4618      	mov	r0, r3
 80048b4:	f009 fa60 	bl	800dd78 <HAL_RCCEx_PeriphCLKConfig>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d001      	beq.n	80048c2 <HAL_UART_MspInit+0x1da>
      Error_Handler();
 80048be:	f7fd fc8a 	bl	80021d6 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80048c2:	4b50      	ldr	r3, [pc, #320]	@ (8004a04 <HAL_UART_MspInit+0x31c>)
 80048c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80048c8:	4a4e      	ldr	r2, [pc, #312]	@ (8004a04 <HAL_UART_MspInit+0x31c>)
 80048ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80048d2:	4b4c      	ldr	r3, [pc, #304]	@ (8004a04 <HAL_UART_MspInit+0x31c>)
 80048d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80048d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048dc:	60fb      	str	r3, [r7, #12]
 80048de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048e0:	4b48      	ldr	r3, [pc, #288]	@ (8004a04 <HAL_UART_MspInit+0x31c>)
 80048e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048e6:	4a47      	ldr	r2, [pc, #284]	@ (8004a04 <HAL_UART_MspInit+0x31c>)
 80048e8:	f043 0302 	orr.w	r3, r3, #2
 80048ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80048f0:	4b44      	ldr	r3, [pc, #272]	@ (8004a04 <HAL_UART_MspInit+0x31c>)
 80048f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048f6:	f003 0302 	and.w	r3, r3, #2
 80048fa:	60bb      	str	r3, [r7, #8]
 80048fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80048fe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004902:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004906:	2302      	movs	r3, #2
 8004908:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800490c:	2300      	movs	r3, #0
 800490e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004912:	2302      	movs	r3, #2
 8004914:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004918:	2307      	movs	r3, #7
 800491a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800491e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004922:	4619      	mov	r1, r3
 8004924:	4838      	ldr	r0, [pc, #224]	@ (8004a08 <HAL_UART_MspInit+0x320>)
 8004926:	f004 fa03 	bl	8008d30 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 800492a:	4b38      	ldr	r3, [pc, #224]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 800492c:	4a38      	ldr	r2, [pc, #224]	@ (8004a10 <HAL_UART_MspInit+0x328>)
 800492e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8004930:	4b36      	ldr	r3, [pc, #216]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 8004932:	222d      	movs	r2, #45	@ 0x2d
 8004934:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004936:	4b35      	ldr	r3, [pc, #212]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 8004938:	2200      	movs	r2, #0
 800493a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800493c:	4b33      	ldr	r3, [pc, #204]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 800493e:	2200      	movs	r2, #0
 8004940:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004942:	4b32      	ldr	r3, [pc, #200]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 8004944:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004948:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800494a:	4b30      	ldr	r3, [pc, #192]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 800494c:	2200      	movs	r2, #0
 800494e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004950:	4b2e      	ldr	r3, [pc, #184]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 8004952:	2200      	movs	r2, #0
 8004954:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004956:	4b2d      	ldr	r3, [pc, #180]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 8004958:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800495c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800495e:	4b2b      	ldr	r3, [pc, #172]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 8004960:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004964:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004966:	4b29      	ldr	r3, [pc, #164]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 8004968:	2200      	movs	r2, #0
 800496a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800496c:	4827      	ldr	r0, [pc, #156]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 800496e:	f001 fb89 	bl	8006084 <HAL_DMA_Init>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <HAL_UART_MspInit+0x294>
      Error_Handler();
 8004978:	f7fd fc2d 	bl	80021d6 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a23      	ldr	r2, [pc, #140]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 8004980:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004984:	4a21      	ldr	r2, [pc, #132]	@ (8004a0c <HAL_UART_MspInit+0x324>)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 800498a:	4b22      	ldr	r3, [pc, #136]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 800498c:	4a22      	ldr	r2, [pc, #136]	@ (8004a18 <HAL_UART_MspInit+0x330>)
 800498e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8004990:	4b20      	ldr	r3, [pc, #128]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 8004992:	222e      	movs	r2, #46	@ 0x2e
 8004994:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004996:	4b1f      	ldr	r3, [pc, #124]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 8004998:	2240      	movs	r2, #64	@ 0x40
 800499a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800499c:	4b1d      	ldr	r3, [pc, #116]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 800499e:	2200      	movs	r2, #0
 80049a0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80049a2:	4b1c      	ldr	r3, [pc, #112]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 80049a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80049a8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80049aa:	4b1a      	ldr	r3, [pc, #104]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049b0:	4b18      	ldr	r3, [pc, #96]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80049b6:	4b17      	ldr	r3, [pc, #92]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80049bc:	4b15      	ldr	r3, [pc, #84]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 80049be:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80049c2:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80049c4:	4b13      	ldr	r3, [pc, #76]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 80049c6:	2200      	movs	r2, #0
 80049c8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80049ca:	4812      	ldr	r0, [pc, #72]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 80049cc:	f001 fb5a 	bl	8006084 <HAL_DMA_Init>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d001      	beq.n	80049da <HAL_UART_MspInit+0x2f2>
      Error_Handler();
 80049d6:	f7fd fbfe 	bl	80021d6 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a0d      	ldr	r2, [pc, #52]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 80049de:	67da      	str	r2, [r3, #124]	@ 0x7c
 80049e0:	4a0c      	ldr	r2, [pc, #48]	@ (8004a14 <HAL_UART_MspInit+0x32c>)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 80049e6:	2200      	movs	r2, #0
 80049e8:	2102      	movs	r1, #2
 80049ea:	2027      	movs	r0, #39	@ 0x27
 80049ec:	f001 fa9d 	bl	8005f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80049f0:	2027      	movs	r0, #39	@ 0x27
 80049f2:	f001 fab4 	bl	8005f5e <HAL_NVIC_EnableIRQ>
}
 80049f6:	bf00      	nop
 80049f8:	37f0      	adds	r7, #240	@ 0xf0
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40004800 	.word	0x40004800
 8004a04:	58024400 	.word	0x58024400
 8004a08:	58020400 	.word	0x58020400
 8004a0c:	24001e40 	.word	0x24001e40
 8004a10:	40020058 	.word	0x40020058
 8004a14:	24001eb8 	.word	0x24001eb8
 8004a18:	40020070 	.word	0x40020070

08004a1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004a20:	bf00      	nop
 8004a22:	e7fd      	b.n	8004a20 <NMI_Handler+0x4>

08004a24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004a24:	b480      	push	{r7}
 8004a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a28:	bf00      	nop
 8004a2a:	e7fd      	b.n	8004a28 <HardFault_Handler+0x4>

08004a2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004a30:	bf00      	nop
 8004a32:	e7fd      	b.n	8004a30 <MemManage_Handler+0x4>

08004a34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004a34:	b480      	push	{r7}
 8004a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004a38:	bf00      	nop
 8004a3a:	e7fd      	b.n	8004a38 <BusFault_Handler+0x4>

08004a3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004a40:	bf00      	nop
 8004a42:	e7fd      	b.n	8004a40 <UsageFault_Handler+0x4>

08004a44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004a44:	b480      	push	{r7}
 8004a46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004a48:	bf00      	nop
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr

08004a52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004a52:	b480      	push	{r7}
 8004a54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a56:	bf00      	nop
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004a60:	b480      	push	{r7}
 8004a62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004a64:	bf00      	nop
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr

08004a6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a72:	f001 f92f 	bl	8005cd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a76:	bf00      	nop
 8004a78:	bd80      	pop	{r7, pc}
	...

08004a7c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004a80:	4802      	ldr	r0, [pc, #8]	@ (8004a8c <DMA1_Stream1_IRQHandler+0x10>)
 8004a82:	f002 fe29 	bl	80076d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004a86:	bf00      	nop
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	24001d50 	.word	0x24001d50

08004a90 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004a94:	4802      	ldr	r0, [pc, #8]	@ (8004aa0 <DMA1_Stream2_IRQHandler+0x10>)
 8004a96:	f002 fe1f 	bl	80076d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8004a9a:	bf00      	nop
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	24001dc8 	.word	0x24001dc8

08004aa4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004aa8:	4802      	ldr	r0, [pc, #8]	@ (8004ab4 <DMA1_Stream3_IRQHandler+0x10>)
 8004aaa:	f002 fe15 	bl	80076d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004aae:	bf00      	nop
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	24001e40 	.word	0x24001e40

08004ab8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004abc:	4802      	ldr	r0, [pc, #8]	@ (8004ac8 <DMA1_Stream4_IRQHandler+0x10>)
 8004abe:	f002 fe0b 	bl	80076d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004ac2:	bf00      	nop
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	24001eb8 	.word	0x24001eb8

08004acc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004ad0:	4802      	ldr	r0, [pc, #8]	@ (8004adc <DMA1_Stream5_IRQHandler+0x10>)
 8004ad2:	f002 fe01 	bl	80076d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004ad6:	bf00      	nop
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	24001b18 	.word	0x24001b18

08004ae0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004ae4:	4802      	ldr	r0, [pc, #8]	@ (8004af0 <TIM2_IRQHandler+0x10>)
 8004ae6:	f00b fff7 	bl	8010ad8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004aea:	bf00      	nop
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	bf00      	nop
 8004af0:	24001b90 	.word	0x24001b90

08004af4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004af8:	4802      	ldr	r0, [pc, #8]	@ (8004b04 <TIM3_IRQHandler+0x10>)
 8004afa:	f00b ffed 	bl	8010ad8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004afe:	bf00      	nop
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	24001bdc 	.word	0x24001bdc

08004b08 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004b0c:	4802      	ldr	r0, [pc, #8]	@ (8004b18 <I2C1_EV_IRQHandler+0x10>)
 8004b0e:	f004 fe37 	bl	8009780 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004b12:	bf00      	nop
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	24001a3c 	.word	0x24001a3c

08004b1c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004b20:	4802      	ldr	r0, [pc, #8]	@ (8004b2c <I2C1_ER_IRQHandler+0x10>)
 8004b22:	f004 fe47 	bl	80097b4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004b26:	bf00      	nop
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	24001a3c 	.word	0x24001a3c

08004b30 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004b34:	4802      	ldr	r0, [pc, #8]	@ (8004b40 <SPI2_IRQHandler+0x10>)
 8004b36:	f00b fb9f 	bl	8010278 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004b3a:	bf00      	nop
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	24001a90 	.word	0x24001a90

08004b44 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004b48:	4802      	ldr	r0, [pc, #8]	@ (8004b54 <USART2_IRQHandler+0x10>)
 8004b4a:	f00c fdc1 	bl	80116d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004b4e:	bf00      	nop
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	24001c28 	.word	0x24001c28

08004b58 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004b5c:	4802      	ldr	r0, [pc, #8]	@ (8004b68 <USART3_IRQHandler+0x10>)
 8004b5e:	f00c fdb7 	bl	80116d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004b62:	bf00      	nop
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	24001cbc 	.word	0x24001cbc

08004b6c <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004b70:	4802      	ldr	r0, [pc, #8]	@ (8004b7c <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 8004b72:	f006 ff72 	bl	800ba5a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 8004b76:	bf00      	nop
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	2400382c 	.word	0x2400382c

08004b80 <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004b84:	4802      	ldr	r0, [pc, #8]	@ (8004b90 <OTG_FS_EP1_IN_IRQHandler+0x10>)
 8004b86:	f006 ff68 	bl	800ba5a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 8004b8a:	bf00      	nop
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	2400382c 	.word	0x2400382c

08004b94 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004b98:	4802      	ldr	r0, [pc, #8]	@ (8004ba4 <OTG_FS_IRQHandler+0x10>)
 8004b9a:	f006 ff5e 	bl	800ba5a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004b9e:	bf00      	nop
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	2400382c 	.word	0x2400382c

08004ba8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004bb0:	4a14      	ldr	r2, [pc, #80]	@ (8004c04 <_sbrk+0x5c>)
 8004bb2:	4b15      	ldr	r3, [pc, #84]	@ (8004c08 <_sbrk+0x60>)
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004bbc:	4b13      	ldr	r3, [pc, #76]	@ (8004c0c <_sbrk+0x64>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d102      	bne.n	8004bca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004bc4:	4b11      	ldr	r3, [pc, #68]	@ (8004c0c <_sbrk+0x64>)
 8004bc6:	4a12      	ldr	r2, [pc, #72]	@ (8004c10 <_sbrk+0x68>)
 8004bc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004bca:	4b10      	ldr	r3, [pc, #64]	@ (8004c0c <_sbrk+0x64>)
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	693a      	ldr	r2, [r7, #16]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d207      	bcs.n	8004be8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004bd8:	f013 f98c 	bl	8017ef4 <__errno>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	220c      	movs	r2, #12
 8004be0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004be2:	f04f 33ff 	mov.w	r3, #4294967295
 8004be6:	e009      	b.n	8004bfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004be8:	4b08      	ldr	r3, [pc, #32]	@ (8004c0c <_sbrk+0x64>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004bee:	4b07      	ldr	r3, [pc, #28]	@ (8004c0c <_sbrk+0x64>)
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4413      	add	r3, r2
 8004bf6:	4a05      	ldr	r2, [pc, #20]	@ (8004c0c <_sbrk+0x64>)
 8004bf8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3718      	adds	r7, #24
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	24080000 	.word	0x24080000
 8004c08:	00001000 	.word	0x00001000
 8004c0c:	24002344 	.word	0x24002344
 8004c10:	24004078 	.word	0x24004078

08004c14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004c14:	b480      	push	{r7}
 8004c16:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004c18:	4b43      	ldr	r3, [pc, #268]	@ (8004d28 <SystemInit+0x114>)
 8004c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c1e:	4a42      	ldr	r2, [pc, #264]	@ (8004d28 <SystemInit+0x114>)
 8004c20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004c24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004c28:	4b40      	ldr	r3, [pc, #256]	@ (8004d2c <SystemInit+0x118>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 030f 	and.w	r3, r3, #15
 8004c30:	2b06      	cmp	r3, #6
 8004c32:	d807      	bhi.n	8004c44 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004c34:	4b3d      	ldr	r3, [pc, #244]	@ (8004d2c <SystemInit+0x118>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f023 030f 	bic.w	r3, r3, #15
 8004c3c:	4a3b      	ldr	r2, [pc, #236]	@ (8004d2c <SystemInit+0x118>)
 8004c3e:	f043 0307 	orr.w	r3, r3, #7
 8004c42:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004c44:	4b3a      	ldr	r3, [pc, #232]	@ (8004d30 <SystemInit+0x11c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a39      	ldr	r2, [pc, #228]	@ (8004d30 <SystemInit+0x11c>)
 8004c4a:	f043 0301 	orr.w	r3, r3, #1
 8004c4e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004c50:	4b37      	ldr	r3, [pc, #220]	@ (8004d30 <SystemInit+0x11c>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004c56:	4b36      	ldr	r3, [pc, #216]	@ (8004d30 <SystemInit+0x11c>)
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	4935      	ldr	r1, [pc, #212]	@ (8004d30 <SystemInit+0x11c>)
 8004c5c:	4b35      	ldr	r3, [pc, #212]	@ (8004d34 <SystemInit+0x120>)
 8004c5e:	4013      	ands	r3, r2
 8004c60:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004c62:	4b32      	ldr	r3, [pc, #200]	@ (8004d2c <SystemInit+0x118>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0308 	and.w	r3, r3, #8
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d007      	beq.n	8004c7e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004c6e:	4b2f      	ldr	r3, [pc, #188]	@ (8004d2c <SystemInit+0x118>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f023 030f 	bic.w	r3, r3, #15
 8004c76:	4a2d      	ldr	r2, [pc, #180]	@ (8004d2c <SystemInit+0x118>)
 8004c78:	f043 0307 	orr.w	r3, r3, #7
 8004c7c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004c7e:	4b2c      	ldr	r3, [pc, #176]	@ (8004d30 <SystemInit+0x11c>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004c84:	4b2a      	ldr	r3, [pc, #168]	@ (8004d30 <SystemInit+0x11c>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004c8a:	4b29      	ldr	r3, [pc, #164]	@ (8004d30 <SystemInit+0x11c>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004c90:	4b27      	ldr	r3, [pc, #156]	@ (8004d30 <SystemInit+0x11c>)
 8004c92:	4a29      	ldr	r2, [pc, #164]	@ (8004d38 <SystemInit+0x124>)
 8004c94:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004c96:	4b26      	ldr	r3, [pc, #152]	@ (8004d30 <SystemInit+0x11c>)
 8004c98:	4a28      	ldr	r2, [pc, #160]	@ (8004d3c <SystemInit+0x128>)
 8004c9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004c9c:	4b24      	ldr	r3, [pc, #144]	@ (8004d30 <SystemInit+0x11c>)
 8004c9e:	4a28      	ldr	r2, [pc, #160]	@ (8004d40 <SystemInit+0x12c>)
 8004ca0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004ca2:	4b23      	ldr	r3, [pc, #140]	@ (8004d30 <SystemInit+0x11c>)
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004ca8:	4b21      	ldr	r3, [pc, #132]	@ (8004d30 <SystemInit+0x11c>)
 8004caa:	4a25      	ldr	r2, [pc, #148]	@ (8004d40 <SystemInit+0x12c>)
 8004cac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004cae:	4b20      	ldr	r3, [pc, #128]	@ (8004d30 <SystemInit+0x11c>)
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8004d30 <SystemInit+0x11c>)
 8004cb6:	4a22      	ldr	r2, [pc, #136]	@ (8004d40 <SystemInit+0x12c>)
 8004cb8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004cba:	4b1d      	ldr	r3, [pc, #116]	@ (8004d30 <SystemInit+0x11c>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004cc0:	4b1b      	ldr	r3, [pc, #108]	@ (8004d30 <SystemInit+0x11c>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a1a      	ldr	r2, [pc, #104]	@ (8004d30 <SystemInit+0x11c>)
 8004cc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004ccc:	4b18      	ldr	r3, [pc, #96]	@ (8004d30 <SystemInit+0x11c>)
 8004cce:	2200      	movs	r2, #0
 8004cd0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004cd2:	4b1c      	ldr	r3, [pc, #112]	@ (8004d44 <SystemInit+0x130>)
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	4b1c      	ldr	r3, [pc, #112]	@ (8004d48 <SystemInit+0x134>)
 8004cd8:	4013      	ands	r3, r2
 8004cda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cde:	d202      	bcs.n	8004ce6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8004d4c <SystemInit+0x138>)
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004ce6:	4b12      	ldr	r3, [pc, #72]	@ (8004d30 <SystemInit+0x11c>)
 8004ce8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004cec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d113      	bne.n	8004d1c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8004d30 <SystemInit+0x11c>)
 8004cf6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004cfa:	4a0d      	ldr	r2, [pc, #52]	@ (8004d30 <SystemInit+0x11c>)
 8004cfc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004d00:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004d04:	4b12      	ldr	r3, [pc, #72]	@ (8004d50 <SystemInit+0x13c>)
 8004d06:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004d0a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004d0c:	4b08      	ldr	r3, [pc, #32]	@ (8004d30 <SystemInit+0x11c>)
 8004d0e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004d12:	4a07      	ldr	r2, [pc, #28]	@ (8004d30 <SystemInit+0x11c>)
 8004d14:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d18:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004d1c:	bf00      	nop
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	e000ed00 	.word	0xe000ed00
 8004d2c:	52002000 	.word	0x52002000
 8004d30:	58024400 	.word	0x58024400
 8004d34:	eaf6ed7f 	.word	0xeaf6ed7f
 8004d38:	02020200 	.word	0x02020200
 8004d3c:	01ff0000 	.word	0x01ff0000
 8004d40:	01010280 	.word	0x01010280
 8004d44:	5c001000 	.word	0x5c001000
 8004d48:	ffff0000 	.word	0xffff0000
 8004d4c:	51008108 	.word	0x51008108
 8004d50:	52004000 	.word	0x52004000

08004d54 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004d54:	b480      	push	{r7}
 8004d56:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004d58:	4b09      	ldr	r3, [pc, #36]	@ (8004d80 <ExitRun0Mode+0x2c>)
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	4a08      	ldr	r2, [pc, #32]	@ (8004d80 <ExitRun0Mode+0x2c>)
 8004d5e:	f043 0302 	orr.w	r3, r3, #2
 8004d62:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004d64:	bf00      	nop
 8004d66:	4b06      	ldr	r3, [pc, #24]	@ (8004d80 <ExitRun0Mode+0x2c>)
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d0f9      	beq.n	8004d66 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004d72:	bf00      	nop
 8004d74:	bf00      	nop
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	58024800 	.word	0x58024800

08004d84 <ui_toast>:

/* UI-only disconnect threshold (must match protocol policy, but UI stays protocol-agnostic) */
#define UI_NO_CONNECT_THRESHOLD   (10u)

static void ui_toast(UI_Context *ui, const char *text, uint32_t ms)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	607a      	str	r2, [r7, #4]
    if (ui == NULL || text == NULL) return;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d015      	beq.n	8004dc2 <ui_toast+0x3e>
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d012      	beq.n	8004dc2 <ui_toast+0x3e>
    strncpy(ui->toast_line, text, sizeof(ui->toast_line) - 1u);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	3320      	adds	r3, #32
 8004da0:	2217      	movs	r2, #23
 8004da2:	68b9      	ldr	r1, [r7, #8]
 8004da4:	4618      	mov	r0, r3
 8004da6:	f013 f891 	bl	8017ecc <strncpy>
    ui->toast_line[sizeof(ui->toast_line) - 1u] = 0;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
    ui->toast_until_ms = HAL_GetTick() + ms;
 8004db2:	f000 ffa3 	bl	8005cfc <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	441a      	add	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	61da      	str	r2, [r3, #28]
 8004dc0:	e000      	b.n	8004dc4 <ui_toast+0x40>
    if (ui == NULL || text == NULL) return;
 8004dc2:	bf00      	nop
}
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <ui_clear_screen>:

static void ui_clear_screen(void)
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	af00      	add	r7, sp, #0
    SSD1309_Fill(0);
 8004dce:	2000      	movs	r0, #0
 8004dd0:	f7ff f9d8 	bl	8004184 <SSD1309_Fill>
}
 8004dd4:	bf00      	nop
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <ui_draw_line>:

static void ui_draw_line(uint8_t row, const char *text)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	4603      	mov	r3, r0
 8004de0:	6039      	str	r1, [r7, #0]
 8004de2:	71fb      	strb	r3, [r7, #7]
    /* 8px font assumed by SSD1309_WriteString(..., 1) */
    SSD1309_SetCursor(0, (uint8_t)(row * 8u));
 8004de4:	79fb      	ldrb	r3, [r7, #7]
 8004de6:	00db      	lsls	r3, r3, #3
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	4619      	mov	r1, r3
 8004dec:	2000      	movs	r0, #0
 8004dee:	f7ff fa3b 	bl	8004268 <SSD1309_SetCursor>
    SSD1309_WriteString(text, 1);
 8004df2:	2101      	movs	r1, #1
 8004df4:	6838      	ldr	r0, [r7, #0]
 8004df6:	f7ff fae3 	bl	80043c0 <SSD1309_WriteString>
}
 8004dfa:	bf00      	nop
 8004dfc:	3708      	adds	r7, #8
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
	...

08004e04 <ui_save_state_str>:

static const char* ui_save_state_str(const Settings *s, char *buf, size_t buflen)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b086      	sub	sp, #24
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
    if (s == NULL || buf == NULL || buflen < 10u) return "";
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d005      	beq.n	8004e22 <ui_save_state_str+0x1e>
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d002      	beq.n	8004e22 <ui_save_state_str+0x1e>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b09      	cmp	r3, #9
 8004e20:	d801      	bhi.n	8004e26 <ui_save_state_str+0x22>
 8004e22:	4b18      	ldr	r3, [pc, #96]	@ (8004e84 <ui_save_state_str+0x80>)
 8004e24:	e029      	b.n	8004e7a <ui_save_state_str+0x76>

    SettingsSaveState st = Settings_GetSaveState(s);
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f7fe fe93 	bl	8003b52 <Settings_GetSaveState>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	75fb      	strb	r3, [r7, #23]
    if (st == SETTINGS_SAVE_BUSY)
 8004e30:	7dfb      	ldrb	r3, [r7, #23]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d105      	bne.n	8004e42 <ui_save_state_str+0x3e>
    {
        snprintf(buf, buflen, "EEP: SAVING");
 8004e36:	4a14      	ldr	r2, [pc, #80]	@ (8004e88 <ui_save_state_str+0x84>)
 8004e38:	6879      	ldr	r1, [r7, #4]
 8004e3a:	68b8      	ldr	r0, [r7, #8]
 8004e3c:	f013 f808 	bl	8017e50 <sniprintf>
 8004e40:	e01a      	b.n	8004e78 <ui_save_state_str+0x74>
    }
    else if (st == SETTINGS_SAVE_OK)
 8004e42:	7dfb      	ldrb	r3, [r7, #23]
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d105      	bne.n	8004e54 <ui_save_state_str+0x50>
    {
        snprintf(buf, buflen, "EEP: OK");
 8004e48:	4a10      	ldr	r2, [pc, #64]	@ (8004e8c <ui_save_state_str+0x88>)
 8004e4a:	6879      	ldr	r1, [r7, #4]
 8004e4c:	68b8      	ldr	r0, [r7, #8]
 8004e4e:	f012 ffff 	bl	8017e50 <sniprintf>
 8004e52:	e011      	b.n	8004e78 <ui_save_state_str+0x74>
    }
    else if (st == SETTINGS_SAVE_ERROR)
 8004e54:	7dfb      	ldrb	r3, [r7, #23]
 8004e56:	2b03      	cmp	r3, #3
 8004e58:	d109      	bne.n	8004e6e <ui_save_state_str+0x6a>
    {
        snprintf(buf, buflen, "EEP: ERR%u", (unsigned)Settings_GetSaveError(s));
 8004e5a:	68f8      	ldr	r0, [r7, #12]
 8004e5c:	f7fe fe8c 	bl	8003b78 <Settings_GetSaveError>
 8004e60:	4603      	mov	r3, r0
 8004e62:	4a0b      	ldr	r2, [pc, #44]	@ (8004e90 <ui_save_state_str+0x8c>)
 8004e64:	6879      	ldr	r1, [r7, #4]
 8004e66:	68b8      	ldr	r0, [r7, #8]
 8004e68:	f012 fff2 	bl	8017e50 <sniprintf>
 8004e6c:	e004      	b.n	8004e78 <ui_save_state_str+0x74>
    }
    else
    {
        snprintf(buf, buflen, "EEP: IDLE");
 8004e6e:	4a09      	ldr	r2, [pc, #36]	@ (8004e94 <ui_save_state_str+0x90>)
 8004e70:	6879      	ldr	r1, [r7, #4]
 8004e72:	68b8      	ldr	r0, [r7, #8]
 8004e74:	f012 ffec 	bl	8017e50 <sniprintf>
    }
    return buf;
 8004e78:	68bb      	ldr	r3, [r7, #8]
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	080189e0 	.word	0x080189e0
 8004e88:	080189e4 	.word	0x080189e4
 8004e8c:	080189f0 	.word	0x080189f0
 8004e90:	080189f8 	.word	0x080189f8
 8004e94:	08018a04 	.word	0x08018a04

08004e98 <ui_render_home>:

static void ui_render_home(UI_Context *ui)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b092      	sub	sp, #72	@ 0x48
 8004e9c:	af02      	add	r7, sp, #8
 8004e9e:	6078      	str	r0, [r7, #4]
    char line[32];
    char sbuf[16];

    const PumpDevice *d1 = PumpMgr_GetConst(ui->mgr, 1u);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2101      	movs	r1, #1
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f7fd fae6 	bl	8002478 <PumpMgr_GetConst>
 8004eac:	63f8      	str	r0, [r7, #60]	@ 0x3c
    const PumpDevice *d2 = PumpMgr_GetConst(ui->mgr, 2u);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2102      	movs	r1, #2
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f7fd fadf 	bl	8002478 <PumpMgr_GetConst>
 8004eba:	63b8      	str	r0, [r7, #56]	@ 0x38

    ui_clear_screen();
 8004ebc:	f7ff ff85 	bl	8004dca <ui_clear_screen>

    /* Line0: short help */
    ui_draw_line(0, "HOME SET=MENU SEL=TRK");
 8004ec0:	4963      	ldr	r1, [pc, #396]	@ (8005050 <ui_render_home+0x1b8>)
 8004ec2:	2000      	movs	r0, #0
 8004ec4:	f7ff ff88 	bl	8004dd8 <ui_draw_line>

    if (d1)
 8004ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d03f      	beq.n	8004f4e <ui_render_home+0xb6>
    {
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
                 (ui->active_pump_id == 1u) ? '>' : ' ',
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	7b5b      	ldrb	r3, [r3, #13]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d101      	bne.n	8004eda <ui_render_home+0x42>
 8004ed6:	223e      	movs	r2, #62	@ 0x3e
 8004ed8:	e000      	b.n	8004edc <ui_render_home+0x44>
 8004eda:	2220      	movs	r2, #32
                 (unsigned)d1->slave_addr,
 8004edc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ede:	7a5b      	ldrb	r3, [r3, #9]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
 8004ee0:	4619      	mov	r1, r3
                 (unsigned long)d1->price);
 8004ee2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ee4:	68db      	ldr	r3, [r3, #12]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
 8004ee6:	f107 0018 	add.w	r0, r7, #24
 8004eea:	9301      	str	r3, [sp, #4]
 8004eec:	9100      	str	r1, [sp, #0]
 8004eee:	4613      	mov	r3, r2
 8004ef0:	4a58      	ldr	r2, [pc, #352]	@ (8005054 <ui_render_home+0x1bc>)
 8004ef2:	2120      	movs	r1, #32
 8004ef4:	f012 ffac 	bl	8017e50 <sniprintf>
        ui_draw_line(1, line);
 8004ef8:	f107 0318 	add.w	r3, r7, #24
 8004efc:	4619      	mov	r1, r3
 8004efe:	2001      	movs	r0, #1
 8004f00:	f7ff ff6a 	bl	8004dd8 <ui_draw_line>
        if (d1->fail_count >= (uint8_t)UI_NO_CONNECT_THRESHOLD)
 8004f04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f06:	7e5b      	ldrb	r3, [r3, #25]
 8004f08:	2b09      	cmp	r3, #9
 8004f0a:	d908      	bls.n	8004f1e <ui_render_home+0x86>
        {
            snprintf(line, sizeof(line), " No Connect!! F%u", (unsigned)d1->fail_count);
 8004f0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f0e:	7e5b      	ldrb	r3, [r3, #25]
 8004f10:	f107 0018 	add.w	r0, r7, #24
 8004f14:	4a50      	ldr	r2, [pc, #320]	@ (8005058 <ui_render_home+0x1c0>)
 8004f16:	2120      	movs	r1, #32
 8004f18:	f012 ff9a 	bl	8017e50 <sniprintf>
 8004f1c:	e010      	b.n	8004f40 <ui_render_home+0xa8>
        }
        else
        {
            snprintf(line, sizeof(line), " S%u N%u F%u", (unsigned)d1->status, (unsigned)d1->nozzle, (unsigned)d1->fail_count);
 8004f1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f20:	7c1b      	ldrb	r3, [r3, #16]
 8004f22:	4619      	mov	r1, r3
 8004f24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f26:	7c5b      	ldrb	r3, [r3, #17]
 8004f28:	461a      	mov	r2, r3
 8004f2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f2c:	7e5b      	ldrb	r3, [r3, #25]
 8004f2e:	f107 0018 	add.w	r0, r7, #24
 8004f32:	9301      	str	r3, [sp, #4]
 8004f34:	9200      	str	r2, [sp, #0]
 8004f36:	460b      	mov	r3, r1
 8004f38:	4a48      	ldr	r2, [pc, #288]	@ (800505c <ui_render_home+0x1c4>)
 8004f3a:	2120      	movs	r1, #32
 8004f3c:	f012 ff88 	bl	8017e50 <sniprintf>
        }
        ui_draw_line(2, line);
 8004f40:	f107 0318 	add.w	r3, r7, #24
 8004f44:	4619      	mov	r1, r3
 8004f46:	2002      	movs	r0, #2
 8004f48:	f7ff ff46 	bl	8004dd8 <ui_draw_line>
 8004f4c:	e007      	b.n	8004f5e <ui_render_home+0xc6>
    }
    else
    {
        ui_draw_line(1, "TRK1: --");
 8004f4e:	4944      	ldr	r1, [pc, #272]	@ (8005060 <ui_render_home+0x1c8>)
 8004f50:	2001      	movs	r0, #1
 8004f52:	f7ff ff41 	bl	8004dd8 <ui_draw_line>
        ui_draw_line(2, "");
 8004f56:	4943      	ldr	r1, [pc, #268]	@ (8005064 <ui_render_home+0x1cc>)
 8004f58:	2002      	movs	r0, #2
 8004f5a:	f7ff ff3d 	bl	8004dd8 <ui_draw_line>
    }

    if (d2)
 8004f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d03f      	beq.n	8004fe4 <ui_render_home+0x14c>
    {
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
                 (ui->active_pump_id == 2u) ? '>' : ' ',
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	7b5b      	ldrb	r3, [r3, #13]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d101      	bne.n	8004f70 <ui_render_home+0xd8>
 8004f6c:	223e      	movs	r2, #62	@ 0x3e
 8004f6e:	e000      	b.n	8004f72 <ui_render_home+0xda>
 8004f70:	2220      	movs	r2, #32
                 (unsigned)d2->slave_addr,
 8004f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f74:	7a5b      	ldrb	r3, [r3, #9]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
 8004f76:	4619      	mov	r1, r3
                 (unsigned long)d2->price);
 8004f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f7a:	68db      	ldr	r3, [r3, #12]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
 8004f7c:	f107 0018 	add.w	r0, r7, #24
 8004f80:	9301      	str	r3, [sp, #4]
 8004f82:	9100      	str	r1, [sp, #0]
 8004f84:	4613      	mov	r3, r2
 8004f86:	4a38      	ldr	r2, [pc, #224]	@ (8005068 <ui_render_home+0x1d0>)
 8004f88:	2120      	movs	r1, #32
 8004f8a:	f012 ff61 	bl	8017e50 <sniprintf>
        ui_draw_line(3, line);
 8004f8e:	f107 0318 	add.w	r3, r7, #24
 8004f92:	4619      	mov	r1, r3
 8004f94:	2003      	movs	r0, #3
 8004f96:	f7ff ff1f 	bl	8004dd8 <ui_draw_line>
        if (d2->fail_count >= (uint8_t)UI_NO_CONNECT_THRESHOLD)
 8004f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f9c:	7e5b      	ldrb	r3, [r3, #25]
 8004f9e:	2b09      	cmp	r3, #9
 8004fa0:	d908      	bls.n	8004fb4 <ui_render_home+0x11c>
        {
            snprintf(line, sizeof(line), " No Connect!! F%u", (unsigned)d2->fail_count);
 8004fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fa4:	7e5b      	ldrb	r3, [r3, #25]
 8004fa6:	f107 0018 	add.w	r0, r7, #24
 8004faa:	4a2b      	ldr	r2, [pc, #172]	@ (8005058 <ui_render_home+0x1c0>)
 8004fac:	2120      	movs	r1, #32
 8004fae:	f012 ff4f 	bl	8017e50 <sniprintf>
 8004fb2:	e010      	b.n	8004fd6 <ui_render_home+0x13e>
        }
        else
        {
            snprintf(line, sizeof(line), " S%u N%u F%u", (unsigned)d2->status, (unsigned)d2->nozzle, (unsigned)d2->fail_count);
 8004fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb6:	7c1b      	ldrb	r3, [r3, #16]
 8004fb8:	4619      	mov	r1, r3
 8004fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fbc:	7c5b      	ldrb	r3, [r3, #17]
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc2:	7e5b      	ldrb	r3, [r3, #25]
 8004fc4:	f107 0018 	add.w	r0, r7, #24
 8004fc8:	9301      	str	r3, [sp, #4]
 8004fca:	9200      	str	r2, [sp, #0]
 8004fcc:	460b      	mov	r3, r1
 8004fce:	4a23      	ldr	r2, [pc, #140]	@ (800505c <ui_render_home+0x1c4>)
 8004fd0:	2120      	movs	r1, #32
 8004fd2:	f012 ff3d 	bl	8017e50 <sniprintf>
        }
        ui_draw_line(4, line);
 8004fd6:	f107 0318 	add.w	r3, r7, #24
 8004fda:	4619      	mov	r1, r3
 8004fdc:	2004      	movs	r0, #4
 8004fde:	f7ff fefb 	bl	8004dd8 <ui_draw_line>
 8004fe2:	e007      	b.n	8004ff4 <ui_render_home+0x15c>
    }
    else
    {
        ui_draw_line(3, "TRK2: --");
 8004fe4:	4921      	ldr	r1, [pc, #132]	@ (800506c <ui_render_home+0x1d4>)
 8004fe6:	2003      	movs	r0, #3
 8004fe8:	f7ff fef6 	bl	8004dd8 <ui_draw_line>
        ui_draw_line(4, "");
 8004fec:	491d      	ldr	r1, [pc, #116]	@ (8005064 <ui_render_home+0x1cc>)
 8004fee:	2004      	movs	r0, #4
 8004ff0:	f7ff fef2 	bl	8004dd8 <ui_draw_line>
    }

    /* Bottom lines */
    ui_draw_line(5, "PRI=PRICE INQ=POLL");
 8004ff4:	491e      	ldr	r1, [pc, #120]	@ (8005070 <ui_render_home+0x1d8>)
 8004ff6:	2005      	movs	r0, #5
 8004ff8:	f7ff feee 	bl	8004dd8 <ui_draw_line>
    ui_draw_line(6, ui_save_state_str(ui->settings, sbuf, sizeof(sbuf)));
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	f107 0108 	add.w	r1, r7, #8
 8005004:	2210      	movs	r2, #16
 8005006:	4618      	mov	r0, r3
 8005008:	f7ff fefc 	bl	8004e04 <ui_save_state_str>
 800500c:	4603      	mov	r3, r0
 800500e:	4619      	mov	r1, r3
 8005010:	2006      	movs	r0, #6
 8005012:	f7ff fee1 	bl	8004dd8 <ui_draw_line>

    if (ui->toast_until_ms != 0u && (int32_t)(HAL_GetTick() - ui->toast_until_ms) < 0)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	69db      	ldr	r3, [r3, #28]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d00e      	beq.n	800503c <ui_render_home+0x1a4>
 800501e:	f000 fe6d 	bl	8005cfc <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	69db      	ldr	r3, [r3, #28]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	2b00      	cmp	r3, #0
 800502c:	da06      	bge.n	800503c <ui_render_home+0x1a4>
    {
        ui_draw_line(7, ui->toast_line);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	3320      	adds	r3, #32
 8005032:	4619      	mov	r1, r3
 8005034:	2007      	movs	r0, #7
 8005036:	f7ff fecf 	bl	8004dd8 <ui_draw_line>
 800503a:	e003      	b.n	8005044 <ui_render_home+0x1ac>
    }
    else
    {
        ui_draw_line(7, "");
 800503c:	4909      	ldr	r1, [pc, #36]	@ (8005064 <ui_render_home+0x1cc>)
 800503e:	2007      	movs	r0, #7
 8005040:	f7ff feca 	bl	8004dd8 <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 8005044:	f7ff f8b6 	bl	80041b4 <SSD1309_UpdateScreen>
}
 8005048:	bf00      	nop
 800504a:	3740      	adds	r7, #64	@ 0x40
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	08018a10 	.word	0x08018a10
 8005054:	08018a28 	.word	0x08018a28
 8005058:	08018a3c 	.word	0x08018a3c
 800505c:	08018a50 	.word	0x08018a50
 8005060:	08018a60 	.word	0x08018a60
 8005064:	080189e0 	.word	0x080189e0
 8005068:	08018a6c 	.word	0x08018a6c
 800506c:	08018a80 	.word	0x08018a80
 8005070:	08018a8c 	.word	0x08018a8c

08005074 <ui_render_diag>:

static void ui_render_diag(UI_Context *ui)
{
 8005074:	b590      	push	{r4, r7, lr}
 8005076:	b091      	sub	sp, #68	@ 0x44
 8005078:	af04      	add	r7, sp, #16
 800507a:	6078      	str	r0, [r7, #4]
    char line[32];

    const PumpDevice *d1 = PumpMgr_GetConst(ui->mgr, 1u);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2101      	movs	r1, #1
 8005082:	4618      	mov	r0, r3
 8005084:	f7fd f9f8 	bl	8002478 <PumpMgr_GetConst>
 8005088:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const PumpDevice *d2 = PumpMgr_GetConst(ui->mgr, 2u);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2102      	movs	r1, #2
 8005090:	4618      	mov	r0, r3
 8005092:	f7fd f9f1 	bl	8002478 <PumpMgr_GetConst>
 8005096:	62b8      	str	r0, [r7, #40]	@ 0x28

    ui_clear_screen();
 8005098:	f7ff fe97 	bl	8004dca <ui_clear_screen>
    ui_draw_line(0, "DIAG INQ=POLL RES=RETRY");
 800509c:	4950      	ldr	r1, [pc, #320]	@ (80051e0 <ui_render_diag+0x16c>)
 800509e:	2000      	movs	r0, #0
 80050a0:	f7ff fe9a 	bl	8004dd8 <ui_draw_line>

    if (d1)
 80050a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d032      	beq.n	8005110 <ui_render_diag+0x9c>
    {
        snprintf(line, sizeof(line), "%cTRK1 A%02u", (ui->active_pump_id == 1u) ? '>' : ' ', (unsigned)d1->slave_addr);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	7b5b      	ldrb	r3, [r3, #13]
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d101      	bne.n	80050b6 <ui_render_diag+0x42>
 80050b2:	223e      	movs	r2, #62	@ 0x3e
 80050b4:	e000      	b.n	80050b8 <ui_render_diag+0x44>
 80050b6:	2220      	movs	r2, #32
 80050b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ba:	7a5b      	ldrb	r3, [r3, #9]
 80050bc:	f107 0008 	add.w	r0, r7, #8
 80050c0:	9300      	str	r3, [sp, #0]
 80050c2:	4613      	mov	r3, r2
 80050c4:	4a47      	ldr	r2, [pc, #284]	@ (80051e4 <ui_render_diag+0x170>)
 80050c6:	2120      	movs	r1, #32
 80050c8:	f012 fec2 	bl	8017e50 <sniprintf>
        ui_draw_line(1, line);
 80050cc:	f107 0308 	add.w	r3, r7, #8
 80050d0:	4619      	mov	r1, r3
 80050d2:	2001      	movs	r0, #1
 80050d4:	f7ff fe80 	bl	8004dd8 <ui_draw_line>
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
                 (unsigned)d1->status, (unsigned)d1->nozzle,
 80050d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050da:	7c1b      	ldrb	r3, [r3, #16]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 80050dc:	461c      	mov	r4, r3
                 (unsigned)d1->status, (unsigned)d1->nozzle,
 80050de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e0:	7c5b      	ldrb	r3, [r3, #17]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 80050e2:	461a      	mov	r2, r3
                 (unsigned)d1->fail_count, (unsigned)d1->last_error);
 80050e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e6:	7e5b      	ldrb	r3, [r3, #25]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 80050e8:	4619      	mov	r1, r3
                 (unsigned)d1->fail_count, (unsigned)d1->last_error);
 80050ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ec:	7e1b      	ldrb	r3, [r3, #24]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 80050ee:	f107 0008 	add.w	r0, r7, #8
 80050f2:	9302      	str	r3, [sp, #8]
 80050f4:	9101      	str	r1, [sp, #4]
 80050f6:	9200      	str	r2, [sp, #0]
 80050f8:	4623      	mov	r3, r4
 80050fa:	4a3b      	ldr	r2, [pc, #236]	@ (80051e8 <ui_render_diag+0x174>)
 80050fc:	2120      	movs	r1, #32
 80050fe:	f012 fea7 	bl	8017e50 <sniprintf>
        ui_draw_line(2, line);
 8005102:	f107 0308 	add.w	r3, r7, #8
 8005106:	4619      	mov	r1, r3
 8005108:	2002      	movs	r0, #2
 800510a:	f7ff fe65 	bl	8004dd8 <ui_draw_line>
 800510e:	e007      	b.n	8005120 <ui_render_diag+0xac>
    }
    else
    {
        ui_draw_line(1, "TRK1: --");
 8005110:	4936      	ldr	r1, [pc, #216]	@ (80051ec <ui_render_diag+0x178>)
 8005112:	2001      	movs	r0, #1
 8005114:	f7ff fe60 	bl	8004dd8 <ui_draw_line>
        ui_draw_line(2, "");
 8005118:	4935      	ldr	r1, [pc, #212]	@ (80051f0 <ui_render_diag+0x17c>)
 800511a:	2002      	movs	r0, #2
 800511c:	f7ff fe5c 	bl	8004dd8 <ui_draw_line>
    }

    if (d2)
 8005120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005122:	2b00      	cmp	r3, #0
 8005124:	d032      	beq.n	800518c <ui_render_diag+0x118>
    {
        snprintf(line, sizeof(line), "%cTRK2 A%02u", (ui->active_pump_id == 2u) ? '>' : ' ', (unsigned)d2->slave_addr);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	7b5b      	ldrb	r3, [r3, #13]
 800512a:	2b02      	cmp	r3, #2
 800512c:	d101      	bne.n	8005132 <ui_render_diag+0xbe>
 800512e:	223e      	movs	r2, #62	@ 0x3e
 8005130:	e000      	b.n	8005134 <ui_render_diag+0xc0>
 8005132:	2220      	movs	r2, #32
 8005134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005136:	7a5b      	ldrb	r3, [r3, #9]
 8005138:	f107 0008 	add.w	r0, r7, #8
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	4613      	mov	r3, r2
 8005140:	4a2c      	ldr	r2, [pc, #176]	@ (80051f4 <ui_render_diag+0x180>)
 8005142:	2120      	movs	r1, #32
 8005144:	f012 fe84 	bl	8017e50 <sniprintf>
        ui_draw_line(3, line);
 8005148:	f107 0308 	add.w	r3, r7, #8
 800514c:	4619      	mov	r1, r3
 800514e:	2003      	movs	r0, #3
 8005150:	f7ff fe42 	bl	8004dd8 <ui_draw_line>
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
                 (unsigned)d2->status, (unsigned)d2->nozzle,
 8005154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005156:	7c1b      	ldrb	r3, [r3, #16]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005158:	461c      	mov	r4, r3
                 (unsigned)d2->status, (unsigned)d2->nozzle,
 800515a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800515c:	7c5b      	ldrb	r3, [r3, #17]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 800515e:	461a      	mov	r2, r3
                 (unsigned)d2->fail_count, (unsigned)d2->last_error);
 8005160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005162:	7e5b      	ldrb	r3, [r3, #25]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005164:	4619      	mov	r1, r3
                 (unsigned)d2->fail_count, (unsigned)d2->last_error);
 8005166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005168:	7e1b      	ldrb	r3, [r3, #24]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 800516a:	f107 0008 	add.w	r0, r7, #8
 800516e:	9302      	str	r3, [sp, #8]
 8005170:	9101      	str	r1, [sp, #4]
 8005172:	9200      	str	r2, [sp, #0]
 8005174:	4623      	mov	r3, r4
 8005176:	4a1c      	ldr	r2, [pc, #112]	@ (80051e8 <ui_render_diag+0x174>)
 8005178:	2120      	movs	r1, #32
 800517a:	f012 fe69 	bl	8017e50 <sniprintf>
        ui_draw_line(4, line);
 800517e:	f107 0308 	add.w	r3, r7, #8
 8005182:	4619      	mov	r1, r3
 8005184:	2004      	movs	r0, #4
 8005186:	f7ff fe27 	bl	8004dd8 <ui_draw_line>
 800518a:	e007      	b.n	800519c <ui_render_diag+0x128>
    }
    else
    {
        ui_draw_line(3, "TRK2: --");
 800518c:	491a      	ldr	r1, [pc, #104]	@ (80051f8 <ui_render_diag+0x184>)
 800518e:	2003      	movs	r0, #3
 8005190:	f7ff fe22 	bl	8004dd8 <ui_draw_line>
        ui_draw_line(4, "");
 8005194:	4916      	ldr	r1, [pc, #88]	@ (80051f0 <ui_render_diag+0x17c>)
 8005196:	2004      	movs	r0, #4
 8005198:	f7ff fe1e 	bl	8004dd8 <ui_draw_line>
    }

    ui_draw_line(6, "SEL=TRK ESC=HOME");
 800519c:	4917      	ldr	r1, [pc, #92]	@ (80051fc <ui_render_diag+0x188>)
 800519e:	2006      	movs	r0, #6
 80051a0:	f7ff fe1a 	bl	8004dd8 <ui_draw_line>

    if (ui->toast_until_ms != 0u && (int32_t)(HAL_GetTick() - ui->toast_until_ms) < 0)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	69db      	ldr	r3, [r3, #28]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00e      	beq.n	80051ca <ui_render_diag+0x156>
 80051ac:	f000 fda6 	bl	8005cfc <HAL_GetTick>
 80051b0:	4602      	mov	r2, r0
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	69db      	ldr	r3, [r3, #28]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	da06      	bge.n	80051ca <ui_render_diag+0x156>
    {
        ui_draw_line(7, ui->toast_line);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	3320      	adds	r3, #32
 80051c0:	4619      	mov	r1, r3
 80051c2:	2007      	movs	r0, #7
 80051c4:	f7ff fe08 	bl	8004dd8 <ui_draw_line>
 80051c8:	e003      	b.n	80051d2 <ui_render_diag+0x15e>
    }
    else
    {
        ui_draw_line(7, "");
 80051ca:	4909      	ldr	r1, [pc, #36]	@ (80051f0 <ui_render_diag+0x17c>)
 80051cc:	2007      	movs	r0, #7
 80051ce:	f7ff fe03 	bl	8004dd8 <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 80051d2:	f7fe ffef 	bl	80041b4 <SSD1309_UpdateScreen>
}
 80051d6:	bf00      	nop
 80051d8:	3734      	adds	r7, #52	@ 0x34
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd90      	pop	{r4, r7, pc}
 80051de:	bf00      	nop
 80051e0:	08018aa0 	.word	0x08018aa0
 80051e4:	08018ab8 	.word	0x08018ab8
 80051e8:	08018ac8 	.word	0x08018ac8
 80051ec:	08018a60 	.word	0x08018a60
 80051f0:	080189e0 	.word	0x080189e0
 80051f4:	08018adc 	.word	0x08018adc
 80051f8:	08018a80 	.word	0x08018a80
 80051fc:	08018aec 	.word	0x08018aec

08005200 <ui_menu_item>:

static const char *ui_menu_item(uint8_t idx)
{
 8005200:	b480      	push	{r7}
 8005202:	b083      	sub	sp, #12
 8005204:	af00      	add	r7, sp, #0
 8005206:	4603      	mov	r3, r0
 8005208:	71fb      	strb	r3, [r7, #7]
    switch (idx)
 800520a:	79fb      	ldrb	r3, [r7, #7]
 800520c:	2b05      	cmp	r3, #5
 800520e:	d81b      	bhi.n	8005248 <ui_menu_item+0x48>
 8005210:	a201      	add	r2, pc, #4	@ (adr r2, 8005218 <ui_menu_item+0x18>)
 8005212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005216:	bf00      	nop
 8005218:	08005231 	.word	0x08005231
 800521c:	08005235 	.word	0x08005235
 8005220:	08005239 	.word	0x08005239
 8005224:	0800523d 	.word	0x0800523d
 8005228:	08005241 	.word	0x08005241
 800522c:	08005245 	.word	0x08005245
    {
        case 0: return "TRK1 PRICE";
 8005230:	4b09      	ldr	r3, [pc, #36]	@ (8005258 <ui_menu_item+0x58>)
 8005232:	e00a      	b.n	800524a <ui_menu_item+0x4a>
        case 1: return "TRK1 ADDR";
 8005234:	4b09      	ldr	r3, [pc, #36]	@ (800525c <ui_menu_item+0x5c>)
 8005236:	e008      	b.n	800524a <ui_menu_item+0x4a>
        case 2: return "TRK2 PRICE";
 8005238:	4b09      	ldr	r3, [pc, #36]	@ (8005260 <ui_menu_item+0x60>)
 800523a:	e006      	b.n	800524a <ui_menu_item+0x4a>
        case 3: return "TRK2 ADDR";
 800523c:	4b09      	ldr	r3, [pc, #36]	@ (8005264 <ui_menu_item+0x64>)
 800523e:	e004      	b.n	800524a <ui_menu_item+0x4a>
        case 4: return "SAVE EEPROM";
 8005240:	4b09      	ldr	r3, [pc, #36]	@ (8005268 <ui_menu_item+0x68>)
 8005242:	e002      	b.n	800524a <ui_menu_item+0x4a>
        case 5: return "EXIT";
 8005244:	4b09      	ldr	r3, [pc, #36]	@ (800526c <ui_menu_item+0x6c>)
 8005246:	e000      	b.n	800524a <ui_menu_item+0x4a>
        default: return "";
 8005248:	4b09      	ldr	r3, [pc, #36]	@ (8005270 <ui_menu_item+0x70>)
    }
}
 800524a:	4618      	mov	r0, r3
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	08018b00 	.word	0x08018b00
 800525c:	08018b0c 	.word	0x08018b0c
 8005260:	08018b18 	.word	0x08018b18
 8005264:	08018b24 	.word	0x08018b24
 8005268:	08018b30 	.word	0x08018b30
 800526c:	08018b3c 	.word	0x08018b3c
 8005270:	080189e0 	.word	0x080189e0

08005274 <ui_render_menu>:

static void ui_render_menu(UI_Context *ui)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b08c      	sub	sp, #48	@ 0x30
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
    char line[32];

    ui_clear_screen();
 800527c:	f7ff fda5 	bl	8004dca <ui_clear_screen>
    ui_draw_line(0, "MENU <SET >INQ OK SEL ESC");
 8005280:	4922      	ldr	r1, [pc, #136]	@ (800530c <ui_render_menu+0x98>)
 8005282:	2000      	movs	r0, #0
 8005284:	f7ff fda8 	bl	8004dd8 <ui_draw_line>

    /* 6 items, show 6 lines max (rows 1..6) */
    for (uint8_t r = 0u; r < 6u; r++)
 8005288:	2300      	movs	r3, #0
 800528a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800528e:	e033      	b.n	80052f8 <ui_render_menu+0x84>
    {
        uint8_t idx = r; /* no scrolling for now */
 8005290:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005294:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        const char *item = ui_menu_item(idx);
 8005298:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800529c:	4618      	mov	r0, r3
 800529e:	f7ff ffaf 	bl	8005200 <ui_menu_item>
 80052a2:	62b8      	str	r0, [r7, #40]	@ 0x28
        if (item[0] == 0) continue;
 80052a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d01f      	beq.n	80052ec <ui_render_menu+0x78>

        if (ui->menu_index == idx)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	7b9b      	ldrb	r3, [r3, #14]
 80052b0:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d107      	bne.n	80052c8 <ui_render_menu+0x54>
        {
            snprintf(line, sizeof(line), "> %s", item);
 80052b8:	f107 0008 	add.w	r0, r7, #8
 80052bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052be:	4a14      	ldr	r2, [pc, #80]	@ (8005310 <ui_render_menu+0x9c>)
 80052c0:	2120      	movs	r1, #32
 80052c2:	f012 fdc5 	bl	8017e50 <sniprintf>
 80052c6:	e006      	b.n	80052d6 <ui_render_menu+0x62>
        }
        else
        {
            snprintf(line, sizeof(line), "  %s", item);
 80052c8:	f107 0008 	add.w	r0, r7, #8
 80052cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ce:	4a11      	ldr	r2, [pc, #68]	@ (8005314 <ui_render_menu+0xa0>)
 80052d0:	2120      	movs	r1, #32
 80052d2:	f012 fdbd 	bl	8017e50 <sniprintf>
        }
        ui_draw_line((uint8_t)(r + 1u), line);
 80052d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052da:	3301      	adds	r3, #1
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	f107 0208 	add.w	r2, r7, #8
 80052e2:	4611      	mov	r1, r2
 80052e4:	4618      	mov	r0, r3
 80052e6:	f7ff fd77 	bl	8004dd8 <ui_draw_line>
 80052ea:	e000      	b.n	80052ee <ui_render_menu+0x7a>
        if (item[0] == 0) continue;
 80052ec:	bf00      	nop
    for (uint8_t r = 0u; r < 6u; r++)
 80052ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052f2:	3301      	adds	r3, #1
 80052f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80052f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052fc:	2b05      	cmp	r3, #5
 80052fe:	d9c7      	bls.n	8005290 <ui_render_menu+0x1c>
    }

    SSD1309_UpdateScreen();
 8005300:	f7fe ff58 	bl	80041b4 <SSD1309_UpdateScreen>
}
 8005304:	bf00      	nop
 8005306:	3730      	adds	r7, #48	@ 0x30
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}
 800530c:	08018b44 	.word	0x08018b44
 8005310:	08018b60 	.word	0x08018b60
 8005314:	08018b68 	.word	0x08018b68

08005318 <ui_render_edit>:

static void ui_render_edit(UI_Context *ui, bool is_price)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b092      	sub	sp, #72	@ 0x48
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	460b      	mov	r3, r1
 8005322:	70fb      	strb	r3, [r7, #3]
    char line[32];
    char title[24];

    uint8_t trk = (uint8_t)(ui->edit_pump_index + 1u);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	7bdb      	ldrb	r3, [r3, #15]
 8005328:	3301      	adds	r3, #1
 800532a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    ui_clear_screen();
 800532e:	f7ff fd4c 	bl	8004dca <ui_clear_screen>

    if (is_price)
 8005332:	78fb      	ldrb	r3, [r7, #3]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d028      	beq.n	800538a <ui_render_edit+0x72>
    {
        snprintf(title, sizeof(title), "EDIT TRK%u PRICE", (unsigned)trk);
 8005338:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800533c:	f107 000c 	add.w	r0, r7, #12
 8005340:	4a29      	ldr	r2, [pc, #164]	@ (80053e8 <ui_render_edit+0xd0>)
 8005342:	2118      	movs	r1, #24
 8005344:	f012 fd84 	bl	8017e50 <sniprintf>
        ui_draw_line(0, title);
 8005348:	f107 030c 	add.w	r3, r7, #12
 800534c:	4619      	mov	r1, r3
 800534e:	2000      	movs	r0, #0
 8005350:	f7ff fd42 	bl	8004dd8 <ui_draw_line>
        ui_draw_line(1, "Digits: 0-9");
 8005354:	4925      	ldr	r1, [pc, #148]	@ (80053ec <ui_render_edit+0xd4>)
 8005356:	2001      	movs	r0, #1
 8005358:	f7ff fd3e 	bl	8004dd8 <ui_draw_line>
        ui_draw_line(2, "RES/. BKSP OK=OK ESC=CAN");
 800535c:	4924      	ldr	r1, [pc, #144]	@ (80053f0 <ui_render_edit+0xd8>)
 800535e:	2002      	movs	r0, #2
 8005360:	f7ff fd3a 	bl	8004dd8 <ui_draw_line>
        snprintf(line, sizeof(line), "VALUE: %s", ui->edit_buf);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	3310      	adds	r3, #16
 8005368:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800536c:	4a21      	ldr	r2, [pc, #132]	@ (80053f4 <ui_render_edit+0xdc>)
 800536e:	2120      	movs	r1, #32
 8005370:	f012 fd6e 	bl	8017e50 <sniprintf>
        ui_draw_line(4, line);
 8005374:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005378:	4619      	mov	r1, r3
 800537a:	2004      	movs	r0, #4
 800537c:	f7ff fd2c 	bl	8004dd8 <ui_draw_line>
        ui_draw_line(6, "Range: 0000..9999");
 8005380:	491d      	ldr	r1, [pc, #116]	@ (80053f8 <ui_render_edit+0xe0>)
 8005382:	2006      	movs	r0, #6
 8005384:	f7ff fd28 	bl	8004dd8 <ui_draw_line>
 8005388:	e027      	b.n	80053da <ui_render_edit+0xc2>
    }
    else
    {
        snprintf(title, sizeof(title), "EDIT TRK%u ADDR", (unsigned)trk);
 800538a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800538e:	f107 000c 	add.w	r0, r7, #12
 8005392:	4a1a      	ldr	r2, [pc, #104]	@ (80053fc <ui_render_edit+0xe4>)
 8005394:	2118      	movs	r1, #24
 8005396:	f012 fd5b 	bl	8017e50 <sniprintf>
        ui_draw_line(0, title);
 800539a:	f107 030c 	add.w	r3, r7, #12
 800539e:	4619      	mov	r1, r3
 80053a0:	2000      	movs	r0, #0
 80053a2:	f7ff fd19 	bl	8004dd8 <ui_draw_line>
        ui_draw_line(1, "Digits: 0-9");
 80053a6:	4911      	ldr	r1, [pc, #68]	@ (80053ec <ui_render_edit+0xd4>)
 80053a8:	2001      	movs	r0, #1
 80053aa:	f7ff fd15 	bl	8004dd8 <ui_draw_line>
        ui_draw_line(2, "RES/. BKSP OK=OK ESC=CAN");
 80053ae:	4910      	ldr	r1, [pc, #64]	@ (80053f0 <ui_render_edit+0xd8>)
 80053b0:	2002      	movs	r0, #2
 80053b2:	f7ff fd11 	bl	8004dd8 <ui_draw_line>
        snprintf(line, sizeof(line), "VALUE: %s", ui->edit_buf);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	3310      	adds	r3, #16
 80053ba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80053be:	4a0d      	ldr	r2, [pc, #52]	@ (80053f4 <ui_render_edit+0xdc>)
 80053c0:	2120      	movs	r1, #32
 80053c2:	f012 fd45 	bl	8017e50 <sniprintf>
        ui_draw_line(4, line);
 80053c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80053ca:	4619      	mov	r1, r3
 80053cc:	2004      	movs	r0, #4
 80053ce:	f7ff fd03 	bl	8004dd8 <ui_draw_line>
        ui_draw_line(6, "Range: 01..32");
 80053d2:	490b      	ldr	r1, [pc, #44]	@ (8005400 <ui_render_edit+0xe8>)
 80053d4:	2006      	movs	r0, #6
 80053d6:	f7ff fcff 	bl	8004dd8 <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 80053da:	f7fe feeb 	bl	80041b4 <SSD1309_UpdateScreen>
}
 80053de:	bf00      	nop
 80053e0:	3748      	adds	r7, #72	@ 0x48
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	08018b70 	.word	0x08018b70
 80053ec:	08018b84 	.word	0x08018b84
 80053f0:	08018b90 	.word	0x08018b90
 80053f4:	08018bac 	.word	0x08018bac
 80053f8:	08018bb8 	.word	0x08018bb8
 80053fc:	08018bcc 	.word	0x08018bcc
 8005400:	08018bdc 	.word	0x08018bdc

08005404 <ui_is_digit>:

static bool ui_is_digit(char k)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	4603      	mov	r3, r0
 800540c:	71fb      	strb	r3, [r7, #7]
    return (k >= '0' && k <= '9');
 800540e:	79fb      	ldrb	r3, [r7, #7]
 8005410:	2b2f      	cmp	r3, #47	@ 0x2f
 8005412:	d904      	bls.n	800541e <ui_is_digit+0x1a>
 8005414:	79fb      	ldrb	r3, [r7, #7]
 8005416:	2b39      	cmp	r3, #57	@ 0x39
 8005418:	d801      	bhi.n	800541e <ui_is_digit+0x1a>
 800541a:	2301      	movs	r3, #1
 800541c:	e000      	b.n	8005420 <ui_is_digit+0x1c>
 800541e:	2300      	movs	r3, #0
 8005420:	f003 0301 	and.w	r3, r3, #1
 8005424:	b2db      	uxtb	r3, r3
}
 8005426:	4618      	mov	r0, r3
 8005428:	370c      	adds	r7, #12
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr

08005432 <ui_parse_u32>:

static uint32_t ui_parse_u32(const char *s)
{
 8005432:	b480      	push	{r7}
 8005434:	b085      	sub	sp, #20
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
    uint32_t v = 0u;
 800543a:	2300      	movs	r3, #0
 800543c:	60fb      	str	r3, [r7, #12]
    while (s && *s)
 800543e:	e015      	b.n	800546c <ui_parse_u32+0x3a>
    {
        if (*s < '0' || *s > '9') break;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	2b2f      	cmp	r3, #47	@ 0x2f
 8005446:	d918      	bls.n	800547a <ui_parse_u32+0x48>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	2b39      	cmp	r3, #57	@ 0x39
 800544e:	d814      	bhi.n	800547a <ui_parse_u32+0x48>
        v = (v * 10u) + (uint32_t)(*s - '0');
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	4613      	mov	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	4413      	add	r3, r2
 8005458:	005b      	lsls	r3, r3, #1
 800545a:	461a      	mov	r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	781b      	ldrb	r3, [r3, #0]
 8005460:	4413      	add	r3, r2
 8005462:	3b30      	subs	r3, #48	@ 0x30
 8005464:	60fb      	str	r3, [r7, #12]
        s++;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	3301      	adds	r3, #1
 800546a:	607b      	str	r3, [r7, #4]
    while (s && *s)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d003      	beq.n	800547a <ui_parse_u32+0x48>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1e2      	bne.n	8005440 <ui_parse_u32+0xe>
    }
    return v;
 800547a:	68fb      	ldr	r3, [r7, #12]
}
 800547c:	4618      	mov	r0, r3
 800547e:	3714      	adds	r7, #20
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <ui_edit_start>:

static void ui_edit_start(UI_Context *ui, uint8_t pump_index, bool is_price)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	460b      	mov	r3, r1
 8005492:	70fb      	strb	r3, [r7, #3]
 8005494:	4613      	mov	r3, r2
 8005496:	70bb      	strb	r3, [r7, #2]
    ui->edit_pump_index = pump_index;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	78fa      	ldrb	r2, [r7, #3]
 800549c:	73da      	strb	r2, [r3, #15]
    ui->edit_len = 0u;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	761a      	strb	r2, [r3, #24]
    memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	3310      	adds	r3, #16
 80054a8:	2208      	movs	r2, #8
 80054aa:	2100      	movs	r1, #0
 80054ac:	4618      	mov	r0, r3
 80054ae:	f012 fd05 	bl	8017ebc <memset>

    if (is_price)
 80054b2:	78bb      	ldrb	r3, [r7, #2]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d026      	beq.n	8005506 <ui_edit_start+0x7e>
    {
        uint32_t pr = PumpMgr_GetPrice(ui->mgr, (uint8_t)(pump_index + 1u));
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	78fb      	ldrb	r3, [r7, #3]
 80054be:	3301      	adds	r3, #1
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	4619      	mov	r1, r3
 80054c4:	4610      	mov	r0, r2
 80054c6:	f7fd f822 	bl	800250e <PumpMgr_GetPrice>
 80054ca:	60f8      	str	r0, [r7, #12]
        if (pr > 9999u) pr = 9999u;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f242 720f 	movw	r2, #9999	@ 0x270f
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d902      	bls.n	80054dc <ui_edit_start+0x54>
 80054d6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80054da:	60fb      	str	r3, [r7, #12]
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%04lu", (unsigned long)pr);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f103 0010 	add.w	r0, r3, #16
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	4a1e      	ldr	r2, [pc, #120]	@ (8005560 <ui_edit_start+0xd8>)
 80054e6:	2108      	movs	r1, #8
 80054e8:	f012 fcb2 	bl	8017e50 <sniprintf>
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	3310      	adds	r3, #16
 80054f0:	4618      	mov	r0, r3
 80054f2:	f7fa fef5 	bl	80002e0 <strlen>
 80054f6:	4603      	mov	r3, r0
 80054f8:	b2da      	uxtb	r2, r3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	761a      	strb	r2, [r3, #24]
        ui->screen = UI_SCREEN_EDIT_PRICE;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2203      	movs	r2, #3
 8005502:	731a      	strb	r2, [r3, #12]
        if (addr > 32u) addr = 32u;
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%02u", (unsigned)addr);
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
        ui->screen = UI_SCREEN_EDIT_ADDR;
    }
}
 8005504:	e028      	b.n	8005558 <ui_edit_start+0xd0>
        uint8_t addr = PumpMgr_GetSlaveAddr(ui->mgr, (uint8_t)(pump_index + 1u));
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	78fb      	ldrb	r3, [r7, #3]
 800550c:	3301      	adds	r3, #1
 800550e:	b2db      	uxtb	r3, r3
 8005510:	4619      	mov	r1, r3
 8005512:	4610      	mov	r0, r2
 8005514:	f7fd f82d 	bl	8002572 <PumpMgr_GetSlaveAddr>
 8005518:	4603      	mov	r3, r0
 800551a:	72fb      	strb	r3, [r7, #11]
        if (addr < 1u) addr = 1u;
 800551c:	7afb      	ldrb	r3, [r7, #11]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d101      	bne.n	8005526 <ui_edit_start+0x9e>
 8005522:	2301      	movs	r3, #1
 8005524:	72fb      	strb	r3, [r7, #11]
        if (addr > 32u) addr = 32u;
 8005526:	7afb      	ldrb	r3, [r7, #11]
 8005528:	2b20      	cmp	r3, #32
 800552a:	d901      	bls.n	8005530 <ui_edit_start+0xa8>
 800552c:	2320      	movs	r3, #32
 800552e:	72fb      	strb	r3, [r7, #11]
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%02u", (unsigned)addr);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f103 0010 	add.w	r0, r3, #16
 8005536:	7afb      	ldrb	r3, [r7, #11]
 8005538:	4a0a      	ldr	r2, [pc, #40]	@ (8005564 <ui_edit_start+0xdc>)
 800553a:	2108      	movs	r1, #8
 800553c:	f012 fc88 	bl	8017e50 <sniprintf>
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	3310      	adds	r3, #16
 8005544:	4618      	mov	r0, r3
 8005546:	f7fa fecb 	bl	80002e0 <strlen>
 800554a:	4603      	mov	r3, r0
 800554c:	b2da      	uxtb	r2, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	761a      	strb	r2, [r3, #24]
        ui->screen = UI_SCREEN_EDIT_ADDR;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2204      	movs	r2, #4
 8005556:	731a      	strb	r2, [r3, #12]
}
 8005558:	bf00      	nop
 800555a:	3710      	adds	r7, #16
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}
 8005560:	08018bec 	.word	0x08018bec
 8005564:	08018bf4 	.word	0x08018bf4

08005568 <UI_Init>:

void UI_Init(UI_Context *ui, PumpMgr *mgr, Settings *settings)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
    if (ui == NULL) return;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d021      	beq.n	80055be <UI_Init+0x56>
    memset(ui, 0, sizeof(*ui));
 800557a:	2238      	movs	r2, #56	@ 0x38
 800557c:	2100      	movs	r1, #0
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f012 fc9c 	bl	8017ebc <memset>
    ui->mgr = mgr;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	68ba      	ldr	r2, [r7, #8]
 8005588:	601a      	str	r2, [r3, #0]
    ui->settings = settings;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	605a      	str	r2, [r3, #4]
    ui->last_render_ms = 0u;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2200      	movs	r2, #0
 8005594:	609a      	str	r2, [r3, #8]
    ui->screen = UI_SCREEN_HOME;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	731a      	strb	r2, [r3, #12]
    ui->active_pump_id = 1u;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2201      	movs	r2, #1
 80055a0:	735a      	strb	r2, [r3, #13]
    ui->menu_index = 0u;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	739a      	strb	r2, [r3, #14]
    ui->toast_until_ms = 0u;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2200      	movs	r2, #0
 80055ac:	61da      	str	r2, [r3, #28]
    ui->toast_line[0] = 0;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f883 2020 	strb.w	r2, [r3, #32]

    ui_render_home(ui);
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f7ff fc6e 	bl	8004e98 <ui_render_home>
 80055bc:	e000      	b.n	80055c0 <UI_Init+0x58>
    if (ui == NULL) return;
 80055be:	bf00      	nop
}
 80055c0:	3710      	adds	r7, #16
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
	...

080055c8 <UI_Task>:

void UI_Task(UI_Context *ui, char key)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b086      	sub	sp, #24
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	460b      	mov	r3, r1
 80055d2:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL || ui->mgr == NULL) return;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f000 82ca 	beq.w	8005b70 <UI_Task+0x5a8>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	f000 82c5 	beq.w	8005b70 <UI_Task+0x5a8>

    uint32_t now = HAL_GetTick();
 80055e6:	f000 fb89 	bl	8005cfc <HAL_GetTick>
 80055ea:	6138      	str	r0, [r7, #16]

    /* --------- Key handling --------- */
    if (key != 0)
 80055ec:	78fb      	ldrb	r3, [r7, #3]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	f000 82a5 	beq.w	8005b3e <UI_Task+0x576>
    {
        /* Safety clamp for active pump */
        if (ui->active_pump_id < 1u) ui->active_pump_id = 1u;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	7b5b      	ldrb	r3, [r3, #13]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d102      	bne.n	8005602 <UI_Task+0x3a>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	735a      	strb	r2, [r3, #13]
        if (ui->active_pump_id > 2u) ui->active_pump_id = 2u;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	7b5b      	ldrb	r3, [r3, #13]
 8005606:	2b02      	cmp	r3, #2
 8005608:	d902      	bls.n	8005610 <UI_Task+0x48>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2202      	movs	r2, #2
 800560e:	735a      	strb	r2, [r3, #13]

        if (ui->screen == UI_SCREEN_HOME)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	7b1b      	ldrb	r3, [r3, #12]
 8005614:	2b00      	cmp	r3, #0
 8005616:	f040 8098 	bne.w	800574a <UI_Task+0x182>
        {
            if (key == KEY_SET)
 800561a:	78fb      	ldrb	r3, [r7, #3]
 800561c:	2b47      	cmp	r3, #71	@ 0x47
 800561e:	d109      	bne.n	8005634 <UI_Task+0x6c>
            {
                ui->screen = UI_SCREEN_MENU;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	731a      	strb	r2, [r3, #12]
                ui->menu_index = 0u;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f7ff fe21 	bl	8005274 <ui_render_menu>
                return;
 8005632:	e2a0      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_SEL)
 8005634:	78fb      	ldrb	r3, [r7, #3]
 8005636:	2b43      	cmp	r3, #67	@ 0x43
 8005638:	d119      	bne.n	800566e <UI_Task+0xa6>
            {
                ui->active_pump_id = (ui->active_pump_id == 1u) ? 2u : 1u;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	7b5b      	ldrb	r3, [r3, #13]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d101      	bne.n	8005646 <UI_Task+0x7e>
 8005642:	2202      	movs	r2, #2
 8005644:	e000      	b.n	8005648 <UI_Task+0x80>
 8005646:	2201      	movs	r2, #1
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	735a      	strb	r2, [r3, #13]
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Active TRK1" : "Active TRK2", 900u);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	7b5b      	ldrb	r3, [r3, #13]
 8005650:	2b01      	cmp	r3, #1
 8005652:	d101      	bne.n	8005658 <UI_Task+0x90>
 8005654:	4b9d      	ldr	r3, [pc, #628]	@ (80058cc <UI_Task+0x304>)
 8005656:	e000      	b.n	800565a <UI_Task+0x92>
 8005658:	4b9d      	ldr	r3, [pc, #628]	@ (80058d0 <UI_Task+0x308>)
 800565a:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800565e:	4619      	mov	r1, r3
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f7ff fb8f 	bl	8004d84 <ui_toast>
                ui_render_home(ui);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f7ff fc16 	bl	8004e98 <ui_render_home>
                return;
 800566c:	e283      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_PRI)
 800566e:	78fb      	ldrb	r3, [r7, #3]
 8005670:	2b44      	cmp	r3, #68	@ 0x44
 8005672:	d10d      	bne.n	8005690 <UI_Task+0xc8>
            {
                ui_edit_start(ui, (uint8_t)(ui->active_pump_id - 1u), true);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	7b5b      	ldrb	r3, [r3, #13]
 8005678:	3b01      	subs	r3, #1
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2201      	movs	r2, #1
 800567e:	4619      	mov	r1, r3
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f7ff ff01 	bl	8005488 <ui_edit_start>
                ui_render_edit(ui, true);
 8005686:	2101      	movs	r1, #1
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f7ff fe45 	bl	8005318 <ui_render_edit>
                return;
 800568e:	e272      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_TOT)
 8005690:	78fb      	ldrb	r3, [r7, #3]
 8005692:	2b41      	cmp	r3, #65	@ 0x41
 8005694:	d106      	bne.n	80056a4 <UI_Task+0xdc>
            {
                ui->screen = UI_SCREEN_DIAG;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2202      	movs	r2, #2
 800569a:	731a      	strb	r2, [r3, #12]
                ui_render_diag(ui);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f7ff fce9 	bl	8005074 <ui_render_diag>
                return;
 80056a2:	e268      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_INQ)
 80056a4:	78fb      	ldrb	r3, [r7, #3]
 80056a6:	2b48      	cmp	r3, #72	@ 0x48
 80056a8:	d10e      	bne.n	80056c8 <UI_Task+0x100>
            {
                PumpMgr_RequestPollAllNow(ui->mgr);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4618      	mov	r0, r3
 80056b0:	f7fc fff8 	bl	80026a4 <PumpMgr_RequestPollAllNow>
                ui_toast(ui, "Poll now (all)", 900u);
 80056b4:	f44f 7261 	mov.w	r2, #900	@ 0x384
 80056b8:	4986      	ldr	r1, [pc, #536]	@ (80058d4 <UI_Task+0x30c>)
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f7ff fb62 	bl	8004d84 <ui_toast>
                ui_render_home(ui);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f7ff fbe9 	bl	8004e98 <ui_render_home>
                return;
 80056c6:	e256      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_OK)
 80056c8:	78fb      	ldrb	r3, [r7, #3]
 80056ca:	2b4b      	cmp	r3, #75	@ 0x4b
 80056cc:	d118      	bne.n	8005700 <UI_Task+0x138>
            {
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	7b5b      	ldrb	r3, [r3, #13]
 80056d6:	4619      	mov	r1, r3
 80056d8:	4610      	mov	r0, r2
 80056da:	f7fc ffb4 	bl	8002646 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Poll TRK1" : "Poll TRK2", 900u);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	7b5b      	ldrb	r3, [r3, #13]
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d101      	bne.n	80056ea <UI_Task+0x122>
 80056e6:	4b7c      	ldr	r3, [pc, #496]	@ (80058d8 <UI_Task+0x310>)
 80056e8:	e000      	b.n	80056ec <UI_Task+0x124>
 80056ea:	4b7c      	ldr	r3, [pc, #496]	@ (80058dc <UI_Task+0x314>)
 80056ec:	f44f 7261 	mov.w	r2, #900	@ 0x384
 80056f0:	4619      	mov	r1, r3
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f7ff fb46 	bl	8004d84 <ui_toast>
                ui_render_home(ui);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f7ff fbcd 	bl	8004e98 <ui_render_home>
                return;
 80056fe:	e23a      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_RES)
 8005700:	78fb      	ldrb	r3, [r7, #3]
 8005702:	2b45      	cmp	r3, #69	@ 0x45
 8005704:	f040 821b 	bne.w	8005b3e <UI_Task+0x576>
            {
                PumpMgr_ClearFail(ui->mgr, ui->active_pump_id);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	7b5b      	ldrb	r3, [r3, #13]
 8005710:	4619      	mov	r1, r3
 8005712:	4610      	mov	r0, r2
 8005714:	f7fc ff5b 	bl	80025ce <PumpMgr_ClearFail>
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	7b5b      	ldrb	r3, [r3, #13]
 8005720:	4619      	mov	r1, r3
 8005722:	4610      	mov	r0, r2
 8005724:	f7fc ff8f 	bl	8002646 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Retry TRK1" : "Retry TRK2", 900u);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	7b5b      	ldrb	r3, [r3, #13]
 800572c:	2b01      	cmp	r3, #1
 800572e:	d101      	bne.n	8005734 <UI_Task+0x16c>
 8005730:	4b6b      	ldr	r3, [pc, #428]	@ (80058e0 <UI_Task+0x318>)
 8005732:	e000      	b.n	8005736 <UI_Task+0x16e>
 8005734:	4b6b      	ldr	r3, [pc, #428]	@ (80058e4 <UI_Task+0x31c>)
 8005736:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800573a:	4619      	mov	r1, r3
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f7ff fb21 	bl	8004d84 <ui_toast>
                ui_render_home(ui);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f7ff fba8 	bl	8004e98 <ui_render_home>
                return;
 8005748:	e215      	b.n	8005b76 <UI_Task+0x5ae>
            }
        }
        else if (ui->screen == UI_SCREEN_DIAG)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	7b1b      	ldrb	r3, [r3, #12]
 800574e:	2b02      	cmp	r3, #2
 8005750:	d16c      	bne.n	800582c <UI_Task+0x264>
        {
            if (key == KEY_ESC)
 8005752:	78fb      	ldrb	r3, [r7, #3]
 8005754:	2b46      	cmp	r3, #70	@ 0x46
 8005756:	d106      	bne.n	8005766 <UI_Task+0x19e>
            {
                ui->screen = UI_SCREEN_HOME;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	731a      	strb	r2, [r3, #12]
                ui_render_home(ui);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f7ff fb9a 	bl	8004e98 <ui_render_home>
                return;
 8005764:	e207      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_SEL)
 8005766:	78fb      	ldrb	r3, [r7, #3]
 8005768:	2b43      	cmp	r3, #67	@ 0x43
 800576a:	d10c      	bne.n	8005786 <UI_Task+0x1be>
            {
                ui->active_pump_id = (ui->active_pump_id == 1u) ? 2u : 1u;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	7b5b      	ldrb	r3, [r3, #13]
 8005770:	2b01      	cmp	r3, #1
 8005772:	d101      	bne.n	8005778 <UI_Task+0x1b0>
 8005774:	2202      	movs	r2, #2
 8005776:	e000      	b.n	800577a <UI_Task+0x1b2>
 8005778:	2201      	movs	r2, #1
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	735a      	strb	r2, [r3, #13]
                ui_render_diag(ui);
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f7ff fc78 	bl	8005074 <ui_render_diag>
                return;
 8005784:	e1f7      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_INQ)
 8005786:	78fb      	ldrb	r3, [r7, #3]
 8005788:	2b48      	cmp	r3, #72	@ 0x48
 800578a:	d10e      	bne.n	80057aa <UI_Task+0x1e2>
            {
                PumpMgr_RequestPollAllNow(ui->mgr);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4618      	mov	r0, r3
 8005792:	f7fc ff87 	bl	80026a4 <PumpMgr_RequestPollAllNow>
                ui_toast(ui, "Poll now (all)", 900u);
 8005796:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800579a:	494e      	ldr	r1, [pc, #312]	@ (80058d4 <UI_Task+0x30c>)
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f7ff faf1 	bl	8004d84 <ui_toast>
                ui_render_diag(ui);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f7ff fc66 	bl	8005074 <ui_render_diag>
                return;
 80057a8:	e1e5      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_OK)
 80057aa:	78fb      	ldrb	r3, [r7, #3]
 80057ac:	2b4b      	cmp	r3, #75	@ 0x4b
 80057ae:	d118      	bne.n	80057e2 <UI_Task+0x21a>
            {
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	7b5b      	ldrb	r3, [r3, #13]
 80057b8:	4619      	mov	r1, r3
 80057ba:	4610      	mov	r0, r2
 80057bc:	f7fc ff43 	bl	8002646 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Poll TRK1" : "Poll TRK2", 900u);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	7b5b      	ldrb	r3, [r3, #13]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d101      	bne.n	80057cc <UI_Task+0x204>
 80057c8:	4b43      	ldr	r3, [pc, #268]	@ (80058d8 <UI_Task+0x310>)
 80057ca:	e000      	b.n	80057ce <UI_Task+0x206>
 80057cc:	4b43      	ldr	r3, [pc, #268]	@ (80058dc <UI_Task+0x314>)
 80057ce:	f44f 7261 	mov.w	r2, #900	@ 0x384
 80057d2:	4619      	mov	r1, r3
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f7ff fad5 	bl	8004d84 <ui_toast>
                ui_render_diag(ui);
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f7ff fc4a 	bl	8005074 <ui_render_diag>
                return;
 80057e0:	e1c9      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_RES)
 80057e2:	78fb      	ldrb	r3, [r7, #3]
 80057e4:	2b45      	cmp	r3, #69	@ 0x45
 80057e6:	f040 81aa 	bne.w	8005b3e <UI_Task+0x576>
            {
                PumpMgr_ClearFail(ui->mgr, ui->active_pump_id);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	7b5b      	ldrb	r3, [r3, #13]
 80057f2:	4619      	mov	r1, r3
 80057f4:	4610      	mov	r0, r2
 80057f6:	f7fc feea 	bl	80025ce <PumpMgr_ClearFail>
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	7b5b      	ldrb	r3, [r3, #13]
 8005802:	4619      	mov	r1, r3
 8005804:	4610      	mov	r0, r2
 8005806:	f7fc ff1e 	bl	8002646 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Retry TRK1" : "Retry TRK2", 900u);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	7b5b      	ldrb	r3, [r3, #13]
 800580e:	2b01      	cmp	r3, #1
 8005810:	d101      	bne.n	8005816 <UI_Task+0x24e>
 8005812:	4b33      	ldr	r3, [pc, #204]	@ (80058e0 <UI_Task+0x318>)
 8005814:	e000      	b.n	8005818 <UI_Task+0x250>
 8005816:	4b33      	ldr	r3, [pc, #204]	@ (80058e4 <UI_Task+0x31c>)
 8005818:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800581c:	4619      	mov	r1, r3
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f7ff fab0 	bl	8004d84 <ui_toast>
                ui_render_diag(ui);
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f7ff fc25 	bl	8005074 <ui_render_diag>
                return;
 800582a:	e1a4      	b.n	8005b76 <UI_Task+0x5ae>
            }
        }
        else if (ui->screen == UI_SCREEN_MENU)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	7b1b      	ldrb	r3, [r3, #12]
 8005830:	2b01      	cmp	r3, #1
 8005832:	f040 80aa 	bne.w	800598a <UI_Task+0x3c2>
        {
            if (key == KEY_ESC)
 8005836:	78fb      	ldrb	r3, [r7, #3]
 8005838:	2b46      	cmp	r3, #70	@ 0x46
 800583a:	d106      	bne.n	800584a <UI_Task+0x282>
            {
                ui->screen = UI_SCREEN_HOME;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	731a      	strb	r2, [r3, #12]
                ui_render_home(ui);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f7ff fb28 	bl	8004e98 <ui_render_home>
                return;
 8005848:	e195      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_SET)
 800584a:	78fb      	ldrb	r3, [r7, #3]
 800584c:	2b47      	cmp	r3, #71	@ 0x47
 800584e:	d10d      	bne.n	800586c <UI_Task+0x2a4>
            {
                if (ui->menu_index > 0u) ui->menu_index--;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	7b9b      	ldrb	r3, [r3, #14]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d005      	beq.n	8005864 <UI_Task+0x29c>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	7b9b      	ldrb	r3, [r3, #14]
 800585c:	3b01      	subs	r3, #1
 800585e:	b2da      	uxtb	r2, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f7ff fd05 	bl	8005274 <ui_render_menu>
                return;
 800586a:	e184      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_INQ)
 800586c:	78fb      	ldrb	r3, [r7, #3]
 800586e:	2b48      	cmp	r3, #72	@ 0x48
 8005870:	d10d      	bne.n	800588e <UI_Task+0x2c6>
            {
                if (ui->menu_index < 5u) ui->menu_index++;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	7b9b      	ldrb	r3, [r3, #14]
 8005876:	2b04      	cmp	r3, #4
 8005878:	d805      	bhi.n	8005886 <UI_Task+0x2be>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	7b9b      	ldrb	r3, [r3, #14]
 800587e:	3301      	adds	r3, #1
 8005880:	b2da      	uxtb	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7ff fcf4 	bl	8005274 <ui_render_menu>
                return;
 800588c:	e173      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_OK)
 800588e:	78fb      	ldrb	r3, [r7, #3]
 8005890:	2b4b      	cmp	r3, #75	@ 0x4b
 8005892:	f040 8154 	bne.w	8005b3e <UI_Task+0x576>
            {
                switch (ui->menu_index)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	7b9b      	ldrb	r3, [r3, #14]
 800589a:	2b04      	cmp	r3, #4
 800589c:	d86e      	bhi.n	800597c <UI_Task+0x3b4>
 800589e:	a201      	add	r2, pc, #4	@ (adr r2, 80058a4 <UI_Task+0x2dc>)
 80058a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a4:	080058b9 	.word	0x080058b9
 80058a8:	080058e9 	.word	0x080058e9
 80058ac:	080058fd 	.word	0x080058fd
 80058b0:	08005911 	.word	0x08005911
 80058b4:	08005925 	.word	0x08005925
                {
                    case 0: ui_edit_start(ui, 0u, true);  ui_render_edit(ui, true);  return;
 80058b8:	2201      	movs	r2, #1
 80058ba:	2100      	movs	r1, #0
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f7ff fde3 	bl	8005488 <ui_edit_start>
 80058c2:	2101      	movs	r1, #1
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f7ff fd27 	bl	8005318 <ui_render_edit>
 80058ca:	e154      	b.n	8005b76 <UI_Task+0x5ae>
 80058cc:	08018bfc 	.word	0x08018bfc
 80058d0:	08018c08 	.word	0x08018c08
 80058d4:	08018c14 	.word	0x08018c14
 80058d8:	08018c24 	.word	0x08018c24
 80058dc:	08018c30 	.word	0x08018c30
 80058e0:	08018c3c 	.word	0x08018c3c
 80058e4:	08018c48 	.word	0x08018c48
                    case 1: ui_edit_start(ui, 0u, false); ui_render_edit(ui, false); return;
 80058e8:	2200      	movs	r2, #0
 80058ea:	2100      	movs	r1, #0
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f7ff fdcb 	bl	8005488 <ui_edit_start>
 80058f2:	2100      	movs	r1, #0
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f7ff fd0f 	bl	8005318 <ui_render_edit>
 80058fa:	e13c      	b.n	8005b76 <UI_Task+0x5ae>
                    case 2: ui_edit_start(ui, 1u, true);  ui_render_edit(ui, true);  return;
 80058fc:	2201      	movs	r2, #1
 80058fe:	2101      	movs	r1, #1
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f7ff fdc1 	bl	8005488 <ui_edit_start>
 8005906:	2101      	movs	r1, #1
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f7ff fd05 	bl	8005318 <ui_render_edit>
 800590e:	e132      	b.n	8005b76 <UI_Task+0x5ae>
                    case 3: ui_edit_start(ui, 1u, false); ui_render_edit(ui, false); return;
 8005910:	2200      	movs	r2, #0
 8005912:	2101      	movs	r1, #1
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f7ff fdb7 	bl	8005488 <ui_edit_start>
 800591a:	2100      	movs	r1, #0
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7ff fcfb 	bl	8005318 <ui_render_edit>
 8005922:	e128      	b.n	8005b76 <UI_Task+0x5ae>
                    case 4:
                    {
                        if (ui->settings)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	2b00      	cmp	r3, #0
 800592a:	f000 8123 	beq.w	8005b74 <UI_Task+0x5ac>
                        {
                            Settings_CaptureFromPumpMgr(ui->settings, ui->mgr);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	685a      	ldr	r2, [r3, #4]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4619      	mov	r1, r3
 8005938:	4610      	mov	r0, r2
 800593a:	f7fe fa73 	bl	8003e24 <Settings_CaptureFromPumpMgr>
                            if (Settings_RequestSave(ui->settings))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	4618      	mov	r0, r3
 8005944:	f7fe f92b 	bl	8003b9e <Settings_RequestSave>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	d00c      	beq.n	8005968 <UI_Task+0x3a0>
                            {
                                ui_toast(ui, "Saving...", 1500u);
 800594e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8005952:	498a      	ldr	r1, [pc, #552]	@ (8005b7c <UI_Task+0x5b4>)
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f7ff fa15 	bl	8004d84 <ui_toast>
                                ui->screen = UI_SCREEN_HOME;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	731a      	strb	r2, [r3, #12]
                                ui_render_home(ui);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f7ff fa99 	bl	8004e98 <ui_render_home>
                            {
                                ui_toast(ui, "Save busy", 1500u);
                                ui_render_menu(ui);
                            }
                        }
                        return;
 8005966:	e105      	b.n	8005b74 <UI_Task+0x5ac>
                                ui_toast(ui, "Save busy", 1500u);
 8005968:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800596c:	4984      	ldr	r1, [pc, #528]	@ (8005b80 <UI_Task+0x5b8>)
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f7ff fa08 	bl	8004d84 <ui_toast>
                                ui_render_menu(ui);
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f7ff fc7d 	bl	8005274 <ui_render_menu>
                        return;
 800597a:	e0fb      	b.n	8005b74 <UI_Task+0x5ac>
                    }
                    case 5:
                    default:
                        ui->screen = UI_SCREEN_HOME;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	731a      	strb	r2, [r3, #12]
                        ui_render_home(ui);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f7ff fa88 	bl	8004e98 <ui_render_home>
                        return;
 8005988:	e0f5      	b.n	8005b76 <UI_Task+0x5ae>
                }
            }
        }
        else if (ui->screen == UI_SCREEN_EDIT_PRICE || ui->screen == UI_SCREEN_EDIT_ADDR)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	7b1b      	ldrb	r3, [r3, #12]
 800598e:	2b03      	cmp	r3, #3
 8005990:	d004      	beq.n	800599c <UI_Task+0x3d4>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	7b1b      	ldrb	r3, [r3, #12]
 8005996:	2b04      	cmp	r3, #4
 8005998:	f040 80d1 	bne.w	8005b3e <UI_Task+0x576>
        {
            bool is_price = (ui->screen == UI_SCREEN_EDIT_PRICE);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	7b1b      	ldrb	r3, [r3, #12]
 80059a0:	2b03      	cmp	r3, #3
 80059a2:	bf0c      	ite	eq
 80059a4:	2301      	moveq	r3, #1
 80059a6:	2300      	movne	r3, #0
 80059a8:	73fb      	strb	r3, [r7, #15]
            uint8_t max_len = is_price ? 4u : 2u;
 80059aa:	7bfb      	ldrb	r3, [r7, #15]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d001      	beq.n	80059b4 <UI_Task+0x3ec>
 80059b0:	2304      	movs	r3, #4
 80059b2:	e000      	b.n	80059b6 <UI_Task+0x3ee>
 80059b4:	2302      	movs	r3, #2
 80059b6:	73bb      	strb	r3, [r7, #14]

            if (key == KEY_ESC)
 80059b8:	78fb      	ldrb	r3, [r7, #3]
 80059ba:	2b46      	cmp	r3, #70	@ 0x46
 80059bc:	d106      	bne.n	80059cc <UI_Task+0x404>
            {
                ui->screen = UI_SCREEN_MENU;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2201      	movs	r2, #1
 80059c2:	731a      	strb	r2, [r3, #12]
                ui_render_menu(ui);
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f7ff fc55 	bl	8005274 <ui_render_menu>
                return;
 80059ca:	e0d4      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == '.' || key == KEY_RES)
 80059cc:	78fb      	ldrb	r3, [r7, #3]
 80059ce:	2b2e      	cmp	r3, #46	@ 0x2e
 80059d0:	d002      	beq.n	80059d8 <UI_Task+0x410>
 80059d2:	78fb      	ldrb	r3, [r7, #3]
 80059d4:	2b45      	cmp	r3, #69	@ 0x45
 80059d6:	d116      	bne.n	8005a06 <UI_Task+0x43e>
            {
                if (ui->edit_len > 0u)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	7e1b      	ldrb	r3, [r3, #24]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d00c      	beq.n	80059fa <UI_Task+0x432>
                {
                    ui->edit_len--;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	7e1b      	ldrb	r3, [r3, #24]
 80059e4:	3b01      	subs	r3, #1
 80059e6:	b2da      	uxtb	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	761a      	strb	r2, [r3, #24]
                    ui->edit_buf[ui->edit_len] = 0;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	7e1b      	ldrb	r3, [r3, #24]
 80059f0:	461a      	mov	r2, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4413      	add	r3, r2
 80059f6:	2200      	movs	r2, #0
 80059f8:	741a      	strb	r2, [r3, #16]
                }
                ui_render_edit(ui, is_price);
 80059fa:	7bfb      	ldrb	r3, [r7, #15]
 80059fc:	4619      	mov	r1, r3
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f7ff fc8a 	bl	8005318 <ui_render_edit>
                return;
 8005a04:	e0b7      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (key == KEY_OK)
 8005a06:	78fb      	ldrb	r3, [r7, #3]
 8005a08:	2b4b      	cmp	r3, #75	@ 0x4b
 8005a0a:	d174      	bne.n	8005af6 <UI_Task+0x52e>
            {
                uint32_t v = ui_parse_u32(ui->edit_buf);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	3310      	adds	r3, #16
 8005a10:	4618      	mov	r0, r3
 8005a12:	f7ff fd0e 	bl	8005432 <ui_parse_u32>
 8005a16:	6178      	str	r0, [r7, #20]
                uint8_t id = (uint8_t)(ui->edit_pump_index + 1u);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	7bdb      	ldrb	r3, [r3, #15]
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	737b      	strb	r3, [r7, #13]

                if (is_price)
 8005a20:	7bfb      	ldrb	r3, [r7, #15]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d022      	beq.n	8005a6c <UI_Task+0x4a4>
                {
                    if (v > 9999u) v = 9999u;
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d902      	bls.n	8005a36 <UI_Task+0x46e>
 8005a30:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005a34:	617b      	str	r3, [r7, #20]
                    (void)PumpMgr_SetPrice(ui->mgr, id, v);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	7b79      	ldrb	r1, [r7, #13]
 8005a3c:	697a      	ldr	r2, [r7, #20]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7fc fd4b 	bl	80024da <PumpMgr_SetPrice>
                    if (ui->settings)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d008      	beq.n	8005a5e <UI_Task+0x496>
                    {
                        (void)Settings_SetPumpPrice(ui->settings, ui->edit_pump_index, (uint16_t)v);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6858      	ldr	r0, [r3, #4]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	7bdb      	ldrb	r3, [r3, #15]
 8005a54:	697a      	ldr	r2, [r7, #20]
 8005a56:	b292      	uxth	r2, r2
 8005a58:	4619      	mov	r1, r3
 8005a5a:	f7fe fa46 	bl	8003eea <Settings_SetPumpPrice>
                    }
                    ui_toast(ui, "Price updated", 1200u);
 8005a5e:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8005a62:	4948      	ldr	r1, [pc, #288]	@ (8005b84 <UI_Task+0x5bc>)
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f7ff f98d 	bl	8004d84 <ui_toast>
 8005a6a:	e024      	b.n	8005ab6 <UI_Task+0x4ee>
                }
                else
                {
                    if (v < 1u) v = 1u;
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d101      	bne.n	8005a76 <UI_Task+0x4ae>
 8005a72:	2301      	movs	r3, #1
 8005a74:	617b      	str	r3, [r7, #20]
                    if (v > 32u) v = 32u;
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	2b20      	cmp	r3, #32
 8005a7a:	d901      	bls.n	8005a80 <UI_Task+0x4b8>
 8005a7c:	2320      	movs	r3, #32
 8005a7e:	617b      	str	r3, [r7, #20]
                    (void)PumpMgr_SetSlaveAddr(ui->mgr, id, (uint8_t)v);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	697a      	ldr	r2, [r7, #20]
 8005a86:	b2d2      	uxtb	r2, r2
 8005a88:	7b79      	ldrb	r1, [r7, #13]
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7fc fd56 	bl	800253c <PumpMgr_SetSlaveAddr>
                    if (ui->settings)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d008      	beq.n	8005aaa <UI_Task+0x4e2>
                    {
                        (void)Settings_SetPumpSlaveAddr(ui->settings, ui->edit_pump_index, (uint8_t)v);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6858      	ldr	r0, [r3, #4]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	7bdb      	ldrb	r3, [r3, #15]
 8005aa0:	697a      	ldr	r2, [r7, #20]
 8005aa2:	b2d2      	uxtb	r2, r2
 8005aa4:	4619      	mov	r1, r3
 8005aa6:	f7fe fa49 	bl	8003f3c <Settings_SetPumpSlaveAddr>
                    }
                    ui_toast(ui, "Addr updated", 1200u);
 8005aaa:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8005aae:	4936      	ldr	r1, [pc, #216]	@ (8005b88 <UI_Task+0x5c0>)
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f7ff f967 	bl	8004d84 <ui_toast>
                }

                if (ui->settings)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d014      	beq.n	8005ae8 <UI_Task+0x520>
                {
                    if (Settings_RequestSave(ui->settings))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7fe f86b 	bl	8003b9e <Settings_RequestSave>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d009      	beq.n	8005ae2 <UI_Task+0x51a>
                    {
                        CDC_Log("UI: Settings save requested");
 8005ace:	482f      	ldr	r0, [pc, #188]	@ (8005b8c <UI_Task+0x5c4>)
 8005ad0:	f7fb f85a 	bl	8000b88 <CDC_Log>
                        ui_toast(ui, "Saved to EEPROM", 1200u);
 8005ad4:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8005ad8:	492d      	ldr	r1, [pc, #180]	@ (8005b90 <UI_Task+0x5c8>)
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f7ff f952 	bl	8004d84 <ui_toast>
 8005ae0:	e002      	b.n	8005ae8 <UI_Task+0x520>
                    }
                    else
                    {
                        CDC_Log("UI: Settings save pending");
 8005ae2:	482c      	ldr	r0, [pc, #176]	@ (8005b94 <UI_Task+0x5cc>)
 8005ae4:	f7fb f850 	bl	8000b88 <CDC_Log>
                    }
                }

                ui->screen = UI_SCREEN_MENU;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	731a      	strb	r2, [r3, #12]
                ui_render_menu(ui);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f7ff fbc0 	bl	8005274 <ui_render_menu>
                return;
 8005af4:	e03f      	b.n	8005b76 <UI_Task+0x5ae>
            }
            else if (ui_is_digit(key))
 8005af6:	78fb      	ldrb	r3, [r7, #3]
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff fc83 	bl	8005404 <ui_is_digit>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d01c      	beq.n	8005b3e <UI_Task+0x576>
            {
                if (ui->edit_len < max_len)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	7e1b      	ldrb	r3, [r3, #24]
 8005b08:	7bba      	ldrb	r2, [r7, #14]
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d911      	bls.n	8005b32 <UI_Task+0x56a>
                {
                    ui->edit_buf[ui->edit_len++] = key;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	7e1b      	ldrb	r3, [r3, #24]
 8005b12:	1c5a      	adds	r2, r3, #1
 8005b14:	b2d1      	uxtb	r1, r2
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	7611      	strb	r1, [r2, #24]
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4413      	add	r3, r2
 8005b20:	78fa      	ldrb	r2, [r7, #3]
 8005b22:	741a      	strb	r2, [r3, #16]
                    ui->edit_buf[ui->edit_len] = 0;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	7e1b      	ldrb	r3, [r3, #24]
 8005b28:	461a      	mov	r2, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	2200      	movs	r2, #0
 8005b30:	741a      	strb	r2, [r3, #16]
                }
                ui_render_edit(ui, is_price);
 8005b32:	7bfb      	ldrb	r3, [r7, #15]
 8005b34:	4619      	mov	r1, r3
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f7ff fbee 	bl	8005318 <ui_render_edit>
                return;
 8005b3c:	e01b      	b.n	8005b76 <UI_Task+0x5ae>
            }
        }
    }

    /* --------- Periodic render --------- */
    if ((now - ui->last_render_ms) >= UI_RENDER_PERIOD_MS)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	2b63      	cmp	r3, #99	@ 0x63
 8005b48:	d915      	bls.n	8005b76 <UI_Task+0x5ae>
    {
        ui->last_render_ms = now;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	609a      	str	r2, [r3, #8]

        if (ui->screen == UI_SCREEN_HOME)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	7b1b      	ldrb	r3, [r3, #12]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d103      	bne.n	8005b60 <UI_Task+0x598>
        {
            ui_render_home(ui);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f7ff f99d 	bl	8004e98 <ui_render_home>
 8005b5e:	e00a      	b.n	8005b76 <UI_Task+0x5ae>
        }
        else if (ui->screen == UI_SCREEN_DIAG)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	7b1b      	ldrb	r3, [r3, #12]
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d106      	bne.n	8005b76 <UI_Task+0x5ae>
        {
            ui_render_diag(ui);
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f7ff fa83 	bl	8005074 <ui_render_diag>
 8005b6e:	e002      	b.n	8005b76 <UI_Task+0x5ae>
    if (ui == NULL || ui->mgr == NULL) return;
 8005b70:	bf00      	nop
 8005b72:	e000      	b.n	8005b76 <UI_Task+0x5ae>
                        return;
 8005b74:	bf00      	nop
        else
        {
            /* edit screens redraw only on key */
        }
    }
}
 8005b76:	3718      	adds	r7, #24
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	08018c54 	.word	0x08018c54
 8005b80:	08018c60 	.word	0x08018c60
 8005b84:	08018c6c 	.word	0x08018c6c
 8005b88:	08018c7c 	.word	0x08018c7c
 8005b8c:	08018c8c 	.word	0x08018c8c
 8005b90:	08018ca8 	.word	0x08018ca8
 8005b94:	08018cb8 	.word	0x08018cb8

08005b98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005b98:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005bd4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005b9c:	f7ff f8da 	bl	8004d54 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005ba0:	f7ff f838 	bl	8004c14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ba4:	480c      	ldr	r0, [pc, #48]	@ (8005bd8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005ba6:	490d      	ldr	r1, [pc, #52]	@ (8005bdc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8005be0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005bac:	e002      	b.n	8005bb4 <LoopCopyDataInit>

08005bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005bb2:	3304      	adds	r3, #4

08005bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005bb8:	d3f9      	bcc.n	8005bae <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005bba:	4a0a      	ldr	r2, [pc, #40]	@ (8005be4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005bbc:	4c0a      	ldr	r4, [pc, #40]	@ (8005be8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005bc0:	e001      	b.n	8005bc6 <LoopFillZerobss>

08005bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005bc4:	3204      	adds	r2, #4

08005bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005bc8:	d3fb      	bcc.n	8005bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005bca:	f012 f999 	bl	8017f00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005bce:	f7fb ff21 	bl	8001a14 <main>
  bx  lr
 8005bd2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005bd4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005bd8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005bdc:	2400018c 	.word	0x2400018c
  ldr r2, =_sidata
 8005be0:	08018f94 	.word	0x08018f94
  ldr r2, =_sbss
 8005be4:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 8005be8:	24004078 	.word	0x24004078

08005bec <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005bec:	e7fe      	b.n	8005bec <ADC3_IRQHandler>
	...

08005bf0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b082      	sub	sp, #8
 8005bf4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005bf6:	2003      	movs	r0, #3
 8005bf8:	f000 f98c 	bl	8005f14 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005bfc:	f007 fee6 	bl	800d9cc <HAL_RCC_GetSysClockFreq>
 8005c00:	4602      	mov	r2, r0
 8005c02:	4b15      	ldr	r3, [pc, #84]	@ (8005c58 <HAL_Init+0x68>)
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	0a1b      	lsrs	r3, r3, #8
 8005c08:	f003 030f 	and.w	r3, r3, #15
 8005c0c:	4913      	ldr	r1, [pc, #76]	@ (8005c5c <HAL_Init+0x6c>)
 8005c0e:	5ccb      	ldrb	r3, [r1, r3]
 8005c10:	f003 031f 	and.w	r3, r3, #31
 8005c14:	fa22 f303 	lsr.w	r3, r2, r3
 8005c18:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8005c58 <HAL_Init+0x68>)
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	f003 030f 	and.w	r3, r3, #15
 8005c22:	4a0e      	ldr	r2, [pc, #56]	@ (8005c5c <HAL_Init+0x6c>)
 8005c24:	5cd3      	ldrb	r3, [r2, r3]
 8005c26:	f003 031f 	and.w	r3, r3, #31
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c30:	4a0b      	ldr	r2, [pc, #44]	@ (8005c60 <HAL_Init+0x70>)
 8005c32:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005c34:	4a0b      	ldr	r2, [pc, #44]	@ (8005c64 <HAL_Init+0x74>)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005c3a:	200f      	movs	r0, #15
 8005c3c:	f000 f814 	bl	8005c68 <HAL_InitTick>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d001      	beq.n	8005c4a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e002      	b.n	8005c50 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005c4a:	f7fe fbd3 	bl	80043f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005c4e:	2300      	movs	r3, #0
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3708      	adds	r7, #8
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}
 8005c58:	58024400 	.word	0x58024400
 8005c5c:	08018f20 	.word	0x08018f20
 8005c60:	2400003c 	.word	0x2400003c
 8005c64:	24000038 	.word	0x24000038

08005c68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b082      	sub	sp, #8
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005c70:	4b15      	ldr	r3, [pc, #84]	@ (8005cc8 <HAL_InitTick+0x60>)
 8005c72:	781b      	ldrb	r3, [r3, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d101      	bne.n	8005c7c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e021      	b.n	8005cc0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005c7c:	4b13      	ldr	r3, [pc, #76]	@ (8005ccc <HAL_InitTick+0x64>)
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	4b11      	ldr	r3, [pc, #68]	@ (8005cc8 <HAL_InitTick+0x60>)
 8005c82:	781b      	ldrb	r3, [r3, #0]
 8005c84:	4619      	mov	r1, r3
 8005c86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005c8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c92:	4618      	mov	r0, r3
 8005c94:	f000 f971 	bl	8005f7a <HAL_SYSTICK_Config>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d001      	beq.n	8005ca2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e00e      	b.n	8005cc0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2b0f      	cmp	r3, #15
 8005ca6:	d80a      	bhi.n	8005cbe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ca8:	2200      	movs	r2, #0
 8005caa:	6879      	ldr	r1, [r7, #4]
 8005cac:	f04f 30ff 	mov.w	r0, #4294967295
 8005cb0:	f000 f93b 	bl	8005f2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005cb4:	4a06      	ldr	r2, [pc, #24]	@ (8005cd0 <HAL_InitTick+0x68>)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	e000      	b.n	8005cc0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3708      	adds	r7, #8
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}
 8005cc8:	24000044 	.word	0x24000044
 8005ccc:	24000038 	.word	0x24000038
 8005cd0:	24000040 	.word	0x24000040

08005cd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005cd8:	4b06      	ldr	r3, [pc, #24]	@ (8005cf4 <HAL_IncTick+0x20>)
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	461a      	mov	r2, r3
 8005cde:	4b06      	ldr	r3, [pc, #24]	@ (8005cf8 <HAL_IncTick+0x24>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4413      	add	r3, r2
 8005ce4:	4a04      	ldr	r2, [pc, #16]	@ (8005cf8 <HAL_IncTick+0x24>)
 8005ce6:	6013      	str	r3, [r2, #0]
}
 8005ce8:	bf00      	nop
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	24000044 	.word	0x24000044
 8005cf8:	24002348 	.word	0x24002348

08005cfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	af00      	add	r7, sp, #0
  return uwTick;
 8005d00:	4b03      	ldr	r3, [pc, #12]	@ (8005d10 <HAL_GetTick+0x14>)
 8005d02:	681b      	ldr	r3, [r3, #0]
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	24002348 	.word	0x24002348

08005d14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005d1c:	f7ff ffee 	bl	8005cfc <HAL_GetTick>
 8005d20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d2c:	d005      	beq.n	8005d3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8005d58 <HAL_Delay+0x44>)
 8005d30:	781b      	ldrb	r3, [r3, #0]
 8005d32:	461a      	mov	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	4413      	add	r3, r2
 8005d38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005d3a:	bf00      	nop
 8005d3c:	f7ff ffde 	bl	8005cfc <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d8f7      	bhi.n	8005d3c <HAL_Delay+0x28>
  {
  }
}
 8005d4c:	bf00      	nop
 8005d4e:	bf00      	nop
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	24000044 	.word	0x24000044

08005d5c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005d60:	4b03      	ldr	r3, [pc, #12]	@ (8005d70 <HAL_GetREVID+0x14>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	0c1b      	lsrs	r3, r3, #16
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr
 8005d70:	5c001000 	.word	0x5c001000

08005d74 <__NVIC_SetPriorityGrouping>:
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f003 0307 	and.w	r3, r3, #7
 8005d82:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d84:	4b0b      	ldr	r3, [pc, #44]	@ (8005db4 <__NVIC_SetPriorityGrouping+0x40>)
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d8a:	68ba      	ldr	r2, [r7, #8]
 8005d8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005d90:	4013      	ands	r3, r2
 8005d92:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005d9c:	4b06      	ldr	r3, [pc, #24]	@ (8005db8 <__NVIC_SetPriorityGrouping+0x44>)
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005da2:	4a04      	ldr	r2, [pc, #16]	@ (8005db4 <__NVIC_SetPriorityGrouping+0x40>)
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	60d3      	str	r3, [r2, #12]
}
 8005da8:	bf00      	nop
 8005daa:	3714      	adds	r7, #20
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr
 8005db4:	e000ed00 	.word	0xe000ed00
 8005db8:	05fa0000 	.word	0x05fa0000

08005dbc <__NVIC_GetPriorityGrouping>:
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005dc0:	4b04      	ldr	r3, [pc, #16]	@ (8005dd4 <__NVIC_GetPriorityGrouping+0x18>)
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	0a1b      	lsrs	r3, r3, #8
 8005dc6:	f003 0307 	and.w	r3, r3, #7
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr
 8005dd4:	e000ed00 	.word	0xe000ed00

08005dd8 <__NVIC_EnableIRQ>:
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	4603      	mov	r3, r0
 8005de0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005de2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	db0b      	blt.n	8005e02 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005dea:	88fb      	ldrh	r3, [r7, #6]
 8005dec:	f003 021f 	and.w	r2, r3, #31
 8005df0:	4907      	ldr	r1, [pc, #28]	@ (8005e10 <__NVIC_EnableIRQ+0x38>)
 8005df2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005df6:	095b      	lsrs	r3, r3, #5
 8005df8:	2001      	movs	r0, #1
 8005dfa:	fa00 f202 	lsl.w	r2, r0, r2
 8005dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005e02:	bf00      	nop
 8005e04:	370c      	adds	r7, #12
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	e000e100 	.word	0xe000e100

08005e14 <__NVIC_SetPriority>:
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	6039      	str	r1, [r7, #0]
 8005e1e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005e20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	db0a      	blt.n	8005e3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	b2da      	uxtb	r2, r3
 8005e2c:	490c      	ldr	r1, [pc, #48]	@ (8005e60 <__NVIC_SetPriority+0x4c>)
 8005e2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005e32:	0112      	lsls	r2, r2, #4
 8005e34:	b2d2      	uxtb	r2, r2
 8005e36:	440b      	add	r3, r1
 8005e38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005e3c:	e00a      	b.n	8005e54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	b2da      	uxtb	r2, r3
 8005e42:	4908      	ldr	r1, [pc, #32]	@ (8005e64 <__NVIC_SetPriority+0x50>)
 8005e44:	88fb      	ldrh	r3, [r7, #6]
 8005e46:	f003 030f 	and.w	r3, r3, #15
 8005e4a:	3b04      	subs	r3, #4
 8005e4c:	0112      	lsls	r2, r2, #4
 8005e4e:	b2d2      	uxtb	r2, r2
 8005e50:	440b      	add	r3, r1
 8005e52:	761a      	strb	r2, [r3, #24]
}
 8005e54:	bf00      	nop
 8005e56:	370c      	adds	r7, #12
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr
 8005e60:	e000e100 	.word	0xe000e100
 8005e64:	e000ed00 	.word	0xe000ed00

08005e68 <NVIC_EncodePriority>:
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b089      	sub	sp, #36	@ 0x24
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f003 0307 	and.w	r3, r3, #7
 8005e7a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	f1c3 0307 	rsb	r3, r3, #7
 8005e82:	2b04      	cmp	r3, #4
 8005e84:	bf28      	it	cs
 8005e86:	2304      	movcs	r3, #4
 8005e88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e8a:	69fb      	ldr	r3, [r7, #28]
 8005e8c:	3304      	adds	r3, #4
 8005e8e:	2b06      	cmp	r3, #6
 8005e90:	d902      	bls.n	8005e98 <NVIC_EncodePriority+0x30>
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	3b03      	subs	r3, #3
 8005e96:	e000      	b.n	8005e9a <NVIC_EncodePriority+0x32>
 8005e98:	2300      	movs	r3, #0
 8005e9a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8005ea0:	69bb      	ldr	r3, [r7, #24]
 8005ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea6:	43da      	mvns	r2, r3
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	401a      	ands	r2, r3
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005eb0:	f04f 31ff 	mov.w	r1, #4294967295
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8005eba:	43d9      	mvns	r1, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ec0:	4313      	orrs	r3, r2
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3724      	adds	r7, #36	@ 0x24
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
	...

08005ed0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	3b01      	subs	r3, #1
 8005edc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ee0:	d301      	bcc.n	8005ee6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e00f      	b.n	8005f06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8005f10 <SysTick_Config+0x40>)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	3b01      	subs	r3, #1
 8005eec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005eee:	210f      	movs	r1, #15
 8005ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ef4:	f7ff ff8e 	bl	8005e14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ef8:	4b05      	ldr	r3, [pc, #20]	@ (8005f10 <SysTick_Config+0x40>)
 8005efa:	2200      	movs	r2, #0
 8005efc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005efe:	4b04      	ldr	r3, [pc, #16]	@ (8005f10 <SysTick_Config+0x40>)
 8005f00:	2207      	movs	r2, #7
 8005f02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3708      	adds	r7, #8
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop
 8005f10:	e000e010 	.word	0xe000e010

08005f14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b082      	sub	sp, #8
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f7ff ff29 	bl	8005d74 <__NVIC_SetPriorityGrouping>
}
 8005f22:	bf00      	nop
 8005f24:	3708      	adds	r7, #8
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}

08005f2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f2a:	b580      	push	{r7, lr}
 8005f2c:	b086      	sub	sp, #24
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	4603      	mov	r3, r0
 8005f32:	60b9      	str	r1, [r7, #8]
 8005f34:	607a      	str	r2, [r7, #4]
 8005f36:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005f38:	f7ff ff40 	bl	8005dbc <__NVIC_GetPriorityGrouping>
 8005f3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005f3e:	687a      	ldr	r2, [r7, #4]
 8005f40:	68b9      	ldr	r1, [r7, #8]
 8005f42:	6978      	ldr	r0, [r7, #20]
 8005f44:	f7ff ff90 	bl	8005e68 <NVIC_EncodePriority>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005f4e:	4611      	mov	r1, r2
 8005f50:	4618      	mov	r0, r3
 8005f52:	f7ff ff5f 	bl	8005e14 <__NVIC_SetPriority>
}
 8005f56:	bf00      	nop
 8005f58:	3718      	adds	r7, #24
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b082      	sub	sp, #8
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	4603      	mov	r3, r0
 8005f66:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005f68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7ff ff33 	bl	8005dd8 <__NVIC_EnableIRQ>
}
 8005f72:	bf00      	nop
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}

08005f7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005f7a:	b580      	push	{r7, lr}
 8005f7c:	b082      	sub	sp, #8
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f7ff ffa4 	bl	8005ed0 <SysTick_Config>
 8005f88:	4603      	mov	r3, r0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3708      	adds	r7, #8
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
	...

08005f94 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005f94:	b480      	push	{r7}
 8005f96:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005f98:	f3bf 8f5f 	dmb	sy
}
 8005f9c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005f9e:	4b07      	ldr	r3, [pc, #28]	@ (8005fbc <HAL_MPU_Disable+0x28>)
 8005fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa2:	4a06      	ldr	r2, [pc, #24]	@ (8005fbc <HAL_MPU_Disable+0x28>)
 8005fa4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fa8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005faa:	4b05      	ldr	r3, [pc, #20]	@ (8005fc0 <HAL_MPU_Disable+0x2c>)
 8005fac:	2200      	movs	r2, #0
 8005fae:	605a      	str	r2, [r3, #4]
}
 8005fb0:	bf00      	nop
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	e000ed00 	.word	0xe000ed00
 8005fc0:	e000ed90 	.word	0xe000ed90

08005fc4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005fcc:	4a0b      	ldr	r2, [pc, #44]	@ (8005ffc <HAL_MPU_Enable+0x38>)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f043 0301 	orr.w	r3, r3, #1
 8005fd4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8006000 <HAL_MPU_Enable+0x3c>)
 8005fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fda:	4a09      	ldr	r2, [pc, #36]	@ (8006000 <HAL_MPU_Enable+0x3c>)
 8005fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fe0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005fe2:	f3bf 8f4f 	dsb	sy
}
 8005fe6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005fe8:	f3bf 8f6f 	isb	sy
}
 8005fec:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005fee:	bf00      	nop
 8005ff0:	370c      	adds	r7, #12
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	e000ed90 	.word	0xe000ed90
 8006000:	e000ed00 	.word	0xe000ed00

08006004 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8006004:	b480      	push	{r7}
 8006006:	b083      	sub	sp, #12
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	785a      	ldrb	r2, [r3, #1]
 8006010:	4b1b      	ldr	r3, [pc, #108]	@ (8006080 <HAL_MPU_ConfigRegion+0x7c>)
 8006012:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8006014:	4b1a      	ldr	r3, [pc, #104]	@ (8006080 <HAL_MPU_ConfigRegion+0x7c>)
 8006016:	691b      	ldr	r3, [r3, #16]
 8006018:	4a19      	ldr	r2, [pc, #100]	@ (8006080 <HAL_MPU_ConfigRegion+0x7c>)
 800601a:	f023 0301 	bic.w	r3, r3, #1
 800601e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8006020:	4a17      	ldr	r2, [pc, #92]	@ (8006080 <HAL_MPU_ConfigRegion+0x7c>)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	7b1b      	ldrb	r3, [r3, #12]
 800602c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	7adb      	ldrb	r3, [r3, #11]
 8006032:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006034:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	7a9b      	ldrb	r3, [r3, #10]
 800603a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800603c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	7b5b      	ldrb	r3, [r3, #13]
 8006042:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006044:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	7b9b      	ldrb	r3, [r3, #14]
 800604a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800604c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	7bdb      	ldrb	r3, [r3, #15]
 8006052:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006054:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	7a5b      	ldrb	r3, [r3, #9]
 800605a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800605c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	7a1b      	ldrb	r3, [r3, #8]
 8006062:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006064:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	7812      	ldrb	r2, [r2, #0]
 800606a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800606c:	4a04      	ldr	r2, [pc, #16]	@ (8006080 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800606e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006070:	6113      	str	r3, [r2, #16]
}
 8006072:	bf00      	nop
 8006074:	370c      	adds	r7, #12
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
 800607e:	bf00      	nop
 8006080:	e000ed90 	.word	0xe000ed90

08006084 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b086      	sub	sp, #24
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800608c:	f7ff fe36 	bl	8005cfc <HAL_GetTick>
 8006090:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e316      	b.n	80066ca <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a66      	ldr	r2, [pc, #408]	@ (800623c <HAL_DMA_Init+0x1b8>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d04a      	beq.n	800613c <HAL_DMA_Init+0xb8>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a65      	ldr	r2, [pc, #404]	@ (8006240 <HAL_DMA_Init+0x1bc>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d045      	beq.n	800613c <HAL_DMA_Init+0xb8>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a63      	ldr	r2, [pc, #396]	@ (8006244 <HAL_DMA_Init+0x1c0>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d040      	beq.n	800613c <HAL_DMA_Init+0xb8>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a62      	ldr	r2, [pc, #392]	@ (8006248 <HAL_DMA_Init+0x1c4>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d03b      	beq.n	800613c <HAL_DMA_Init+0xb8>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a60      	ldr	r2, [pc, #384]	@ (800624c <HAL_DMA_Init+0x1c8>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d036      	beq.n	800613c <HAL_DMA_Init+0xb8>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a5f      	ldr	r2, [pc, #380]	@ (8006250 <HAL_DMA_Init+0x1cc>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d031      	beq.n	800613c <HAL_DMA_Init+0xb8>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a5d      	ldr	r2, [pc, #372]	@ (8006254 <HAL_DMA_Init+0x1d0>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d02c      	beq.n	800613c <HAL_DMA_Init+0xb8>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a5c      	ldr	r2, [pc, #368]	@ (8006258 <HAL_DMA_Init+0x1d4>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d027      	beq.n	800613c <HAL_DMA_Init+0xb8>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a5a      	ldr	r2, [pc, #360]	@ (800625c <HAL_DMA_Init+0x1d8>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d022      	beq.n	800613c <HAL_DMA_Init+0xb8>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a59      	ldr	r2, [pc, #356]	@ (8006260 <HAL_DMA_Init+0x1dc>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d01d      	beq.n	800613c <HAL_DMA_Init+0xb8>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a57      	ldr	r2, [pc, #348]	@ (8006264 <HAL_DMA_Init+0x1e0>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d018      	beq.n	800613c <HAL_DMA_Init+0xb8>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a56      	ldr	r2, [pc, #344]	@ (8006268 <HAL_DMA_Init+0x1e4>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d013      	beq.n	800613c <HAL_DMA_Init+0xb8>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a54      	ldr	r2, [pc, #336]	@ (800626c <HAL_DMA_Init+0x1e8>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d00e      	beq.n	800613c <HAL_DMA_Init+0xb8>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a53      	ldr	r2, [pc, #332]	@ (8006270 <HAL_DMA_Init+0x1ec>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d009      	beq.n	800613c <HAL_DMA_Init+0xb8>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a51      	ldr	r2, [pc, #324]	@ (8006274 <HAL_DMA_Init+0x1f0>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d004      	beq.n	800613c <HAL_DMA_Init+0xb8>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a50      	ldr	r2, [pc, #320]	@ (8006278 <HAL_DMA_Init+0x1f4>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d101      	bne.n	8006140 <HAL_DMA_Init+0xbc>
 800613c:	2301      	movs	r3, #1
 800613e:	e000      	b.n	8006142 <HAL_DMA_Init+0xbe>
 8006140:	2300      	movs	r3, #0
 8006142:	2b00      	cmp	r3, #0
 8006144:	f000 813b 	beq.w	80063be <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2202      	movs	r2, #2
 800614c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2200      	movs	r2, #0
 8006154:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a37      	ldr	r2, [pc, #220]	@ (800623c <HAL_DMA_Init+0x1b8>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d04a      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a36      	ldr	r2, [pc, #216]	@ (8006240 <HAL_DMA_Init+0x1bc>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d045      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a34      	ldr	r2, [pc, #208]	@ (8006244 <HAL_DMA_Init+0x1c0>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d040      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a33      	ldr	r2, [pc, #204]	@ (8006248 <HAL_DMA_Init+0x1c4>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d03b      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a31      	ldr	r2, [pc, #196]	@ (800624c <HAL_DMA_Init+0x1c8>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d036      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a30      	ldr	r2, [pc, #192]	@ (8006250 <HAL_DMA_Init+0x1cc>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d031      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a2e      	ldr	r2, [pc, #184]	@ (8006254 <HAL_DMA_Init+0x1d0>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d02c      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a2d      	ldr	r2, [pc, #180]	@ (8006258 <HAL_DMA_Init+0x1d4>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d027      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a2b      	ldr	r2, [pc, #172]	@ (800625c <HAL_DMA_Init+0x1d8>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d022      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a2a      	ldr	r2, [pc, #168]	@ (8006260 <HAL_DMA_Init+0x1dc>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d01d      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a28      	ldr	r2, [pc, #160]	@ (8006264 <HAL_DMA_Init+0x1e0>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d018      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a27      	ldr	r2, [pc, #156]	@ (8006268 <HAL_DMA_Init+0x1e4>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d013      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a25      	ldr	r2, [pc, #148]	@ (800626c <HAL_DMA_Init+0x1e8>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d00e      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a24      	ldr	r2, [pc, #144]	@ (8006270 <HAL_DMA_Init+0x1ec>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d009      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a22      	ldr	r2, [pc, #136]	@ (8006274 <HAL_DMA_Init+0x1f0>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d004      	beq.n	80061f8 <HAL_DMA_Init+0x174>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a21      	ldr	r2, [pc, #132]	@ (8006278 <HAL_DMA_Init+0x1f4>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d108      	bne.n	800620a <HAL_DMA_Init+0x186>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f022 0201 	bic.w	r2, r2, #1
 8006206:	601a      	str	r2, [r3, #0]
 8006208:	e007      	b.n	800621a <HAL_DMA_Init+0x196>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f022 0201 	bic.w	r2, r2, #1
 8006218:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800621a:	e02f      	b.n	800627c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800621c:	f7ff fd6e 	bl	8005cfc <HAL_GetTick>
 8006220:	4602      	mov	r2, r0
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	2b05      	cmp	r3, #5
 8006228:	d928      	bls.n	800627c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2220      	movs	r2, #32
 800622e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2203      	movs	r2, #3
 8006234:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e246      	b.n	80066ca <HAL_DMA_Init+0x646>
 800623c:	40020010 	.word	0x40020010
 8006240:	40020028 	.word	0x40020028
 8006244:	40020040 	.word	0x40020040
 8006248:	40020058 	.word	0x40020058
 800624c:	40020070 	.word	0x40020070
 8006250:	40020088 	.word	0x40020088
 8006254:	400200a0 	.word	0x400200a0
 8006258:	400200b8 	.word	0x400200b8
 800625c:	40020410 	.word	0x40020410
 8006260:	40020428 	.word	0x40020428
 8006264:	40020440 	.word	0x40020440
 8006268:	40020458 	.word	0x40020458
 800626c:	40020470 	.word	0x40020470
 8006270:	40020488 	.word	0x40020488
 8006274:	400204a0 	.word	0x400204a0
 8006278:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	d1c8      	bne.n	800621c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006292:	697a      	ldr	r2, [r7, #20]
 8006294:	4b83      	ldr	r3, [pc, #524]	@ (80064a4 <HAL_DMA_Init+0x420>)
 8006296:	4013      	ands	r3, r2
 8006298:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80062a2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	691b      	ldr	r3, [r3, #16]
 80062a8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062ae:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	699b      	ldr	r3, [r3, #24]
 80062b4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062ba:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6a1b      	ldr	r3, [r3, #32]
 80062c0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062cc:	2b04      	cmp	r3, #4
 80062ce:	d107      	bne.n	80062e0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062d8:	4313      	orrs	r3, r2
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	4313      	orrs	r3, r2
 80062de:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80062e0:	4b71      	ldr	r3, [pc, #452]	@ (80064a8 <HAL_DMA_Init+0x424>)
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	4b71      	ldr	r3, [pc, #452]	@ (80064ac <HAL_DMA_Init+0x428>)
 80062e6:	4013      	ands	r3, r2
 80062e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062ec:	d328      	bcc.n	8006340 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	2b28      	cmp	r3, #40	@ 0x28
 80062f4:	d903      	bls.n	80062fe <HAL_DMA_Init+0x27a>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80062fc:	d917      	bls.n	800632e <HAL_DMA_Init+0x2aa>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	2b3e      	cmp	r3, #62	@ 0x3e
 8006304:	d903      	bls.n	800630e <HAL_DMA_Init+0x28a>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	2b42      	cmp	r3, #66	@ 0x42
 800630c:	d90f      	bls.n	800632e <HAL_DMA_Init+0x2aa>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	2b46      	cmp	r3, #70	@ 0x46
 8006314:	d903      	bls.n	800631e <HAL_DMA_Init+0x29a>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	2b48      	cmp	r3, #72	@ 0x48
 800631c:	d907      	bls.n	800632e <HAL_DMA_Init+0x2aa>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	2b4e      	cmp	r3, #78	@ 0x4e
 8006324:	d905      	bls.n	8006332 <HAL_DMA_Init+0x2ae>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	2b52      	cmp	r3, #82	@ 0x52
 800632c:	d801      	bhi.n	8006332 <HAL_DMA_Init+0x2ae>
 800632e:	2301      	movs	r3, #1
 8006330:	e000      	b.n	8006334 <HAL_DMA_Init+0x2b0>
 8006332:	2300      	movs	r3, #0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d003      	beq.n	8006340 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800633e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	697a      	ldr	r2, [r7, #20]
 8006346:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	f023 0307 	bic.w	r3, r3, #7
 8006356:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635c:	697a      	ldr	r2, [r7, #20]
 800635e:	4313      	orrs	r3, r2
 8006360:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006366:	2b04      	cmp	r3, #4
 8006368:	d117      	bne.n	800639a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800636e:	697a      	ldr	r2, [r7, #20]
 8006370:	4313      	orrs	r3, r2
 8006372:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006378:	2b00      	cmp	r3, #0
 800637a:	d00e      	beq.n	800639a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f002 fb4d 	bl	8008a1c <DMA_CheckFifoParam>
 8006382:	4603      	mov	r3, r0
 8006384:	2b00      	cmp	r3, #0
 8006386:	d008      	beq.n	800639a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2240      	movs	r2, #64	@ 0x40
 800638c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2201      	movs	r2, #1
 8006392:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e197      	b.n	80066ca <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f002 fa88 	bl	80088b8 <DMA_CalcBaseAndBitshift>
 80063a8:	4603      	mov	r3, r0
 80063aa:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063b0:	f003 031f 	and.w	r3, r3, #31
 80063b4:	223f      	movs	r2, #63	@ 0x3f
 80063b6:	409a      	lsls	r2, r3
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	609a      	str	r2, [r3, #8]
 80063bc:	e0cd      	b.n	800655a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a3b      	ldr	r2, [pc, #236]	@ (80064b0 <HAL_DMA_Init+0x42c>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d022      	beq.n	800640e <HAL_DMA_Init+0x38a>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a39      	ldr	r2, [pc, #228]	@ (80064b4 <HAL_DMA_Init+0x430>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d01d      	beq.n	800640e <HAL_DMA_Init+0x38a>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a38      	ldr	r2, [pc, #224]	@ (80064b8 <HAL_DMA_Init+0x434>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d018      	beq.n	800640e <HAL_DMA_Init+0x38a>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a36      	ldr	r2, [pc, #216]	@ (80064bc <HAL_DMA_Init+0x438>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d013      	beq.n	800640e <HAL_DMA_Init+0x38a>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a35      	ldr	r2, [pc, #212]	@ (80064c0 <HAL_DMA_Init+0x43c>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d00e      	beq.n	800640e <HAL_DMA_Init+0x38a>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a33      	ldr	r2, [pc, #204]	@ (80064c4 <HAL_DMA_Init+0x440>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d009      	beq.n	800640e <HAL_DMA_Init+0x38a>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a32      	ldr	r2, [pc, #200]	@ (80064c8 <HAL_DMA_Init+0x444>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d004      	beq.n	800640e <HAL_DMA_Init+0x38a>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a30      	ldr	r2, [pc, #192]	@ (80064cc <HAL_DMA_Init+0x448>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d101      	bne.n	8006412 <HAL_DMA_Init+0x38e>
 800640e:	2301      	movs	r3, #1
 8006410:	e000      	b.n	8006414 <HAL_DMA_Init+0x390>
 8006412:	2300      	movs	r3, #0
 8006414:	2b00      	cmp	r3, #0
 8006416:	f000 8097 	beq.w	8006548 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a24      	ldr	r2, [pc, #144]	@ (80064b0 <HAL_DMA_Init+0x42c>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d021      	beq.n	8006468 <HAL_DMA_Init+0x3e4>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a22      	ldr	r2, [pc, #136]	@ (80064b4 <HAL_DMA_Init+0x430>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d01c      	beq.n	8006468 <HAL_DMA_Init+0x3e4>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a21      	ldr	r2, [pc, #132]	@ (80064b8 <HAL_DMA_Init+0x434>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d017      	beq.n	8006468 <HAL_DMA_Init+0x3e4>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a1f      	ldr	r2, [pc, #124]	@ (80064bc <HAL_DMA_Init+0x438>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d012      	beq.n	8006468 <HAL_DMA_Init+0x3e4>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a1e      	ldr	r2, [pc, #120]	@ (80064c0 <HAL_DMA_Init+0x43c>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d00d      	beq.n	8006468 <HAL_DMA_Init+0x3e4>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a1c      	ldr	r2, [pc, #112]	@ (80064c4 <HAL_DMA_Init+0x440>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d008      	beq.n	8006468 <HAL_DMA_Init+0x3e4>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a1b      	ldr	r2, [pc, #108]	@ (80064c8 <HAL_DMA_Init+0x444>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d003      	beq.n	8006468 <HAL_DMA_Init+0x3e4>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a19      	ldr	r2, [pc, #100]	@ (80064cc <HAL_DMA_Init+0x448>)
 8006466:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2202      	movs	r2, #2
 800646c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006480:	697a      	ldr	r2, [r7, #20]
 8006482:	4b13      	ldr	r3, [pc, #76]	@ (80064d0 <HAL_DMA_Init+0x44c>)
 8006484:	4013      	ands	r3, r2
 8006486:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	2b40      	cmp	r3, #64	@ 0x40
 800648e:	d021      	beq.n	80064d4 <HAL_DMA_Init+0x450>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	2b80      	cmp	r3, #128	@ 0x80
 8006496:	d102      	bne.n	800649e <HAL_DMA_Init+0x41a>
 8006498:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800649c:	e01b      	b.n	80064d6 <HAL_DMA_Init+0x452>
 800649e:	2300      	movs	r3, #0
 80064a0:	e019      	b.n	80064d6 <HAL_DMA_Init+0x452>
 80064a2:	bf00      	nop
 80064a4:	fe10803f 	.word	0xfe10803f
 80064a8:	5c001000 	.word	0x5c001000
 80064ac:	ffff0000 	.word	0xffff0000
 80064b0:	58025408 	.word	0x58025408
 80064b4:	5802541c 	.word	0x5802541c
 80064b8:	58025430 	.word	0x58025430
 80064bc:	58025444 	.word	0x58025444
 80064c0:	58025458 	.word	0x58025458
 80064c4:	5802546c 	.word	0x5802546c
 80064c8:	58025480 	.word	0x58025480
 80064cc:	58025494 	.word	0x58025494
 80064d0:	fffe000f 	.word	0xfffe000f
 80064d4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80064d6:	687a      	ldr	r2, [r7, #4]
 80064d8:	68d2      	ldr	r2, [r2, #12]
 80064da:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80064dc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80064e4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	695b      	ldr	r3, [r3, #20]
 80064ea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80064ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80064f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	69db      	ldr	r3, [r3, #28]
 80064fa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80064fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6a1b      	ldr	r3, [r3, #32]
 8006502:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006504:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	4313      	orrs	r3, r2
 800650a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	697a      	ldr	r2, [r7, #20]
 8006512:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	461a      	mov	r2, r3
 800651a:	4b6e      	ldr	r3, [pc, #440]	@ (80066d4 <HAL_DMA_Init+0x650>)
 800651c:	4413      	add	r3, r2
 800651e:	4a6e      	ldr	r2, [pc, #440]	@ (80066d8 <HAL_DMA_Init+0x654>)
 8006520:	fba2 2303 	umull	r2, r3, r2, r3
 8006524:	091b      	lsrs	r3, r3, #4
 8006526:	009a      	lsls	r2, r3, #2
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f002 f9c3 	bl	80088b8 <DMA_CalcBaseAndBitshift>
 8006532:	4603      	mov	r3, r0
 8006534:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800653a:	f003 031f 	and.w	r3, r3, #31
 800653e:	2201      	movs	r2, #1
 8006540:	409a      	lsls	r2, r3
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	605a      	str	r2, [r3, #4]
 8006546:	e008      	b.n	800655a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2240      	movs	r2, #64	@ 0x40
 800654c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2203      	movs	r2, #3
 8006552:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e0b7      	b.n	80066ca <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a5f      	ldr	r2, [pc, #380]	@ (80066dc <HAL_DMA_Init+0x658>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d072      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a5d      	ldr	r2, [pc, #372]	@ (80066e0 <HAL_DMA_Init+0x65c>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d06d      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a5c      	ldr	r2, [pc, #368]	@ (80066e4 <HAL_DMA_Init+0x660>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d068      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a5a      	ldr	r2, [pc, #360]	@ (80066e8 <HAL_DMA_Init+0x664>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d063      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a59      	ldr	r2, [pc, #356]	@ (80066ec <HAL_DMA_Init+0x668>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d05e      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a57      	ldr	r2, [pc, #348]	@ (80066f0 <HAL_DMA_Init+0x66c>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d059      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a56      	ldr	r2, [pc, #344]	@ (80066f4 <HAL_DMA_Init+0x670>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d054      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a54      	ldr	r2, [pc, #336]	@ (80066f8 <HAL_DMA_Init+0x674>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d04f      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a53      	ldr	r2, [pc, #332]	@ (80066fc <HAL_DMA_Init+0x678>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d04a      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a51      	ldr	r2, [pc, #324]	@ (8006700 <HAL_DMA_Init+0x67c>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d045      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a50      	ldr	r2, [pc, #320]	@ (8006704 <HAL_DMA_Init+0x680>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d040      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a4e      	ldr	r2, [pc, #312]	@ (8006708 <HAL_DMA_Init+0x684>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d03b      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a4d      	ldr	r2, [pc, #308]	@ (800670c <HAL_DMA_Init+0x688>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d036      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a4b      	ldr	r2, [pc, #300]	@ (8006710 <HAL_DMA_Init+0x68c>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d031      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a4a      	ldr	r2, [pc, #296]	@ (8006714 <HAL_DMA_Init+0x690>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d02c      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a48      	ldr	r2, [pc, #288]	@ (8006718 <HAL_DMA_Init+0x694>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d027      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a47      	ldr	r2, [pc, #284]	@ (800671c <HAL_DMA_Init+0x698>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d022      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a45      	ldr	r2, [pc, #276]	@ (8006720 <HAL_DMA_Init+0x69c>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d01d      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a44      	ldr	r2, [pc, #272]	@ (8006724 <HAL_DMA_Init+0x6a0>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d018      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a42      	ldr	r2, [pc, #264]	@ (8006728 <HAL_DMA_Init+0x6a4>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d013      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a41      	ldr	r2, [pc, #260]	@ (800672c <HAL_DMA_Init+0x6a8>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d00e      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a3f      	ldr	r2, [pc, #252]	@ (8006730 <HAL_DMA_Init+0x6ac>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d009      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a3e      	ldr	r2, [pc, #248]	@ (8006734 <HAL_DMA_Init+0x6b0>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d004      	beq.n	800664a <HAL_DMA_Init+0x5c6>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a3c      	ldr	r2, [pc, #240]	@ (8006738 <HAL_DMA_Init+0x6b4>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d101      	bne.n	800664e <HAL_DMA_Init+0x5ca>
 800664a:	2301      	movs	r3, #1
 800664c:	e000      	b.n	8006650 <HAL_DMA_Init+0x5cc>
 800664e:	2300      	movs	r3, #0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d032      	beq.n	80066ba <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f002 fa5d 	bl	8008b14 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	2b80      	cmp	r3, #128	@ 0x80
 8006660:	d102      	bne.n	8006668 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685a      	ldr	r2, [r3, #4]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006670:	b2d2      	uxtb	r2, r2
 8006672:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800667c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d010      	beq.n	80066a8 <HAL_DMA_Init+0x624>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	2b08      	cmp	r3, #8
 800668c:	d80c      	bhi.n	80066a8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f002 fada 	bl	8008c48 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006698:	2200      	movs	r2, #0
 800669a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80066a4:	605a      	str	r2, [r3, #4]
 80066a6:	e008      	b.n	80066ba <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80066c8:	2300      	movs	r3, #0
}
 80066ca:	4618      	mov	r0, r3
 80066cc:	3718      	adds	r7, #24
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}
 80066d2:	bf00      	nop
 80066d4:	a7fdabf8 	.word	0xa7fdabf8
 80066d8:	cccccccd 	.word	0xcccccccd
 80066dc:	40020010 	.word	0x40020010
 80066e0:	40020028 	.word	0x40020028
 80066e4:	40020040 	.word	0x40020040
 80066e8:	40020058 	.word	0x40020058
 80066ec:	40020070 	.word	0x40020070
 80066f0:	40020088 	.word	0x40020088
 80066f4:	400200a0 	.word	0x400200a0
 80066f8:	400200b8 	.word	0x400200b8
 80066fc:	40020410 	.word	0x40020410
 8006700:	40020428 	.word	0x40020428
 8006704:	40020440 	.word	0x40020440
 8006708:	40020458 	.word	0x40020458
 800670c:	40020470 	.word	0x40020470
 8006710:	40020488 	.word	0x40020488
 8006714:	400204a0 	.word	0x400204a0
 8006718:	400204b8 	.word	0x400204b8
 800671c:	58025408 	.word	0x58025408
 8006720:	5802541c 	.word	0x5802541c
 8006724:	58025430 	.word	0x58025430
 8006728:	58025444 	.word	0x58025444
 800672c:	58025458 	.word	0x58025458
 8006730:	5802546c 	.word	0x5802546c
 8006734:	58025480 	.word	0x58025480
 8006738:	58025494 	.word	0x58025494

0800673c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b086      	sub	sp, #24
 8006740:	af00      	add	r7, sp, #0
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	60b9      	str	r1, [r7, #8]
 8006746:	607a      	str	r2, [r7, #4]
 8006748:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800674a:	2300      	movs	r3, #0
 800674c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d101      	bne.n	8006758 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e226      	b.n	8006ba6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800675e:	2b01      	cmp	r3, #1
 8006760:	d101      	bne.n	8006766 <HAL_DMA_Start_IT+0x2a>
 8006762:	2302      	movs	r3, #2
 8006764:	e21f      	b.n	8006ba6 <HAL_DMA_Start_IT+0x46a>
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2201      	movs	r2, #1
 800676a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006774:	b2db      	uxtb	r3, r3
 8006776:	2b01      	cmp	r3, #1
 8006778:	f040 820a 	bne.w	8006b90 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2202      	movs	r2, #2
 8006780:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2200      	movs	r2, #0
 8006788:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a68      	ldr	r2, [pc, #416]	@ (8006930 <HAL_DMA_Start_IT+0x1f4>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d04a      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a66      	ldr	r2, [pc, #408]	@ (8006934 <HAL_DMA_Start_IT+0x1f8>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d045      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a65      	ldr	r2, [pc, #404]	@ (8006938 <HAL_DMA_Start_IT+0x1fc>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d040      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a63      	ldr	r2, [pc, #396]	@ (800693c <HAL_DMA_Start_IT+0x200>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d03b      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a62      	ldr	r2, [pc, #392]	@ (8006940 <HAL_DMA_Start_IT+0x204>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d036      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a60      	ldr	r2, [pc, #384]	@ (8006944 <HAL_DMA_Start_IT+0x208>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d031      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a5f      	ldr	r2, [pc, #380]	@ (8006948 <HAL_DMA_Start_IT+0x20c>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d02c      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a5d      	ldr	r2, [pc, #372]	@ (800694c <HAL_DMA_Start_IT+0x210>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d027      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a5c      	ldr	r2, [pc, #368]	@ (8006950 <HAL_DMA_Start_IT+0x214>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d022      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a5a      	ldr	r2, [pc, #360]	@ (8006954 <HAL_DMA_Start_IT+0x218>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d01d      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a59      	ldr	r2, [pc, #356]	@ (8006958 <HAL_DMA_Start_IT+0x21c>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d018      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a57      	ldr	r2, [pc, #348]	@ (800695c <HAL_DMA_Start_IT+0x220>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d013      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a56      	ldr	r2, [pc, #344]	@ (8006960 <HAL_DMA_Start_IT+0x224>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d00e      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a54      	ldr	r2, [pc, #336]	@ (8006964 <HAL_DMA_Start_IT+0x228>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d009      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a53      	ldr	r2, [pc, #332]	@ (8006968 <HAL_DMA_Start_IT+0x22c>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d004      	beq.n	800682a <HAL_DMA_Start_IT+0xee>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a51      	ldr	r2, [pc, #324]	@ (800696c <HAL_DMA_Start_IT+0x230>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d108      	bne.n	800683c <HAL_DMA_Start_IT+0x100>
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f022 0201 	bic.w	r2, r2, #1
 8006838:	601a      	str	r2, [r3, #0]
 800683a:	e007      	b.n	800684c <HAL_DMA_Start_IT+0x110>
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f022 0201 	bic.w	r2, r2, #1
 800684a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	68b9      	ldr	r1, [r7, #8]
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	f001 fe84 	bl	8008560 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a34      	ldr	r2, [pc, #208]	@ (8006930 <HAL_DMA_Start_IT+0x1f4>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d04a      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a33      	ldr	r2, [pc, #204]	@ (8006934 <HAL_DMA_Start_IT+0x1f8>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d045      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a31      	ldr	r2, [pc, #196]	@ (8006938 <HAL_DMA_Start_IT+0x1fc>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d040      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a30      	ldr	r2, [pc, #192]	@ (800693c <HAL_DMA_Start_IT+0x200>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d03b      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a2e      	ldr	r2, [pc, #184]	@ (8006940 <HAL_DMA_Start_IT+0x204>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d036      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a2d      	ldr	r2, [pc, #180]	@ (8006944 <HAL_DMA_Start_IT+0x208>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d031      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a2b      	ldr	r2, [pc, #172]	@ (8006948 <HAL_DMA_Start_IT+0x20c>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d02c      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a2a      	ldr	r2, [pc, #168]	@ (800694c <HAL_DMA_Start_IT+0x210>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d027      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a28      	ldr	r2, [pc, #160]	@ (8006950 <HAL_DMA_Start_IT+0x214>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d022      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a27      	ldr	r2, [pc, #156]	@ (8006954 <HAL_DMA_Start_IT+0x218>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d01d      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a25      	ldr	r2, [pc, #148]	@ (8006958 <HAL_DMA_Start_IT+0x21c>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d018      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a24      	ldr	r2, [pc, #144]	@ (800695c <HAL_DMA_Start_IT+0x220>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d013      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a22      	ldr	r2, [pc, #136]	@ (8006960 <HAL_DMA_Start_IT+0x224>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d00e      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a21      	ldr	r2, [pc, #132]	@ (8006964 <HAL_DMA_Start_IT+0x228>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d009      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a1f      	ldr	r2, [pc, #124]	@ (8006968 <HAL_DMA_Start_IT+0x22c>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d004      	beq.n	80068f8 <HAL_DMA_Start_IT+0x1bc>
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a1e      	ldr	r2, [pc, #120]	@ (800696c <HAL_DMA_Start_IT+0x230>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d101      	bne.n	80068fc <HAL_DMA_Start_IT+0x1c0>
 80068f8:	2301      	movs	r3, #1
 80068fa:	e000      	b.n	80068fe <HAL_DMA_Start_IT+0x1c2>
 80068fc:	2300      	movs	r3, #0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d036      	beq.n	8006970 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f023 021e 	bic.w	r2, r3, #30
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f042 0216 	orr.w	r2, r2, #22
 8006914:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691a:	2b00      	cmp	r3, #0
 800691c:	d03e      	beq.n	800699c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f042 0208 	orr.w	r2, r2, #8
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	e035      	b.n	800699c <HAL_DMA_Start_IT+0x260>
 8006930:	40020010 	.word	0x40020010
 8006934:	40020028 	.word	0x40020028
 8006938:	40020040 	.word	0x40020040
 800693c:	40020058 	.word	0x40020058
 8006940:	40020070 	.word	0x40020070
 8006944:	40020088 	.word	0x40020088
 8006948:	400200a0 	.word	0x400200a0
 800694c:	400200b8 	.word	0x400200b8
 8006950:	40020410 	.word	0x40020410
 8006954:	40020428 	.word	0x40020428
 8006958:	40020440 	.word	0x40020440
 800695c:	40020458 	.word	0x40020458
 8006960:	40020470 	.word	0x40020470
 8006964:	40020488 	.word	0x40020488
 8006968:	400204a0 	.word	0x400204a0
 800696c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f023 020e 	bic.w	r2, r3, #14
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f042 020a 	orr.w	r2, r2, #10
 8006982:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006988:	2b00      	cmp	r3, #0
 800698a:	d007      	beq.n	800699c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f042 0204 	orr.w	r2, r2, #4
 800699a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a83      	ldr	r2, [pc, #524]	@ (8006bb0 <HAL_DMA_Start_IT+0x474>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d072      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a82      	ldr	r2, [pc, #520]	@ (8006bb4 <HAL_DMA_Start_IT+0x478>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d06d      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a80      	ldr	r2, [pc, #512]	@ (8006bb8 <HAL_DMA_Start_IT+0x47c>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d068      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a7f      	ldr	r2, [pc, #508]	@ (8006bbc <HAL_DMA_Start_IT+0x480>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d063      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a7d      	ldr	r2, [pc, #500]	@ (8006bc0 <HAL_DMA_Start_IT+0x484>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d05e      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a7c      	ldr	r2, [pc, #496]	@ (8006bc4 <HAL_DMA_Start_IT+0x488>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d059      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a7a      	ldr	r2, [pc, #488]	@ (8006bc8 <HAL_DMA_Start_IT+0x48c>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d054      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a79      	ldr	r2, [pc, #484]	@ (8006bcc <HAL_DMA_Start_IT+0x490>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d04f      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a77      	ldr	r2, [pc, #476]	@ (8006bd0 <HAL_DMA_Start_IT+0x494>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d04a      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a76      	ldr	r2, [pc, #472]	@ (8006bd4 <HAL_DMA_Start_IT+0x498>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d045      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a74      	ldr	r2, [pc, #464]	@ (8006bd8 <HAL_DMA_Start_IT+0x49c>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d040      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a73      	ldr	r2, [pc, #460]	@ (8006bdc <HAL_DMA_Start_IT+0x4a0>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d03b      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a71      	ldr	r2, [pc, #452]	@ (8006be0 <HAL_DMA_Start_IT+0x4a4>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d036      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a70      	ldr	r2, [pc, #448]	@ (8006be4 <HAL_DMA_Start_IT+0x4a8>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d031      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a6e      	ldr	r2, [pc, #440]	@ (8006be8 <HAL_DMA_Start_IT+0x4ac>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d02c      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a6d      	ldr	r2, [pc, #436]	@ (8006bec <HAL_DMA_Start_IT+0x4b0>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d027      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a6b      	ldr	r2, [pc, #428]	@ (8006bf0 <HAL_DMA_Start_IT+0x4b4>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d022      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a6a      	ldr	r2, [pc, #424]	@ (8006bf4 <HAL_DMA_Start_IT+0x4b8>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d01d      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a68      	ldr	r2, [pc, #416]	@ (8006bf8 <HAL_DMA_Start_IT+0x4bc>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d018      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a67      	ldr	r2, [pc, #412]	@ (8006bfc <HAL_DMA_Start_IT+0x4c0>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d013      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a65      	ldr	r2, [pc, #404]	@ (8006c00 <HAL_DMA_Start_IT+0x4c4>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d00e      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a64      	ldr	r2, [pc, #400]	@ (8006c04 <HAL_DMA_Start_IT+0x4c8>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d009      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a62      	ldr	r2, [pc, #392]	@ (8006c08 <HAL_DMA_Start_IT+0x4cc>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d004      	beq.n	8006a8c <HAL_DMA_Start_IT+0x350>
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a61      	ldr	r2, [pc, #388]	@ (8006c0c <HAL_DMA_Start_IT+0x4d0>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d101      	bne.n	8006a90 <HAL_DMA_Start_IT+0x354>
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e000      	b.n	8006a92 <HAL_DMA_Start_IT+0x356>
 8006a90:	2300      	movs	r3, #0
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d01a      	beq.n	8006acc <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d007      	beq.n	8006ab4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ab2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d007      	beq.n	8006acc <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ac6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006aca:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a37      	ldr	r2, [pc, #220]	@ (8006bb0 <HAL_DMA_Start_IT+0x474>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d04a      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a36      	ldr	r2, [pc, #216]	@ (8006bb4 <HAL_DMA_Start_IT+0x478>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d045      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a34      	ldr	r2, [pc, #208]	@ (8006bb8 <HAL_DMA_Start_IT+0x47c>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d040      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a33      	ldr	r2, [pc, #204]	@ (8006bbc <HAL_DMA_Start_IT+0x480>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d03b      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a31      	ldr	r2, [pc, #196]	@ (8006bc0 <HAL_DMA_Start_IT+0x484>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d036      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a30      	ldr	r2, [pc, #192]	@ (8006bc4 <HAL_DMA_Start_IT+0x488>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d031      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a2e      	ldr	r2, [pc, #184]	@ (8006bc8 <HAL_DMA_Start_IT+0x48c>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d02c      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a2d      	ldr	r2, [pc, #180]	@ (8006bcc <HAL_DMA_Start_IT+0x490>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d027      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a2b      	ldr	r2, [pc, #172]	@ (8006bd0 <HAL_DMA_Start_IT+0x494>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d022      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a2a      	ldr	r2, [pc, #168]	@ (8006bd4 <HAL_DMA_Start_IT+0x498>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d01d      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a28      	ldr	r2, [pc, #160]	@ (8006bd8 <HAL_DMA_Start_IT+0x49c>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d018      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a27      	ldr	r2, [pc, #156]	@ (8006bdc <HAL_DMA_Start_IT+0x4a0>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d013      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a25      	ldr	r2, [pc, #148]	@ (8006be0 <HAL_DMA_Start_IT+0x4a4>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d00e      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a24      	ldr	r2, [pc, #144]	@ (8006be4 <HAL_DMA_Start_IT+0x4a8>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d009      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a22      	ldr	r2, [pc, #136]	@ (8006be8 <HAL_DMA_Start_IT+0x4ac>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d004      	beq.n	8006b6c <HAL_DMA_Start_IT+0x430>
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a21      	ldr	r2, [pc, #132]	@ (8006bec <HAL_DMA_Start_IT+0x4b0>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d108      	bne.n	8006b7e <HAL_DMA_Start_IT+0x442>
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f042 0201 	orr.w	r2, r2, #1
 8006b7a:	601a      	str	r2, [r3, #0]
 8006b7c:	e012      	b.n	8006ba4 <HAL_DMA_Start_IT+0x468>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f042 0201 	orr.w	r2, r2, #1
 8006b8c:	601a      	str	r2, [r3, #0]
 8006b8e:	e009      	b.n	8006ba4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b96:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006ba4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3718      	adds	r7, #24
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
 8006bae:	bf00      	nop
 8006bb0:	40020010 	.word	0x40020010
 8006bb4:	40020028 	.word	0x40020028
 8006bb8:	40020040 	.word	0x40020040
 8006bbc:	40020058 	.word	0x40020058
 8006bc0:	40020070 	.word	0x40020070
 8006bc4:	40020088 	.word	0x40020088
 8006bc8:	400200a0 	.word	0x400200a0
 8006bcc:	400200b8 	.word	0x400200b8
 8006bd0:	40020410 	.word	0x40020410
 8006bd4:	40020428 	.word	0x40020428
 8006bd8:	40020440 	.word	0x40020440
 8006bdc:	40020458 	.word	0x40020458
 8006be0:	40020470 	.word	0x40020470
 8006be4:	40020488 	.word	0x40020488
 8006be8:	400204a0 	.word	0x400204a0
 8006bec:	400204b8 	.word	0x400204b8
 8006bf0:	58025408 	.word	0x58025408
 8006bf4:	5802541c 	.word	0x5802541c
 8006bf8:	58025430 	.word	0x58025430
 8006bfc:	58025444 	.word	0x58025444
 8006c00:	58025458 	.word	0x58025458
 8006c04:	5802546c 	.word	0x5802546c
 8006c08:	58025480 	.word	0x58025480
 8006c0c:	58025494 	.word	0x58025494

08006c10 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006c18:	f7ff f870 	bl	8005cfc <HAL_GetTick>
 8006c1c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d101      	bne.n	8006c28 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e2dc      	b.n	80071e2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	2b02      	cmp	r3, #2
 8006c32:	d008      	beq.n	8006c46 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2280      	movs	r2, #128	@ 0x80
 8006c38:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e2cd      	b.n	80071e2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	4a76      	ldr	r2, [pc, #472]	@ (8006e24 <HAL_DMA_Abort+0x214>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d04a      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4a74      	ldr	r2, [pc, #464]	@ (8006e28 <HAL_DMA_Abort+0x218>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d045      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a73      	ldr	r2, [pc, #460]	@ (8006e2c <HAL_DMA_Abort+0x21c>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d040      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a71      	ldr	r2, [pc, #452]	@ (8006e30 <HAL_DMA_Abort+0x220>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d03b      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a70      	ldr	r2, [pc, #448]	@ (8006e34 <HAL_DMA_Abort+0x224>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d036      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a6e      	ldr	r2, [pc, #440]	@ (8006e38 <HAL_DMA_Abort+0x228>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d031      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a6d      	ldr	r2, [pc, #436]	@ (8006e3c <HAL_DMA_Abort+0x22c>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d02c      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a6b      	ldr	r2, [pc, #428]	@ (8006e40 <HAL_DMA_Abort+0x230>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d027      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a6a      	ldr	r2, [pc, #424]	@ (8006e44 <HAL_DMA_Abort+0x234>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d022      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a68      	ldr	r2, [pc, #416]	@ (8006e48 <HAL_DMA_Abort+0x238>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d01d      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a67      	ldr	r2, [pc, #412]	@ (8006e4c <HAL_DMA_Abort+0x23c>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d018      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a65      	ldr	r2, [pc, #404]	@ (8006e50 <HAL_DMA_Abort+0x240>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d013      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a64      	ldr	r2, [pc, #400]	@ (8006e54 <HAL_DMA_Abort+0x244>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d00e      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a62      	ldr	r2, [pc, #392]	@ (8006e58 <HAL_DMA_Abort+0x248>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d009      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a61      	ldr	r2, [pc, #388]	@ (8006e5c <HAL_DMA_Abort+0x24c>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d004      	beq.n	8006ce6 <HAL_DMA_Abort+0xd6>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a5f      	ldr	r2, [pc, #380]	@ (8006e60 <HAL_DMA_Abort+0x250>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d101      	bne.n	8006cea <HAL_DMA_Abort+0xda>
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e000      	b.n	8006cec <HAL_DMA_Abort+0xdc>
 8006cea:	2300      	movs	r3, #0
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d013      	beq.n	8006d18 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f022 021e 	bic.w	r2, r2, #30
 8006cfe:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	695a      	ldr	r2, [r3, #20]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d0e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	617b      	str	r3, [r7, #20]
 8006d16:	e00a      	b.n	8006d2e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f022 020e 	bic.w	r2, r2, #14
 8006d26:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a3c      	ldr	r2, [pc, #240]	@ (8006e24 <HAL_DMA_Abort+0x214>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d072      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a3a      	ldr	r2, [pc, #232]	@ (8006e28 <HAL_DMA_Abort+0x218>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d06d      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a39      	ldr	r2, [pc, #228]	@ (8006e2c <HAL_DMA_Abort+0x21c>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d068      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a37      	ldr	r2, [pc, #220]	@ (8006e30 <HAL_DMA_Abort+0x220>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d063      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a36      	ldr	r2, [pc, #216]	@ (8006e34 <HAL_DMA_Abort+0x224>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d05e      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a34      	ldr	r2, [pc, #208]	@ (8006e38 <HAL_DMA_Abort+0x228>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d059      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a33      	ldr	r2, [pc, #204]	@ (8006e3c <HAL_DMA_Abort+0x22c>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d054      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a31      	ldr	r2, [pc, #196]	@ (8006e40 <HAL_DMA_Abort+0x230>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d04f      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a30      	ldr	r2, [pc, #192]	@ (8006e44 <HAL_DMA_Abort+0x234>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d04a      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a2e      	ldr	r2, [pc, #184]	@ (8006e48 <HAL_DMA_Abort+0x238>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d045      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a2d      	ldr	r2, [pc, #180]	@ (8006e4c <HAL_DMA_Abort+0x23c>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d040      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a2b      	ldr	r2, [pc, #172]	@ (8006e50 <HAL_DMA_Abort+0x240>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d03b      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a2a      	ldr	r2, [pc, #168]	@ (8006e54 <HAL_DMA_Abort+0x244>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d036      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a28      	ldr	r2, [pc, #160]	@ (8006e58 <HAL_DMA_Abort+0x248>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d031      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a27      	ldr	r2, [pc, #156]	@ (8006e5c <HAL_DMA_Abort+0x24c>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d02c      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a25      	ldr	r2, [pc, #148]	@ (8006e60 <HAL_DMA_Abort+0x250>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d027      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a24      	ldr	r2, [pc, #144]	@ (8006e64 <HAL_DMA_Abort+0x254>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d022      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a22      	ldr	r2, [pc, #136]	@ (8006e68 <HAL_DMA_Abort+0x258>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d01d      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a21      	ldr	r2, [pc, #132]	@ (8006e6c <HAL_DMA_Abort+0x25c>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d018      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a1f      	ldr	r2, [pc, #124]	@ (8006e70 <HAL_DMA_Abort+0x260>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d013      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8006e74 <HAL_DMA_Abort+0x264>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d00e      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a1c      	ldr	r2, [pc, #112]	@ (8006e78 <HAL_DMA_Abort+0x268>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d009      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a1b      	ldr	r2, [pc, #108]	@ (8006e7c <HAL_DMA_Abort+0x26c>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d004      	beq.n	8006e1e <HAL_DMA_Abort+0x20e>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a19      	ldr	r2, [pc, #100]	@ (8006e80 <HAL_DMA_Abort+0x270>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d132      	bne.n	8006e84 <HAL_DMA_Abort+0x274>
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e031      	b.n	8006e86 <HAL_DMA_Abort+0x276>
 8006e22:	bf00      	nop
 8006e24:	40020010 	.word	0x40020010
 8006e28:	40020028 	.word	0x40020028
 8006e2c:	40020040 	.word	0x40020040
 8006e30:	40020058 	.word	0x40020058
 8006e34:	40020070 	.word	0x40020070
 8006e38:	40020088 	.word	0x40020088
 8006e3c:	400200a0 	.word	0x400200a0
 8006e40:	400200b8 	.word	0x400200b8
 8006e44:	40020410 	.word	0x40020410
 8006e48:	40020428 	.word	0x40020428
 8006e4c:	40020440 	.word	0x40020440
 8006e50:	40020458 	.word	0x40020458
 8006e54:	40020470 	.word	0x40020470
 8006e58:	40020488 	.word	0x40020488
 8006e5c:	400204a0 	.word	0x400204a0
 8006e60:	400204b8 	.word	0x400204b8
 8006e64:	58025408 	.word	0x58025408
 8006e68:	5802541c 	.word	0x5802541c
 8006e6c:	58025430 	.word	0x58025430
 8006e70:	58025444 	.word	0x58025444
 8006e74:	58025458 	.word	0x58025458
 8006e78:	5802546c 	.word	0x5802546c
 8006e7c:	58025480 	.word	0x58025480
 8006e80:	58025494 	.word	0x58025494
 8006e84:	2300      	movs	r3, #0
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d007      	beq.n	8006e9a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e98:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a6d      	ldr	r2, [pc, #436]	@ (8007054 <HAL_DMA_Abort+0x444>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d04a      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a6b      	ldr	r2, [pc, #428]	@ (8007058 <HAL_DMA_Abort+0x448>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d045      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a6a      	ldr	r2, [pc, #424]	@ (800705c <HAL_DMA_Abort+0x44c>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d040      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a68      	ldr	r2, [pc, #416]	@ (8007060 <HAL_DMA_Abort+0x450>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d03b      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a67      	ldr	r2, [pc, #412]	@ (8007064 <HAL_DMA_Abort+0x454>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d036      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a65      	ldr	r2, [pc, #404]	@ (8007068 <HAL_DMA_Abort+0x458>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d031      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a64      	ldr	r2, [pc, #400]	@ (800706c <HAL_DMA_Abort+0x45c>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d02c      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a62      	ldr	r2, [pc, #392]	@ (8007070 <HAL_DMA_Abort+0x460>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d027      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a61      	ldr	r2, [pc, #388]	@ (8007074 <HAL_DMA_Abort+0x464>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d022      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a5f      	ldr	r2, [pc, #380]	@ (8007078 <HAL_DMA_Abort+0x468>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d01d      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a5e      	ldr	r2, [pc, #376]	@ (800707c <HAL_DMA_Abort+0x46c>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d018      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a5c      	ldr	r2, [pc, #368]	@ (8007080 <HAL_DMA_Abort+0x470>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d013      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a5b      	ldr	r2, [pc, #364]	@ (8007084 <HAL_DMA_Abort+0x474>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d00e      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a59      	ldr	r2, [pc, #356]	@ (8007088 <HAL_DMA_Abort+0x478>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d009      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a58      	ldr	r2, [pc, #352]	@ (800708c <HAL_DMA_Abort+0x47c>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d004      	beq.n	8006f3a <HAL_DMA_Abort+0x32a>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a56      	ldr	r2, [pc, #344]	@ (8007090 <HAL_DMA_Abort+0x480>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d108      	bne.n	8006f4c <HAL_DMA_Abort+0x33c>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f022 0201 	bic.w	r2, r2, #1
 8006f48:	601a      	str	r2, [r3, #0]
 8006f4a:	e007      	b.n	8006f5c <HAL_DMA_Abort+0x34c>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f022 0201 	bic.w	r2, r2, #1
 8006f5a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006f5c:	e013      	b.n	8006f86 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006f5e:	f7fe fecd 	bl	8005cfc <HAL_GetTick>
 8006f62:	4602      	mov	r2, r0
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	1ad3      	subs	r3, r2, r3
 8006f68:	2b05      	cmp	r3, #5
 8006f6a:	d90c      	bls.n	8006f86 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2220      	movs	r2, #32
 8006f70:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2203      	movs	r2, #3
 8006f76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	e12d      	b.n	80071e2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f003 0301 	and.w	r3, r3, #1
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1e5      	bne.n	8006f5e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a2f      	ldr	r2, [pc, #188]	@ (8007054 <HAL_DMA_Abort+0x444>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d04a      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a2d      	ldr	r2, [pc, #180]	@ (8007058 <HAL_DMA_Abort+0x448>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d045      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a2c      	ldr	r2, [pc, #176]	@ (800705c <HAL_DMA_Abort+0x44c>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d040      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a2a      	ldr	r2, [pc, #168]	@ (8007060 <HAL_DMA_Abort+0x450>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d03b      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a29      	ldr	r2, [pc, #164]	@ (8007064 <HAL_DMA_Abort+0x454>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d036      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a27      	ldr	r2, [pc, #156]	@ (8007068 <HAL_DMA_Abort+0x458>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d031      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a26      	ldr	r2, [pc, #152]	@ (800706c <HAL_DMA_Abort+0x45c>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d02c      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a24      	ldr	r2, [pc, #144]	@ (8007070 <HAL_DMA_Abort+0x460>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d027      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a23      	ldr	r2, [pc, #140]	@ (8007074 <HAL_DMA_Abort+0x464>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d022      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a21      	ldr	r2, [pc, #132]	@ (8007078 <HAL_DMA_Abort+0x468>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d01d      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a20      	ldr	r2, [pc, #128]	@ (800707c <HAL_DMA_Abort+0x46c>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d018      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a1e      	ldr	r2, [pc, #120]	@ (8007080 <HAL_DMA_Abort+0x470>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d013      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a1d      	ldr	r2, [pc, #116]	@ (8007084 <HAL_DMA_Abort+0x474>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d00e      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a1b      	ldr	r2, [pc, #108]	@ (8007088 <HAL_DMA_Abort+0x478>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d009      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a1a      	ldr	r2, [pc, #104]	@ (800708c <HAL_DMA_Abort+0x47c>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d004      	beq.n	8007032 <HAL_DMA_Abort+0x422>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a18      	ldr	r2, [pc, #96]	@ (8007090 <HAL_DMA_Abort+0x480>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d101      	bne.n	8007036 <HAL_DMA_Abort+0x426>
 8007032:	2301      	movs	r3, #1
 8007034:	e000      	b.n	8007038 <HAL_DMA_Abort+0x428>
 8007036:	2300      	movs	r3, #0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d02b      	beq.n	8007094 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007040:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007046:	f003 031f 	and.w	r3, r3, #31
 800704a:	223f      	movs	r2, #63	@ 0x3f
 800704c:	409a      	lsls	r2, r3
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	609a      	str	r2, [r3, #8]
 8007052:	e02a      	b.n	80070aa <HAL_DMA_Abort+0x49a>
 8007054:	40020010 	.word	0x40020010
 8007058:	40020028 	.word	0x40020028
 800705c:	40020040 	.word	0x40020040
 8007060:	40020058 	.word	0x40020058
 8007064:	40020070 	.word	0x40020070
 8007068:	40020088 	.word	0x40020088
 800706c:	400200a0 	.word	0x400200a0
 8007070:	400200b8 	.word	0x400200b8
 8007074:	40020410 	.word	0x40020410
 8007078:	40020428 	.word	0x40020428
 800707c:	40020440 	.word	0x40020440
 8007080:	40020458 	.word	0x40020458
 8007084:	40020470 	.word	0x40020470
 8007088:	40020488 	.word	0x40020488
 800708c:	400204a0 	.word	0x400204a0
 8007090:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007098:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800709e:	f003 031f 	and.w	r3, r3, #31
 80070a2:	2201      	movs	r2, #1
 80070a4:	409a      	lsls	r2, r3
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a4f      	ldr	r2, [pc, #316]	@ (80071ec <HAL_DMA_Abort+0x5dc>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d072      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a4d      	ldr	r2, [pc, #308]	@ (80071f0 <HAL_DMA_Abort+0x5e0>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d06d      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a4c      	ldr	r2, [pc, #304]	@ (80071f4 <HAL_DMA_Abort+0x5e4>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d068      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a4a      	ldr	r2, [pc, #296]	@ (80071f8 <HAL_DMA_Abort+0x5e8>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d063      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a49      	ldr	r2, [pc, #292]	@ (80071fc <HAL_DMA_Abort+0x5ec>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d05e      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a47      	ldr	r2, [pc, #284]	@ (8007200 <HAL_DMA_Abort+0x5f0>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d059      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a46      	ldr	r2, [pc, #280]	@ (8007204 <HAL_DMA_Abort+0x5f4>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d054      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a44      	ldr	r2, [pc, #272]	@ (8007208 <HAL_DMA_Abort+0x5f8>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d04f      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a43      	ldr	r2, [pc, #268]	@ (800720c <HAL_DMA_Abort+0x5fc>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d04a      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a41      	ldr	r2, [pc, #260]	@ (8007210 <HAL_DMA_Abort+0x600>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d045      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a40      	ldr	r2, [pc, #256]	@ (8007214 <HAL_DMA_Abort+0x604>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d040      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a3e      	ldr	r2, [pc, #248]	@ (8007218 <HAL_DMA_Abort+0x608>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d03b      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a3d      	ldr	r2, [pc, #244]	@ (800721c <HAL_DMA_Abort+0x60c>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d036      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a3b      	ldr	r2, [pc, #236]	@ (8007220 <HAL_DMA_Abort+0x610>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d031      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a3a      	ldr	r2, [pc, #232]	@ (8007224 <HAL_DMA_Abort+0x614>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d02c      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a38      	ldr	r2, [pc, #224]	@ (8007228 <HAL_DMA_Abort+0x618>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d027      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a37      	ldr	r2, [pc, #220]	@ (800722c <HAL_DMA_Abort+0x61c>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d022      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a35      	ldr	r2, [pc, #212]	@ (8007230 <HAL_DMA_Abort+0x620>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d01d      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a34      	ldr	r2, [pc, #208]	@ (8007234 <HAL_DMA_Abort+0x624>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d018      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a32      	ldr	r2, [pc, #200]	@ (8007238 <HAL_DMA_Abort+0x628>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d013      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a31      	ldr	r2, [pc, #196]	@ (800723c <HAL_DMA_Abort+0x62c>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d00e      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a2f      	ldr	r2, [pc, #188]	@ (8007240 <HAL_DMA_Abort+0x630>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d009      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a2e      	ldr	r2, [pc, #184]	@ (8007244 <HAL_DMA_Abort+0x634>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d004      	beq.n	800719a <HAL_DMA_Abort+0x58a>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a2c      	ldr	r2, [pc, #176]	@ (8007248 <HAL_DMA_Abort+0x638>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d101      	bne.n	800719e <HAL_DMA_Abort+0x58e>
 800719a:	2301      	movs	r3, #1
 800719c:	e000      	b.n	80071a0 <HAL_DMA_Abort+0x590>
 800719e:	2300      	movs	r3, #0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d015      	beq.n	80071d0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80071ac:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d00c      	beq.n	80071d0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80071c4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80071ce:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2200      	movs	r2, #0
 80071dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80071e0:	2300      	movs	r3, #0
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3718      	adds	r7, #24
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
 80071ea:	bf00      	nop
 80071ec:	40020010 	.word	0x40020010
 80071f0:	40020028 	.word	0x40020028
 80071f4:	40020040 	.word	0x40020040
 80071f8:	40020058 	.word	0x40020058
 80071fc:	40020070 	.word	0x40020070
 8007200:	40020088 	.word	0x40020088
 8007204:	400200a0 	.word	0x400200a0
 8007208:	400200b8 	.word	0x400200b8
 800720c:	40020410 	.word	0x40020410
 8007210:	40020428 	.word	0x40020428
 8007214:	40020440 	.word	0x40020440
 8007218:	40020458 	.word	0x40020458
 800721c:	40020470 	.word	0x40020470
 8007220:	40020488 	.word	0x40020488
 8007224:	400204a0 	.word	0x400204a0
 8007228:	400204b8 	.word	0x400204b8
 800722c:	58025408 	.word	0x58025408
 8007230:	5802541c 	.word	0x5802541c
 8007234:	58025430 	.word	0x58025430
 8007238:	58025444 	.word	0x58025444
 800723c:	58025458 	.word	0x58025458
 8007240:	5802546c 	.word	0x5802546c
 8007244:	58025480 	.word	0x58025480
 8007248:	58025494 	.word	0x58025494

0800724c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d101      	bne.n	800725e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e237      	b.n	80076ce <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007264:	b2db      	uxtb	r3, r3
 8007266:	2b02      	cmp	r3, #2
 8007268:	d004      	beq.n	8007274 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2280      	movs	r2, #128	@ 0x80
 800726e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007270:	2301      	movs	r3, #1
 8007272:	e22c      	b.n	80076ce <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a5c      	ldr	r2, [pc, #368]	@ (80073ec <HAL_DMA_Abort_IT+0x1a0>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d04a      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a5b      	ldr	r2, [pc, #364]	@ (80073f0 <HAL_DMA_Abort_IT+0x1a4>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d045      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a59      	ldr	r2, [pc, #356]	@ (80073f4 <HAL_DMA_Abort_IT+0x1a8>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d040      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a58      	ldr	r2, [pc, #352]	@ (80073f8 <HAL_DMA_Abort_IT+0x1ac>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d03b      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a56      	ldr	r2, [pc, #344]	@ (80073fc <HAL_DMA_Abort_IT+0x1b0>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d036      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a55      	ldr	r2, [pc, #340]	@ (8007400 <HAL_DMA_Abort_IT+0x1b4>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d031      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a53      	ldr	r2, [pc, #332]	@ (8007404 <HAL_DMA_Abort_IT+0x1b8>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d02c      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a52      	ldr	r2, [pc, #328]	@ (8007408 <HAL_DMA_Abort_IT+0x1bc>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d027      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a50      	ldr	r2, [pc, #320]	@ (800740c <HAL_DMA_Abort_IT+0x1c0>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d022      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a4f      	ldr	r2, [pc, #316]	@ (8007410 <HAL_DMA_Abort_IT+0x1c4>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d01d      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a4d      	ldr	r2, [pc, #308]	@ (8007414 <HAL_DMA_Abort_IT+0x1c8>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d018      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a4c      	ldr	r2, [pc, #304]	@ (8007418 <HAL_DMA_Abort_IT+0x1cc>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d013      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a4a      	ldr	r2, [pc, #296]	@ (800741c <HAL_DMA_Abort_IT+0x1d0>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d00e      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a49      	ldr	r2, [pc, #292]	@ (8007420 <HAL_DMA_Abort_IT+0x1d4>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d009      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a47      	ldr	r2, [pc, #284]	@ (8007424 <HAL_DMA_Abort_IT+0x1d8>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d004      	beq.n	8007314 <HAL_DMA_Abort_IT+0xc8>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a46      	ldr	r2, [pc, #280]	@ (8007428 <HAL_DMA_Abort_IT+0x1dc>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d101      	bne.n	8007318 <HAL_DMA_Abort_IT+0xcc>
 8007314:	2301      	movs	r3, #1
 8007316:	e000      	b.n	800731a <HAL_DMA_Abort_IT+0xce>
 8007318:	2300      	movs	r3, #0
 800731a:	2b00      	cmp	r3, #0
 800731c:	f000 8086 	beq.w	800742c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2204      	movs	r2, #4
 8007324:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a2f      	ldr	r2, [pc, #188]	@ (80073ec <HAL_DMA_Abort_IT+0x1a0>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d04a      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a2e      	ldr	r2, [pc, #184]	@ (80073f0 <HAL_DMA_Abort_IT+0x1a4>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d045      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a2c      	ldr	r2, [pc, #176]	@ (80073f4 <HAL_DMA_Abort_IT+0x1a8>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d040      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a2b      	ldr	r2, [pc, #172]	@ (80073f8 <HAL_DMA_Abort_IT+0x1ac>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d03b      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a29      	ldr	r2, [pc, #164]	@ (80073fc <HAL_DMA_Abort_IT+0x1b0>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d036      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4a28      	ldr	r2, [pc, #160]	@ (8007400 <HAL_DMA_Abort_IT+0x1b4>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d031      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a26      	ldr	r2, [pc, #152]	@ (8007404 <HAL_DMA_Abort_IT+0x1b8>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d02c      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a25      	ldr	r2, [pc, #148]	@ (8007408 <HAL_DMA_Abort_IT+0x1bc>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d027      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a23      	ldr	r2, [pc, #140]	@ (800740c <HAL_DMA_Abort_IT+0x1c0>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d022      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a22      	ldr	r2, [pc, #136]	@ (8007410 <HAL_DMA_Abort_IT+0x1c4>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d01d      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a20      	ldr	r2, [pc, #128]	@ (8007414 <HAL_DMA_Abort_IT+0x1c8>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d018      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a1f      	ldr	r2, [pc, #124]	@ (8007418 <HAL_DMA_Abort_IT+0x1cc>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d013      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a1d      	ldr	r2, [pc, #116]	@ (800741c <HAL_DMA_Abort_IT+0x1d0>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d00e      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a1c      	ldr	r2, [pc, #112]	@ (8007420 <HAL_DMA_Abort_IT+0x1d4>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d009      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a1a      	ldr	r2, [pc, #104]	@ (8007424 <HAL_DMA_Abort_IT+0x1d8>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d004      	beq.n	80073c8 <HAL_DMA_Abort_IT+0x17c>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	4a19      	ldr	r2, [pc, #100]	@ (8007428 <HAL_DMA_Abort_IT+0x1dc>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d108      	bne.n	80073da <HAL_DMA_Abort_IT+0x18e>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f022 0201 	bic.w	r2, r2, #1
 80073d6:	601a      	str	r2, [r3, #0]
 80073d8:	e178      	b.n	80076cc <HAL_DMA_Abort_IT+0x480>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f022 0201 	bic.w	r2, r2, #1
 80073e8:	601a      	str	r2, [r3, #0]
 80073ea:	e16f      	b.n	80076cc <HAL_DMA_Abort_IT+0x480>
 80073ec:	40020010 	.word	0x40020010
 80073f0:	40020028 	.word	0x40020028
 80073f4:	40020040 	.word	0x40020040
 80073f8:	40020058 	.word	0x40020058
 80073fc:	40020070 	.word	0x40020070
 8007400:	40020088 	.word	0x40020088
 8007404:	400200a0 	.word	0x400200a0
 8007408:	400200b8 	.word	0x400200b8
 800740c:	40020410 	.word	0x40020410
 8007410:	40020428 	.word	0x40020428
 8007414:	40020440 	.word	0x40020440
 8007418:	40020458 	.word	0x40020458
 800741c:	40020470 	.word	0x40020470
 8007420:	40020488 	.word	0x40020488
 8007424:	400204a0 	.word	0x400204a0
 8007428:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681a      	ldr	r2, [r3, #0]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f022 020e 	bic.w	r2, r2, #14
 800743a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a6c      	ldr	r2, [pc, #432]	@ (80075f4 <HAL_DMA_Abort_IT+0x3a8>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d04a      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a6b      	ldr	r2, [pc, #428]	@ (80075f8 <HAL_DMA_Abort_IT+0x3ac>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d045      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a69      	ldr	r2, [pc, #420]	@ (80075fc <HAL_DMA_Abort_IT+0x3b0>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d040      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a68      	ldr	r2, [pc, #416]	@ (8007600 <HAL_DMA_Abort_IT+0x3b4>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d03b      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a66      	ldr	r2, [pc, #408]	@ (8007604 <HAL_DMA_Abort_IT+0x3b8>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d036      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a65      	ldr	r2, [pc, #404]	@ (8007608 <HAL_DMA_Abort_IT+0x3bc>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d031      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a63      	ldr	r2, [pc, #396]	@ (800760c <HAL_DMA_Abort_IT+0x3c0>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d02c      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a62      	ldr	r2, [pc, #392]	@ (8007610 <HAL_DMA_Abort_IT+0x3c4>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d027      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a60      	ldr	r2, [pc, #384]	@ (8007614 <HAL_DMA_Abort_IT+0x3c8>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d022      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a5f      	ldr	r2, [pc, #380]	@ (8007618 <HAL_DMA_Abort_IT+0x3cc>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d01d      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a5d      	ldr	r2, [pc, #372]	@ (800761c <HAL_DMA_Abort_IT+0x3d0>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d018      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a5c      	ldr	r2, [pc, #368]	@ (8007620 <HAL_DMA_Abort_IT+0x3d4>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d013      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a5a      	ldr	r2, [pc, #360]	@ (8007624 <HAL_DMA_Abort_IT+0x3d8>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d00e      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a59      	ldr	r2, [pc, #356]	@ (8007628 <HAL_DMA_Abort_IT+0x3dc>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d009      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a57      	ldr	r2, [pc, #348]	@ (800762c <HAL_DMA_Abort_IT+0x3e0>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d004      	beq.n	80074dc <HAL_DMA_Abort_IT+0x290>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a56      	ldr	r2, [pc, #344]	@ (8007630 <HAL_DMA_Abort_IT+0x3e4>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d108      	bne.n	80074ee <HAL_DMA_Abort_IT+0x2a2>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f022 0201 	bic.w	r2, r2, #1
 80074ea:	601a      	str	r2, [r3, #0]
 80074ec:	e007      	b.n	80074fe <HAL_DMA_Abort_IT+0x2b2>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f022 0201 	bic.w	r2, r2, #1
 80074fc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a3c      	ldr	r2, [pc, #240]	@ (80075f4 <HAL_DMA_Abort_IT+0x3a8>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d072      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a3a      	ldr	r2, [pc, #232]	@ (80075f8 <HAL_DMA_Abort_IT+0x3ac>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d06d      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a39      	ldr	r2, [pc, #228]	@ (80075fc <HAL_DMA_Abort_IT+0x3b0>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d068      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a37      	ldr	r2, [pc, #220]	@ (8007600 <HAL_DMA_Abort_IT+0x3b4>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d063      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a36      	ldr	r2, [pc, #216]	@ (8007604 <HAL_DMA_Abort_IT+0x3b8>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d05e      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a34      	ldr	r2, [pc, #208]	@ (8007608 <HAL_DMA_Abort_IT+0x3bc>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d059      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a33      	ldr	r2, [pc, #204]	@ (800760c <HAL_DMA_Abort_IT+0x3c0>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d054      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a31      	ldr	r2, [pc, #196]	@ (8007610 <HAL_DMA_Abort_IT+0x3c4>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d04f      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a30      	ldr	r2, [pc, #192]	@ (8007614 <HAL_DMA_Abort_IT+0x3c8>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d04a      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a2e      	ldr	r2, [pc, #184]	@ (8007618 <HAL_DMA_Abort_IT+0x3cc>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d045      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a2d      	ldr	r2, [pc, #180]	@ (800761c <HAL_DMA_Abort_IT+0x3d0>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d040      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a2b      	ldr	r2, [pc, #172]	@ (8007620 <HAL_DMA_Abort_IT+0x3d4>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d03b      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a2a      	ldr	r2, [pc, #168]	@ (8007624 <HAL_DMA_Abort_IT+0x3d8>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d036      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a28      	ldr	r2, [pc, #160]	@ (8007628 <HAL_DMA_Abort_IT+0x3dc>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d031      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a27      	ldr	r2, [pc, #156]	@ (800762c <HAL_DMA_Abort_IT+0x3e0>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d02c      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a25      	ldr	r2, [pc, #148]	@ (8007630 <HAL_DMA_Abort_IT+0x3e4>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d027      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	4a24      	ldr	r2, [pc, #144]	@ (8007634 <HAL_DMA_Abort_IT+0x3e8>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d022      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a22      	ldr	r2, [pc, #136]	@ (8007638 <HAL_DMA_Abort_IT+0x3ec>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d01d      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a21      	ldr	r2, [pc, #132]	@ (800763c <HAL_DMA_Abort_IT+0x3f0>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d018      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a1f      	ldr	r2, [pc, #124]	@ (8007640 <HAL_DMA_Abort_IT+0x3f4>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d013      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a1e      	ldr	r2, [pc, #120]	@ (8007644 <HAL_DMA_Abort_IT+0x3f8>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d00e      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a1c      	ldr	r2, [pc, #112]	@ (8007648 <HAL_DMA_Abort_IT+0x3fc>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d009      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a1b      	ldr	r2, [pc, #108]	@ (800764c <HAL_DMA_Abort_IT+0x400>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d004      	beq.n	80075ee <HAL_DMA_Abort_IT+0x3a2>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a19      	ldr	r2, [pc, #100]	@ (8007650 <HAL_DMA_Abort_IT+0x404>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d132      	bne.n	8007654 <HAL_DMA_Abort_IT+0x408>
 80075ee:	2301      	movs	r3, #1
 80075f0:	e031      	b.n	8007656 <HAL_DMA_Abort_IT+0x40a>
 80075f2:	bf00      	nop
 80075f4:	40020010 	.word	0x40020010
 80075f8:	40020028 	.word	0x40020028
 80075fc:	40020040 	.word	0x40020040
 8007600:	40020058 	.word	0x40020058
 8007604:	40020070 	.word	0x40020070
 8007608:	40020088 	.word	0x40020088
 800760c:	400200a0 	.word	0x400200a0
 8007610:	400200b8 	.word	0x400200b8
 8007614:	40020410 	.word	0x40020410
 8007618:	40020428 	.word	0x40020428
 800761c:	40020440 	.word	0x40020440
 8007620:	40020458 	.word	0x40020458
 8007624:	40020470 	.word	0x40020470
 8007628:	40020488 	.word	0x40020488
 800762c:	400204a0 	.word	0x400204a0
 8007630:	400204b8 	.word	0x400204b8
 8007634:	58025408 	.word	0x58025408
 8007638:	5802541c 	.word	0x5802541c
 800763c:	58025430 	.word	0x58025430
 8007640:	58025444 	.word	0x58025444
 8007644:	58025458 	.word	0x58025458
 8007648:	5802546c 	.word	0x5802546c
 800764c:	58025480 	.word	0x58025480
 8007650:	58025494 	.word	0x58025494
 8007654:	2300      	movs	r3, #0
 8007656:	2b00      	cmp	r3, #0
 8007658:	d028      	beq.n	80076ac <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007664:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007668:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800766e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007674:	f003 031f 	and.w	r3, r3, #31
 8007678:	2201      	movs	r2, #1
 800767a:	409a      	lsls	r2, r3
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007688:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800768e:	2b00      	cmp	r3, #0
 8007690:	d00c      	beq.n	80076ac <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800769c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80076a0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80076aa:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d003      	beq.n	80076cc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80076cc:	2300      	movs	r3, #0
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3710      	adds	r7, #16
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}
 80076d6:	bf00      	nop

080076d8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b08a      	sub	sp, #40	@ 0x28
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80076e0:	2300      	movs	r3, #0
 80076e2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80076e4:	4b67      	ldr	r3, [pc, #412]	@ (8007884 <HAL_DMA_IRQHandler+0x1ac>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a67      	ldr	r2, [pc, #412]	@ (8007888 <HAL_DMA_IRQHandler+0x1b0>)
 80076ea:	fba2 2303 	umull	r2, r3, r2, r3
 80076ee:	0a9b      	lsrs	r3, r3, #10
 80076f0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076f6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076fc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80076fe:	6a3b      	ldr	r3, [r7, #32]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8007704:	69fb      	ldr	r3, [r7, #28]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a5f      	ldr	r2, [pc, #380]	@ (800788c <HAL_DMA_IRQHandler+0x1b4>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d04a      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4a5d      	ldr	r2, [pc, #372]	@ (8007890 <HAL_DMA_IRQHandler+0x1b8>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d045      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a5c      	ldr	r2, [pc, #368]	@ (8007894 <HAL_DMA_IRQHandler+0x1bc>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d040      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a5a      	ldr	r2, [pc, #360]	@ (8007898 <HAL_DMA_IRQHandler+0x1c0>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d03b      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a59      	ldr	r2, [pc, #356]	@ (800789c <HAL_DMA_IRQHandler+0x1c4>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d036      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a57      	ldr	r2, [pc, #348]	@ (80078a0 <HAL_DMA_IRQHandler+0x1c8>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d031      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a56      	ldr	r2, [pc, #344]	@ (80078a4 <HAL_DMA_IRQHandler+0x1cc>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d02c      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a54      	ldr	r2, [pc, #336]	@ (80078a8 <HAL_DMA_IRQHandler+0x1d0>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d027      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a53      	ldr	r2, [pc, #332]	@ (80078ac <HAL_DMA_IRQHandler+0x1d4>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d022      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a51      	ldr	r2, [pc, #324]	@ (80078b0 <HAL_DMA_IRQHandler+0x1d8>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d01d      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a50      	ldr	r2, [pc, #320]	@ (80078b4 <HAL_DMA_IRQHandler+0x1dc>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d018      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a4e      	ldr	r2, [pc, #312]	@ (80078b8 <HAL_DMA_IRQHandler+0x1e0>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d013      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a4d      	ldr	r2, [pc, #308]	@ (80078bc <HAL_DMA_IRQHandler+0x1e4>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d00e      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a4b      	ldr	r2, [pc, #300]	@ (80078c0 <HAL_DMA_IRQHandler+0x1e8>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d009      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a4a      	ldr	r2, [pc, #296]	@ (80078c4 <HAL_DMA_IRQHandler+0x1ec>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d004      	beq.n	80077aa <HAL_DMA_IRQHandler+0xd2>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a48      	ldr	r2, [pc, #288]	@ (80078c8 <HAL_DMA_IRQHandler+0x1f0>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d101      	bne.n	80077ae <HAL_DMA_IRQHandler+0xd6>
 80077aa:	2301      	movs	r3, #1
 80077ac:	e000      	b.n	80077b0 <HAL_DMA_IRQHandler+0xd8>
 80077ae:	2300      	movs	r3, #0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	f000 842b 	beq.w	800800c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077ba:	f003 031f 	and.w	r3, r3, #31
 80077be:	2208      	movs	r2, #8
 80077c0:	409a      	lsls	r2, r3
 80077c2:	69bb      	ldr	r3, [r7, #24]
 80077c4:	4013      	ands	r3, r2
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f000 80a2 	beq.w	8007910 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a2e      	ldr	r2, [pc, #184]	@ (800788c <HAL_DMA_IRQHandler+0x1b4>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d04a      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a2d      	ldr	r2, [pc, #180]	@ (8007890 <HAL_DMA_IRQHandler+0x1b8>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d045      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a2b      	ldr	r2, [pc, #172]	@ (8007894 <HAL_DMA_IRQHandler+0x1bc>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d040      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a2a      	ldr	r2, [pc, #168]	@ (8007898 <HAL_DMA_IRQHandler+0x1c0>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d03b      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a28      	ldr	r2, [pc, #160]	@ (800789c <HAL_DMA_IRQHandler+0x1c4>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d036      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a27      	ldr	r2, [pc, #156]	@ (80078a0 <HAL_DMA_IRQHandler+0x1c8>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d031      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a25      	ldr	r2, [pc, #148]	@ (80078a4 <HAL_DMA_IRQHandler+0x1cc>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d02c      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a24      	ldr	r2, [pc, #144]	@ (80078a8 <HAL_DMA_IRQHandler+0x1d0>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d027      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a22      	ldr	r2, [pc, #136]	@ (80078ac <HAL_DMA_IRQHandler+0x1d4>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d022      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a21      	ldr	r2, [pc, #132]	@ (80078b0 <HAL_DMA_IRQHandler+0x1d8>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d01d      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	4a1f      	ldr	r2, [pc, #124]	@ (80078b4 <HAL_DMA_IRQHandler+0x1dc>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d018      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a1e      	ldr	r2, [pc, #120]	@ (80078b8 <HAL_DMA_IRQHandler+0x1e0>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d013      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a1c      	ldr	r2, [pc, #112]	@ (80078bc <HAL_DMA_IRQHandler+0x1e4>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d00e      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4a1b      	ldr	r2, [pc, #108]	@ (80078c0 <HAL_DMA_IRQHandler+0x1e8>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d009      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a19      	ldr	r2, [pc, #100]	@ (80078c4 <HAL_DMA_IRQHandler+0x1ec>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d004      	beq.n	800786c <HAL_DMA_IRQHandler+0x194>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4a18      	ldr	r2, [pc, #96]	@ (80078c8 <HAL_DMA_IRQHandler+0x1f0>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d12f      	bne.n	80078cc <HAL_DMA_IRQHandler+0x1f4>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f003 0304 	and.w	r3, r3, #4
 8007876:	2b00      	cmp	r3, #0
 8007878:	bf14      	ite	ne
 800787a:	2301      	movne	r3, #1
 800787c:	2300      	moveq	r3, #0
 800787e:	b2db      	uxtb	r3, r3
 8007880:	e02e      	b.n	80078e0 <HAL_DMA_IRQHandler+0x208>
 8007882:	bf00      	nop
 8007884:	24000038 	.word	0x24000038
 8007888:	1b4e81b5 	.word	0x1b4e81b5
 800788c:	40020010 	.word	0x40020010
 8007890:	40020028 	.word	0x40020028
 8007894:	40020040 	.word	0x40020040
 8007898:	40020058 	.word	0x40020058
 800789c:	40020070 	.word	0x40020070
 80078a0:	40020088 	.word	0x40020088
 80078a4:	400200a0 	.word	0x400200a0
 80078a8:	400200b8 	.word	0x400200b8
 80078ac:	40020410 	.word	0x40020410
 80078b0:	40020428 	.word	0x40020428
 80078b4:	40020440 	.word	0x40020440
 80078b8:	40020458 	.word	0x40020458
 80078bc:	40020470 	.word	0x40020470
 80078c0:	40020488 	.word	0x40020488
 80078c4:	400204a0 	.word	0x400204a0
 80078c8:	400204b8 	.word	0x400204b8
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f003 0308 	and.w	r3, r3, #8
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	bf14      	ite	ne
 80078da:	2301      	movne	r3, #1
 80078dc:	2300      	moveq	r3, #0
 80078de:	b2db      	uxtb	r3, r3
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d015      	beq.n	8007910 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f022 0204 	bic.w	r2, r2, #4
 80078f2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078f8:	f003 031f 	and.w	r3, r3, #31
 80078fc:	2208      	movs	r2, #8
 80078fe:	409a      	lsls	r2, r3
 8007900:	6a3b      	ldr	r3, [r7, #32]
 8007902:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007908:	f043 0201 	orr.w	r2, r3, #1
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007914:	f003 031f 	and.w	r3, r3, #31
 8007918:	69ba      	ldr	r2, [r7, #24]
 800791a:	fa22 f303 	lsr.w	r3, r2, r3
 800791e:	f003 0301 	and.w	r3, r3, #1
 8007922:	2b00      	cmp	r3, #0
 8007924:	d06e      	beq.n	8007a04 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a69      	ldr	r2, [pc, #420]	@ (8007ad0 <HAL_DMA_IRQHandler+0x3f8>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d04a      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a67      	ldr	r2, [pc, #412]	@ (8007ad4 <HAL_DMA_IRQHandler+0x3fc>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d045      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a66      	ldr	r2, [pc, #408]	@ (8007ad8 <HAL_DMA_IRQHandler+0x400>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d040      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a64      	ldr	r2, [pc, #400]	@ (8007adc <HAL_DMA_IRQHandler+0x404>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d03b      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a63      	ldr	r2, [pc, #396]	@ (8007ae0 <HAL_DMA_IRQHandler+0x408>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d036      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a61      	ldr	r2, [pc, #388]	@ (8007ae4 <HAL_DMA_IRQHandler+0x40c>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d031      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a60      	ldr	r2, [pc, #384]	@ (8007ae8 <HAL_DMA_IRQHandler+0x410>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d02c      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a5e      	ldr	r2, [pc, #376]	@ (8007aec <HAL_DMA_IRQHandler+0x414>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d027      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a5d      	ldr	r2, [pc, #372]	@ (8007af0 <HAL_DMA_IRQHandler+0x418>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d022      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a5b      	ldr	r2, [pc, #364]	@ (8007af4 <HAL_DMA_IRQHandler+0x41c>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d01d      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a5a      	ldr	r2, [pc, #360]	@ (8007af8 <HAL_DMA_IRQHandler+0x420>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d018      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a58      	ldr	r2, [pc, #352]	@ (8007afc <HAL_DMA_IRQHandler+0x424>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d013      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a57      	ldr	r2, [pc, #348]	@ (8007b00 <HAL_DMA_IRQHandler+0x428>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d00e      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a55      	ldr	r2, [pc, #340]	@ (8007b04 <HAL_DMA_IRQHandler+0x42c>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d009      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a54      	ldr	r2, [pc, #336]	@ (8007b08 <HAL_DMA_IRQHandler+0x430>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d004      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2ee>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a52      	ldr	r2, [pc, #328]	@ (8007b0c <HAL_DMA_IRQHandler+0x434>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d10a      	bne.n	80079dc <HAL_DMA_IRQHandler+0x304>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	695b      	ldr	r3, [r3, #20]
 80079cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	bf14      	ite	ne
 80079d4:	2301      	movne	r3, #1
 80079d6:	2300      	moveq	r3, #0
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	e003      	b.n	80079e4 <HAL_DMA_IRQHandler+0x30c>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	2300      	movs	r3, #0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d00d      	beq.n	8007a04 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079ec:	f003 031f 	and.w	r3, r3, #31
 80079f0:	2201      	movs	r2, #1
 80079f2:	409a      	lsls	r2, r3
 80079f4:	6a3b      	ldr	r3, [r7, #32]
 80079f6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079fc:	f043 0202 	orr.w	r2, r3, #2
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a08:	f003 031f 	and.w	r3, r3, #31
 8007a0c:	2204      	movs	r2, #4
 8007a0e:	409a      	lsls	r2, r3
 8007a10:	69bb      	ldr	r3, [r7, #24]
 8007a12:	4013      	ands	r3, r2
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	f000 808f 	beq.w	8007b38 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a2c      	ldr	r2, [pc, #176]	@ (8007ad0 <HAL_DMA_IRQHandler+0x3f8>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d04a      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a2a      	ldr	r2, [pc, #168]	@ (8007ad4 <HAL_DMA_IRQHandler+0x3fc>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d045      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a29      	ldr	r2, [pc, #164]	@ (8007ad8 <HAL_DMA_IRQHandler+0x400>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d040      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a27      	ldr	r2, [pc, #156]	@ (8007adc <HAL_DMA_IRQHandler+0x404>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d03b      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a26      	ldr	r2, [pc, #152]	@ (8007ae0 <HAL_DMA_IRQHandler+0x408>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d036      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a24      	ldr	r2, [pc, #144]	@ (8007ae4 <HAL_DMA_IRQHandler+0x40c>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d031      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a23      	ldr	r2, [pc, #140]	@ (8007ae8 <HAL_DMA_IRQHandler+0x410>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d02c      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a21      	ldr	r2, [pc, #132]	@ (8007aec <HAL_DMA_IRQHandler+0x414>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d027      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a20      	ldr	r2, [pc, #128]	@ (8007af0 <HAL_DMA_IRQHandler+0x418>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d022      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	4a1e      	ldr	r2, [pc, #120]	@ (8007af4 <HAL_DMA_IRQHandler+0x41c>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d01d      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a1d      	ldr	r2, [pc, #116]	@ (8007af8 <HAL_DMA_IRQHandler+0x420>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d018      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a1b      	ldr	r2, [pc, #108]	@ (8007afc <HAL_DMA_IRQHandler+0x424>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d013      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4a1a      	ldr	r2, [pc, #104]	@ (8007b00 <HAL_DMA_IRQHandler+0x428>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d00e      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a18      	ldr	r2, [pc, #96]	@ (8007b04 <HAL_DMA_IRQHandler+0x42c>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d009      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a17      	ldr	r2, [pc, #92]	@ (8007b08 <HAL_DMA_IRQHandler+0x430>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d004      	beq.n	8007aba <HAL_DMA_IRQHandler+0x3e2>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a15      	ldr	r2, [pc, #84]	@ (8007b0c <HAL_DMA_IRQHandler+0x434>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d12a      	bne.n	8007b10 <HAL_DMA_IRQHandler+0x438>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f003 0302 	and.w	r3, r3, #2
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	bf14      	ite	ne
 8007ac8:	2301      	movne	r3, #1
 8007aca:	2300      	moveq	r3, #0
 8007acc:	b2db      	uxtb	r3, r3
 8007ace:	e023      	b.n	8007b18 <HAL_DMA_IRQHandler+0x440>
 8007ad0:	40020010 	.word	0x40020010
 8007ad4:	40020028 	.word	0x40020028
 8007ad8:	40020040 	.word	0x40020040
 8007adc:	40020058 	.word	0x40020058
 8007ae0:	40020070 	.word	0x40020070
 8007ae4:	40020088 	.word	0x40020088
 8007ae8:	400200a0 	.word	0x400200a0
 8007aec:	400200b8 	.word	0x400200b8
 8007af0:	40020410 	.word	0x40020410
 8007af4:	40020428 	.word	0x40020428
 8007af8:	40020440 	.word	0x40020440
 8007afc:	40020458 	.word	0x40020458
 8007b00:	40020470 	.word	0x40020470
 8007b04:	40020488 	.word	0x40020488
 8007b08:	400204a0 	.word	0x400204a0
 8007b0c:	400204b8 	.word	0x400204b8
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	2300      	movs	r3, #0
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d00d      	beq.n	8007b38 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b20:	f003 031f 	and.w	r3, r3, #31
 8007b24:	2204      	movs	r2, #4
 8007b26:	409a      	lsls	r2, r3
 8007b28:	6a3b      	ldr	r3, [r7, #32]
 8007b2a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b30:	f043 0204 	orr.w	r2, r3, #4
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b3c:	f003 031f 	and.w	r3, r3, #31
 8007b40:	2210      	movs	r2, #16
 8007b42:	409a      	lsls	r2, r3
 8007b44:	69bb      	ldr	r3, [r7, #24]
 8007b46:	4013      	ands	r3, r2
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	f000 80a6 	beq.w	8007c9a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a85      	ldr	r2, [pc, #532]	@ (8007d68 <HAL_DMA_IRQHandler+0x690>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d04a      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a83      	ldr	r2, [pc, #524]	@ (8007d6c <HAL_DMA_IRQHandler+0x694>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d045      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a82      	ldr	r2, [pc, #520]	@ (8007d70 <HAL_DMA_IRQHandler+0x698>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d040      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a80      	ldr	r2, [pc, #512]	@ (8007d74 <HAL_DMA_IRQHandler+0x69c>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d03b      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a7f      	ldr	r2, [pc, #508]	@ (8007d78 <HAL_DMA_IRQHandler+0x6a0>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d036      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a7d      	ldr	r2, [pc, #500]	@ (8007d7c <HAL_DMA_IRQHandler+0x6a4>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d031      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a7c      	ldr	r2, [pc, #496]	@ (8007d80 <HAL_DMA_IRQHandler+0x6a8>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d02c      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a7a      	ldr	r2, [pc, #488]	@ (8007d84 <HAL_DMA_IRQHandler+0x6ac>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d027      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a79      	ldr	r2, [pc, #484]	@ (8007d88 <HAL_DMA_IRQHandler+0x6b0>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d022      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a77      	ldr	r2, [pc, #476]	@ (8007d8c <HAL_DMA_IRQHandler+0x6b4>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d01d      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a76      	ldr	r2, [pc, #472]	@ (8007d90 <HAL_DMA_IRQHandler+0x6b8>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d018      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a74      	ldr	r2, [pc, #464]	@ (8007d94 <HAL_DMA_IRQHandler+0x6bc>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d013      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a73      	ldr	r2, [pc, #460]	@ (8007d98 <HAL_DMA_IRQHandler+0x6c0>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d00e      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a71      	ldr	r2, [pc, #452]	@ (8007d9c <HAL_DMA_IRQHandler+0x6c4>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d009      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a70      	ldr	r2, [pc, #448]	@ (8007da0 <HAL_DMA_IRQHandler+0x6c8>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d004      	beq.n	8007bee <HAL_DMA_IRQHandler+0x516>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a6e      	ldr	r2, [pc, #440]	@ (8007da4 <HAL_DMA_IRQHandler+0x6cc>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d10a      	bne.n	8007c04 <HAL_DMA_IRQHandler+0x52c>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f003 0308 	and.w	r3, r3, #8
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	bf14      	ite	ne
 8007bfc:	2301      	movne	r3, #1
 8007bfe:	2300      	moveq	r3, #0
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	e009      	b.n	8007c18 <HAL_DMA_IRQHandler+0x540>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f003 0304 	and.w	r3, r3, #4
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	bf14      	ite	ne
 8007c12:	2301      	movne	r3, #1
 8007c14:	2300      	moveq	r3, #0
 8007c16:	b2db      	uxtb	r3, r3
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d03e      	beq.n	8007c9a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c20:	f003 031f 	and.w	r3, r3, #31
 8007c24:	2210      	movs	r2, #16
 8007c26:	409a      	lsls	r2, r3
 8007c28:	6a3b      	ldr	r3, [r7, #32]
 8007c2a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d018      	beq.n	8007c6c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d108      	bne.n	8007c5a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d024      	beq.n	8007c9a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	4798      	blx	r3
 8007c58:	e01f      	b.n	8007c9a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d01b      	beq.n	8007c9a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	4798      	blx	r3
 8007c6a:	e016      	b.n	8007c9a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d107      	bne.n	8007c8a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f022 0208 	bic.w	r2, r2, #8
 8007c88:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d003      	beq.n	8007c9a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c9e:	f003 031f 	and.w	r3, r3, #31
 8007ca2:	2220      	movs	r2, #32
 8007ca4:	409a      	lsls	r2, r3
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	4013      	ands	r3, r2
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	f000 8110 	beq.w	8007ed0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a2c      	ldr	r2, [pc, #176]	@ (8007d68 <HAL_DMA_IRQHandler+0x690>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d04a      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4a2b      	ldr	r2, [pc, #172]	@ (8007d6c <HAL_DMA_IRQHandler+0x694>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d045      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a29      	ldr	r2, [pc, #164]	@ (8007d70 <HAL_DMA_IRQHandler+0x698>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d040      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a28      	ldr	r2, [pc, #160]	@ (8007d74 <HAL_DMA_IRQHandler+0x69c>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d03b      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a26      	ldr	r2, [pc, #152]	@ (8007d78 <HAL_DMA_IRQHandler+0x6a0>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d036      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a25      	ldr	r2, [pc, #148]	@ (8007d7c <HAL_DMA_IRQHandler+0x6a4>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d031      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a23      	ldr	r2, [pc, #140]	@ (8007d80 <HAL_DMA_IRQHandler+0x6a8>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d02c      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a22      	ldr	r2, [pc, #136]	@ (8007d84 <HAL_DMA_IRQHandler+0x6ac>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d027      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a20      	ldr	r2, [pc, #128]	@ (8007d88 <HAL_DMA_IRQHandler+0x6b0>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d022      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8007d8c <HAL_DMA_IRQHandler+0x6b4>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d01d      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a1d      	ldr	r2, [pc, #116]	@ (8007d90 <HAL_DMA_IRQHandler+0x6b8>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d018      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a1c      	ldr	r2, [pc, #112]	@ (8007d94 <HAL_DMA_IRQHandler+0x6bc>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d013      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a1a      	ldr	r2, [pc, #104]	@ (8007d98 <HAL_DMA_IRQHandler+0x6c0>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d00e      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a19      	ldr	r2, [pc, #100]	@ (8007d9c <HAL_DMA_IRQHandler+0x6c4>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d009      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a17      	ldr	r2, [pc, #92]	@ (8007da0 <HAL_DMA_IRQHandler+0x6c8>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d004      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x678>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a16      	ldr	r2, [pc, #88]	@ (8007da4 <HAL_DMA_IRQHandler+0x6cc>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d12b      	bne.n	8007da8 <HAL_DMA_IRQHandler+0x6d0>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f003 0310 	and.w	r3, r3, #16
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	bf14      	ite	ne
 8007d5e:	2301      	movne	r3, #1
 8007d60:	2300      	moveq	r3, #0
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	e02a      	b.n	8007dbc <HAL_DMA_IRQHandler+0x6e4>
 8007d66:	bf00      	nop
 8007d68:	40020010 	.word	0x40020010
 8007d6c:	40020028 	.word	0x40020028
 8007d70:	40020040 	.word	0x40020040
 8007d74:	40020058 	.word	0x40020058
 8007d78:	40020070 	.word	0x40020070
 8007d7c:	40020088 	.word	0x40020088
 8007d80:	400200a0 	.word	0x400200a0
 8007d84:	400200b8 	.word	0x400200b8
 8007d88:	40020410 	.word	0x40020410
 8007d8c:	40020428 	.word	0x40020428
 8007d90:	40020440 	.word	0x40020440
 8007d94:	40020458 	.word	0x40020458
 8007d98:	40020470 	.word	0x40020470
 8007d9c:	40020488 	.word	0x40020488
 8007da0:	400204a0 	.word	0x400204a0
 8007da4:	400204b8 	.word	0x400204b8
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0302 	and.w	r3, r3, #2
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	bf14      	ite	ne
 8007db6:	2301      	movne	r3, #1
 8007db8:	2300      	moveq	r3, #0
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	f000 8087 	beq.w	8007ed0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007dc6:	f003 031f 	and.w	r3, r3, #31
 8007dca:	2220      	movs	r2, #32
 8007dcc:	409a      	lsls	r2, r3
 8007dce:	6a3b      	ldr	r3, [r7, #32]
 8007dd0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007dd8:	b2db      	uxtb	r3, r3
 8007dda:	2b04      	cmp	r3, #4
 8007ddc:	d139      	bne.n	8007e52 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f022 0216 	bic.w	r2, r2, #22
 8007dec:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	695a      	ldr	r2, [r3, #20]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007dfc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d103      	bne.n	8007e0e <HAL_DMA_IRQHandler+0x736>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d007      	beq.n	8007e1e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f022 0208 	bic.w	r2, r2, #8
 8007e1c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e22:	f003 031f 	and.w	r3, r3, #31
 8007e26:	223f      	movs	r2, #63	@ 0x3f
 8007e28:	409a      	lsls	r2, r3
 8007e2a:	6a3b      	ldr	r3, [r7, #32]
 8007e2c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2201      	movs	r2, #1
 8007e32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	f000 834a 	beq.w	80084dc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	4798      	blx	r3
          }
          return;
 8007e50:	e344      	b.n	80084dc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d018      	beq.n	8007e92 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d108      	bne.n	8007e80 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d02c      	beq.n	8007ed0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	4798      	blx	r3
 8007e7e:	e027      	b.n	8007ed0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d023      	beq.n	8007ed0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	4798      	blx	r3
 8007e90:	e01e      	b.n	8007ed0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d10f      	bne.n	8007ec0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f022 0210 	bic.w	r2, r2, #16
 8007eae:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d003      	beq.n	8007ed0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	f000 8306 	beq.w	80084e6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ede:	f003 0301 	and.w	r3, r3, #1
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	f000 8088 	beq.w	8007ff8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2204      	movs	r2, #4
 8007eec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a7a      	ldr	r2, [pc, #488]	@ (80080e0 <HAL_DMA_IRQHandler+0xa08>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d04a      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a79      	ldr	r2, [pc, #484]	@ (80080e4 <HAL_DMA_IRQHandler+0xa0c>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d045      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a77      	ldr	r2, [pc, #476]	@ (80080e8 <HAL_DMA_IRQHandler+0xa10>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d040      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a76      	ldr	r2, [pc, #472]	@ (80080ec <HAL_DMA_IRQHandler+0xa14>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d03b      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a74      	ldr	r2, [pc, #464]	@ (80080f0 <HAL_DMA_IRQHandler+0xa18>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d036      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a73      	ldr	r2, [pc, #460]	@ (80080f4 <HAL_DMA_IRQHandler+0xa1c>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d031      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a71      	ldr	r2, [pc, #452]	@ (80080f8 <HAL_DMA_IRQHandler+0xa20>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d02c      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a70      	ldr	r2, [pc, #448]	@ (80080fc <HAL_DMA_IRQHandler+0xa24>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d027      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a6e      	ldr	r2, [pc, #440]	@ (8008100 <HAL_DMA_IRQHandler+0xa28>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d022      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a6d      	ldr	r2, [pc, #436]	@ (8008104 <HAL_DMA_IRQHandler+0xa2c>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d01d      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a6b      	ldr	r2, [pc, #428]	@ (8008108 <HAL_DMA_IRQHandler+0xa30>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d018      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a6a      	ldr	r2, [pc, #424]	@ (800810c <HAL_DMA_IRQHandler+0xa34>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d013      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a68      	ldr	r2, [pc, #416]	@ (8008110 <HAL_DMA_IRQHandler+0xa38>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d00e      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4a67      	ldr	r2, [pc, #412]	@ (8008114 <HAL_DMA_IRQHandler+0xa3c>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d009      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a65      	ldr	r2, [pc, #404]	@ (8008118 <HAL_DMA_IRQHandler+0xa40>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d004      	beq.n	8007f90 <HAL_DMA_IRQHandler+0x8b8>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a64      	ldr	r2, [pc, #400]	@ (800811c <HAL_DMA_IRQHandler+0xa44>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d108      	bne.n	8007fa2 <HAL_DMA_IRQHandler+0x8ca>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f022 0201 	bic.w	r2, r2, #1
 8007f9e:	601a      	str	r2, [r3, #0]
 8007fa0:	e007      	b.n	8007fb2 <HAL_DMA_IRQHandler+0x8da>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681a      	ldr	r2, [r3, #0]
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f022 0201 	bic.w	r2, r2, #1
 8007fb0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	3301      	adds	r3, #1
 8007fb6:	60fb      	str	r3, [r7, #12]
 8007fb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d307      	bcc.n	8007fce <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f003 0301 	and.w	r3, r3, #1
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d1f2      	bne.n	8007fb2 <HAL_DMA_IRQHandler+0x8da>
 8007fcc:	e000      	b.n	8007fd0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007fce:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f003 0301 	and.w	r3, r3, #1
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d004      	beq.n	8007fe8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2203      	movs	r2, #3
 8007fe2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8007fe6:	e003      	b.n	8007ff0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	f000 8272 	beq.w	80084e6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	4798      	blx	r3
 800800a:	e26c      	b.n	80084e6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a43      	ldr	r2, [pc, #268]	@ (8008120 <HAL_DMA_IRQHandler+0xa48>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d022      	beq.n	800805c <HAL_DMA_IRQHandler+0x984>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a42      	ldr	r2, [pc, #264]	@ (8008124 <HAL_DMA_IRQHandler+0xa4c>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d01d      	beq.n	800805c <HAL_DMA_IRQHandler+0x984>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a40      	ldr	r2, [pc, #256]	@ (8008128 <HAL_DMA_IRQHandler+0xa50>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d018      	beq.n	800805c <HAL_DMA_IRQHandler+0x984>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a3f      	ldr	r2, [pc, #252]	@ (800812c <HAL_DMA_IRQHandler+0xa54>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d013      	beq.n	800805c <HAL_DMA_IRQHandler+0x984>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a3d      	ldr	r2, [pc, #244]	@ (8008130 <HAL_DMA_IRQHandler+0xa58>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d00e      	beq.n	800805c <HAL_DMA_IRQHandler+0x984>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a3c      	ldr	r2, [pc, #240]	@ (8008134 <HAL_DMA_IRQHandler+0xa5c>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d009      	beq.n	800805c <HAL_DMA_IRQHandler+0x984>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a3a      	ldr	r2, [pc, #232]	@ (8008138 <HAL_DMA_IRQHandler+0xa60>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d004      	beq.n	800805c <HAL_DMA_IRQHandler+0x984>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a39      	ldr	r2, [pc, #228]	@ (800813c <HAL_DMA_IRQHandler+0xa64>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d101      	bne.n	8008060 <HAL_DMA_IRQHandler+0x988>
 800805c:	2301      	movs	r3, #1
 800805e:	e000      	b.n	8008062 <HAL_DMA_IRQHandler+0x98a>
 8008060:	2300      	movs	r3, #0
 8008062:	2b00      	cmp	r3, #0
 8008064:	f000 823f 	beq.w	80084e6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008074:	f003 031f 	and.w	r3, r3, #31
 8008078:	2204      	movs	r2, #4
 800807a:	409a      	lsls	r2, r3
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	4013      	ands	r3, r2
 8008080:	2b00      	cmp	r3, #0
 8008082:	f000 80cd 	beq.w	8008220 <HAL_DMA_IRQHandler+0xb48>
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	f003 0304 	and.w	r3, r3, #4
 800808c:	2b00      	cmp	r3, #0
 800808e:	f000 80c7 	beq.w	8008220 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008096:	f003 031f 	and.w	r3, r3, #31
 800809a:	2204      	movs	r2, #4
 800809c:	409a      	lsls	r2, r3
 800809e:	69fb      	ldr	r3, [r7, #28]
 80080a0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d049      	beq.n	8008140 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d109      	bne.n	80080ca <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	f000 8210 	beq.w	80084e0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80080c8:	e20a      	b.n	80084e0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	f000 8206 	beq.w	80084e0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80080dc:	e200      	b.n	80084e0 <HAL_DMA_IRQHandler+0xe08>
 80080de:	bf00      	nop
 80080e0:	40020010 	.word	0x40020010
 80080e4:	40020028 	.word	0x40020028
 80080e8:	40020040 	.word	0x40020040
 80080ec:	40020058 	.word	0x40020058
 80080f0:	40020070 	.word	0x40020070
 80080f4:	40020088 	.word	0x40020088
 80080f8:	400200a0 	.word	0x400200a0
 80080fc:	400200b8 	.word	0x400200b8
 8008100:	40020410 	.word	0x40020410
 8008104:	40020428 	.word	0x40020428
 8008108:	40020440 	.word	0x40020440
 800810c:	40020458 	.word	0x40020458
 8008110:	40020470 	.word	0x40020470
 8008114:	40020488 	.word	0x40020488
 8008118:	400204a0 	.word	0x400204a0
 800811c:	400204b8 	.word	0x400204b8
 8008120:	58025408 	.word	0x58025408
 8008124:	5802541c 	.word	0x5802541c
 8008128:	58025430 	.word	0x58025430
 800812c:	58025444 	.word	0x58025444
 8008130:	58025458 	.word	0x58025458
 8008134:	5802546c 	.word	0x5802546c
 8008138:	58025480 	.word	0x58025480
 800813c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	f003 0320 	and.w	r3, r3, #32
 8008146:	2b00      	cmp	r3, #0
 8008148:	d160      	bne.n	800820c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4a7f      	ldr	r2, [pc, #508]	@ (800834c <HAL_DMA_IRQHandler+0xc74>)
 8008150:	4293      	cmp	r3, r2
 8008152:	d04a      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4a7d      	ldr	r2, [pc, #500]	@ (8008350 <HAL_DMA_IRQHandler+0xc78>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d045      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a7c      	ldr	r2, [pc, #496]	@ (8008354 <HAL_DMA_IRQHandler+0xc7c>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d040      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a7a      	ldr	r2, [pc, #488]	@ (8008358 <HAL_DMA_IRQHandler+0xc80>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d03b      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a79      	ldr	r2, [pc, #484]	@ (800835c <HAL_DMA_IRQHandler+0xc84>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d036      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a77      	ldr	r2, [pc, #476]	@ (8008360 <HAL_DMA_IRQHandler+0xc88>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d031      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a76      	ldr	r2, [pc, #472]	@ (8008364 <HAL_DMA_IRQHandler+0xc8c>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d02c      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	4a74      	ldr	r2, [pc, #464]	@ (8008368 <HAL_DMA_IRQHandler+0xc90>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d027      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	4a73      	ldr	r2, [pc, #460]	@ (800836c <HAL_DMA_IRQHandler+0xc94>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d022      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a71      	ldr	r2, [pc, #452]	@ (8008370 <HAL_DMA_IRQHandler+0xc98>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d01d      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4a70      	ldr	r2, [pc, #448]	@ (8008374 <HAL_DMA_IRQHandler+0xc9c>)
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d018      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a6e      	ldr	r2, [pc, #440]	@ (8008378 <HAL_DMA_IRQHandler+0xca0>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d013      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4a6d      	ldr	r2, [pc, #436]	@ (800837c <HAL_DMA_IRQHandler+0xca4>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d00e      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a6b      	ldr	r2, [pc, #428]	@ (8008380 <HAL_DMA_IRQHandler+0xca8>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d009      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a6a      	ldr	r2, [pc, #424]	@ (8008384 <HAL_DMA_IRQHandler+0xcac>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d004      	beq.n	80081ea <HAL_DMA_IRQHandler+0xb12>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a68      	ldr	r2, [pc, #416]	@ (8008388 <HAL_DMA_IRQHandler+0xcb0>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d108      	bne.n	80081fc <HAL_DMA_IRQHandler+0xb24>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	681a      	ldr	r2, [r3, #0]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f022 0208 	bic.w	r2, r2, #8
 80081f8:	601a      	str	r2, [r3, #0]
 80081fa:	e007      	b.n	800820c <HAL_DMA_IRQHandler+0xb34>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	681a      	ldr	r2, [r3, #0]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f022 0204 	bic.w	r2, r2, #4
 800820a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008210:	2b00      	cmp	r3, #0
 8008212:	f000 8165 	beq.w	80084e0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800821e:	e15f      	b.n	80084e0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008224:	f003 031f 	and.w	r3, r3, #31
 8008228:	2202      	movs	r2, #2
 800822a:	409a      	lsls	r2, r3
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	4013      	ands	r3, r2
 8008230:	2b00      	cmp	r3, #0
 8008232:	f000 80c5 	beq.w	80083c0 <HAL_DMA_IRQHandler+0xce8>
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	f003 0302 	and.w	r3, r3, #2
 800823c:	2b00      	cmp	r3, #0
 800823e:	f000 80bf 	beq.w	80083c0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008246:	f003 031f 	and.w	r3, r3, #31
 800824a:	2202      	movs	r2, #2
 800824c:	409a      	lsls	r2, r3
 800824e:	69fb      	ldr	r3, [r7, #28]
 8008250:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008258:	2b00      	cmp	r3, #0
 800825a:	d018      	beq.n	800828e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008262:	2b00      	cmp	r3, #0
 8008264:	d109      	bne.n	800827a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800826a:	2b00      	cmp	r3, #0
 800826c:	f000 813a 	beq.w	80084e4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008278:	e134      	b.n	80084e4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800827e:	2b00      	cmp	r3, #0
 8008280:	f000 8130 	beq.w	80084e4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800828c:	e12a      	b.n	80084e4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	f003 0320 	and.w	r3, r3, #32
 8008294:	2b00      	cmp	r3, #0
 8008296:	f040 8089 	bne.w	80083ac <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a2b      	ldr	r2, [pc, #172]	@ (800834c <HAL_DMA_IRQHandler+0xc74>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d04a      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a29      	ldr	r2, [pc, #164]	@ (8008350 <HAL_DMA_IRQHandler+0xc78>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d045      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a28      	ldr	r2, [pc, #160]	@ (8008354 <HAL_DMA_IRQHandler+0xc7c>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d040      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a26      	ldr	r2, [pc, #152]	@ (8008358 <HAL_DMA_IRQHandler+0xc80>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d03b      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a25      	ldr	r2, [pc, #148]	@ (800835c <HAL_DMA_IRQHandler+0xc84>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d036      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a23      	ldr	r2, [pc, #140]	@ (8008360 <HAL_DMA_IRQHandler+0xc88>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d031      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a22      	ldr	r2, [pc, #136]	@ (8008364 <HAL_DMA_IRQHandler+0xc8c>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d02c      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4a20      	ldr	r2, [pc, #128]	@ (8008368 <HAL_DMA_IRQHandler+0xc90>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d027      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a1f      	ldr	r2, [pc, #124]	@ (800836c <HAL_DMA_IRQHandler+0xc94>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d022      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a1d      	ldr	r2, [pc, #116]	@ (8008370 <HAL_DMA_IRQHandler+0xc98>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d01d      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a1c      	ldr	r2, [pc, #112]	@ (8008374 <HAL_DMA_IRQHandler+0xc9c>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d018      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a1a      	ldr	r2, [pc, #104]	@ (8008378 <HAL_DMA_IRQHandler+0xca0>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d013      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a19      	ldr	r2, [pc, #100]	@ (800837c <HAL_DMA_IRQHandler+0xca4>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d00e      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a17      	ldr	r2, [pc, #92]	@ (8008380 <HAL_DMA_IRQHandler+0xca8>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d009      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a16      	ldr	r2, [pc, #88]	@ (8008384 <HAL_DMA_IRQHandler+0xcac>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d004      	beq.n	800833a <HAL_DMA_IRQHandler+0xc62>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a14      	ldr	r2, [pc, #80]	@ (8008388 <HAL_DMA_IRQHandler+0xcb0>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d128      	bne.n	800838c <HAL_DMA_IRQHandler+0xcb4>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	681a      	ldr	r2, [r3, #0]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f022 0214 	bic.w	r2, r2, #20
 8008348:	601a      	str	r2, [r3, #0]
 800834a:	e027      	b.n	800839c <HAL_DMA_IRQHandler+0xcc4>
 800834c:	40020010 	.word	0x40020010
 8008350:	40020028 	.word	0x40020028
 8008354:	40020040 	.word	0x40020040
 8008358:	40020058 	.word	0x40020058
 800835c:	40020070 	.word	0x40020070
 8008360:	40020088 	.word	0x40020088
 8008364:	400200a0 	.word	0x400200a0
 8008368:	400200b8 	.word	0x400200b8
 800836c:	40020410 	.word	0x40020410
 8008370:	40020428 	.word	0x40020428
 8008374:	40020440 	.word	0x40020440
 8008378:	40020458 	.word	0x40020458
 800837c:	40020470 	.word	0x40020470
 8008380:	40020488 	.word	0x40020488
 8008384:	400204a0 	.word	0x400204a0
 8008388:	400204b8 	.word	0x400204b8
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f022 020a 	bic.w	r2, r2, #10
 800839a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	f000 8097 	beq.w	80084e4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80083be:	e091      	b.n	80084e4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083c4:	f003 031f 	and.w	r3, r3, #31
 80083c8:	2208      	movs	r2, #8
 80083ca:	409a      	lsls	r2, r3
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	4013      	ands	r3, r2
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	f000 8088 	beq.w	80084e6 <HAL_DMA_IRQHandler+0xe0e>
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	f003 0308 	and.w	r3, r3, #8
 80083dc:	2b00      	cmp	r3, #0
 80083de:	f000 8082 	beq.w	80084e6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a41      	ldr	r2, [pc, #260]	@ (80084ec <HAL_DMA_IRQHandler+0xe14>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d04a      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a3f      	ldr	r2, [pc, #252]	@ (80084f0 <HAL_DMA_IRQHandler+0xe18>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d045      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a3e      	ldr	r2, [pc, #248]	@ (80084f4 <HAL_DMA_IRQHandler+0xe1c>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d040      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a3c      	ldr	r2, [pc, #240]	@ (80084f8 <HAL_DMA_IRQHandler+0xe20>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d03b      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a3b      	ldr	r2, [pc, #236]	@ (80084fc <HAL_DMA_IRQHandler+0xe24>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d036      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a39      	ldr	r2, [pc, #228]	@ (8008500 <HAL_DMA_IRQHandler+0xe28>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d031      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a38      	ldr	r2, [pc, #224]	@ (8008504 <HAL_DMA_IRQHandler+0xe2c>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d02c      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a36      	ldr	r2, [pc, #216]	@ (8008508 <HAL_DMA_IRQHandler+0xe30>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d027      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a35      	ldr	r2, [pc, #212]	@ (800850c <HAL_DMA_IRQHandler+0xe34>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d022      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a33      	ldr	r2, [pc, #204]	@ (8008510 <HAL_DMA_IRQHandler+0xe38>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d01d      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a32      	ldr	r2, [pc, #200]	@ (8008514 <HAL_DMA_IRQHandler+0xe3c>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d018      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4a30      	ldr	r2, [pc, #192]	@ (8008518 <HAL_DMA_IRQHandler+0xe40>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d013      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a2f      	ldr	r2, [pc, #188]	@ (800851c <HAL_DMA_IRQHandler+0xe44>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d00e      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4a2d      	ldr	r2, [pc, #180]	@ (8008520 <HAL_DMA_IRQHandler+0xe48>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d009      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a2c      	ldr	r2, [pc, #176]	@ (8008524 <HAL_DMA_IRQHandler+0xe4c>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d004      	beq.n	8008482 <HAL_DMA_IRQHandler+0xdaa>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a2a      	ldr	r2, [pc, #168]	@ (8008528 <HAL_DMA_IRQHandler+0xe50>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d108      	bne.n	8008494 <HAL_DMA_IRQHandler+0xdbc>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	681a      	ldr	r2, [r3, #0]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f022 021c 	bic.w	r2, r2, #28
 8008490:	601a      	str	r2, [r3, #0]
 8008492:	e007      	b.n	80084a4 <HAL_DMA_IRQHandler+0xdcc>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f022 020e 	bic.w	r2, r2, #14
 80084a2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084a8:	f003 031f 	and.w	r3, r3, #31
 80084ac:	2201      	movs	r2, #1
 80084ae:	409a      	lsls	r2, r3
 80084b0:	69fb      	ldr	r3, [r7, #28]
 80084b2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2201      	movs	r2, #1
 80084b8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2201      	movs	r2, #1
 80084be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2200      	movs	r2, #0
 80084c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d009      	beq.n	80084e6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	4798      	blx	r3
 80084da:	e004      	b.n	80084e6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80084dc:	bf00      	nop
 80084de:	e002      	b.n	80084e6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80084e0:	bf00      	nop
 80084e2:	e000      	b.n	80084e6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80084e4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80084e6:	3728      	adds	r7, #40	@ 0x28
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}
 80084ec:	40020010 	.word	0x40020010
 80084f0:	40020028 	.word	0x40020028
 80084f4:	40020040 	.word	0x40020040
 80084f8:	40020058 	.word	0x40020058
 80084fc:	40020070 	.word	0x40020070
 8008500:	40020088 	.word	0x40020088
 8008504:	400200a0 	.word	0x400200a0
 8008508:	400200b8 	.word	0x400200b8
 800850c:	40020410 	.word	0x40020410
 8008510:	40020428 	.word	0x40020428
 8008514:	40020440 	.word	0x40020440
 8008518:	40020458 	.word	0x40020458
 800851c:	40020470 	.word	0x40020470
 8008520:	40020488 	.word	0x40020488
 8008524:	400204a0 	.word	0x400204a0
 8008528:	400204b8 	.word	0x400204b8

0800852c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800853a:	b2db      	uxtb	r3, r3
}
 800853c:	4618      	mov	r0, r3
 800853e:	370c      	adds	r7, #12
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8008554:	4618      	mov	r0, r3
 8008556:	370c      	adds	r7, #12
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr

08008560 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008560:	b480      	push	{r7}
 8008562:	b087      	sub	sp, #28
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	607a      	str	r2, [r7, #4]
 800856c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008572:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008578:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4a7f      	ldr	r2, [pc, #508]	@ (800877c <DMA_SetConfig+0x21c>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d072      	beq.n	800866a <DMA_SetConfig+0x10a>
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a7d      	ldr	r2, [pc, #500]	@ (8008780 <DMA_SetConfig+0x220>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d06d      	beq.n	800866a <DMA_SetConfig+0x10a>
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a7c      	ldr	r2, [pc, #496]	@ (8008784 <DMA_SetConfig+0x224>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d068      	beq.n	800866a <DMA_SetConfig+0x10a>
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a7a      	ldr	r2, [pc, #488]	@ (8008788 <DMA_SetConfig+0x228>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d063      	beq.n	800866a <DMA_SetConfig+0x10a>
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a79      	ldr	r2, [pc, #484]	@ (800878c <DMA_SetConfig+0x22c>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d05e      	beq.n	800866a <DMA_SetConfig+0x10a>
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a77      	ldr	r2, [pc, #476]	@ (8008790 <DMA_SetConfig+0x230>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d059      	beq.n	800866a <DMA_SetConfig+0x10a>
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a76      	ldr	r2, [pc, #472]	@ (8008794 <DMA_SetConfig+0x234>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d054      	beq.n	800866a <DMA_SetConfig+0x10a>
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a74      	ldr	r2, [pc, #464]	@ (8008798 <DMA_SetConfig+0x238>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d04f      	beq.n	800866a <DMA_SetConfig+0x10a>
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a73      	ldr	r2, [pc, #460]	@ (800879c <DMA_SetConfig+0x23c>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d04a      	beq.n	800866a <DMA_SetConfig+0x10a>
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a71      	ldr	r2, [pc, #452]	@ (80087a0 <DMA_SetConfig+0x240>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d045      	beq.n	800866a <DMA_SetConfig+0x10a>
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a70      	ldr	r2, [pc, #448]	@ (80087a4 <DMA_SetConfig+0x244>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d040      	beq.n	800866a <DMA_SetConfig+0x10a>
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a6e      	ldr	r2, [pc, #440]	@ (80087a8 <DMA_SetConfig+0x248>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d03b      	beq.n	800866a <DMA_SetConfig+0x10a>
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a6d      	ldr	r2, [pc, #436]	@ (80087ac <DMA_SetConfig+0x24c>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d036      	beq.n	800866a <DMA_SetConfig+0x10a>
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a6b      	ldr	r2, [pc, #428]	@ (80087b0 <DMA_SetConfig+0x250>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d031      	beq.n	800866a <DMA_SetConfig+0x10a>
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a6a      	ldr	r2, [pc, #424]	@ (80087b4 <DMA_SetConfig+0x254>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d02c      	beq.n	800866a <DMA_SetConfig+0x10a>
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a68      	ldr	r2, [pc, #416]	@ (80087b8 <DMA_SetConfig+0x258>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d027      	beq.n	800866a <DMA_SetConfig+0x10a>
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4a67      	ldr	r2, [pc, #412]	@ (80087bc <DMA_SetConfig+0x25c>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d022      	beq.n	800866a <DMA_SetConfig+0x10a>
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a65      	ldr	r2, [pc, #404]	@ (80087c0 <DMA_SetConfig+0x260>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d01d      	beq.n	800866a <DMA_SetConfig+0x10a>
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a64      	ldr	r2, [pc, #400]	@ (80087c4 <DMA_SetConfig+0x264>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d018      	beq.n	800866a <DMA_SetConfig+0x10a>
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a62      	ldr	r2, [pc, #392]	@ (80087c8 <DMA_SetConfig+0x268>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d013      	beq.n	800866a <DMA_SetConfig+0x10a>
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a61      	ldr	r2, [pc, #388]	@ (80087cc <DMA_SetConfig+0x26c>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d00e      	beq.n	800866a <DMA_SetConfig+0x10a>
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a5f      	ldr	r2, [pc, #380]	@ (80087d0 <DMA_SetConfig+0x270>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d009      	beq.n	800866a <DMA_SetConfig+0x10a>
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a5e      	ldr	r2, [pc, #376]	@ (80087d4 <DMA_SetConfig+0x274>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d004      	beq.n	800866a <DMA_SetConfig+0x10a>
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4a5c      	ldr	r2, [pc, #368]	@ (80087d8 <DMA_SetConfig+0x278>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d101      	bne.n	800866e <DMA_SetConfig+0x10e>
 800866a:	2301      	movs	r3, #1
 800866c:	e000      	b.n	8008670 <DMA_SetConfig+0x110>
 800866e:	2300      	movs	r3, #0
 8008670:	2b00      	cmp	r3, #0
 8008672:	d00d      	beq.n	8008690 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008678:	68fa      	ldr	r2, [r7, #12]
 800867a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800867c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008682:	2b00      	cmp	r3, #0
 8008684:	d004      	beq.n	8008690 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800868a:	68fa      	ldr	r2, [r7, #12]
 800868c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800868e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a39      	ldr	r2, [pc, #228]	@ (800877c <DMA_SetConfig+0x21c>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d04a      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a38      	ldr	r2, [pc, #224]	@ (8008780 <DMA_SetConfig+0x220>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d045      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a36      	ldr	r2, [pc, #216]	@ (8008784 <DMA_SetConfig+0x224>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d040      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a35      	ldr	r2, [pc, #212]	@ (8008788 <DMA_SetConfig+0x228>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d03b      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a33      	ldr	r2, [pc, #204]	@ (800878c <DMA_SetConfig+0x22c>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d036      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a32      	ldr	r2, [pc, #200]	@ (8008790 <DMA_SetConfig+0x230>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d031      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a30      	ldr	r2, [pc, #192]	@ (8008794 <DMA_SetConfig+0x234>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d02c      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a2f      	ldr	r2, [pc, #188]	@ (8008798 <DMA_SetConfig+0x238>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d027      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a2d      	ldr	r2, [pc, #180]	@ (800879c <DMA_SetConfig+0x23c>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d022      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a2c      	ldr	r2, [pc, #176]	@ (80087a0 <DMA_SetConfig+0x240>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d01d      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a2a      	ldr	r2, [pc, #168]	@ (80087a4 <DMA_SetConfig+0x244>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d018      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4a29      	ldr	r2, [pc, #164]	@ (80087a8 <DMA_SetConfig+0x248>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d013      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4a27      	ldr	r2, [pc, #156]	@ (80087ac <DMA_SetConfig+0x24c>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d00e      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a26      	ldr	r2, [pc, #152]	@ (80087b0 <DMA_SetConfig+0x250>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d009      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a24      	ldr	r2, [pc, #144]	@ (80087b4 <DMA_SetConfig+0x254>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d004      	beq.n	8008730 <DMA_SetConfig+0x1d0>
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a23      	ldr	r2, [pc, #140]	@ (80087b8 <DMA_SetConfig+0x258>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d101      	bne.n	8008734 <DMA_SetConfig+0x1d4>
 8008730:	2301      	movs	r3, #1
 8008732:	e000      	b.n	8008736 <DMA_SetConfig+0x1d6>
 8008734:	2300      	movs	r3, #0
 8008736:	2b00      	cmp	r3, #0
 8008738:	d059      	beq.n	80087ee <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800873e:	f003 031f 	and.w	r3, r3, #31
 8008742:	223f      	movs	r2, #63	@ 0x3f
 8008744:	409a      	lsls	r2, r3
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008758:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	683a      	ldr	r2, [r7, #0]
 8008760:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	2b40      	cmp	r3, #64	@ 0x40
 8008768:	d138      	bne.n	80087dc <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	687a      	ldr	r2, [r7, #4]
 8008770:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	68ba      	ldr	r2, [r7, #8]
 8008778:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800877a:	e086      	b.n	800888a <DMA_SetConfig+0x32a>
 800877c:	40020010 	.word	0x40020010
 8008780:	40020028 	.word	0x40020028
 8008784:	40020040 	.word	0x40020040
 8008788:	40020058 	.word	0x40020058
 800878c:	40020070 	.word	0x40020070
 8008790:	40020088 	.word	0x40020088
 8008794:	400200a0 	.word	0x400200a0
 8008798:	400200b8 	.word	0x400200b8
 800879c:	40020410 	.word	0x40020410
 80087a0:	40020428 	.word	0x40020428
 80087a4:	40020440 	.word	0x40020440
 80087a8:	40020458 	.word	0x40020458
 80087ac:	40020470 	.word	0x40020470
 80087b0:	40020488 	.word	0x40020488
 80087b4:	400204a0 	.word	0x400204a0
 80087b8:	400204b8 	.word	0x400204b8
 80087bc:	58025408 	.word	0x58025408
 80087c0:	5802541c 	.word	0x5802541c
 80087c4:	58025430 	.word	0x58025430
 80087c8:	58025444 	.word	0x58025444
 80087cc:	58025458 	.word	0x58025458
 80087d0:	5802546c 	.word	0x5802546c
 80087d4:	58025480 	.word	0x58025480
 80087d8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	68ba      	ldr	r2, [r7, #8]
 80087e2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	60da      	str	r2, [r3, #12]
}
 80087ec:	e04d      	b.n	800888a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4a29      	ldr	r2, [pc, #164]	@ (8008898 <DMA_SetConfig+0x338>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d022      	beq.n	800883e <DMA_SetConfig+0x2de>
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a27      	ldr	r2, [pc, #156]	@ (800889c <DMA_SetConfig+0x33c>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d01d      	beq.n	800883e <DMA_SetConfig+0x2de>
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a26      	ldr	r2, [pc, #152]	@ (80088a0 <DMA_SetConfig+0x340>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d018      	beq.n	800883e <DMA_SetConfig+0x2de>
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a24      	ldr	r2, [pc, #144]	@ (80088a4 <DMA_SetConfig+0x344>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d013      	beq.n	800883e <DMA_SetConfig+0x2de>
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a23      	ldr	r2, [pc, #140]	@ (80088a8 <DMA_SetConfig+0x348>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d00e      	beq.n	800883e <DMA_SetConfig+0x2de>
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a21      	ldr	r2, [pc, #132]	@ (80088ac <DMA_SetConfig+0x34c>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d009      	beq.n	800883e <DMA_SetConfig+0x2de>
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a20      	ldr	r2, [pc, #128]	@ (80088b0 <DMA_SetConfig+0x350>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d004      	beq.n	800883e <DMA_SetConfig+0x2de>
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a1e      	ldr	r2, [pc, #120]	@ (80088b4 <DMA_SetConfig+0x354>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d101      	bne.n	8008842 <DMA_SetConfig+0x2e2>
 800883e:	2301      	movs	r3, #1
 8008840:	e000      	b.n	8008844 <DMA_SetConfig+0x2e4>
 8008842:	2300      	movs	r3, #0
 8008844:	2b00      	cmp	r3, #0
 8008846:	d020      	beq.n	800888a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800884c:	f003 031f 	and.w	r3, r3, #31
 8008850:	2201      	movs	r2, #1
 8008852:	409a      	lsls	r2, r3
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	683a      	ldr	r2, [r7, #0]
 800885e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	2b40      	cmp	r3, #64	@ 0x40
 8008866:	d108      	bne.n	800887a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	687a      	ldr	r2, [r7, #4]
 800886e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	68ba      	ldr	r2, [r7, #8]
 8008876:	60da      	str	r2, [r3, #12]
}
 8008878:	e007      	b.n	800888a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	68ba      	ldr	r2, [r7, #8]
 8008880:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	60da      	str	r2, [r3, #12]
}
 800888a:	bf00      	nop
 800888c:	371c      	adds	r7, #28
 800888e:	46bd      	mov	sp, r7
 8008890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008894:	4770      	bx	lr
 8008896:	bf00      	nop
 8008898:	58025408 	.word	0x58025408
 800889c:	5802541c 	.word	0x5802541c
 80088a0:	58025430 	.word	0x58025430
 80088a4:	58025444 	.word	0x58025444
 80088a8:	58025458 	.word	0x58025458
 80088ac:	5802546c 	.word	0x5802546c
 80088b0:	58025480 	.word	0x58025480
 80088b4:	58025494 	.word	0x58025494

080088b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80088b8:	b480      	push	{r7}
 80088ba:	b085      	sub	sp, #20
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a42      	ldr	r2, [pc, #264]	@ (80089d0 <DMA_CalcBaseAndBitshift+0x118>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d04a      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4a41      	ldr	r2, [pc, #260]	@ (80089d4 <DMA_CalcBaseAndBitshift+0x11c>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d045      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4a3f      	ldr	r2, [pc, #252]	@ (80089d8 <DMA_CalcBaseAndBitshift+0x120>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d040      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4a3e      	ldr	r2, [pc, #248]	@ (80089dc <DMA_CalcBaseAndBitshift+0x124>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d03b      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a3c      	ldr	r2, [pc, #240]	@ (80089e0 <DMA_CalcBaseAndBitshift+0x128>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d036      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a3b      	ldr	r2, [pc, #236]	@ (80089e4 <DMA_CalcBaseAndBitshift+0x12c>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d031      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a39      	ldr	r2, [pc, #228]	@ (80089e8 <DMA_CalcBaseAndBitshift+0x130>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d02c      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a38      	ldr	r2, [pc, #224]	@ (80089ec <DMA_CalcBaseAndBitshift+0x134>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d027      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a36      	ldr	r2, [pc, #216]	@ (80089f0 <DMA_CalcBaseAndBitshift+0x138>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d022      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a35      	ldr	r2, [pc, #212]	@ (80089f4 <DMA_CalcBaseAndBitshift+0x13c>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d01d      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a33      	ldr	r2, [pc, #204]	@ (80089f8 <DMA_CalcBaseAndBitshift+0x140>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d018      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a32      	ldr	r2, [pc, #200]	@ (80089fc <DMA_CalcBaseAndBitshift+0x144>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d013      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a30      	ldr	r2, [pc, #192]	@ (8008a00 <DMA_CalcBaseAndBitshift+0x148>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d00e      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a2f      	ldr	r2, [pc, #188]	@ (8008a04 <DMA_CalcBaseAndBitshift+0x14c>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d009      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a2d      	ldr	r2, [pc, #180]	@ (8008a08 <DMA_CalcBaseAndBitshift+0x150>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d004      	beq.n	8008960 <DMA_CalcBaseAndBitshift+0xa8>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a2c      	ldr	r2, [pc, #176]	@ (8008a0c <DMA_CalcBaseAndBitshift+0x154>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d101      	bne.n	8008964 <DMA_CalcBaseAndBitshift+0xac>
 8008960:	2301      	movs	r3, #1
 8008962:	e000      	b.n	8008966 <DMA_CalcBaseAndBitshift+0xae>
 8008964:	2300      	movs	r3, #0
 8008966:	2b00      	cmp	r3, #0
 8008968:	d024      	beq.n	80089b4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	b2db      	uxtb	r3, r3
 8008970:	3b10      	subs	r3, #16
 8008972:	4a27      	ldr	r2, [pc, #156]	@ (8008a10 <DMA_CalcBaseAndBitshift+0x158>)
 8008974:	fba2 2303 	umull	r2, r3, r2, r3
 8008978:	091b      	lsrs	r3, r3, #4
 800897a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f003 0307 	and.w	r3, r3, #7
 8008982:	4a24      	ldr	r2, [pc, #144]	@ (8008a14 <DMA_CalcBaseAndBitshift+0x15c>)
 8008984:	5cd3      	ldrb	r3, [r2, r3]
 8008986:	461a      	mov	r2, r3
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2b03      	cmp	r3, #3
 8008990:	d908      	bls.n	80089a4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	461a      	mov	r2, r3
 8008998:	4b1f      	ldr	r3, [pc, #124]	@ (8008a18 <DMA_CalcBaseAndBitshift+0x160>)
 800899a:	4013      	ands	r3, r2
 800899c:	1d1a      	adds	r2, r3, #4
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	659a      	str	r2, [r3, #88]	@ 0x58
 80089a2:	e00d      	b.n	80089c0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	461a      	mov	r2, r3
 80089aa:	4b1b      	ldr	r3, [pc, #108]	@ (8008a18 <DMA_CalcBaseAndBitshift+0x160>)
 80089ac:	4013      	ands	r3, r2
 80089ae:	687a      	ldr	r2, [r7, #4]
 80089b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80089b2:	e005      	b.n	80089c0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3714      	adds	r7, #20
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr
 80089d0:	40020010 	.word	0x40020010
 80089d4:	40020028 	.word	0x40020028
 80089d8:	40020040 	.word	0x40020040
 80089dc:	40020058 	.word	0x40020058
 80089e0:	40020070 	.word	0x40020070
 80089e4:	40020088 	.word	0x40020088
 80089e8:	400200a0 	.word	0x400200a0
 80089ec:	400200b8 	.word	0x400200b8
 80089f0:	40020410 	.word	0x40020410
 80089f4:	40020428 	.word	0x40020428
 80089f8:	40020440 	.word	0x40020440
 80089fc:	40020458 	.word	0x40020458
 8008a00:	40020470 	.word	0x40020470
 8008a04:	40020488 	.word	0x40020488
 8008a08:	400204a0 	.word	0x400204a0
 8008a0c:	400204b8 	.word	0x400204b8
 8008a10:	aaaaaaab 	.word	0xaaaaaaab
 8008a14:	08018f30 	.word	0x08018f30
 8008a18:	fffffc00 	.word	0xfffffc00

08008a1c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b085      	sub	sp, #20
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a24:	2300      	movs	r3, #0
 8008a26:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	699b      	ldr	r3, [r3, #24]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d120      	bne.n	8008a72 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a34:	2b03      	cmp	r3, #3
 8008a36:	d858      	bhi.n	8008aea <DMA_CheckFifoParam+0xce>
 8008a38:	a201      	add	r2, pc, #4	@ (adr r2, 8008a40 <DMA_CheckFifoParam+0x24>)
 8008a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a3e:	bf00      	nop
 8008a40:	08008a51 	.word	0x08008a51
 8008a44:	08008a63 	.word	0x08008a63
 8008a48:	08008a51 	.word	0x08008a51
 8008a4c:	08008aeb 	.word	0x08008aeb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d048      	beq.n	8008aee <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008a60:	e045      	b.n	8008aee <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a66:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008a6a:	d142      	bne.n	8008af2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008a70:	e03f      	b.n	8008af2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	699b      	ldr	r3, [r3, #24]
 8008a76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a7a:	d123      	bne.n	8008ac4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a80:	2b03      	cmp	r3, #3
 8008a82:	d838      	bhi.n	8008af6 <DMA_CheckFifoParam+0xda>
 8008a84:	a201      	add	r2, pc, #4	@ (adr r2, 8008a8c <DMA_CheckFifoParam+0x70>)
 8008a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a8a:	bf00      	nop
 8008a8c:	08008a9d 	.word	0x08008a9d
 8008a90:	08008aa3 	.word	0x08008aa3
 8008a94:	08008a9d 	.word	0x08008a9d
 8008a98:	08008ab5 	.word	0x08008ab5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	73fb      	strb	r3, [r7, #15]
        break;
 8008aa0:	e030      	b.n	8008b04 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d025      	beq.n	8008afa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008ab2:	e022      	b.n	8008afa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ab8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008abc:	d11f      	bne.n	8008afe <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8008abe:	2301      	movs	r3, #1
 8008ac0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008ac2:	e01c      	b.n	8008afe <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ac8:	2b02      	cmp	r3, #2
 8008aca:	d902      	bls.n	8008ad2 <DMA_CheckFifoParam+0xb6>
 8008acc:	2b03      	cmp	r3, #3
 8008ace:	d003      	beq.n	8008ad8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008ad0:	e018      	b.n	8008b04 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	73fb      	strb	r3, [r7, #15]
        break;
 8008ad6:	e015      	b.n	8008b04 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008adc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d00e      	beq.n	8008b02 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	73fb      	strb	r3, [r7, #15]
    break;
 8008ae8:	e00b      	b.n	8008b02 <DMA_CheckFifoParam+0xe6>
        break;
 8008aea:	bf00      	nop
 8008aec:	e00a      	b.n	8008b04 <DMA_CheckFifoParam+0xe8>
        break;
 8008aee:	bf00      	nop
 8008af0:	e008      	b.n	8008b04 <DMA_CheckFifoParam+0xe8>
        break;
 8008af2:	bf00      	nop
 8008af4:	e006      	b.n	8008b04 <DMA_CheckFifoParam+0xe8>
        break;
 8008af6:	bf00      	nop
 8008af8:	e004      	b.n	8008b04 <DMA_CheckFifoParam+0xe8>
        break;
 8008afa:	bf00      	nop
 8008afc:	e002      	b.n	8008b04 <DMA_CheckFifoParam+0xe8>
        break;
 8008afe:	bf00      	nop
 8008b00:	e000      	b.n	8008b04 <DMA_CheckFifoParam+0xe8>
    break;
 8008b02:	bf00      	nop
    }
  }

  return status;
 8008b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	3714      	adds	r7, #20
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b10:	4770      	bx	lr
 8008b12:	bf00      	nop

08008b14 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b085      	sub	sp, #20
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4a38      	ldr	r2, [pc, #224]	@ (8008c08 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d022      	beq.n	8008b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a36      	ldr	r2, [pc, #216]	@ (8008c0c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d01d      	beq.n	8008b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4a35      	ldr	r2, [pc, #212]	@ (8008c10 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d018      	beq.n	8008b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a33      	ldr	r2, [pc, #204]	@ (8008c14 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d013      	beq.n	8008b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a32      	ldr	r2, [pc, #200]	@ (8008c18 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d00e      	beq.n	8008b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a30      	ldr	r2, [pc, #192]	@ (8008c1c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d009      	beq.n	8008b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a2f      	ldr	r2, [pc, #188]	@ (8008c20 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d004      	beq.n	8008b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a2d      	ldr	r2, [pc, #180]	@ (8008c24 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d101      	bne.n	8008b76 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8008b72:	2301      	movs	r3, #1
 8008b74:	e000      	b.n	8008b78 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8008b76:	2300      	movs	r3, #0
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d01a      	beq.n	8008bb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	b2db      	uxtb	r3, r3
 8008b82:	3b08      	subs	r3, #8
 8008b84:	4a28      	ldr	r2, [pc, #160]	@ (8008c28 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008b86:	fba2 2303 	umull	r2, r3, r2, r3
 8008b8a:	091b      	lsrs	r3, r3, #4
 8008b8c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008b8e:	68fa      	ldr	r2, [r7, #12]
 8008b90:	4b26      	ldr	r3, [pc, #152]	@ (8008c2c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8008b92:	4413      	add	r3, r2
 8008b94:	009b      	lsls	r3, r3, #2
 8008b96:	461a      	mov	r2, r3
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	4a24      	ldr	r2, [pc, #144]	@ (8008c30 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008ba0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	f003 031f 	and.w	r3, r3, #31
 8008ba8:	2201      	movs	r2, #1
 8008baa:	409a      	lsls	r2, r3
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008bb0:	e024      	b.n	8008bfc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	b2db      	uxtb	r3, r3
 8008bb8:	3b10      	subs	r3, #16
 8008bba:	4a1e      	ldr	r2, [pc, #120]	@ (8008c34 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8008bc0:	091b      	lsrs	r3, r3, #4
 8008bc2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	4a1c      	ldr	r2, [pc, #112]	@ (8008c38 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d806      	bhi.n	8008bda <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	4a1b      	ldr	r2, [pc, #108]	@ (8008c3c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d902      	bls.n	8008bda <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	3308      	adds	r3, #8
 8008bd8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008bda:	68fa      	ldr	r2, [r7, #12]
 8008bdc:	4b18      	ldr	r3, [pc, #96]	@ (8008c40 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8008bde:	4413      	add	r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	461a      	mov	r2, r3
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	4a16      	ldr	r2, [pc, #88]	@ (8008c44 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008bec:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	f003 031f 	and.w	r3, r3, #31
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	409a      	lsls	r2, r3
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008bfc:	bf00      	nop
 8008bfe:	3714      	adds	r7, #20
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr
 8008c08:	58025408 	.word	0x58025408
 8008c0c:	5802541c 	.word	0x5802541c
 8008c10:	58025430 	.word	0x58025430
 8008c14:	58025444 	.word	0x58025444
 8008c18:	58025458 	.word	0x58025458
 8008c1c:	5802546c 	.word	0x5802546c
 8008c20:	58025480 	.word	0x58025480
 8008c24:	58025494 	.word	0x58025494
 8008c28:	cccccccd 	.word	0xcccccccd
 8008c2c:	16009600 	.word	0x16009600
 8008c30:	58025880 	.word	0x58025880
 8008c34:	aaaaaaab 	.word	0xaaaaaaab
 8008c38:	400204b8 	.word	0x400204b8
 8008c3c:	4002040f 	.word	0x4002040f
 8008c40:	10008200 	.word	0x10008200
 8008c44:	40020880 	.word	0x40020880

08008c48 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d04a      	beq.n	8008cf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	2b08      	cmp	r3, #8
 8008c62:	d847      	bhi.n	8008cf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a25      	ldr	r2, [pc, #148]	@ (8008d00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d022      	beq.n	8008cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a24      	ldr	r2, [pc, #144]	@ (8008d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d01d      	beq.n	8008cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a22      	ldr	r2, [pc, #136]	@ (8008d08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d018      	beq.n	8008cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a21      	ldr	r2, [pc, #132]	@ (8008d0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d013      	beq.n	8008cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a1f      	ldr	r2, [pc, #124]	@ (8008d10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d00e      	beq.n	8008cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a1e      	ldr	r2, [pc, #120]	@ (8008d14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d009      	beq.n	8008cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a1c      	ldr	r2, [pc, #112]	@ (8008d18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d004      	beq.n	8008cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a1b      	ldr	r2, [pc, #108]	@ (8008d1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d101      	bne.n	8008cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	e000      	b.n	8008cba <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8008cb8:	2300      	movs	r3, #0
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d00a      	beq.n	8008cd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008cbe:	68fa      	ldr	r2, [r7, #12]
 8008cc0:	4b17      	ldr	r3, [pc, #92]	@ (8008d20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8008cc2:	4413      	add	r3, r2
 8008cc4:	009b      	lsls	r3, r3, #2
 8008cc6:	461a      	mov	r2, r3
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	4a15      	ldr	r2, [pc, #84]	@ (8008d24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008cd0:	671a      	str	r2, [r3, #112]	@ 0x70
 8008cd2:	e009      	b.n	8008ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008cd4:	68fa      	ldr	r2, [r7, #12]
 8008cd6:	4b14      	ldr	r3, [pc, #80]	@ (8008d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008cd8:	4413      	add	r3, r2
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	461a      	mov	r2, r3
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a11      	ldr	r2, [pc, #68]	@ (8008d2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008ce6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	3b01      	subs	r3, #1
 8008cec:	2201      	movs	r2, #1
 8008cee:	409a      	lsls	r2, r3
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8008cf4:	bf00      	nop
 8008cf6:	3714      	adds	r7, #20
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfe:	4770      	bx	lr
 8008d00:	58025408 	.word	0x58025408
 8008d04:	5802541c 	.word	0x5802541c
 8008d08:	58025430 	.word	0x58025430
 8008d0c:	58025444 	.word	0x58025444
 8008d10:	58025458 	.word	0x58025458
 8008d14:	5802546c 	.word	0x5802546c
 8008d18:	58025480 	.word	0x58025480
 8008d1c:	58025494 	.word	0x58025494
 8008d20:	1600963f 	.word	0x1600963f
 8008d24:	58025940 	.word	0x58025940
 8008d28:	1000823f 	.word	0x1000823f
 8008d2c:	40020940 	.word	0x40020940

08008d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008d30:	b480      	push	{r7}
 8008d32:	b089      	sub	sp, #36	@ 0x24
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
 8008d38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008d3e:	4b89      	ldr	r3, [pc, #548]	@ (8008f64 <HAL_GPIO_Init+0x234>)
 8008d40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008d42:	e194      	b.n	800906e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	2101      	movs	r1, #1
 8008d4a:	69fb      	ldr	r3, [r7, #28]
 8008d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8008d50:	4013      	ands	r3, r2
 8008d52:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	f000 8186 	beq.w	8009068 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	f003 0303 	and.w	r3, r3, #3
 8008d64:	2b01      	cmp	r3, #1
 8008d66:	d005      	beq.n	8008d74 <HAL_GPIO_Init+0x44>
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	f003 0303 	and.w	r3, r3, #3
 8008d70:	2b02      	cmp	r3, #2
 8008d72:	d130      	bne.n	8008dd6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	689b      	ldr	r3, [r3, #8]
 8008d78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008d7a:	69fb      	ldr	r3, [r7, #28]
 8008d7c:	005b      	lsls	r3, r3, #1
 8008d7e:	2203      	movs	r2, #3
 8008d80:	fa02 f303 	lsl.w	r3, r2, r3
 8008d84:	43db      	mvns	r3, r3
 8008d86:	69ba      	ldr	r2, [r7, #24]
 8008d88:	4013      	ands	r3, r2
 8008d8a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	68da      	ldr	r2, [r3, #12]
 8008d90:	69fb      	ldr	r3, [r7, #28]
 8008d92:	005b      	lsls	r3, r3, #1
 8008d94:	fa02 f303 	lsl.w	r3, r2, r3
 8008d98:	69ba      	ldr	r2, [r7, #24]
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	69ba      	ldr	r2, [r7, #24]
 8008da2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	685b      	ldr	r3, [r3, #4]
 8008da8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008daa:	2201      	movs	r2, #1
 8008dac:	69fb      	ldr	r3, [r7, #28]
 8008dae:	fa02 f303 	lsl.w	r3, r2, r3
 8008db2:	43db      	mvns	r3, r3
 8008db4:	69ba      	ldr	r2, [r7, #24]
 8008db6:	4013      	ands	r3, r2
 8008db8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	091b      	lsrs	r3, r3, #4
 8008dc0:	f003 0201 	and.w	r2, r3, #1
 8008dc4:	69fb      	ldr	r3, [r7, #28]
 8008dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8008dca:	69ba      	ldr	r2, [r7, #24]
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	69ba      	ldr	r2, [r7, #24]
 8008dd4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	f003 0303 	and.w	r3, r3, #3
 8008dde:	2b03      	cmp	r3, #3
 8008de0:	d017      	beq.n	8008e12 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	68db      	ldr	r3, [r3, #12]
 8008de6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008de8:	69fb      	ldr	r3, [r7, #28]
 8008dea:	005b      	lsls	r3, r3, #1
 8008dec:	2203      	movs	r2, #3
 8008dee:	fa02 f303 	lsl.w	r3, r2, r3
 8008df2:	43db      	mvns	r3, r3
 8008df4:	69ba      	ldr	r2, [r7, #24]
 8008df6:	4013      	ands	r3, r2
 8008df8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	689a      	ldr	r2, [r3, #8]
 8008dfe:	69fb      	ldr	r3, [r7, #28]
 8008e00:	005b      	lsls	r3, r3, #1
 8008e02:	fa02 f303 	lsl.w	r3, r2, r3
 8008e06:	69ba      	ldr	r2, [r7, #24]
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	69ba      	ldr	r2, [r7, #24]
 8008e10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	f003 0303 	and.w	r3, r3, #3
 8008e1a:	2b02      	cmp	r3, #2
 8008e1c:	d123      	bne.n	8008e66 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008e1e:	69fb      	ldr	r3, [r7, #28]
 8008e20:	08da      	lsrs	r2, r3, #3
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	3208      	adds	r2, #8
 8008e26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008e2c:	69fb      	ldr	r3, [r7, #28]
 8008e2e:	f003 0307 	and.w	r3, r3, #7
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	220f      	movs	r2, #15
 8008e36:	fa02 f303 	lsl.w	r3, r2, r3
 8008e3a:	43db      	mvns	r3, r3
 8008e3c:	69ba      	ldr	r2, [r7, #24]
 8008e3e:	4013      	ands	r3, r2
 8008e40:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	691a      	ldr	r2, [r3, #16]
 8008e46:	69fb      	ldr	r3, [r7, #28]
 8008e48:	f003 0307 	and.w	r3, r3, #7
 8008e4c:	009b      	lsls	r3, r3, #2
 8008e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e52:	69ba      	ldr	r2, [r7, #24]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008e58:	69fb      	ldr	r3, [r7, #28]
 8008e5a:	08da      	lsrs	r2, r3, #3
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	3208      	adds	r2, #8
 8008e60:	69b9      	ldr	r1, [r7, #24]
 8008e62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008e6c:	69fb      	ldr	r3, [r7, #28]
 8008e6e:	005b      	lsls	r3, r3, #1
 8008e70:	2203      	movs	r2, #3
 8008e72:	fa02 f303 	lsl.w	r3, r2, r3
 8008e76:	43db      	mvns	r3, r3
 8008e78:	69ba      	ldr	r2, [r7, #24]
 8008e7a:	4013      	ands	r3, r2
 8008e7c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	f003 0203 	and.w	r2, r3, #3
 8008e86:	69fb      	ldr	r3, [r7, #28]
 8008e88:	005b      	lsls	r3, r3, #1
 8008e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e8e:	69ba      	ldr	r2, [r7, #24]
 8008e90:	4313      	orrs	r3, r2
 8008e92:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	69ba      	ldr	r2, [r7, #24]
 8008e98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	f000 80e0 	beq.w	8009068 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008ea8:	4b2f      	ldr	r3, [pc, #188]	@ (8008f68 <HAL_GPIO_Init+0x238>)
 8008eaa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008eae:	4a2e      	ldr	r2, [pc, #184]	@ (8008f68 <HAL_GPIO_Init+0x238>)
 8008eb0:	f043 0302 	orr.w	r3, r3, #2
 8008eb4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008eb8:	4b2b      	ldr	r3, [pc, #172]	@ (8008f68 <HAL_GPIO_Init+0x238>)
 8008eba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008ebe:	f003 0302 	and.w	r3, r3, #2
 8008ec2:	60fb      	str	r3, [r7, #12]
 8008ec4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008ec6:	4a29      	ldr	r2, [pc, #164]	@ (8008f6c <HAL_GPIO_Init+0x23c>)
 8008ec8:	69fb      	ldr	r3, [r7, #28]
 8008eca:	089b      	lsrs	r3, r3, #2
 8008ecc:	3302      	adds	r3, #2
 8008ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008ed4:	69fb      	ldr	r3, [r7, #28]
 8008ed6:	f003 0303 	and.w	r3, r3, #3
 8008eda:	009b      	lsls	r3, r3, #2
 8008edc:	220f      	movs	r2, #15
 8008ede:	fa02 f303 	lsl.w	r3, r2, r3
 8008ee2:	43db      	mvns	r3, r3
 8008ee4:	69ba      	ldr	r2, [r7, #24]
 8008ee6:	4013      	ands	r3, r2
 8008ee8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	4a20      	ldr	r2, [pc, #128]	@ (8008f70 <HAL_GPIO_Init+0x240>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d052      	beq.n	8008f98 <HAL_GPIO_Init+0x268>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8008f74 <HAL_GPIO_Init+0x244>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d031      	beq.n	8008f5e <HAL_GPIO_Init+0x22e>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	4a1e      	ldr	r2, [pc, #120]	@ (8008f78 <HAL_GPIO_Init+0x248>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d02b      	beq.n	8008f5a <HAL_GPIO_Init+0x22a>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	4a1d      	ldr	r2, [pc, #116]	@ (8008f7c <HAL_GPIO_Init+0x24c>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d025      	beq.n	8008f56 <HAL_GPIO_Init+0x226>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	4a1c      	ldr	r2, [pc, #112]	@ (8008f80 <HAL_GPIO_Init+0x250>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d01f      	beq.n	8008f52 <HAL_GPIO_Init+0x222>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4a1b      	ldr	r2, [pc, #108]	@ (8008f84 <HAL_GPIO_Init+0x254>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d019      	beq.n	8008f4e <HAL_GPIO_Init+0x21e>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	4a1a      	ldr	r2, [pc, #104]	@ (8008f88 <HAL_GPIO_Init+0x258>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d013      	beq.n	8008f4a <HAL_GPIO_Init+0x21a>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	4a19      	ldr	r2, [pc, #100]	@ (8008f8c <HAL_GPIO_Init+0x25c>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d00d      	beq.n	8008f46 <HAL_GPIO_Init+0x216>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	4a18      	ldr	r2, [pc, #96]	@ (8008f90 <HAL_GPIO_Init+0x260>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d007      	beq.n	8008f42 <HAL_GPIO_Init+0x212>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	4a17      	ldr	r2, [pc, #92]	@ (8008f94 <HAL_GPIO_Init+0x264>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d101      	bne.n	8008f3e <HAL_GPIO_Init+0x20e>
 8008f3a:	2309      	movs	r3, #9
 8008f3c:	e02d      	b.n	8008f9a <HAL_GPIO_Init+0x26a>
 8008f3e:	230a      	movs	r3, #10
 8008f40:	e02b      	b.n	8008f9a <HAL_GPIO_Init+0x26a>
 8008f42:	2308      	movs	r3, #8
 8008f44:	e029      	b.n	8008f9a <HAL_GPIO_Init+0x26a>
 8008f46:	2307      	movs	r3, #7
 8008f48:	e027      	b.n	8008f9a <HAL_GPIO_Init+0x26a>
 8008f4a:	2306      	movs	r3, #6
 8008f4c:	e025      	b.n	8008f9a <HAL_GPIO_Init+0x26a>
 8008f4e:	2305      	movs	r3, #5
 8008f50:	e023      	b.n	8008f9a <HAL_GPIO_Init+0x26a>
 8008f52:	2304      	movs	r3, #4
 8008f54:	e021      	b.n	8008f9a <HAL_GPIO_Init+0x26a>
 8008f56:	2303      	movs	r3, #3
 8008f58:	e01f      	b.n	8008f9a <HAL_GPIO_Init+0x26a>
 8008f5a:	2302      	movs	r3, #2
 8008f5c:	e01d      	b.n	8008f9a <HAL_GPIO_Init+0x26a>
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e01b      	b.n	8008f9a <HAL_GPIO_Init+0x26a>
 8008f62:	bf00      	nop
 8008f64:	58000080 	.word	0x58000080
 8008f68:	58024400 	.word	0x58024400
 8008f6c:	58000400 	.word	0x58000400
 8008f70:	58020000 	.word	0x58020000
 8008f74:	58020400 	.word	0x58020400
 8008f78:	58020800 	.word	0x58020800
 8008f7c:	58020c00 	.word	0x58020c00
 8008f80:	58021000 	.word	0x58021000
 8008f84:	58021400 	.word	0x58021400
 8008f88:	58021800 	.word	0x58021800
 8008f8c:	58021c00 	.word	0x58021c00
 8008f90:	58022000 	.word	0x58022000
 8008f94:	58022400 	.word	0x58022400
 8008f98:	2300      	movs	r3, #0
 8008f9a:	69fa      	ldr	r2, [r7, #28]
 8008f9c:	f002 0203 	and.w	r2, r2, #3
 8008fa0:	0092      	lsls	r2, r2, #2
 8008fa2:	4093      	lsls	r3, r2
 8008fa4:	69ba      	ldr	r2, [r7, #24]
 8008fa6:	4313      	orrs	r3, r2
 8008fa8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008faa:	4938      	ldr	r1, [pc, #224]	@ (800908c <HAL_GPIO_Init+0x35c>)
 8008fac:	69fb      	ldr	r3, [r7, #28]
 8008fae:	089b      	lsrs	r3, r3, #2
 8008fb0:	3302      	adds	r3, #2
 8008fb2:	69ba      	ldr	r2, [r7, #24]
 8008fb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008fb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	43db      	mvns	r3, r3
 8008fc4:	69ba      	ldr	r2, [r7, #24]
 8008fc6:	4013      	ands	r3, r2
 8008fc8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d003      	beq.n	8008fde <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008fd6:	69ba      	ldr	r2, [r7, #24]
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	4313      	orrs	r3, r2
 8008fdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008fde:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008fe2:	69bb      	ldr	r3, [r7, #24]
 8008fe4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008fe6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	43db      	mvns	r3, r3
 8008ff2:	69ba      	ldr	r2, [r7, #24]
 8008ff4:	4013      	ands	r3, r2
 8008ff6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009000:	2b00      	cmp	r3, #0
 8009002:	d003      	beq.n	800900c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8009004:	69ba      	ldr	r2, [r7, #24]
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	4313      	orrs	r3, r2
 800900a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800900c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009010:	69bb      	ldr	r3, [r7, #24]
 8009012:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800901a:	693b      	ldr	r3, [r7, #16]
 800901c:	43db      	mvns	r3, r3
 800901e:	69ba      	ldr	r2, [r7, #24]
 8009020:	4013      	ands	r3, r2
 8009022:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800902c:	2b00      	cmp	r3, #0
 800902e:	d003      	beq.n	8009038 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8009030:	69ba      	ldr	r2, [r7, #24]
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	4313      	orrs	r3, r2
 8009036:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	69ba      	ldr	r2, [r7, #24]
 800903c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	43db      	mvns	r3, r3
 8009048:	69ba      	ldr	r2, [r7, #24]
 800904a:	4013      	ands	r3, r2
 800904c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009056:	2b00      	cmp	r3, #0
 8009058:	d003      	beq.n	8009062 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800905a:	69ba      	ldr	r2, [r7, #24]
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	4313      	orrs	r3, r2
 8009060:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	69ba      	ldr	r2, [r7, #24]
 8009066:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8009068:	69fb      	ldr	r3, [r7, #28]
 800906a:	3301      	adds	r3, #1
 800906c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	681a      	ldr	r2, [r3, #0]
 8009072:	69fb      	ldr	r3, [r7, #28]
 8009074:	fa22 f303 	lsr.w	r3, r2, r3
 8009078:	2b00      	cmp	r3, #0
 800907a:	f47f ae63 	bne.w	8008d44 <HAL_GPIO_Init+0x14>
  }
}
 800907e:	bf00      	nop
 8009080:	bf00      	nop
 8009082:	3724      	adds	r7, #36	@ 0x24
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr
 800908c:	58000400 	.word	0x58000400

08009090 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009090:	b480      	push	{r7}
 8009092:	b085      	sub	sp, #20
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	460b      	mov	r3, r1
 800909a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	691a      	ldr	r2, [r3, #16]
 80090a0:	887b      	ldrh	r3, [r7, #2]
 80090a2:	4013      	ands	r3, r2
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d002      	beq.n	80090ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80090a8:	2301      	movs	r3, #1
 80090aa:	73fb      	strb	r3, [r7, #15]
 80090ac:	e001      	b.n	80090b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80090ae:	2300      	movs	r3, #0
 80090b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80090b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3714      	adds	r7, #20
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	460b      	mov	r3, r1
 80090ca:	807b      	strh	r3, [r7, #2]
 80090cc:	4613      	mov	r3, r2
 80090ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80090d0:	787b      	ldrb	r3, [r7, #1]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d003      	beq.n	80090de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80090d6:	887a      	ldrh	r2, [r7, #2]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80090dc:	e003      	b.n	80090e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80090de:	887b      	ldrh	r3, [r7, #2]
 80090e0:	041a      	lsls	r2, r3, #16
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	619a      	str	r2, [r3, #24]
}
 80090e6:	bf00      	nop
 80090e8:	370c      	adds	r7, #12
 80090ea:	46bd      	mov	sp, r7
 80090ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f0:	4770      	bx	lr
	...

080090f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b082      	sub	sp, #8
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d101      	bne.n	8009106 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009102:	2301      	movs	r3, #1
 8009104:	e08b      	b.n	800921e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800910c:	b2db      	uxtb	r3, r3
 800910e:	2b00      	cmp	r3, #0
 8009110:	d106      	bne.n	8009120 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2200      	movs	r2, #0
 8009116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	f7fb f984 	bl	8004428 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2224      	movs	r2, #36	@ 0x24
 8009124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	681a      	ldr	r2, [r3, #0]
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f022 0201 	bic.w	r2, r2, #1
 8009136:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	685a      	ldr	r2, [r3, #4]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009144:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	689a      	ldr	r2, [r3, #8]
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009154:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	68db      	ldr	r3, [r3, #12]
 800915a:	2b01      	cmp	r3, #1
 800915c:	d107      	bne.n	800916e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	689a      	ldr	r2, [r3, #8]
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800916a:	609a      	str	r2, [r3, #8]
 800916c:	e006      	b.n	800917c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	689a      	ldr	r2, [r3, #8]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800917a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	68db      	ldr	r3, [r3, #12]
 8009180:	2b02      	cmp	r3, #2
 8009182:	d108      	bne.n	8009196 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	685a      	ldr	r2, [r3, #4]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009192:	605a      	str	r2, [r3, #4]
 8009194:	e007      	b.n	80091a6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	685a      	ldr	r2, [r3, #4]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80091a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	6859      	ldr	r1, [r3, #4]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	4b1d      	ldr	r3, [pc, #116]	@ (8009228 <HAL_I2C_Init+0x134>)
 80091b2:	430b      	orrs	r3, r1
 80091b4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	68da      	ldr	r2, [r3, #12]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80091c4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	691a      	ldr	r2, [r3, #16]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	695b      	ldr	r3, [r3, #20]
 80091ce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	699b      	ldr	r3, [r3, #24]
 80091d6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	430a      	orrs	r2, r1
 80091de:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	69d9      	ldr	r1, [r3, #28]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6a1a      	ldr	r2, [r3, #32]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	430a      	orrs	r2, r1
 80091ee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	681a      	ldr	r2, [r3, #0]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f042 0201 	orr.w	r2, r2, #1
 80091fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2200      	movs	r2, #0
 8009204:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2220      	movs	r2, #32
 800920a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2200      	movs	r2, #0
 8009212:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2200      	movs	r2, #0
 8009218:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800921c:	2300      	movs	r3, #0
}
 800921e:	4618      	mov	r0, r3
 8009220:	3708      	adds	r7, #8
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}
 8009226:	bf00      	nop
 8009228:	02008000 	.word	0x02008000

0800922c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b088      	sub	sp, #32
 8009230:	af02      	add	r7, sp, #8
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	4608      	mov	r0, r1
 8009236:	4611      	mov	r1, r2
 8009238:	461a      	mov	r2, r3
 800923a:	4603      	mov	r3, r0
 800923c:	817b      	strh	r3, [r7, #10]
 800923e:	460b      	mov	r3, r1
 8009240:	813b      	strh	r3, [r7, #8]
 8009242:	4613      	mov	r3, r2
 8009244:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800924c:	b2db      	uxtb	r3, r3
 800924e:	2b20      	cmp	r3, #32
 8009250:	f040 80fd 	bne.w	800944e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009254:	6a3b      	ldr	r3, [r7, #32]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d002      	beq.n	8009260 <HAL_I2C_Mem_Read+0x34>
 800925a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800925c:	2b00      	cmp	r3, #0
 800925e:	d105      	bne.n	800926c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009266:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009268:	2301      	movs	r3, #1
 800926a:	e0f1      	b.n	8009450 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009272:	2b01      	cmp	r3, #1
 8009274:	d101      	bne.n	800927a <HAL_I2C_Mem_Read+0x4e>
 8009276:	2302      	movs	r3, #2
 8009278:	e0ea      	b.n	8009450 <HAL_I2C_Mem_Read+0x224>
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2201      	movs	r2, #1
 800927e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009282:	f7fc fd3b 	bl	8005cfc <HAL_GetTick>
 8009286:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	9300      	str	r3, [sp, #0]
 800928c:	2319      	movs	r3, #25
 800928e:	2201      	movs	r2, #1
 8009290:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009294:	68f8      	ldr	r0, [r7, #12]
 8009296:	f001 ffc8 	bl	800b22a <I2C_WaitOnFlagUntilTimeout>
 800929a:	4603      	mov	r3, r0
 800929c:	2b00      	cmp	r3, #0
 800929e:	d001      	beq.n	80092a4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80092a0:	2301      	movs	r3, #1
 80092a2:	e0d5      	b.n	8009450 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2222      	movs	r2, #34	@ 0x22
 80092a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	2240      	movs	r2, #64	@ 0x40
 80092b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	2200      	movs	r2, #0
 80092b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	6a3a      	ldr	r2, [r7, #32]
 80092be:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80092c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	2200      	movs	r2, #0
 80092ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80092cc:	88f8      	ldrh	r0, [r7, #6]
 80092ce:	893a      	ldrh	r2, [r7, #8]
 80092d0:	8979      	ldrh	r1, [r7, #10]
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	9301      	str	r3, [sp, #4]
 80092d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092d8:	9300      	str	r3, [sp, #0]
 80092da:	4603      	mov	r3, r0
 80092dc:	68f8      	ldr	r0, [r7, #12]
 80092de:	f001 f95d 	bl	800a59c <I2C_RequestMemoryRead>
 80092e2:	4603      	mov	r3, r0
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d005      	beq.n	80092f4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	2200      	movs	r2, #0
 80092ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80092f0:	2301      	movs	r3, #1
 80092f2:	e0ad      	b.n	8009450 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	2bff      	cmp	r3, #255	@ 0xff
 80092fc:	d90e      	bls.n	800931c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	22ff      	movs	r2, #255	@ 0xff
 8009302:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009308:	b2da      	uxtb	r2, r3
 800930a:	8979      	ldrh	r1, [r7, #10]
 800930c:	4b52      	ldr	r3, [pc, #328]	@ (8009458 <HAL_I2C_Mem_Read+0x22c>)
 800930e:	9300      	str	r3, [sp, #0]
 8009310:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f002 f94b 	bl	800b5b0 <I2C_TransferConfig>
 800931a:	e00f      	b.n	800933c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009320:	b29a      	uxth	r2, r3
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800932a:	b2da      	uxtb	r2, r3
 800932c:	8979      	ldrh	r1, [r7, #10]
 800932e:	4b4a      	ldr	r3, [pc, #296]	@ (8009458 <HAL_I2C_Mem_Read+0x22c>)
 8009330:	9300      	str	r3, [sp, #0]
 8009332:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009336:	68f8      	ldr	r0, [r7, #12]
 8009338:	f002 f93a 	bl	800b5b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800933c:	697b      	ldr	r3, [r7, #20]
 800933e:	9300      	str	r3, [sp, #0]
 8009340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009342:	2200      	movs	r2, #0
 8009344:	2104      	movs	r1, #4
 8009346:	68f8      	ldr	r0, [r7, #12]
 8009348:	f001 ff6f 	bl	800b22a <I2C_WaitOnFlagUntilTimeout>
 800934c:	4603      	mov	r3, r0
 800934e:	2b00      	cmp	r3, #0
 8009350:	d001      	beq.n	8009356 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009352:	2301      	movs	r3, #1
 8009354:	e07c      	b.n	8009450 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009360:	b2d2      	uxtb	r2, r2
 8009362:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009368:	1c5a      	adds	r2, r3, #1
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009372:	3b01      	subs	r3, #1
 8009374:	b29a      	uxth	r2, r3
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800937e:	b29b      	uxth	r3, r3
 8009380:	3b01      	subs	r3, #1
 8009382:	b29a      	uxth	r2, r3
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800938c:	b29b      	uxth	r3, r3
 800938e:	2b00      	cmp	r3, #0
 8009390:	d034      	beq.n	80093fc <HAL_I2C_Mem_Read+0x1d0>
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009396:	2b00      	cmp	r3, #0
 8009398:	d130      	bne.n	80093fc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	9300      	str	r3, [sp, #0]
 800939e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093a0:	2200      	movs	r2, #0
 80093a2:	2180      	movs	r1, #128	@ 0x80
 80093a4:	68f8      	ldr	r0, [r7, #12]
 80093a6:	f001 ff40 	bl	800b22a <I2C_WaitOnFlagUntilTimeout>
 80093aa:	4603      	mov	r3, r0
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d001      	beq.n	80093b4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80093b0:	2301      	movs	r3, #1
 80093b2:	e04d      	b.n	8009450 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	2bff      	cmp	r3, #255	@ 0xff
 80093bc:	d90e      	bls.n	80093dc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	22ff      	movs	r2, #255	@ 0xff
 80093c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093c8:	b2da      	uxtb	r2, r3
 80093ca:	8979      	ldrh	r1, [r7, #10]
 80093cc:	2300      	movs	r3, #0
 80093ce:	9300      	str	r3, [sp, #0]
 80093d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80093d4:	68f8      	ldr	r0, [r7, #12]
 80093d6:	f002 f8eb 	bl	800b5b0 <I2C_TransferConfig>
 80093da:	e00f      	b.n	80093fc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093e0:	b29a      	uxth	r2, r3
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093ea:	b2da      	uxtb	r2, r3
 80093ec:	8979      	ldrh	r1, [r7, #10]
 80093ee:	2300      	movs	r3, #0
 80093f0:	9300      	str	r3, [sp, #0]
 80093f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80093f6:	68f8      	ldr	r0, [r7, #12]
 80093f8:	f002 f8da 	bl	800b5b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009400:	b29b      	uxth	r3, r3
 8009402:	2b00      	cmp	r3, #0
 8009404:	d19a      	bne.n	800933c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009406:	697a      	ldr	r2, [r7, #20]
 8009408:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800940a:	68f8      	ldr	r0, [r7, #12]
 800940c:	f001 ffad 	bl	800b36a <I2C_WaitOnSTOPFlagUntilTimeout>
 8009410:	4603      	mov	r3, r0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d001      	beq.n	800941a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009416:	2301      	movs	r3, #1
 8009418:	e01a      	b.n	8009450 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	2220      	movs	r2, #32
 8009420:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	6859      	ldr	r1, [r3, #4]
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681a      	ldr	r2, [r3, #0]
 800942c:	4b0b      	ldr	r3, [pc, #44]	@ (800945c <HAL_I2C_Mem_Read+0x230>)
 800942e:	400b      	ands	r3, r1
 8009430:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2220      	movs	r2, #32
 8009436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2200      	movs	r2, #0
 800943e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	2200      	movs	r2, #0
 8009446:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800944a:	2300      	movs	r3, #0
 800944c:	e000      	b.n	8009450 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800944e:	2302      	movs	r3, #2
  }
}
 8009450:	4618      	mov	r0, r3
 8009452:	3718      	adds	r7, #24
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}
 8009458:	80002400 	.word	0x80002400
 800945c:	fe00e800 	.word	0xfe00e800

08009460 <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b086      	sub	sp, #24
 8009464:	af02      	add	r7, sp, #8
 8009466:	60f8      	str	r0, [r7, #12]
 8009468:	4608      	mov	r0, r1
 800946a:	4611      	mov	r1, r2
 800946c:	461a      	mov	r2, r3
 800946e:	4603      	mov	r3, r0
 8009470:	817b      	strh	r3, [r7, #10]
 8009472:	460b      	mov	r3, r1
 8009474:	813b      	strh	r3, [r7, #8]
 8009476:	4613      	mov	r3, r2
 8009478:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009480:	b2db      	uxtb	r3, r3
 8009482:	2b20      	cmp	r3, #32
 8009484:	d16a      	bne.n	800955c <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8009486:	69bb      	ldr	r3, [r7, #24]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d002      	beq.n	8009492 <HAL_I2C_Mem_Write_IT+0x32>
 800948c:	8bbb      	ldrh	r3, [r7, #28]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d105      	bne.n	800949e <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009498:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800949a:	2301      	movs	r3, #1
 800949c:	e05f      	b.n	800955e <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	699b      	ldr	r3, [r3, #24]
 80094a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80094a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094ac:	d101      	bne.n	80094b2 <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 80094ae:	2302      	movs	r3, #2
 80094b0:	e055      	b.n	800955e <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80094b8:	2b01      	cmp	r3, #1
 80094ba:	d101      	bne.n	80094c0 <HAL_I2C_Mem_Write_IT+0x60>
 80094bc:	2302      	movs	r3, #2
 80094be:	e04e      	b.n	800955e <HAL_I2C_Mem_Write_IT+0xfe>
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	2201      	movs	r2, #1
 80094c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	2221      	movs	r2, #33	@ 0x21
 80094cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	2240      	movs	r2, #64	@ 0x40
 80094d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2200      	movs	r2, #0
 80094dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2200      	movs	r2, #0
 80094e2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	69ba      	ldr	r2, [r7, #24]
 80094e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	8bba      	ldrh	r2, [r7, #28]
 80094ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	4a1d      	ldr	r2, [pc, #116]	@ (8009568 <HAL_I2C_Mem_Write_IT+0x108>)
 80094f4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	4a1c      	ldr	r2, [pc, #112]	@ (800956c <HAL_I2C_Mem_Write_IT+0x10c>)
 80094fa:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 80094fc:	897a      	ldrh	r2, [r7, #10]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009502:	88fb      	ldrh	r3, [r7, #6]
 8009504:	2b01      	cmp	r3, #1
 8009506:	d109      	bne.n	800951c <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009508:	893b      	ldrh	r3, [r7, #8]
 800950a:	b2da      	uxtb	r2, r3
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	f04f 32ff 	mov.w	r2, #4294967295
 8009518:	651a      	str	r2, [r3, #80]	@ 0x50
 800951a:	e00b      	b.n	8009534 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800951c:	893b      	ldrh	r3, [r7, #8]
 800951e:	0a1b      	lsrs	r3, r3, #8
 8009520:	b29b      	uxth	r3, r3
 8009522:	b2da      	uxtb	r2, r3
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800952a:	893b      	ldrh	r3, [r7, #8]
 800952c:	b2db      	uxtb	r3, r3
 800952e:	461a      	mov	r2, r3
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009534:	88fb      	ldrh	r3, [r7, #6]
 8009536:	b2da      	uxtb	r2, r3
 8009538:	8979      	ldrh	r1, [r7, #10]
 800953a:	4b0d      	ldr	r3, [pc, #52]	@ (8009570 <HAL_I2C_Mem_Write_IT+0x110>)
 800953c:	9300      	str	r3, [sp, #0]
 800953e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009542:	68f8      	ldr	r0, [r7, #12]
 8009544:	f002 f834 	bl	800b5b0 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2200      	movs	r2, #0
 800954c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009550:	2101      	movs	r1, #1
 8009552:	68f8      	ldr	r0, [r7, #12]
 8009554:	f002 f85e 	bl	800b614 <I2C_Enable_IRQ>

    return HAL_OK;
 8009558:	2300      	movs	r3, #0
 800955a:	e000      	b.n	800955e <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800955c:	2302      	movs	r3, #2
  }
}
 800955e:	4618      	mov	r0, r3
 8009560:	3710      	adds	r7, #16
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
 8009566:	bf00      	nop
 8009568:	ffff0000 	.word	0xffff0000
 800956c:	08009921 	.word	0x08009921
 8009570:	80002000 	.word	0x80002000

08009574 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b08a      	sub	sp, #40	@ 0x28
 8009578:	af02      	add	r7, sp, #8
 800957a:	60f8      	str	r0, [r7, #12]
 800957c:	607a      	str	r2, [r7, #4]
 800957e:	603b      	str	r3, [r7, #0]
 8009580:	460b      	mov	r3, r1
 8009582:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8009584:	2300      	movs	r3, #0
 8009586:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8009588:	2300      	movs	r3, #0
 800958a:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009592:	b2db      	uxtb	r3, r3
 8009594:	2b20      	cmp	r3, #32
 8009596:	f040 80e9 	bne.w	800976c <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	699b      	ldr	r3, [r3, #24]
 80095a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80095a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095a8:	d101      	bne.n	80095ae <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 80095aa:	2302      	movs	r3, #2
 80095ac:	e0df      	b.n	800976e <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80095b4:	2b01      	cmp	r3, #1
 80095b6:	d101      	bne.n	80095bc <HAL_I2C_IsDeviceReady+0x48>
 80095b8:	2302      	movs	r3, #2
 80095ba:	e0d8      	b.n	800976e <HAL_I2C_IsDeviceReady+0x1fa>
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2201      	movs	r2, #1
 80095c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2224      	movs	r2, #36	@ 0x24
 80095c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2200      	movs	r2, #0
 80095d0:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	68db      	ldr	r3, [r3, #12]
 80095d6:	2b01      	cmp	r3, #1
 80095d8:	d105      	bne.n	80095e6 <HAL_I2C_IsDeviceReady+0x72>
 80095da:	897b      	ldrh	r3, [r7, #10]
 80095dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80095e0:	4b65      	ldr	r3, [pc, #404]	@ (8009778 <HAL_I2C_IsDeviceReady+0x204>)
 80095e2:	4313      	orrs	r3, r2
 80095e4:	e004      	b.n	80095f0 <HAL_I2C_IsDeviceReady+0x7c>
 80095e6:	897b      	ldrh	r3, [r7, #10]
 80095e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80095ec:	4b63      	ldr	r3, [pc, #396]	@ (800977c <HAL_I2C_IsDeviceReady+0x208>)
 80095ee:	4313      	orrs	r3, r2
 80095f0:	68fa      	ldr	r2, [r7, #12]
 80095f2:	6812      	ldr	r2, [r2, #0]
 80095f4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80095f6:	f7fc fb81 	bl	8005cfc <HAL_GetTick>
 80095fa:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	699b      	ldr	r3, [r3, #24]
 8009602:	f003 0320 	and.w	r3, r3, #32
 8009606:	2b20      	cmp	r3, #32
 8009608:	bf0c      	ite	eq
 800960a:	2301      	moveq	r3, #1
 800960c:	2300      	movne	r3, #0
 800960e:	b2db      	uxtb	r3, r3
 8009610:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	699b      	ldr	r3, [r3, #24]
 8009618:	f003 0310 	and.w	r3, r3, #16
 800961c:	2b10      	cmp	r3, #16
 800961e:	bf0c      	ite	eq
 8009620:	2301      	moveq	r3, #1
 8009622:	2300      	movne	r3, #0
 8009624:	b2db      	uxtb	r3, r3
 8009626:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8009628:	e034      	b.n	8009694 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009630:	d01a      	beq.n	8009668 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009632:	f7fc fb63 	bl	8005cfc <HAL_GetTick>
 8009636:	4602      	mov	r2, r0
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	1ad3      	subs	r3, r2, r3
 800963c:	683a      	ldr	r2, [r7, #0]
 800963e:	429a      	cmp	r2, r3
 8009640:	d302      	bcc.n	8009648 <HAL_I2C_IsDeviceReady+0xd4>
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d10f      	bne.n	8009668 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2220      	movs	r2, #32
 800964c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009654:	f043 0220 	orr.w	r2, r3, #32
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	2200      	movs	r2, #0
 8009660:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e082      	b.n	800976e <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	699b      	ldr	r3, [r3, #24]
 800966e:	f003 0320 	and.w	r3, r3, #32
 8009672:	2b20      	cmp	r3, #32
 8009674:	bf0c      	ite	eq
 8009676:	2301      	moveq	r3, #1
 8009678:	2300      	movne	r3, #0
 800967a:	b2db      	uxtb	r3, r3
 800967c:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	699b      	ldr	r3, [r3, #24]
 8009684:	f003 0310 	and.w	r3, r3, #16
 8009688:	2b10      	cmp	r3, #16
 800968a:	bf0c      	ite	eq
 800968c:	2301      	moveq	r3, #1
 800968e:	2300      	movne	r3, #0
 8009690:	b2db      	uxtb	r3, r3
 8009692:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8009694:	7fbb      	ldrb	r3, [r7, #30]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d102      	bne.n	80096a0 <HAL_I2C_IsDeviceReady+0x12c>
 800969a:	7f7b      	ldrb	r3, [r7, #29]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d0c4      	beq.n	800962a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	699b      	ldr	r3, [r3, #24]
 80096a6:	f003 0310 	and.w	r3, r3, #16
 80096aa:	2b10      	cmp	r3, #16
 80096ac:	d027      	beq.n	80096fe <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80096ae:	69bb      	ldr	r3, [r7, #24]
 80096b0:	9300      	str	r3, [sp, #0]
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	2200      	movs	r2, #0
 80096b6:	2120      	movs	r1, #32
 80096b8:	68f8      	ldr	r0, [r7, #12]
 80096ba:	f001 fdb6 	bl	800b22a <I2C_WaitOnFlagUntilTimeout>
 80096be:	4603      	mov	r3, r0
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d00e      	beq.n	80096e2 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096c8:	2b04      	cmp	r3, #4
 80096ca:	d107      	bne.n	80096dc <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2220      	movs	r2, #32
 80096d2:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	2200      	movs	r2, #0
 80096d8:	645a      	str	r2, [r3, #68]	@ 0x44
 80096da:	e026      	b.n	800972a <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 80096dc:	2301      	movs	r3, #1
 80096de:	77fb      	strb	r3, [r7, #31]
 80096e0:	e023      	b.n	800972a <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	2220      	movs	r2, #32
 80096e8:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2220      	movs	r2, #32
 80096ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2200      	movs	r2, #0
 80096f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 80096fa:	2300      	movs	r3, #0
 80096fc:	e037      	b.n	800976e <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	2210      	movs	r2, #16
 8009704:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8009706:	69bb      	ldr	r3, [r7, #24]
 8009708:	9300      	str	r3, [sp, #0]
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	2200      	movs	r2, #0
 800970e:	2120      	movs	r1, #32
 8009710:	68f8      	ldr	r0, [r7, #12]
 8009712:	f001 fd8a 	bl	800b22a <I2C_WaitOnFlagUntilTimeout>
 8009716:	4603      	mov	r3, r0
 8009718:	2b00      	cmp	r3, #0
 800971a:	d002      	beq.n	8009722 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 800971c:	2301      	movs	r3, #1
 800971e:	77fb      	strb	r3, [r7, #31]
 8009720:	e003      	b.n	800972a <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	2220      	movs	r2, #32
 8009728:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	3301      	adds	r3, #1
 800972e:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	429a      	cmp	r2, r3
 8009736:	d904      	bls.n	8009742 <HAL_I2C_IsDeviceReady+0x1ce>
 8009738:	7ffb      	ldrb	r3, [r7, #31]
 800973a:	2b01      	cmp	r3, #1
 800973c:	d101      	bne.n	8009742 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800973e:	2300      	movs	r3, #0
 8009740:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	687a      	ldr	r2, [r7, #4]
 8009746:	429a      	cmp	r2, r3
 8009748:	f63f af43 	bhi.w	80095d2 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2220      	movs	r2, #32
 8009750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009758:	f043 0220 	orr.w	r2, r3, #32
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	2200      	movs	r2, #0
 8009764:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8009768:	2301      	movs	r3, #1
 800976a:	e000      	b.n	800976e <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 800976c:	2302      	movs	r3, #2
  }
}
 800976e:	4618      	mov	r0, r3
 8009770:	3720      	adds	r7, #32
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
 8009776:	bf00      	nop
 8009778:	02002000 	.word	0x02002000
 800977c:	02002800 	.word	0x02002800

08009780 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b084      	sub	sp, #16
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	699b      	ldr	r3, [r3, #24]
 800978e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800979c:	2b00      	cmp	r3, #0
 800979e:	d005      	beq.n	80097ac <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097a4:	68ba      	ldr	r2, [r7, #8]
 80097a6:	68f9      	ldr	r1, [r7, #12]
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	4798      	blx	r3
  }
}
 80097ac:	bf00      	nop
 80097ae:	3710      	adds	r7, #16
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b086      	sub	sp, #24
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	699b      	ldr	r3, [r3, #24]
 80097c2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80097cc:	697b      	ldr	r3, [r7, #20]
 80097ce:	0a1b      	lsrs	r3, r3, #8
 80097d0:	f003 0301 	and.w	r3, r3, #1
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d010      	beq.n	80097fa <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80097d8:	693b      	ldr	r3, [r7, #16]
 80097da:	09db      	lsrs	r3, r3, #7
 80097dc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d00a      	beq.n	80097fa <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097e8:	f043 0201 	orr.w	r2, r3, #1
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80097f8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	0a9b      	lsrs	r3, r3, #10
 80097fe:	f003 0301 	and.w	r3, r3, #1
 8009802:	2b00      	cmp	r3, #0
 8009804:	d010      	beq.n	8009828 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009806:	693b      	ldr	r3, [r7, #16]
 8009808:	09db      	lsrs	r3, r3, #7
 800980a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800980e:	2b00      	cmp	r3, #0
 8009810:	d00a      	beq.n	8009828 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009816:	f043 0208 	orr.w	r2, r3, #8
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009826:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	0a5b      	lsrs	r3, r3, #9
 800982c:	f003 0301 	and.w	r3, r3, #1
 8009830:	2b00      	cmp	r3, #0
 8009832:	d010      	beq.n	8009856 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009834:	693b      	ldr	r3, [r7, #16]
 8009836:	09db      	lsrs	r3, r3, #7
 8009838:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800983c:	2b00      	cmp	r3, #0
 800983e:	d00a      	beq.n	8009856 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009844:	f043 0202 	orr.w	r2, r3, #2
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009854:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800985a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f003 030b 	and.w	r3, r3, #11
 8009862:	2b00      	cmp	r3, #0
 8009864:	d003      	beq.n	800986e <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8009866:	68f9      	ldr	r1, [r7, #12]
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f001 fb85 	bl	800af78 <I2C_ITError>
  }
}
 800986e:	bf00      	nop
 8009870:	3718      	adds	r7, #24
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}

08009876 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009876:	b480      	push	{r7}
 8009878:	b083      	sub	sp, #12
 800987a:	af00      	add	r7, sp, #0
 800987c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800987e:	bf00      	nop
 8009880:	370c      	adds	r7, #12
 8009882:	46bd      	mov	sp, r7
 8009884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009888:	4770      	bx	lr

0800988a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800988a:	b480      	push	{r7}
 800988c:	b083      	sub	sp, #12
 800988e:	af00      	add	r7, sp, #0
 8009890:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8009892:	bf00      	nop
 8009894:	370c      	adds	r7, #12
 8009896:	46bd      	mov	sp, r7
 8009898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989c:	4770      	bx	lr

0800989e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800989e:	b480      	push	{r7}
 80098a0:	b083      	sub	sp, #12
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80098a6:	bf00      	nop
 80098a8:	370c      	adds	r7, #12
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr

080098b2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80098b2:	b480      	push	{r7}
 80098b4:	b083      	sub	sp, #12
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80098ba:	bf00      	nop
 80098bc:	370c      	adds	r7, #12
 80098be:	46bd      	mov	sp, r7
 80098c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c4:	4770      	bx	lr

080098c6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80098c6:	b480      	push	{r7}
 80098c8:	b083      	sub	sp, #12
 80098ca:	af00      	add	r7, sp, #0
 80098cc:	6078      	str	r0, [r7, #4]
 80098ce:	460b      	mov	r3, r1
 80098d0:	70fb      	strb	r3, [r7, #3]
 80098d2:	4613      	mov	r3, r2
 80098d4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80098d6:	bf00      	nop
 80098d8:	370c      	adds	r7, #12
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr

080098e2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80098e2:	b480      	push	{r7}
 80098e4:	b083      	sub	sp, #12
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80098ea:	bf00      	nop
 80098ec:	370c      	adds	r7, #12
 80098ee:	46bd      	mov	sp, r7
 80098f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f4:	4770      	bx	lr

080098f6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80098f6:	b480      	push	{r7}
 80098f8:	b083      	sub	sp, #12
 80098fa:	af00      	add	r7, sp, #0
 80098fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80098fe:	bf00      	nop
 8009900:	370c      	adds	r7, #12
 8009902:	46bd      	mov	sp, r7
 8009904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009908:	4770      	bx	lr

0800990a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800990a:	b480      	push	{r7}
 800990c:	b083      	sub	sp, #12
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8009912:	bf00      	nop
 8009914:	370c      	adds	r7, #12
 8009916:	46bd      	mov	sp, r7
 8009918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991c:	4770      	bx	lr
	...

08009920 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b088      	sub	sp, #32
 8009924:	af02      	add	r7, sp, #8
 8009926:	60f8      	str	r0, [r7, #12]
 8009928:	60b9      	str	r1, [r7, #8]
 800992a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800992c:	4b93      	ldr	r3, [pc, #588]	@ (8009b7c <I2C_Mem_ISR_IT+0x25c>)
 800992e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800993a:	2b01      	cmp	r3, #1
 800993c:	d101      	bne.n	8009942 <I2C_Mem_ISR_IT+0x22>
 800993e:	2302      	movs	r3, #2
 8009940:	e118      	b.n	8009b74 <I2C_Mem_ISR_IT+0x254>
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2201      	movs	r2, #1
 8009946:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800994a:	693b      	ldr	r3, [r7, #16]
 800994c:	091b      	lsrs	r3, r3, #4
 800994e:	f003 0301 	and.w	r3, r3, #1
 8009952:	2b00      	cmp	r3, #0
 8009954:	d013      	beq.n	800997e <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	091b      	lsrs	r3, r3, #4
 800995a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800995e:	2b00      	cmp	r3, #0
 8009960:	d00d      	beq.n	800997e <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	2210      	movs	r2, #16
 8009968:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800996e:	f043 0204 	orr.w	r2, r3, #4
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009976:	68f8      	ldr	r0, [r7, #12]
 8009978:	f001 fc15 	bl	800b1a6 <I2C_Flush_TXDR>
 800997c:	e0e5      	b.n	8009b4a <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	089b      	lsrs	r3, r3, #2
 8009982:	f003 0301 	and.w	r3, r3, #1
 8009986:	2b00      	cmp	r3, #0
 8009988:	d023      	beq.n	80099d2 <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	089b      	lsrs	r3, r3, #2
 800998e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009992:	2b00      	cmp	r3, #0
 8009994:	d01d      	beq.n	80099d2 <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	f023 0304 	bic.w	r3, r3, #4
 800999c:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099a8:	b2d2      	uxtb	r2, r2
 80099aa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099b0:	1c5a      	adds	r2, r3, #1
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099ba:	3b01      	subs	r3, #1
 80099bc:	b29a      	uxth	r2, r3
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099c6:	b29b      	uxth	r3, r3
 80099c8:	3b01      	subs	r3, #1
 80099ca:	b29a      	uxth	r2, r3
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80099d0:	e0bb      	b.n	8009b4a <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80099d2:	693b      	ldr	r3, [r7, #16]
 80099d4:	085b      	lsrs	r3, r3, #1
 80099d6:	f003 0301 	and.w	r3, r3, #1
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d02d      	beq.n	8009a3a <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	085b      	lsrs	r3, r3, #1
 80099e2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d027      	beq.n	8009a3a <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099f2:	d118      	bne.n	8009a26 <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099f8:	781a      	ldrb	r2, [r3, #0]
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a04:	1c5a      	adds	r2, r3, #1
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a0e:	3b01      	subs	r3, #1
 8009a10:	b29a      	uxth	r2, r3
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a1a:	b29b      	uxth	r3, r3
 8009a1c:	3b01      	subs	r3, #1
 8009a1e:	b29a      	uxth	r2, r3
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009a24:	e091      	b.n	8009b4a <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	68fa      	ldr	r2, [r7, #12]
 8009a2c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009a2e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	f04f 32ff 	mov.w	r2, #4294967295
 8009a36:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009a38:	e087      	b.n	8009b4a <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8009a3a:	693b      	ldr	r3, [r7, #16]
 8009a3c:	09db      	lsrs	r3, r3, #7
 8009a3e:	f003 0301 	and.w	r3, r3, #1
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d03d      	beq.n	8009ac2 <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	099b      	lsrs	r3, r3, #6
 8009a4a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d037      	beq.n	8009ac2 <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d02c      	beq.n	8009ab6 <I2C_Mem_ISR_IT+0x196>
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d128      	bne.n	8009ab6 <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a68:	b29b      	uxth	r3, r3
 8009a6a:	2bff      	cmp	r3, #255	@ 0xff
 8009a6c:	d910      	bls.n	8009a90 <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	22ff      	movs	r2, #255	@ 0xff
 8009a72:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a78:	b299      	uxth	r1, r3
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a7e:	b2da      	uxtb	r2, r3
 8009a80:	2300      	movs	r3, #0
 8009a82:	9300      	str	r3, [sp, #0]
 8009a84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a88:	68f8      	ldr	r0, [r7, #12]
 8009a8a:	f001 fd91 	bl	800b5b0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a8e:	e017      	b.n	8009ac0 <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a94:	b29a      	uxth	r2, r3
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a9e:	b299      	uxth	r1, r3
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009aa4:	b2da      	uxtb	r2, r3
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	9300      	str	r3, [sp, #0]
 8009aaa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009aae:	68f8      	ldr	r0, [r7, #12]
 8009ab0:	f001 fd7e 	bl	800b5b0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009ab4:	e004      	b.n	8009ac0 <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009ab6:	2140      	movs	r1, #64	@ 0x40
 8009ab8:	68f8      	ldr	r0, [r7, #12]
 8009aba:	f001 fa5d 	bl	800af78 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009abe:	e044      	b.n	8009b4a <I2C_Mem_ISR_IT+0x22a>
 8009ac0:	e043      	b.n	8009b4a <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	099b      	lsrs	r3, r3, #6
 8009ac6:	f003 0301 	and.w	r3, r3, #1
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d03d      	beq.n	8009b4a <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	099b      	lsrs	r3, r3, #6
 8009ad2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d037      	beq.n	8009b4a <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009ada:	2101      	movs	r1, #1
 8009adc:	68f8      	ldr	r0, [r7, #12]
 8009ade:	f001 fe1d 	bl	800b71c <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009ae2:	2102      	movs	r1, #2
 8009ae4:	68f8      	ldr	r0, [r7, #12]
 8009ae6:	f001 fd95 	bl	800b614 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009af0:	b2db      	uxtb	r3, r3
 8009af2:	2b22      	cmp	r3, #34	@ 0x22
 8009af4:	d101      	bne.n	8009afa <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 8009af6:	4b22      	ldr	r3, [pc, #136]	@ (8009b80 <I2C_Mem_ISR_IT+0x260>)
 8009af8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009afe:	b29b      	uxth	r3, r3
 8009b00:	2bff      	cmp	r3, #255	@ 0xff
 8009b02:	d910      	bls.n	8009b26 <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	22ff      	movs	r2, #255	@ 0xff
 8009b08:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b0e:	b299      	uxth	r1, r3
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b14:	b2da      	uxtb	r2, r3
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	9300      	str	r3, [sp, #0]
 8009b1a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009b1e:	68f8      	ldr	r0, [r7, #12]
 8009b20:	f001 fd46 	bl	800b5b0 <I2C_TransferConfig>
 8009b24:	e011      	b.n	8009b4a <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b2a:	b29a      	uxth	r2, r3
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b34:	b299      	uxth	r1, r3
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b3a:	b2da      	uxtb	r2, r3
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	9300      	str	r3, [sp, #0]
 8009b40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009b44:	68f8      	ldr	r0, [r7, #12]
 8009b46:	f001 fd33 	bl	800b5b0 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	095b      	lsrs	r3, r3, #5
 8009b4e:	f003 0301 	and.w	r3, r3, #1
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d009      	beq.n	8009b6a <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	095b      	lsrs	r3, r3, #5
 8009b5a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d003      	beq.n	8009b6a <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8009b62:	6939      	ldr	r1, [r7, #16]
 8009b64:	68f8      	ldr	r0, [r7, #12]
 8009b66:	f000 fe8d 	bl	800a884 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009b72:	2300      	movs	r3, #0
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	3718      	adds	r7, #24
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}
 8009b7c:	80002000 	.word	0x80002000
 8009b80:	80002400 	.word	0x80002400

08009b84 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b086      	sub	sp, #24
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	60f8      	str	r0, [r7, #12]
 8009b8c:	60b9      	str	r1, [r7, #8]
 8009b8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b94:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009ba0:	2b01      	cmp	r3, #1
 8009ba2:	d101      	bne.n	8009ba8 <I2C_Slave_ISR_IT+0x24>
 8009ba4:	2302      	movs	r3, #2
 8009ba6:	e0ed      	b.n	8009d84 <I2C_Slave_ISR_IT+0x200>
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	2201      	movs	r2, #1
 8009bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	095b      	lsrs	r3, r3, #5
 8009bb4:	f003 0301 	and.w	r3, r3, #1
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d00a      	beq.n	8009bd2 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	095b      	lsrs	r3, r3, #5
 8009bc0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d004      	beq.n	8009bd2 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8009bc8:	6939      	ldr	r1, [r7, #16]
 8009bca:	68f8      	ldr	r0, [r7, #12]
 8009bcc:	f000 ff24 	bl	800aa18 <I2C_ITSlaveCplt>
 8009bd0:	e0d3      	b.n	8009d7a <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	091b      	lsrs	r3, r3, #4
 8009bd6:	f003 0301 	and.w	r3, r3, #1
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d04d      	beq.n	8009c7a <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	091b      	lsrs	r3, r3, #4
 8009be2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d047      	beq.n	8009c7a <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bee:	b29b      	uxth	r3, r3
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d128      	bne.n	8009c46 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	2b28      	cmp	r3, #40	@ 0x28
 8009bfe:	d108      	bne.n	8009c12 <I2C_Slave_ISR_IT+0x8e>
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009c06:	d104      	bne.n	8009c12 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009c08:	6939      	ldr	r1, [r7, #16]
 8009c0a:	68f8      	ldr	r0, [r7, #12]
 8009c0c:	f001 f95e 	bl	800aecc <I2C_ITListenCplt>
 8009c10:	e032      	b.n	8009c78 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	2b29      	cmp	r3, #41	@ 0x29
 8009c1c:	d10e      	bne.n	8009c3c <I2C_Slave_ISR_IT+0xb8>
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009c24:	d00a      	beq.n	8009c3c <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	2210      	movs	r2, #16
 8009c2c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009c2e:	68f8      	ldr	r0, [r7, #12]
 8009c30:	f001 fab9 	bl	800b1a6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009c34:	68f8      	ldr	r0, [r7, #12]
 8009c36:	f000 fdc6 	bl	800a7c6 <I2C_ITSlaveSeqCplt>
 8009c3a:	e01d      	b.n	8009c78 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	2210      	movs	r2, #16
 8009c42:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8009c44:	e096      	b.n	8009d74 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	2210      	movs	r2, #16
 8009c4c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c52:	f043 0204 	orr.w	r2, r3, #4
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d004      	beq.n	8009c6a <I2C_Slave_ISR_IT+0xe6>
 8009c60:	697b      	ldr	r3, [r7, #20]
 8009c62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009c66:	f040 8085 	bne.w	8009d74 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c6e:	4619      	mov	r1, r3
 8009c70:	68f8      	ldr	r0, [r7, #12]
 8009c72:	f001 f981 	bl	800af78 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009c76:	e07d      	b.n	8009d74 <I2C_Slave_ISR_IT+0x1f0>
 8009c78:	e07c      	b.n	8009d74 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009c7a:	693b      	ldr	r3, [r7, #16]
 8009c7c:	089b      	lsrs	r3, r3, #2
 8009c7e:	f003 0301 	and.w	r3, r3, #1
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d030      	beq.n	8009ce8 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	089b      	lsrs	r3, r3, #2
 8009c8a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d02a      	beq.n	8009ce8 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d018      	beq.n	8009cce <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ca6:	b2d2      	uxtb	r2, r2
 8009ca8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cae:	1c5a      	adds	r2, r3, #1
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cb8:	3b01      	subs	r3, #1
 8009cba:	b29a      	uxth	r2, r3
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cc4:	b29b      	uxth	r3, r3
 8009cc6:	3b01      	subs	r3, #1
 8009cc8:	b29a      	uxth	r2, r3
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cd2:	b29b      	uxth	r3, r3
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d14f      	bne.n	8009d78 <I2C_Slave_ISR_IT+0x1f4>
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009cde:	d04b      	beq.n	8009d78 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8009ce0:	68f8      	ldr	r0, [r7, #12]
 8009ce2:	f000 fd70 	bl	800a7c6 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8009ce6:	e047      	b.n	8009d78 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009ce8:	693b      	ldr	r3, [r7, #16]
 8009cea:	08db      	lsrs	r3, r3, #3
 8009cec:	f003 0301 	and.w	r3, r3, #1
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d00a      	beq.n	8009d0a <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	08db      	lsrs	r3, r3, #3
 8009cf8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d004      	beq.n	8009d0a <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8009d00:	6939      	ldr	r1, [r7, #16]
 8009d02:	68f8      	ldr	r0, [r7, #12]
 8009d04:	f000 fc9e 	bl	800a644 <I2C_ITAddrCplt>
 8009d08:	e037      	b.n	8009d7a <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009d0a:	693b      	ldr	r3, [r7, #16]
 8009d0c:	085b      	lsrs	r3, r3, #1
 8009d0e:	f003 0301 	and.w	r3, r3, #1
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d031      	beq.n	8009d7a <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	085b      	lsrs	r3, r3, #1
 8009d1a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d02b      	beq.n	8009d7a <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d26:	b29b      	uxth	r3, r3
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d018      	beq.n	8009d5e <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d30:	781a      	ldrb	r2, [r3, #0]
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d3c:	1c5a      	adds	r2, r3, #1
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d46:	b29b      	uxth	r3, r3
 8009d48:	3b01      	subs	r3, #1
 8009d4a:	b29a      	uxth	r2, r3
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d54:	3b01      	subs	r3, #1
 8009d56:	b29a      	uxth	r2, r3
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009d5c:	e00d      	b.n	8009d7a <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d64:	d002      	beq.n	8009d6c <I2C_Slave_ISR_IT+0x1e8>
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d106      	bne.n	8009d7a <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009d6c:	68f8      	ldr	r0, [r7, #12]
 8009d6e:	f000 fd2a 	bl	800a7c6 <I2C_ITSlaveSeqCplt>
 8009d72:	e002      	b.n	8009d7a <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8009d74:	bf00      	nop
 8009d76:	e000      	b.n	8009d7a <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8009d78:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009d82:	2300      	movs	r3, #0
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	3718      	adds	r7, #24
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}

08009d8c <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b088      	sub	sp, #32
 8009d90:	af02      	add	r7, sp, #8
 8009d92:	60f8      	str	r0, [r7, #12]
 8009d94:	60b9      	str	r1, [r7, #8]
 8009d96:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009d9e:	2b01      	cmp	r3, #1
 8009da0:	d101      	bne.n	8009da6 <I2C_Master_ISR_DMA+0x1a>
 8009da2:	2302      	movs	r3, #2
 8009da4:	e0e1      	b.n	8009f6a <I2C_Master_ISR_DMA+0x1de>
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	2201      	movs	r2, #1
 8009daa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	091b      	lsrs	r3, r3, #4
 8009db2:	f003 0301 	and.w	r3, r3, #1
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d017      	beq.n	8009dea <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	091b      	lsrs	r3, r3, #4
 8009dbe:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d011      	beq.n	8009dea <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	2210      	movs	r2, #16
 8009dcc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dd2:	f043 0204 	orr.w	r2, r3, #4
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009dda:	2120      	movs	r1, #32
 8009ddc:	68f8      	ldr	r0, [r7, #12]
 8009dde:	f001 fc19 	bl	800b614 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009de2:	68f8      	ldr	r0, [r7, #12]
 8009de4:	f001 f9df 	bl	800b1a6 <I2C_Flush_TXDR>
 8009de8:	e0ba      	b.n	8009f60 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	09db      	lsrs	r3, r3, #7
 8009dee:	f003 0301 	and.w	r3, r3, #1
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d072      	beq.n	8009edc <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	099b      	lsrs	r3, r3, #6
 8009dfa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d06c      	beq.n	8009edc <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	681a      	ldr	r2, [r3, #0]
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009e10:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e16:	b29b      	uxth	r3, r3
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d04e      	beq.n	8009eba <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	b29b      	uxth	r3, r3
 8009e24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009e28:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e2e:	b29b      	uxth	r3, r3
 8009e30:	2bff      	cmp	r3, #255	@ 0xff
 8009e32:	d906      	bls.n	8009e42 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	22ff      	movs	r2, #255	@ 0xff
 8009e38:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8009e3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009e3e:	617b      	str	r3, [r7, #20]
 8009e40:	e010      	b.n	8009e64 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e46:	b29a      	uxth	r2, r3
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e50:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009e54:	d003      	beq.n	8009e5e <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e5a:	617b      	str	r3, [r7, #20]
 8009e5c:	e002      	b.n	8009e64 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8009e5e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009e62:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e68:	b2da      	uxtb	r2, r3
 8009e6a:	8a79      	ldrh	r1, [r7, #18]
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	9300      	str	r3, [sp, #0]
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	68f8      	ldr	r0, [r7, #12]
 8009e74:	f001 fb9c 	bl	800b5b0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e7c:	b29a      	uxth	r2, r3
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e82:	1ad3      	subs	r3, r2, r3
 8009e84:	b29a      	uxth	r2, r3
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e90:	b2db      	uxtb	r3, r3
 8009e92:	2b22      	cmp	r3, #34	@ 0x22
 8009e94:	d108      	bne.n	8009ea8 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	681a      	ldr	r2, [r3, #0]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009ea4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009ea6:	e05b      	b.n	8009f60 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	681a      	ldr	r2, [r3, #0]
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009eb6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009eb8:	e052      	b.n	8009f60 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	685b      	ldr	r3, [r3, #4]
 8009ec0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ec4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009ec8:	d003      	beq.n	8009ed2 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8009eca:	68f8      	ldr	r0, [r7, #12]
 8009ecc:	f000 fc3e 	bl	800a74c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8009ed0:	e046      	b.n	8009f60 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009ed2:	2140      	movs	r1, #64	@ 0x40
 8009ed4:	68f8      	ldr	r0, [r7, #12]
 8009ed6:	f001 f84f 	bl	800af78 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8009eda:	e041      	b.n	8009f60 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	099b      	lsrs	r3, r3, #6
 8009ee0:	f003 0301 	and.w	r3, r3, #1
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d029      	beq.n	8009f3c <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	099b      	lsrs	r3, r3, #6
 8009eec:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d023      	beq.n	8009f3c <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ef8:	b29b      	uxth	r3, r3
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d119      	bne.n	8009f32 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f08:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009f0c:	d027      	beq.n	8009f5e <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f12:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009f16:	d108      	bne.n	8009f2a <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	685a      	ldr	r2, [r3, #4]
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009f26:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8009f28:	e019      	b.n	8009f5e <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8009f2a:	68f8      	ldr	r0, [r7, #12]
 8009f2c:	f000 fc0e 	bl	800a74c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8009f30:	e015      	b.n	8009f5e <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009f32:	2140      	movs	r1, #64	@ 0x40
 8009f34:	68f8      	ldr	r0, [r7, #12]
 8009f36:	f001 f81f 	bl	800af78 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009f3a:	e010      	b.n	8009f5e <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	095b      	lsrs	r3, r3, #5
 8009f40:	f003 0301 	and.w	r3, r3, #1
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d00b      	beq.n	8009f60 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	095b      	lsrs	r3, r3, #5
 8009f4c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d005      	beq.n	8009f60 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009f54:	68b9      	ldr	r1, [r7, #8]
 8009f56:	68f8      	ldr	r0, [r7, #12]
 8009f58:	f000 fc94 	bl	800a884 <I2C_ITMasterCplt>
 8009f5c:	e000      	b.n	8009f60 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8009f5e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2200      	movs	r2, #0
 8009f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009f68:	2300      	movs	r3, #0
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3718      	adds	r7, #24
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
	...

08009f74 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b088      	sub	sp, #32
 8009f78:	af02      	add	r7, sp, #8
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	60b9      	str	r1, [r7, #8]
 8009f7e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8009f80:	4b92      	ldr	r3, [pc, #584]	@ (800a1cc <I2C_Mem_ISR_DMA+0x258>)
 8009f82:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009f8a:	2b01      	cmp	r3, #1
 8009f8c:	d101      	bne.n	8009f92 <I2C_Mem_ISR_DMA+0x1e>
 8009f8e:	2302      	movs	r3, #2
 8009f90:	e118      	b.n	800a1c4 <I2C_Mem_ISR_DMA+0x250>
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	2201      	movs	r2, #1
 8009f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	091b      	lsrs	r3, r3, #4
 8009f9e:	f003 0301 	and.w	r3, r3, #1
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d017      	beq.n	8009fd6 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	091b      	lsrs	r3, r3, #4
 8009faa:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d011      	beq.n	8009fd6 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	2210      	movs	r2, #16
 8009fb8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fbe:	f043 0204 	orr.w	r2, r3, #4
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009fc6:	2120      	movs	r1, #32
 8009fc8:	68f8      	ldr	r0, [r7, #12]
 8009fca:	f001 fb23 	bl	800b614 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009fce:	68f8      	ldr	r0, [r7, #12]
 8009fd0:	f001 f8e9 	bl	800b1a6 <I2C_Flush_TXDR>
 8009fd4:	e0f1      	b.n	800a1ba <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	085b      	lsrs	r3, r3, #1
 8009fda:	f003 0301 	and.w	r3, r3, #1
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d00f      	beq.n	800a002 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	085b      	lsrs	r3, r3, #1
 8009fe6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d009      	beq.n	800a002 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	68fa      	ldr	r2, [r7, #12]
 8009ff4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009ff6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8009ffe:	651a      	str	r2, [r3, #80]	@ 0x50
 800a000:	e0db      	b.n	800a1ba <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	09db      	lsrs	r3, r3, #7
 800a006:	f003 0301 	and.w	r3, r3, #1
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d060      	beq.n	800a0d0 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	099b      	lsrs	r3, r3, #6
 800a012:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a016:	2b00      	cmp	r3, #0
 800a018:	d05a      	beq.n	800a0d0 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a01a:	2101      	movs	r1, #1
 800a01c:	68f8      	ldr	r0, [r7, #12]
 800a01e:	f001 fb7d 	bl	800b71c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800a022:	2110      	movs	r1, #16
 800a024:	68f8      	ldr	r0, [r7, #12]
 800a026:	f001 faf5 	bl	800b614 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a02e:	b29b      	uxth	r3, r3
 800a030:	2b00      	cmp	r3, #0
 800a032:	d048      	beq.n	800a0c6 <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a038:	b29b      	uxth	r3, r3
 800a03a:	2bff      	cmp	r3, #255	@ 0xff
 800a03c:	d910      	bls.n	800a060 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	22ff      	movs	r2, #255	@ 0xff
 800a042:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a048:	b299      	uxth	r1, r3
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a04e:	b2da      	uxtb	r2, r3
 800a050:	2300      	movs	r3, #0
 800a052:	9300      	str	r3, [sp, #0]
 800a054:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a058:	68f8      	ldr	r0, [r7, #12]
 800a05a:	f001 faa9 	bl	800b5b0 <I2C_TransferConfig>
 800a05e:	e011      	b.n	800a084 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a064:	b29a      	uxth	r2, r3
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a06e:	b299      	uxth	r1, r3
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a074:	b2da      	uxtb	r2, r3
 800a076:	2300      	movs	r3, #0
 800a078:	9300      	str	r3, [sp, #0]
 800a07a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a07e:	68f8      	ldr	r0, [r7, #12]
 800a080:	f001 fa96 	bl	800b5b0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a088:	b29a      	uxth	r2, r3
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a08e:	1ad3      	subs	r3, r2, r3
 800a090:	b29a      	uxth	r2, r3
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a09c:	b2db      	uxtb	r3, r3
 800a09e:	2b22      	cmp	r3, #34	@ 0x22
 800a0a0:	d108      	bne.n	800a0b4 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	681a      	ldr	r2, [r3, #0]
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a0b0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a0b2:	e082      	b.n	800a1ba <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	681a      	ldr	r2, [r3, #0]
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a0c2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a0c4:	e079      	b.n	800a1ba <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a0c6:	2140      	movs	r1, #64	@ 0x40
 800a0c8:	68f8      	ldr	r0, [r7, #12]
 800a0ca:	f000 ff55 	bl	800af78 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800a0ce:	e074      	b.n	800a1ba <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	099b      	lsrs	r3, r3, #6
 800a0d4:	f003 0301 	and.w	r3, r3, #1
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d05e      	beq.n	800a19a <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	099b      	lsrs	r3, r3, #6
 800a0e0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d058      	beq.n	800a19a <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a0e8:	2101      	movs	r1, #1
 800a0ea:	68f8      	ldr	r0, [r7, #12]
 800a0ec:	f001 fb16 	bl	800b71c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800a0f0:	2110      	movs	r1, #16
 800a0f2:	68f8      	ldr	r0, [r7, #12]
 800a0f4:	f001 fa8e 	bl	800b614 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0fe:	b2db      	uxtb	r3, r3
 800a100:	2b22      	cmp	r3, #34	@ 0x22
 800a102:	d101      	bne.n	800a108 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800a104:	4b32      	ldr	r3, [pc, #200]	@ (800a1d0 <I2C_Mem_ISR_DMA+0x25c>)
 800a106:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a10c:	b29b      	uxth	r3, r3
 800a10e:	2bff      	cmp	r3, #255	@ 0xff
 800a110:	d910      	bls.n	800a134 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	22ff      	movs	r2, #255	@ 0xff
 800a116:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a11c:	b299      	uxth	r1, r3
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a122:	b2da      	uxtb	r2, r3
 800a124:	697b      	ldr	r3, [r7, #20]
 800a126:	9300      	str	r3, [sp, #0]
 800a128:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a12c:	68f8      	ldr	r0, [r7, #12]
 800a12e:	f001 fa3f 	bl	800b5b0 <I2C_TransferConfig>
 800a132:	e011      	b.n	800a158 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a138:	b29a      	uxth	r2, r3
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a142:	b299      	uxth	r1, r3
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a148:	b2da      	uxtb	r2, r3
 800a14a:	697b      	ldr	r3, [r7, #20]
 800a14c:	9300      	str	r3, [sp, #0]
 800a14e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a152:	68f8      	ldr	r0, [r7, #12]
 800a154:	f001 fa2c 	bl	800b5b0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a15c:	b29a      	uxth	r2, r3
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a162:	1ad3      	subs	r3, r2, r3
 800a164:	b29a      	uxth	r2, r3
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a170:	b2db      	uxtb	r3, r3
 800a172:	2b22      	cmp	r3, #34	@ 0x22
 800a174:	d108      	bne.n	800a188 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	681a      	ldr	r2, [r3, #0]
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a184:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a186:	e018      	b.n	800a1ba <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	681a      	ldr	r2, [r3, #0]
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a196:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a198:	e00f      	b.n	800a1ba <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	095b      	lsrs	r3, r3, #5
 800a19e:	f003 0301 	and.w	r3, r3, #1
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d009      	beq.n	800a1ba <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	095b      	lsrs	r3, r3, #5
 800a1aa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d003      	beq.n	800a1ba <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800a1b2:	68b9      	ldr	r1, [r7, #8]
 800a1b4:	68f8      	ldr	r0, [r7, #12]
 800a1b6:	f000 fb65 	bl	800a884 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a1c2:	2300      	movs	r3, #0
}
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	3718      	adds	r7, #24
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	bd80      	pop	{r7, pc}
 800a1cc:	80002000 	.word	0x80002000
 800a1d0:	80002400 	.word	0x80002400

0800a1d4 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b088      	sub	sp, #32
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	60f8      	str	r0, [r7, #12]
 800a1dc:	60b9      	str	r1, [r7, #8]
 800a1de:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e4:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a1f0:	2b01      	cmp	r3, #1
 800a1f2:	d101      	bne.n	800a1f8 <I2C_Slave_ISR_DMA+0x24>
 800a1f4:	2302      	movs	r3, #2
 800a1f6:	e1cc      	b.n	800a592 <I2C_Slave_ISR_DMA+0x3be>
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	2201      	movs	r2, #1
 800a1fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	095b      	lsrs	r3, r3, #5
 800a204:	f003 0301 	and.w	r3, r3, #1
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d00a      	beq.n	800a222 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	095b      	lsrs	r3, r3, #5
 800a210:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a214:	2b00      	cmp	r3, #0
 800a216:	d004      	beq.n	800a222 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800a218:	68b9      	ldr	r1, [r7, #8]
 800a21a:	68f8      	ldr	r0, [r7, #12]
 800a21c:	f000 fbfc 	bl	800aa18 <I2C_ITSlaveCplt>
 800a220:	e1b2      	b.n	800a588 <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	091b      	lsrs	r3, r3, #4
 800a226:	f003 0301 	and.w	r3, r3, #1
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	f000 819c 	beq.w	800a568 <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	091b      	lsrs	r3, r3, #4
 800a234:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a238:	2b00      	cmp	r3, #0
 800a23a:	f000 8195 	beq.w	800a568 <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	0b9b      	lsrs	r3, r3, #14
 800a242:	f003 0301 	and.w	r3, r3, #1
 800a246:	2b00      	cmp	r3, #0
 800a248:	d106      	bne.n	800a258 <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	0bdb      	lsrs	r3, r3, #15
 800a24e:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a252:	2b00      	cmp	r3, #0
 800a254:	f000 8181 	beq.w	800a55a <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d07c      	beq.n	800a35a <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	0bdb      	lsrs	r3, r3, #15
 800a264:	f003 0301 	and.w	r3, r3, #1
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d076      	beq.n	800a35a <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	4a75      	ldr	r2, [pc, #468]	@ (800a448 <I2C_Slave_ISR_DMA+0x274>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d059      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a73      	ldr	r2, [pc, #460]	@ (800a44c <I2C_Slave_ISR_DMA+0x278>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d053      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	4a71      	ldr	r2, [pc, #452]	@ (800a450 <I2C_Slave_ISR_DMA+0x27c>)
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d04d      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	4a6f      	ldr	r2, [pc, #444]	@ (800a454 <I2C_Slave_ISR_DMA+0x280>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d047      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	4a6d      	ldr	r2, [pc, #436]	@ (800a458 <I2C_Slave_ISR_DMA+0x284>)
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	d041      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	4a6b      	ldr	r2, [pc, #428]	@ (800a45c <I2C_Slave_ISR_DMA+0x288>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d03b      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	4a69      	ldr	r2, [pc, #420]	@ (800a460 <I2C_Slave_ISR_DMA+0x28c>)
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d035      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4a67      	ldr	r2, [pc, #412]	@ (800a464 <I2C_Slave_ISR_DMA+0x290>)
 800a2c8:	4293      	cmp	r3, r2
 800a2ca:	d02f      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4a65      	ldr	r2, [pc, #404]	@ (800a468 <I2C_Slave_ISR_DMA+0x294>)
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	d029      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4a63      	ldr	r2, [pc, #396]	@ (800a46c <I2C_Slave_ISR_DMA+0x298>)
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d023      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	4a61      	ldr	r2, [pc, #388]	@ (800a470 <I2C_Slave_ISR_DMA+0x29c>)
 800a2ec:	4293      	cmp	r3, r2
 800a2ee:	d01d      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4a5f      	ldr	r2, [pc, #380]	@ (800a474 <I2C_Slave_ISR_DMA+0x2a0>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d017      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	4a5d      	ldr	r2, [pc, #372]	@ (800a478 <I2C_Slave_ISR_DMA+0x2a4>)
 800a304:	4293      	cmp	r3, r2
 800a306:	d011      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4a5b      	ldr	r2, [pc, #364]	@ (800a47c <I2C_Slave_ISR_DMA+0x2a8>)
 800a310:	4293      	cmp	r3, r2
 800a312:	d00b      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4a59      	ldr	r2, [pc, #356]	@ (800a480 <I2C_Slave_ISR_DMA+0x2ac>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d005      	beq.n	800a32c <I2C_Slave_ISR_DMA+0x158>
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	4a57      	ldr	r2, [pc, #348]	@ (800a484 <I2C_Slave_ISR_DMA+0x2b0>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d109      	bne.n	800a340 <I2C_Slave_ISR_DMA+0x16c>
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	2b00      	cmp	r3, #0
 800a336:	bf0c      	ite	eq
 800a338:	2301      	moveq	r3, #1
 800a33a:	2300      	movne	r3, #0
 800a33c:	b2db      	uxtb	r3, r3
 800a33e:	e008      	b.n	800a352 <I2C_Slave_ISR_DMA+0x17e>
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	685b      	ldr	r3, [r3, #4]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	bf0c      	ite	eq
 800a34c:	2301      	moveq	r3, #1
 800a34e:	2300      	movne	r3, #0
 800a350:	b2db      	uxtb	r3, r3
 800a352:	2b00      	cmp	r3, #0
 800a354:	d001      	beq.n	800a35a <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800a356:	2301      	movs	r3, #1
 800a358:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a35e:	2b00      	cmp	r3, #0
 800a360:	f000 809f 	beq.w	800a4a2 <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	0b9b      	lsrs	r3, r3, #14
 800a368:	f003 0301 	and.w	r3, r3, #1
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	f000 8098 	beq.w	800a4a2 <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a33      	ldr	r2, [pc, #204]	@ (800a448 <I2C_Slave_ISR_DMA+0x274>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d059      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	4a31      	ldr	r2, [pc, #196]	@ (800a44c <I2C_Slave_ISR_DMA+0x278>)
 800a386:	4293      	cmp	r3, r2
 800a388:	d053      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	4a2f      	ldr	r2, [pc, #188]	@ (800a450 <I2C_Slave_ISR_DMA+0x27c>)
 800a392:	4293      	cmp	r3, r2
 800a394:	d04d      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a2d      	ldr	r2, [pc, #180]	@ (800a454 <I2C_Slave_ISR_DMA+0x280>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d047      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	4a2b      	ldr	r2, [pc, #172]	@ (800a458 <I2C_Slave_ISR_DMA+0x284>)
 800a3aa:	4293      	cmp	r3, r2
 800a3ac:	d041      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	4a29      	ldr	r2, [pc, #164]	@ (800a45c <I2C_Slave_ISR_DMA+0x288>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d03b      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	4a27      	ldr	r2, [pc, #156]	@ (800a460 <I2C_Slave_ISR_DMA+0x28c>)
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d035      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	4a25      	ldr	r2, [pc, #148]	@ (800a464 <I2C_Slave_ISR_DMA+0x290>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d02f      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a23      	ldr	r2, [pc, #140]	@ (800a468 <I2C_Slave_ISR_DMA+0x294>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d029      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4a21      	ldr	r2, [pc, #132]	@ (800a46c <I2C_Slave_ISR_DMA+0x298>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d023      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	4a1f      	ldr	r2, [pc, #124]	@ (800a470 <I2C_Slave_ISR_DMA+0x29c>)
 800a3f2:	4293      	cmp	r3, r2
 800a3f4:	d01d      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	4a1d      	ldr	r2, [pc, #116]	@ (800a474 <I2C_Slave_ISR_DMA+0x2a0>)
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d017      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	4a1b      	ldr	r2, [pc, #108]	@ (800a478 <I2C_Slave_ISR_DMA+0x2a4>)
 800a40a:	4293      	cmp	r3, r2
 800a40c:	d011      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4a19      	ldr	r2, [pc, #100]	@ (800a47c <I2C_Slave_ISR_DMA+0x2a8>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d00b      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a17      	ldr	r2, [pc, #92]	@ (800a480 <I2C_Slave_ISR_DMA+0x2ac>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d005      	beq.n	800a432 <I2C_Slave_ISR_DMA+0x25e>
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4a15      	ldr	r2, [pc, #84]	@ (800a484 <I2C_Slave_ISR_DMA+0x2b0>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d12a      	bne.n	800a488 <I2C_Slave_ISR_DMA+0x2b4>
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	bf0c      	ite	eq
 800a43e:	2301      	moveq	r3, #1
 800a440:	2300      	movne	r3, #0
 800a442:	b2db      	uxtb	r3, r3
 800a444:	e029      	b.n	800a49a <I2C_Slave_ISR_DMA+0x2c6>
 800a446:	bf00      	nop
 800a448:	40020010 	.word	0x40020010
 800a44c:	40020028 	.word	0x40020028
 800a450:	40020040 	.word	0x40020040
 800a454:	40020058 	.word	0x40020058
 800a458:	40020070 	.word	0x40020070
 800a45c:	40020088 	.word	0x40020088
 800a460:	400200a0 	.word	0x400200a0
 800a464:	400200b8 	.word	0x400200b8
 800a468:	40020410 	.word	0x40020410
 800a46c:	40020428 	.word	0x40020428
 800a470:	40020440 	.word	0x40020440
 800a474:	40020458 	.word	0x40020458
 800a478:	40020470 	.word	0x40020470
 800a47c:	40020488 	.word	0x40020488
 800a480:	400204a0 	.word	0x400204a0
 800a484:	400204b8 	.word	0x400204b8
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	685b      	ldr	r3, [r3, #4]
 800a490:	2b00      	cmp	r3, #0
 800a492:	bf0c      	ite	eq
 800a494:	2301      	moveq	r3, #1
 800a496:	2300      	movne	r3, #0
 800a498:	b2db      	uxtb	r3, r3
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d001      	beq.n	800a4a2 <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800a49e:	2301      	movs	r3, #1
 800a4a0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800a4a2:	69fb      	ldr	r3, [r7, #28]
 800a4a4:	2b01      	cmp	r3, #1
 800a4a6:	d128      	bne.n	800a4fa <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4ae:	b2db      	uxtb	r3, r3
 800a4b0:	2b28      	cmp	r3, #40	@ 0x28
 800a4b2:	d108      	bne.n	800a4c6 <I2C_Slave_ISR_DMA+0x2f2>
 800a4b4:	69bb      	ldr	r3, [r7, #24]
 800a4b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a4ba:	d104      	bne.n	800a4c6 <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800a4bc:	68b9      	ldr	r1, [r7, #8]
 800a4be:	68f8      	ldr	r0, [r7, #12]
 800a4c0:	f000 fd04 	bl	800aecc <I2C_ITListenCplt>
 800a4c4:	e048      	b.n	800a558 <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4cc:	b2db      	uxtb	r3, r3
 800a4ce:	2b29      	cmp	r3, #41	@ 0x29
 800a4d0:	d10e      	bne.n	800a4f0 <I2C_Slave_ISR_DMA+0x31c>
 800a4d2:	69bb      	ldr	r3, [r7, #24]
 800a4d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a4d8:	d00a      	beq.n	800a4f0 <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	2210      	movs	r2, #16
 800a4e0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800a4e2:	68f8      	ldr	r0, [r7, #12]
 800a4e4:	f000 fe5f 	bl	800b1a6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800a4e8:	68f8      	ldr	r0, [r7, #12]
 800a4ea:	f000 f96c 	bl	800a7c6 <I2C_ITSlaveSeqCplt>
 800a4ee:	e033      	b.n	800a558 <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	2210      	movs	r2, #16
 800a4f6:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800a4f8:	e034      	b.n	800a564 <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	2210      	movs	r2, #16
 800a500:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a506:	f043 0204 	orr.w	r2, r3, #4
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a514:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800a516:	69bb      	ldr	r3, [r7, #24]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d003      	beq.n	800a524 <I2C_Slave_ISR_DMA+0x350>
 800a51c:	69bb      	ldr	r3, [r7, #24]
 800a51e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a522:	d11f      	bne.n	800a564 <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a524:	7dfb      	ldrb	r3, [r7, #23]
 800a526:	2b21      	cmp	r3, #33	@ 0x21
 800a528:	d002      	beq.n	800a530 <I2C_Slave_ISR_DMA+0x35c>
 800a52a:	7dfb      	ldrb	r3, [r7, #23]
 800a52c:	2b29      	cmp	r3, #41	@ 0x29
 800a52e:	d103      	bne.n	800a538 <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	2221      	movs	r2, #33	@ 0x21
 800a534:	631a      	str	r2, [r3, #48]	@ 0x30
 800a536:	e008      	b.n	800a54a <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a538:	7dfb      	ldrb	r3, [r7, #23]
 800a53a:	2b22      	cmp	r3, #34	@ 0x22
 800a53c:	d002      	beq.n	800a544 <I2C_Slave_ISR_DMA+0x370>
 800a53e:	7dfb      	ldrb	r3, [r7, #23]
 800a540:	2b2a      	cmp	r3, #42	@ 0x2a
 800a542:	d102      	bne.n	800a54a <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	2222      	movs	r2, #34	@ 0x22
 800a548:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a54e:	4619      	mov	r1, r3
 800a550:	68f8      	ldr	r0, [r7, #12]
 800a552:	f000 fd11 	bl	800af78 <I2C_ITError>
      if (treatdmanack == 1U)
 800a556:	e005      	b.n	800a564 <I2C_Slave_ISR_DMA+0x390>
 800a558:	e004      	b.n	800a564 <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	2210      	movs	r2, #16
 800a560:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a562:	e011      	b.n	800a588 <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800a564:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a566:	e00f      	b.n	800a588 <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a568:	68bb      	ldr	r3, [r7, #8]
 800a56a:	08db      	lsrs	r3, r3, #3
 800a56c:	f003 0301 	and.w	r3, r3, #1
 800a570:	2b00      	cmp	r3, #0
 800a572:	d009      	beq.n	800a588 <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	08db      	lsrs	r3, r3, #3
 800a578:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d003      	beq.n	800a588 <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800a580:	68b9      	ldr	r1, [r7, #8]
 800a582:	68f8      	ldr	r0, [r7, #12]
 800a584:	f000 f85e 	bl	800a644 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	2200      	movs	r2, #0
 800a58c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a590:	2300      	movs	r3, #0
}
 800a592:	4618      	mov	r0, r3
 800a594:	3720      	adds	r7, #32
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}
 800a59a:	bf00      	nop

0800a59c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b086      	sub	sp, #24
 800a5a0:	af02      	add	r7, sp, #8
 800a5a2:	60f8      	str	r0, [r7, #12]
 800a5a4:	4608      	mov	r0, r1
 800a5a6:	4611      	mov	r1, r2
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	817b      	strh	r3, [r7, #10]
 800a5ae:	460b      	mov	r3, r1
 800a5b0:	813b      	strh	r3, [r7, #8]
 800a5b2:	4613      	mov	r3, r2
 800a5b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a5b6:	88fb      	ldrh	r3, [r7, #6]
 800a5b8:	b2da      	uxtb	r2, r3
 800a5ba:	8979      	ldrh	r1, [r7, #10]
 800a5bc:	4b20      	ldr	r3, [pc, #128]	@ (800a640 <I2C_RequestMemoryRead+0xa4>)
 800a5be:	9300      	str	r3, [sp, #0]
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	68f8      	ldr	r0, [r7, #12]
 800a5c4:	f000 fff4 	bl	800b5b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a5c8:	69fa      	ldr	r2, [r7, #28]
 800a5ca:	69b9      	ldr	r1, [r7, #24]
 800a5cc:	68f8      	ldr	r0, [r7, #12]
 800a5ce:	f000 fe85 	bl	800b2dc <I2C_WaitOnTXISFlagUntilTimeout>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d001      	beq.n	800a5dc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a5d8:	2301      	movs	r3, #1
 800a5da:	e02c      	b.n	800a636 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a5dc:	88fb      	ldrh	r3, [r7, #6]
 800a5de:	2b01      	cmp	r3, #1
 800a5e0:	d105      	bne.n	800a5ee <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a5e2:	893b      	ldrh	r3, [r7, #8]
 800a5e4:	b2da      	uxtb	r2, r3
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	629a      	str	r2, [r3, #40]	@ 0x28
 800a5ec:	e015      	b.n	800a61a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a5ee:	893b      	ldrh	r3, [r7, #8]
 800a5f0:	0a1b      	lsrs	r3, r3, #8
 800a5f2:	b29b      	uxth	r3, r3
 800a5f4:	b2da      	uxtb	r2, r3
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a5fc:	69fa      	ldr	r2, [r7, #28]
 800a5fe:	69b9      	ldr	r1, [r7, #24]
 800a600:	68f8      	ldr	r0, [r7, #12]
 800a602:	f000 fe6b 	bl	800b2dc <I2C_WaitOnTXISFlagUntilTimeout>
 800a606:	4603      	mov	r3, r0
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d001      	beq.n	800a610 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a60c:	2301      	movs	r3, #1
 800a60e:	e012      	b.n	800a636 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a610:	893b      	ldrh	r3, [r7, #8]
 800a612:	b2da      	uxtb	r2, r3
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a61a:	69fb      	ldr	r3, [r7, #28]
 800a61c:	9300      	str	r3, [sp, #0]
 800a61e:	69bb      	ldr	r3, [r7, #24]
 800a620:	2200      	movs	r2, #0
 800a622:	2140      	movs	r1, #64	@ 0x40
 800a624:	68f8      	ldr	r0, [r7, #12]
 800a626:	f000 fe00 	bl	800b22a <I2C_WaitOnFlagUntilTimeout>
 800a62a:	4603      	mov	r3, r0
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d001      	beq.n	800a634 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a630:	2301      	movs	r3, #1
 800a632:	e000      	b.n	800a636 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a634:	2300      	movs	r3, #0
}
 800a636:	4618      	mov	r0, r3
 800a638:	3710      	adds	r7, #16
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}
 800a63e:	bf00      	nop
 800a640:	80002000 	.word	0x80002000

0800a644 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a654:	b2db      	uxtb	r3, r3
 800a656:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a65a:	2b28      	cmp	r3, #40	@ 0x28
 800a65c:	d16a      	bne.n	800a734 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	699b      	ldr	r3, [r3, #24]
 800a664:	0c1b      	lsrs	r3, r3, #16
 800a666:	b2db      	uxtb	r3, r3
 800a668:	f003 0301 	and.w	r3, r3, #1
 800a66c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	699b      	ldr	r3, [r3, #24]
 800a674:	0c1b      	lsrs	r3, r3, #16
 800a676:	b29b      	uxth	r3, r3
 800a678:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a67c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	689b      	ldr	r3, [r3, #8]
 800a684:	b29b      	uxth	r3, r3
 800a686:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a68a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	68db      	ldr	r3, [r3, #12]
 800a692:	b29b      	uxth	r3, r3
 800a694:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a698:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	68db      	ldr	r3, [r3, #12]
 800a69e:	2b02      	cmp	r3, #2
 800a6a0:	d138      	bne.n	800a714 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800a6a2:	897b      	ldrh	r3, [r7, #10]
 800a6a4:	09db      	lsrs	r3, r3, #7
 800a6a6:	b29a      	uxth	r2, r3
 800a6a8:	89bb      	ldrh	r3, [r7, #12]
 800a6aa:	4053      	eors	r3, r2
 800a6ac:	b29b      	uxth	r3, r3
 800a6ae:	f003 0306 	and.w	r3, r3, #6
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d11c      	bne.n	800a6f0 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800a6b6:	897b      	ldrh	r3, [r7, #10]
 800a6b8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6be:	1c5a      	adds	r2, r3, #1
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6c8:	2b02      	cmp	r3, #2
 800a6ca:	d13b      	bne.n	800a744 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	2208      	movs	r2, #8
 800a6d8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a6e2:	89ba      	ldrh	r2, [r7, #12]
 800a6e4:	7bfb      	ldrb	r3, [r7, #15]
 800a6e6:	4619      	mov	r1, r3
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f7ff f8ec 	bl	80098c6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800a6ee:	e029      	b.n	800a744 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800a6f0:	893b      	ldrh	r3, [r7, #8]
 800a6f2:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a6f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	f001 f80f 	bl	800b71c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2200      	movs	r2, #0
 800a702:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a706:	89ba      	ldrh	r2, [r7, #12]
 800a708:	7bfb      	ldrb	r3, [r7, #15]
 800a70a:	4619      	mov	r1, r3
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f7ff f8da 	bl	80098c6 <HAL_I2C_AddrCallback>
}
 800a712:	e017      	b.n	800a744 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a714:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a718:	6878      	ldr	r0, [r7, #4]
 800a71a:	f000 ffff 	bl	800b71c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2200      	movs	r2, #0
 800a722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a726:	89ba      	ldrh	r2, [r7, #12]
 800a728:	7bfb      	ldrb	r3, [r7, #15]
 800a72a:	4619      	mov	r1, r3
 800a72c:	6878      	ldr	r0, [r7, #4]
 800a72e:	f7ff f8ca 	bl	80098c6 <HAL_I2C_AddrCallback>
}
 800a732:	e007      	b.n	800a744 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	2208      	movs	r2, #8
 800a73a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2200      	movs	r2, #0
 800a740:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800a744:	bf00      	nop
 800a746:	3710      	adds	r7, #16
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}

0800a74c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b082      	sub	sp, #8
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2200      	movs	r2, #0
 800a758:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a762:	b2db      	uxtb	r3, r3
 800a764:	2b21      	cmp	r3, #33	@ 0x21
 800a766:	d115      	bne.n	800a794 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2220      	movs	r2, #32
 800a76c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	2211      	movs	r2, #17
 800a774:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2200      	movs	r2, #0
 800a77a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a77c:	2101      	movs	r1, #1
 800a77e:	6878      	ldr	r0, [r7, #4]
 800a780:	f000 ffcc 	bl	800b71c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2200      	movs	r2, #0
 800a788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800a78c:	6878      	ldr	r0, [r7, #4]
 800a78e:	f7ff f872 	bl	8009876 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a792:	e014      	b.n	800a7be <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2220      	movs	r2, #32
 800a798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2212      	movs	r2, #18
 800a7a0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a7a8:	2102      	movs	r1, #2
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f000 ffb6 	bl	800b71c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f7ff f866 	bl	800988a <HAL_I2C_MasterRxCpltCallback>
}
 800a7be:	bf00      	nop
 800a7c0:	3708      	adds	r7, #8
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}

0800a7c6 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a7c6:	b580      	push	{r7, lr}
 800a7c8:	b084      	sub	sp, #16
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2200      	movs	r2, #0
 800a7da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	0b9b      	lsrs	r3, r3, #14
 800a7e2:	f003 0301 	and.w	r3, r3, #1
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d008      	beq.n	800a7fc <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	681a      	ldr	r2, [r3, #0]
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a7f8:	601a      	str	r2, [r3, #0]
 800a7fa:	e00d      	b.n	800a818 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	0bdb      	lsrs	r3, r3, #15
 800a800:	f003 0301 	and.w	r3, r3, #1
 800a804:	2b00      	cmp	r3, #0
 800a806:	d007      	beq.n	800a818 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	681a      	ldr	r2, [r3, #0]
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a816:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a81e:	b2db      	uxtb	r3, r3
 800a820:	2b29      	cmp	r3, #41	@ 0x29
 800a822:	d112      	bne.n	800a84a <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2228      	movs	r2, #40	@ 0x28
 800a828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2221      	movs	r2, #33	@ 0x21
 800a830:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a832:	2101      	movs	r1, #1
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f000 ff71 	bl	800b71c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2200      	movs	r2, #0
 800a83e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f7ff f82b 	bl	800989e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a848:	e017      	b.n	800a87a <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a850:	b2db      	uxtb	r3, r3
 800a852:	2b2a      	cmp	r3, #42	@ 0x2a
 800a854:	d111      	bne.n	800a87a <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2228      	movs	r2, #40	@ 0x28
 800a85a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2222      	movs	r2, #34	@ 0x22
 800a862:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a864:	2102      	movs	r1, #2
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f000 ff58 	bl	800b71c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2200      	movs	r2, #0
 800a870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f7ff f81c 	bl	80098b2 <HAL_I2C_SlaveRxCpltCallback>
}
 800a87a:	bf00      	nop
 800a87c:	3710      	adds	r7, #16
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}
	...

0800a884 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b086      	sub	sp, #24
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
 800a88c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	2220      	movs	r2, #32
 800a898:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a8a0:	b2db      	uxtb	r3, r3
 800a8a2:	2b21      	cmp	r3, #33	@ 0x21
 800a8a4:	d107      	bne.n	800a8b6 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a8a6:	2101      	movs	r1, #1
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f000 ff37 	bl	800b71c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	2211      	movs	r2, #17
 800a8b2:	631a      	str	r2, [r3, #48]	@ 0x30
 800a8b4:	e00c      	b.n	800a8d0 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a8bc:	b2db      	uxtb	r3, r3
 800a8be:	2b22      	cmp	r3, #34	@ 0x22
 800a8c0:	d106      	bne.n	800a8d0 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a8c2:	2102      	movs	r1, #2
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f000 ff29 	bl	800b71c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2212      	movs	r2, #18
 800a8ce:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	6859      	ldr	r1, [r3, #4]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681a      	ldr	r2, [r3, #0]
 800a8da:	4b4d      	ldr	r3, [pc, #308]	@ (800aa10 <I2C_ITMasterCplt+0x18c>)
 800a8dc:	400b      	ands	r3, r1
 800a8de:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	4a4a      	ldr	r2, [pc, #296]	@ (800aa14 <I2C_ITMasterCplt+0x190>)
 800a8ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800a8ec:	697b      	ldr	r3, [r7, #20]
 800a8ee:	091b      	lsrs	r3, r3, #4
 800a8f0:	f003 0301 	and.w	r3, r3, #1
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d009      	beq.n	800a90c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	2210      	movs	r2, #16
 800a8fe:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a904:	f043 0204 	orr.w	r2, r3, #4
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a912:	b2db      	uxtb	r3, r3
 800a914:	2b60      	cmp	r3, #96	@ 0x60
 800a916:	d10b      	bne.n	800a930 <I2C_ITMasterCplt+0xac>
 800a918:	697b      	ldr	r3, [r7, #20]
 800a91a:	089b      	lsrs	r3, r3, #2
 800a91c:	f003 0301 	and.w	r3, r3, #1
 800a920:	2b00      	cmp	r3, #0
 800a922:	d005      	beq.n	800a930 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a92a:	b2db      	uxtb	r3, r3
 800a92c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800a92e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	f000 fc38 	bl	800b1a6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a93a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a942:	b2db      	uxtb	r3, r3
 800a944:	2b60      	cmp	r3, #96	@ 0x60
 800a946:	d002      	beq.n	800a94e <I2C_ITMasterCplt+0xca>
 800a948:	693b      	ldr	r3, [r7, #16]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d006      	beq.n	800a95c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a952:	4619      	mov	r1, r3
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	f000 fb0f 	bl	800af78 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a95a:	e054      	b.n	800aa06 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a962:	b2db      	uxtb	r3, r3
 800a964:	2b21      	cmp	r3, #33	@ 0x21
 800a966:	d124      	bne.n	800a9b2 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2220      	movs	r2, #32
 800a96c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2200      	movs	r2, #0
 800a974:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a97c:	b2db      	uxtb	r3, r3
 800a97e:	2b40      	cmp	r3, #64	@ 0x40
 800a980:	d10b      	bne.n	800a99a <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2200      	movs	r2, #0
 800a986:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2200      	movs	r2, #0
 800a98e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f7f9 fafe 	bl	8003f94 <HAL_I2C_MemTxCpltCallback>
}
 800a998:	e035      	b.n	800aa06 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2200      	movs	r2, #0
 800a99e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f7fe ff63 	bl	8009876 <HAL_I2C_MasterTxCpltCallback>
}
 800a9b0:	e029      	b.n	800aa06 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9b8:	b2db      	uxtb	r3, r3
 800a9ba:	2b22      	cmp	r3, #34	@ 0x22
 800a9bc:	d123      	bne.n	800aa06 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2220      	movs	r2, #32
 800a9c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a9d2:	b2db      	uxtb	r3, r3
 800a9d4:	2b40      	cmp	r3, #64	@ 0x40
 800a9d6:	d10b      	bne.n	800a9f0 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800a9e8:	6878      	ldr	r0, [r7, #4]
 800a9ea:	f7fe ff84 	bl	80098f6 <HAL_I2C_MemRxCpltCallback>
}
 800a9ee:	e00a      	b.n	800aa06 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f7fe ff42 	bl	800988a <HAL_I2C_MasterRxCpltCallback>
}
 800aa06:	bf00      	nop
 800aa08:	3718      	adds	r7, #24
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}
 800aa0e:	bf00      	nop
 800aa10:	fe00e800 	.word	0xfe00e800
 800aa14:	ffff0000 	.word	0xffff0000

0800aa18 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b086      	sub	sp, #24
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
 800aa20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa32:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aa3a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	2220      	movs	r2, #32
 800aa42:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800aa44:	7afb      	ldrb	r3, [r7, #11]
 800aa46:	2b21      	cmp	r3, #33	@ 0x21
 800aa48:	d002      	beq.n	800aa50 <I2C_ITSlaveCplt+0x38>
 800aa4a:	7afb      	ldrb	r3, [r7, #11]
 800aa4c:	2b29      	cmp	r3, #41	@ 0x29
 800aa4e:	d108      	bne.n	800aa62 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800aa50:	f248 0101 	movw	r1, #32769	@ 0x8001
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f000 fe61 	bl	800b71c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2221      	movs	r2, #33	@ 0x21
 800aa5e:	631a      	str	r2, [r3, #48]	@ 0x30
 800aa60:	e019      	b.n	800aa96 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800aa62:	7afb      	ldrb	r3, [r7, #11]
 800aa64:	2b22      	cmp	r3, #34	@ 0x22
 800aa66:	d002      	beq.n	800aa6e <I2C_ITSlaveCplt+0x56>
 800aa68:	7afb      	ldrb	r3, [r7, #11]
 800aa6a:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa6c:	d108      	bne.n	800aa80 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800aa6e:	f248 0102 	movw	r1, #32770	@ 0x8002
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f000 fe52 	bl	800b71c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2222      	movs	r2, #34	@ 0x22
 800aa7c:	631a      	str	r2, [r3, #48]	@ 0x30
 800aa7e:	e00a      	b.n	800aa96 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800aa80:	7afb      	ldrb	r3, [r7, #11]
 800aa82:	2b28      	cmp	r3, #40	@ 0x28
 800aa84:	d107      	bne.n	800aa96 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800aa86:	f248 0103 	movw	r1, #32771	@ 0x8003
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f000 fe46 	bl	800b71c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2200      	movs	r2, #0
 800aa94:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	685a      	ldr	r2, [r3, #4]
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aaa4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	6859      	ldr	r1, [r3, #4]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681a      	ldr	r2, [r3, #0]
 800aab0:	4b80      	ldr	r3, [pc, #512]	@ (800acb4 <I2C_ITSlaveCplt+0x29c>)
 800aab2:	400b      	ands	r3, r1
 800aab4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800aab6:	6878      	ldr	r0, [r7, #4]
 800aab8:	f000 fb75 	bl	800b1a6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800aabc:	693b      	ldr	r3, [r7, #16]
 800aabe:	0b9b      	lsrs	r3, r3, #14
 800aac0:	f003 0301 	and.w	r3, r3, #1
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d07a      	beq.n	800abbe <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	681a      	ldr	r2, [r3, #0]
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800aad6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aadc:	2b00      	cmp	r3, #0
 800aade:	f000 8112 	beq.w	800ad06 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4a73      	ldr	r2, [pc, #460]	@ (800acb8 <I2C_ITSlaveCplt+0x2a0>)
 800aaea:	4293      	cmp	r3, r2
 800aaec:	d059      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	4a71      	ldr	r2, [pc, #452]	@ (800acbc <I2C_ITSlaveCplt+0x2a4>)
 800aaf6:	4293      	cmp	r3, r2
 800aaf8:	d053      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	4a6f      	ldr	r2, [pc, #444]	@ (800acc0 <I2C_ITSlaveCplt+0x2a8>)
 800ab02:	4293      	cmp	r3, r2
 800ab04:	d04d      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	4a6d      	ldr	r2, [pc, #436]	@ (800acc4 <I2C_ITSlaveCplt+0x2ac>)
 800ab0e:	4293      	cmp	r3, r2
 800ab10:	d047      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4a6b      	ldr	r2, [pc, #428]	@ (800acc8 <I2C_ITSlaveCplt+0x2b0>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d041      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	4a69      	ldr	r2, [pc, #420]	@ (800accc <I2C_ITSlaveCplt+0x2b4>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d03b      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4a67      	ldr	r2, [pc, #412]	@ (800acd0 <I2C_ITSlaveCplt+0x2b8>)
 800ab32:	4293      	cmp	r3, r2
 800ab34:	d035      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	4a65      	ldr	r2, [pc, #404]	@ (800acd4 <I2C_ITSlaveCplt+0x2bc>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d02f      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	4a63      	ldr	r2, [pc, #396]	@ (800acd8 <I2C_ITSlaveCplt+0x2c0>)
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	d029      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	4a61      	ldr	r2, [pc, #388]	@ (800acdc <I2C_ITSlaveCplt+0x2c4>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d023      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	4a5f      	ldr	r2, [pc, #380]	@ (800ace0 <I2C_ITSlaveCplt+0x2c8>)
 800ab62:	4293      	cmp	r3, r2
 800ab64:	d01d      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	4a5d      	ldr	r2, [pc, #372]	@ (800ace4 <I2C_ITSlaveCplt+0x2cc>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d017      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	4a5b      	ldr	r2, [pc, #364]	@ (800ace8 <I2C_ITSlaveCplt+0x2d0>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d011      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	4a59      	ldr	r2, [pc, #356]	@ (800acec <I2C_ITSlaveCplt+0x2d4>)
 800ab86:	4293      	cmp	r3, r2
 800ab88:	d00b      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	4a57      	ldr	r2, [pc, #348]	@ (800acf0 <I2C_ITSlaveCplt+0x2d8>)
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d005      	beq.n	800aba2 <I2C_ITSlaveCplt+0x18a>
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	4a55      	ldr	r2, [pc, #340]	@ (800acf4 <I2C_ITSlaveCplt+0x2dc>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d105      	bne.n	800abae <I2C_ITSlaveCplt+0x196>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	685b      	ldr	r3, [r3, #4]
 800abaa:	b29b      	uxth	r3, r3
 800abac:	e004      	b.n	800abb8 <I2C_ITSlaveCplt+0x1a0>
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	685b      	ldr	r3, [r3, #4]
 800abb6:	b29b      	uxth	r3, r3
 800abb8:	687a      	ldr	r2, [r7, #4]
 800abba:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800abbc:	e0a3      	b.n	800ad06 <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800abbe:	693b      	ldr	r3, [r7, #16]
 800abc0:	0bdb      	lsrs	r3, r3, #15
 800abc2:	f003 0301 	and.w	r3, r3, #1
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	f000 809d 	beq.w	800ad06 <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	681a      	ldr	r2, [r3, #0]
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800abda:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	f000 8090 	beq.w	800ad06 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	4a32      	ldr	r2, [pc, #200]	@ (800acb8 <I2C_ITSlaveCplt+0x2a0>)
 800abee:	4293      	cmp	r3, r2
 800abf0:	d059      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	4a30      	ldr	r2, [pc, #192]	@ (800acbc <I2C_ITSlaveCplt+0x2a4>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d053      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	4a2e      	ldr	r2, [pc, #184]	@ (800acc0 <I2C_ITSlaveCplt+0x2a8>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d04d      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	4a2c      	ldr	r2, [pc, #176]	@ (800acc4 <I2C_ITSlaveCplt+0x2ac>)
 800ac12:	4293      	cmp	r3, r2
 800ac14:	d047      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4a2a      	ldr	r2, [pc, #168]	@ (800acc8 <I2C_ITSlaveCplt+0x2b0>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d041      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	4a28      	ldr	r2, [pc, #160]	@ (800accc <I2C_ITSlaveCplt+0x2b4>)
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d03b      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a26      	ldr	r2, [pc, #152]	@ (800acd0 <I2C_ITSlaveCplt+0x2b8>)
 800ac36:	4293      	cmp	r3, r2
 800ac38:	d035      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4a24      	ldr	r2, [pc, #144]	@ (800acd4 <I2C_ITSlaveCplt+0x2bc>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d02f      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	4a22      	ldr	r2, [pc, #136]	@ (800acd8 <I2C_ITSlaveCplt+0x2c0>)
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d029      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	4a20      	ldr	r2, [pc, #128]	@ (800acdc <I2C_ITSlaveCplt+0x2c4>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d023      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	4a1e      	ldr	r2, [pc, #120]	@ (800ace0 <I2C_ITSlaveCplt+0x2c8>)
 800ac66:	4293      	cmp	r3, r2
 800ac68:	d01d      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4a1c      	ldr	r2, [pc, #112]	@ (800ace4 <I2C_ITSlaveCplt+0x2cc>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d017      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	4a1a      	ldr	r2, [pc, #104]	@ (800ace8 <I2C_ITSlaveCplt+0x2d0>)
 800ac7e:	4293      	cmp	r3, r2
 800ac80:	d011      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	4a18      	ldr	r2, [pc, #96]	@ (800acec <I2C_ITSlaveCplt+0x2d4>)
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d00b      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4a16      	ldr	r2, [pc, #88]	@ (800acf0 <I2C_ITSlaveCplt+0x2d8>)
 800ac96:	4293      	cmp	r3, r2
 800ac98:	d005      	beq.n	800aca6 <I2C_ITSlaveCplt+0x28e>
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	4a14      	ldr	r2, [pc, #80]	@ (800acf4 <I2C_ITSlaveCplt+0x2dc>)
 800aca2:	4293      	cmp	r3, r2
 800aca4:	d128      	bne.n	800acf8 <I2C_ITSlaveCplt+0x2e0>
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	685b      	ldr	r3, [r3, #4]
 800acae:	b29b      	uxth	r3, r3
 800acb0:	e027      	b.n	800ad02 <I2C_ITSlaveCplt+0x2ea>
 800acb2:	bf00      	nop
 800acb4:	fe00e800 	.word	0xfe00e800
 800acb8:	40020010 	.word	0x40020010
 800acbc:	40020028 	.word	0x40020028
 800acc0:	40020040 	.word	0x40020040
 800acc4:	40020058 	.word	0x40020058
 800acc8:	40020070 	.word	0x40020070
 800accc:	40020088 	.word	0x40020088
 800acd0:	400200a0 	.word	0x400200a0
 800acd4:	400200b8 	.word	0x400200b8
 800acd8:	40020410 	.word	0x40020410
 800acdc:	40020428 	.word	0x40020428
 800ace0:	40020440 	.word	0x40020440
 800ace4:	40020458 	.word	0x40020458
 800ace8:	40020470 	.word	0x40020470
 800acec:	40020488 	.word	0x40020488
 800acf0:	400204a0 	.word	0x400204a0
 800acf4:	400204b8 	.word	0x400204b8
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	685b      	ldr	r3, [r3, #4]
 800ad00:	b29b      	uxth	r3, r3
 800ad02:	687a      	ldr	r2, [r7, #4]
 800ad04:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800ad06:	697b      	ldr	r3, [r7, #20]
 800ad08:	089b      	lsrs	r3, r3, #2
 800ad0a:	f003 0301 	and.w	r3, r3, #1
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d020      	beq.n	800ad54 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	f023 0304 	bic.w	r3, r3, #4
 800ad18:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad24:	b2d2      	uxtb	r2, r2
 800ad26:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad2c:	1c5a      	adds	r2, r3, #1
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d00c      	beq.n	800ad54 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad3e:	3b01      	subs	r3, #1
 800ad40:	b29a      	uxth	r2, r3
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad4a:	b29b      	uxth	r3, r3
 800ad4c:	3b01      	subs	r3, #1
 800ad4e:	b29a      	uxth	r2, r3
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad58:	b29b      	uxth	r3, r3
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d005      	beq.n	800ad6a <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad62:	f043 0204 	orr.w	r2, r3, #4
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	091b      	lsrs	r3, r3, #4
 800ad6e:	f003 0301 	and.w	r3, r3, #1
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d04a      	beq.n	800ae0c <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800ad76:	693b      	ldr	r3, [r7, #16]
 800ad78:	091b      	lsrs	r3, r3, #4
 800ad7a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d044      	beq.n	800ae0c <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d128      	bne.n	800adde <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad92:	b2db      	uxtb	r3, r3
 800ad94:	2b28      	cmp	r3, #40	@ 0x28
 800ad96:	d108      	bne.n	800adaa <I2C_ITSlaveCplt+0x392>
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad9e:	d104      	bne.n	800adaa <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800ada0:	6979      	ldr	r1, [r7, #20]
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f000 f892 	bl	800aecc <I2C_ITListenCplt>
 800ada8:	e030      	b.n	800ae0c <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800adb0:	b2db      	uxtb	r3, r3
 800adb2:	2b29      	cmp	r3, #41	@ 0x29
 800adb4:	d10e      	bne.n	800add4 <I2C_ITSlaveCplt+0x3bc>
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800adbc:	d00a      	beq.n	800add4 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	2210      	movs	r2, #16
 800adc4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f000 f9ed 	bl	800b1a6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f7ff fcfa 	bl	800a7c6 <I2C_ITSlaveSeqCplt>
 800add2:	e01b      	b.n	800ae0c <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	2210      	movs	r2, #16
 800adda:	61da      	str	r2, [r3, #28]
 800addc:	e016      	b.n	800ae0c <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	2210      	movs	r2, #16
 800ade4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adea:	f043 0204 	orr.w	r2, r3, #4
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d003      	beq.n	800ae00 <I2C_ITSlaveCplt+0x3e8>
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800adfe:	d105      	bne.n	800ae0c <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae04:	4619      	mov	r1, r3
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f000 f8b6 	bl	800af78 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2200      	movs	r2, #0
 800ae18:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d010      	beq.n	800ae44 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae26:	4619      	mov	r1, r3
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f000 f8a5 	bl	800af78 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae34:	b2db      	uxtb	r3, r3
 800ae36:	2b28      	cmp	r3, #40	@ 0x28
 800ae38:	d141      	bne.n	800aebe <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800ae3a:	6979      	ldr	r1, [r7, #20]
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f000 f845 	bl	800aecc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800ae42:	e03c      	b.n	800aebe <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae48:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800ae4c:	d014      	beq.n	800ae78 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f7ff fcb9 	bl	800a7c6 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	4a1c      	ldr	r2, [pc, #112]	@ (800aec8 <I2C_ITSlaveCplt+0x4b0>)
 800ae58:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2220      	movs	r2, #32
 800ae5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	2200      	movs	r2, #0
 800ae66:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800ae70:	6878      	ldr	r0, [r7, #4]
 800ae72:	f7fe fd36 	bl	80098e2 <HAL_I2C_ListenCpltCallback>
}
 800ae76:	e022      	b.n	800aebe <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae7e:	b2db      	uxtb	r3, r3
 800ae80:	2b22      	cmp	r3, #34	@ 0x22
 800ae82:	d10e      	bne.n	800aea2 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	2220      	movs	r2, #32
 800ae88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	2200      	movs	r2, #0
 800ae90:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2200      	movs	r2, #0
 800ae96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f7fe fd09 	bl	80098b2 <HAL_I2C_SlaveRxCpltCallback>
}
 800aea0:	e00d      	b.n	800aebe <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2220      	movs	r2, #32
 800aea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2200      	movs	r2, #0
 800aeae:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800aeb8:	6878      	ldr	r0, [r7, #4]
 800aeba:	f7fe fcf0 	bl	800989e <HAL_I2C_SlaveTxCpltCallback>
}
 800aebe:	bf00      	nop
 800aec0:	3718      	adds	r7, #24
 800aec2:	46bd      	mov	sp, r7
 800aec4:	bd80      	pop	{r7, pc}
 800aec6:	bf00      	nop
 800aec8:	ffff0000 	.word	0xffff0000

0800aecc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b082      	sub	sp, #8
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
 800aed4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	4a26      	ldr	r2, [pc, #152]	@ (800af74 <I2C_ITListenCplt+0xa8>)
 800aeda:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2200      	movs	r2, #0
 800aee0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2220      	movs	r2, #32
 800aee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2200      	movs	r2, #0
 800aeee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	2200      	movs	r2, #0
 800aef6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	089b      	lsrs	r3, r3, #2
 800aefc:	f003 0301 	and.w	r3, r3, #1
 800af00:	2b00      	cmp	r3, #0
 800af02:	d022      	beq.n	800af4a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af0e:	b2d2      	uxtb	r2, r2
 800af10:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af16:	1c5a      	adds	r2, r3, #1
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af20:	2b00      	cmp	r3, #0
 800af22:	d012      	beq.n	800af4a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af28:	3b01      	subs	r3, #1
 800af2a:	b29a      	uxth	r2, r3
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af34:	b29b      	uxth	r3, r3
 800af36:	3b01      	subs	r3, #1
 800af38:	b29a      	uxth	r2, r3
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af42:	f043 0204 	orr.w	r2, r3, #4
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800af4a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f000 fbe4 	bl	800b71c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	2210      	movs	r2, #16
 800af5a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2200      	movs	r2, #0
 800af60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800af64:	6878      	ldr	r0, [r7, #4]
 800af66:	f7fe fcbc 	bl	80098e2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800af6a:	bf00      	nop
 800af6c:	3708      	adds	r7, #8
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}
 800af72:	bf00      	nop
 800af74:	ffff0000 	.word	0xffff0000

0800af78 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b084      	sub	sp, #16
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
 800af80:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af88:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2200      	movs	r2, #0
 800af8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	4a6d      	ldr	r2, [pc, #436]	@ (800b14c <I2C_ITError+0x1d4>)
 800af96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2200      	movs	r2, #0
 800af9c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	431a      	orrs	r2, r3
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800afaa:	7bfb      	ldrb	r3, [r7, #15]
 800afac:	2b28      	cmp	r3, #40	@ 0x28
 800afae:	d005      	beq.n	800afbc <I2C_ITError+0x44>
 800afb0:	7bfb      	ldrb	r3, [r7, #15]
 800afb2:	2b29      	cmp	r3, #41	@ 0x29
 800afb4:	d002      	beq.n	800afbc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800afb6:	7bfb      	ldrb	r3, [r7, #15]
 800afb8:	2b2a      	cmp	r3, #42	@ 0x2a
 800afba:	d10b      	bne.n	800afd4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800afbc:	2103      	movs	r1, #3
 800afbe:	6878      	ldr	r0, [r7, #4]
 800afc0:	f000 fbac 	bl	800b71c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2228      	movs	r2, #40	@ 0x28
 800afc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	4a60      	ldr	r2, [pc, #384]	@ (800b150 <I2C_ITError+0x1d8>)
 800afd0:	635a      	str	r2, [r3, #52]	@ 0x34
 800afd2:	e030      	b.n	800b036 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800afd4:	f248 0103 	movw	r1, #32771	@ 0x8003
 800afd8:	6878      	ldr	r0, [r7, #4]
 800afda:	f000 fb9f 	bl	800b71c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f000 f8e1 	bl	800b1a6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800afea:	b2db      	uxtb	r3, r3
 800afec:	2b60      	cmp	r3, #96	@ 0x60
 800afee:	d01f      	beq.n	800b030 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2220      	movs	r2, #32
 800aff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	699b      	ldr	r3, [r3, #24]
 800affe:	f003 0320 	and.w	r3, r3, #32
 800b002:	2b20      	cmp	r3, #32
 800b004:	d114      	bne.n	800b030 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	699b      	ldr	r3, [r3, #24]
 800b00c:	f003 0310 	and.w	r3, r3, #16
 800b010:	2b10      	cmp	r3, #16
 800b012:	d109      	bne.n	800b028 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	2210      	movs	r2, #16
 800b01a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b020:	f043 0204 	orr.w	r2, r3, #4
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	2220      	movs	r2, #32
 800b02e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2200      	movs	r2, #0
 800b034:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b03a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b040:	2b00      	cmp	r3, #0
 800b042:	d039      	beq.n	800b0b8 <I2C_ITError+0x140>
 800b044:	68bb      	ldr	r3, [r7, #8]
 800b046:	2b11      	cmp	r3, #17
 800b048:	d002      	beq.n	800b050 <I2C_ITError+0xd8>
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	2b21      	cmp	r3, #33	@ 0x21
 800b04e:	d133      	bne.n	800b0b8 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b05a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b05e:	d107      	bne.n	800b070 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	681a      	ldr	r2, [r3, #0]
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b06e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b074:	4618      	mov	r0, r3
 800b076:	f7fd fa59 	bl	800852c <HAL_DMA_GetState>
 800b07a:	4603      	mov	r3, r0
 800b07c:	2b01      	cmp	r3, #1
 800b07e:	d017      	beq.n	800b0b0 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b084:	4a33      	ldr	r2, [pc, #204]	@ (800b154 <I2C_ITError+0x1dc>)
 800b086:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2200      	movs	r2, #0
 800b08c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b094:	4618      	mov	r0, r3
 800b096:	f7fc f8d9 	bl	800724c <HAL_DMA_Abort_IT>
 800b09a:	4603      	mov	r3, r0
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d04d      	beq.n	800b13c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0a6:	687a      	ldr	r2, [r7, #4]
 800b0a8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b0aa:	4610      	mov	r0, r2
 800b0ac:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b0ae:	e045      	b.n	800b13c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f000 f851 	bl	800b158 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b0b6:	e041      	b.n	800b13c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d039      	beq.n	800b134 <I2C_ITError+0x1bc>
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	2b12      	cmp	r3, #18
 800b0c4:	d002      	beq.n	800b0cc <I2C_ITError+0x154>
 800b0c6:	68bb      	ldr	r3, [r7, #8]
 800b0c8:	2b22      	cmp	r3, #34	@ 0x22
 800b0ca:	d133      	bne.n	800b134 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b0d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b0da:	d107      	bne.n	800b0ec <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	681a      	ldr	r2, [r3, #0]
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b0ea:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f7fd fa1b 	bl	800852c <HAL_DMA_GetState>
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	2b01      	cmp	r3, #1
 800b0fa:	d017      	beq.n	800b12c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b100:	4a14      	ldr	r2, [pc, #80]	@ (800b154 <I2C_ITError+0x1dc>)
 800b102:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	2200      	movs	r2, #0
 800b108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b110:	4618      	mov	r0, r3
 800b112:	f7fc f89b 	bl	800724c <HAL_DMA_Abort_IT>
 800b116:	4603      	mov	r3, r0
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d011      	beq.n	800b140 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b122:	687a      	ldr	r2, [r7, #4]
 800b124:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b126:	4610      	mov	r0, r2
 800b128:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b12a:	e009      	b.n	800b140 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f000 f813 	bl	800b158 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b132:	e005      	b.n	800b140 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800b134:	6878      	ldr	r0, [r7, #4]
 800b136:	f000 f80f 	bl	800b158 <I2C_TreatErrorCallback>
  }
}
 800b13a:	e002      	b.n	800b142 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b13c:	bf00      	nop
 800b13e:	e000      	b.n	800b142 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b140:	bf00      	nop
}
 800b142:	bf00      	nop
 800b144:	3710      	adds	r7, #16
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}
 800b14a:	bf00      	nop
 800b14c:	ffff0000 	.word	0xffff0000
 800b150:	08009b85 	.word	0x08009b85
 800b154:	0800b1ef 	.word	0x0800b1ef

0800b158 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b082      	sub	sp, #8
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b166:	b2db      	uxtb	r3, r3
 800b168:	2b60      	cmp	r3, #96	@ 0x60
 800b16a:	d10e      	bne.n	800b18a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2220      	movs	r2, #32
 800b170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2200      	movs	r2, #0
 800b178:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2200      	movs	r2, #0
 800b17e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	f7fe fbc1 	bl	800990a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b188:	e009      	b.n	800b19e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	2200      	movs	r2, #0
 800b18e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2200      	movs	r2, #0
 800b194:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800b198:	6878      	ldr	r0, [r7, #4]
 800b19a:	f7f8 ff3b 	bl	8004014 <HAL_I2C_ErrorCallback>
}
 800b19e:	bf00      	nop
 800b1a0:	3708      	adds	r7, #8
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}

0800b1a6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b1a6:	b480      	push	{r7}
 800b1a8:	b083      	sub	sp, #12
 800b1aa:	af00      	add	r7, sp, #0
 800b1ac:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	699b      	ldr	r3, [r3, #24]
 800b1b4:	f003 0302 	and.w	r3, r3, #2
 800b1b8:	2b02      	cmp	r3, #2
 800b1ba:	d103      	bne.n	800b1c4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	699b      	ldr	r3, [r3, #24]
 800b1ca:	f003 0301 	and.w	r3, r3, #1
 800b1ce:	2b01      	cmp	r3, #1
 800b1d0:	d007      	beq.n	800b1e2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	699a      	ldr	r2, [r3, #24]
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	f042 0201 	orr.w	r2, r2, #1
 800b1e0:	619a      	str	r2, [r3, #24]
  }
}
 800b1e2:	bf00      	nop
 800b1e4:	370c      	adds	r7, #12
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ec:	4770      	bx	lr

0800b1ee <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800b1ee:	b580      	push	{r7, lr}
 800b1f0:	b084      	sub	sp, #16
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1fa:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b200:	2b00      	cmp	r3, #0
 800b202:	d003      	beq.n	800b20c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b208:	2200      	movs	r2, #0
 800b20a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b210:	2b00      	cmp	r3, #0
 800b212:	d003      	beq.n	800b21c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b218:	2200      	movs	r2, #0
 800b21a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800b21c:	68f8      	ldr	r0, [r7, #12]
 800b21e:	f7ff ff9b 	bl	800b158 <I2C_TreatErrorCallback>
}
 800b222:	bf00      	nop
 800b224:	3710      	adds	r7, #16
 800b226:	46bd      	mov	sp, r7
 800b228:	bd80      	pop	{r7, pc}

0800b22a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b22a:	b580      	push	{r7, lr}
 800b22c:	b084      	sub	sp, #16
 800b22e:	af00      	add	r7, sp, #0
 800b230:	60f8      	str	r0, [r7, #12]
 800b232:	60b9      	str	r1, [r7, #8]
 800b234:	603b      	str	r3, [r7, #0]
 800b236:	4613      	mov	r3, r2
 800b238:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b23a:	e03b      	b.n	800b2b4 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b23c:	69ba      	ldr	r2, [r7, #24]
 800b23e:	6839      	ldr	r1, [r7, #0]
 800b240:	68f8      	ldr	r0, [r7, #12]
 800b242:	f000 f8d5 	bl	800b3f0 <I2C_IsErrorOccurred>
 800b246:	4603      	mov	r3, r0
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d001      	beq.n	800b250 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800b24c:	2301      	movs	r3, #1
 800b24e:	e041      	b.n	800b2d4 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b256:	d02d      	beq.n	800b2b4 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b258:	f7fa fd50 	bl	8005cfc <HAL_GetTick>
 800b25c:	4602      	mov	r2, r0
 800b25e:	69bb      	ldr	r3, [r7, #24]
 800b260:	1ad3      	subs	r3, r2, r3
 800b262:	683a      	ldr	r2, [r7, #0]
 800b264:	429a      	cmp	r2, r3
 800b266:	d302      	bcc.n	800b26e <I2C_WaitOnFlagUntilTimeout+0x44>
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d122      	bne.n	800b2b4 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	699a      	ldr	r2, [r3, #24]
 800b274:	68bb      	ldr	r3, [r7, #8]
 800b276:	4013      	ands	r3, r2
 800b278:	68ba      	ldr	r2, [r7, #8]
 800b27a:	429a      	cmp	r2, r3
 800b27c:	bf0c      	ite	eq
 800b27e:	2301      	moveq	r3, #1
 800b280:	2300      	movne	r3, #0
 800b282:	b2db      	uxtb	r3, r3
 800b284:	461a      	mov	r2, r3
 800b286:	79fb      	ldrb	r3, [r7, #7]
 800b288:	429a      	cmp	r2, r3
 800b28a:	d113      	bne.n	800b2b4 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b290:	f043 0220 	orr.w	r2, r3, #32
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	2220      	movs	r2, #32
 800b29c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	e00f      	b.n	800b2d4 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	699a      	ldr	r2, [r3, #24]
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	4013      	ands	r3, r2
 800b2be:	68ba      	ldr	r2, [r7, #8]
 800b2c0:	429a      	cmp	r2, r3
 800b2c2:	bf0c      	ite	eq
 800b2c4:	2301      	moveq	r3, #1
 800b2c6:	2300      	movne	r3, #0
 800b2c8:	b2db      	uxtb	r3, r3
 800b2ca:	461a      	mov	r2, r3
 800b2cc:	79fb      	ldrb	r3, [r7, #7]
 800b2ce:	429a      	cmp	r2, r3
 800b2d0:	d0b4      	beq.n	800b23c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b2d2:	2300      	movs	r3, #0
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3710      	adds	r7, #16
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b084      	sub	sp, #16
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	60f8      	str	r0, [r7, #12]
 800b2e4:	60b9      	str	r1, [r7, #8]
 800b2e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b2e8:	e033      	b.n	800b352 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b2ea:	687a      	ldr	r2, [r7, #4]
 800b2ec:	68b9      	ldr	r1, [r7, #8]
 800b2ee:	68f8      	ldr	r0, [r7, #12]
 800b2f0:	f000 f87e 	bl	800b3f0 <I2C_IsErrorOccurred>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d001      	beq.n	800b2fe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	e031      	b.n	800b362 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b304:	d025      	beq.n	800b352 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b306:	f7fa fcf9 	bl	8005cfc <HAL_GetTick>
 800b30a:	4602      	mov	r2, r0
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	1ad3      	subs	r3, r2, r3
 800b310:	68ba      	ldr	r2, [r7, #8]
 800b312:	429a      	cmp	r2, r3
 800b314:	d302      	bcc.n	800b31c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d11a      	bne.n	800b352 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	699b      	ldr	r3, [r3, #24]
 800b322:	f003 0302 	and.w	r3, r3, #2
 800b326:	2b02      	cmp	r3, #2
 800b328:	d013      	beq.n	800b352 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b32e:	f043 0220 	orr.w	r2, r3, #32
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	2220      	movs	r2, #32
 800b33a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	2200      	movs	r2, #0
 800b342:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	2200      	movs	r2, #0
 800b34a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b34e:	2301      	movs	r3, #1
 800b350:	e007      	b.n	800b362 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	699b      	ldr	r3, [r3, #24]
 800b358:	f003 0302 	and.w	r3, r3, #2
 800b35c:	2b02      	cmp	r3, #2
 800b35e:	d1c4      	bne.n	800b2ea <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b360:	2300      	movs	r3, #0
}
 800b362:	4618      	mov	r0, r3
 800b364:	3710      	adds	r7, #16
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}

0800b36a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b36a:	b580      	push	{r7, lr}
 800b36c:	b084      	sub	sp, #16
 800b36e:	af00      	add	r7, sp, #0
 800b370:	60f8      	str	r0, [r7, #12]
 800b372:	60b9      	str	r1, [r7, #8]
 800b374:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b376:	e02f      	b.n	800b3d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	68b9      	ldr	r1, [r7, #8]
 800b37c:	68f8      	ldr	r0, [r7, #12]
 800b37e:	f000 f837 	bl	800b3f0 <I2C_IsErrorOccurred>
 800b382:	4603      	mov	r3, r0
 800b384:	2b00      	cmp	r3, #0
 800b386:	d001      	beq.n	800b38c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b388:	2301      	movs	r3, #1
 800b38a:	e02d      	b.n	800b3e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b38c:	f7fa fcb6 	bl	8005cfc <HAL_GetTick>
 800b390:	4602      	mov	r2, r0
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	1ad3      	subs	r3, r2, r3
 800b396:	68ba      	ldr	r2, [r7, #8]
 800b398:	429a      	cmp	r2, r3
 800b39a:	d302      	bcc.n	800b3a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d11a      	bne.n	800b3d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	699b      	ldr	r3, [r3, #24]
 800b3a8:	f003 0320 	and.w	r3, r3, #32
 800b3ac:	2b20      	cmp	r3, #32
 800b3ae:	d013      	beq.n	800b3d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3b4:	f043 0220 	orr.w	r2, r3, #32
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	2220      	movs	r2, #32
 800b3c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	e007      	b.n	800b3e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	699b      	ldr	r3, [r3, #24]
 800b3de:	f003 0320 	and.w	r3, r3, #32
 800b3e2:	2b20      	cmp	r3, #32
 800b3e4:	d1c8      	bne.n	800b378 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b3e6:	2300      	movs	r3, #0
}
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	3710      	adds	r7, #16
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	bd80      	pop	{r7, pc}

0800b3f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b08a      	sub	sp, #40	@ 0x28
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	60f8      	str	r0, [r7, #12]
 800b3f8:	60b9      	str	r1, [r7, #8]
 800b3fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	699b      	ldr	r3, [r3, #24]
 800b408:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b40a:	2300      	movs	r3, #0
 800b40c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b412:	69bb      	ldr	r3, [r7, #24]
 800b414:	f003 0310 	and.w	r3, r3, #16
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d068      	beq.n	800b4ee <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	2210      	movs	r2, #16
 800b422:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b424:	e049      	b.n	800b4ba <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b42c:	d045      	beq.n	800b4ba <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b42e:	f7fa fc65 	bl	8005cfc <HAL_GetTick>
 800b432:	4602      	mov	r2, r0
 800b434:	69fb      	ldr	r3, [r7, #28]
 800b436:	1ad3      	subs	r3, r2, r3
 800b438:	68ba      	ldr	r2, [r7, #8]
 800b43a:	429a      	cmp	r2, r3
 800b43c:	d302      	bcc.n	800b444 <I2C_IsErrorOccurred+0x54>
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d13a      	bne.n	800b4ba <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	685b      	ldr	r3, [r3, #4]
 800b44a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b44e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b456:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	699b      	ldr	r3, [r3, #24]
 800b45e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b462:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b466:	d121      	bne.n	800b4ac <I2C_IsErrorOccurred+0xbc>
 800b468:	697b      	ldr	r3, [r7, #20]
 800b46a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b46e:	d01d      	beq.n	800b4ac <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b470:	7cfb      	ldrb	r3, [r7, #19]
 800b472:	2b20      	cmp	r3, #32
 800b474:	d01a      	beq.n	800b4ac <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	685a      	ldr	r2, [r3, #4]
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b484:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b486:	f7fa fc39 	bl	8005cfc <HAL_GetTick>
 800b48a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b48c:	e00e      	b.n	800b4ac <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b48e:	f7fa fc35 	bl	8005cfc <HAL_GetTick>
 800b492:	4602      	mov	r2, r0
 800b494:	69fb      	ldr	r3, [r7, #28]
 800b496:	1ad3      	subs	r3, r2, r3
 800b498:	2b19      	cmp	r3, #25
 800b49a:	d907      	bls.n	800b4ac <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b49c:	6a3b      	ldr	r3, [r7, #32]
 800b49e:	f043 0320 	orr.w	r3, r3, #32
 800b4a2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b4a4:	2301      	movs	r3, #1
 800b4a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b4aa:	e006      	b.n	800b4ba <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	699b      	ldr	r3, [r3, #24]
 800b4b2:	f003 0320 	and.w	r3, r3, #32
 800b4b6:	2b20      	cmp	r3, #32
 800b4b8:	d1e9      	bne.n	800b48e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	699b      	ldr	r3, [r3, #24]
 800b4c0:	f003 0320 	and.w	r3, r3, #32
 800b4c4:	2b20      	cmp	r3, #32
 800b4c6:	d003      	beq.n	800b4d0 <I2C_IsErrorOccurred+0xe0>
 800b4c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d0aa      	beq.n	800b426 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b4d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d103      	bne.n	800b4e0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	2220      	movs	r2, #32
 800b4de:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b4e0:	6a3b      	ldr	r3, [r7, #32]
 800b4e2:	f043 0304 	orr.w	r3, r3, #4
 800b4e6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b4e8:	2301      	movs	r3, #1
 800b4ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	699b      	ldr	r3, [r3, #24]
 800b4f4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b4f6:	69bb      	ldr	r3, [r7, #24]
 800b4f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d00b      	beq.n	800b518 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b500:	6a3b      	ldr	r3, [r7, #32]
 800b502:	f043 0301 	orr.w	r3, r3, #1
 800b506:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b510:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b512:	2301      	movs	r3, #1
 800b514:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b518:	69bb      	ldr	r3, [r7, #24]
 800b51a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d00b      	beq.n	800b53a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b522:	6a3b      	ldr	r3, [r7, #32]
 800b524:	f043 0308 	orr.w	r3, r3, #8
 800b528:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b532:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b534:	2301      	movs	r3, #1
 800b536:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b53a:	69bb      	ldr	r3, [r7, #24]
 800b53c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b540:	2b00      	cmp	r3, #0
 800b542:	d00b      	beq.n	800b55c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b544:	6a3b      	ldr	r3, [r7, #32]
 800b546:	f043 0302 	orr.w	r3, r3, #2
 800b54a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b554:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b556:	2301      	movs	r3, #1
 800b558:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b55c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b560:	2b00      	cmp	r3, #0
 800b562:	d01c      	beq.n	800b59e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b564:	68f8      	ldr	r0, [r7, #12]
 800b566:	f7ff fe1e 	bl	800b1a6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	6859      	ldr	r1, [r3, #4]
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	681a      	ldr	r2, [r3, #0]
 800b574:	4b0d      	ldr	r3, [pc, #52]	@ (800b5ac <I2C_IsErrorOccurred+0x1bc>)
 800b576:	400b      	ands	r3, r1
 800b578:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b57e:	6a3b      	ldr	r3, [r7, #32]
 800b580:	431a      	orrs	r2, r3
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	2220      	movs	r2, #32
 800b58a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	2200      	movs	r2, #0
 800b592:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	2200      	movs	r2, #0
 800b59a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b59e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	3728      	adds	r7, #40	@ 0x28
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bd80      	pop	{r7, pc}
 800b5aa:	bf00      	nop
 800b5ac:	fe00e800 	.word	0xfe00e800

0800b5b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	b087      	sub	sp, #28
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	60f8      	str	r0, [r7, #12]
 800b5b8:	607b      	str	r3, [r7, #4]
 800b5ba:	460b      	mov	r3, r1
 800b5bc:	817b      	strh	r3, [r7, #10]
 800b5be:	4613      	mov	r3, r2
 800b5c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b5c2:	897b      	ldrh	r3, [r7, #10]
 800b5c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b5c8:	7a7b      	ldrb	r3, [r7, #9]
 800b5ca:	041b      	lsls	r3, r3, #16
 800b5cc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b5d0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b5d6:	6a3b      	ldr	r3, [r7, #32]
 800b5d8:	4313      	orrs	r3, r2
 800b5da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b5de:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	685a      	ldr	r2, [r3, #4]
 800b5e6:	6a3b      	ldr	r3, [r7, #32]
 800b5e8:	0d5b      	lsrs	r3, r3, #21
 800b5ea:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b5ee:	4b08      	ldr	r3, [pc, #32]	@ (800b610 <I2C_TransferConfig+0x60>)
 800b5f0:	430b      	orrs	r3, r1
 800b5f2:	43db      	mvns	r3, r3
 800b5f4:	ea02 0103 	and.w	r1, r2, r3
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	697a      	ldr	r2, [r7, #20]
 800b5fe:	430a      	orrs	r2, r1
 800b600:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b602:	bf00      	nop
 800b604:	371c      	adds	r7, #28
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr
 800b60e:	bf00      	nop
 800b610:	03ff63ff 	.word	0x03ff63ff

0800b614 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800b614:	b480      	push	{r7}
 800b616:	b085      	sub	sp, #20
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
 800b61c:	460b      	mov	r3, r1
 800b61e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800b620:	2300      	movs	r3, #0
 800b622:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b628:	4a39      	ldr	r2, [pc, #228]	@ (800b710 <I2C_Enable_IRQ+0xfc>)
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d032      	beq.n	800b694 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800b632:	4a38      	ldr	r2, [pc, #224]	@ (800b714 <I2C_Enable_IRQ+0x100>)
 800b634:	4293      	cmp	r3, r2
 800b636:	d02d      	beq.n	800b694 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800b63c:	4a36      	ldr	r2, [pc, #216]	@ (800b718 <I2C_Enable_IRQ+0x104>)
 800b63e:	4293      	cmp	r3, r2
 800b640:	d028      	beq.n	800b694 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b642:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b646:	2b00      	cmp	r3, #0
 800b648:	da03      	bge.n	800b652 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b650:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b652:	887b      	ldrh	r3, [r7, #2]
 800b654:	f003 0301 	and.w	r3, r3, #1
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d003      	beq.n	800b664 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800b662:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b664:	887b      	ldrh	r3, [r7, #2]
 800b666:	f003 0302 	and.w	r3, r3, #2
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d003      	beq.n	800b676 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800b674:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b676:	887b      	ldrh	r3, [r7, #2]
 800b678:	2b10      	cmp	r3, #16
 800b67a:	d103      	bne.n	800b684 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b682:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b684:	887b      	ldrh	r3, [r7, #2]
 800b686:	2b20      	cmp	r3, #32
 800b688:	d133      	bne.n	800b6f2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	f043 0320 	orr.w	r3, r3, #32
 800b690:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b692:	e02e      	b.n	800b6f2 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b694:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	da03      	bge.n	800b6a4 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b6a2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b6a4:	887b      	ldrh	r3, [r7, #2]
 800b6a6:	f003 0301 	and.w	r3, r3, #1
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d003      	beq.n	800b6b6 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800b6b4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b6b6:	887b      	ldrh	r3, [r7, #2]
 800b6b8:	f003 0302 	and.w	r3, r3, #2
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d003      	beq.n	800b6c8 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800b6c6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b6c8:	887b      	ldrh	r3, [r7, #2]
 800b6ca:	2b10      	cmp	r3, #16
 800b6cc:	d103      	bne.n	800b6d6 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b6d4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b6d6:	887b      	ldrh	r3, [r7, #2]
 800b6d8:	2b20      	cmp	r3, #32
 800b6da:	d103      	bne.n	800b6e4 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800b6e2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800b6e4:	887b      	ldrh	r3, [r7, #2]
 800b6e6:	2b40      	cmp	r3, #64	@ 0x40
 800b6e8:	d103      	bne.n	800b6f2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6f0:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	6819      	ldr	r1, [r3, #0]
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	68fa      	ldr	r2, [r7, #12]
 800b6fe:	430a      	orrs	r2, r1
 800b700:	601a      	str	r2, [r3, #0]
}
 800b702:	bf00      	nop
 800b704:	3714      	adds	r7, #20
 800b706:	46bd      	mov	sp, r7
 800b708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70c:	4770      	bx	lr
 800b70e:	bf00      	nop
 800b710:	08009d8d 	.word	0x08009d8d
 800b714:	0800a1d5 	.word	0x0800a1d5
 800b718:	08009f75 	.word	0x08009f75

0800b71c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800b71c:	b480      	push	{r7}
 800b71e:	b085      	sub	sp, #20
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
 800b724:	460b      	mov	r3, r1
 800b726:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800b728:	2300      	movs	r3, #0
 800b72a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b72c:	887b      	ldrh	r3, [r7, #2]
 800b72e:	f003 0301 	and.w	r3, r3, #1
 800b732:	2b00      	cmp	r3, #0
 800b734:	d00f      	beq.n	800b756 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800b73c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b744:	b2db      	uxtb	r3, r3
 800b746:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b74a:	2b28      	cmp	r3, #40	@ 0x28
 800b74c:	d003      	beq.n	800b756 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800b754:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b756:	887b      	ldrh	r3, [r7, #2]
 800b758:	f003 0302 	and.w	r3, r3, #2
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d00f      	beq.n	800b780 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800b766:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b76e:	b2db      	uxtb	r3, r3
 800b770:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b774:	2b28      	cmp	r3, #40	@ 0x28
 800b776:	d003      	beq.n	800b780 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800b77e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b780:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b784:	2b00      	cmp	r3, #0
 800b786:	da03      	bge.n	800b790 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b78e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b790:	887b      	ldrh	r3, [r7, #2]
 800b792:	2b10      	cmp	r3, #16
 800b794:	d103      	bne.n	800b79e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b79c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b79e:	887b      	ldrh	r3, [r7, #2]
 800b7a0:	2b20      	cmp	r3, #32
 800b7a2:	d103      	bne.n	800b7ac <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	f043 0320 	orr.w	r3, r3, #32
 800b7aa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800b7ac:	887b      	ldrh	r3, [r7, #2]
 800b7ae:	2b40      	cmp	r3, #64	@ 0x40
 800b7b0:	d103      	bne.n	800b7ba <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7b8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	6819      	ldr	r1, [r3, #0]
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	43da      	mvns	r2, r3
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	400a      	ands	r2, r1
 800b7ca:	601a      	str	r2, [r3, #0]
}
 800b7cc:	bf00      	nop
 800b7ce:	3714      	adds	r7, #20
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d6:	4770      	bx	lr

0800b7d8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b086      	sub	sp, #24
 800b7dc:	af02      	add	r7, sp, #8
 800b7de:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d101      	bne.n	800b7ea <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b7e6:	2301      	movs	r3, #1
 800b7e8:	e0fe      	b.n	800b9e8 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800b7f0:	b2db      	uxtb	r3, r3
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d106      	bne.n	800b804 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b7fe:	6878      	ldr	r0, [r7, #4]
 800b800:	f00b ffde 	bl	80177c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2203      	movs	r2, #3
 800b808:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	4618      	mov	r0, r3
 800b812:	f008 fb9e 	bl	8013f52 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	6818      	ldr	r0, [r3, #0]
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	7c1a      	ldrb	r2, [r3, #16]
 800b81e:	f88d 2000 	strb.w	r2, [sp]
 800b822:	3304      	adds	r3, #4
 800b824:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b826:	f008 fa6f 	bl	8013d08 <USB_CoreInit>
 800b82a:	4603      	mov	r3, r0
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d005      	beq.n	800b83c <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2202      	movs	r2, #2
 800b834:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b838:	2301      	movs	r3, #1
 800b83a:	e0d5      	b.n	800b9e8 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2100      	movs	r1, #0
 800b842:	4618      	mov	r0, r3
 800b844:	f008 fb96 	bl	8013f74 <USB_SetCurrentMode>
 800b848:	4603      	mov	r3, r0
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d005      	beq.n	800b85a <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	2202      	movs	r2, #2
 800b852:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b856:	2301      	movs	r3, #1
 800b858:	e0c6      	b.n	800b9e8 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b85a:	2300      	movs	r3, #0
 800b85c:	73fb      	strb	r3, [r7, #15]
 800b85e:	e04a      	b.n	800b8f6 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b860:	7bfa      	ldrb	r2, [r7, #15]
 800b862:	6879      	ldr	r1, [r7, #4]
 800b864:	4613      	mov	r3, r2
 800b866:	00db      	lsls	r3, r3, #3
 800b868:	4413      	add	r3, r2
 800b86a:	009b      	lsls	r3, r3, #2
 800b86c:	440b      	add	r3, r1
 800b86e:	3315      	adds	r3, #21
 800b870:	2201      	movs	r2, #1
 800b872:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b874:	7bfa      	ldrb	r2, [r7, #15]
 800b876:	6879      	ldr	r1, [r7, #4]
 800b878:	4613      	mov	r3, r2
 800b87a:	00db      	lsls	r3, r3, #3
 800b87c:	4413      	add	r3, r2
 800b87e:	009b      	lsls	r3, r3, #2
 800b880:	440b      	add	r3, r1
 800b882:	3314      	adds	r3, #20
 800b884:	7bfa      	ldrb	r2, [r7, #15]
 800b886:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800b888:	7bfa      	ldrb	r2, [r7, #15]
 800b88a:	7bfb      	ldrb	r3, [r7, #15]
 800b88c:	b298      	uxth	r0, r3
 800b88e:	6879      	ldr	r1, [r7, #4]
 800b890:	4613      	mov	r3, r2
 800b892:	00db      	lsls	r3, r3, #3
 800b894:	4413      	add	r3, r2
 800b896:	009b      	lsls	r3, r3, #2
 800b898:	440b      	add	r3, r1
 800b89a:	332e      	adds	r3, #46	@ 0x2e
 800b89c:	4602      	mov	r2, r0
 800b89e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800b8a0:	7bfa      	ldrb	r2, [r7, #15]
 800b8a2:	6879      	ldr	r1, [r7, #4]
 800b8a4:	4613      	mov	r3, r2
 800b8a6:	00db      	lsls	r3, r3, #3
 800b8a8:	4413      	add	r3, r2
 800b8aa:	009b      	lsls	r3, r3, #2
 800b8ac:	440b      	add	r3, r1
 800b8ae:	3318      	adds	r3, #24
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800b8b4:	7bfa      	ldrb	r2, [r7, #15]
 800b8b6:	6879      	ldr	r1, [r7, #4]
 800b8b8:	4613      	mov	r3, r2
 800b8ba:	00db      	lsls	r3, r3, #3
 800b8bc:	4413      	add	r3, r2
 800b8be:	009b      	lsls	r3, r3, #2
 800b8c0:	440b      	add	r3, r1
 800b8c2:	331c      	adds	r3, #28
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800b8c8:	7bfa      	ldrb	r2, [r7, #15]
 800b8ca:	6879      	ldr	r1, [r7, #4]
 800b8cc:	4613      	mov	r3, r2
 800b8ce:	00db      	lsls	r3, r3, #3
 800b8d0:	4413      	add	r3, r2
 800b8d2:	009b      	lsls	r3, r3, #2
 800b8d4:	440b      	add	r3, r1
 800b8d6:	3320      	adds	r3, #32
 800b8d8:	2200      	movs	r2, #0
 800b8da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800b8dc:	7bfa      	ldrb	r2, [r7, #15]
 800b8de:	6879      	ldr	r1, [r7, #4]
 800b8e0:	4613      	mov	r3, r2
 800b8e2:	00db      	lsls	r3, r3, #3
 800b8e4:	4413      	add	r3, r2
 800b8e6:	009b      	lsls	r3, r3, #2
 800b8e8:	440b      	add	r3, r1
 800b8ea:	3324      	adds	r3, #36	@ 0x24
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b8f0:	7bfb      	ldrb	r3, [r7, #15]
 800b8f2:	3301      	adds	r3, #1
 800b8f4:	73fb      	strb	r3, [r7, #15]
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	791b      	ldrb	r3, [r3, #4]
 800b8fa:	7bfa      	ldrb	r2, [r7, #15]
 800b8fc:	429a      	cmp	r2, r3
 800b8fe:	d3af      	bcc.n	800b860 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b900:	2300      	movs	r3, #0
 800b902:	73fb      	strb	r3, [r7, #15]
 800b904:	e044      	b.n	800b990 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800b906:	7bfa      	ldrb	r2, [r7, #15]
 800b908:	6879      	ldr	r1, [r7, #4]
 800b90a:	4613      	mov	r3, r2
 800b90c:	00db      	lsls	r3, r3, #3
 800b90e:	4413      	add	r3, r2
 800b910:	009b      	lsls	r3, r3, #2
 800b912:	440b      	add	r3, r1
 800b914:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800b918:	2200      	movs	r2, #0
 800b91a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800b91c:	7bfa      	ldrb	r2, [r7, #15]
 800b91e:	6879      	ldr	r1, [r7, #4]
 800b920:	4613      	mov	r3, r2
 800b922:	00db      	lsls	r3, r3, #3
 800b924:	4413      	add	r3, r2
 800b926:	009b      	lsls	r3, r3, #2
 800b928:	440b      	add	r3, r1
 800b92a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800b92e:	7bfa      	ldrb	r2, [r7, #15]
 800b930:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800b932:	7bfa      	ldrb	r2, [r7, #15]
 800b934:	6879      	ldr	r1, [r7, #4]
 800b936:	4613      	mov	r3, r2
 800b938:	00db      	lsls	r3, r3, #3
 800b93a:	4413      	add	r3, r2
 800b93c:	009b      	lsls	r3, r3, #2
 800b93e:	440b      	add	r3, r1
 800b940:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800b944:	2200      	movs	r2, #0
 800b946:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800b948:	7bfa      	ldrb	r2, [r7, #15]
 800b94a:	6879      	ldr	r1, [r7, #4]
 800b94c:	4613      	mov	r3, r2
 800b94e:	00db      	lsls	r3, r3, #3
 800b950:	4413      	add	r3, r2
 800b952:	009b      	lsls	r3, r3, #2
 800b954:	440b      	add	r3, r1
 800b956:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800b95a:	2200      	movs	r2, #0
 800b95c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800b95e:	7bfa      	ldrb	r2, [r7, #15]
 800b960:	6879      	ldr	r1, [r7, #4]
 800b962:	4613      	mov	r3, r2
 800b964:	00db      	lsls	r3, r3, #3
 800b966:	4413      	add	r3, r2
 800b968:	009b      	lsls	r3, r3, #2
 800b96a:	440b      	add	r3, r1
 800b96c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b970:	2200      	movs	r2, #0
 800b972:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800b974:	7bfa      	ldrb	r2, [r7, #15]
 800b976:	6879      	ldr	r1, [r7, #4]
 800b978:	4613      	mov	r3, r2
 800b97a:	00db      	lsls	r3, r3, #3
 800b97c:	4413      	add	r3, r2
 800b97e:	009b      	lsls	r3, r3, #2
 800b980:	440b      	add	r3, r1
 800b982:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800b986:	2200      	movs	r2, #0
 800b988:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b98a:	7bfb      	ldrb	r3, [r7, #15]
 800b98c:	3301      	adds	r3, #1
 800b98e:	73fb      	strb	r3, [r7, #15]
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	791b      	ldrb	r3, [r3, #4]
 800b994:	7bfa      	ldrb	r2, [r7, #15]
 800b996:	429a      	cmp	r2, r3
 800b998:	d3b5      	bcc.n	800b906 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	6818      	ldr	r0, [r3, #0]
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	7c1a      	ldrb	r2, [r3, #16]
 800b9a2:	f88d 2000 	strb.w	r2, [sp]
 800b9a6:	3304      	adds	r3, #4
 800b9a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b9aa:	f008 fb2f 	bl	801400c <USB_DevInit>
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d005      	beq.n	800b9c0 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	2202      	movs	r2, #2
 800b9b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b9bc:	2301      	movs	r3, #1
 800b9be:	e013      	b.n	800b9e8 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2201      	movs	r2, #1
 800b9ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	7b1b      	ldrb	r3, [r3, #12]
 800b9d2:	2b01      	cmp	r3, #1
 800b9d4:	d102      	bne.n	800b9dc <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f001 f96e 	bl	800ccb8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	f009 fb72 	bl	80150ca <USB_DevDisconnect>

  return HAL_OK;
 800b9e6:	2300      	movs	r3, #0
}
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	3710      	adds	r7, #16
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	bd80      	pop	{r7, pc}

0800b9f0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b084      	sub	sp, #16
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ba04:	2b01      	cmp	r3, #1
 800ba06:	d101      	bne.n	800ba0c <HAL_PCD_Start+0x1c>
 800ba08:	2302      	movs	r3, #2
 800ba0a:	e022      	b.n	800ba52 <HAL_PCD_Start+0x62>
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2201      	movs	r2, #1
 800ba10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	68db      	ldr	r3, [r3, #12]
 800ba18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d009      	beq.n	800ba34 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800ba24:	2b01      	cmp	r3, #1
 800ba26:	d105      	bne.n	800ba34 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba2c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	4618      	mov	r0, r3
 800ba3a:	f008 fa79 	bl	8013f30 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	4618      	mov	r0, r3
 800ba44:	f009 fb20 	bl	8015088 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800ba50:	2300      	movs	r3, #0
}
 800ba52:	4618      	mov	r0, r3
 800ba54:	3710      	adds	r7, #16
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}

0800ba5a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800ba5a:	b590      	push	{r4, r7, lr}
 800ba5c:	b08d      	sub	sp, #52	@ 0x34
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba68:	6a3b      	ldr	r3, [r7, #32]
 800ba6a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	4618      	mov	r0, r3
 800ba72:	f009 fbde 	bl	8015232 <USB_GetMode>
 800ba76:	4603      	mov	r3, r0
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	f040 84b9 	bne.w	800c3f0 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	4618      	mov	r0, r3
 800ba84:	f009 fb42 	bl	801510c <USB_ReadInterrupts>
 800ba88:	4603      	mov	r3, r0
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	f000 84af 	beq.w	800c3ee <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800ba90:	69fb      	ldr	r3, [r7, #28]
 800ba92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba96:	689b      	ldr	r3, [r3, #8]
 800ba98:	0a1b      	lsrs	r3, r3, #8
 800ba9a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	4618      	mov	r0, r3
 800baaa:	f009 fb2f 	bl	801510c <USB_ReadInterrupts>
 800baae:	4603      	mov	r3, r0
 800bab0:	f003 0302 	and.w	r3, r3, #2
 800bab4:	2b02      	cmp	r3, #2
 800bab6:	d107      	bne.n	800bac8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	695a      	ldr	r2, [r3, #20]
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	f002 0202 	and.w	r2, r2, #2
 800bac6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	4618      	mov	r0, r3
 800bace:	f009 fb1d 	bl	801510c <USB_ReadInterrupts>
 800bad2:	4603      	mov	r3, r0
 800bad4:	f003 0310 	and.w	r3, r3, #16
 800bad8:	2b10      	cmp	r3, #16
 800bada:	d161      	bne.n	800bba0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	699a      	ldr	r2, [r3, #24]
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f022 0210 	bic.w	r2, r2, #16
 800baea:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800baec:	6a3b      	ldr	r3, [r7, #32]
 800baee:	6a1b      	ldr	r3, [r3, #32]
 800baf0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800baf2:	69bb      	ldr	r3, [r7, #24]
 800baf4:	f003 020f 	and.w	r2, r3, #15
 800baf8:	4613      	mov	r3, r2
 800bafa:	00db      	lsls	r3, r3, #3
 800bafc:	4413      	add	r3, r2
 800bafe:	009b      	lsls	r3, r3, #2
 800bb00:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bb04:	687a      	ldr	r2, [r7, #4]
 800bb06:	4413      	add	r3, r2
 800bb08:	3304      	adds	r3, #4
 800bb0a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800bb0c:	69bb      	ldr	r3, [r7, #24]
 800bb0e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800bb12:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bb16:	d124      	bne.n	800bb62 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800bb18:	69ba      	ldr	r2, [r7, #24]
 800bb1a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800bb1e:	4013      	ands	r3, r2
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d035      	beq.n	800bb90 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800bb24:	697b      	ldr	r3, [r7, #20]
 800bb26:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800bb28:	69bb      	ldr	r3, [r7, #24]
 800bb2a:	091b      	lsrs	r3, r3, #4
 800bb2c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800bb2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bb32:	b29b      	uxth	r3, r3
 800bb34:	461a      	mov	r2, r3
 800bb36:	6a38      	ldr	r0, [r7, #32]
 800bb38:	f009 f954 	bl	8014de4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bb3c:	697b      	ldr	r3, [r7, #20]
 800bb3e:	68da      	ldr	r2, [r3, #12]
 800bb40:	69bb      	ldr	r3, [r7, #24]
 800bb42:	091b      	lsrs	r3, r3, #4
 800bb44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bb48:	441a      	add	r2, r3
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	695a      	ldr	r2, [r3, #20]
 800bb52:	69bb      	ldr	r3, [r7, #24]
 800bb54:	091b      	lsrs	r3, r3, #4
 800bb56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bb5a:	441a      	add	r2, r3
 800bb5c:	697b      	ldr	r3, [r7, #20]
 800bb5e:	615a      	str	r2, [r3, #20]
 800bb60:	e016      	b.n	800bb90 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800bb62:	69bb      	ldr	r3, [r7, #24]
 800bb64:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800bb68:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800bb6c:	d110      	bne.n	800bb90 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bb74:	2208      	movs	r2, #8
 800bb76:	4619      	mov	r1, r3
 800bb78:	6a38      	ldr	r0, [r7, #32]
 800bb7a:	f009 f933 	bl	8014de4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bb7e:	697b      	ldr	r3, [r7, #20]
 800bb80:	695a      	ldr	r2, [r3, #20]
 800bb82:	69bb      	ldr	r3, [r7, #24]
 800bb84:	091b      	lsrs	r3, r3, #4
 800bb86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bb8a:	441a      	add	r2, r3
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	699a      	ldr	r2, [r3, #24]
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	f042 0210 	orr.w	r2, r2, #16
 800bb9e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	4618      	mov	r0, r3
 800bba6:	f009 fab1 	bl	801510c <USB_ReadInterrupts>
 800bbaa:	4603      	mov	r3, r0
 800bbac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bbb0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800bbb4:	f040 80a7 	bne.w	800bd06 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	f009 fab6 	bl	8015132 <USB_ReadDevAllOutEpInterrupt>
 800bbc6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800bbc8:	e099      	b.n	800bcfe <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800bbca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbcc:	f003 0301 	and.w	r3, r3, #1
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	f000 808e 	beq.w	800bcf2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbdc:	b2d2      	uxtb	r2, r2
 800bbde:	4611      	mov	r1, r2
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f009 fada 	bl	801519a <USB_ReadDevOutEPInterrupt>
 800bbe6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800bbe8:	693b      	ldr	r3, [r7, #16]
 800bbea:	f003 0301 	and.w	r3, r3, #1
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d00c      	beq.n	800bc0c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800bbf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf4:	015a      	lsls	r2, r3, #5
 800bbf6:	69fb      	ldr	r3, [r7, #28]
 800bbf8:	4413      	add	r3, r2
 800bbfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbfe:	461a      	mov	r2, r3
 800bc00:	2301      	movs	r3, #1
 800bc02:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800bc04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f000 fed0 	bl	800c9ac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800bc0c:	693b      	ldr	r3, [r7, #16]
 800bc0e:	f003 0308 	and.w	r3, r3, #8
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d00c      	beq.n	800bc30 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800bc16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc18:	015a      	lsls	r2, r3, #5
 800bc1a:	69fb      	ldr	r3, [r7, #28]
 800bc1c:	4413      	add	r3, r2
 800bc1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc22:	461a      	mov	r2, r3
 800bc24:	2308      	movs	r3, #8
 800bc26:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800bc28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bc2a:	6878      	ldr	r0, [r7, #4]
 800bc2c:	f000 ffa6 	bl	800cb7c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800bc30:	693b      	ldr	r3, [r7, #16]
 800bc32:	f003 0310 	and.w	r3, r3, #16
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d008      	beq.n	800bc4c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800bc3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc3c:	015a      	lsls	r2, r3, #5
 800bc3e:	69fb      	ldr	r3, [r7, #28]
 800bc40:	4413      	add	r3, r2
 800bc42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc46:	461a      	mov	r2, r3
 800bc48:	2310      	movs	r3, #16
 800bc4a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800bc4c:	693b      	ldr	r3, [r7, #16]
 800bc4e:	f003 0302 	and.w	r3, r3, #2
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d030      	beq.n	800bcb8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800bc56:	6a3b      	ldr	r3, [r7, #32]
 800bc58:	695b      	ldr	r3, [r3, #20]
 800bc5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc5e:	2b80      	cmp	r3, #128	@ 0x80
 800bc60:	d109      	bne.n	800bc76 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800bc62:	69fb      	ldr	r3, [r7, #28]
 800bc64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc68:	685b      	ldr	r3, [r3, #4]
 800bc6a:	69fa      	ldr	r2, [r7, #28]
 800bc6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc70:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bc74:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800bc76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc78:	4613      	mov	r3, r2
 800bc7a:	00db      	lsls	r3, r3, #3
 800bc7c:	4413      	add	r3, r2
 800bc7e:	009b      	lsls	r3, r3, #2
 800bc80:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bc84:	687a      	ldr	r2, [r7, #4]
 800bc86:	4413      	add	r3, r2
 800bc88:	3304      	adds	r3, #4
 800bc8a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800bc8c:	697b      	ldr	r3, [r7, #20]
 800bc8e:	78db      	ldrb	r3, [r3, #3]
 800bc90:	2b01      	cmp	r3, #1
 800bc92:	d108      	bne.n	800bca6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800bc94:	697b      	ldr	r3, [r7, #20]
 800bc96:	2200      	movs	r2, #0
 800bc98:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800bc9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc9c:	b2db      	uxtb	r3, r3
 800bc9e:	4619      	mov	r1, r3
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	f00b fec3 	bl	8017a2c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800bca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bca8:	015a      	lsls	r2, r3, #5
 800bcaa:	69fb      	ldr	r3, [r7, #28]
 800bcac:	4413      	add	r3, r2
 800bcae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcb2:	461a      	mov	r2, r3
 800bcb4:	2302      	movs	r3, #2
 800bcb6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800bcb8:	693b      	ldr	r3, [r7, #16]
 800bcba:	f003 0320 	and.w	r3, r3, #32
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d008      	beq.n	800bcd4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800bcc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcc4:	015a      	lsls	r2, r3, #5
 800bcc6:	69fb      	ldr	r3, [r7, #28]
 800bcc8:	4413      	add	r3, r2
 800bcca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcce:	461a      	mov	r2, r3
 800bcd0:	2320      	movs	r3, #32
 800bcd2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800bcd4:	693b      	ldr	r3, [r7, #16]
 800bcd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d009      	beq.n	800bcf2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800bcde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bce0:	015a      	lsls	r2, r3, #5
 800bce2:	69fb      	ldr	r3, [r7, #28]
 800bce4:	4413      	add	r3, r2
 800bce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcea:	461a      	mov	r2, r3
 800bcec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bcf0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800bcf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcf4:	3301      	adds	r3, #1
 800bcf6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800bcf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcfa:	085b      	lsrs	r3, r3, #1
 800bcfc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800bcfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	f47f af62 	bne.w	800bbca <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	f009 f9fe 	bl	801510c <USB_ReadInterrupts>
 800bd10:	4603      	mov	r3, r0
 800bd12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bd16:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bd1a:	f040 80db 	bne.w	800bed4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	4618      	mov	r0, r3
 800bd24:	f009 fa1f 	bl	8015166 <USB_ReadDevAllInEpInterrupt>
 800bd28:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800bd2e:	e0cd      	b.n	800becc <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800bd30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd32:	f003 0301 	and.w	r3, r3, #1
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	f000 80c2 	beq.w	800bec0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd42:	b2d2      	uxtb	r2, r2
 800bd44:	4611      	mov	r1, r2
 800bd46:	4618      	mov	r0, r3
 800bd48:	f009 fa45 	bl	80151d6 <USB_ReadDevInEPInterrupt>
 800bd4c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800bd4e:	693b      	ldr	r3, [r7, #16]
 800bd50:	f003 0301 	and.w	r3, r3, #1
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d057      	beq.n	800be08 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800bd58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd5a:	f003 030f 	and.w	r3, r3, #15
 800bd5e:	2201      	movs	r2, #1
 800bd60:	fa02 f303 	lsl.w	r3, r2, r3
 800bd64:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800bd66:	69fb      	ldr	r3, [r7, #28]
 800bd68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	43db      	mvns	r3, r3
 800bd72:	69f9      	ldr	r1, [r7, #28]
 800bd74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bd78:	4013      	ands	r3, r2
 800bd7a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800bd7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd7e:	015a      	lsls	r2, r3, #5
 800bd80:	69fb      	ldr	r3, [r7, #28]
 800bd82:	4413      	add	r3, r2
 800bd84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd88:	461a      	mov	r2, r3
 800bd8a:	2301      	movs	r3, #1
 800bd8c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	799b      	ldrb	r3, [r3, #6]
 800bd92:	2b01      	cmp	r3, #1
 800bd94:	d132      	bne.n	800bdfc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800bd96:	6879      	ldr	r1, [r7, #4]
 800bd98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd9a:	4613      	mov	r3, r2
 800bd9c:	00db      	lsls	r3, r3, #3
 800bd9e:	4413      	add	r3, r2
 800bda0:	009b      	lsls	r3, r3, #2
 800bda2:	440b      	add	r3, r1
 800bda4:	3320      	adds	r3, #32
 800bda6:	6819      	ldr	r1, [r3, #0]
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdac:	4613      	mov	r3, r2
 800bdae:	00db      	lsls	r3, r3, #3
 800bdb0:	4413      	add	r3, r2
 800bdb2:	009b      	lsls	r3, r3, #2
 800bdb4:	4403      	add	r3, r0
 800bdb6:	331c      	adds	r3, #28
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	4419      	add	r1, r3
 800bdbc:	6878      	ldr	r0, [r7, #4]
 800bdbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdc0:	4613      	mov	r3, r2
 800bdc2:	00db      	lsls	r3, r3, #3
 800bdc4:	4413      	add	r3, r2
 800bdc6:	009b      	lsls	r3, r3, #2
 800bdc8:	4403      	add	r3, r0
 800bdca:	3320      	adds	r3, #32
 800bdcc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800bdce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d113      	bne.n	800bdfc <HAL_PCD_IRQHandler+0x3a2>
 800bdd4:	6879      	ldr	r1, [r7, #4]
 800bdd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdd8:	4613      	mov	r3, r2
 800bdda:	00db      	lsls	r3, r3, #3
 800bddc:	4413      	add	r3, r2
 800bdde:	009b      	lsls	r3, r3, #2
 800bde0:	440b      	add	r3, r1
 800bde2:	3324      	adds	r3, #36	@ 0x24
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d108      	bne.n	800bdfc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	6818      	ldr	r0, [r3, #0]
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bdf4:	461a      	mov	r2, r3
 800bdf6:	2101      	movs	r1, #1
 800bdf8:	f009 fa4e 	bl	8015298 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800bdfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdfe:	b2db      	uxtb	r3, r3
 800be00:	4619      	mov	r1, r3
 800be02:	6878      	ldr	r0, [r7, #4]
 800be04:	f00b fd8d 	bl	8017922 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800be08:	693b      	ldr	r3, [r7, #16]
 800be0a:	f003 0308 	and.w	r3, r3, #8
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d008      	beq.n	800be24 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800be12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be14:	015a      	lsls	r2, r3, #5
 800be16:	69fb      	ldr	r3, [r7, #28]
 800be18:	4413      	add	r3, r2
 800be1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be1e:	461a      	mov	r2, r3
 800be20:	2308      	movs	r3, #8
 800be22:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800be24:	693b      	ldr	r3, [r7, #16]
 800be26:	f003 0310 	and.w	r3, r3, #16
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d008      	beq.n	800be40 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800be2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be30:	015a      	lsls	r2, r3, #5
 800be32:	69fb      	ldr	r3, [r7, #28]
 800be34:	4413      	add	r3, r2
 800be36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be3a:	461a      	mov	r2, r3
 800be3c:	2310      	movs	r3, #16
 800be3e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800be40:	693b      	ldr	r3, [r7, #16]
 800be42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be46:	2b00      	cmp	r3, #0
 800be48:	d008      	beq.n	800be5c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800be4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4c:	015a      	lsls	r2, r3, #5
 800be4e:	69fb      	ldr	r3, [r7, #28]
 800be50:	4413      	add	r3, r2
 800be52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be56:	461a      	mov	r2, r3
 800be58:	2340      	movs	r3, #64	@ 0x40
 800be5a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800be5c:	693b      	ldr	r3, [r7, #16]
 800be5e:	f003 0302 	and.w	r3, r3, #2
 800be62:	2b00      	cmp	r3, #0
 800be64:	d023      	beq.n	800beae <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800be66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800be68:	6a38      	ldr	r0, [r7, #32]
 800be6a:	f008 fa2d 	bl	80142c8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800be6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be70:	4613      	mov	r3, r2
 800be72:	00db      	lsls	r3, r3, #3
 800be74:	4413      	add	r3, r2
 800be76:	009b      	lsls	r3, r3, #2
 800be78:	3310      	adds	r3, #16
 800be7a:	687a      	ldr	r2, [r7, #4]
 800be7c:	4413      	add	r3, r2
 800be7e:	3304      	adds	r3, #4
 800be80:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800be82:	697b      	ldr	r3, [r7, #20]
 800be84:	78db      	ldrb	r3, [r3, #3]
 800be86:	2b01      	cmp	r3, #1
 800be88:	d108      	bne.n	800be9c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800be8a:	697b      	ldr	r3, [r7, #20]
 800be8c:	2200      	movs	r2, #0
 800be8e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800be90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be92:	b2db      	uxtb	r3, r3
 800be94:	4619      	mov	r1, r3
 800be96:	6878      	ldr	r0, [r7, #4]
 800be98:	f00b fdda 	bl	8017a50 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800be9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be9e:	015a      	lsls	r2, r3, #5
 800bea0:	69fb      	ldr	r3, [r7, #28]
 800bea2:	4413      	add	r3, r2
 800bea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bea8:	461a      	mov	r2, r3
 800beaa:	2302      	movs	r3, #2
 800beac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800beae:	693b      	ldr	r3, [r7, #16]
 800beb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d003      	beq.n	800bec0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800beb8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800beba:	6878      	ldr	r0, [r7, #4]
 800bebc:	f000 fcea 	bl	800c894 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800bec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bec2:	3301      	adds	r3, #1
 800bec4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800bec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bec8:	085b      	lsrs	r3, r3, #1
 800beca:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800becc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bece:	2b00      	cmp	r3, #0
 800bed0:	f47f af2e 	bne.w	800bd30 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	4618      	mov	r0, r3
 800beda:	f009 f917 	bl	801510c <USB_ReadInterrupts>
 800bede:	4603      	mov	r3, r0
 800bee0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bee4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bee8:	d122      	bne.n	800bf30 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800beea:	69fb      	ldr	r3, [r7, #28]
 800beec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bef0:	685b      	ldr	r3, [r3, #4]
 800bef2:	69fa      	ldr	r2, [r7, #28]
 800bef4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bef8:	f023 0301 	bic.w	r3, r3, #1
 800befc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800bf04:	2b01      	cmp	r3, #1
 800bf06:	d108      	bne.n	800bf1a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800bf10:	2100      	movs	r1, #0
 800bf12:	6878      	ldr	r0, [r7, #4]
 800bf14:	f000 fef4 	bl	800cd00 <HAL_PCDEx_LPM_Callback>
 800bf18:	e002      	b.n	800bf20 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800bf1a:	6878      	ldr	r0, [r7, #4]
 800bf1c:	f00b fd78 	bl	8017a10 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	695a      	ldr	r2, [r3, #20]
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800bf2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	4618      	mov	r0, r3
 800bf36:	f009 f8e9 	bl	801510c <USB_ReadInterrupts>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bf40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bf44:	d112      	bne.n	800bf6c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800bf46:	69fb      	ldr	r3, [r7, #28]
 800bf48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf4c:	689b      	ldr	r3, [r3, #8]
 800bf4e:	f003 0301 	and.w	r3, r3, #1
 800bf52:	2b01      	cmp	r3, #1
 800bf54:	d102      	bne.n	800bf5c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800bf56:	6878      	ldr	r0, [r7, #4]
 800bf58:	f00b fd34 	bl	80179c4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	695a      	ldr	r2, [r3, #20]
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800bf6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	4618      	mov	r0, r3
 800bf72:	f009 f8cb 	bl	801510c <USB_ReadInterrupts>
 800bf76:	4603      	mov	r3, r0
 800bf78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bf7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bf80:	d121      	bne.n	800bfc6 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	695a      	ldr	r2, [r3, #20]
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800bf90:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d111      	bne.n	800bfc0 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2201      	movs	r2, #1
 800bfa0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfaa:	089b      	lsrs	r3, r3, #2
 800bfac:	f003 020f 	and.w	r2, r3, #15
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800bfb6:	2101      	movs	r1, #1
 800bfb8:	6878      	ldr	r0, [r7, #4]
 800bfba:	f000 fea1 	bl	800cd00 <HAL_PCDEx_LPM_Callback>
 800bfbe:	e002      	b.n	800bfc6 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800bfc0:	6878      	ldr	r0, [r7, #4]
 800bfc2:	f00b fcff 	bl	80179c4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f009 f89e 	bl	801510c <USB_ReadInterrupts>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bfd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bfda:	f040 80b7 	bne.w	800c14c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800bfde:	69fb      	ldr	r3, [r7, #28]
 800bfe0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bfe4:	685b      	ldr	r3, [r3, #4]
 800bfe6:	69fa      	ldr	r2, [r7, #28]
 800bfe8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bfec:	f023 0301 	bic.w	r3, r3, #1
 800bff0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	2110      	movs	r1, #16
 800bff8:	4618      	mov	r0, r3
 800bffa:	f008 f965 	bl	80142c8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bffe:	2300      	movs	r3, #0
 800c000:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c002:	e046      	b.n	800c092 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800c004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c006:	015a      	lsls	r2, r3, #5
 800c008:	69fb      	ldr	r3, [r7, #28]
 800c00a:	4413      	add	r3, r2
 800c00c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c010:	461a      	mov	r2, r3
 800c012:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c016:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c01a:	015a      	lsls	r2, r3, #5
 800c01c:	69fb      	ldr	r3, [r7, #28]
 800c01e:	4413      	add	r3, r2
 800c020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c028:	0151      	lsls	r1, r2, #5
 800c02a:	69fa      	ldr	r2, [r7, #28]
 800c02c:	440a      	add	r2, r1
 800c02e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c032:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c036:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800c038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c03a:	015a      	lsls	r2, r3, #5
 800c03c:	69fb      	ldr	r3, [r7, #28]
 800c03e:	4413      	add	r3, r2
 800c040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c044:	461a      	mov	r2, r3
 800c046:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c04a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c04c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c04e:	015a      	lsls	r2, r3, #5
 800c050:	69fb      	ldr	r3, [r7, #28]
 800c052:	4413      	add	r3, r2
 800c054:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c05c:	0151      	lsls	r1, r2, #5
 800c05e:	69fa      	ldr	r2, [r7, #28]
 800c060:	440a      	add	r2, r1
 800c062:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c066:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c06a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c06c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c06e:	015a      	lsls	r2, r3, #5
 800c070:	69fb      	ldr	r3, [r7, #28]
 800c072:	4413      	add	r3, r2
 800c074:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c07c:	0151      	lsls	r1, r2, #5
 800c07e:	69fa      	ldr	r2, [r7, #28]
 800c080:	440a      	add	r2, r1
 800c082:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c086:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c08a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c08c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c08e:	3301      	adds	r3, #1
 800c090:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	791b      	ldrb	r3, [r3, #4]
 800c096:	461a      	mov	r2, r3
 800c098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d3b2      	bcc.n	800c004 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c09e:	69fb      	ldr	r3, [r7, #28]
 800c0a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0a4:	69db      	ldr	r3, [r3, #28]
 800c0a6:	69fa      	ldr	r2, [r7, #28]
 800c0a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c0ac:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800c0b0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	7bdb      	ldrb	r3, [r3, #15]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d016      	beq.n	800c0e8 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800c0ba:	69fb      	ldr	r3, [r7, #28]
 800c0bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c0c4:	69fa      	ldr	r2, [r7, #28]
 800c0c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c0ca:	f043 030b 	orr.w	r3, r3, #11
 800c0ce:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800c0d2:	69fb      	ldr	r3, [r7, #28]
 800c0d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0da:	69fa      	ldr	r2, [r7, #28]
 800c0dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c0e0:	f043 030b 	orr.w	r3, r3, #11
 800c0e4:	6453      	str	r3, [r2, #68]	@ 0x44
 800c0e6:	e015      	b.n	800c114 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800c0e8:	69fb      	ldr	r3, [r7, #28]
 800c0ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0ee:	695a      	ldr	r2, [r3, #20]
 800c0f0:	69fb      	ldr	r3, [r7, #28]
 800c0f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0f6:	4619      	mov	r1, r3
 800c0f8:	f242 032b 	movw	r3, #8235	@ 0x202b
 800c0fc:	4313      	orrs	r3, r2
 800c0fe:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800c100:	69fb      	ldr	r3, [r7, #28]
 800c102:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c106:	691b      	ldr	r3, [r3, #16]
 800c108:	69fa      	ldr	r2, [r7, #28]
 800c10a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c10e:	f043 030b 	orr.w	r3, r3, #11
 800c112:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c114:	69fb      	ldr	r3, [r7, #28]
 800c116:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	69fa      	ldr	r2, [r7, #28]
 800c11e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c122:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c126:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6818      	ldr	r0, [r3, #0]
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c136:	461a      	mov	r2, r3
 800c138:	f009 f8ae 	bl	8015298 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	695a      	ldr	r2, [r3, #20]
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800c14a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	4618      	mov	r0, r3
 800c152:	f008 ffdb 	bl	801510c <USB_ReadInterrupts>
 800c156:	4603      	mov	r3, r0
 800c158:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c15c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c160:	d123      	bne.n	800c1aa <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	4618      	mov	r0, r3
 800c168:	f009 f872 	bl	8015250 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	4618      	mov	r0, r3
 800c172:	f008 f922 	bl	80143ba <USB_GetDevSpeed>
 800c176:	4603      	mov	r3, r0
 800c178:	461a      	mov	r2, r3
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681c      	ldr	r4, [r3, #0]
 800c182:	f001 fd9d 	bl	800dcc0 <HAL_RCC_GetHCLKFreq>
 800c186:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c18c:	461a      	mov	r2, r3
 800c18e:	4620      	mov	r0, r4
 800c190:	f007 fe2c 	bl	8013dec <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800c194:	6878      	ldr	r0, [r7, #4]
 800c196:	f00b fbec 	bl	8017972 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	695a      	ldr	r2, [r3, #20]
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800c1a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f008 ffac 	bl	801510c <USB_ReadInterrupts>
 800c1b4:	4603      	mov	r3, r0
 800c1b6:	f003 0308 	and.w	r3, r3, #8
 800c1ba:	2b08      	cmp	r3, #8
 800c1bc:	d10a      	bne.n	800c1d4 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f00b fbc9 	bl	8017956 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	695a      	ldr	r2, [r3, #20]
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f002 0208 	and.w	r2, r2, #8
 800c1d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f008 ff97 	bl	801510c <USB_ReadInterrupts>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1e4:	2b80      	cmp	r3, #128	@ 0x80
 800c1e6:	d123      	bne.n	800c230 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800c1e8:	6a3b      	ldr	r3, [r7, #32]
 800c1ea:	699b      	ldr	r3, [r3, #24]
 800c1ec:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c1f0:	6a3b      	ldr	r3, [r7, #32]
 800c1f2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c1f8:	e014      	b.n	800c224 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800c1fa:	6879      	ldr	r1, [r7, #4]
 800c1fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1fe:	4613      	mov	r3, r2
 800c200:	00db      	lsls	r3, r3, #3
 800c202:	4413      	add	r3, r2
 800c204:	009b      	lsls	r3, r3, #2
 800c206:	440b      	add	r3, r1
 800c208:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c20c:	781b      	ldrb	r3, [r3, #0]
 800c20e:	2b01      	cmp	r3, #1
 800c210:	d105      	bne.n	800c21e <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800c212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c214:	b2db      	uxtb	r3, r3
 800c216:	4619      	mov	r1, r3
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	f000 fb0a 	bl	800c832 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c21e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c220:	3301      	adds	r3, #1
 800c222:	627b      	str	r3, [r7, #36]	@ 0x24
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	791b      	ldrb	r3, [r3, #4]
 800c228:	461a      	mov	r2, r3
 800c22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c22c:	4293      	cmp	r3, r2
 800c22e:	d3e4      	bcc.n	800c1fa <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	4618      	mov	r0, r3
 800c236:	f008 ff69 	bl	801510c <USB_ReadInterrupts>
 800c23a:	4603      	mov	r3, r0
 800c23c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c240:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c244:	d13c      	bne.n	800c2c0 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c246:	2301      	movs	r3, #1
 800c248:	627b      	str	r3, [r7, #36]	@ 0x24
 800c24a:	e02b      	b.n	800c2a4 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800c24c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c24e:	015a      	lsls	r2, r3, #5
 800c250:	69fb      	ldr	r3, [r7, #28]
 800c252:	4413      	add	r3, r2
 800c254:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c25c:	6879      	ldr	r1, [r7, #4]
 800c25e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c260:	4613      	mov	r3, r2
 800c262:	00db      	lsls	r3, r3, #3
 800c264:	4413      	add	r3, r2
 800c266:	009b      	lsls	r3, r3, #2
 800c268:	440b      	add	r3, r1
 800c26a:	3318      	adds	r3, #24
 800c26c:	781b      	ldrb	r3, [r3, #0]
 800c26e:	2b01      	cmp	r3, #1
 800c270:	d115      	bne.n	800c29e <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800c272:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c274:	2b00      	cmp	r3, #0
 800c276:	da12      	bge.n	800c29e <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800c278:	6879      	ldr	r1, [r7, #4]
 800c27a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c27c:	4613      	mov	r3, r2
 800c27e:	00db      	lsls	r3, r3, #3
 800c280:	4413      	add	r3, r2
 800c282:	009b      	lsls	r3, r3, #2
 800c284:	440b      	add	r3, r1
 800c286:	3317      	adds	r3, #23
 800c288:	2201      	movs	r2, #1
 800c28a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800c28c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c28e:	b2db      	uxtb	r3, r3
 800c290:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c294:	b2db      	uxtb	r3, r3
 800c296:	4619      	mov	r1, r3
 800c298:	6878      	ldr	r0, [r7, #4]
 800c29a:	f000 faca 	bl	800c832 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	627b      	str	r3, [r7, #36]	@ 0x24
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	791b      	ldrb	r3, [r3, #4]
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2ac:	4293      	cmp	r3, r2
 800c2ae:	d3cd      	bcc.n	800c24c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	695a      	ldr	r2, [r3, #20]
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800c2be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	f008 ff21 	bl	801510c <USB_ReadInterrupts>
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c2d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c2d4:	d156      	bne.n	800c384 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	627b      	str	r3, [r7, #36]	@ 0x24
 800c2da:	e045      	b.n	800c368 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800c2dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2de:	015a      	lsls	r2, r3, #5
 800c2e0:	69fb      	ldr	r3, [r7, #28]
 800c2e2:	4413      	add	r3, r2
 800c2e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c2ec:	6879      	ldr	r1, [r7, #4]
 800c2ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c2f0:	4613      	mov	r3, r2
 800c2f2:	00db      	lsls	r3, r3, #3
 800c2f4:	4413      	add	r3, r2
 800c2f6:	009b      	lsls	r3, r3, #2
 800c2f8:	440b      	add	r3, r1
 800c2fa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c2fe:	781b      	ldrb	r3, [r3, #0]
 800c300:	2b01      	cmp	r3, #1
 800c302:	d12e      	bne.n	800c362 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c304:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c306:	2b00      	cmp	r3, #0
 800c308:	da2b      	bge.n	800c362 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800c30a:	69bb      	ldr	r3, [r7, #24]
 800c30c:	0c1a      	lsrs	r2, r3, #16
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800c314:	4053      	eors	r3, r2
 800c316:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d121      	bne.n	800c362 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800c31e:	6879      	ldr	r1, [r7, #4]
 800c320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c322:	4613      	mov	r3, r2
 800c324:	00db      	lsls	r3, r3, #3
 800c326:	4413      	add	r3, r2
 800c328:	009b      	lsls	r3, r3, #2
 800c32a:	440b      	add	r3, r1
 800c32c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c330:	2201      	movs	r2, #1
 800c332:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800c334:	6a3b      	ldr	r3, [r7, #32]
 800c336:	699b      	ldr	r3, [r3, #24]
 800c338:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c33c:	6a3b      	ldr	r3, [r7, #32]
 800c33e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c340:	6a3b      	ldr	r3, [r7, #32]
 800c342:	695b      	ldr	r3, [r3, #20]
 800c344:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d10a      	bne.n	800c362 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c34c:	69fb      	ldr	r3, [r7, #28]
 800c34e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c352:	685b      	ldr	r3, [r3, #4]
 800c354:	69fa      	ldr	r2, [r7, #28]
 800c356:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c35a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c35e:	6053      	str	r3, [r2, #4]
            break;
 800c360:	e008      	b.n	800c374 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c364:	3301      	adds	r3, #1
 800c366:	627b      	str	r3, [r7, #36]	@ 0x24
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	791b      	ldrb	r3, [r3, #4]
 800c36c:	461a      	mov	r2, r3
 800c36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c370:	4293      	cmp	r3, r2
 800c372:	d3b3      	bcc.n	800c2dc <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	695a      	ldr	r2, [r3, #20]
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800c382:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	4618      	mov	r0, r3
 800c38a:	f008 febf 	bl	801510c <USB_ReadInterrupts>
 800c38e:	4603      	mov	r3, r0
 800c390:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c394:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c398:	d10a      	bne.n	800c3b0 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800c39a:	6878      	ldr	r0, [r7, #4]
 800c39c:	f00b fb6a 	bl	8017a74 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	695a      	ldr	r2, [r3, #20]
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c3ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f008 fea9 	bl	801510c <USB_ReadInterrupts>
 800c3ba:	4603      	mov	r3, r0
 800c3bc:	f003 0304 	and.w	r3, r3, #4
 800c3c0:	2b04      	cmp	r3, #4
 800c3c2:	d115      	bne.n	800c3f0 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	685b      	ldr	r3, [r3, #4]
 800c3ca:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c3cc:	69bb      	ldr	r3, [r7, #24]
 800c3ce:	f003 0304 	and.w	r3, r3, #4
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d002      	beq.n	800c3dc <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800c3d6:	6878      	ldr	r0, [r7, #4]
 800c3d8:	f00b fb5a 	bl	8017a90 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	6859      	ldr	r1, [r3, #4]
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	69ba      	ldr	r2, [r7, #24]
 800c3e8:	430a      	orrs	r2, r1
 800c3ea:	605a      	str	r2, [r3, #4]
 800c3ec:	e000      	b.n	800c3f0 <HAL_PCD_IRQHandler+0x996>
      return;
 800c3ee:	bf00      	nop
    }
  }
}
 800c3f0:	3734      	adds	r7, #52	@ 0x34
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	bd90      	pop	{r4, r7, pc}

0800c3f6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c3f6:	b580      	push	{r7, lr}
 800c3f8:	b082      	sub	sp, #8
 800c3fa:	af00      	add	r7, sp, #0
 800c3fc:	6078      	str	r0, [r7, #4]
 800c3fe:	460b      	mov	r3, r1
 800c400:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c408:	2b01      	cmp	r3, #1
 800c40a:	d101      	bne.n	800c410 <HAL_PCD_SetAddress+0x1a>
 800c40c:	2302      	movs	r3, #2
 800c40e:	e012      	b.n	800c436 <HAL_PCD_SetAddress+0x40>
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	2201      	movs	r2, #1
 800c414:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	78fa      	ldrb	r2, [r7, #3]
 800c41c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	78fa      	ldrb	r2, [r7, #3]
 800c424:	4611      	mov	r1, r2
 800c426:	4618      	mov	r0, r3
 800c428:	f008 fe08 	bl	801503c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	2200      	movs	r2, #0
 800c430:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c434:	2300      	movs	r3, #0
}
 800c436:	4618      	mov	r0, r3
 800c438:	3708      	adds	r7, #8
 800c43a:	46bd      	mov	sp, r7
 800c43c:	bd80      	pop	{r7, pc}

0800c43e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c43e:	b580      	push	{r7, lr}
 800c440:	b084      	sub	sp, #16
 800c442:	af00      	add	r7, sp, #0
 800c444:	6078      	str	r0, [r7, #4]
 800c446:	4608      	mov	r0, r1
 800c448:	4611      	mov	r1, r2
 800c44a:	461a      	mov	r2, r3
 800c44c:	4603      	mov	r3, r0
 800c44e:	70fb      	strb	r3, [r7, #3]
 800c450:	460b      	mov	r3, r1
 800c452:	803b      	strh	r3, [r7, #0]
 800c454:	4613      	mov	r3, r2
 800c456:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c458:	2300      	movs	r3, #0
 800c45a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c45c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c460:	2b00      	cmp	r3, #0
 800c462:	da0f      	bge.n	800c484 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c464:	78fb      	ldrb	r3, [r7, #3]
 800c466:	f003 020f 	and.w	r2, r3, #15
 800c46a:	4613      	mov	r3, r2
 800c46c:	00db      	lsls	r3, r3, #3
 800c46e:	4413      	add	r3, r2
 800c470:	009b      	lsls	r3, r3, #2
 800c472:	3310      	adds	r3, #16
 800c474:	687a      	ldr	r2, [r7, #4]
 800c476:	4413      	add	r3, r2
 800c478:	3304      	adds	r3, #4
 800c47a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	2201      	movs	r2, #1
 800c480:	705a      	strb	r2, [r3, #1]
 800c482:	e00f      	b.n	800c4a4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c484:	78fb      	ldrb	r3, [r7, #3]
 800c486:	f003 020f 	and.w	r2, r3, #15
 800c48a:	4613      	mov	r3, r2
 800c48c:	00db      	lsls	r3, r3, #3
 800c48e:	4413      	add	r3, r2
 800c490:	009b      	lsls	r3, r3, #2
 800c492:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c496:	687a      	ldr	r2, [r7, #4]
 800c498:	4413      	add	r3, r2
 800c49a:	3304      	adds	r3, #4
 800c49c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c4a4:	78fb      	ldrb	r3, [r7, #3]
 800c4a6:	f003 030f 	and.w	r3, r3, #15
 800c4aa:	b2da      	uxtb	r2, r3
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c4b0:	883b      	ldrh	r3, [r7, #0]
 800c4b2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	78ba      	ldrb	r2, [r7, #2]
 800c4be:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	785b      	ldrb	r3, [r3, #1]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d004      	beq.n	800c4d2 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	781b      	ldrb	r3, [r3, #0]
 800c4cc:	461a      	mov	r2, r3
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c4d2:	78bb      	ldrb	r3, [r7, #2]
 800c4d4:	2b02      	cmp	r3, #2
 800c4d6:	d102      	bne.n	800c4de <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	2200      	movs	r2, #0
 800c4dc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c4e4:	2b01      	cmp	r3, #1
 800c4e6:	d101      	bne.n	800c4ec <HAL_PCD_EP_Open+0xae>
 800c4e8:	2302      	movs	r3, #2
 800c4ea:	e00e      	b.n	800c50a <HAL_PCD_EP_Open+0xcc>
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	2201      	movs	r2, #1
 800c4f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	68f9      	ldr	r1, [r7, #12]
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	f007 ff82 	bl	8014404 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	2200      	movs	r2, #0
 800c504:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c508:	7afb      	ldrb	r3, [r7, #11]
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	3710      	adds	r7, #16
 800c50e:	46bd      	mov	sp, r7
 800c510:	bd80      	pop	{r7, pc}

0800c512 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c512:	b580      	push	{r7, lr}
 800c514:	b084      	sub	sp, #16
 800c516:	af00      	add	r7, sp, #0
 800c518:	6078      	str	r0, [r7, #4]
 800c51a:	460b      	mov	r3, r1
 800c51c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c51e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c522:	2b00      	cmp	r3, #0
 800c524:	da0f      	bge.n	800c546 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c526:	78fb      	ldrb	r3, [r7, #3]
 800c528:	f003 020f 	and.w	r2, r3, #15
 800c52c:	4613      	mov	r3, r2
 800c52e:	00db      	lsls	r3, r3, #3
 800c530:	4413      	add	r3, r2
 800c532:	009b      	lsls	r3, r3, #2
 800c534:	3310      	adds	r3, #16
 800c536:	687a      	ldr	r2, [r7, #4]
 800c538:	4413      	add	r3, r2
 800c53a:	3304      	adds	r3, #4
 800c53c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	2201      	movs	r2, #1
 800c542:	705a      	strb	r2, [r3, #1]
 800c544:	e00f      	b.n	800c566 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c546:	78fb      	ldrb	r3, [r7, #3]
 800c548:	f003 020f 	and.w	r2, r3, #15
 800c54c:	4613      	mov	r3, r2
 800c54e:	00db      	lsls	r3, r3, #3
 800c550:	4413      	add	r3, r2
 800c552:	009b      	lsls	r3, r3, #2
 800c554:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c558:	687a      	ldr	r2, [r7, #4]
 800c55a:	4413      	add	r3, r2
 800c55c:	3304      	adds	r3, #4
 800c55e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	2200      	movs	r2, #0
 800c564:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c566:	78fb      	ldrb	r3, [r7, #3]
 800c568:	f003 030f 	and.w	r3, r3, #15
 800c56c:	b2da      	uxtb	r2, r3
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c578:	2b01      	cmp	r3, #1
 800c57a:	d101      	bne.n	800c580 <HAL_PCD_EP_Close+0x6e>
 800c57c:	2302      	movs	r3, #2
 800c57e:	e00e      	b.n	800c59e <HAL_PCD_EP_Close+0x8c>
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	2201      	movs	r2, #1
 800c584:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	68f9      	ldr	r1, [r7, #12]
 800c58e:	4618      	mov	r0, r3
 800c590:	f007 ffc0 	bl	8014514 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	2200      	movs	r2, #0
 800c598:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800c59c:	2300      	movs	r3, #0
}
 800c59e:	4618      	mov	r0, r3
 800c5a0:	3710      	adds	r7, #16
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}

0800c5a6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c5a6:	b580      	push	{r7, lr}
 800c5a8:	b086      	sub	sp, #24
 800c5aa:	af00      	add	r7, sp, #0
 800c5ac:	60f8      	str	r0, [r7, #12]
 800c5ae:	607a      	str	r2, [r7, #4]
 800c5b0:	603b      	str	r3, [r7, #0]
 800c5b2:	460b      	mov	r3, r1
 800c5b4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c5b6:	7afb      	ldrb	r3, [r7, #11]
 800c5b8:	f003 020f 	and.w	r2, r3, #15
 800c5bc:	4613      	mov	r3, r2
 800c5be:	00db      	lsls	r3, r3, #3
 800c5c0:	4413      	add	r3, r2
 800c5c2:	009b      	lsls	r3, r3, #2
 800c5c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c5c8:	68fa      	ldr	r2, [r7, #12]
 800c5ca:	4413      	add	r3, r2
 800c5cc:	3304      	adds	r3, #4
 800c5ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c5d0:	697b      	ldr	r3, [r7, #20]
 800c5d2:	687a      	ldr	r2, [r7, #4]
 800c5d4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c5d6:	697b      	ldr	r3, [r7, #20]
 800c5d8:	683a      	ldr	r2, [r7, #0]
 800c5da:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c5dc:	697b      	ldr	r3, [r7, #20]
 800c5de:	2200      	movs	r2, #0
 800c5e0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800c5e2:	697b      	ldr	r3, [r7, #20]
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c5e8:	7afb      	ldrb	r3, [r7, #11]
 800c5ea:	f003 030f 	and.w	r3, r3, #15
 800c5ee:	b2da      	uxtb	r2, r3
 800c5f0:	697b      	ldr	r3, [r7, #20]
 800c5f2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	799b      	ldrb	r3, [r3, #6]
 800c5f8:	2b01      	cmp	r3, #1
 800c5fa:	d102      	bne.n	800c602 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c5fc:	687a      	ldr	r2, [r7, #4]
 800c5fe:	697b      	ldr	r3, [r7, #20]
 800c600:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	6818      	ldr	r0, [r3, #0]
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	799b      	ldrb	r3, [r3, #6]
 800c60a:	461a      	mov	r2, r3
 800c60c:	6979      	ldr	r1, [r7, #20]
 800c60e:	f008 f85d 	bl	80146cc <USB_EPStartXfer>

  return HAL_OK;
 800c612:	2300      	movs	r3, #0
}
 800c614:	4618      	mov	r0, r3
 800c616:	3718      	adds	r7, #24
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}

0800c61c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c61c:	b480      	push	{r7}
 800c61e:	b083      	sub	sp, #12
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
 800c624:	460b      	mov	r3, r1
 800c626:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c628:	78fb      	ldrb	r3, [r7, #3]
 800c62a:	f003 020f 	and.w	r2, r3, #15
 800c62e:	6879      	ldr	r1, [r7, #4]
 800c630:	4613      	mov	r3, r2
 800c632:	00db      	lsls	r3, r3, #3
 800c634:	4413      	add	r3, r2
 800c636:	009b      	lsls	r3, r3, #2
 800c638:	440b      	add	r3, r1
 800c63a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c63e:	681b      	ldr	r3, [r3, #0]
}
 800c640:	4618      	mov	r0, r3
 800c642:	370c      	adds	r7, #12
 800c644:	46bd      	mov	sp, r7
 800c646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64a:	4770      	bx	lr

0800c64c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b086      	sub	sp, #24
 800c650:	af00      	add	r7, sp, #0
 800c652:	60f8      	str	r0, [r7, #12]
 800c654:	607a      	str	r2, [r7, #4]
 800c656:	603b      	str	r3, [r7, #0]
 800c658:	460b      	mov	r3, r1
 800c65a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c65c:	7afb      	ldrb	r3, [r7, #11]
 800c65e:	f003 020f 	and.w	r2, r3, #15
 800c662:	4613      	mov	r3, r2
 800c664:	00db      	lsls	r3, r3, #3
 800c666:	4413      	add	r3, r2
 800c668:	009b      	lsls	r3, r3, #2
 800c66a:	3310      	adds	r3, #16
 800c66c:	68fa      	ldr	r2, [r7, #12]
 800c66e:	4413      	add	r3, r2
 800c670:	3304      	adds	r3, #4
 800c672:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c674:	697b      	ldr	r3, [r7, #20]
 800c676:	687a      	ldr	r2, [r7, #4]
 800c678:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c67a:	697b      	ldr	r3, [r7, #20]
 800c67c:	683a      	ldr	r2, [r7, #0]
 800c67e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c680:	697b      	ldr	r3, [r7, #20]
 800c682:	2200      	movs	r2, #0
 800c684:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800c686:	697b      	ldr	r3, [r7, #20]
 800c688:	2201      	movs	r2, #1
 800c68a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c68c:	7afb      	ldrb	r3, [r7, #11]
 800c68e:	f003 030f 	and.w	r3, r3, #15
 800c692:	b2da      	uxtb	r2, r3
 800c694:	697b      	ldr	r3, [r7, #20]
 800c696:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	799b      	ldrb	r3, [r3, #6]
 800c69c:	2b01      	cmp	r3, #1
 800c69e:	d102      	bne.n	800c6a6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c6a0:	687a      	ldr	r2, [r7, #4]
 800c6a2:	697b      	ldr	r3, [r7, #20]
 800c6a4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	6818      	ldr	r0, [r3, #0]
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	799b      	ldrb	r3, [r3, #6]
 800c6ae:	461a      	mov	r2, r3
 800c6b0:	6979      	ldr	r1, [r7, #20]
 800c6b2:	f008 f80b 	bl	80146cc <USB_EPStartXfer>

  return HAL_OK;
 800c6b6:	2300      	movs	r3, #0
}
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	3718      	adds	r7, #24
 800c6bc:	46bd      	mov	sp, r7
 800c6be:	bd80      	pop	{r7, pc}

0800c6c0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b084      	sub	sp, #16
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	6078      	str	r0, [r7, #4]
 800c6c8:	460b      	mov	r3, r1
 800c6ca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c6cc:	78fb      	ldrb	r3, [r7, #3]
 800c6ce:	f003 030f 	and.w	r3, r3, #15
 800c6d2:	687a      	ldr	r2, [r7, #4]
 800c6d4:	7912      	ldrb	r2, [r2, #4]
 800c6d6:	4293      	cmp	r3, r2
 800c6d8:	d901      	bls.n	800c6de <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c6da:	2301      	movs	r3, #1
 800c6dc:	e04f      	b.n	800c77e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c6de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	da0f      	bge.n	800c706 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c6e6:	78fb      	ldrb	r3, [r7, #3]
 800c6e8:	f003 020f 	and.w	r2, r3, #15
 800c6ec:	4613      	mov	r3, r2
 800c6ee:	00db      	lsls	r3, r3, #3
 800c6f0:	4413      	add	r3, r2
 800c6f2:	009b      	lsls	r3, r3, #2
 800c6f4:	3310      	adds	r3, #16
 800c6f6:	687a      	ldr	r2, [r7, #4]
 800c6f8:	4413      	add	r3, r2
 800c6fa:	3304      	adds	r3, #4
 800c6fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	2201      	movs	r2, #1
 800c702:	705a      	strb	r2, [r3, #1]
 800c704:	e00d      	b.n	800c722 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c706:	78fa      	ldrb	r2, [r7, #3]
 800c708:	4613      	mov	r3, r2
 800c70a:	00db      	lsls	r3, r3, #3
 800c70c:	4413      	add	r3, r2
 800c70e:	009b      	lsls	r3, r3, #2
 800c710:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c714:	687a      	ldr	r2, [r7, #4]
 800c716:	4413      	add	r3, r2
 800c718:	3304      	adds	r3, #4
 800c71a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	2200      	movs	r2, #0
 800c720:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	2201      	movs	r2, #1
 800c726:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c728:	78fb      	ldrb	r3, [r7, #3]
 800c72a:	f003 030f 	and.w	r3, r3, #15
 800c72e:	b2da      	uxtb	r2, r3
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c73a:	2b01      	cmp	r3, #1
 800c73c:	d101      	bne.n	800c742 <HAL_PCD_EP_SetStall+0x82>
 800c73e:	2302      	movs	r3, #2
 800c740:	e01d      	b.n	800c77e <HAL_PCD_EP_SetStall+0xbe>
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	2201      	movs	r2, #1
 800c746:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	68f9      	ldr	r1, [r7, #12]
 800c750:	4618      	mov	r0, r3
 800c752:	f008 fb9f 	bl	8014e94 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800c756:	78fb      	ldrb	r3, [r7, #3]
 800c758:	f003 030f 	and.w	r3, r3, #15
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d109      	bne.n	800c774 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	6818      	ldr	r0, [r3, #0]
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	7999      	ldrb	r1, [r3, #6]
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c76e:	461a      	mov	r2, r3
 800c770:	f008 fd92 	bl	8015298 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2200      	movs	r2, #0
 800c778:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c77c:	2300      	movs	r3, #0
}
 800c77e:	4618      	mov	r0, r3
 800c780:	3710      	adds	r7, #16
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}

0800c786 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c786:	b580      	push	{r7, lr}
 800c788:	b084      	sub	sp, #16
 800c78a:	af00      	add	r7, sp, #0
 800c78c:	6078      	str	r0, [r7, #4]
 800c78e:	460b      	mov	r3, r1
 800c790:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c792:	78fb      	ldrb	r3, [r7, #3]
 800c794:	f003 030f 	and.w	r3, r3, #15
 800c798:	687a      	ldr	r2, [r7, #4]
 800c79a:	7912      	ldrb	r2, [r2, #4]
 800c79c:	4293      	cmp	r3, r2
 800c79e:	d901      	bls.n	800c7a4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	e042      	b.n	800c82a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c7a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	da0f      	bge.n	800c7cc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c7ac:	78fb      	ldrb	r3, [r7, #3]
 800c7ae:	f003 020f 	and.w	r2, r3, #15
 800c7b2:	4613      	mov	r3, r2
 800c7b4:	00db      	lsls	r3, r3, #3
 800c7b6:	4413      	add	r3, r2
 800c7b8:	009b      	lsls	r3, r3, #2
 800c7ba:	3310      	adds	r3, #16
 800c7bc:	687a      	ldr	r2, [r7, #4]
 800c7be:	4413      	add	r3, r2
 800c7c0:	3304      	adds	r3, #4
 800c7c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	2201      	movs	r2, #1
 800c7c8:	705a      	strb	r2, [r3, #1]
 800c7ca:	e00f      	b.n	800c7ec <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c7cc:	78fb      	ldrb	r3, [r7, #3]
 800c7ce:	f003 020f 	and.w	r2, r3, #15
 800c7d2:	4613      	mov	r3, r2
 800c7d4:	00db      	lsls	r3, r3, #3
 800c7d6:	4413      	add	r3, r2
 800c7d8:	009b      	lsls	r3, r3, #2
 800c7da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c7de:	687a      	ldr	r2, [r7, #4]
 800c7e0:	4413      	add	r3, r2
 800c7e2:	3304      	adds	r3, #4
 800c7e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c7f2:	78fb      	ldrb	r3, [r7, #3]
 800c7f4:	f003 030f 	and.w	r3, r3, #15
 800c7f8:	b2da      	uxtb	r2, r3
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c804:	2b01      	cmp	r3, #1
 800c806:	d101      	bne.n	800c80c <HAL_PCD_EP_ClrStall+0x86>
 800c808:	2302      	movs	r3, #2
 800c80a:	e00e      	b.n	800c82a <HAL_PCD_EP_ClrStall+0xa4>
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	2201      	movs	r2, #1
 800c810:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	68f9      	ldr	r1, [r7, #12]
 800c81a:	4618      	mov	r0, r3
 800c81c:	f008 fba8 	bl	8014f70 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	2200      	movs	r2, #0
 800c824:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c828:	2300      	movs	r3, #0
}
 800c82a:	4618      	mov	r0, r3
 800c82c:	3710      	adds	r7, #16
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}

0800c832 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c832:	b580      	push	{r7, lr}
 800c834:	b084      	sub	sp, #16
 800c836:	af00      	add	r7, sp, #0
 800c838:	6078      	str	r0, [r7, #4]
 800c83a:	460b      	mov	r3, r1
 800c83c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800c83e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c842:	2b00      	cmp	r3, #0
 800c844:	da0c      	bge.n	800c860 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c846:	78fb      	ldrb	r3, [r7, #3]
 800c848:	f003 020f 	and.w	r2, r3, #15
 800c84c:	4613      	mov	r3, r2
 800c84e:	00db      	lsls	r3, r3, #3
 800c850:	4413      	add	r3, r2
 800c852:	009b      	lsls	r3, r3, #2
 800c854:	3310      	adds	r3, #16
 800c856:	687a      	ldr	r2, [r7, #4]
 800c858:	4413      	add	r3, r2
 800c85a:	3304      	adds	r3, #4
 800c85c:	60fb      	str	r3, [r7, #12]
 800c85e:	e00c      	b.n	800c87a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c860:	78fb      	ldrb	r3, [r7, #3]
 800c862:	f003 020f 	and.w	r2, r3, #15
 800c866:	4613      	mov	r3, r2
 800c868:	00db      	lsls	r3, r3, #3
 800c86a:	4413      	add	r3, r2
 800c86c:	009b      	lsls	r3, r3, #2
 800c86e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c872:	687a      	ldr	r2, [r7, #4]
 800c874:	4413      	add	r3, r2
 800c876:	3304      	adds	r3, #4
 800c878:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	68f9      	ldr	r1, [r7, #12]
 800c880:	4618      	mov	r0, r3
 800c882:	f008 f9c7 	bl	8014c14 <USB_EPStopXfer>
 800c886:	4603      	mov	r3, r0
 800c888:	72fb      	strb	r3, [r7, #11]

  return ret;
 800c88a:	7afb      	ldrb	r3, [r7, #11]
}
 800c88c:	4618      	mov	r0, r3
 800c88e:	3710      	adds	r7, #16
 800c890:	46bd      	mov	sp, r7
 800c892:	bd80      	pop	{r7, pc}

0800c894 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b08a      	sub	sp, #40	@ 0x28
 800c898:	af02      	add	r7, sp, #8
 800c89a:	6078      	str	r0, [r7, #4]
 800c89c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800c8a8:	683a      	ldr	r2, [r7, #0]
 800c8aa:	4613      	mov	r3, r2
 800c8ac:	00db      	lsls	r3, r3, #3
 800c8ae:	4413      	add	r3, r2
 800c8b0:	009b      	lsls	r3, r3, #2
 800c8b2:	3310      	adds	r3, #16
 800c8b4:	687a      	ldr	r2, [r7, #4]
 800c8b6:	4413      	add	r3, r2
 800c8b8:	3304      	adds	r3, #4
 800c8ba:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	695a      	ldr	r2, [r3, #20]
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	691b      	ldr	r3, [r3, #16]
 800c8c4:	429a      	cmp	r2, r3
 800c8c6:	d901      	bls.n	800c8cc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800c8c8:	2301      	movs	r3, #1
 800c8ca:	e06b      	b.n	800c9a4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	691a      	ldr	r2, [r3, #16]
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	695b      	ldr	r3, [r3, #20]
 800c8d4:	1ad3      	subs	r3, r2, r3
 800c8d6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	689b      	ldr	r3, [r3, #8]
 800c8dc:	69fa      	ldr	r2, [r7, #28]
 800c8de:	429a      	cmp	r2, r3
 800c8e0:	d902      	bls.n	800c8e8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	689b      	ldr	r3, [r3, #8]
 800c8e6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800c8e8:	69fb      	ldr	r3, [r7, #28]
 800c8ea:	3303      	adds	r3, #3
 800c8ec:	089b      	lsrs	r3, r3, #2
 800c8ee:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c8f0:	e02a      	b.n	800c948 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	691a      	ldr	r2, [r3, #16]
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	695b      	ldr	r3, [r3, #20]
 800c8fa:	1ad3      	subs	r3, r2, r3
 800c8fc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	689b      	ldr	r3, [r3, #8]
 800c902:	69fa      	ldr	r2, [r7, #28]
 800c904:	429a      	cmp	r2, r3
 800c906:	d902      	bls.n	800c90e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	689b      	ldr	r3, [r3, #8]
 800c90c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800c90e:	69fb      	ldr	r3, [r7, #28]
 800c910:	3303      	adds	r3, #3
 800c912:	089b      	lsrs	r3, r3, #2
 800c914:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	68d9      	ldr	r1, [r3, #12]
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	b2da      	uxtb	r2, r3
 800c91e:	69fb      	ldr	r3, [r7, #28]
 800c920:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800c926:	9300      	str	r3, [sp, #0]
 800c928:	4603      	mov	r3, r0
 800c92a:	6978      	ldr	r0, [r7, #20]
 800c92c:	f008 fa1c 	bl	8014d68 <USB_WritePacket>

    ep->xfer_buff  += len;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	68da      	ldr	r2, [r3, #12]
 800c934:	69fb      	ldr	r3, [r7, #28]
 800c936:	441a      	add	r2, r3
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	695a      	ldr	r2, [r3, #20]
 800c940:	69fb      	ldr	r3, [r7, #28]
 800c942:	441a      	add	r2, r3
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	015a      	lsls	r2, r3, #5
 800c94c:	693b      	ldr	r3, [r7, #16]
 800c94e:	4413      	add	r3, r2
 800c950:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c954:	699b      	ldr	r3, [r3, #24]
 800c956:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800c958:	69ba      	ldr	r2, [r7, #24]
 800c95a:	429a      	cmp	r2, r3
 800c95c:	d809      	bhi.n	800c972 <PCD_WriteEmptyTxFifo+0xde>
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	695a      	ldr	r2, [r3, #20]
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c966:	429a      	cmp	r2, r3
 800c968:	d203      	bcs.n	800c972 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	691b      	ldr	r3, [r3, #16]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d1bf      	bne.n	800c8f2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	691a      	ldr	r2, [r3, #16]
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	695b      	ldr	r3, [r3, #20]
 800c97a:	429a      	cmp	r2, r3
 800c97c:	d811      	bhi.n	800c9a2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c97e:	683b      	ldr	r3, [r7, #0]
 800c980:	f003 030f 	and.w	r3, r3, #15
 800c984:	2201      	movs	r2, #1
 800c986:	fa02 f303 	lsl.w	r3, r2, r3
 800c98a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c98c:	693b      	ldr	r3, [r7, #16]
 800c98e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c992:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	43db      	mvns	r3, r3
 800c998:	6939      	ldr	r1, [r7, #16]
 800c99a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c99e:	4013      	ands	r3, r2
 800c9a0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800c9a2:	2300      	movs	r3, #0
}
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	3720      	adds	r7, #32
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	bd80      	pop	{r7, pc}

0800c9ac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b088      	sub	sp, #32
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
 800c9b4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9bc:	69fb      	ldr	r3, [r7, #28]
 800c9be:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c9c0:	69fb      	ldr	r3, [r7, #28]
 800c9c2:	333c      	adds	r3, #60	@ 0x3c
 800c9c4:	3304      	adds	r3, #4
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	015a      	lsls	r2, r3, #5
 800c9ce:	69bb      	ldr	r3, [r7, #24]
 800c9d0:	4413      	add	r3, r2
 800c9d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9d6:	689b      	ldr	r3, [r3, #8]
 800c9d8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	799b      	ldrb	r3, [r3, #6]
 800c9de:	2b01      	cmp	r3, #1
 800c9e0:	d17b      	bne.n	800cada <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800c9e2:	693b      	ldr	r3, [r7, #16]
 800c9e4:	f003 0308 	and.w	r3, r3, #8
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d015      	beq.n	800ca18 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c9ec:	697b      	ldr	r3, [r7, #20]
 800c9ee:	4a61      	ldr	r2, [pc, #388]	@ (800cb74 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800c9f0:	4293      	cmp	r3, r2
 800c9f2:	f240 80b9 	bls.w	800cb68 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c9f6:	693b      	ldr	r3, [r7, #16]
 800c9f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	f000 80b3 	beq.w	800cb68 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	015a      	lsls	r2, r3, #5
 800ca06:	69bb      	ldr	r3, [r7, #24]
 800ca08:	4413      	add	r3, r2
 800ca0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca0e:	461a      	mov	r2, r3
 800ca10:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ca14:	6093      	str	r3, [r2, #8]
 800ca16:	e0a7      	b.n	800cb68 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800ca18:	693b      	ldr	r3, [r7, #16]
 800ca1a:	f003 0320 	and.w	r3, r3, #32
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d009      	beq.n	800ca36 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ca22:	683b      	ldr	r3, [r7, #0]
 800ca24:	015a      	lsls	r2, r3, #5
 800ca26:	69bb      	ldr	r3, [r7, #24]
 800ca28:	4413      	add	r3, r2
 800ca2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca2e:	461a      	mov	r2, r3
 800ca30:	2320      	movs	r3, #32
 800ca32:	6093      	str	r3, [r2, #8]
 800ca34:	e098      	b.n	800cb68 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800ca36:	693b      	ldr	r3, [r7, #16]
 800ca38:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	f040 8093 	bne.w	800cb68 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ca42:	697b      	ldr	r3, [r7, #20]
 800ca44:	4a4b      	ldr	r2, [pc, #300]	@ (800cb74 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800ca46:	4293      	cmp	r3, r2
 800ca48:	d90f      	bls.n	800ca6a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800ca4a:	693b      	ldr	r3, [r7, #16]
 800ca4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d00a      	beq.n	800ca6a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	015a      	lsls	r2, r3, #5
 800ca58:	69bb      	ldr	r3, [r7, #24]
 800ca5a:	4413      	add	r3, r2
 800ca5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca60:	461a      	mov	r2, r3
 800ca62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ca66:	6093      	str	r3, [r2, #8]
 800ca68:	e07e      	b.n	800cb68 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800ca6a:	683a      	ldr	r2, [r7, #0]
 800ca6c:	4613      	mov	r3, r2
 800ca6e:	00db      	lsls	r3, r3, #3
 800ca70:	4413      	add	r3, r2
 800ca72:	009b      	lsls	r3, r3, #2
 800ca74:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ca78:	687a      	ldr	r2, [r7, #4]
 800ca7a:	4413      	add	r3, r2
 800ca7c:	3304      	adds	r3, #4
 800ca7e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	6a1a      	ldr	r2, [r3, #32]
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	0159      	lsls	r1, r3, #5
 800ca88:	69bb      	ldr	r3, [r7, #24]
 800ca8a:	440b      	add	r3, r1
 800ca8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca90:	691b      	ldr	r3, [r3, #16]
 800ca92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ca96:	1ad2      	subs	r2, r2, r3
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d114      	bne.n	800cacc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	691b      	ldr	r3, [r3, #16]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d109      	bne.n	800cabe <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	6818      	ldr	r0, [r3, #0]
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cab4:	461a      	mov	r2, r3
 800cab6:	2101      	movs	r1, #1
 800cab8:	f008 fbee 	bl	8015298 <USB_EP0_OutStart>
 800cabc:	e006      	b.n	800cacc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	68da      	ldr	r2, [r3, #12]
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	695b      	ldr	r3, [r3, #20]
 800cac6:	441a      	add	r2, r3
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	b2db      	uxtb	r3, r3
 800cad0:	4619      	mov	r1, r3
 800cad2:	6878      	ldr	r0, [r7, #4]
 800cad4:	f00a ff0a 	bl	80178ec <HAL_PCD_DataOutStageCallback>
 800cad8:	e046      	b.n	800cb68 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800cada:	697b      	ldr	r3, [r7, #20]
 800cadc:	4a26      	ldr	r2, [pc, #152]	@ (800cb78 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800cade:	4293      	cmp	r3, r2
 800cae0:	d124      	bne.n	800cb2c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800cae2:	693b      	ldr	r3, [r7, #16]
 800cae4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d00a      	beq.n	800cb02 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	015a      	lsls	r2, r3, #5
 800caf0:	69bb      	ldr	r3, [r7, #24]
 800caf2:	4413      	add	r3, r2
 800caf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800caf8:	461a      	mov	r2, r3
 800cafa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cafe:	6093      	str	r3, [r2, #8]
 800cb00:	e032      	b.n	800cb68 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800cb02:	693b      	ldr	r3, [r7, #16]
 800cb04:	f003 0320 	and.w	r3, r3, #32
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d008      	beq.n	800cb1e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cb0c:	683b      	ldr	r3, [r7, #0]
 800cb0e:	015a      	lsls	r2, r3, #5
 800cb10:	69bb      	ldr	r3, [r7, #24]
 800cb12:	4413      	add	r3, r2
 800cb14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb18:	461a      	mov	r2, r3
 800cb1a:	2320      	movs	r3, #32
 800cb1c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800cb1e:	683b      	ldr	r3, [r7, #0]
 800cb20:	b2db      	uxtb	r3, r3
 800cb22:	4619      	mov	r1, r3
 800cb24:	6878      	ldr	r0, [r7, #4]
 800cb26:	f00a fee1 	bl	80178ec <HAL_PCD_DataOutStageCallback>
 800cb2a:	e01d      	b.n	800cb68 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d114      	bne.n	800cb5c <PCD_EP_OutXfrComplete_int+0x1b0>
 800cb32:	6879      	ldr	r1, [r7, #4]
 800cb34:	683a      	ldr	r2, [r7, #0]
 800cb36:	4613      	mov	r3, r2
 800cb38:	00db      	lsls	r3, r3, #3
 800cb3a:	4413      	add	r3, r2
 800cb3c:	009b      	lsls	r3, r3, #2
 800cb3e:	440b      	add	r3, r1
 800cb40:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d108      	bne.n	800cb5c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	6818      	ldr	r0, [r3, #0]
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cb54:	461a      	mov	r2, r3
 800cb56:	2100      	movs	r1, #0
 800cb58:	f008 fb9e 	bl	8015298 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	b2db      	uxtb	r3, r3
 800cb60:	4619      	mov	r1, r3
 800cb62:	6878      	ldr	r0, [r7, #4]
 800cb64:	f00a fec2 	bl	80178ec <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800cb68:	2300      	movs	r3, #0
}
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	3720      	adds	r7, #32
 800cb6e:	46bd      	mov	sp, r7
 800cb70:	bd80      	pop	{r7, pc}
 800cb72:	bf00      	nop
 800cb74:	4f54300a 	.word	0x4f54300a
 800cb78:	4f54310a 	.word	0x4f54310a

0800cb7c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cb7c:	b580      	push	{r7, lr}
 800cb7e:	b086      	sub	sp, #24
 800cb80:	af00      	add	r7, sp, #0
 800cb82:	6078      	str	r0, [r7, #4]
 800cb84:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb8c:	697b      	ldr	r3, [r7, #20]
 800cb8e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cb90:	697b      	ldr	r3, [r7, #20]
 800cb92:	333c      	adds	r3, #60	@ 0x3c
 800cb94:	3304      	adds	r3, #4
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800cb9a:	683b      	ldr	r3, [r7, #0]
 800cb9c:	015a      	lsls	r2, r3, #5
 800cb9e:	693b      	ldr	r3, [r7, #16]
 800cba0:	4413      	add	r3, r2
 800cba2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cba6:	689b      	ldr	r3, [r3, #8]
 800cba8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	4a15      	ldr	r2, [pc, #84]	@ (800cc04 <PCD_EP_OutSetupPacket_int+0x88>)
 800cbae:	4293      	cmp	r3, r2
 800cbb0:	d90e      	bls.n	800cbd0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cbb2:	68bb      	ldr	r3, [r7, #8]
 800cbb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d009      	beq.n	800cbd0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	015a      	lsls	r2, r3, #5
 800cbc0:	693b      	ldr	r3, [r7, #16]
 800cbc2:	4413      	add	r3, r2
 800cbc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cbc8:	461a      	mov	r2, r3
 800cbca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cbce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800cbd0:	6878      	ldr	r0, [r7, #4]
 800cbd2:	f00a fe79 	bl	80178c8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	4a0a      	ldr	r2, [pc, #40]	@ (800cc04 <PCD_EP_OutSetupPacket_int+0x88>)
 800cbda:	4293      	cmp	r3, r2
 800cbdc:	d90c      	bls.n	800cbf8 <PCD_EP_OutSetupPacket_int+0x7c>
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	799b      	ldrb	r3, [r3, #6]
 800cbe2:	2b01      	cmp	r3, #1
 800cbe4:	d108      	bne.n	800cbf8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	6818      	ldr	r0, [r3, #0]
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cbf0:	461a      	mov	r2, r3
 800cbf2:	2101      	movs	r1, #1
 800cbf4:	f008 fb50 	bl	8015298 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800cbf8:	2300      	movs	r3, #0
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	3718      	adds	r7, #24
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	bd80      	pop	{r7, pc}
 800cc02:	bf00      	nop
 800cc04:	4f54300a 	.word	0x4f54300a

0800cc08 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800cc08:	b480      	push	{r7}
 800cc0a:	b085      	sub	sp, #20
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	6078      	str	r0, [r7, #4]
 800cc10:	460b      	mov	r3, r1
 800cc12:	70fb      	strb	r3, [r7, #3]
 800cc14:	4613      	mov	r3, r2
 800cc16:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc1e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800cc20:	78fb      	ldrb	r3, [r7, #3]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d107      	bne.n	800cc36 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800cc26:	883b      	ldrh	r3, [r7, #0]
 800cc28:	0419      	lsls	r1, r3, #16
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	68ba      	ldr	r2, [r7, #8]
 800cc30:	430a      	orrs	r2, r1
 800cc32:	629a      	str	r2, [r3, #40]	@ 0x28
 800cc34:	e028      	b.n	800cc88 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc3c:	0c1b      	lsrs	r3, r3, #16
 800cc3e:	68ba      	ldr	r2, [r7, #8]
 800cc40:	4413      	add	r3, r2
 800cc42:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cc44:	2300      	movs	r3, #0
 800cc46:	73fb      	strb	r3, [r7, #15]
 800cc48:	e00d      	b.n	800cc66 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681a      	ldr	r2, [r3, #0]
 800cc4e:	7bfb      	ldrb	r3, [r7, #15]
 800cc50:	3340      	adds	r3, #64	@ 0x40
 800cc52:	009b      	lsls	r3, r3, #2
 800cc54:	4413      	add	r3, r2
 800cc56:	685b      	ldr	r3, [r3, #4]
 800cc58:	0c1b      	lsrs	r3, r3, #16
 800cc5a:	68ba      	ldr	r2, [r7, #8]
 800cc5c:	4413      	add	r3, r2
 800cc5e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cc60:	7bfb      	ldrb	r3, [r7, #15]
 800cc62:	3301      	adds	r3, #1
 800cc64:	73fb      	strb	r3, [r7, #15]
 800cc66:	7bfa      	ldrb	r2, [r7, #15]
 800cc68:	78fb      	ldrb	r3, [r7, #3]
 800cc6a:	3b01      	subs	r3, #1
 800cc6c:	429a      	cmp	r2, r3
 800cc6e:	d3ec      	bcc.n	800cc4a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800cc70:	883b      	ldrh	r3, [r7, #0]
 800cc72:	0418      	lsls	r0, r3, #16
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	6819      	ldr	r1, [r3, #0]
 800cc78:	78fb      	ldrb	r3, [r7, #3]
 800cc7a:	3b01      	subs	r3, #1
 800cc7c:	68ba      	ldr	r2, [r7, #8]
 800cc7e:	4302      	orrs	r2, r0
 800cc80:	3340      	adds	r3, #64	@ 0x40
 800cc82:	009b      	lsls	r3, r3, #2
 800cc84:	440b      	add	r3, r1
 800cc86:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800cc88:	2300      	movs	r3, #0
}
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	3714      	adds	r7, #20
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc94:	4770      	bx	lr

0800cc96 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800cc96:	b480      	push	{r7}
 800cc98:	b083      	sub	sp, #12
 800cc9a:	af00      	add	r7, sp, #0
 800cc9c:	6078      	str	r0, [r7, #4]
 800cc9e:	460b      	mov	r3, r1
 800cca0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	887a      	ldrh	r2, [r7, #2]
 800cca8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800ccaa:	2300      	movs	r3, #0
}
 800ccac:	4618      	mov	r0, r3
 800ccae:	370c      	adds	r7, #12
 800ccb0:	46bd      	mov	sp, r7
 800ccb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb6:	4770      	bx	lr

0800ccb8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800ccb8:	b480      	push	{r7}
 800ccba:	b085      	sub	sp, #20
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2201      	movs	r2, #1
 800ccca:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	699b      	ldr	r3, [r3, #24]
 800ccda:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cce6:	4b05      	ldr	r3, [pc, #20]	@ (800ccfc <HAL_PCDEx_ActivateLPM+0x44>)
 800cce8:	4313      	orrs	r3, r2
 800ccea:	68fa      	ldr	r2, [r7, #12]
 800ccec:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800ccee:	2300      	movs	r3, #0
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	3714      	adds	r7, #20
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfa:	4770      	bx	lr
 800ccfc:	10000003 	.word	0x10000003

0800cd00 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800cd00:	b480      	push	{r7}
 800cd02:	b083      	sub	sp, #12
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
 800cd08:	460b      	mov	r3, r1
 800cd0a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800cd0c:	bf00      	nop
 800cd0e:	370c      	adds	r7, #12
 800cd10:	46bd      	mov	sp, r7
 800cd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd16:	4770      	bx	lr

0800cd18 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	b084      	sub	sp, #16
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800cd20:	4b19      	ldr	r3, [pc, #100]	@ (800cd88 <HAL_PWREx_ConfigSupply+0x70>)
 800cd22:	68db      	ldr	r3, [r3, #12]
 800cd24:	f003 0304 	and.w	r3, r3, #4
 800cd28:	2b04      	cmp	r3, #4
 800cd2a:	d00a      	beq.n	800cd42 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800cd2c:	4b16      	ldr	r3, [pc, #88]	@ (800cd88 <HAL_PWREx_ConfigSupply+0x70>)
 800cd2e:	68db      	ldr	r3, [r3, #12]
 800cd30:	f003 0307 	and.w	r3, r3, #7
 800cd34:	687a      	ldr	r2, [r7, #4]
 800cd36:	429a      	cmp	r2, r3
 800cd38:	d001      	beq.n	800cd3e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800cd3a:	2301      	movs	r3, #1
 800cd3c:	e01f      	b.n	800cd7e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800cd3e:	2300      	movs	r3, #0
 800cd40:	e01d      	b.n	800cd7e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800cd42:	4b11      	ldr	r3, [pc, #68]	@ (800cd88 <HAL_PWREx_ConfigSupply+0x70>)
 800cd44:	68db      	ldr	r3, [r3, #12]
 800cd46:	f023 0207 	bic.w	r2, r3, #7
 800cd4a:	490f      	ldr	r1, [pc, #60]	@ (800cd88 <HAL_PWREx_ConfigSupply+0x70>)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	4313      	orrs	r3, r2
 800cd50:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800cd52:	f7f8 ffd3 	bl	8005cfc <HAL_GetTick>
 800cd56:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800cd58:	e009      	b.n	800cd6e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800cd5a:	f7f8 ffcf 	bl	8005cfc <HAL_GetTick>
 800cd5e:	4602      	mov	r2, r0
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	1ad3      	subs	r3, r2, r3
 800cd64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cd68:	d901      	bls.n	800cd6e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800cd6a:	2301      	movs	r3, #1
 800cd6c:	e007      	b.n	800cd7e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800cd6e:	4b06      	ldr	r3, [pc, #24]	@ (800cd88 <HAL_PWREx_ConfigSupply+0x70>)
 800cd70:	685b      	ldr	r3, [r3, #4]
 800cd72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cd76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cd7a:	d1ee      	bne.n	800cd5a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800cd7c:	2300      	movs	r3, #0
}
 800cd7e:	4618      	mov	r0, r3
 800cd80:	3710      	adds	r7, #16
 800cd82:	46bd      	mov	sp, r7
 800cd84:	bd80      	pop	{r7, pc}
 800cd86:	bf00      	nop
 800cd88:	58024800 	.word	0x58024800

0800cd8c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800cd8c:	b480      	push	{r7}
 800cd8e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800cd90:	4b05      	ldr	r3, [pc, #20]	@ (800cda8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800cd92:	68db      	ldr	r3, [r3, #12]
 800cd94:	4a04      	ldr	r2, [pc, #16]	@ (800cda8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800cd96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cd9a:	60d3      	str	r3, [r2, #12]
}
 800cd9c:	bf00      	nop
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda4:	4770      	bx	lr
 800cda6:	bf00      	nop
 800cda8:	58024800 	.word	0x58024800

0800cdac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b08c      	sub	sp, #48	@ 0x30
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d102      	bne.n	800cdc0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800cdba:	2301      	movs	r3, #1
 800cdbc:	f000 bc48 	b.w	800d650 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	f003 0301 	and.w	r3, r3, #1
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	f000 8088 	beq.w	800cede <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cdce:	4b99      	ldr	r3, [pc, #612]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cdd0:	691b      	ldr	r3, [r3, #16]
 800cdd2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cdd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800cdd8:	4b96      	ldr	r3, [pc, #600]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cdda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cddc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800cdde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cde0:	2b10      	cmp	r3, #16
 800cde2:	d007      	beq.n	800cdf4 <HAL_RCC_OscConfig+0x48>
 800cde4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cde6:	2b18      	cmp	r3, #24
 800cde8:	d111      	bne.n	800ce0e <HAL_RCC_OscConfig+0x62>
 800cdea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdec:	f003 0303 	and.w	r3, r3, #3
 800cdf0:	2b02      	cmp	r3, #2
 800cdf2:	d10c      	bne.n	800ce0e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cdf4:	4b8f      	ldr	r3, [pc, #572]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d06d      	beq.n	800cedc <HAL_RCC_OscConfig+0x130>
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	685b      	ldr	r3, [r3, #4]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d169      	bne.n	800cedc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800ce08:	2301      	movs	r3, #1
 800ce0a:	f000 bc21 	b.w	800d650 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	685b      	ldr	r3, [r3, #4]
 800ce12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce16:	d106      	bne.n	800ce26 <HAL_RCC_OscConfig+0x7a>
 800ce18:	4b86      	ldr	r3, [pc, #536]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	4a85      	ldr	r2, [pc, #532]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ce22:	6013      	str	r3, [r2, #0]
 800ce24:	e02e      	b.n	800ce84 <HAL_RCC_OscConfig+0xd8>
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	685b      	ldr	r3, [r3, #4]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d10c      	bne.n	800ce48 <HAL_RCC_OscConfig+0x9c>
 800ce2e:	4b81      	ldr	r3, [pc, #516]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	4a80      	ldr	r2, [pc, #512]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ce38:	6013      	str	r3, [r2, #0]
 800ce3a:	4b7e      	ldr	r3, [pc, #504]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	4a7d      	ldr	r2, [pc, #500]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce40:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ce44:	6013      	str	r3, [r2, #0]
 800ce46:	e01d      	b.n	800ce84 <HAL_RCC_OscConfig+0xd8>
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	685b      	ldr	r3, [r3, #4]
 800ce4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ce50:	d10c      	bne.n	800ce6c <HAL_RCC_OscConfig+0xc0>
 800ce52:	4b78      	ldr	r3, [pc, #480]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	4a77      	ldr	r2, [pc, #476]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ce5c:	6013      	str	r3, [r2, #0]
 800ce5e:	4b75      	ldr	r3, [pc, #468]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	4a74      	ldr	r2, [pc, #464]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ce68:	6013      	str	r3, [r2, #0]
 800ce6a:	e00b      	b.n	800ce84 <HAL_RCC_OscConfig+0xd8>
 800ce6c:	4b71      	ldr	r3, [pc, #452]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	4a70      	ldr	r2, [pc, #448]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ce76:	6013      	str	r3, [r2, #0]
 800ce78:	4b6e      	ldr	r3, [pc, #440]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	4a6d      	ldr	r2, [pc, #436]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ce7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ce82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	685b      	ldr	r3, [r3, #4]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d013      	beq.n	800ceb4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce8c:	f7f8 ff36 	bl	8005cfc <HAL_GetTick>
 800ce90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ce92:	e008      	b.n	800cea6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ce94:	f7f8 ff32 	bl	8005cfc <HAL_GetTick>
 800ce98:	4602      	mov	r2, r0
 800ce9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce9c:	1ad3      	subs	r3, r2, r3
 800ce9e:	2b64      	cmp	r3, #100	@ 0x64
 800cea0:	d901      	bls.n	800cea6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800cea2:	2303      	movs	r3, #3
 800cea4:	e3d4      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800cea6:	4b63      	ldr	r3, [pc, #396]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d0f0      	beq.n	800ce94 <HAL_RCC_OscConfig+0xe8>
 800ceb2:	e014      	b.n	800cede <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ceb4:	f7f8 ff22 	bl	8005cfc <HAL_GetTick>
 800ceb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800ceba:	e008      	b.n	800cece <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cebc:	f7f8 ff1e 	bl	8005cfc <HAL_GetTick>
 800cec0:	4602      	mov	r2, r0
 800cec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cec4:	1ad3      	subs	r3, r2, r3
 800cec6:	2b64      	cmp	r3, #100	@ 0x64
 800cec8:	d901      	bls.n	800cece <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800ceca:	2303      	movs	r3, #3
 800cecc:	e3c0      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800cece:	4b59      	ldr	r3, [pc, #356]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d1f0      	bne.n	800cebc <HAL_RCC_OscConfig+0x110>
 800ceda:	e000      	b.n	800cede <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cedc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	f003 0302 	and.w	r3, r3, #2
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	f000 80ca 	beq.w	800d080 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ceec:	4b51      	ldr	r3, [pc, #324]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800ceee:	691b      	ldr	r3, [r3, #16]
 800cef0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cef4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800cef6:	4b4f      	ldr	r3, [pc, #316]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cefa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800cefc:	6a3b      	ldr	r3, [r7, #32]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d007      	beq.n	800cf12 <HAL_RCC_OscConfig+0x166>
 800cf02:	6a3b      	ldr	r3, [r7, #32]
 800cf04:	2b18      	cmp	r3, #24
 800cf06:	d156      	bne.n	800cfb6 <HAL_RCC_OscConfig+0x20a>
 800cf08:	69fb      	ldr	r3, [r7, #28]
 800cf0a:	f003 0303 	and.w	r3, r3, #3
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d151      	bne.n	800cfb6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cf12:	4b48      	ldr	r3, [pc, #288]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	f003 0304 	and.w	r3, r3, #4
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d005      	beq.n	800cf2a <HAL_RCC_OscConfig+0x17e>
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	68db      	ldr	r3, [r3, #12]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d101      	bne.n	800cf2a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800cf26:	2301      	movs	r3, #1
 800cf28:	e392      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800cf2a:	4b42      	ldr	r3, [pc, #264]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	f023 0219 	bic.w	r2, r3, #25
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	68db      	ldr	r3, [r3, #12]
 800cf36:	493f      	ldr	r1, [pc, #252]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cf38:	4313      	orrs	r3, r2
 800cf3a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf3c:	f7f8 fede 	bl	8005cfc <HAL_GetTick>
 800cf40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cf42:	e008      	b.n	800cf56 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cf44:	f7f8 feda 	bl	8005cfc <HAL_GetTick>
 800cf48:	4602      	mov	r2, r0
 800cf4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf4c:	1ad3      	subs	r3, r2, r3
 800cf4e:	2b02      	cmp	r3, #2
 800cf50:	d901      	bls.n	800cf56 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800cf52:	2303      	movs	r3, #3
 800cf54:	e37c      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cf56:	4b37      	ldr	r3, [pc, #220]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	f003 0304 	and.w	r3, r3, #4
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d0f0      	beq.n	800cf44 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cf62:	f7f8 fefb 	bl	8005d5c <HAL_GetREVID>
 800cf66:	4603      	mov	r3, r0
 800cf68:	f241 0203 	movw	r2, #4099	@ 0x1003
 800cf6c:	4293      	cmp	r3, r2
 800cf6e:	d817      	bhi.n	800cfa0 <HAL_RCC_OscConfig+0x1f4>
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	691b      	ldr	r3, [r3, #16]
 800cf74:	2b40      	cmp	r3, #64	@ 0x40
 800cf76:	d108      	bne.n	800cf8a <HAL_RCC_OscConfig+0x1de>
 800cf78:	4b2e      	ldr	r3, [pc, #184]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cf7a:	685b      	ldr	r3, [r3, #4]
 800cf7c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800cf80:	4a2c      	ldr	r2, [pc, #176]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cf82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cf86:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cf88:	e07a      	b.n	800d080 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cf8a:	4b2a      	ldr	r3, [pc, #168]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cf8c:	685b      	ldr	r3, [r3, #4]
 800cf8e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	691b      	ldr	r3, [r3, #16]
 800cf96:	031b      	lsls	r3, r3, #12
 800cf98:	4926      	ldr	r1, [pc, #152]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cf9a:	4313      	orrs	r3, r2
 800cf9c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cf9e:	e06f      	b.n	800d080 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cfa0:	4b24      	ldr	r3, [pc, #144]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cfa2:	685b      	ldr	r3, [r3, #4]
 800cfa4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	691b      	ldr	r3, [r3, #16]
 800cfac:	061b      	lsls	r3, r3, #24
 800cfae:	4921      	ldr	r1, [pc, #132]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cfb0:	4313      	orrs	r3, r2
 800cfb2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cfb4:	e064      	b.n	800d080 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	68db      	ldr	r3, [r3, #12]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d047      	beq.n	800d04e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800cfbe:	4b1d      	ldr	r3, [pc, #116]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	f023 0219 	bic.w	r2, r3, #25
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	68db      	ldr	r3, [r3, #12]
 800cfca:	491a      	ldr	r1, [pc, #104]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cfcc:	4313      	orrs	r3, r2
 800cfce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfd0:	f7f8 fe94 	bl	8005cfc <HAL_GetTick>
 800cfd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cfd6:	e008      	b.n	800cfea <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cfd8:	f7f8 fe90 	bl	8005cfc <HAL_GetTick>
 800cfdc:	4602      	mov	r2, r0
 800cfde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfe0:	1ad3      	subs	r3, r2, r3
 800cfe2:	2b02      	cmp	r3, #2
 800cfe4:	d901      	bls.n	800cfea <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800cfe6:	2303      	movs	r3, #3
 800cfe8:	e332      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cfea:	4b12      	ldr	r3, [pc, #72]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	f003 0304 	and.w	r3, r3, #4
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d0f0      	beq.n	800cfd8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cff6:	f7f8 feb1 	bl	8005d5c <HAL_GetREVID>
 800cffa:	4603      	mov	r3, r0
 800cffc:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d000:	4293      	cmp	r3, r2
 800d002:	d819      	bhi.n	800d038 <HAL_RCC_OscConfig+0x28c>
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	691b      	ldr	r3, [r3, #16]
 800d008:	2b40      	cmp	r3, #64	@ 0x40
 800d00a:	d108      	bne.n	800d01e <HAL_RCC_OscConfig+0x272>
 800d00c:	4b09      	ldr	r3, [pc, #36]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800d00e:	685b      	ldr	r3, [r3, #4]
 800d010:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800d014:	4a07      	ldr	r2, [pc, #28]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800d016:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d01a:	6053      	str	r3, [r2, #4]
 800d01c:	e030      	b.n	800d080 <HAL_RCC_OscConfig+0x2d4>
 800d01e:	4b05      	ldr	r3, [pc, #20]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800d020:	685b      	ldr	r3, [r3, #4]
 800d022:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	691b      	ldr	r3, [r3, #16]
 800d02a:	031b      	lsls	r3, r3, #12
 800d02c:	4901      	ldr	r1, [pc, #4]	@ (800d034 <HAL_RCC_OscConfig+0x288>)
 800d02e:	4313      	orrs	r3, r2
 800d030:	604b      	str	r3, [r1, #4]
 800d032:	e025      	b.n	800d080 <HAL_RCC_OscConfig+0x2d4>
 800d034:	58024400 	.word	0x58024400
 800d038:	4b9a      	ldr	r3, [pc, #616]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d03a:	685b      	ldr	r3, [r3, #4]
 800d03c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	691b      	ldr	r3, [r3, #16]
 800d044:	061b      	lsls	r3, r3, #24
 800d046:	4997      	ldr	r1, [pc, #604]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d048:	4313      	orrs	r3, r2
 800d04a:	604b      	str	r3, [r1, #4]
 800d04c:	e018      	b.n	800d080 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d04e:	4b95      	ldr	r3, [pc, #596]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	4a94      	ldr	r2, [pc, #592]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d054:	f023 0301 	bic.w	r3, r3, #1
 800d058:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d05a:	f7f8 fe4f 	bl	8005cfc <HAL_GetTick>
 800d05e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d060:	e008      	b.n	800d074 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d062:	f7f8 fe4b 	bl	8005cfc <HAL_GetTick>
 800d066:	4602      	mov	r2, r0
 800d068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d06a:	1ad3      	subs	r3, r2, r3
 800d06c:	2b02      	cmp	r3, #2
 800d06e:	d901      	bls.n	800d074 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800d070:	2303      	movs	r3, #3
 800d072:	e2ed      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d074:	4b8b      	ldr	r3, [pc, #556]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	f003 0304 	and.w	r3, r3, #4
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d1f0      	bne.n	800d062 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	f003 0310 	and.w	r3, r3, #16
 800d088:	2b00      	cmp	r3, #0
 800d08a:	f000 80a9 	beq.w	800d1e0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d08e:	4b85      	ldr	r3, [pc, #532]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d090:	691b      	ldr	r3, [r3, #16]
 800d092:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d096:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d098:	4b82      	ldr	r3, [pc, #520]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d09a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d09c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800d09e:	69bb      	ldr	r3, [r7, #24]
 800d0a0:	2b08      	cmp	r3, #8
 800d0a2:	d007      	beq.n	800d0b4 <HAL_RCC_OscConfig+0x308>
 800d0a4:	69bb      	ldr	r3, [r7, #24]
 800d0a6:	2b18      	cmp	r3, #24
 800d0a8:	d13a      	bne.n	800d120 <HAL_RCC_OscConfig+0x374>
 800d0aa:	697b      	ldr	r3, [r7, #20]
 800d0ac:	f003 0303 	and.w	r3, r3, #3
 800d0b0:	2b01      	cmp	r3, #1
 800d0b2:	d135      	bne.n	800d120 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d0b4:	4b7b      	ldr	r3, [pc, #492]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d005      	beq.n	800d0cc <HAL_RCC_OscConfig+0x320>
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	69db      	ldr	r3, [r3, #28]
 800d0c4:	2b80      	cmp	r3, #128	@ 0x80
 800d0c6:	d001      	beq.n	800d0cc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	e2c1      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d0cc:	f7f8 fe46 	bl	8005d5c <HAL_GetREVID>
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d0d6:	4293      	cmp	r3, r2
 800d0d8:	d817      	bhi.n	800d10a <HAL_RCC_OscConfig+0x35e>
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	6a1b      	ldr	r3, [r3, #32]
 800d0de:	2b20      	cmp	r3, #32
 800d0e0:	d108      	bne.n	800d0f4 <HAL_RCC_OscConfig+0x348>
 800d0e2:	4b70      	ldr	r3, [pc, #448]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d0e4:	685b      	ldr	r3, [r3, #4]
 800d0e6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800d0ea:	4a6e      	ldr	r2, [pc, #440]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d0ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d0f0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d0f2:	e075      	b.n	800d1e0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d0f4:	4b6b      	ldr	r3, [pc, #428]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d0f6:	685b      	ldr	r3, [r3, #4]
 800d0f8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	6a1b      	ldr	r3, [r3, #32]
 800d100:	069b      	lsls	r3, r3, #26
 800d102:	4968      	ldr	r1, [pc, #416]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d104:	4313      	orrs	r3, r2
 800d106:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d108:	e06a      	b.n	800d1e0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d10a:	4b66      	ldr	r3, [pc, #408]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d10c:	68db      	ldr	r3, [r3, #12]
 800d10e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	6a1b      	ldr	r3, [r3, #32]
 800d116:	061b      	lsls	r3, r3, #24
 800d118:	4962      	ldr	r1, [pc, #392]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d11a:	4313      	orrs	r3, r2
 800d11c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d11e:	e05f      	b.n	800d1e0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	69db      	ldr	r3, [r3, #28]
 800d124:	2b00      	cmp	r3, #0
 800d126:	d042      	beq.n	800d1ae <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800d128:	4b5e      	ldr	r3, [pc, #376]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	4a5d      	ldr	r2, [pc, #372]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d12e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d132:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d134:	f7f8 fde2 	bl	8005cfc <HAL_GetTick>
 800d138:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d13a:	e008      	b.n	800d14e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d13c:	f7f8 fdde 	bl	8005cfc <HAL_GetTick>
 800d140:	4602      	mov	r2, r0
 800d142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d144:	1ad3      	subs	r3, r2, r3
 800d146:	2b02      	cmp	r3, #2
 800d148:	d901      	bls.n	800d14e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800d14a:	2303      	movs	r3, #3
 800d14c:	e280      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d14e:	4b55      	ldr	r3, [pc, #340]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d156:	2b00      	cmp	r3, #0
 800d158:	d0f0      	beq.n	800d13c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d15a:	f7f8 fdff 	bl	8005d5c <HAL_GetREVID>
 800d15e:	4603      	mov	r3, r0
 800d160:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d164:	4293      	cmp	r3, r2
 800d166:	d817      	bhi.n	800d198 <HAL_RCC_OscConfig+0x3ec>
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	6a1b      	ldr	r3, [r3, #32]
 800d16c:	2b20      	cmp	r3, #32
 800d16e:	d108      	bne.n	800d182 <HAL_RCC_OscConfig+0x3d6>
 800d170:	4b4c      	ldr	r3, [pc, #304]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d172:	685b      	ldr	r3, [r3, #4]
 800d174:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800d178:	4a4a      	ldr	r2, [pc, #296]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d17a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d17e:	6053      	str	r3, [r2, #4]
 800d180:	e02e      	b.n	800d1e0 <HAL_RCC_OscConfig+0x434>
 800d182:	4b48      	ldr	r3, [pc, #288]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d184:	685b      	ldr	r3, [r3, #4]
 800d186:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	6a1b      	ldr	r3, [r3, #32]
 800d18e:	069b      	lsls	r3, r3, #26
 800d190:	4944      	ldr	r1, [pc, #272]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d192:	4313      	orrs	r3, r2
 800d194:	604b      	str	r3, [r1, #4]
 800d196:	e023      	b.n	800d1e0 <HAL_RCC_OscConfig+0x434>
 800d198:	4b42      	ldr	r3, [pc, #264]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d19a:	68db      	ldr	r3, [r3, #12]
 800d19c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	6a1b      	ldr	r3, [r3, #32]
 800d1a4:	061b      	lsls	r3, r3, #24
 800d1a6:	493f      	ldr	r1, [pc, #252]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d1a8:	4313      	orrs	r3, r2
 800d1aa:	60cb      	str	r3, [r1, #12]
 800d1ac:	e018      	b.n	800d1e0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800d1ae:	4b3d      	ldr	r3, [pc, #244]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	4a3c      	ldr	r2, [pc, #240]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d1b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d1b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d1ba:	f7f8 fd9f 	bl	8005cfc <HAL_GetTick>
 800d1be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d1c0:	e008      	b.n	800d1d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d1c2:	f7f8 fd9b 	bl	8005cfc <HAL_GetTick>
 800d1c6:	4602      	mov	r2, r0
 800d1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ca:	1ad3      	subs	r3, r2, r3
 800d1cc:	2b02      	cmp	r3, #2
 800d1ce:	d901      	bls.n	800d1d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800d1d0:	2303      	movs	r3, #3
 800d1d2:	e23d      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d1d4:	4b33      	ldr	r3, [pc, #204]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d1f0      	bne.n	800d1c2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	f003 0308 	and.w	r3, r3, #8
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d036      	beq.n	800d25a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	695b      	ldr	r3, [r3, #20]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d019      	beq.n	800d228 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d1f4:	4b2b      	ldr	r3, [pc, #172]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d1f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d1f8:	4a2a      	ldr	r2, [pc, #168]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d1fa:	f043 0301 	orr.w	r3, r3, #1
 800d1fe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d200:	f7f8 fd7c 	bl	8005cfc <HAL_GetTick>
 800d204:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d206:	e008      	b.n	800d21a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d208:	f7f8 fd78 	bl	8005cfc <HAL_GetTick>
 800d20c:	4602      	mov	r2, r0
 800d20e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d210:	1ad3      	subs	r3, r2, r3
 800d212:	2b02      	cmp	r3, #2
 800d214:	d901      	bls.n	800d21a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800d216:	2303      	movs	r3, #3
 800d218:	e21a      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d21a:	4b22      	ldr	r3, [pc, #136]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d21c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d21e:	f003 0302 	and.w	r3, r3, #2
 800d222:	2b00      	cmp	r3, #0
 800d224:	d0f0      	beq.n	800d208 <HAL_RCC_OscConfig+0x45c>
 800d226:	e018      	b.n	800d25a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d228:	4b1e      	ldr	r3, [pc, #120]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d22a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d22c:	4a1d      	ldr	r2, [pc, #116]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d22e:	f023 0301 	bic.w	r3, r3, #1
 800d232:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d234:	f7f8 fd62 	bl	8005cfc <HAL_GetTick>
 800d238:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d23a:	e008      	b.n	800d24e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d23c:	f7f8 fd5e 	bl	8005cfc <HAL_GetTick>
 800d240:	4602      	mov	r2, r0
 800d242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d244:	1ad3      	subs	r3, r2, r3
 800d246:	2b02      	cmp	r3, #2
 800d248:	d901      	bls.n	800d24e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800d24a:	2303      	movs	r3, #3
 800d24c:	e200      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d24e:	4b15      	ldr	r3, [pc, #84]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d252:	f003 0302 	and.w	r3, r3, #2
 800d256:	2b00      	cmp	r3, #0
 800d258:	d1f0      	bne.n	800d23c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	f003 0320 	and.w	r3, r3, #32
 800d262:	2b00      	cmp	r3, #0
 800d264:	d039      	beq.n	800d2da <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	699b      	ldr	r3, [r3, #24]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d01c      	beq.n	800d2a8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d26e:	4b0d      	ldr	r3, [pc, #52]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	4a0c      	ldr	r2, [pc, #48]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d274:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d278:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d27a:	f7f8 fd3f 	bl	8005cfc <HAL_GetTick>
 800d27e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d280:	e008      	b.n	800d294 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d282:	f7f8 fd3b 	bl	8005cfc <HAL_GetTick>
 800d286:	4602      	mov	r2, r0
 800d288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d28a:	1ad3      	subs	r3, r2, r3
 800d28c:	2b02      	cmp	r3, #2
 800d28e:	d901      	bls.n	800d294 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800d290:	2303      	movs	r3, #3
 800d292:	e1dd      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d294:	4b03      	ldr	r3, [pc, #12]	@ (800d2a4 <HAL_RCC_OscConfig+0x4f8>)
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d0f0      	beq.n	800d282 <HAL_RCC_OscConfig+0x4d6>
 800d2a0:	e01b      	b.n	800d2da <HAL_RCC_OscConfig+0x52e>
 800d2a2:	bf00      	nop
 800d2a4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d2a8:	4b9b      	ldr	r3, [pc, #620]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	4a9a      	ldr	r2, [pc, #616]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d2ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d2b2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d2b4:	f7f8 fd22 	bl	8005cfc <HAL_GetTick>
 800d2b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d2ba:	e008      	b.n	800d2ce <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d2bc:	f7f8 fd1e 	bl	8005cfc <HAL_GetTick>
 800d2c0:	4602      	mov	r2, r0
 800d2c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2c4:	1ad3      	subs	r3, r2, r3
 800d2c6:	2b02      	cmp	r3, #2
 800d2c8:	d901      	bls.n	800d2ce <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800d2ca:	2303      	movs	r3, #3
 800d2cc:	e1c0      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d2ce:	4b92      	ldr	r3, [pc, #584]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d1f0      	bne.n	800d2bc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	f003 0304 	and.w	r3, r3, #4
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	f000 8081 	beq.w	800d3ea <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800d2e8:	4b8c      	ldr	r3, [pc, #560]	@ (800d51c <HAL_RCC_OscConfig+0x770>)
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	4a8b      	ldr	r2, [pc, #556]	@ (800d51c <HAL_RCC_OscConfig+0x770>)
 800d2ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d2f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d2f4:	f7f8 fd02 	bl	8005cfc <HAL_GetTick>
 800d2f8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d2fa:	e008      	b.n	800d30e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d2fc:	f7f8 fcfe 	bl	8005cfc <HAL_GetTick>
 800d300:	4602      	mov	r2, r0
 800d302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d304:	1ad3      	subs	r3, r2, r3
 800d306:	2b64      	cmp	r3, #100	@ 0x64
 800d308:	d901      	bls.n	800d30e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800d30a:	2303      	movs	r3, #3
 800d30c:	e1a0      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d30e:	4b83      	ldr	r3, [pc, #524]	@ (800d51c <HAL_RCC_OscConfig+0x770>)
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d316:	2b00      	cmp	r3, #0
 800d318:	d0f0      	beq.n	800d2fc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	689b      	ldr	r3, [r3, #8]
 800d31e:	2b01      	cmp	r3, #1
 800d320:	d106      	bne.n	800d330 <HAL_RCC_OscConfig+0x584>
 800d322:	4b7d      	ldr	r3, [pc, #500]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d326:	4a7c      	ldr	r2, [pc, #496]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d328:	f043 0301 	orr.w	r3, r3, #1
 800d32c:	6713      	str	r3, [r2, #112]	@ 0x70
 800d32e:	e02d      	b.n	800d38c <HAL_RCC_OscConfig+0x5e0>
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	689b      	ldr	r3, [r3, #8]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d10c      	bne.n	800d352 <HAL_RCC_OscConfig+0x5a6>
 800d338:	4b77      	ldr	r3, [pc, #476]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d33a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d33c:	4a76      	ldr	r2, [pc, #472]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d33e:	f023 0301 	bic.w	r3, r3, #1
 800d342:	6713      	str	r3, [r2, #112]	@ 0x70
 800d344:	4b74      	ldr	r3, [pc, #464]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d348:	4a73      	ldr	r2, [pc, #460]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d34a:	f023 0304 	bic.w	r3, r3, #4
 800d34e:	6713      	str	r3, [r2, #112]	@ 0x70
 800d350:	e01c      	b.n	800d38c <HAL_RCC_OscConfig+0x5e0>
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	689b      	ldr	r3, [r3, #8]
 800d356:	2b05      	cmp	r3, #5
 800d358:	d10c      	bne.n	800d374 <HAL_RCC_OscConfig+0x5c8>
 800d35a:	4b6f      	ldr	r3, [pc, #444]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d35c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d35e:	4a6e      	ldr	r2, [pc, #440]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d360:	f043 0304 	orr.w	r3, r3, #4
 800d364:	6713      	str	r3, [r2, #112]	@ 0x70
 800d366:	4b6c      	ldr	r3, [pc, #432]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d36a:	4a6b      	ldr	r2, [pc, #428]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d36c:	f043 0301 	orr.w	r3, r3, #1
 800d370:	6713      	str	r3, [r2, #112]	@ 0x70
 800d372:	e00b      	b.n	800d38c <HAL_RCC_OscConfig+0x5e0>
 800d374:	4b68      	ldr	r3, [pc, #416]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d378:	4a67      	ldr	r2, [pc, #412]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d37a:	f023 0301 	bic.w	r3, r3, #1
 800d37e:	6713      	str	r3, [r2, #112]	@ 0x70
 800d380:	4b65      	ldr	r3, [pc, #404]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d384:	4a64      	ldr	r2, [pc, #400]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d386:	f023 0304 	bic.w	r3, r3, #4
 800d38a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	689b      	ldr	r3, [r3, #8]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d015      	beq.n	800d3c0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d394:	f7f8 fcb2 	bl	8005cfc <HAL_GetTick>
 800d398:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d39a:	e00a      	b.n	800d3b2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d39c:	f7f8 fcae 	bl	8005cfc <HAL_GetTick>
 800d3a0:	4602      	mov	r2, r0
 800d3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3a4:	1ad3      	subs	r3, r2, r3
 800d3a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d3aa:	4293      	cmp	r3, r2
 800d3ac:	d901      	bls.n	800d3b2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800d3ae:	2303      	movs	r3, #3
 800d3b0:	e14e      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d3b2:	4b59      	ldr	r3, [pc, #356]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d3b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d3b6:	f003 0302 	and.w	r3, r3, #2
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d0ee      	beq.n	800d39c <HAL_RCC_OscConfig+0x5f0>
 800d3be:	e014      	b.n	800d3ea <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d3c0:	f7f8 fc9c 	bl	8005cfc <HAL_GetTick>
 800d3c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d3c6:	e00a      	b.n	800d3de <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d3c8:	f7f8 fc98 	bl	8005cfc <HAL_GetTick>
 800d3cc:	4602      	mov	r2, r0
 800d3ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d0:	1ad3      	subs	r3, r2, r3
 800d3d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	d901      	bls.n	800d3de <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800d3da:	2303      	movs	r3, #3
 800d3dc:	e138      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d3de:	4b4e      	ldr	r3, [pc, #312]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d3e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d3e2:	f003 0302 	and.w	r3, r3, #2
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d1ee      	bne.n	800d3c8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	f000 812d 	beq.w	800d64e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800d3f4:	4b48      	ldr	r3, [pc, #288]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d3f6:	691b      	ldr	r3, [r3, #16]
 800d3f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d3fc:	2b18      	cmp	r3, #24
 800d3fe:	f000 80bd 	beq.w	800d57c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d406:	2b02      	cmp	r3, #2
 800d408:	f040 809e 	bne.w	800d548 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d40c:	4b42      	ldr	r3, [pc, #264]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	4a41      	ldr	r2, [pc, #260]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d412:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d416:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d418:	f7f8 fc70 	bl	8005cfc <HAL_GetTick>
 800d41c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d41e:	e008      	b.n	800d432 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d420:	f7f8 fc6c 	bl	8005cfc <HAL_GetTick>
 800d424:	4602      	mov	r2, r0
 800d426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d428:	1ad3      	subs	r3, r2, r3
 800d42a:	2b02      	cmp	r3, #2
 800d42c:	d901      	bls.n	800d432 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800d42e:	2303      	movs	r3, #3
 800d430:	e10e      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d432:	4b39      	ldr	r3, [pc, #228]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d1f0      	bne.n	800d420 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d43e:	4b36      	ldr	r3, [pc, #216]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d440:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d442:	4b37      	ldr	r3, [pc, #220]	@ (800d520 <HAL_RCC_OscConfig+0x774>)
 800d444:	4013      	ands	r3, r2
 800d446:	687a      	ldr	r2, [r7, #4]
 800d448:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800d44a:	687a      	ldr	r2, [r7, #4]
 800d44c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d44e:	0112      	lsls	r2, r2, #4
 800d450:	430a      	orrs	r2, r1
 800d452:	4931      	ldr	r1, [pc, #196]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d454:	4313      	orrs	r3, r2
 800d456:	628b      	str	r3, [r1, #40]	@ 0x28
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d45c:	3b01      	subs	r3, #1
 800d45e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d466:	3b01      	subs	r3, #1
 800d468:	025b      	lsls	r3, r3, #9
 800d46a:	b29b      	uxth	r3, r3
 800d46c:	431a      	orrs	r2, r3
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d472:	3b01      	subs	r3, #1
 800d474:	041b      	lsls	r3, r3, #16
 800d476:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d47a:	431a      	orrs	r2, r3
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d480:	3b01      	subs	r3, #1
 800d482:	061b      	lsls	r3, r3, #24
 800d484:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d488:	4923      	ldr	r1, [pc, #140]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d48a:	4313      	orrs	r3, r2
 800d48c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800d48e:	4b22      	ldr	r3, [pc, #136]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d492:	4a21      	ldr	r2, [pc, #132]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d494:	f023 0301 	bic.w	r3, r3, #1
 800d498:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d49a:	4b1f      	ldr	r3, [pc, #124]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d49c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d49e:	4b21      	ldr	r3, [pc, #132]	@ (800d524 <HAL_RCC_OscConfig+0x778>)
 800d4a0:	4013      	ands	r3, r2
 800d4a2:	687a      	ldr	r2, [r7, #4]
 800d4a4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d4a6:	00d2      	lsls	r2, r2, #3
 800d4a8:	491b      	ldr	r1, [pc, #108]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4aa:	4313      	orrs	r3, r2
 800d4ac:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800d4ae:	4b1a      	ldr	r3, [pc, #104]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4b2:	f023 020c 	bic.w	r2, r3, #12
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4ba:	4917      	ldr	r1, [pc, #92]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4bc:	4313      	orrs	r3, r2
 800d4be:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800d4c0:	4b15      	ldr	r3, [pc, #84]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4c4:	f023 0202 	bic.w	r2, r3, #2
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d4cc:	4912      	ldr	r1, [pc, #72]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4ce:	4313      	orrs	r3, r2
 800d4d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800d4d2:	4b11      	ldr	r3, [pc, #68]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4d6:	4a10      	ldr	r2, [pc, #64]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d4dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d4de:	4b0e      	ldr	r3, [pc, #56]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4e2:	4a0d      	ldr	r2, [pc, #52]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d4e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800d4ea:	4b0b      	ldr	r3, [pc, #44]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4ee:	4a0a      	ldr	r2, [pc, #40]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d4f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800d4f6:	4b08      	ldr	r3, [pc, #32]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4fa:	4a07      	ldr	r2, [pc, #28]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d4fc:	f043 0301 	orr.w	r3, r3, #1
 800d500:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d502:	4b05      	ldr	r3, [pc, #20]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	4a04      	ldr	r2, [pc, #16]	@ (800d518 <HAL_RCC_OscConfig+0x76c>)
 800d508:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d50c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d50e:	f7f8 fbf5 	bl	8005cfc <HAL_GetTick>
 800d512:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d514:	e011      	b.n	800d53a <HAL_RCC_OscConfig+0x78e>
 800d516:	bf00      	nop
 800d518:	58024400 	.word	0x58024400
 800d51c:	58024800 	.word	0x58024800
 800d520:	fffffc0c 	.word	0xfffffc0c
 800d524:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d528:	f7f8 fbe8 	bl	8005cfc <HAL_GetTick>
 800d52c:	4602      	mov	r2, r0
 800d52e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d530:	1ad3      	subs	r3, r2, r3
 800d532:	2b02      	cmp	r3, #2
 800d534:	d901      	bls.n	800d53a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800d536:	2303      	movs	r3, #3
 800d538:	e08a      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d53a:	4b47      	ldr	r3, [pc, #284]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d542:	2b00      	cmp	r3, #0
 800d544:	d0f0      	beq.n	800d528 <HAL_RCC_OscConfig+0x77c>
 800d546:	e082      	b.n	800d64e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d548:	4b43      	ldr	r3, [pc, #268]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	4a42      	ldr	r2, [pc, #264]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d54e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d552:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d554:	f7f8 fbd2 	bl	8005cfc <HAL_GetTick>
 800d558:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d55a:	e008      	b.n	800d56e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d55c:	f7f8 fbce 	bl	8005cfc <HAL_GetTick>
 800d560:	4602      	mov	r2, r0
 800d562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d564:	1ad3      	subs	r3, r2, r3
 800d566:	2b02      	cmp	r3, #2
 800d568:	d901      	bls.n	800d56e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800d56a:	2303      	movs	r3, #3
 800d56c:	e070      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d56e:	4b3a      	ldr	r3, [pc, #232]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d576:	2b00      	cmp	r3, #0
 800d578:	d1f0      	bne.n	800d55c <HAL_RCC_OscConfig+0x7b0>
 800d57a:	e068      	b.n	800d64e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800d57c:	4b36      	ldr	r3, [pc, #216]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d57e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d580:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800d582:	4b35      	ldr	r3, [pc, #212]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d586:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d58c:	2b01      	cmp	r3, #1
 800d58e:	d031      	beq.n	800d5f4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d590:	693b      	ldr	r3, [r7, #16]
 800d592:	f003 0203 	and.w	r2, r3, #3
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d59a:	429a      	cmp	r2, r3
 800d59c:	d12a      	bne.n	800d5f4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d59e:	693b      	ldr	r3, [r7, #16]
 800d5a0:	091b      	lsrs	r3, r3, #4
 800d5a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d5aa:	429a      	cmp	r2, r3
 800d5ac:	d122      	bne.n	800d5f4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5b8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d5ba:	429a      	cmp	r2, r3
 800d5bc:	d11a      	bne.n	800d5f4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	0a5b      	lsrs	r3, r3, #9
 800d5c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d5ca:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d5cc:	429a      	cmp	r2, r3
 800d5ce:	d111      	bne.n	800d5f4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	0c1b      	lsrs	r3, r3, #16
 800d5d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5dc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d5de:	429a      	cmp	r2, r3
 800d5e0:	d108      	bne.n	800d5f4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	0e1b      	lsrs	r3, r3, #24
 800d5e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5ee:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d5f0:	429a      	cmp	r2, r3
 800d5f2:	d001      	beq.n	800d5f8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800d5f4:	2301      	movs	r3, #1
 800d5f6:	e02b      	b.n	800d650 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800d5f8:	4b17      	ldr	r3, [pc, #92]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d5fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d5fc:	08db      	lsrs	r3, r3, #3
 800d5fe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d602:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d608:	693a      	ldr	r2, [r7, #16]
 800d60a:	429a      	cmp	r2, r3
 800d60c:	d01f      	beq.n	800d64e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800d60e:	4b12      	ldr	r3, [pc, #72]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d612:	4a11      	ldr	r2, [pc, #68]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d614:	f023 0301 	bic.w	r3, r3, #1
 800d618:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d61a:	f7f8 fb6f 	bl	8005cfc <HAL_GetTick>
 800d61e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800d620:	bf00      	nop
 800d622:	f7f8 fb6b 	bl	8005cfc <HAL_GetTick>
 800d626:	4602      	mov	r2, r0
 800d628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d62a:	4293      	cmp	r3, r2
 800d62c:	d0f9      	beq.n	800d622 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d62e:	4b0a      	ldr	r3, [pc, #40]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d630:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d632:	4b0a      	ldr	r3, [pc, #40]	@ (800d65c <HAL_RCC_OscConfig+0x8b0>)
 800d634:	4013      	ands	r3, r2
 800d636:	687a      	ldr	r2, [r7, #4]
 800d638:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d63a:	00d2      	lsls	r2, r2, #3
 800d63c:	4906      	ldr	r1, [pc, #24]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d63e:	4313      	orrs	r3, r2
 800d640:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800d642:	4b05      	ldr	r3, [pc, #20]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d646:	4a04      	ldr	r2, [pc, #16]	@ (800d658 <HAL_RCC_OscConfig+0x8ac>)
 800d648:	f043 0301 	orr.w	r3, r3, #1
 800d64c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800d64e:	2300      	movs	r3, #0
}
 800d650:	4618      	mov	r0, r3
 800d652:	3730      	adds	r7, #48	@ 0x30
 800d654:	46bd      	mov	sp, r7
 800d656:	bd80      	pop	{r7, pc}
 800d658:	58024400 	.word	0x58024400
 800d65c:	ffff0007 	.word	0xffff0007

0800d660 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b086      	sub	sp, #24
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
 800d668:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d101      	bne.n	800d674 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d670:	2301      	movs	r3, #1
 800d672:	e19c      	b.n	800d9ae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d674:	4b8a      	ldr	r3, [pc, #552]	@ (800d8a0 <HAL_RCC_ClockConfig+0x240>)
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f003 030f 	and.w	r3, r3, #15
 800d67c:	683a      	ldr	r2, [r7, #0]
 800d67e:	429a      	cmp	r2, r3
 800d680:	d910      	bls.n	800d6a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d682:	4b87      	ldr	r3, [pc, #540]	@ (800d8a0 <HAL_RCC_ClockConfig+0x240>)
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	f023 020f 	bic.w	r2, r3, #15
 800d68a:	4985      	ldr	r1, [pc, #532]	@ (800d8a0 <HAL_RCC_ClockConfig+0x240>)
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	4313      	orrs	r3, r2
 800d690:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d692:	4b83      	ldr	r3, [pc, #524]	@ (800d8a0 <HAL_RCC_ClockConfig+0x240>)
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	f003 030f 	and.w	r3, r3, #15
 800d69a:	683a      	ldr	r2, [r7, #0]
 800d69c:	429a      	cmp	r2, r3
 800d69e:	d001      	beq.n	800d6a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	e184      	b.n	800d9ae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f003 0304 	and.w	r3, r3, #4
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d010      	beq.n	800d6d2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	691a      	ldr	r2, [r3, #16]
 800d6b4:	4b7b      	ldr	r3, [pc, #492]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d6b6:	699b      	ldr	r3, [r3, #24]
 800d6b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d6bc:	429a      	cmp	r2, r3
 800d6be:	d908      	bls.n	800d6d2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d6c0:	4b78      	ldr	r3, [pc, #480]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d6c2:	699b      	ldr	r3, [r3, #24]
 800d6c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	691b      	ldr	r3, [r3, #16]
 800d6cc:	4975      	ldr	r1, [pc, #468]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d6ce:	4313      	orrs	r3, r2
 800d6d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	f003 0308 	and.w	r3, r3, #8
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d010      	beq.n	800d700 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	695a      	ldr	r2, [r3, #20]
 800d6e2:	4b70      	ldr	r3, [pc, #448]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d6e4:	69db      	ldr	r3, [r3, #28]
 800d6e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d6ea:	429a      	cmp	r2, r3
 800d6ec:	d908      	bls.n	800d700 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d6ee:	4b6d      	ldr	r3, [pc, #436]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d6f0:	69db      	ldr	r3, [r3, #28]
 800d6f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	695b      	ldr	r3, [r3, #20]
 800d6fa:	496a      	ldr	r1, [pc, #424]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d6fc:	4313      	orrs	r3, r2
 800d6fe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	f003 0310 	and.w	r3, r3, #16
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d010      	beq.n	800d72e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	699a      	ldr	r2, [r3, #24]
 800d710:	4b64      	ldr	r3, [pc, #400]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d712:	69db      	ldr	r3, [r3, #28]
 800d714:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d718:	429a      	cmp	r2, r3
 800d71a:	d908      	bls.n	800d72e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d71c:	4b61      	ldr	r3, [pc, #388]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d71e:	69db      	ldr	r3, [r3, #28]
 800d720:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	699b      	ldr	r3, [r3, #24]
 800d728:	495e      	ldr	r1, [pc, #376]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d72a:	4313      	orrs	r3, r2
 800d72c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	f003 0320 	and.w	r3, r3, #32
 800d736:	2b00      	cmp	r3, #0
 800d738:	d010      	beq.n	800d75c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	69da      	ldr	r2, [r3, #28]
 800d73e:	4b59      	ldr	r3, [pc, #356]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d740:	6a1b      	ldr	r3, [r3, #32]
 800d742:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d746:	429a      	cmp	r2, r3
 800d748:	d908      	bls.n	800d75c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d74a:	4b56      	ldr	r3, [pc, #344]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d74c:	6a1b      	ldr	r3, [r3, #32]
 800d74e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	69db      	ldr	r3, [r3, #28]
 800d756:	4953      	ldr	r1, [pc, #332]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d758:	4313      	orrs	r3, r2
 800d75a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	f003 0302 	and.w	r3, r3, #2
 800d764:	2b00      	cmp	r3, #0
 800d766:	d010      	beq.n	800d78a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	68da      	ldr	r2, [r3, #12]
 800d76c:	4b4d      	ldr	r3, [pc, #308]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d76e:	699b      	ldr	r3, [r3, #24]
 800d770:	f003 030f 	and.w	r3, r3, #15
 800d774:	429a      	cmp	r2, r3
 800d776:	d908      	bls.n	800d78a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d778:	4b4a      	ldr	r3, [pc, #296]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d77a:	699b      	ldr	r3, [r3, #24]
 800d77c:	f023 020f 	bic.w	r2, r3, #15
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	68db      	ldr	r3, [r3, #12]
 800d784:	4947      	ldr	r1, [pc, #284]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d786:	4313      	orrs	r3, r2
 800d788:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	f003 0301 	and.w	r3, r3, #1
 800d792:	2b00      	cmp	r3, #0
 800d794:	d055      	beq.n	800d842 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800d796:	4b43      	ldr	r3, [pc, #268]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d798:	699b      	ldr	r3, [r3, #24]
 800d79a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	689b      	ldr	r3, [r3, #8]
 800d7a2:	4940      	ldr	r1, [pc, #256]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d7a4:	4313      	orrs	r3, r2
 800d7a6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	685b      	ldr	r3, [r3, #4]
 800d7ac:	2b02      	cmp	r3, #2
 800d7ae:	d107      	bne.n	800d7c0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d7b0:	4b3c      	ldr	r3, [pc, #240]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d121      	bne.n	800d800 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d7bc:	2301      	movs	r3, #1
 800d7be:	e0f6      	b.n	800d9ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	685b      	ldr	r3, [r3, #4]
 800d7c4:	2b03      	cmp	r3, #3
 800d7c6:	d107      	bne.n	800d7d8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d7c8:	4b36      	ldr	r3, [pc, #216]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d115      	bne.n	800d800 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d7d4:	2301      	movs	r3, #1
 800d7d6:	e0ea      	b.n	800d9ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	685b      	ldr	r3, [r3, #4]
 800d7dc:	2b01      	cmp	r3, #1
 800d7de:	d107      	bne.n	800d7f0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d7e0:	4b30      	ldr	r3, [pc, #192]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d109      	bne.n	800d800 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d7ec:	2301      	movs	r3, #1
 800d7ee:	e0de      	b.n	800d9ae <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d7f0:	4b2c      	ldr	r3, [pc, #176]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	f003 0304 	and.w	r3, r3, #4
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d101      	bne.n	800d800 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d7fc:	2301      	movs	r3, #1
 800d7fe:	e0d6      	b.n	800d9ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d800:	4b28      	ldr	r3, [pc, #160]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d802:	691b      	ldr	r3, [r3, #16]
 800d804:	f023 0207 	bic.w	r2, r3, #7
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	685b      	ldr	r3, [r3, #4]
 800d80c:	4925      	ldr	r1, [pc, #148]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d80e:	4313      	orrs	r3, r2
 800d810:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d812:	f7f8 fa73 	bl	8005cfc <HAL_GetTick>
 800d816:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d818:	e00a      	b.n	800d830 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d81a:	f7f8 fa6f 	bl	8005cfc <HAL_GetTick>
 800d81e:	4602      	mov	r2, r0
 800d820:	697b      	ldr	r3, [r7, #20]
 800d822:	1ad3      	subs	r3, r2, r3
 800d824:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d828:	4293      	cmp	r3, r2
 800d82a:	d901      	bls.n	800d830 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800d82c:	2303      	movs	r3, #3
 800d82e:	e0be      	b.n	800d9ae <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d830:	4b1c      	ldr	r3, [pc, #112]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d832:	691b      	ldr	r3, [r3, #16]
 800d834:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	685b      	ldr	r3, [r3, #4]
 800d83c:	00db      	lsls	r3, r3, #3
 800d83e:	429a      	cmp	r2, r3
 800d840:	d1eb      	bne.n	800d81a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	f003 0302 	and.w	r3, r3, #2
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d010      	beq.n	800d870 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	68da      	ldr	r2, [r3, #12]
 800d852:	4b14      	ldr	r3, [pc, #80]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d854:	699b      	ldr	r3, [r3, #24]
 800d856:	f003 030f 	and.w	r3, r3, #15
 800d85a:	429a      	cmp	r2, r3
 800d85c:	d208      	bcs.n	800d870 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d85e:	4b11      	ldr	r3, [pc, #68]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d860:	699b      	ldr	r3, [r3, #24]
 800d862:	f023 020f 	bic.w	r2, r3, #15
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	68db      	ldr	r3, [r3, #12]
 800d86a:	490e      	ldr	r1, [pc, #56]	@ (800d8a4 <HAL_RCC_ClockConfig+0x244>)
 800d86c:	4313      	orrs	r3, r2
 800d86e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d870:	4b0b      	ldr	r3, [pc, #44]	@ (800d8a0 <HAL_RCC_ClockConfig+0x240>)
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	f003 030f 	and.w	r3, r3, #15
 800d878:	683a      	ldr	r2, [r7, #0]
 800d87a:	429a      	cmp	r2, r3
 800d87c:	d214      	bcs.n	800d8a8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d87e:	4b08      	ldr	r3, [pc, #32]	@ (800d8a0 <HAL_RCC_ClockConfig+0x240>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	f023 020f 	bic.w	r2, r3, #15
 800d886:	4906      	ldr	r1, [pc, #24]	@ (800d8a0 <HAL_RCC_ClockConfig+0x240>)
 800d888:	683b      	ldr	r3, [r7, #0]
 800d88a:	4313      	orrs	r3, r2
 800d88c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d88e:	4b04      	ldr	r3, [pc, #16]	@ (800d8a0 <HAL_RCC_ClockConfig+0x240>)
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	f003 030f 	and.w	r3, r3, #15
 800d896:	683a      	ldr	r2, [r7, #0]
 800d898:	429a      	cmp	r2, r3
 800d89a:	d005      	beq.n	800d8a8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800d89c:	2301      	movs	r3, #1
 800d89e:	e086      	b.n	800d9ae <HAL_RCC_ClockConfig+0x34e>
 800d8a0:	52002000 	.word	0x52002000
 800d8a4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	f003 0304 	and.w	r3, r3, #4
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d010      	beq.n	800d8d6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	691a      	ldr	r2, [r3, #16]
 800d8b8:	4b3f      	ldr	r3, [pc, #252]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d8ba:	699b      	ldr	r3, [r3, #24]
 800d8bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d8c0:	429a      	cmp	r2, r3
 800d8c2:	d208      	bcs.n	800d8d6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d8c4:	4b3c      	ldr	r3, [pc, #240]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d8c6:	699b      	ldr	r3, [r3, #24]
 800d8c8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	691b      	ldr	r3, [r3, #16]
 800d8d0:	4939      	ldr	r1, [pc, #228]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d8d2:	4313      	orrs	r3, r2
 800d8d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	f003 0308 	and.w	r3, r3, #8
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d010      	beq.n	800d904 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	695a      	ldr	r2, [r3, #20]
 800d8e6:	4b34      	ldr	r3, [pc, #208]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d8e8:	69db      	ldr	r3, [r3, #28]
 800d8ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d8ee:	429a      	cmp	r2, r3
 800d8f0:	d208      	bcs.n	800d904 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d8f2:	4b31      	ldr	r3, [pc, #196]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d8f4:	69db      	ldr	r3, [r3, #28]
 800d8f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	695b      	ldr	r3, [r3, #20]
 800d8fe:	492e      	ldr	r1, [pc, #184]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d900:	4313      	orrs	r3, r2
 800d902:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	f003 0310 	and.w	r3, r3, #16
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d010      	beq.n	800d932 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	699a      	ldr	r2, [r3, #24]
 800d914:	4b28      	ldr	r3, [pc, #160]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d916:	69db      	ldr	r3, [r3, #28]
 800d918:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d91c:	429a      	cmp	r2, r3
 800d91e:	d208      	bcs.n	800d932 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d920:	4b25      	ldr	r3, [pc, #148]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d922:	69db      	ldr	r3, [r3, #28]
 800d924:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	699b      	ldr	r3, [r3, #24]
 800d92c:	4922      	ldr	r1, [pc, #136]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d92e:	4313      	orrs	r3, r2
 800d930:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	f003 0320 	and.w	r3, r3, #32
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d010      	beq.n	800d960 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	69da      	ldr	r2, [r3, #28]
 800d942:	4b1d      	ldr	r3, [pc, #116]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d944:	6a1b      	ldr	r3, [r3, #32]
 800d946:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d94a:	429a      	cmp	r2, r3
 800d94c:	d208      	bcs.n	800d960 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d94e:	4b1a      	ldr	r3, [pc, #104]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d950:	6a1b      	ldr	r3, [r3, #32]
 800d952:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	69db      	ldr	r3, [r3, #28]
 800d95a:	4917      	ldr	r1, [pc, #92]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d95c:	4313      	orrs	r3, r2
 800d95e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800d960:	f000 f834 	bl	800d9cc <HAL_RCC_GetSysClockFreq>
 800d964:	4602      	mov	r2, r0
 800d966:	4b14      	ldr	r3, [pc, #80]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d968:	699b      	ldr	r3, [r3, #24]
 800d96a:	0a1b      	lsrs	r3, r3, #8
 800d96c:	f003 030f 	and.w	r3, r3, #15
 800d970:	4912      	ldr	r1, [pc, #72]	@ (800d9bc <HAL_RCC_ClockConfig+0x35c>)
 800d972:	5ccb      	ldrb	r3, [r1, r3]
 800d974:	f003 031f 	and.w	r3, r3, #31
 800d978:	fa22 f303 	lsr.w	r3, r2, r3
 800d97c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800d97e:	4b0e      	ldr	r3, [pc, #56]	@ (800d9b8 <HAL_RCC_ClockConfig+0x358>)
 800d980:	699b      	ldr	r3, [r3, #24]
 800d982:	f003 030f 	and.w	r3, r3, #15
 800d986:	4a0d      	ldr	r2, [pc, #52]	@ (800d9bc <HAL_RCC_ClockConfig+0x35c>)
 800d988:	5cd3      	ldrb	r3, [r2, r3]
 800d98a:	f003 031f 	and.w	r3, r3, #31
 800d98e:	693a      	ldr	r2, [r7, #16]
 800d990:	fa22 f303 	lsr.w	r3, r2, r3
 800d994:	4a0a      	ldr	r2, [pc, #40]	@ (800d9c0 <HAL_RCC_ClockConfig+0x360>)
 800d996:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800d998:	4a0a      	ldr	r2, [pc, #40]	@ (800d9c4 <HAL_RCC_ClockConfig+0x364>)
 800d99a:	693b      	ldr	r3, [r7, #16]
 800d99c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800d99e:	4b0a      	ldr	r3, [pc, #40]	@ (800d9c8 <HAL_RCC_ClockConfig+0x368>)
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	f7f8 f960 	bl	8005c68 <HAL_InitTick>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800d9ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	3718      	adds	r7, #24
 800d9b2:	46bd      	mov	sp, r7
 800d9b4:	bd80      	pop	{r7, pc}
 800d9b6:	bf00      	nop
 800d9b8:	58024400 	.word	0x58024400
 800d9bc:	08018f20 	.word	0x08018f20
 800d9c0:	2400003c 	.word	0x2400003c
 800d9c4:	24000038 	.word	0x24000038
 800d9c8:	24000040 	.word	0x24000040

0800d9cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d9cc:	b480      	push	{r7}
 800d9ce:	b089      	sub	sp, #36	@ 0x24
 800d9d0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d9d2:	4bb3      	ldr	r3, [pc, #716]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d9d4:	691b      	ldr	r3, [r3, #16]
 800d9d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d9da:	2b18      	cmp	r3, #24
 800d9dc:	f200 8155 	bhi.w	800dc8a <HAL_RCC_GetSysClockFreq+0x2be>
 800d9e0:	a201      	add	r2, pc, #4	@ (adr r2, 800d9e8 <HAL_RCC_GetSysClockFreq+0x1c>)
 800d9e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9e6:	bf00      	nop
 800d9e8:	0800da4d 	.word	0x0800da4d
 800d9ec:	0800dc8b 	.word	0x0800dc8b
 800d9f0:	0800dc8b 	.word	0x0800dc8b
 800d9f4:	0800dc8b 	.word	0x0800dc8b
 800d9f8:	0800dc8b 	.word	0x0800dc8b
 800d9fc:	0800dc8b 	.word	0x0800dc8b
 800da00:	0800dc8b 	.word	0x0800dc8b
 800da04:	0800dc8b 	.word	0x0800dc8b
 800da08:	0800da73 	.word	0x0800da73
 800da0c:	0800dc8b 	.word	0x0800dc8b
 800da10:	0800dc8b 	.word	0x0800dc8b
 800da14:	0800dc8b 	.word	0x0800dc8b
 800da18:	0800dc8b 	.word	0x0800dc8b
 800da1c:	0800dc8b 	.word	0x0800dc8b
 800da20:	0800dc8b 	.word	0x0800dc8b
 800da24:	0800dc8b 	.word	0x0800dc8b
 800da28:	0800da79 	.word	0x0800da79
 800da2c:	0800dc8b 	.word	0x0800dc8b
 800da30:	0800dc8b 	.word	0x0800dc8b
 800da34:	0800dc8b 	.word	0x0800dc8b
 800da38:	0800dc8b 	.word	0x0800dc8b
 800da3c:	0800dc8b 	.word	0x0800dc8b
 800da40:	0800dc8b 	.word	0x0800dc8b
 800da44:	0800dc8b 	.word	0x0800dc8b
 800da48:	0800da7f 	.word	0x0800da7f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800da4c:	4b94      	ldr	r3, [pc, #592]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	f003 0320 	and.w	r3, r3, #32
 800da54:	2b00      	cmp	r3, #0
 800da56:	d009      	beq.n	800da6c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800da58:	4b91      	ldr	r3, [pc, #580]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	08db      	lsrs	r3, r3, #3
 800da5e:	f003 0303 	and.w	r3, r3, #3
 800da62:	4a90      	ldr	r2, [pc, #576]	@ (800dca4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800da64:	fa22 f303 	lsr.w	r3, r2, r3
 800da68:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800da6a:	e111      	b.n	800dc90 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800da6c:	4b8d      	ldr	r3, [pc, #564]	@ (800dca4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800da6e:	61bb      	str	r3, [r7, #24]
      break;
 800da70:	e10e      	b.n	800dc90 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800da72:	4b8d      	ldr	r3, [pc, #564]	@ (800dca8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800da74:	61bb      	str	r3, [r7, #24]
      break;
 800da76:	e10b      	b.n	800dc90 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800da78:	4b8c      	ldr	r3, [pc, #560]	@ (800dcac <HAL_RCC_GetSysClockFreq+0x2e0>)
 800da7a:	61bb      	str	r3, [r7, #24]
      break;
 800da7c:	e108      	b.n	800dc90 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800da7e:	4b88      	ldr	r3, [pc, #544]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800da80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da82:	f003 0303 	and.w	r3, r3, #3
 800da86:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800da88:	4b85      	ldr	r3, [pc, #532]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800da8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da8c:	091b      	lsrs	r3, r3, #4
 800da8e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800da92:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800da94:	4b82      	ldr	r3, [pc, #520]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800da96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da98:	f003 0301 	and.w	r3, r3, #1
 800da9c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800da9e:	4b80      	ldr	r3, [pc, #512]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800daa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800daa2:	08db      	lsrs	r3, r3, #3
 800daa4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800daa8:	68fa      	ldr	r2, [r7, #12]
 800daaa:	fb02 f303 	mul.w	r3, r2, r3
 800daae:	ee07 3a90 	vmov	s15, r3
 800dab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dab6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800daba:	693b      	ldr	r3, [r7, #16]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	f000 80e1 	beq.w	800dc84 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800dac2:	697b      	ldr	r3, [r7, #20]
 800dac4:	2b02      	cmp	r3, #2
 800dac6:	f000 8083 	beq.w	800dbd0 <HAL_RCC_GetSysClockFreq+0x204>
 800daca:	697b      	ldr	r3, [r7, #20]
 800dacc:	2b02      	cmp	r3, #2
 800dace:	f200 80a1 	bhi.w	800dc14 <HAL_RCC_GetSysClockFreq+0x248>
 800dad2:	697b      	ldr	r3, [r7, #20]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d003      	beq.n	800dae0 <HAL_RCC_GetSysClockFreq+0x114>
 800dad8:	697b      	ldr	r3, [r7, #20]
 800dada:	2b01      	cmp	r3, #1
 800dadc:	d056      	beq.n	800db8c <HAL_RCC_GetSysClockFreq+0x1c0>
 800dade:	e099      	b.n	800dc14 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dae0:	4b6f      	ldr	r3, [pc, #444]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	f003 0320 	and.w	r3, r3, #32
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d02d      	beq.n	800db48 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800daec:	4b6c      	ldr	r3, [pc, #432]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	08db      	lsrs	r3, r3, #3
 800daf2:	f003 0303 	and.w	r3, r3, #3
 800daf6:	4a6b      	ldr	r2, [pc, #428]	@ (800dca4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800daf8:	fa22 f303 	lsr.w	r3, r2, r3
 800dafc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	ee07 3a90 	vmov	s15, r3
 800db04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db08:	693b      	ldr	r3, [r7, #16]
 800db0a:	ee07 3a90 	vmov	s15, r3
 800db0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db16:	4b62      	ldr	r3, [pc, #392]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800db18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db1e:	ee07 3a90 	vmov	s15, r3
 800db22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db26:	ed97 6a02 	vldr	s12, [r7, #8]
 800db2a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800dcb0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800db2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800db3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db42:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800db46:	e087      	b.n	800dc58 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db48:	693b      	ldr	r3, [r7, #16]
 800db4a:	ee07 3a90 	vmov	s15, r3
 800db4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db52:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800dcb4 <HAL_RCC_GetSysClockFreq+0x2e8>
 800db56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db5a:	4b51      	ldr	r3, [pc, #324]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800db5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db62:	ee07 3a90 	vmov	s15, r3
 800db66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db6a:	ed97 6a02 	vldr	s12, [r7, #8]
 800db6e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800dcb0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800db72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800db7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800db8a:	e065      	b.n	800dc58 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db8c:	693b      	ldr	r3, [r7, #16]
 800db8e:	ee07 3a90 	vmov	s15, r3
 800db92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db96:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800dcb8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800db9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db9e:	4b40      	ldr	r3, [pc, #256]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dba2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dba6:	ee07 3a90 	vmov	s15, r3
 800dbaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dbae:	ed97 6a02 	vldr	s12, [r7, #8]
 800dbb2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800dcb0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800dbb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dbba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dbbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dbc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dbca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800dbce:	e043      	b.n	800dc58 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dbd0:	693b      	ldr	r3, [r7, #16]
 800dbd2:	ee07 3a90 	vmov	s15, r3
 800dbd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbda:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800dcbc <HAL_RCC_GetSysClockFreq+0x2f0>
 800dbde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dbe2:	4b2f      	ldr	r3, [pc, #188]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dbe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dbe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbea:	ee07 3a90 	vmov	s15, r3
 800dbee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dbf2:	ed97 6a02 	vldr	s12, [r7, #8]
 800dbf6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800dcb0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800dbfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dbfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dc06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800dc12:	e021      	b.n	800dc58 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dc14:	693b      	ldr	r3, [r7, #16]
 800dc16:	ee07 3a90 	vmov	s15, r3
 800dc1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc1e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800dcb8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800dc22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dc26:	4b1e      	ldr	r3, [pc, #120]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dc28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc2e:	ee07 3a90 	vmov	s15, r3
 800dc32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc36:	ed97 6a02 	vldr	s12, [r7, #8]
 800dc3a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800dcb0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800dc3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dc42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dc4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc52:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800dc56:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800dc58:	4b11      	ldr	r3, [pc, #68]	@ (800dca0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dc5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc5c:	0a5b      	lsrs	r3, r3, #9
 800dc5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc62:	3301      	adds	r3, #1
 800dc64:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	ee07 3a90 	vmov	s15, r3
 800dc6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dc70:	edd7 6a07 	vldr	s13, [r7, #28]
 800dc74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc7c:	ee17 3a90 	vmov	r3, s15
 800dc80:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800dc82:	e005      	b.n	800dc90 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800dc84:	2300      	movs	r3, #0
 800dc86:	61bb      	str	r3, [r7, #24]
      break;
 800dc88:	e002      	b.n	800dc90 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800dc8a:	4b07      	ldr	r3, [pc, #28]	@ (800dca8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800dc8c:	61bb      	str	r3, [r7, #24]
      break;
 800dc8e:	bf00      	nop
  }

  return sysclockfreq;
 800dc90:	69bb      	ldr	r3, [r7, #24]
}
 800dc92:	4618      	mov	r0, r3
 800dc94:	3724      	adds	r7, #36	@ 0x24
 800dc96:	46bd      	mov	sp, r7
 800dc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9c:	4770      	bx	lr
 800dc9e:	bf00      	nop
 800dca0:	58024400 	.word	0x58024400
 800dca4:	03d09000 	.word	0x03d09000
 800dca8:	003d0900 	.word	0x003d0900
 800dcac:	017d7840 	.word	0x017d7840
 800dcb0:	46000000 	.word	0x46000000
 800dcb4:	4c742400 	.word	0x4c742400
 800dcb8:	4a742400 	.word	0x4a742400
 800dcbc:	4bbebc20 	.word	0x4bbebc20

0800dcc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b082      	sub	sp, #8
 800dcc4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800dcc6:	f7ff fe81 	bl	800d9cc <HAL_RCC_GetSysClockFreq>
 800dcca:	4602      	mov	r2, r0
 800dccc:	4b10      	ldr	r3, [pc, #64]	@ (800dd10 <HAL_RCC_GetHCLKFreq+0x50>)
 800dcce:	699b      	ldr	r3, [r3, #24]
 800dcd0:	0a1b      	lsrs	r3, r3, #8
 800dcd2:	f003 030f 	and.w	r3, r3, #15
 800dcd6:	490f      	ldr	r1, [pc, #60]	@ (800dd14 <HAL_RCC_GetHCLKFreq+0x54>)
 800dcd8:	5ccb      	ldrb	r3, [r1, r3]
 800dcda:	f003 031f 	and.w	r3, r3, #31
 800dcde:	fa22 f303 	lsr.w	r3, r2, r3
 800dce2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800dce4:	4b0a      	ldr	r3, [pc, #40]	@ (800dd10 <HAL_RCC_GetHCLKFreq+0x50>)
 800dce6:	699b      	ldr	r3, [r3, #24]
 800dce8:	f003 030f 	and.w	r3, r3, #15
 800dcec:	4a09      	ldr	r2, [pc, #36]	@ (800dd14 <HAL_RCC_GetHCLKFreq+0x54>)
 800dcee:	5cd3      	ldrb	r3, [r2, r3]
 800dcf0:	f003 031f 	and.w	r3, r3, #31
 800dcf4:	687a      	ldr	r2, [r7, #4]
 800dcf6:	fa22 f303 	lsr.w	r3, r2, r3
 800dcfa:	4a07      	ldr	r2, [pc, #28]	@ (800dd18 <HAL_RCC_GetHCLKFreq+0x58>)
 800dcfc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800dcfe:	4a07      	ldr	r2, [pc, #28]	@ (800dd1c <HAL_RCC_GetHCLKFreq+0x5c>)
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800dd04:	4b04      	ldr	r3, [pc, #16]	@ (800dd18 <HAL_RCC_GetHCLKFreq+0x58>)
 800dd06:	681b      	ldr	r3, [r3, #0]
}
 800dd08:	4618      	mov	r0, r3
 800dd0a:	3708      	adds	r7, #8
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	bd80      	pop	{r7, pc}
 800dd10:	58024400 	.word	0x58024400
 800dd14:	08018f20 	.word	0x08018f20
 800dd18:	2400003c 	.word	0x2400003c
 800dd1c:	24000038 	.word	0x24000038

0800dd20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800dd24:	f7ff ffcc 	bl	800dcc0 <HAL_RCC_GetHCLKFreq>
 800dd28:	4602      	mov	r2, r0
 800dd2a:	4b06      	ldr	r3, [pc, #24]	@ (800dd44 <HAL_RCC_GetPCLK1Freq+0x24>)
 800dd2c:	69db      	ldr	r3, [r3, #28]
 800dd2e:	091b      	lsrs	r3, r3, #4
 800dd30:	f003 0307 	and.w	r3, r3, #7
 800dd34:	4904      	ldr	r1, [pc, #16]	@ (800dd48 <HAL_RCC_GetPCLK1Freq+0x28>)
 800dd36:	5ccb      	ldrb	r3, [r1, r3]
 800dd38:	f003 031f 	and.w	r3, r3, #31
 800dd3c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800dd40:	4618      	mov	r0, r3
 800dd42:	bd80      	pop	{r7, pc}
 800dd44:	58024400 	.word	0x58024400
 800dd48:	08018f20 	.word	0x08018f20

0800dd4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800dd50:	f7ff ffb6 	bl	800dcc0 <HAL_RCC_GetHCLKFreq>
 800dd54:	4602      	mov	r2, r0
 800dd56:	4b06      	ldr	r3, [pc, #24]	@ (800dd70 <HAL_RCC_GetPCLK2Freq+0x24>)
 800dd58:	69db      	ldr	r3, [r3, #28]
 800dd5a:	0a1b      	lsrs	r3, r3, #8
 800dd5c:	f003 0307 	and.w	r3, r3, #7
 800dd60:	4904      	ldr	r1, [pc, #16]	@ (800dd74 <HAL_RCC_GetPCLK2Freq+0x28>)
 800dd62:	5ccb      	ldrb	r3, [r1, r3]
 800dd64:	f003 031f 	and.w	r3, r3, #31
 800dd68:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	bd80      	pop	{r7, pc}
 800dd70:	58024400 	.word	0x58024400
 800dd74:	08018f20 	.word	0x08018f20

0800dd78 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800dd78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dd7c:	b0ca      	sub	sp, #296	@ 0x128
 800dd7e:	af00      	add	r7, sp, #0
 800dd80:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800dd84:	2300      	movs	r3, #0
 800dd86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800dd90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd98:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800dd9c:	2500      	movs	r5, #0
 800dd9e:	ea54 0305 	orrs.w	r3, r4, r5
 800dda2:	d049      	beq.n	800de38 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800dda4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dda8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ddaa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ddae:	d02f      	beq.n	800de10 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800ddb0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ddb4:	d828      	bhi.n	800de08 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ddb6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ddba:	d01a      	beq.n	800ddf2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800ddbc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ddc0:	d822      	bhi.n	800de08 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d003      	beq.n	800ddce <HAL_RCCEx_PeriphCLKConfig+0x56>
 800ddc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ddca:	d007      	beq.n	800dddc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ddcc:	e01c      	b.n	800de08 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ddce:	4bb8      	ldr	r3, [pc, #736]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ddd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddd2:	4ab7      	ldr	r2, [pc, #732]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ddd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ddd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ddda:	e01a      	b.n	800de12 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800dddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dde0:	3308      	adds	r3, #8
 800dde2:	2102      	movs	r1, #2
 800dde4:	4618      	mov	r0, r3
 800dde6:	f001 fc8f 	bl	800f708 <RCCEx_PLL2_Config>
 800ddea:	4603      	mov	r3, r0
 800ddec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ddf0:	e00f      	b.n	800de12 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ddf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ddf6:	3328      	adds	r3, #40	@ 0x28
 800ddf8:	2102      	movs	r1, #2
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	f001 fd36 	bl	800f86c <RCCEx_PLL3_Config>
 800de00:	4603      	mov	r3, r0
 800de02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800de06:	e004      	b.n	800de12 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800de08:	2301      	movs	r3, #1
 800de0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800de0e:	e000      	b.n	800de12 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800de10:	bf00      	nop
    }

    if (ret == HAL_OK)
 800de12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800de16:	2b00      	cmp	r3, #0
 800de18:	d10a      	bne.n	800de30 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800de1a:	4ba5      	ldr	r3, [pc, #660]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800de1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de1e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800de22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de28:	4aa1      	ldr	r2, [pc, #644]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800de2a:	430b      	orrs	r3, r1
 800de2c:	6513      	str	r3, [r2, #80]	@ 0x50
 800de2e:	e003      	b.n	800de38 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800de30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800de34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800de38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de40:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800de44:	f04f 0900 	mov.w	r9, #0
 800de48:	ea58 0309 	orrs.w	r3, r8, r9
 800de4c:	d047      	beq.n	800dede <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800de4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de54:	2b04      	cmp	r3, #4
 800de56:	d82a      	bhi.n	800deae <HAL_RCCEx_PeriphCLKConfig+0x136>
 800de58:	a201      	add	r2, pc, #4	@ (adr r2, 800de60 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800de5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de5e:	bf00      	nop
 800de60:	0800de75 	.word	0x0800de75
 800de64:	0800de83 	.word	0x0800de83
 800de68:	0800de99 	.word	0x0800de99
 800de6c:	0800deb7 	.word	0x0800deb7
 800de70:	0800deb7 	.word	0x0800deb7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800de74:	4b8e      	ldr	r3, [pc, #568]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800de76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de78:	4a8d      	ldr	r2, [pc, #564]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800de7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800de7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800de80:	e01a      	b.n	800deb8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800de82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de86:	3308      	adds	r3, #8
 800de88:	2100      	movs	r1, #0
 800de8a:	4618      	mov	r0, r3
 800de8c:	f001 fc3c 	bl	800f708 <RCCEx_PLL2_Config>
 800de90:	4603      	mov	r3, r0
 800de92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800de96:	e00f      	b.n	800deb8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800de98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de9c:	3328      	adds	r3, #40	@ 0x28
 800de9e:	2100      	movs	r1, #0
 800dea0:	4618      	mov	r0, r3
 800dea2:	f001 fce3 	bl	800f86c <RCCEx_PLL3_Config>
 800dea6:	4603      	mov	r3, r0
 800dea8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800deac:	e004      	b.n	800deb8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800deae:	2301      	movs	r3, #1
 800deb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800deb4:	e000      	b.n	800deb8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800deb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800deb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800debc:	2b00      	cmp	r3, #0
 800debe:	d10a      	bne.n	800ded6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800dec0:	4b7b      	ldr	r3, [pc, #492]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dec4:	f023 0107 	bic.w	r1, r3, #7
 800dec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800decc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dece:	4a78      	ldr	r2, [pc, #480]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ded0:	430b      	orrs	r3, r1
 800ded2:	6513      	str	r3, [r2, #80]	@ 0x50
 800ded4:	e003      	b.n	800dede <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ded6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800deda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800dede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800deea:	f04f 0b00 	mov.w	fp, #0
 800deee:	ea5a 030b 	orrs.w	r3, sl, fp
 800def2:	d04c      	beq.n	800df8e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800def4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800def8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800defa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800defe:	d030      	beq.n	800df62 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800df00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800df04:	d829      	bhi.n	800df5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800df06:	2bc0      	cmp	r3, #192	@ 0xc0
 800df08:	d02d      	beq.n	800df66 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800df0a:	2bc0      	cmp	r3, #192	@ 0xc0
 800df0c:	d825      	bhi.n	800df5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800df0e:	2b80      	cmp	r3, #128	@ 0x80
 800df10:	d018      	beq.n	800df44 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800df12:	2b80      	cmp	r3, #128	@ 0x80
 800df14:	d821      	bhi.n	800df5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800df16:	2b00      	cmp	r3, #0
 800df18:	d002      	beq.n	800df20 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800df1a:	2b40      	cmp	r3, #64	@ 0x40
 800df1c:	d007      	beq.n	800df2e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800df1e:	e01c      	b.n	800df5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800df20:	4b63      	ldr	r3, [pc, #396]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800df22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df24:	4a62      	ldr	r2, [pc, #392]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800df26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800df2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800df2c:	e01c      	b.n	800df68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800df2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df32:	3308      	adds	r3, #8
 800df34:	2100      	movs	r1, #0
 800df36:	4618      	mov	r0, r3
 800df38:	f001 fbe6 	bl	800f708 <RCCEx_PLL2_Config>
 800df3c:	4603      	mov	r3, r0
 800df3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800df42:	e011      	b.n	800df68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800df44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df48:	3328      	adds	r3, #40	@ 0x28
 800df4a:	2100      	movs	r1, #0
 800df4c:	4618      	mov	r0, r3
 800df4e:	f001 fc8d 	bl	800f86c <RCCEx_PLL3_Config>
 800df52:	4603      	mov	r3, r0
 800df54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800df58:	e006      	b.n	800df68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800df5a:	2301      	movs	r3, #1
 800df5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800df60:	e002      	b.n	800df68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800df62:	bf00      	nop
 800df64:	e000      	b.n	800df68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800df66:	bf00      	nop
    }

    if (ret == HAL_OK)
 800df68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d10a      	bne.n	800df86 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800df70:	4b4f      	ldr	r3, [pc, #316]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800df72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800df74:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800df78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800df7e:	4a4c      	ldr	r2, [pc, #304]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800df80:	430b      	orrs	r3, r1
 800df82:	6513      	str	r3, [r2, #80]	@ 0x50
 800df84:	e003      	b.n	800df8e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800df86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800df8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800df8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df96:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800df9a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800df9e:	2300      	movs	r3, #0
 800dfa0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800dfa4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800dfa8:	460b      	mov	r3, r1
 800dfaa:	4313      	orrs	r3, r2
 800dfac:	d053      	beq.n	800e056 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800dfae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dfb2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800dfb6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800dfba:	d035      	beq.n	800e028 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800dfbc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800dfc0:	d82e      	bhi.n	800e020 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800dfc2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800dfc6:	d031      	beq.n	800e02c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800dfc8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800dfcc:	d828      	bhi.n	800e020 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800dfce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dfd2:	d01a      	beq.n	800e00a <HAL_RCCEx_PeriphCLKConfig+0x292>
 800dfd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dfd8:	d822      	bhi.n	800e020 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d003      	beq.n	800dfe6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800dfde:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dfe2:	d007      	beq.n	800dff4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800dfe4:	e01c      	b.n	800e020 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dfe6:	4b32      	ldr	r3, [pc, #200]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dfe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfea:	4a31      	ldr	r2, [pc, #196]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800dfec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dff0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800dff2:	e01c      	b.n	800e02e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800dff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dff8:	3308      	adds	r3, #8
 800dffa:	2100      	movs	r1, #0
 800dffc:	4618      	mov	r0, r3
 800dffe:	f001 fb83 	bl	800f708 <RCCEx_PLL2_Config>
 800e002:	4603      	mov	r3, r0
 800e004:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e008:	e011      	b.n	800e02e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e00a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e00e:	3328      	adds	r3, #40	@ 0x28
 800e010:	2100      	movs	r1, #0
 800e012:	4618      	mov	r0, r3
 800e014:	f001 fc2a 	bl	800f86c <RCCEx_PLL3_Config>
 800e018:	4603      	mov	r3, r0
 800e01a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e01e:	e006      	b.n	800e02e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e020:	2301      	movs	r3, #1
 800e022:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e026:	e002      	b.n	800e02e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800e028:	bf00      	nop
 800e02a:	e000      	b.n	800e02e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800e02c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e02e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e032:	2b00      	cmp	r3, #0
 800e034:	d10b      	bne.n	800e04e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800e036:	4b1e      	ldr	r3, [pc, #120]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e03a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800e03e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e042:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e046:	4a1a      	ldr	r2, [pc, #104]	@ (800e0b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e048:	430b      	orrs	r3, r1
 800e04a:	6593      	str	r3, [r2, #88]	@ 0x58
 800e04c:	e003      	b.n	800e056 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e04e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e052:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800e056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e05a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e05e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800e062:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800e066:	2300      	movs	r3, #0
 800e068:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800e06c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800e070:	460b      	mov	r3, r1
 800e072:	4313      	orrs	r3, r2
 800e074:	d056      	beq.n	800e124 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800e076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e07a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e07e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e082:	d038      	beq.n	800e0f6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800e084:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e088:	d831      	bhi.n	800e0ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800e08a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e08e:	d034      	beq.n	800e0fa <HAL_RCCEx_PeriphCLKConfig+0x382>
 800e090:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e094:	d82b      	bhi.n	800e0ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800e096:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e09a:	d01d      	beq.n	800e0d8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800e09c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e0a0:	d825      	bhi.n	800e0ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d006      	beq.n	800e0b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800e0a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e0aa:	d00a      	beq.n	800e0c2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800e0ac:	e01f      	b.n	800e0ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800e0ae:	bf00      	nop
 800e0b0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e0b4:	4ba2      	ldr	r3, [pc, #648]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e0b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0b8:	4aa1      	ldr	r2, [pc, #644]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e0ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e0be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e0c0:	e01c      	b.n	800e0fc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e0c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0c6:	3308      	adds	r3, #8
 800e0c8:	2100      	movs	r1, #0
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	f001 fb1c 	bl	800f708 <RCCEx_PLL2_Config>
 800e0d0:	4603      	mov	r3, r0
 800e0d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e0d6:	e011      	b.n	800e0fc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e0d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0dc:	3328      	adds	r3, #40	@ 0x28
 800e0de:	2100      	movs	r1, #0
 800e0e0:	4618      	mov	r0, r3
 800e0e2:	f001 fbc3 	bl	800f86c <RCCEx_PLL3_Config>
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e0ec:	e006      	b.n	800e0fc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e0ee:	2301      	movs	r3, #1
 800e0f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e0f4:	e002      	b.n	800e0fc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800e0f6:	bf00      	nop
 800e0f8:	e000      	b.n	800e0fc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800e0fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e0fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e100:	2b00      	cmp	r3, #0
 800e102:	d10b      	bne.n	800e11c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800e104:	4b8e      	ldr	r3, [pc, #568]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e108:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800e10c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e110:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e114:	4a8a      	ldr	r2, [pc, #552]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e116:	430b      	orrs	r3, r1
 800e118:	6593      	str	r3, [r2, #88]	@ 0x58
 800e11a:	e003      	b.n	800e124 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e11c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e120:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800e124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e12c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800e130:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800e134:	2300      	movs	r3, #0
 800e136:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800e13a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800e13e:	460b      	mov	r3, r1
 800e140:	4313      	orrs	r3, r2
 800e142:	d03a      	beq.n	800e1ba <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800e144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e14a:	2b30      	cmp	r3, #48	@ 0x30
 800e14c:	d01f      	beq.n	800e18e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800e14e:	2b30      	cmp	r3, #48	@ 0x30
 800e150:	d819      	bhi.n	800e186 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800e152:	2b20      	cmp	r3, #32
 800e154:	d00c      	beq.n	800e170 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800e156:	2b20      	cmp	r3, #32
 800e158:	d815      	bhi.n	800e186 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d019      	beq.n	800e192 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800e15e:	2b10      	cmp	r3, #16
 800e160:	d111      	bne.n	800e186 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e162:	4b77      	ldr	r3, [pc, #476]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e166:	4a76      	ldr	r2, [pc, #472]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e168:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e16c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800e16e:	e011      	b.n	800e194 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e174:	3308      	adds	r3, #8
 800e176:	2102      	movs	r1, #2
 800e178:	4618      	mov	r0, r3
 800e17a:	f001 fac5 	bl	800f708 <RCCEx_PLL2_Config>
 800e17e:	4603      	mov	r3, r0
 800e180:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800e184:	e006      	b.n	800e194 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e186:	2301      	movs	r3, #1
 800e188:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e18c:	e002      	b.n	800e194 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800e18e:	bf00      	nop
 800e190:	e000      	b.n	800e194 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800e192:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d10a      	bne.n	800e1b2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800e19c:	4b68      	ldr	r3, [pc, #416]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e19e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1a0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800e1a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1aa:	4a65      	ldr	r2, [pc, #404]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e1ac:	430b      	orrs	r3, r1
 800e1ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e1b0:	e003      	b.n	800e1ba <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e1b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e1b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800e1ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1c2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800e1c6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800e1d0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800e1d4:	460b      	mov	r3, r1
 800e1d6:	4313      	orrs	r3, r2
 800e1d8:	d051      	beq.n	800e27e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800e1da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e1e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e1e4:	d035      	beq.n	800e252 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800e1e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e1ea:	d82e      	bhi.n	800e24a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800e1ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e1f0:	d031      	beq.n	800e256 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800e1f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e1f6:	d828      	bhi.n	800e24a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800e1f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e1fc:	d01a      	beq.n	800e234 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800e1fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e202:	d822      	bhi.n	800e24a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800e204:	2b00      	cmp	r3, #0
 800e206:	d003      	beq.n	800e210 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800e208:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e20c:	d007      	beq.n	800e21e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800e20e:	e01c      	b.n	800e24a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e210:	4b4b      	ldr	r3, [pc, #300]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e214:	4a4a      	ldr	r2, [pc, #296]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e21a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e21c:	e01c      	b.n	800e258 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e21e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e222:	3308      	adds	r3, #8
 800e224:	2100      	movs	r1, #0
 800e226:	4618      	mov	r0, r3
 800e228:	f001 fa6e 	bl	800f708 <RCCEx_PLL2_Config>
 800e22c:	4603      	mov	r3, r0
 800e22e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e232:	e011      	b.n	800e258 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e238:	3328      	adds	r3, #40	@ 0x28
 800e23a:	2100      	movs	r1, #0
 800e23c:	4618      	mov	r0, r3
 800e23e:	f001 fb15 	bl	800f86c <RCCEx_PLL3_Config>
 800e242:	4603      	mov	r3, r0
 800e244:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e248:	e006      	b.n	800e258 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e24a:	2301      	movs	r3, #1
 800e24c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e250:	e002      	b.n	800e258 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800e252:	bf00      	nop
 800e254:	e000      	b.n	800e258 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800e256:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e258:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d10a      	bne.n	800e276 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800e260:	4b37      	ldr	r3, [pc, #220]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e264:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800e268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e26c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e26e:	4a34      	ldr	r2, [pc, #208]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e270:	430b      	orrs	r3, r1
 800e272:	6513      	str	r3, [r2, #80]	@ 0x50
 800e274:	e003      	b.n	800e27e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e276:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e27a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800e27e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e286:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800e28a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e28e:	2300      	movs	r3, #0
 800e290:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800e294:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800e298:	460b      	mov	r3, r1
 800e29a:	4313      	orrs	r3, r2
 800e29c:	d056      	beq.n	800e34c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800e29e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e2a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e2a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e2a8:	d033      	beq.n	800e312 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800e2aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e2ae:	d82c      	bhi.n	800e30a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e2b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e2b4:	d02f      	beq.n	800e316 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800e2b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e2ba:	d826      	bhi.n	800e30a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e2bc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e2c0:	d02b      	beq.n	800e31a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800e2c2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e2c6:	d820      	bhi.n	800e30a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e2c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e2cc:	d012      	beq.n	800e2f4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800e2ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e2d2:	d81a      	bhi.n	800e30a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d022      	beq.n	800e31e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800e2d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e2dc:	d115      	bne.n	800e30a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e2de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e2e2:	3308      	adds	r3, #8
 800e2e4:	2101      	movs	r1, #1
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	f001 fa0e 	bl	800f708 <RCCEx_PLL2_Config>
 800e2ec:	4603      	mov	r3, r0
 800e2ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e2f2:	e015      	b.n	800e320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e2f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e2f8:	3328      	adds	r3, #40	@ 0x28
 800e2fa:	2101      	movs	r1, #1
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	f001 fab5 	bl	800f86c <RCCEx_PLL3_Config>
 800e302:	4603      	mov	r3, r0
 800e304:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e308:	e00a      	b.n	800e320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e30a:	2301      	movs	r3, #1
 800e30c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e310:	e006      	b.n	800e320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e312:	bf00      	nop
 800e314:	e004      	b.n	800e320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e316:	bf00      	nop
 800e318:	e002      	b.n	800e320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e31a:	bf00      	nop
 800e31c:	e000      	b.n	800e320 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e31e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e320:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e324:	2b00      	cmp	r3, #0
 800e326:	d10d      	bne.n	800e344 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800e328:	4b05      	ldr	r3, [pc, #20]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e32a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e32c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800e330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e334:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e336:	4a02      	ldr	r2, [pc, #8]	@ (800e340 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e338:	430b      	orrs	r3, r1
 800e33a:	6513      	str	r3, [r2, #80]	@ 0x50
 800e33c:	e006      	b.n	800e34c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800e33e:	bf00      	nop
 800e340:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e344:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e348:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800e34c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e354:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800e358:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e35c:	2300      	movs	r3, #0
 800e35e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e362:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800e366:	460b      	mov	r3, r1
 800e368:	4313      	orrs	r3, r2
 800e36a:	d055      	beq.n	800e418 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800e36c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e370:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e374:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e378:	d033      	beq.n	800e3e2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800e37a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e37e:	d82c      	bhi.n	800e3da <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e384:	d02f      	beq.n	800e3e6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800e386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e38a:	d826      	bhi.n	800e3da <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e38c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e390:	d02b      	beq.n	800e3ea <HAL_RCCEx_PeriphCLKConfig+0x672>
 800e392:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e396:	d820      	bhi.n	800e3da <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e398:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e39c:	d012      	beq.n	800e3c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800e39e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e3a2:	d81a      	bhi.n	800e3da <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d022      	beq.n	800e3ee <HAL_RCCEx_PeriphCLKConfig+0x676>
 800e3a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e3ac:	d115      	bne.n	800e3da <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e3ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e3b2:	3308      	adds	r3, #8
 800e3b4:	2101      	movs	r1, #1
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	f001 f9a6 	bl	800f708 <RCCEx_PLL2_Config>
 800e3bc:	4603      	mov	r3, r0
 800e3be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e3c2:	e015      	b.n	800e3f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e3c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e3c8:	3328      	adds	r3, #40	@ 0x28
 800e3ca:	2101      	movs	r1, #1
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	f001 fa4d 	bl	800f86c <RCCEx_PLL3_Config>
 800e3d2:	4603      	mov	r3, r0
 800e3d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e3d8:	e00a      	b.n	800e3f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800e3da:	2301      	movs	r3, #1
 800e3dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e3e0:	e006      	b.n	800e3f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e3e2:	bf00      	nop
 800e3e4:	e004      	b.n	800e3f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e3e6:	bf00      	nop
 800e3e8:	e002      	b.n	800e3f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e3ea:	bf00      	nop
 800e3ec:	e000      	b.n	800e3f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e3ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e3f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d10b      	bne.n	800e410 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800e3f8:	4ba3      	ldr	r3, [pc, #652]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e3fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e3fc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e404:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e408:	4a9f      	ldr	r2, [pc, #636]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e40a:	430b      	orrs	r3, r1
 800e40c:	6593      	str	r3, [r2, #88]	@ 0x58
 800e40e:	e003      	b.n	800e418 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e410:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e414:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e420:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800e424:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e428:	2300      	movs	r3, #0
 800e42a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e42e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e432:	460b      	mov	r3, r1
 800e434:	4313      	orrs	r3, r2
 800e436:	d037      	beq.n	800e4a8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800e438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e43c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e43e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e442:	d00e      	beq.n	800e462 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800e444:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e448:	d816      	bhi.n	800e478 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d018      	beq.n	800e480 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800e44e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e452:	d111      	bne.n	800e478 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e454:	4b8c      	ldr	r3, [pc, #560]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e458:	4a8b      	ldr	r2, [pc, #556]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e45a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e45e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e460:	e00f      	b.n	800e482 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e466:	3308      	adds	r3, #8
 800e468:	2101      	movs	r1, #1
 800e46a:	4618      	mov	r0, r3
 800e46c:	f001 f94c 	bl	800f708 <RCCEx_PLL2_Config>
 800e470:	4603      	mov	r3, r0
 800e472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e476:	e004      	b.n	800e482 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e478:	2301      	movs	r3, #1
 800e47a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e47e:	e000      	b.n	800e482 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800e480:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e486:	2b00      	cmp	r3, #0
 800e488:	d10a      	bne.n	800e4a0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e48a:	4b7f      	ldr	r3, [pc, #508]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e48c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e48e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800e492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e496:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e498:	4a7b      	ldr	r2, [pc, #492]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e49a:	430b      	orrs	r3, r1
 800e49c:	6513      	str	r3, [r2, #80]	@ 0x50
 800e49e:	e003      	b.n	800e4a8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e4a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e4a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800e4a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4b0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800e4b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e4b8:	2300      	movs	r3, #0
 800e4ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e4be:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800e4c2:	460b      	mov	r3, r1
 800e4c4:	4313      	orrs	r3, r2
 800e4c6:	d039      	beq.n	800e53c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800e4c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e4cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e4ce:	2b03      	cmp	r3, #3
 800e4d0:	d81c      	bhi.n	800e50c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800e4d2:	a201      	add	r2, pc, #4	@ (adr r2, 800e4d8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800e4d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4d8:	0800e515 	.word	0x0800e515
 800e4dc:	0800e4e9 	.word	0x0800e4e9
 800e4e0:	0800e4f7 	.word	0x0800e4f7
 800e4e4:	0800e515 	.word	0x0800e515
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e4e8:	4b67      	ldr	r3, [pc, #412]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e4ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4ec:	4a66      	ldr	r2, [pc, #408]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e4ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e4f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e4f4:	e00f      	b.n	800e516 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e4f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e4fa:	3308      	adds	r3, #8
 800e4fc:	2102      	movs	r1, #2
 800e4fe:	4618      	mov	r0, r3
 800e500:	f001 f902 	bl	800f708 <RCCEx_PLL2_Config>
 800e504:	4603      	mov	r3, r0
 800e506:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e50a:	e004      	b.n	800e516 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e50c:	2301      	movs	r3, #1
 800e50e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e512:	e000      	b.n	800e516 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800e514:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d10a      	bne.n	800e534 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800e51e:	4b5a      	ldr	r3, [pc, #360]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e522:	f023 0103 	bic.w	r1, r3, #3
 800e526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e52a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e52c:	4a56      	ldr	r2, [pc, #344]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e52e:	430b      	orrs	r3, r1
 800e530:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e532:	e003      	b.n	800e53c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e534:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e538:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e53c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e544:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800e548:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e54c:	2300      	movs	r3, #0
 800e54e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e552:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800e556:	460b      	mov	r3, r1
 800e558:	4313      	orrs	r3, r2
 800e55a:	f000 809f 	beq.w	800e69c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e55e:	4b4b      	ldr	r3, [pc, #300]	@ (800e68c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	4a4a      	ldr	r2, [pc, #296]	@ (800e68c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e564:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e568:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e56a:	f7f7 fbc7 	bl	8005cfc <HAL_GetTick>
 800e56e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e572:	e00b      	b.n	800e58c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e574:	f7f7 fbc2 	bl	8005cfc <HAL_GetTick>
 800e578:	4602      	mov	r2, r0
 800e57a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800e57e:	1ad3      	subs	r3, r2, r3
 800e580:	2b64      	cmp	r3, #100	@ 0x64
 800e582:	d903      	bls.n	800e58c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800e584:	2303      	movs	r3, #3
 800e586:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e58a:	e005      	b.n	800e598 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e58c:	4b3f      	ldr	r3, [pc, #252]	@ (800e68c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e594:	2b00      	cmp	r3, #0
 800e596:	d0ed      	beq.n	800e574 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800e598:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d179      	bne.n	800e694 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800e5a0:	4b39      	ldr	r3, [pc, #228]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e5a2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800e5a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e5a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e5ac:	4053      	eors	r3, r2
 800e5ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d015      	beq.n	800e5e2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e5b6:	4b34      	ldr	r3, [pc, #208]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e5b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e5be:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e5c2:	4b31      	ldr	r3, [pc, #196]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e5c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5c6:	4a30      	ldr	r2, [pc, #192]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e5c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e5cc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e5ce:	4b2e      	ldr	r3, [pc, #184]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e5d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5d2:	4a2d      	ldr	r2, [pc, #180]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e5d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e5d8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800e5da:	4a2b      	ldr	r2, [pc, #172]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e5dc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800e5e0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800e5e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e5e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e5ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e5ee:	d118      	bne.n	800e622 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e5f0:	f7f7 fb84 	bl	8005cfc <HAL_GetTick>
 800e5f4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e5f8:	e00d      	b.n	800e616 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e5fa:	f7f7 fb7f 	bl	8005cfc <HAL_GetTick>
 800e5fe:	4602      	mov	r2, r0
 800e600:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800e604:	1ad2      	subs	r2, r2, r3
 800e606:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e60a:	429a      	cmp	r2, r3
 800e60c:	d903      	bls.n	800e616 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800e60e:	2303      	movs	r3, #3
 800e610:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800e614:	e005      	b.n	800e622 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e616:	4b1c      	ldr	r3, [pc, #112]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e61a:	f003 0302 	and.w	r3, r3, #2
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d0eb      	beq.n	800e5fa <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800e622:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e626:	2b00      	cmp	r3, #0
 800e628:	d129      	bne.n	800e67e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e62a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e62e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e632:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e636:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e63a:	d10e      	bne.n	800e65a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800e63c:	4b12      	ldr	r3, [pc, #72]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e63e:	691b      	ldr	r3, [r3, #16]
 800e640:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800e644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e648:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e64c:	091a      	lsrs	r2, r3, #4
 800e64e:	4b10      	ldr	r3, [pc, #64]	@ (800e690 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800e650:	4013      	ands	r3, r2
 800e652:	4a0d      	ldr	r2, [pc, #52]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e654:	430b      	orrs	r3, r1
 800e656:	6113      	str	r3, [r2, #16]
 800e658:	e005      	b.n	800e666 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800e65a:	4b0b      	ldr	r3, [pc, #44]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e65c:	691b      	ldr	r3, [r3, #16]
 800e65e:	4a0a      	ldr	r2, [pc, #40]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e660:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e664:	6113      	str	r3, [r2, #16]
 800e666:	4b08      	ldr	r3, [pc, #32]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e668:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800e66a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e66e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e672:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e676:	4a04      	ldr	r2, [pc, #16]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e678:	430b      	orrs	r3, r1
 800e67a:	6713      	str	r3, [r2, #112]	@ 0x70
 800e67c:	e00e      	b.n	800e69c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e67e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e682:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800e686:	e009      	b.n	800e69c <HAL_RCCEx_PeriphCLKConfig+0x924>
 800e688:	58024400 	.word	0x58024400
 800e68c:	58024800 	.word	0x58024800
 800e690:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e698:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800e69c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6a4:	f002 0301 	and.w	r3, r2, #1
 800e6a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e6b2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e6b6:	460b      	mov	r3, r1
 800e6b8:	4313      	orrs	r3, r2
 800e6ba:	f000 8089 	beq.w	800e7d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800e6be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e6c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e6c4:	2b28      	cmp	r3, #40	@ 0x28
 800e6c6:	d86b      	bhi.n	800e7a0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800e6c8:	a201      	add	r2, pc, #4	@ (adr r2, 800e6d0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e6ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6ce:	bf00      	nop
 800e6d0:	0800e7a9 	.word	0x0800e7a9
 800e6d4:	0800e7a1 	.word	0x0800e7a1
 800e6d8:	0800e7a1 	.word	0x0800e7a1
 800e6dc:	0800e7a1 	.word	0x0800e7a1
 800e6e0:	0800e7a1 	.word	0x0800e7a1
 800e6e4:	0800e7a1 	.word	0x0800e7a1
 800e6e8:	0800e7a1 	.word	0x0800e7a1
 800e6ec:	0800e7a1 	.word	0x0800e7a1
 800e6f0:	0800e775 	.word	0x0800e775
 800e6f4:	0800e7a1 	.word	0x0800e7a1
 800e6f8:	0800e7a1 	.word	0x0800e7a1
 800e6fc:	0800e7a1 	.word	0x0800e7a1
 800e700:	0800e7a1 	.word	0x0800e7a1
 800e704:	0800e7a1 	.word	0x0800e7a1
 800e708:	0800e7a1 	.word	0x0800e7a1
 800e70c:	0800e7a1 	.word	0x0800e7a1
 800e710:	0800e78b 	.word	0x0800e78b
 800e714:	0800e7a1 	.word	0x0800e7a1
 800e718:	0800e7a1 	.word	0x0800e7a1
 800e71c:	0800e7a1 	.word	0x0800e7a1
 800e720:	0800e7a1 	.word	0x0800e7a1
 800e724:	0800e7a1 	.word	0x0800e7a1
 800e728:	0800e7a1 	.word	0x0800e7a1
 800e72c:	0800e7a1 	.word	0x0800e7a1
 800e730:	0800e7a9 	.word	0x0800e7a9
 800e734:	0800e7a1 	.word	0x0800e7a1
 800e738:	0800e7a1 	.word	0x0800e7a1
 800e73c:	0800e7a1 	.word	0x0800e7a1
 800e740:	0800e7a1 	.word	0x0800e7a1
 800e744:	0800e7a1 	.word	0x0800e7a1
 800e748:	0800e7a1 	.word	0x0800e7a1
 800e74c:	0800e7a1 	.word	0x0800e7a1
 800e750:	0800e7a9 	.word	0x0800e7a9
 800e754:	0800e7a1 	.word	0x0800e7a1
 800e758:	0800e7a1 	.word	0x0800e7a1
 800e75c:	0800e7a1 	.word	0x0800e7a1
 800e760:	0800e7a1 	.word	0x0800e7a1
 800e764:	0800e7a1 	.word	0x0800e7a1
 800e768:	0800e7a1 	.word	0x0800e7a1
 800e76c:	0800e7a1 	.word	0x0800e7a1
 800e770:	0800e7a9 	.word	0x0800e7a9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e778:	3308      	adds	r3, #8
 800e77a:	2101      	movs	r1, #1
 800e77c:	4618      	mov	r0, r3
 800e77e:	f000 ffc3 	bl	800f708 <RCCEx_PLL2_Config>
 800e782:	4603      	mov	r3, r0
 800e784:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e788:	e00f      	b.n	800e7aa <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e78a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e78e:	3328      	adds	r3, #40	@ 0x28
 800e790:	2101      	movs	r1, #1
 800e792:	4618      	mov	r0, r3
 800e794:	f001 f86a 	bl	800f86c <RCCEx_PLL3_Config>
 800e798:	4603      	mov	r3, r0
 800e79a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e79e:	e004      	b.n	800e7aa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e7a0:	2301      	movs	r3, #1
 800e7a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e7a6:	e000      	b.n	800e7aa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800e7a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e7aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d10a      	bne.n	800e7c8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800e7b2:	4bbf      	ldr	r3, [pc, #764]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e7b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e7b6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800e7ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e7c0:	4abb      	ldr	r2, [pc, #748]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e7c2:	430b      	orrs	r3, r1
 800e7c4:	6553      	str	r3, [r2, #84]	@ 0x54
 800e7c6:	e003      	b.n	800e7d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e7c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e7cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800e7d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7d8:	f002 0302 	and.w	r3, r2, #2
 800e7dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e7e6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800e7ea:	460b      	mov	r3, r1
 800e7ec:	4313      	orrs	r3, r2
 800e7ee:	d041      	beq.n	800e874 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800e7f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e7f6:	2b05      	cmp	r3, #5
 800e7f8:	d824      	bhi.n	800e844 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800e7fa:	a201      	add	r2, pc, #4	@ (adr r2, 800e800 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800e7fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e800:	0800e84d 	.word	0x0800e84d
 800e804:	0800e819 	.word	0x0800e819
 800e808:	0800e82f 	.word	0x0800e82f
 800e80c:	0800e84d 	.word	0x0800e84d
 800e810:	0800e84d 	.word	0x0800e84d
 800e814:	0800e84d 	.word	0x0800e84d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e81c:	3308      	adds	r3, #8
 800e81e:	2101      	movs	r1, #1
 800e820:	4618      	mov	r0, r3
 800e822:	f000 ff71 	bl	800f708 <RCCEx_PLL2_Config>
 800e826:	4603      	mov	r3, r0
 800e828:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800e82c:	e00f      	b.n	800e84e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e82e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e832:	3328      	adds	r3, #40	@ 0x28
 800e834:	2101      	movs	r1, #1
 800e836:	4618      	mov	r0, r3
 800e838:	f001 f818 	bl	800f86c <RCCEx_PLL3_Config>
 800e83c:	4603      	mov	r3, r0
 800e83e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800e842:	e004      	b.n	800e84e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e844:	2301      	movs	r3, #1
 800e846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e84a:	e000      	b.n	800e84e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800e84c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e84e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e852:	2b00      	cmp	r3, #0
 800e854:	d10a      	bne.n	800e86c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800e856:	4b96      	ldr	r3, [pc, #600]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e85a:	f023 0107 	bic.w	r1, r3, #7
 800e85e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e862:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e864:	4a92      	ldr	r2, [pc, #584]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e866:	430b      	orrs	r3, r1
 800e868:	6553      	str	r3, [r2, #84]	@ 0x54
 800e86a:	e003      	b.n	800e874 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e86c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e870:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e87c:	f002 0304 	and.w	r3, r2, #4
 800e880:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e884:	2300      	movs	r3, #0
 800e886:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e88a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800e88e:	460b      	mov	r3, r1
 800e890:	4313      	orrs	r3, r2
 800e892:	d044      	beq.n	800e91e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800e894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e898:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e89c:	2b05      	cmp	r3, #5
 800e89e:	d825      	bhi.n	800e8ec <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800e8a0:	a201      	add	r2, pc, #4	@ (adr r2, 800e8a8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800e8a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8a6:	bf00      	nop
 800e8a8:	0800e8f5 	.word	0x0800e8f5
 800e8ac:	0800e8c1 	.word	0x0800e8c1
 800e8b0:	0800e8d7 	.word	0x0800e8d7
 800e8b4:	0800e8f5 	.word	0x0800e8f5
 800e8b8:	0800e8f5 	.word	0x0800e8f5
 800e8bc:	0800e8f5 	.word	0x0800e8f5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e8c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8c4:	3308      	adds	r3, #8
 800e8c6:	2101      	movs	r1, #1
 800e8c8:	4618      	mov	r0, r3
 800e8ca:	f000 ff1d 	bl	800f708 <RCCEx_PLL2_Config>
 800e8ce:	4603      	mov	r3, r0
 800e8d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800e8d4:	e00f      	b.n	800e8f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e8d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8da:	3328      	adds	r3, #40	@ 0x28
 800e8dc:	2101      	movs	r1, #1
 800e8de:	4618      	mov	r0, r3
 800e8e0:	f000 ffc4 	bl	800f86c <RCCEx_PLL3_Config>
 800e8e4:	4603      	mov	r3, r0
 800e8e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800e8ea:	e004      	b.n	800e8f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e8ec:	2301      	movs	r3, #1
 800e8ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e8f2:	e000      	b.n	800e8f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800e8f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e8f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d10b      	bne.n	800e916 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e8fe:	4b6c      	ldr	r3, [pc, #432]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e902:	f023 0107 	bic.w	r1, r3, #7
 800e906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e90a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e90e:	4a68      	ldr	r2, [pc, #416]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e910:	430b      	orrs	r3, r1
 800e912:	6593      	str	r3, [r2, #88]	@ 0x58
 800e914:	e003      	b.n	800e91e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e916:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e91a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e91e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e926:	f002 0320 	and.w	r3, r2, #32
 800e92a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e92e:	2300      	movs	r3, #0
 800e930:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e934:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800e938:	460b      	mov	r3, r1
 800e93a:	4313      	orrs	r3, r2
 800e93c:	d055      	beq.n	800e9ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800e93e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e946:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e94a:	d033      	beq.n	800e9b4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800e94c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e950:	d82c      	bhi.n	800e9ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e952:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e956:	d02f      	beq.n	800e9b8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800e958:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e95c:	d826      	bhi.n	800e9ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e95e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e962:	d02b      	beq.n	800e9bc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800e964:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e968:	d820      	bhi.n	800e9ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e96a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e96e:	d012      	beq.n	800e996 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800e970:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e974:	d81a      	bhi.n	800e9ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e976:	2b00      	cmp	r3, #0
 800e978:	d022      	beq.n	800e9c0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800e97a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e97e:	d115      	bne.n	800e9ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e984:	3308      	adds	r3, #8
 800e986:	2100      	movs	r1, #0
 800e988:	4618      	mov	r0, r3
 800e98a:	f000 febd 	bl	800f708 <RCCEx_PLL2_Config>
 800e98e:	4603      	mov	r3, r0
 800e990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800e994:	e015      	b.n	800e9c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e99a:	3328      	adds	r3, #40	@ 0x28
 800e99c:	2102      	movs	r1, #2
 800e99e:	4618      	mov	r0, r3
 800e9a0:	f000 ff64 	bl	800f86c <RCCEx_PLL3_Config>
 800e9a4:	4603      	mov	r3, r0
 800e9a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800e9aa:	e00a      	b.n	800e9c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e9ac:	2301      	movs	r3, #1
 800e9ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e9b2:	e006      	b.n	800e9c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e9b4:	bf00      	nop
 800e9b6:	e004      	b.n	800e9c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e9b8:	bf00      	nop
 800e9ba:	e002      	b.n	800e9c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e9bc:	bf00      	nop
 800e9be:	e000      	b.n	800e9c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e9c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e9c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d10b      	bne.n	800e9e2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e9ca:	4b39      	ldr	r3, [pc, #228]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e9cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e9ce:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e9d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9da:	4a35      	ldr	r2, [pc, #212]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e9dc:	430b      	orrs	r3, r1
 800e9de:	6553      	str	r3, [r2, #84]	@ 0x54
 800e9e0:	e003      	b.n	800e9ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e9e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e9e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800e9ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9f2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800e9f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ea00:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800ea04:	460b      	mov	r3, r1
 800ea06:	4313      	orrs	r3, r2
 800ea08:	d058      	beq.n	800eabc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800ea0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ea12:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ea16:	d033      	beq.n	800ea80 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800ea18:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ea1c:	d82c      	bhi.n	800ea78 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ea1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ea22:	d02f      	beq.n	800ea84 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800ea24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ea28:	d826      	bhi.n	800ea78 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ea2a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ea2e:	d02b      	beq.n	800ea88 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800ea30:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ea34:	d820      	bhi.n	800ea78 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ea36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ea3a:	d012      	beq.n	800ea62 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800ea3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ea40:	d81a      	bhi.n	800ea78 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d022      	beq.n	800ea8c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800ea46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ea4a:	d115      	bne.n	800ea78 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ea4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea50:	3308      	adds	r3, #8
 800ea52:	2100      	movs	r1, #0
 800ea54:	4618      	mov	r0, r3
 800ea56:	f000 fe57 	bl	800f708 <RCCEx_PLL2_Config>
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ea60:	e015      	b.n	800ea8e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ea62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea66:	3328      	adds	r3, #40	@ 0x28
 800ea68:	2102      	movs	r1, #2
 800ea6a:	4618      	mov	r0, r3
 800ea6c:	f000 fefe 	bl	800f86c <RCCEx_PLL3_Config>
 800ea70:	4603      	mov	r3, r0
 800ea72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ea76:	e00a      	b.n	800ea8e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ea78:	2301      	movs	r3, #1
 800ea7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ea7e:	e006      	b.n	800ea8e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800ea80:	bf00      	nop
 800ea82:	e004      	b.n	800ea8e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800ea84:	bf00      	nop
 800ea86:	e002      	b.n	800ea8e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800ea88:	bf00      	nop
 800ea8a:	e000      	b.n	800ea8e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800ea8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ea8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d10e      	bne.n	800eab4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ea96:	4b06      	ldr	r3, [pc, #24]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ea98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea9a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800ea9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eaa2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800eaa6:	4a02      	ldr	r2, [pc, #8]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800eaa8:	430b      	orrs	r3, r1
 800eaaa:	6593      	str	r3, [r2, #88]	@ 0x58
 800eaac:	e006      	b.n	800eabc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800eaae:	bf00      	nop
 800eab0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eab4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eab8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800eabc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eac4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800eac8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800eacc:	2300      	movs	r3, #0
 800eace:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ead2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800ead6:	460b      	mov	r3, r1
 800ead8:	4313      	orrs	r3, r2
 800eada:	d055      	beq.n	800eb88 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800eadc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eae0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800eae4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800eae8:	d033      	beq.n	800eb52 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800eaea:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800eaee:	d82c      	bhi.n	800eb4a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800eaf0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eaf4:	d02f      	beq.n	800eb56 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800eaf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eafa:	d826      	bhi.n	800eb4a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800eafc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800eb00:	d02b      	beq.n	800eb5a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800eb02:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800eb06:	d820      	bhi.n	800eb4a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800eb08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800eb0c:	d012      	beq.n	800eb34 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800eb0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800eb12:	d81a      	bhi.n	800eb4a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d022      	beq.n	800eb5e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800eb18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eb1c:	d115      	bne.n	800eb4a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eb1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb22:	3308      	adds	r3, #8
 800eb24:	2100      	movs	r1, #0
 800eb26:	4618      	mov	r0, r3
 800eb28:	f000 fdee 	bl	800f708 <RCCEx_PLL2_Config>
 800eb2c:	4603      	mov	r3, r0
 800eb2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800eb32:	e015      	b.n	800eb60 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800eb34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb38:	3328      	adds	r3, #40	@ 0x28
 800eb3a:	2102      	movs	r1, #2
 800eb3c:	4618      	mov	r0, r3
 800eb3e:	f000 fe95 	bl	800f86c <RCCEx_PLL3_Config>
 800eb42:	4603      	mov	r3, r0
 800eb44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800eb48:	e00a      	b.n	800eb60 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eb4a:	2301      	movs	r3, #1
 800eb4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eb50:	e006      	b.n	800eb60 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800eb52:	bf00      	nop
 800eb54:	e004      	b.n	800eb60 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800eb56:	bf00      	nop
 800eb58:	e002      	b.n	800eb60 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800eb5a:	bf00      	nop
 800eb5c:	e000      	b.n	800eb60 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800eb5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eb60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d10b      	bne.n	800eb80 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800eb68:	4ba1      	ldr	r3, [pc, #644]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eb6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb6c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800eb70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb74:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800eb78:	4a9d      	ldr	r2, [pc, #628]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eb7a:	430b      	orrs	r3, r1
 800eb7c:	6593      	str	r3, [r2, #88]	@ 0x58
 800eb7e:	e003      	b.n	800eb88 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eb80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eb84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800eb88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb90:	f002 0308 	and.w	r3, r2, #8
 800eb94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eb98:	2300      	movs	r3, #0
 800eb9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800eb9e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800eba2:	460b      	mov	r3, r1
 800eba4:	4313      	orrs	r3, r2
 800eba6:	d01e      	beq.n	800ebe6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800eba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ebb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebb4:	d10c      	bne.n	800ebd0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ebb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebba:	3328      	adds	r3, #40	@ 0x28
 800ebbc:	2102      	movs	r1, #2
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	f000 fe54 	bl	800f86c <RCCEx_PLL3_Config>
 800ebc4:	4603      	mov	r3, r0
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d002      	beq.n	800ebd0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800ebca:	2301      	movs	r3, #1
 800ebcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800ebd0:	4b87      	ldr	r3, [pc, #540]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ebd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebd4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ebd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ebe0:	4a83      	ldr	r2, [pc, #524]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ebe2:	430b      	orrs	r3, r1
 800ebe4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ebe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebee:	f002 0310 	and.w	r3, r2, #16
 800ebf2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ebfc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ec00:	460b      	mov	r3, r1
 800ec02:	4313      	orrs	r3, r2
 800ec04:	d01e      	beq.n	800ec44 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800ec06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ec0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ec12:	d10c      	bne.n	800ec2e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ec14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec18:	3328      	adds	r3, #40	@ 0x28
 800ec1a:	2102      	movs	r1, #2
 800ec1c:	4618      	mov	r0, r3
 800ec1e:	f000 fe25 	bl	800f86c <RCCEx_PLL3_Config>
 800ec22:	4603      	mov	r3, r0
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d002      	beq.n	800ec2e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800ec28:	2301      	movs	r3, #1
 800ec2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ec2e:	4b70      	ldr	r3, [pc, #448]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ec30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec32:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ec36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ec3e:	4a6c      	ldr	r2, [pc, #432]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ec40:	430b      	orrs	r3, r1
 800ec42:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ec44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec4c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800ec50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ec54:	2300      	movs	r3, #0
 800ec56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ec5a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800ec5e:	460b      	mov	r3, r1
 800ec60:	4313      	orrs	r3, r2
 800ec62:	d03e      	beq.n	800ece2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800ec64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec68:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ec6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ec70:	d022      	beq.n	800ecb8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800ec72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ec76:	d81b      	bhi.n	800ecb0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d003      	beq.n	800ec84 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800ec7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ec80:	d00b      	beq.n	800ec9a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800ec82:	e015      	b.n	800ecb0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ec84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec88:	3308      	adds	r3, #8
 800ec8a:	2100      	movs	r1, #0
 800ec8c:	4618      	mov	r0, r3
 800ec8e:	f000 fd3b 	bl	800f708 <RCCEx_PLL2_Config>
 800ec92:	4603      	mov	r3, r0
 800ec94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ec98:	e00f      	b.n	800ecba <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ec9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec9e:	3328      	adds	r3, #40	@ 0x28
 800eca0:	2102      	movs	r1, #2
 800eca2:	4618      	mov	r0, r3
 800eca4:	f000 fde2 	bl	800f86c <RCCEx_PLL3_Config>
 800eca8:	4603      	mov	r3, r0
 800ecaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ecae:	e004      	b.n	800ecba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ecb0:	2301      	movs	r3, #1
 800ecb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ecb6:	e000      	b.n	800ecba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800ecb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ecba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d10b      	bne.n	800ecda <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ecc2:	4b4b      	ldr	r3, [pc, #300]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ecc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ecc6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800ecca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ecd2:	4a47      	ldr	r2, [pc, #284]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ecd4:	430b      	orrs	r3, r1
 800ecd6:	6593      	str	r3, [r2, #88]	@ 0x58
 800ecd8:	e003      	b.n	800ece2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ecda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ecde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ece2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ece6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecea:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800ecee:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ecf0:	2300      	movs	r3, #0
 800ecf2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ecf4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800ecf8:	460b      	mov	r3, r1
 800ecfa:	4313      	orrs	r3, r2
 800ecfc:	d03b      	beq.n	800ed76 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800ecfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed06:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ed0a:	d01f      	beq.n	800ed4c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800ed0c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ed10:	d818      	bhi.n	800ed44 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800ed12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ed16:	d003      	beq.n	800ed20 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800ed18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ed1c:	d007      	beq.n	800ed2e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800ed1e:	e011      	b.n	800ed44 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ed20:	4b33      	ldr	r3, [pc, #204]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ed22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed24:	4a32      	ldr	r2, [pc, #200]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ed26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ed2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800ed2c:	e00f      	b.n	800ed4e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ed2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed32:	3328      	adds	r3, #40	@ 0x28
 800ed34:	2101      	movs	r1, #1
 800ed36:	4618      	mov	r0, r3
 800ed38:	f000 fd98 	bl	800f86c <RCCEx_PLL3_Config>
 800ed3c:	4603      	mov	r3, r0
 800ed3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800ed42:	e004      	b.n	800ed4e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ed44:	2301      	movs	r3, #1
 800ed46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ed4a:	e000      	b.n	800ed4e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800ed4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ed4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d10b      	bne.n	800ed6e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ed56:	4b26      	ldr	r3, [pc, #152]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ed58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed5a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800ed5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed66:	4a22      	ldr	r2, [pc, #136]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ed68:	430b      	orrs	r3, r1
 800ed6a:	6553      	str	r3, [r2, #84]	@ 0x54
 800ed6c:	e003      	b.n	800ed76 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ed76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed7e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800ed82:	673b      	str	r3, [r7, #112]	@ 0x70
 800ed84:	2300      	movs	r3, #0
 800ed86:	677b      	str	r3, [r7, #116]	@ 0x74
 800ed88:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800ed8c:	460b      	mov	r3, r1
 800ed8e:	4313      	orrs	r3, r2
 800ed90:	d034      	beq.n	800edfc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800ed92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d003      	beq.n	800eda4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800ed9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eda0:	d007      	beq.n	800edb2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800eda2:	e011      	b.n	800edc8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800eda4:	4b12      	ldr	r3, [pc, #72]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eda6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eda8:	4a11      	ldr	r2, [pc, #68]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800edaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800edae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800edb0:	e00e      	b.n	800edd0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800edb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800edb6:	3308      	adds	r3, #8
 800edb8:	2102      	movs	r1, #2
 800edba:	4618      	mov	r0, r3
 800edbc:	f000 fca4 	bl	800f708 <RCCEx_PLL2_Config>
 800edc0:	4603      	mov	r3, r0
 800edc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800edc6:	e003      	b.n	800edd0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800edc8:	2301      	movs	r3, #1
 800edca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800edce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800edd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d10d      	bne.n	800edf4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800edd8:	4b05      	ldr	r3, [pc, #20]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800edda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eddc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ede0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ede4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ede6:	4a02      	ldr	r2, [pc, #8]	@ (800edf0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ede8:	430b      	orrs	r3, r1
 800edea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800edec:	e006      	b.n	800edfc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800edee:	bf00      	nop
 800edf0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800edf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800edf8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800edfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee04:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800ee08:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ee0e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800ee12:	460b      	mov	r3, r1
 800ee14:	4313      	orrs	r3, r2
 800ee16:	d00c      	beq.n	800ee32 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ee18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee1c:	3328      	adds	r3, #40	@ 0x28
 800ee1e:	2102      	movs	r1, #2
 800ee20:	4618      	mov	r0, r3
 800ee22:	f000 fd23 	bl	800f86c <RCCEx_PLL3_Config>
 800ee26:	4603      	mov	r3, r0
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d002      	beq.n	800ee32 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800ee2c:	2301      	movs	r3, #1
 800ee2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ee32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee3a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800ee3e:	663b      	str	r3, [r7, #96]	@ 0x60
 800ee40:	2300      	movs	r3, #0
 800ee42:	667b      	str	r3, [r7, #100]	@ 0x64
 800ee44:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800ee48:	460b      	mov	r3, r1
 800ee4a:	4313      	orrs	r3, r2
 800ee4c:	d038      	beq.n	800eec0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800ee4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ee56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ee5a:	d018      	beq.n	800ee8e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800ee5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ee60:	d811      	bhi.n	800ee86 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ee62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ee66:	d014      	beq.n	800ee92 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800ee68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ee6c:	d80b      	bhi.n	800ee86 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d011      	beq.n	800ee96 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800ee72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ee76:	d106      	bne.n	800ee86 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ee78:	4bc3      	ldr	r3, [pc, #780]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ee7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee7c:	4ac2      	ldr	r2, [pc, #776]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ee7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ee82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800ee84:	e008      	b.n	800ee98 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ee86:	2301      	movs	r3, #1
 800ee88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ee8c:	e004      	b.n	800ee98 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ee8e:	bf00      	nop
 800ee90:	e002      	b.n	800ee98 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ee92:	bf00      	nop
 800ee94:	e000      	b.n	800ee98 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ee96:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ee98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d10b      	bne.n	800eeb8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800eea0:	4bb9      	ldr	r3, [pc, #740]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eea4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800eea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eeac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eeb0:	4ab5      	ldr	r2, [pc, #724]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eeb2:	430b      	orrs	r3, r1
 800eeb4:	6553      	str	r3, [r2, #84]	@ 0x54
 800eeb6:	e003      	b.n	800eec0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eeb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eebc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800eec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eec8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800eecc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800eece:	2300      	movs	r3, #0
 800eed0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800eed2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800eed6:	460b      	mov	r3, r1
 800eed8:	4313      	orrs	r3, r2
 800eeda:	d009      	beq.n	800eef0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800eedc:	4baa      	ldr	r3, [pc, #680]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eee0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800eee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eee8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eeea:	4aa7      	ldr	r2, [pc, #668]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800eeec:	430b      	orrs	r3, r1
 800eeee:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800eef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eef8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800eefc:	653b      	str	r3, [r7, #80]	@ 0x50
 800eefe:	2300      	movs	r3, #0
 800ef00:	657b      	str	r3, [r7, #84]	@ 0x54
 800ef02:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800ef06:	460b      	mov	r3, r1
 800ef08:	4313      	orrs	r3, r2
 800ef0a:	d00a      	beq.n	800ef22 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800ef0c:	4b9e      	ldr	r3, [pc, #632]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ef0e:	691b      	ldr	r3, [r3, #16]
 800ef10:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800ef14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef18:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800ef1c:	4a9a      	ldr	r2, [pc, #616]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ef1e:	430b      	orrs	r3, r1
 800ef20:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800ef22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef2a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800ef2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ef30:	2300      	movs	r3, #0
 800ef32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ef34:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800ef38:	460b      	mov	r3, r1
 800ef3a:	4313      	orrs	r3, r2
 800ef3c:	d009      	beq.n	800ef52 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800ef3e:	4b92      	ldr	r3, [pc, #584]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ef40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef42:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800ef46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ef4c:	4a8e      	ldr	r2, [pc, #568]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ef4e:	430b      	orrs	r3, r1
 800ef50:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800ef52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef5a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800ef5e:	643b      	str	r3, [r7, #64]	@ 0x40
 800ef60:	2300      	movs	r3, #0
 800ef62:	647b      	str	r3, [r7, #68]	@ 0x44
 800ef64:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800ef68:	460b      	mov	r3, r1
 800ef6a:	4313      	orrs	r3, r2
 800ef6c:	d00e      	beq.n	800ef8c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800ef6e:	4b86      	ldr	r3, [pc, #536]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ef70:	691b      	ldr	r3, [r3, #16]
 800ef72:	4a85      	ldr	r2, [pc, #532]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ef74:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ef78:	6113      	str	r3, [r2, #16]
 800ef7a:	4b83      	ldr	r3, [pc, #524]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ef7c:	6919      	ldr	r1, [r3, #16]
 800ef7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef82:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ef86:	4a80      	ldr	r2, [pc, #512]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ef88:	430b      	orrs	r3, r1
 800ef8a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800ef8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef94:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800ef98:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ef9a:	2300      	movs	r3, #0
 800ef9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ef9e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800efa2:	460b      	mov	r3, r1
 800efa4:	4313      	orrs	r3, r2
 800efa6:	d009      	beq.n	800efbc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800efa8:	4b77      	ldr	r3, [pc, #476]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800efaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800efac:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800efb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efb6:	4a74      	ldr	r2, [pc, #464]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800efb8:	430b      	orrs	r3, r1
 800efba:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800efbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efc4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800efc8:	633b      	str	r3, [r7, #48]	@ 0x30
 800efca:	2300      	movs	r3, #0
 800efcc:	637b      	str	r3, [r7, #52]	@ 0x34
 800efce:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800efd2:	460b      	mov	r3, r1
 800efd4:	4313      	orrs	r3, r2
 800efd6:	d00a      	beq.n	800efee <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800efd8:	4b6b      	ldr	r3, [pc, #428]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800efda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efdc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800efe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800efe8:	4a67      	ldr	r2, [pc, #412]	@ (800f188 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800efea:	430b      	orrs	r3, r1
 800efec:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800efee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eff6:	2100      	movs	r1, #0
 800eff8:	62b9      	str	r1, [r7, #40]	@ 0x28
 800effa:	f003 0301 	and.w	r3, r3, #1
 800effe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f000:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800f004:	460b      	mov	r3, r1
 800f006:	4313      	orrs	r3, r2
 800f008:	d011      	beq.n	800f02e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f00a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f00e:	3308      	adds	r3, #8
 800f010:	2100      	movs	r1, #0
 800f012:	4618      	mov	r0, r3
 800f014:	f000 fb78 	bl	800f708 <RCCEx_PLL2_Config>
 800f018:	4603      	mov	r3, r0
 800f01a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f01e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f022:	2b00      	cmp	r3, #0
 800f024:	d003      	beq.n	800f02e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f026:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f02a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800f02e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f036:	2100      	movs	r1, #0
 800f038:	6239      	str	r1, [r7, #32]
 800f03a:	f003 0302 	and.w	r3, r3, #2
 800f03e:	627b      	str	r3, [r7, #36]	@ 0x24
 800f040:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800f044:	460b      	mov	r3, r1
 800f046:	4313      	orrs	r3, r2
 800f048:	d011      	beq.n	800f06e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f04a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f04e:	3308      	adds	r3, #8
 800f050:	2101      	movs	r1, #1
 800f052:	4618      	mov	r0, r3
 800f054:	f000 fb58 	bl	800f708 <RCCEx_PLL2_Config>
 800f058:	4603      	mov	r3, r0
 800f05a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f05e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f062:	2b00      	cmp	r3, #0
 800f064:	d003      	beq.n	800f06e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f066:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f06a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800f06e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f072:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f076:	2100      	movs	r1, #0
 800f078:	61b9      	str	r1, [r7, #24]
 800f07a:	f003 0304 	and.w	r3, r3, #4
 800f07e:	61fb      	str	r3, [r7, #28]
 800f080:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800f084:	460b      	mov	r3, r1
 800f086:	4313      	orrs	r3, r2
 800f088:	d011      	beq.n	800f0ae <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f08a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f08e:	3308      	adds	r3, #8
 800f090:	2102      	movs	r1, #2
 800f092:	4618      	mov	r0, r3
 800f094:	f000 fb38 	bl	800f708 <RCCEx_PLL2_Config>
 800f098:	4603      	mov	r3, r0
 800f09a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f09e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d003      	beq.n	800f0ae <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f0a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f0aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800f0ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0b6:	2100      	movs	r1, #0
 800f0b8:	6139      	str	r1, [r7, #16]
 800f0ba:	f003 0308 	and.w	r3, r3, #8
 800f0be:	617b      	str	r3, [r7, #20]
 800f0c0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800f0c4:	460b      	mov	r3, r1
 800f0c6:	4313      	orrs	r3, r2
 800f0c8:	d011      	beq.n	800f0ee <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f0ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0ce:	3328      	adds	r3, #40	@ 0x28
 800f0d0:	2100      	movs	r1, #0
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	f000 fbca 	bl	800f86c <RCCEx_PLL3_Config>
 800f0d8:	4603      	mov	r3, r0
 800f0da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800f0de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d003      	beq.n	800f0ee <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f0e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f0ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800f0ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0f6:	2100      	movs	r1, #0
 800f0f8:	60b9      	str	r1, [r7, #8]
 800f0fa:	f003 0310 	and.w	r3, r3, #16
 800f0fe:	60fb      	str	r3, [r7, #12]
 800f100:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800f104:	460b      	mov	r3, r1
 800f106:	4313      	orrs	r3, r2
 800f108:	d011      	beq.n	800f12e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f10a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f10e:	3328      	adds	r3, #40	@ 0x28
 800f110:	2101      	movs	r1, #1
 800f112:	4618      	mov	r0, r3
 800f114:	f000 fbaa 	bl	800f86c <RCCEx_PLL3_Config>
 800f118:	4603      	mov	r3, r0
 800f11a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f11e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f122:	2b00      	cmp	r3, #0
 800f124:	d003      	beq.n	800f12e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f126:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f12a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800f12e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f136:	2100      	movs	r1, #0
 800f138:	6039      	str	r1, [r7, #0]
 800f13a:	f003 0320 	and.w	r3, r3, #32
 800f13e:	607b      	str	r3, [r7, #4]
 800f140:	e9d7 1200 	ldrd	r1, r2, [r7]
 800f144:	460b      	mov	r3, r1
 800f146:	4313      	orrs	r3, r2
 800f148:	d011      	beq.n	800f16e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f14a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f14e:	3328      	adds	r3, #40	@ 0x28
 800f150:	2102      	movs	r1, #2
 800f152:	4618      	mov	r0, r3
 800f154:	f000 fb8a 	bl	800f86c <RCCEx_PLL3_Config>
 800f158:	4603      	mov	r3, r0
 800f15a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f15e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f162:	2b00      	cmp	r3, #0
 800f164:	d003      	beq.n	800f16e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f16a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800f16e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800f172:	2b00      	cmp	r3, #0
 800f174:	d101      	bne.n	800f17a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800f176:	2300      	movs	r3, #0
 800f178:	e000      	b.n	800f17c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800f17a:	2301      	movs	r3, #1
}
 800f17c:	4618      	mov	r0, r3
 800f17e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800f182:	46bd      	mov	sp, r7
 800f184:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f188:	58024400 	.word	0x58024400

0800f18c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800f18c:	b580      	push	{r7, lr}
 800f18e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800f190:	f7fe fd96 	bl	800dcc0 <HAL_RCC_GetHCLKFreq>
 800f194:	4602      	mov	r2, r0
 800f196:	4b06      	ldr	r3, [pc, #24]	@ (800f1b0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800f198:	6a1b      	ldr	r3, [r3, #32]
 800f19a:	091b      	lsrs	r3, r3, #4
 800f19c:	f003 0307 	and.w	r3, r3, #7
 800f1a0:	4904      	ldr	r1, [pc, #16]	@ (800f1b4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800f1a2:	5ccb      	ldrb	r3, [r1, r3]
 800f1a4:	f003 031f 	and.w	r3, r3, #31
 800f1a8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	bd80      	pop	{r7, pc}
 800f1b0:	58024400 	.word	0x58024400
 800f1b4:	08018f20 	.word	0x08018f20

0800f1b8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800f1b8:	b480      	push	{r7}
 800f1ba:	b089      	sub	sp, #36	@ 0x24
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f1c0:	4ba1      	ldr	r3, [pc, #644]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f1c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1c4:	f003 0303 	and.w	r3, r3, #3
 800f1c8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800f1ca:	4b9f      	ldr	r3, [pc, #636]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f1cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1ce:	0b1b      	lsrs	r3, r3, #12
 800f1d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f1d4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800f1d6:	4b9c      	ldr	r3, [pc, #624]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f1d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1da:	091b      	lsrs	r3, r3, #4
 800f1dc:	f003 0301 	and.w	r3, r3, #1
 800f1e0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800f1e2:	4b99      	ldr	r3, [pc, #612]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f1e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f1e6:	08db      	lsrs	r3, r3, #3
 800f1e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f1ec:	693a      	ldr	r2, [r7, #16]
 800f1ee:	fb02 f303 	mul.w	r3, r2, r3
 800f1f2:	ee07 3a90 	vmov	s15, r3
 800f1f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f1fa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800f1fe:	697b      	ldr	r3, [r7, #20]
 800f200:	2b00      	cmp	r3, #0
 800f202:	f000 8111 	beq.w	800f428 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800f206:	69bb      	ldr	r3, [r7, #24]
 800f208:	2b02      	cmp	r3, #2
 800f20a:	f000 8083 	beq.w	800f314 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800f20e:	69bb      	ldr	r3, [r7, #24]
 800f210:	2b02      	cmp	r3, #2
 800f212:	f200 80a1 	bhi.w	800f358 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800f216:	69bb      	ldr	r3, [r7, #24]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d003      	beq.n	800f224 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800f21c:	69bb      	ldr	r3, [r7, #24]
 800f21e:	2b01      	cmp	r3, #1
 800f220:	d056      	beq.n	800f2d0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800f222:	e099      	b.n	800f358 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f224:	4b88      	ldr	r3, [pc, #544]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	f003 0320 	and.w	r3, r3, #32
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d02d      	beq.n	800f28c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f230:	4b85      	ldr	r3, [pc, #532]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	08db      	lsrs	r3, r3, #3
 800f236:	f003 0303 	and.w	r3, r3, #3
 800f23a:	4a84      	ldr	r2, [pc, #528]	@ (800f44c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800f23c:	fa22 f303 	lsr.w	r3, r2, r3
 800f240:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f242:	68bb      	ldr	r3, [r7, #8]
 800f244:	ee07 3a90 	vmov	s15, r3
 800f248:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f24c:	697b      	ldr	r3, [r7, #20]
 800f24e:	ee07 3a90 	vmov	s15, r3
 800f252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f256:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f25a:	4b7b      	ldr	r3, [pc, #492]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f25c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f25e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f262:	ee07 3a90 	vmov	s15, r3
 800f266:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f26a:	ed97 6a03 	vldr	s12, [r7, #12]
 800f26e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800f450 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f272:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f276:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f27a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f27e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f282:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f286:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f28a:	e087      	b.n	800f39c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f28c:	697b      	ldr	r3, [r7, #20]
 800f28e:	ee07 3a90 	vmov	s15, r3
 800f292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f296:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800f454 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800f29a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f29e:	4b6a      	ldr	r3, [pc, #424]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f2a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2a6:	ee07 3a90 	vmov	s15, r3
 800f2aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2ae:	ed97 6a03 	vldr	s12, [r7, #12]
 800f2b2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800f450 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f2b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f2ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f2be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f2c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f2c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f2ce:	e065      	b.n	800f39c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f2d0:	697b      	ldr	r3, [r7, #20]
 800f2d2:	ee07 3a90 	vmov	s15, r3
 800f2d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2da:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800f458 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f2de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f2e2:	4b59      	ldr	r3, [pc, #356]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f2e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2ea:	ee07 3a90 	vmov	s15, r3
 800f2ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2f2:	ed97 6a03 	vldr	s12, [r7, #12]
 800f2f6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800f450 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f2fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f2fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f302:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f306:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f30a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f30e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f312:	e043      	b.n	800f39c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f314:	697b      	ldr	r3, [r7, #20]
 800f316:	ee07 3a90 	vmov	s15, r3
 800f31a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f31e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800f45c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800f322:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f326:	4b48      	ldr	r3, [pc, #288]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f32a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f32e:	ee07 3a90 	vmov	s15, r3
 800f332:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f336:	ed97 6a03 	vldr	s12, [r7, #12]
 800f33a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f450 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f33e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f342:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f346:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f34a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f34e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f352:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f356:	e021      	b.n	800f39c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f358:	697b      	ldr	r3, [r7, #20]
 800f35a:	ee07 3a90 	vmov	s15, r3
 800f35e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f362:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f458 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f366:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f36a:	4b37      	ldr	r3, [pc, #220]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f36c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f36e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f372:	ee07 3a90 	vmov	s15, r3
 800f376:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f37a:	ed97 6a03 	vldr	s12, [r7, #12]
 800f37e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f450 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f382:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f386:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f38a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f38e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f392:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f396:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f39a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800f39c:	4b2a      	ldr	r3, [pc, #168]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f39e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3a0:	0a5b      	lsrs	r3, r3, #9
 800f3a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f3a6:	ee07 3a90 	vmov	s15, r3
 800f3aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f3ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f3b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f3b6:	edd7 6a07 	vldr	s13, [r7, #28]
 800f3ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f3be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f3c2:	ee17 2a90 	vmov	r2, s15
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800f3ca:	4b1f      	ldr	r3, [pc, #124]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f3cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3ce:	0c1b      	lsrs	r3, r3, #16
 800f3d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f3d4:	ee07 3a90 	vmov	s15, r3
 800f3d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f3dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f3e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f3e4:	edd7 6a07 	vldr	s13, [r7, #28]
 800f3e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f3ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f3f0:	ee17 2a90 	vmov	r2, s15
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800f3f8:	4b13      	ldr	r3, [pc, #76]	@ (800f448 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f3fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3fc:	0e1b      	lsrs	r3, r3, #24
 800f3fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f402:	ee07 3a90 	vmov	s15, r3
 800f406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f40a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f40e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f412:	edd7 6a07 	vldr	s13, [r7, #28]
 800f416:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f41a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f41e:	ee17 2a90 	vmov	r2, s15
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800f426:	e008      	b.n	800f43a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	2200      	movs	r2, #0
 800f42c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	2200      	movs	r2, #0
 800f432:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	2200      	movs	r2, #0
 800f438:	609a      	str	r2, [r3, #8]
}
 800f43a:	bf00      	nop
 800f43c:	3724      	adds	r7, #36	@ 0x24
 800f43e:	46bd      	mov	sp, r7
 800f440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f444:	4770      	bx	lr
 800f446:	bf00      	nop
 800f448:	58024400 	.word	0x58024400
 800f44c:	03d09000 	.word	0x03d09000
 800f450:	46000000 	.word	0x46000000
 800f454:	4c742400 	.word	0x4c742400
 800f458:	4a742400 	.word	0x4a742400
 800f45c:	4bbebc20 	.word	0x4bbebc20

0800f460 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800f460:	b480      	push	{r7}
 800f462:	b089      	sub	sp, #36	@ 0x24
 800f464:	af00      	add	r7, sp, #0
 800f466:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f468:	4ba1      	ldr	r3, [pc, #644]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f46a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f46c:	f003 0303 	and.w	r3, r3, #3
 800f470:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800f472:	4b9f      	ldr	r3, [pc, #636]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f476:	0d1b      	lsrs	r3, r3, #20
 800f478:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f47c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800f47e:	4b9c      	ldr	r3, [pc, #624]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f482:	0a1b      	lsrs	r3, r3, #8
 800f484:	f003 0301 	and.w	r3, r3, #1
 800f488:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800f48a:	4b99      	ldr	r3, [pc, #612]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f48c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f48e:	08db      	lsrs	r3, r3, #3
 800f490:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f494:	693a      	ldr	r2, [r7, #16]
 800f496:	fb02 f303 	mul.w	r3, r2, r3
 800f49a:	ee07 3a90 	vmov	s15, r3
 800f49e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4a2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800f4a6:	697b      	ldr	r3, [r7, #20]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	f000 8111 	beq.w	800f6d0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800f4ae:	69bb      	ldr	r3, [r7, #24]
 800f4b0:	2b02      	cmp	r3, #2
 800f4b2:	f000 8083 	beq.w	800f5bc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800f4b6:	69bb      	ldr	r3, [r7, #24]
 800f4b8:	2b02      	cmp	r3, #2
 800f4ba:	f200 80a1 	bhi.w	800f600 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800f4be:	69bb      	ldr	r3, [r7, #24]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d003      	beq.n	800f4cc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800f4c4:	69bb      	ldr	r3, [r7, #24]
 800f4c6:	2b01      	cmp	r3, #1
 800f4c8:	d056      	beq.n	800f578 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800f4ca:	e099      	b.n	800f600 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f4cc:	4b88      	ldr	r3, [pc, #544]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	f003 0320 	and.w	r3, r3, #32
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d02d      	beq.n	800f534 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f4d8:	4b85      	ldr	r3, [pc, #532]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	08db      	lsrs	r3, r3, #3
 800f4de:	f003 0303 	and.w	r3, r3, #3
 800f4e2:	4a84      	ldr	r2, [pc, #528]	@ (800f6f4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800f4e4:	fa22 f303 	lsr.w	r3, r2, r3
 800f4e8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f4ea:	68bb      	ldr	r3, [r7, #8]
 800f4ec:	ee07 3a90 	vmov	s15, r3
 800f4f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f4f4:	697b      	ldr	r3, [r7, #20]
 800f4f6:	ee07 3a90 	vmov	s15, r3
 800f4fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f502:	4b7b      	ldr	r3, [pc, #492]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f506:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f50a:	ee07 3a90 	vmov	s15, r3
 800f50e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f512:	ed97 6a03 	vldr	s12, [r7, #12]
 800f516:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800f6f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f51a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f51e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f522:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f526:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f52a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f52e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f532:	e087      	b.n	800f644 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f534:	697b      	ldr	r3, [r7, #20]
 800f536:	ee07 3a90 	vmov	s15, r3
 800f53a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f53e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800f6fc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800f542:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f546:	4b6a      	ldr	r3, [pc, #424]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f54a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f54e:	ee07 3a90 	vmov	s15, r3
 800f552:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f556:	ed97 6a03 	vldr	s12, [r7, #12]
 800f55a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800f6f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f55e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f562:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f566:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f56a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f56e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f572:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f576:	e065      	b.n	800f644 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f578:	697b      	ldr	r3, [r7, #20]
 800f57a:	ee07 3a90 	vmov	s15, r3
 800f57e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f582:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800f700 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f586:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f58a:	4b59      	ldr	r3, [pc, #356]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f58c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f58e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f592:	ee07 3a90 	vmov	s15, r3
 800f596:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f59a:	ed97 6a03 	vldr	s12, [r7, #12]
 800f59e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800f6f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f5a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f5a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f5aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f5ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f5b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f5b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f5ba:	e043      	b.n	800f644 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f5bc:	697b      	ldr	r3, [r7, #20]
 800f5be:	ee07 3a90 	vmov	s15, r3
 800f5c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f5c6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800f704 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800f5ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f5ce:	4b48      	ldr	r3, [pc, #288]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f5d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5d6:	ee07 3a90 	vmov	s15, r3
 800f5da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f5de:	ed97 6a03 	vldr	s12, [r7, #12]
 800f5e2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f6f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f5e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f5ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f5ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f5f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f5f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f5fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f5fe:	e021      	b.n	800f644 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f600:	697b      	ldr	r3, [r7, #20]
 800f602:	ee07 3a90 	vmov	s15, r3
 800f606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f60a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f700 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f60e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f612:	4b37      	ldr	r3, [pc, #220]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f61a:	ee07 3a90 	vmov	s15, r3
 800f61e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f622:	ed97 6a03 	vldr	s12, [r7, #12]
 800f626:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f6f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f62a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f62e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f632:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f636:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f63a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f63e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f642:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800f644:	4b2a      	ldr	r3, [pc, #168]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f648:	0a5b      	lsrs	r3, r3, #9
 800f64a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f64e:	ee07 3a90 	vmov	s15, r3
 800f652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f656:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f65a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f65e:	edd7 6a07 	vldr	s13, [r7, #28]
 800f662:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f666:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f66a:	ee17 2a90 	vmov	r2, s15
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800f672:	4b1f      	ldr	r3, [pc, #124]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f676:	0c1b      	lsrs	r3, r3, #16
 800f678:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f67c:	ee07 3a90 	vmov	s15, r3
 800f680:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f684:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f688:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f68c:	edd7 6a07 	vldr	s13, [r7, #28]
 800f690:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f694:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f698:	ee17 2a90 	vmov	r2, s15
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800f6a0:	4b13      	ldr	r3, [pc, #76]	@ (800f6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f6a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6a4:	0e1b      	lsrs	r3, r3, #24
 800f6a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f6aa:	ee07 3a90 	vmov	s15, r3
 800f6ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f6b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f6b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f6ba:	edd7 6a07 	vldr	s13, [r7, #28]
 800f6be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f6c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f6c6:	ee17 2a90 	vmov	r2, s15
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800f6ce:	e008      	b.n	800f6e2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	2200      	movs	r2, #0
 800f6da:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	2200      	movs	r2, #0
 800f6e0:	609a      	str	r2, [r3, #8]
}
 800f6e2:	bf00      	nop
 800f6e4:	3724      	adds	r7, #36	@ 0x24
 800f6e6:	46bd      	mov	sp, r7
 800f6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ec:	4770      	bx	lr
 800f6ee:	bf00      	nop
 800f6f0:	58024400 	.word	0x58024400
 800f6f4:	03d09000 	.word	0x03d09000
 800f6f8:	46000000 	.word	0x46000000
 800f6fc:	4c742400 	.word	0x4c742400
 800f700:	4a742400 	.word	0x4a742400
 800f704:	4bbebc20 	.word	0x4bbebc20

0800f708 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800f708:	b580      	push	{r7, lr}
 800f70a:	b084      	sub	sp, #16
 800f70c:	af00      	add	r7, sp, #0
 800f70e:	6078      	str	r0, [r7, #4]
 800f710:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f712:	2300      	movs	r3, #0
 800f714:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800f716:	4b53      	ldr	r3, [pc, #332]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f71a:	f003 0303 	and.w	r3, r3, #3
 800f71e:	2b03      	cmp	r3, #3
 800f720:	d101      	bne.n	800f726 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800f722:	2301      	movs	r3, #1
 800f724:	e099      	b.n	800f85a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800f726:	4b4f      	ldr	r3, [pc, #316]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	4a4e      	ldr	r2, [pc, #312]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f72c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f730:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f732:	f7f6 fae3 	bl	8005cfc <HAL_GetTick>
 800f736:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f738:	e008      	b.n	800f74c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f73a:	f7f6 fadf 	bl	8005cfc <HAL_GetTick>
 800f73e:	4602      	mov	r2, r0
 800f740:	68bb      	ldr	r3, [r7, #8]
 800f742:	1ad3      	subs	r3, r2, r3
 800f744:	2b02      	cmp	r3, #2
 800f746:	d901      	bls.n	800f74c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800f748:	2303      	movs	r3, #3
 800f74a:	e086      	b.n	800f85a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f74c:	4b45      	ldr	r3, [pc, #276]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f754:	2b00      	cmp	r3, #0
 800f756:	d1f0      	bne.n	800f73a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800f758:	4b42      	ldr	r3, [pc, #264]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f75a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f75c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	031b      	lsls	r3, r3, #12
 800f766:	493f      	ldr	r1, [pc, #252]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f768:	4313      	orrs	r3, r2
 800f76a:	628b      	str	r3, [r1, #40]	@ 0x28
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	685b      	ldr	r3, [r3, #4]
 800f770:	3b01      	subs	r3, #1
 800f772:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	689b      	ldr	r3, [r3, #8]
 800f77a:	3b01      	subs	r3, #1
 800f77c:	025b      	lsls	r3, r3, #9
 800f77e:	b29b      	uxth	r3, r3
 800f780:	431a      	orrs	r2, r3
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	68db      	ldr	r3, [r3, #12]
 800f786:	3b01      	subs	r3, #1
 800f788:	041b      	lsls	r3, r3, #16
 800f78a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f78e:	431a      	orrs	r2, r3
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	691b      	ldr	r3, [r3, #16]
 800f794:	3b01      	subs	r3, #1
 800f796:	061b      	lsls	r3, r3, #24
 800f798:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f79c:	4931      	ldr	r1, [pc, #196]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f79e:	4313      	orrs	r3, r2
 800f7a0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800f7a2:	4b30      	ldr	r3, [pc, #192]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f7a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	695b      	ldr	r3, [r3, #20]
 800f7ae:	492d      	ldr	r1, [pc, #180]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f7b0:	4313      	orrs	r3, r2
 800f7b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800f7b4:	4b2b      	ldr	r3, [pc, #172]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f7b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7b8:	f023 0220 	bic.w	r2, r3, #32
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	699b      	ldr	r3, [r3, #24]
 800f7c0:	4928      	ldr	r1, [pc, #160]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f7c2:	4313      	orrs	r3, r2
 800f7c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800f7c6:	4b27      	ldr	r3, [pc, #156]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f7c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7ca:	4a26      	ldr	r2, [pc, #152]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f7cc:	f023 0310 	bic.w	r3, r3, #16
 800f7d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800f7d2:	4b24      	ldr	r3, [pc, #144]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f7d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f7d6:	4b24      	ldr	r3, [pc, #144]	@ (800f868 <RCCEx_PLL2_Config+0x160>)
 800f7d8:	4013      	ands	r3, r2
 800f7da:	687a      	ldr	r2, [r7, #4]
 800f7dc:	69d2      	ldr	r2, [r2, #28]
 800f7de:	00d2      	lsls	r2, r2, #3
 800f7e0:	4920      	ldr	r1, [pc, #128]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f7e2:	4313      	orrs	r3, r2
 800f7e4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800f7e6:	4b1f      	ldr	r3, [pc, #124]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f7e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7ea:	4a1e      	ldr	r2, [pc, #120]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f7ec:	f043 0310 	orr.w	r3, r3, #16
 800f7f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f7f2:	683b      	ldr	r3, [r7, #0]
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d106      	bne.n	800f806 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800f7f8:	4b1a      	ldr	r3, [pc, #104]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f7fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7fc:	4a19      	ldr	r2, [pc, #100]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f7fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f802:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f804:	e00f      	b.n	800f826 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f806:	683b      	ldr	r3, [r7, #0]
 800f808:	2b01      	cmp	r3, #1
 800f80a:	d106      	bne.n	800f81a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800f80c:	4b15      	ldr	r3, [pc, #84]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f80e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f810:	4a14      	ldr	r2, [pc, #80]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f812:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f816:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f818:	e005      	b.n	800f826 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800f81a:	4b12      	ldr	r3, [pc, #72]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f81c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f81e:	4a11      	ldr	r2, [pc, #68]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f820:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f824:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800f826:	4b0f      	ldr	r3, [pc, #60]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	4a0e      	ldr	r2, [pc, #56]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f82c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f830:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f832:	f7f6 fa63 	bl	8005cfc <HAL_GetTick>
 800f836:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f838:	e008      	b.n	800f84c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f83a:	f7f6 fa5f 	bl	8005cfc <HAL_GetTick>
 800f83e:	4602      	mov	r2, r0
 800f840:	68bb      	ldr	r3, [r7, #8]
 800f842:	1ad3      	subs	r3, r2, r3
 800f844:	2b02      	cmp	r3, #2
 800f846:	d901      	bls.n	800f84c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f848:	2303      	movs	r3, #3
 800f84a:	e006      	b.n	800f85a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f84c:	4b05      	ldr	r3, [pc, #20]	@ (800f864 <RCCEx_PLL2_Config+0x15c>)
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f854:	2b00      	cmp	r3, #0
 800f856:	d0f0      	beq.n	800f83a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800f858:	7bfb      	ldrb	r3, [r7, #15]
}
 800f85a:	4618      	mov	r0, r3
 800f85c:	3710      	adds	r7, #16
 800f85e:	46bd      	mov	sp, r7
 800f860:	bd80      	pop	{r7, pc}
 800f862:	bf00      	nop
 800f864:	58024400 	.word	0x58024400
 800f868:	ffff0007 	.word	0xffff0007

0800f86c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800f86c:	b580      	push	{r7, lr}
 800f86e:	b084      	sub	sp, #16
 800f870:	af00      	add	r7, sp, #0
 800f872:	6078      	str	r0, [r7, #4]
 800f874:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f876:	2300      	movs	r3, #0
 800f878:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800f87a:	4b53      	ldr	r3, [pc, #332]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f87c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f87e:	f003 0303 	and.w	r3, r3, #3
 800f882:	2b03      	cmp	r3, #3
 800f884:	d101      	bne.n	800f88a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800f886:	2301      	movs	r3, #1
 800f888:	e099      	b.n	800f9be <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800f88a:	4b4f      	ldr	r3, [pc, #316]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	4a4e      	ldr	r2, [pc, #312]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f890:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f894:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f896:	f7f6 fa31 	bl	8005cfc <HAL_GetTick>
 800f89a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f89c:	e008      	b.n	800f8b0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f89e:	f7f6 fa2d 	bl	8005cfc <HAL_GetTick>
 800f8a2:	4602      	mov	r2, r0
 800f8a4:	68bb      	ldr	r3, [r7, #8]
 800f8a6:	1ad3      	subs	r3, r2, r3
 800f8a8:	2b02      	cmp	r3, #2
 800f8aa:	d901      	bls.n	800f8b0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800f8ac:	2303      	movs	r3, #3
 800f8ae:	e086      	b.n	800f9be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f8b0:	4b45      	ldr	r3, [pc, #276]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d1f0      	bne.n	800f89e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800f8bc:	4b42      	ldr	r3, [pc, #264]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f8be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8c0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	051b      	lsls	r3, r3, #20
 800f8ca:	493f      	ldr	r1, [pc, #252]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f8cc:	4313      	orrs	r3, r2
 800f8ce:	628b      	str	r3, [r1, #40]	@ 0x28
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	685b      	ldr	r3, [r3, #4]
 800f8d4:	3b01      	subs	r3, #1
 800f8d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	689b      	ldr	r3, [r3, #8]
 800f8de:	3b01      	subs	r3, #1
 800f8e0:	025b      	lsls	r3, r3, #9
 800f8e2:	b29b      	uxth	r3, r3
 800f8e4:	431a      	orrs	r2, r3
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	68db      	ldr	r3, [r3, #12]
 800f8ea:	3b01      	subs	r3, #1
 800f8ec:	041b      	lsls	r3, r3, #16
 800f8ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f8f2:	431a      	orrs	r2, r3
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	691b      	ldr	r3, [r3, #16]
 800f8f8:	3b01      	subs	r3, #1
 800f8fa:	061b      	lsls	r3, r3, #24
 800f8fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f900:	4931      	ldr	r1, [pc, #196]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f902:	4313      	orrs	r3, r2
 800f904:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800f906:	4b30      	ldr	r3, [pc, #192]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f90a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	695b      	ldr	r3, [r3, #20]
 800f912:	492d      	ldr	r1, [pc, #180]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f914:	4313      	orrs	r3, r2
 800f916:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800f918:	4b2b      	ldr	r3, [pc, #172]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f91a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f91c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	699b      	ldr	r3, [r3, #24]
 800f924:	4928      	ldr	r1, [pc, #160]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f926:	4313      	orrs	r3, r2
 800f928:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800f92a:	4b27      	ldr	r3, [pc, #156]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f92c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f92e:	4a26      	ldr	r2, [pc, #152]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f930:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f934:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800f936:	4b24      	ldr	r3, [pc, #144]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f938:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f93a:	4b24      	ldr	r3, [pc, #144]	@ (800f9cc <RCCEx_PLL3_Config+0x160>)
 800f93c:	4013      	ands	r3, r2
 800f93e:	687a      	ldr	r2, [r7, #4]
 800f940:	69d2      	ldr	r2, [r2, #28]
 800f942:	00d2      	lsls	r2, r2, #3
 800f944:	4920      	ldr	r1, [pc, #128]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f946:	4313      	orrs	r3, r2
 800f948:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800f94a:	4b1f      	ldr	r3, [pc, #124]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f94c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f94e:	4a1e      	ldr	r2, [pc, #120]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f950:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f954:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f956:	683b      	ldr	r3, [r7, #0]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d106      	bne.n	800f96a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800f95c:	4b1a      	ldr	r3, [pc, #104]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f95e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f960:	4a19      	ldr	r2, [pc, #100]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f962:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800f966:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f968:	e00f      	b.n	800f98a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f96a:	683b      	ldr	r3, [r7, #0]
 800f96c:	2b01      	cmp	r3, #1
 800f96e:	d106      	bne.n	800f97e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800f970:	4b15      	ldr	r3, [pc, #84]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f974:	4a14      	ldr	r2, [pc, #80]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f976:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f97a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f97c:	e005      	b.n	800f98a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800f97e:	4b12      	ldr	r3, [pc, #72]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f982:	4a11      	ldr	r2, [pc, #68]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f984:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800f988:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800f98a:	4b0f      	ldr	r3, [pc, #60]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	4a0e      	ldr	r2, [pc, #56]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f990:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f994:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f996:	f7f6 f9b1 	bl	8005cfc <HAL_GetTick>
 800f99a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f99c:	e008      	b.n	800f9b0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f99e:	f7f6 f9ad 	bl	8005cfc <HAL_GetTick>
 800f9a2:	4602      	mov	r2, r0
 800f9a4:	68bb      	ldr	r3, [r7, #8]
 800f9a6:	1ad3      	subs	r3, r2, r3
 800f9a8:	2b02      	cmp	r3, #2
 800f9aa:	d901      	bls.n	800f9b0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f9ac:	2303      	movs	r3, #3
 800f9ae:	e006      	b.n	800f9be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f9b0:	4b05      	ldr	r3, [pc, #20]	@ (800f9c8 <RCCEx_PLL3_Config+0x15c>)
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d0f0      	beq.n	800f99e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800f9bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9be:	4618      	mov	r0, r3
 800f9c0:	3710      	adds	r7, #16
 800f9c2:	46bd      	mov	sp, r7
 800f9c4:	bd80      	pop	{r7, pc}
 800f9c6:	bf00      	nop
 800f9c8:	58024400 	.word	0x58024400
 800f9cc:	ffff0007 	.word	0xffff0007

0800f9d0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b084      	sub	sp, #16
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d101      	bne.n	800f9e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f9de:	2301      	movs	r3, #1
 800f9e0:	e10f      	b.n	800fc02 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	2200      	movs	r2, #0
 800f9e6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	4a87      	ldr	r2, [pc, #540]	@ (800fc0c <HAL_SPI_Init+0x23c>)
 800f9ee:	4293      	cmp	r3, r2
 800f9f0:	d00f      	beq.n	800fa12 <HAL_SPI_Init+0x42>
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	4a86      	ldr	r2, [pc, #536]	@ (800fc10 <HAL_SPI_Init+0x240>)
 800f9f8:	4293      	cmp	r3, r2
 800f9fa:	d00a      	beq.n	800fa12 <HAL_SPI_Init+0x42>
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	4a84      	ldr	r2, [pc, #528]	@ (800fc14 <HAL_SPI_Init+0x244>)
 800fa02:	4293      	cmp	r3, r2
 800fa04:	d005      	beq.n	800fa12 <HAL_SPI_Init+0x42>
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	68db      	ldr	r3, [r3, #12]
 800fa0a:	2b0f      	cmp	r3, #15
 800fa0c:	d901      	bls.n	800fa12 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800fa0e:	2301      	movs	r3, #1
 800fa10:	e0f7      	b.n	800fc02 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800fa12:	6878      	ldr	r0, [r7, #4]
 800fa14:	f000 ff76 	bl	8010904 <SPI_GetPacketSize>
 800fa18:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	4a7b      	ldr	r2, [pc, #492]	@ (800fc0c <HAL_SPI_Init+0x23c>)
 800fa20:	4293      	cmp	r3, r2
 800fa22:	d00c      	beq.n	800fa3e <HAL_SPI_Init+0x6e>
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	4a79      	ldr	r2, [pc, #484]	@ (800fc10 <HAL_SPI_Init+0x240>)
 800fa2a:	4293      	cmp	r3, r2
 800fa2c:	d007      	beq.n	800fa3e <HAL_SPI_Init+0x6e>
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	4a78      	ldr	r2, [pc, #480]	@ (800fc14 <HAL_SPI_Init+0x244>)
 800fa34:	4293      	cmp	r3, r2
 800fa36:	d002      	beq.n	800fa3e <HAL_SPI_Init+0x6e>
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	2b08      	cmp	r3, #8
 800fa3c:	d811      	bhi.n	800fa62 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800fa42:	4a72      	ldr	r2, [pc, #456]	@ (800fc0c <HAL_SPI_Init+0x23c>)
 800fa44:	4293      	cmp	r3, r2
 800fa46:	d009      	beq.n	800fa5c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	4a70      	ldr	r2, [pc, #448]	@ (800fc10 <HAL_SPI_Init+0x240>)
 800fa4e:	4293      	cmp	r3, r2
 800fa50:	d004      	beq.n	800fa5c <HAL_SPI_Init+0x8c>
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	4a6f      	ldr	r2, [pc, #444]	@ (800fc14 <HAL_SPI_Init+0x244>)
 800fa58:	4293      	cmp	r3, r2
 800fa5a:	d104      	bne.n	800fa66 <HAL_SPI_Init+0x96>
 800fa5c:	68fb      	ldr	r3, [r7, #12]
 800fa5e:	2b10      	cmp	r3, #16
 800fa60:	d901      	bls.n	800fa66 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800fa62:	2301      	movs	r3, #1
 800fa64:	e0cd      	b.n	800fc02 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800fa6c:	b2db      	uxtb	r3, r3
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d106      	bne.n	800fa80 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	2200      	movs	r2, #0
 800fa76:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800fa7a:	6878      	ldr	r0, [r7, #4]
 800fa7c:	f7f4 fd4c 	bl	8004518 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	2202      	movs	r2, #2
 800fa84:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	681a      	ldr	r2, [r3, #0]
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	f022 0201 	bic.w	r2, r2, #1
 800fa96:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	689b      	ldr	r3, [r3, #8]
 800fa9e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800faa2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	699b      	ldr	r3, [r3, #24]
 800faa8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800faac:	d119      	bne.n	800fae2 <HAL_SPI_Init+0x112>
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	685b      	ldr	r3, [r3, #4]
 800fab2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fab6:	d103      	bne.n	800fac0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d008      	beq.n	800fad2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d10c      	bne.n	800fae2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800facc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fad0:	d107      	bne.n	800fae2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	681a      	ldr	r2, [r3, #0]
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800fae0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	685b      	ldr	r3, [r3, #4]
 800fae6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800faea:	2b00      	cmp	r3, #0
 800faec:	d00f      	beq.n	800fb0e <HAL_SPI_Init+0x13e>
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	68db      	ldr	r3, [r3, #12]
 800faf2:	2b06      	cmp	r3, #6
 800faf4:	d90b      	bls.n	800fb0e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	430a      	orrs	r2, r1
 800fb0a:	601a      	str	r2, [r3, #0]
 800fb0c:	e007      	b.n	800fb1e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	681a      	ldr	r2, [r3, #0]
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800fb1c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	69da      	ldr	r2, [r3, #28]
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb26:	431a      	orrs	r2, r3
 800fb28:	68bb      	ldr	r3, [r7, #8]
 800fb2a:	431a      	orrs	r2, r3
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb30:	ea42 0103 	orr.w	r1, r2, r3
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	68da      	ldr	r2, [r3, #12]
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	430a      	orrs	r2, r1
 800fb3e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb48:	431a      	orrs	r2, r3
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb4e:	431a      	orrs	r2, r3
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	699b      	ldr	r3, [r3, #24]
 800fb54:	431a      	orrs	r2, r3
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	691b      	ldr	r3, [r3, #16]
 800fb5a:	431a      	orrs	r2, r3
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	695b      	ldr	r3, [r3, #20]
 800fb60:	431a      	orrs	r2, r3
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	6a1b      	ldr	r3, [r3, #32]
 800fb66:	431a      	orrs	r2, r3
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	685b      	ldr	r3, [r3, #4]
 800fb6c:	431a      	orrs	r2, r3
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fb72:	431a      	orrs	r2, r3
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	689b      	ldr	r3, [r3, #8]
 800fb78:	431a      	orrs	r2, r3
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb7e:	ea42 0103 	orr.w	r1, r2, r3
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	430a      	orrs	r2, r1
 800fb8c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	685b      	ldr	r3, [r3, #4]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d113      	bne.n	800fbbe <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	681b      	ldr	r3, [r3, #0]
 800fb9a:	689b      	ldr	r3, [r3, #8]
 800fb9c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	681b      	ldr	r3, [r3, #0]
 800fba4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fba8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	689b      	ldr	r3, [r3, #8]
 800fbb0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800fbbc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	f022 0201 	bic.w	r2, r2, #1
 800fbcc:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	685b      	ldr	r3, [r3, #4]
 800fbd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d00a      	beq.n	800fbf0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	68db      	ldr	r3, [r3, #12]
 800fbe0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	430a      	orrs	r2, r1
 800fbee:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	2200      	movs	r2, #0
 800fbf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	2201      	movs	r2, #1
 800fbfc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800fc00:	2300      	movs	r3, #0
}
 800fc02:	4618      	mov	r0, r3
 800fc04:	3710      	adds	r7, #16
 800fc06:	46bd      	mov	sp, r7
 800fc08:	bd80      	pop	{r7, pc}
 800fc0a:	bf00      	nop
 800fc0c:	40013000 	.word	0x40013000
 800fc10:	40003800 	.word	0x40003800
 800fc14:	40003c00 	.word	0x40003c00

0800fc18 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fc18:	b580      	push	{r7, lr}
 800fc1a:	b088      	sub	sp, #32
 800fc1c:	af02      	add	r7, sp, #8
 800fc1e:	60f8      	str	r0, [r7, #12]
 800fc20:	60b9      	str	r1, [r7, #8]
 800fc22:	603b      	str	r3, [r7, #0]
 800fc24:	4613      	mov	r3, r2
 800fc26:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	3320      	adds	r3, #32
 800fc2e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fc30:	f7f6 f864 	bl	8005cfc <HAL_GetTick>
 800fc34:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800fc3c:	b2db      	uxtb	r3, r3
 800fc3e:	2b01      	cmp	r3, #1
 800fc40:	d001      	beq.n	800fc46 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800fc42:	2302      	movs	r3, #2
 800fc44:	e1d1      	b.n	800ffea <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800fc46:	68bb      	ldr	r3, [r7, #8]
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d002      	beq.n	800fc52 <HAL_SPI_Transmit+0x3a>
 800fc4c:	88fb      	ldrh	r3, [r7, #6]
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d101      	bne.n	800fc56 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800fc52:	2301      	movs	r3, #1
 800fc54:	e1c9      	b.n	800ffea <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800fc5c:	2b01      	cmp	r3, #1
 800fc5e:	d101      	bne.n	800fc64 <HAL_SPI_Transmit+0x4c>
 800fc60:	2302      	movs	r3, #2
 800fc62:	e1c2      	b.n	800ffea <HAL_SPI_Transmit+0x3d2>
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	2201      	movs	r2, #1
 800fc68:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	2203      	movs	r2, #3
 800fc70:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	2200      	movs	r2, #0
 800fc78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	68ba      	ldr	r2, [r7, #8]
 800fc80:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	88fa      	ldrh	r2, [r7, #6]
 800fc86:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	88fa      	ldrh	r2, [r7, #6]
 800fc8e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	2200      	movs	r2, #0
 800fc96:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	2200      	movs	r2, #0
 800fca4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	2200      	movs	r2, #0
 800fcac:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	2200      	movs	r2, #0
 800fcb2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	689b      	ldr	r3, [r3, #8]
 800fcb8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800fcbc:	d108      	bne.n	800fcd0 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	681a      	ldr	r2, [r3, #0]
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fccc:	601a      	str	r2, [r3, #0]
 800fcce:	e009      	b.n	800fce4 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	68db      	ldr	r3, [r3, #12]
 800fcd6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800fce2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	685a      	ldr	r2, [r3, #4]
 800fcea:	4b96      	ldr	r3, [pc, #600]	@ (800ff44 <HAL_SPI_Transmit+0x32c>)
 800fcec:	4013      	ands	r3, r2
 800fcee:	88f9      	ldrh	r1, [r7, #6]
 800fcf0:	68fa      	ldr	r2, [r7, #12]
 800fcf2:	6812      	ldr	r2, [r2, #0]
 800fcf4:	430b      	orrs	r3, r1
 800fcf6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	681a      	ldr	r2, [r3, #0]
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	f042 0201 	orr.w	r2, r2, #1
 800fd06:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	685b      	ldr	r3, [r3, #4]
 800fd0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fd10:	d107      	bne.n	800fd22 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	681a      	ldr	r2, [r3, #0]
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800fd20:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	68db      	ldr	r3, [r3, #12]
 800fd26:	2b0f      	cmp	r3, #15
 800fd28:	d947      	bls.n	800fdba <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800fd2a:	e03f      	b.n	800fdac <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	695b      	ldr	r3, [r3, #20]
 800fd32:	f003 0302 	and.w	r3, r3, #2
 800fd36:	2b02      	cmp	r3, #2
 800fd38:	d114      	bne.n	800fd64 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800fd3e:	68fb      	ldr	r3, [r7, #12]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	6812      	ldr	r2, [r2, #0]
 800fd44:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fd4a:	1d1a      	adds	r2, r3, #4
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fd56:	b29b      	uxth	r3, r3
 800fd58:	3b01      	subs	r3, #1
 800fd5a:	b29a      	uxth	r2, r3
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fd62:	e023      	b.n	800fdac <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fd64:	f7f5 ffca 	bl	8005cfc <HAL_GetTick>
 800fd68:	4602      	mov	r2, r0
 800fd6a:	693b      	ldr	r3, [r7, #16]
 800fd6c:	1ad3      	subs	r3, r2, r3
 800fd6e:	683a      	ldr	r2, [r7, #0]
 800fd70:	429a      	cmp	r2, r3
 800fd72:	d803      	bhi.n	800fd7c <HAL_SPI_Transmit+0x164>
 800fd74:	683b      	ldr	r3, [r7, #0]
 800fd76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd7a:	d102      	bne.n	800fd82 <HAL_SPI_Transmit+0x16a>
 800fd7c:	683b      	ldr	r3, [r7, #0]
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d114      	bne.n	800fdac <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fd82:	68f8      	ldr	r0, [r7, #12]
 800fd84:	f000 fcf0 	bl	8010768 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fd8e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	2201      	movs	r2, #1
 800fd9c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	2200      	movs	r2, #0
 800fda4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800fda8:	2303      	movs	r3, #3
 800fdaa:	e11e      	b.n	800ffea <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fdb2:	b29b      	uxth	r3, r3
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d1b9      	bne.n	800fd2c <HAL_SPI_Transmit+0x114>
 800fdb8:	e0f1      	b.n	800ff9e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800fdba:	68fb      	ldr	r3, [r7, #12]
 800fdbc:	68db      	ldr	r3, [r3, #12]
 800fdbe:	2b07      	cmp	r3, #7
 800fdc0:	f240 80e6 	bls.w	800ff90 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800fdc4:	e05d      	b.n	800fe82 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	695b      	ldr	r3, [r3, #20]
 800fdcc:	f003 0302 	and.w	r3, r3, #2
 800fdd0:	2b02      	cmp	r3, #2
 800fdd2:	d132      	bne.n	800fe3a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fdda:	b29b      	uxth	r3, r3
 800fddc:	2b01      	cmp	r3, #1
 800fdde:	d918      	bls.n	800fe12 <HAL_SPI_Transmit+0x1fa>
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d014      	beq.n	800fe12 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	6812      	ldr	r2, [r2, #0]
 800fdf2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800fdf4:	68fb      	ldr	r3, [r7, #12]
 800fdf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fdf8:	1d1a      	adds	r2, r3, #4
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fe04:	b29b      	uxth	r3, r3
 800fe06:	3b02      	subs	r3, #2
 800fe08:	b29a      	uxth	r2, r3
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fe10:	e037      	b.n	800fe82 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fe16:	881a      	ldrh	r2, [r3, #0]
 800fe18:	697b      	ldr	r3, [r7, #20]
 800fe1a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fe20:	1c9a      	adds	r2, r3, #2
 800fe22:	68fb      	ldr	r3, [r7, #12]
 800fe24:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fe2c:	b29b      	uxth	r3, r3
 800fe2e:	3b01      	subs	r3, #1
 800fe30:	b29a      	uxth	r2, r3
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800fe38:	e023      	b.n	800fe82 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fe3a:	f7f5 ff5f 	bl	8005cfc <HAL_GetTick>
 800fe3e:	4602      	mov	r2, r0
 800fe40:	693b      	ldr	r3, [r7, #16]
 800fe42:	1ad3      	subs	r3, r2, r3
 800fe44:	683a      	ldr	r2, [r7, #0]
 800fe46:	429a      	cmp	r2, r3
 800fe48:	d803      	bhi.n	800fe52 <HAL_SPI_Transmit+0x23a>
 800fe4a:	683b      	ldr	r3, [r7, #0]
 800fe4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe50:	d102      	bne.n	800fe58 <HAL_SPI_Transmit+0x240>
 800fe52:	683b      	ldr	r3, [r7, #0]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d114      	bne.n	800fe82 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fe58:	68f8      	ldr	r0, [r7, #12]
 800fe5a:	f000 fc85 	bl	8010768 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fe64:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	2201      	movs	r2, #1
 800fe72:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	2200      	movs	r2, #0
 800fe7a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800fe7e:	2303      	movs	r3, #3
 800fe80:	e0b3      	b.n	800ffea <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fe88:	b29b      	uxth	r3, r3
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d19b      	bne.n	800fdc6 <HAL_SPI_Transmit+0x1ae>
 800fe8e:	e086      	b.n	800ff9e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	695b      	ldr	r3, [r3, #20]
 800fe96:	f003 0302 	and.w	r3, r3, #2
 800fe9a:	2b02      	cmp	r3, #2
 800fe9c:	d154      	bne.n	800ff48 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800fe9e:	68fb      	ldr	r3, [r7, #12]
 800fea0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fea4:	b29b      	uxth	r3, r3
 800fea6:	2b03      	cmp	r3, #3
 800fea8:	d918      	bls.n	800fedc <HAL_SPI_Transmit+0x2c4>
 800feaa:	68fb      	ldr	r3, [r7, #12]
 800feac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800feae:	2b40      	cmp	r3, #64	@ 0x40
 800feb0:	d914      	bls.n	800fedc <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	6812      	ldr	r2, [r2, #0]
 800febc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fec2:	1d1a      	adds	r2, r3, #4
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fece:	b29b      	uxth	r3, r3
 800fed0:	3b04      	subs	r3, #4
 800fed2:	b29a      	uxth	r2, r3
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800feda:	e059      	b.n	800ff90 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800fee2:	b29b      	uxth	r3, r3
 800fee4:	2b01      	cmp	r3, #1
 800fee6:	d917      	bls.n	800ff18 <HAL_SPI_Transmit+0x300>
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800feec:	2b00      	cmp	r3, #0
 800feee:	d013      	beq.n	800ff18 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fef4:	881a      	ldrh	r2, [r3, #0]
 800fef6:	697b      	ldr	r3, [r7, #20]
 800fef8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fefe:	1c9a      	adds	r2, r3, #2
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ff0a:	b29b      	uxth	r3, r3
 800ff0c:	3b02      	subs	r3, #2
 800ff0e:	b29a      	uxth	r2, r3
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800ff16:	e03b      	b.n	800ff90 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	3320      	adds	r3, #32
 800ff22:	7812      	ldrb	r2, [r2, #0]
 800ff24:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ff2a:	1c5a      	adds	r2, r3, #1
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ff36:	b29b      	uxth	r3, r3
 800ff38:	3b01      	subs	r3, #1
 800ff3a:	b29a      	uxth	r2, r3
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800ff42:	e025      	b.n	800ff90 <HAL_SPI_Transmit+0x378>
 800ff44:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ff48:	f7f5 fed8 	bl	8005cfc <HAL_GetTick>
 800ff4c:	4602      	mov	r2, r0
 800ff4e:	693b      	ldr	r3, [r7, #16]
 800ff50:	1ad3      	subs	r3, r2, r3
 800ff52:	683a      	ldr	r2, [r7, #0]
 800ff54:	429a      	cmp	r2, r3
 800ff56:	d803      	bhi.n	800ff60 <HAL_SPI_Transmit+0x348>
 800ff58:	683b      	ldr	r3, [r7, #0]
 800ff5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff5e:	d102      	bne.n	800ff66 <HAL_SPI_Transmit+0x34e>
 800ff60:	683b      	ldr	r3, [r7, #0]
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d114      	bne.n	800ff90 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ff66:	68f8      	ldr	r0, [r7, #12]
 800ff68:	f000 fbfe 	bl	8010768 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ff72:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	2201      	movs	r2, #1
 800ff80:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	2200      	movs	r2, #0
 800ff88:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800ff8c:	2303      	movs	r3, #3
 800ff8e:	e02c      	b.n	800ffea <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ff96:	b29b      	uxth	r3, r3
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	f47f af79 	bne.w	800fe90 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800ff9e:	693b      	ldr	r3, [r7, #16]
 800ffa0:	9300      	str	r3, [sp, #0]
 800ffa2:	683b      	ldr	r3, [r7, #0]
 800ffa4:	2200      	movs	r2, #0
 800ffa6:	2108      	movs	r1, #8
 800ffa8:	68f8      	ldr	r0, [r7, #12]
 800ffaa:	f000 fc7d 	bl	80108a8 <SPI_WaitOnFlagUntilTimeout>
 800ffae:	4603      	mov	r3, r0
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d007      	beq.n	800ffc4 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ffba:	f043 0220 	orr.w	r2, r3, #32
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ffc4:	68f8      	ldr	r0, [r7, #12]
 800ffc6:	f000 fbcf 	bl	8010768 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	2201      	movs	r2, #1
 800ffce:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	2200      	movs	r2, #0
 800ffd6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d001      	beq.n	800ffe8 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800ffe4:	2301      	movs	r3, #1
 800ffe6:	e000      	b.n	800ffea <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800ffe8:	2300      	movs	r3, #0
  }
}
 800ffea:	4618      	mov	r0, r3
 800ffec:	3718      	adds	r7, #24
 800ffee:	46bd      	mov	sp, r7
 800fff0:	bd80      	pop	{r7, pc}
 800fff2:	bf00      	nop

0800fff4 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800fff4:	b580      	push	{r7, lr}
 800fff6:	b084      	sub	sp, #16
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	60f8      	str	r0, [r7, #12]
 800fffc:	60b9      	str	r1, [r7, #8]
 800fffe:	4613      	mov	r3, r2
 8010000:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8010002:	68fb      	ldr	r3, [r7, #12]
 8010004:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010008:	b2db      	uxtb	r3, r3
 801000a:	2b01      	cmp	r3, #1
 801000c:	d001      	beq.n	8010012 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 801000e:	2302      	movs	r3, #2
 8010010:	e126      	b.n	8010260 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8010012:	68bb      	ldr	r3, [r7, #8]
 8010014:	2b00      	cmp	r3, #0
 8010016:	d002      	beq.n	801001e <HAL_SPI_Transmit_DMA+0x2a>
 8010018:	88fb      	ldrh	r3, [r7, #6]
 801001a:	2b00      	cmp	r3, #0
 801001c:	d101      	bne.n	8010022 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 801001e:	2301      	movs	r3, #1
 8010020:	e11e      	b.n	8010260 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010028:	2b01      	cmp	r3, #1
 801002a:	d101      	bne.n	8010030 <HAL_SPI_Transmit_DMA+0x3c>
 801002c:	2302      	movs	r3, #2
 801002e:	e117      	b.n	8010260 <HAL_SPI_Transmit_DMA+0x26c>
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	2201      	movs	r2, #1
 8010034:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	2203      	movs	r2, #3
 801003c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	2200      	movs	r2, #0
 8010044:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	68ba      	ldr	r2, [r7, #8]
 801004c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	88fa      	ldrh	r2, [r7, #6]
 8010052:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	88fa      	ldrh	r2, [r7, #6]
 801005a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	2200      	movs	r2, #0
 8010062:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	2200      	movs	r2, #0
 8010068:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	2200      	movs	r2, #0
 801006e:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8010070:	68fb      	ldr	r3, [r7, #12]
 8010072:	2200      	movs	r2, #0
 8010074:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	2200      	movs	r2, #0
 801007c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	689b      	ldr	r3, [r3, #8]
 8010084:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8010088:	d108      	bne.n	801009c <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	681a      	ldr	r2, [r3, #0]
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010098:	601a      	str	r2, [r3, #0]
 801009a:	e009      	b.n	80100b0 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	68db      	ldr	r3, [r3, #12]
 80100a2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80100ae:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	68db      	ldr	r3, [r3, #12]
 80100b4:	2b0f      	cmp	r3, #15
 80100b6:	d905      	bls.n	80100c4 <HAL_SPI_Transmit_DMA+0xd0>
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80100bc:	699b      	ldr	r3, [r3, #24]
 80100be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80100c2:	d10f      	bne.n	80100e4 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80100c8:	2b07      	cmp	r3, #7
 80100ca:	d911      	bls.n	80100f0 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80100d0:	699b      	ldr	r3, [r3, #24]
 80100d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80100d6:	d00b      	beq.n	80100f0 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80100dc:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80100de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80100e2:	d005      	beq.n	80100f0 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	2200      	movs	r2, #0
 80100e8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 80100ec:	2301      	movs	r3, #1
 80100ee:	e0b7      	b.n	8010260 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	68db      	ldr	r3, [r3, #12]
 80100f4:	2b07      	cmp	r3, #7
 80100f6:	d820      	bhi.n	801013a <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80100fc:	699b      	ldr	r3, [r3, #24]
 80100fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010102:	d109      	bne.n	8010118 <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801010a:	b29b      	uxth	r3, r3
 801010c:	3301      	adds	r3, #1
 801010e:	105b      	asrs	r3, r3, #1
 8010110:	b29a      	uxth	r2, r3
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8010118:	68fb      	ldr	r3, [r7, #12]
 801011a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801011c:	699b      	ldr	r3, [r3, #24]
 801011e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010122:	d11e      	bne.n	8010162 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8010124:	68fb      	ldr	r3, [r7, #12]
 8010126:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801012a:	b29b      	uxth	r3, r3
 801012c:	3303      	adds	r3, #3
 801012e:	109b      	asrs	r3, r3, #2
 8010130:	b29a      	uxth	r2, r3
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010138:	e013      	b.n	8010162 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 801013a:	68fb      	ldr	r3, [r7, #12]
 801013c:	68db      	ldr	r3, [r3, #12]
 801013e:	2b0f      	cmp	r3, #15
 8010140:	d80f      	bhi.n	8010162 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010146:	699b      	ldr	r3, [r3, #24]
 8010148:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801014c:	d109      	bne.n	8010162 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010154:	b29b      	uxth	r3, r3
 8010156:	3301      	adds	r3, #1
 8010158:	105b      	asrs	r3, r3, #1
 801015a:	b29a      	uxth	r2, r3
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010166:	4a40      	ldr	r2, [pc, #256]	@ (8010268 <HAL_SPI_Transmit_DMA+0x274>)
 8010168:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 801016a:	68fb      	ldr	r3, [r7, #12]
 801016c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801016e:	4a3f      	ldr	r2, [pc, #252]	@ (801026c <HAL_SPI_Transmit_DMA+0x278>)
 8010170:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010176:	4a3e      	ldr	r2, [pc, #248]	@ (8010270 <HAL_SPI_Transmit_DMA+0x27c>)
 8010178:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801017e:	2200      	movs	r2, #0
 8010180:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	689a      	ldr	r2, [r3, #8]
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8010190:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801019a:	4619      	mov	r1, r3
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	3320      	adds	r3, #32
 80101a2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80101aa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 80101ac:	f7f6 fac6 	bl	800673c <HAL_DMA_Start_IT>
 80101b0:	4603      	mov	r3, r0
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d011      	beq.n	80101da <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80101bc:	f043 0210 	orr.w	r2, r3, #16
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 80101c6:	68fb      	ldr	r3, [r7, #12]
 80101c8:	2201      	movs	r2, #1
 80101ca:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	2200      	movs	r2, #0
 80101d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 80101d6:	2301      	movs	r3, #1
 80101d8:	e042      	b.n	8010260 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80101de:	69db      	ldr	r3, [r3, #28]
 80101e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80101e4:	d108      	bne.n	80101f8 <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	6859      	ldr	r1, [r3, #4]
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	681a      	ldr	r2, [r3, #0]
 80101f0:	4b20      	ldr	r3, [pc, #128]	@ (8010274 <HAL_SPI_Transmit_DMA+0x280>)
 80101f2:	400b      	ands	r3, r1
 80101f4:	6053      	str	r3, [r2, #4]
 80101f6:	e009      	b.n	801020c <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	685a      	ldr	r2, [r3, #4]
 80101fe:	4b1d      	ldr	r3, [pc, #116]	@ (8010274 <HAL_SPI_Transmit_DMA+0x280>)
 8010200:	4013      	ands	r3, r2
 8010202:	88f9      	ldrh	r1, [r7, #6]
 8010204:	68fa      	ldr	r2, [r7, #12]
 8010206:	6812      	ldr	r2, [r2, #0]
 8010208:	430b      	orrs	r3, r1
 801020a:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	681b      	ldr	r3, [r3, #0]
 8010210:	689a      	ldr	r2, [r3, #8]
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	681b      	ldr	r3, [r3, #0]
 8010216:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801021a:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	691a      	ldr	r2, [r3, #16]
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 801022a:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	681a      	ldr	r2, [r3, #0]
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	681b      	ldr	r3, [r3, #0]
 8010236:	f042 0201 	orr.w	r2, r2, #1
 801023a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	685b      	ldr	r3, [r3, #4]
 8010240:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010244:	d107      	bne.n	8010256 <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	681a      	ldr	r2, [r3, #0]
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010254:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	2200      	movs	r2, #0
 801025a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 801025e:	2300      	movs	r3, #0
}
 8010260:	4618      	mov	r0, r3
 8010262:	3710      	adds	r7, #16
 8010264:	46bd      	mov	sp, r7
 8010266:	bd80      	pop	{r7, pc}
 8010268:	080106d3 	.word	0x080106d3
 801026c:	0801068d 	.word	0x0801068d
 8010270:	080106ef 	.word	0x080106ef
 8010274:	ffff0000 	.word	0xffff0000

08010278 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8010278:	b580      	push	{r7, lr}
 801027a:	b08a      	sub	sp, #40	@ 0x28
 801027c:	af00      	add	r7, sp, #0
 801027e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	691b      	ldr	r3, [r3, #16]
 8010286:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	695b      	ldr	r3, [r3, #20]
 801028e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8010290:	6a3a      	ldr	r2, [r7, #32]
 8010292:	69fb      	ldr	r3, [r7, #28]
 8010294:	4013      	ands	r3, r2
 8010296:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	689b      	ldr	r3, [r3, #8]
 801029e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80102a0:	2300      	movs	r3, #0
 80102a2:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80102aa:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	3330      	adds	r3, #48	@ 0x30
 80102b2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80102b4:	69fb      	ldr	r3, [r7, #28]
 80102b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d010      	beq.n	80102e0 <HAL_SPI_IRQHandler+0x68>
 80102be:	6a3b      	ldr	r3, [r7, #32]
 80102c0:	f003 0308 	and.w	r3, r3, #8
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	d00b      	beq.n	80102e0 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	699a      	ldr	r2, [r3, #24]
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80102d6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 80102d8:	6878      	ldr	r0, [r7, #4]
 80102da:	f000 f9cd 	bl	8010678 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 80102de:	e192      	b.n	8010606 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80102e0:	69bb      	ldr	r3, [r7, #24]
 80102e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d113      	bne.n	8010312 <HAL_SPI_IRQHandler+0x9a>
 80102ea:	69bb      	ldr	r3, [r7, #24]
 80102ec:	f003 0320 	and.w	r3, r3, #32
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d10e      	bne.n	8010312 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 80102f4:	69bb      	ldr	r3, [r7, #24]
 80102f6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d009      	beq.n	8010312 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010302:	6878      	ldr	r0, [r7, #4]
 8010304:	4798      	blx	r3
    hspi->RxISR(hspi);
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801030a:	6878      	ldr	r0, [r7, #4]
 801030c:	4798      	blx	r3
    handled = 1UL;
 801030e:	2301      	movs	r3, #1
 8010310:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8010312:	69bb      	ldr	r3, [r7, #24]
 8010314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010318:	2b00      	cmp	r3, #0
 801031a:	d10f      	bne.n	801033c <HAL_SPI_IRQHandler+0xc4>
 801031c:	69bb      	ldr	r3, [r7, #24]
 801031e:	f003 0301 	and.w	r3, r3, #1
 8010322:	2b00      	cmp	r3, #0
 8010324:	d00a      	beq.n	801033c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8010326:	69bb      	ldr	r3, [r7, #24]
 8010328:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 801032c:	2b00      	cmp	r3, #0
 801032e:	d105      	bne.n	801033c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010334:	6878      	ldr	r0, [r7, #4]
 8010336:	4798      	blx	r3
    handled = 1UL;
 8010338:	2301      	movs	r3, #1
 801033a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 801033c:	69bb      	ldr	r3, [r7, #24]
 801033e:	f003 0320 	and.w	r3, r3, #32
 8010342:	2b00      	cmp	r3, #0
 8010344:	d10f      	bne.n	8010366 <HAL_SPI_IRQHandler+0xee>
 8010346:	69bb      	ldr	r3, [r7, #24]
 8010348:	f003 0302 	and.w	r3, r3, #2
 801034c:	2b00      	cmp	r3, #0
 801034e:	d00a      	beq.n	8010366 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8010350:	69bb      	ldr	r3, [r7, #24]
 8010352:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8010356:	2b00      	cmp	r3, #0
 8010358:	d105      	bne.n	8010366 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801035e:	6878      	ldr	r0, [r7, #4]
 8010360:	4798      	blx	r3
    handled = 1UL;
 8010362:	2301      	movs	r3, #1
 8010364:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8010366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010368:	2b00      	cmp	r3, #0
 801036a:	f040 8147 	bne.w	80105fc <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 801036e:	69bb      	ldr	r3, [r7, #24]
 8010370:	f003 0308 	and.w	r3, r3, #8
 8010374:	2b00      	cmp	r3, #0
 8010376:	f000 808b 	beq.w	8010490 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	699a      	ldr	r2, [r3, #24]
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	f042 0208 	orr.w	r2, r2, #8
 8010388:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	699a      	ldr	r2, [r3, #24]
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	f042 0210 	orr.w	r2, r2, #16
 8010398:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	681b      	ldr	r3, [r3, #0]
 801039e:	699a      	ldr	r2, [r3, #24]
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80103a8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	691a      	ldr	r2, [r3, #16]
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	f022 0208 	bic.w	r2, r2, #8
 80103b8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	689b      	ldr	r3, [r3, #8]
 80103c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d13d      	bne.n	8010444 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80103c8:	e036      	b.n	8010438 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	68db      	ldr	r3, [r3, #12]
 80103ce:	2b0f      	cmp	r3, #15
 80103d0:	d90b      	bls.n	80103ea <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	681a      	ldr	r2, [r3, #0]
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80103da:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80103dc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80103e2:	1d1a      	adds	r2, r3, #4
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	665a      	str	r2, [r3, #100]	@ 0x64
 80103e8:	e01d      	b.n	8010426 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	68db      	ldr	r3, [r3, #12]
 80103ee:	2b07      	cmp	r3, #7
 80103f0:	d90b      	bls.n	801040a <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80103f6:	68fa      	ldr	r2, [r7, #12]
 80103f8:	8812      	ldrh	r2, [r2, #0]
 80103fa:	b292      	uxth	r2, r2
 80103fc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010402:	1c9a      	adds	r2, r3, #2
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	665a      	str	r2, [r3, #100]	@ 0x64
 8010408:	e00d      	b.n	8010426 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010416:	7812      	ldrb	r2, [r2, #0]
 8010418:	b2d2      	uxtb	r2, r2
 801041a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010420:	1c5a      	adds	r2, r3, #1
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801042c:	b29b      	uxth	r3, r3
 801042e:	3b01      	subs	r3, #1
 8010430:	b29a      	uxth	r2, r3
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801043e:	b29b      	uxth	r3, r3
 8010440:	2b00      	cmp	r3, #0
 8010442:	d1c2      	bne.n	80103ca <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8010444:	6878      	ldr	r0, [r7, #4]
 8010446:	f000 f98f 	bl	8010768 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	2201      	movs	r2, #1
 801044e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010458:	2b00      	cmp	r3, #0
 801045a:	d003      	beq.n	8010464 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 801045c:	6878      	ldr	r0, [r7, #4]
 801045e:	f000 f901 	bl	8010664 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8010462:	e0d0      	b.n	8010606 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8010464:	7cfb      	ldrb	r3, [r7, #19]
 8010466:	2b05      	cmp	r3, #5
 8010468:	d103      	bne.n	8010472 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 801046a:	6878      	ldr	r0, [r7, #4]
 801046c:	f000 f8e6 	bl	801063c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8010470:	e0c6      	b.n	8010600 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8010472:	7cfb      	ldrb	r3, [r7, #19]
 8010474:	2b04      	cmp	r3, #4
 8010476:	d103      	bne.n	8010480 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8010478:	6878      	ldr	r0, [r7, #4]
 801047a:	f000 f8d5 	bl	8010628 <HAL_SPI_RxCpltCallback>
    return;
 801047e:	e0bf      	b.n	8010600 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8010480:	7cfb      	ldrb	r3, [r7, #19]
 8010482:	2b03      	cmp	r3, #3
 8010484:	f040 80bc 	bne.w	8010600 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8010488:	6878      	ldr	r0, [r7, #4]
 801048a:	f000 f8c3 	bl	8010614 <HAL_SPI_TxCpltCallback>
    return;
 801048e:	e0b7      	b.n	8010600 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8010490:	69bb      	ldr	r3, [r7, #24]
 8010492:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8010496:	2b00      	cmp	r3, #0
 8010498:	f000 80b5 	beq.w	8010606 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 801049c:	69bb      	ldr	r3, [r7, #24]
 801049e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d00f      	beq.n	80104c6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80104ac:	f043 0204 	orr.w	r2, r3, #4
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	699a      	ldr	r2, [r3, #24]
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80104c4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80104c6:	69bb      	ldr	r3, [r7, #24]
 80104c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d00f      	beq.n	80104f0 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80104d6:	f043 0201 	orr.w	r2, r3, #1
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	699a      	ldr	r2, [r3, #24]
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80104ee:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 80104f0:	69bb      	ldr	r3, [r7, #24]
 80104f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d00f      	beq.n	801051a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010500:	f043 0208 	orr.w	r2, r3, #8
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	699a      	ldr	r2, [r3, #24]
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010518:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 801051a:	69bb      	ldr	r3, [r7, #24]
 801051c:	f003 0320 	and.w	r3, r3, #32
 8010520:	2b00      	cmp	r3, #0
 8010522:	d00f      	beq.n	8010544 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801052a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	699a      	ldr	r2, [r3, #24]
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	f042 0220 	orr.w	r2, r2, #32
 8010542:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801054a:	2b00      	cmp	r3, #0
 801054c:	d05a      	beq.n	8010604 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	681a      	ldr	r2, [r3, #0]
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	f022 0201 	bic.w	r2, r2, #1
 801055c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	6919      	ldr	r1, [r3, #16]
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	681a      	ldr	r2, [r3, #0]
 8010568:	4b28      	ldr	r3, [pc, #160]	@ (801060c <HAL_SPI_IRQHandler+0x394>)
 801056a:	400b      	ands	r3, r1
 801056c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 801056e:	697b      	ldr	r3, [r7, #20]
 8010570:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8010574:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010578:	d138      	bne.n	80105ec <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	689a      	ldr	r2, [r3, #8]
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8010588:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801058e:	2b00      	cmp	r3, #0
 8010590:	d013      	beq.n	80105ba <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010596:	4a1e      	ldr	r2, [pc, #120]	@ (8010610 <HAL_SPI_IRQHandler+0x398>)
 8010598:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801059e:	4618      	mov	r0, r3
 80105a0:	f7f6 fe54 	bl	800724c <HAL_DMA_Abort_IT>
 80105a4:	4603      	mov	r3, r0
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d007      	beq.n	80105ba <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80105b0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d020      	beq.n	8010604 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80105c6:	4a12      	ldr	r2, [pc, #72]	@ (8010610 <HAL_SPI_IRQHandler+0x398>)
 80105c8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80105ce:	4618      	mov	r0, r3
 80105d0:	f7f6 fe3c 	bl	800724c <HAL_DMA_Abort_IT>
 80105d4:	4603      	mov	r3, r0
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d014      	beq.n	8010604 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80105e0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80105ea:	e00b      	b.n	8010604 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	2201      	movs	r2, #1
 80105f0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 80105f4:	6878      	ldr	r0, [r7, #4]
 80105f6:	f000 f835 	bl	8010664 <HAL_SPI_ErrorCallback>
    return;
 80105fa:	e003      	b.n	8010604 <HAL_SPI_IRQHandler+0x38c>
    return;
 80105fc:	bf00      	nop
 80105fe:	e002      	b.n	8010606 <HAL_SPI_IRQHandler+0x38e>
    return;
 8010600:	bf00      	nop
 8010602:	e000      	b.n	8010606 <HAL_SPI_IRQHandler+0x38e>
    return;
 8010604:	bf00      	nop
  }
}
 8010606:	3728      	adds	r7, #40	@ 0x28
 8010608:	46bd      	mov	sp, r7
 801060a:	bd80      	pop	{r7, pc}
 801060c:	fffffc94 	.word	0xfffffc94
 8010610:	08010735 	.word	0x08010735

08010614 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010614:	b480      	push	{r7}
 8010616:	b083      	sub	sp, #12
 8010618:	af00      	add	r7, sp, #0
 801061a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 801061c:	bf00      	nop
 801061e:	370c      	adds	r7, #12
 8010620:	46bd      	mov	sp, r7
 8010622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010626:	4770      	bx	lr

08010628 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010628:	b480      	push	{r7}
 801062a:	b083      	sub	sp, #12
 801062c:	af00      	add	r7, sp, #0
 801062e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8010630:	bf00      	nop
 8010632:	370c      	adds	r7, #12
 8010634:	46bd      	mov	sp, r7
 8010636:	f85d 7b04 	ldr.w	r7, [sp], #4
 801063a:	4770      	bx	lr

0801063c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801063c:	b480      	push	{r7}
 801063e:	b083      	sub	sp, #12
 8010640:	af00      	add	r7, sp, #0
 8010642:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8010644:	bf00      	nop
 8010646:	370c      	adds	r7, #12
 8010648:	46bd      	mov	sp, r7
 801064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801064e:	4770      	bx	lr

08010650 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010650:	b480      	push	{r7}
 8010652:	b083      	sub	sp, #12
 8010654:	af00      	add	r7, sp, #0
 8010656:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8010658:	bf00      	nop
 801065a:	370c      	adds	r7, #12
 801065c:	46bd      	mov	sp, r7
 801065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010662:	4770      	bx	lr

08010664 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010664:	b480      	push	{r7}
 8010666:	b083      	sub	sp, #12
 8010668:	af00      	add	r7, sp, #0
 801066a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 801066c:	bf00      	nop
 801066e:	370c      	adds	r7, #12
 8010670:	46bd      	mov	sp, r7
 8010672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010676:	4770      	bx	lr

08010678 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010678:	b480      	push	{r7}
 801067a:	b083      	sub	sp, #12
 801067c:	af00      	add	r7, sp, #0
 801067e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8010680:	bf00      	nop
 8010682:	370c      	adds	r7, #12
 8010684:	46bd      	mov	sp, r7
 8010686:	f85d 7b04 	ldr.w	r7, [sp], #4
 801068a:	4770      	bx	lr

0801068c <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 801068c:	b580      	push	{r7, lr}
 801068e:	b084      	sub	sp, #16
 8010690:	af00      	add	r7, sp, #0
 8010692:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010698:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80106a0:	b2db      	uxtb	r3, r3
 80106a2:	2b07      	cmp	r3, #7
 80106a4:	d011      	beq.n	80106ca <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80106aa:	69db      	ldr	r3, [r3, #28]
 80106ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80106b0:	d103      	bne.n	80106ba <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 80106b2:	68f8      	ldr	r0, [r7, #12]
 80106b4:	f7ff ffae 	bl	8010614 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 80106b8:	e007      	b.n	80106ca <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	691a      	ldr	r2, [r3, #16]
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	f042 0208 	orr.w	r2, r2, #8
 80106c8:	611a      	str	r2, [r3, #16]
}
 80106ca:	bf00      	nop
 80106cc:	3710      	adds	r7, #16
 80106ce:	46bd      	mov	sp, r7
 80106d0:	bd80      	pop	{r7, pc}

080106d2 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 80106d2:	b580      	push	{r7, lr}
 80106d4:	b084      	sub	sp, #16
 80106d6:	af00      	add	r7, sp, #0
 80106d8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106de:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80106e0:	68f8      	ldr	r0, [r7, #12]
 80106e2:	f7ff ffb5 	bl	8010650 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80106e6:	bf00      	nop
 80106e8:	3710      	adds	r7, #16
 80106ea:	46bd      	mov	sp, r7
 80106ec:	bd80      	pop	{r7, pc}

080106ee <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80106ee:	b580      	push	{r7, lr}
 80106f0:	b084      	sub	sp, #16
 80106f2:	af00      	add	r7, sp, #0
 80106f4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106fa:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80106fc:	6878      	ldr	r0, [r7, #4]
 80106fe:	f7f7 ff23 	bl	8008548 <HAL_DMA_GetError>
 8010702:	4603      	mov	r3, r0
 8010704:	2b02      	cmp	r3, #2
 8010706:	d011      	beq.n	801072c <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8010708:	68f8      	ldr	r0, [r7, #12]
 801070a:	f000 f82d 	bl	8010768 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010714:	f043 0210 	orr.w	r2, r3, #16
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	2201      	movs	r2, #1
 8010722:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8010726:	68f8      	ldr	r0, [r7, #12]
 8010728:	f7ff ff9c 	bl	8010664 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 801072c:	bf00      	nop
 801072e:	3710      	adds	r7, #16
 8010730:	46bd      	mov	sp, r7
 8010732:	bd80      	pop	{r7, pc}

08010734 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010734:	b580      	push	{r7, lr}
 8010736:	b084      	sub	sp, #16
 8010738:	af00      	add	r7, sp, #0
 801073a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010740:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	2200      	movs	r2, #0
 8010746:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	2200      	movs	r2, #0
 801074e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	2201      	movs	r2, #1
 8010756:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 801075a:	68f8      	ldr	r0, [r7, #12]
 801075c:	f7ff ff82 	bl	8010664 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8010760:	bf00      	nop
 8010762:	3710      	adds	r7, #16
 8010764:	46bd      	mov	sp, r7
 8010766:	bd80      	pop	{r7, pc}

08010768 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8010768:	b480      	push	{r7}
 801076a:	b085      	sub	sp, #20
 801076c:	af00      	add	r7, sp, #0
 801076e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	695b      	ldr	r3, [r3, #20]
 8010776:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	699a      	ldr	r2, [r3, #24]
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	f042 0208 	orr.w	r2, r2, #8
 8010786:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	699a      	ldr	r2, [r3, #24]
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	f042 0210 	orr.w	r2, r2, #16
 8010796:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	681a      	ldr	r2, [r3, #0]
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	681b      	ldr	r3, [r3, #0]
 80107a2:	f022 0201 	bic.w	r2, r2, #1
 80107a6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	6919      	ldr	r1, [r3, #16]
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	681a      	ldr	r2, [r3, #0]
 80107b2:	4b3c      	ldr	r3, [pc, #240]	@ (80108a4 <SPI_CloseTransfer+0x13c>)
 80107b4:	400b      	ands	r3, r1
 80107b6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	689a      	ldr	r2, [r3, #8]
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	681b      	ldr	r3, [r3, #0]
 80107c2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80107c6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80107ce:	b2db      	uxtb	r3, r3
 80107d0:	2b04      	cmp	r3, #4
 80107d2:	d014      	beq.n	80107fe <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	f003 0320 	and.w	r3, r3, #32
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d00f      	beq.n	80107fe <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80107e4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	699a      	ldr	r2, [r3, #24]
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	f042 0220 	orr.w	r2, r2, #32
 80107fc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010804:	b2db      	uxtb	r3, r3
 8010806:	2b03      	cmp	r3, #3
 8010808:	d014      	beq.n	8010834 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010810:	2b00      	cmp	r3, #0
 8010812:	d00f      	beq.n	8010834 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801081a:	f043 0204 	orr.w	r2, r3, #4
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	699a      	ldr	r2, [r3, #24]
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010832:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801083a:	2b00      	cmp	r3, #0
 801083c:	d00f      	beq.n	801085e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010844:	f043 0201 	orr.w	r2, r3, #1
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	699a      	ldr	r2, [r3, #24]
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801085c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010864:	2b00      	cmp	r3, #0
 8010866:	d00f      	beq.n	8010888 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801086e:	f043 0208 	orr.w	r2, r3, #8
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	699a      	ldr	r2, [r3, #24]
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010886:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	2200      	movs	r2, #0
 801088c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	2200      	movs	r2, #0
 8010894:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8010898:	bf00      	nop
 801089a:	3714      	adds	r7, #20
 801089c:	46bd      	mov	sp, r7
 801089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108a2:	4770      	bx	lr
 80108a4:	fffffc90 	.word	0xfffffc90

080108a8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80108a8:	b580      	push	{r7, lr}
 80108aa:	b084      	sub	sp, #16
 80108ac:	af00      	add	r7, sp, #0
 80108ae:	60f8      	str	r0, [r7, #12]
 80108b0:	60b9      	str	r1, [r7, #8]
 80108b2:	603b      	str	r3, [r7, #0]
 80108b4:	4613      	mov	r3, r2
 80108b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80108b8:	e010      	b.n	80108dc <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80108ba:	f7f5 fa1f 	bl	8005cfc <HAL_GetTick>
 80108be:	4602      	mov	r2, r0
 80108c0:	69bb      	ldr	r3, [r7, #24]
 80108c2:	1ad3      	subs	r3, r2, r3
 80108c4:	683a      	ldr	r2, [r7, #0]
 80108c6:	429a      	cmp	r2, r3
 80108c8:	d803      	bhi.n	80108d2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 80108ca:	683b      	ldr	r3, [r7, #0]
 80108cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108d0:	d102      	bne.n	80108d8 <SPI_WaitOnFlagUntilTimeout+0x30>
 80108d2:	683b      	ldr	r3, [r7, #0]
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d101      	bne.n	80108dc <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80108d8:	2303      	movs	r3, #3
 80108da:	e00f      	b.n	80108fc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	695a      	ldr	r2, [r3, #20]
 80108e2:	68bb      	ldr	r3, [r7, #8]
 80108e4:	4013      	ands	r3, r2
 80108e6:	68ba      	ldr	r2, [r7, #8]
 80108e8:	429a      	cmp	r2, r3
 80108ea:	bf0c      	ite	eq
 80108ec:	2301      	moveq	r3, #1
 80108ee:	2300      	movne	r3, #0
 80108f0:	b2db      	uxtb	r3, r3
 80108f2:	461a      	mov	r2, r3
 80108f4:	79fb      	ldrb	r3, [r7, #7]
 80108f6:	429a      	cmp	r2, r3
 80108f8:	d0df      	beq.n	80108ba <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80108fa:	2300      	movs	r3, #0
}
 80108fc:	4618      	mov	r0, r3
 80108fe:	3710      	adds	r7, #16
 8010900:	46bd      	mov	sp, r7
 8010902:	bd80      	pop	{r7, pc}

08010904 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8010904:	b480      	push	{r7}
 8010906:	b085      	sub	sp, #20
 8010908:	af00      	add	r7, sp, #0
 801090a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010910:	095b      	lsrs	r3, r3, #5
 8010912:	3301      	adds	r3, #1
 8010914:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	68db      	ldr	r3, [r3, #12]
 801091a:	3301      	adds	r3, #1
 801091c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801091e:	68bb      	ldr	r3, [r7, #8]
 8010920:	3307      	adds	r3, #7
 8010922:	08db      	lsrs	r3, r3, #3
 8010924:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8010926:	68bb      	ldr	r3, [r7, #8]
 8010928:	68fa      	ldr	r2, [r7, #12]
 801092a:	fb02 f303 	mul.w	r3, r2, r3
}
 801092e:	4618      	mov	r0, r3
 8010930:	3714      	adds	r7, #20
 8010932:	46bd      	mov	sp, r7
 8010934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010938:	4770      	bx	lr

0801093a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801093a:	b580      	push	{r7, lr}
 801093c:	b082      	sub	sp, #8
 801093e:	af00      	add	r7, sp, #0
 8010940:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	2b00      	cmp	r3, #0
 8010946:	d101      	bne.n	801094c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010948:	2301      	movs	r3, #1
 801094a:	e049      	b.n	80109e0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010952:	b2db      	uxtb	r3, r3
 8010954:	2b00      	cmp	r3, #0
 8010956:	d106      	bne.n	8010966 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	2200      	movs	r2, #0
 801095c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8010960:	6878      	ldr	r0, [r7, #4]
 8010962:	f7f3 fe7b 	bl	800465c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	2202      	movs	r2, #2
 801096a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	681a      	ldr	r2, [r3, #0]
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	3304      	adds	r3, #4
 8010976:	4619      	mov	r1, r3
 8010978:	4610      	mov	r0, r2
 801097a:	f000 fad5 	bl	8010f28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	2201      	movs	r2, #1
 8010982:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	2201      	movs	r2, #1
 801098a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	2201      	movs	r2, #1
 8010992:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	2201      	movs	r2, #1
 801099a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	2201      	movs	r2, #1
 80109a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	2201      	movs	r2, #1
 80109aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	2201      	movs	r2, #1
 80109b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	2201      	movs	r2, #1
 80109ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	2201      	movs	r2, #1
 80109c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	2201      	movs	r2, #1
 80109ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	2201      	movs	r2, #1
 80109d2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	2201      	movs	r2, #1
 80109da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80109de:	2300      	movs	r3, #0
}
 80109e0:	4618      	mov	r0, r3
 80109e2:	3708      	adds	r7, #8
 80109e4:	46bd      	mov	sp, r7
 80109e6:	bd80      	pop	{r7, pc}

080109e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80109e8:	b480      	push	{r7}
 80109ea:	b085      	sub	sp, #20
 80109ec:	af00      	add	r7, sp, #0
 80109ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80109f6:	b2db      	uxtb	r3, r3
 80109f8:	2b01      	cmp	r3, #1
 80109fa:	d001      	beq.n	8010a00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80109fc:	2301      	movs	r3, #1
 80109fe:	e054      	b.n	8010aaa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	2202      	movs	r2, #2
 8010a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	68da      	ldr	r2, [r3, #12]
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	f042 0201 	orr.w	r2, r2, #1
 8010a16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	681b      	ldr	r3, [r3, #0]
 8010a1c:	4a26      	ldr	r2, [pc, #152]	@ (8010ab8 <HAL_TIM_Base_Start_IT+0xd0>)
 8010a1e:	4293      	cmp	r3, r2
 8010a20:	d022      	beq.n	8010a68 <HAL_TIM_Base_Start_IT+0x80>
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010a2a:	d01d      	beq.n	8010a68 <HAL_TIM_Base_Start_IT+0x80>
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	4a22      	ldr	r2, [pc, #136]	@ (8010abc <HAL_TIM_Base_Start_IT+0xd4>)
 8010a32:	4293      	cmp	r3, r2
 8010a34:	d018      	beq.n	8010a68 <HAL_TIM_Base_Start_IT+0x80>
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	4a21      	ldr	r2, [pc, #132]	@ (8010ac0 <HAL_TIM_Base_Start_IT+0xd8>)
 8010a3c:	4293      	cmp	r3, r2
 8010a3e:	d013      	beq.n	8010a68 <HAL_TIM_Base_Start_IT+0x80>
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	4a1f      	ldr	r2, [pc, #124]	@ (8010ac4 <HAL_TIM_Base_Start_IT+0xdc>)
 8010a46:	4293      	cmp	r3, r2
 8010a48:	d00e      	beq.n	8010a68 <HAL_TIM_Base_Start_IT+0x80>
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	4a1e      	ldr	r2, [pc, #120]	@ (8010ac8 <HAL_TIM_Base_Start_IT+0xe0>)
 8010a50:	4293      	cmp	r3, r2
 8010a52:	d009      	beq.n	8010a68 <HAL_TIM_Base_Start_IT+0x80>
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	4a1c      	ldr	r2, [pc, #112]	@ (8010acc <HAL_TIM_Base_Start_IT+0xe4>)
 8010a5a:	4293      	cmp	r3, r2
 8010a5c:	d004      	beq.n	8010a68 <HAL_TIM_Base_Start_IT+0x80>
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	4a1b      	ldr	r2, [pc, #108]	@ (8010ad0 <HAL_TIM_Base_Start_IT+0xe8>)
 8010a64:	4293      	cmp	r3, r2
 8010a66:	d115      	bne.n	8010a94 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	689a      	ldr	r2, [r3, #8]
 8010a6e:	4b19      	ldr	r3, [pc, #100]	@ (8010ad4 <HAL_TIM_Base_Start_IT+0xec>)
 8010a70:	4013      	ands	r3, r2
 8010a72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	2b06      	cmp	r3, #6
 8010a78:	d015      	beq.n	8010aa6 <HAL_TIM_Base_Start_IT+0xbe>
 8010a7a:	68fb      	ldr	r3, [r7, #12]
 8010a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010a80:	d011      	beq.n	8010aa6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	681a      	ldr	r2, [r3, #0]
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	f042 0201 	orr.w	r2, r2, #1
 8010a90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010a92:	e008      	b.n	8010aa6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	681a      	ldr	r2, [r3, #0]
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	f042 0201 	orr.w	r2, r2, #1
 8010aa2:	601a      	str	r2, [r3, #0]
 8010aa4:	e000      	b.n	8010aa8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010aa6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8010aa8:	2300      	movs	r3, #0
}
 8010aaa:	4618      	mov	r0, r3
 8010aac:	3714      	adds	r7, #20
 8010aae:	46bd      	mov	sp, r7
 8010ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ab4:	4770      	bx	lr
 8010ab6:	bf00      	nop
 8010ab8:	40010000 	.word	0x40010000
 8010abc:	40000400 	.word	0x40000400
 8010ac0:	40000800 	.word	0x40000800
 8010ac4:	40000c00 	.word	0x40000c00
 8010ac8:	40010400 	.word	0x40010400
 8010acc:	40001800 	.word	0x40001800
 8010ad0:	40014000 	.word	0x40014000
 8010ad4:	00010007 	.word	0x00010007

08010ad8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	b084      	sub	sp, #16
 8010adc:	af00      	add	r7, sp, #0
 8010ade:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	681b      	ldr	r3, [r3, #0]
 8010ae4:	68db      	ldr	r3, [r3, #12]
 8010ae6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	691b      	ldr	r3, [r3, #16]
 8010aee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8010af0:	68bb      	ldr	r3, [r7, #8]
 8010af2:	f003 0302 	and.w	r3, r3, #2
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d020      	beq.n	8010b3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	f003 0302 	and.w	r3, r3, #2
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	d01b      	beq.n	8010b3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	f06f 0202 	mvn.w	r2, #2
 8010b0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	2201      	movs	r2, #1
 8010b12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	699b      	ldr	r3, [r3, #24]
 8010b1a:	f003 0303 	and.w	r3, r3, #3
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d003      	beq.n	8010b2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010b22:	6878      	ldr	r0, [r7, #4]
 8010b24:	f000 f9e2 	bl	8010eec <HAL_TIM_IC_CaptureCallback>
 8010b28:	e005      	b.n	8010b36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010b2a:	6878      	ldr	r0, [r7, #4]
 8010b2c:	f000 f9d4 	bl	8010ed8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010b30:	6878      	ldr	r0, [r7, #4]
 8010b32:	f000 f9e5 	bl	8010f00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	2200      	movs	r2, #0
 8010b3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8010b3c:	68bb      	ldr	r3, [r7, #8]
 8010b3e:	f003 0304 	and.w	r3, r3, #4
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d020      	beq.n	8010b88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	f003 0304 	and.w	r3, r3, #4
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d01b      	beq.n	8010b88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	f06f 0204 	mvn.w	r2, #4
 8010b58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	2202      	movs	r2, #2
 8010b5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	699b      	ldr	r3, [r3, #24]
 8010b66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d003      	beq.n	8010b76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010b6e:	6878      	ldr	r0, [r7, #4]
 8010b70:	f000 f9bc 	bl	8010eec <HAL_TIM_IC_CaptureCallback>
 8010b74:	e005      	b.n	8010b82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010b76:	6878      	ldr	r0, [r7, #4]
 8010b78:	f000 f9ae 	bl	8010ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010b7c:	6878      	ldr	r0, [r7, #4]
 8010b7e:	f000 f9bf 	bl	8010f00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	2200      	movs	r2, #0
 8010b86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8010b88:	68bb      	ldr	r3, [r7, #8]
 8010b8a:	f003 0308 	and.w	r3, r3, #8
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d020      	beq.n	8010bd4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	f003 0308 	and.w	r3, r3, #8
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d01b      	beq.n	8010bd4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	f06f 0208 	mvn.w	r2, #8
 8010ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	2204      	movs	r2, #4
 8010baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	69db      	ldr	r3, [r3, #28]
 8010bb2:	f003 0303 	and.w	r3, r3, #3
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d003      	beq.n	8010bc2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010bba:	6878      	ldr	r0, [r7, #4]
 8010bbc:	f000 f996 	bl	8010eec <HAL_TIM_IC_CaptureCallback>
 8010bc0:	e005      	b.n	8010bce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010bc2:	6878      	ldr	r0, [r7, #4]
 8010bc4:	f000 f988 	bl	8010ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010bc8:	6878      	ldr	r0, [r7, #4]
 8010bca:	f000 f999 	bl	8010f00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	2200      	movs	r2, #0
 8010bd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8010bd4:	68bb      	ldr	r3, [r7, #8]
 8010bd6:	f003 0310 	and.w	r3, r3, #16
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d020      	beq.n	8010c20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	f003 0310 	and.w	r3, r3, #16
 8010be4:	2b00      	cmp	r3, #0
 8010be6:	d01b      	beq.n	8010c20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	f06f 0210 	mvn.w	r2, #16
 8010bf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	2208      	movs	r2, #8
 8010bf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	69db      	ldr	r3, [r3, #28]
 8010bfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	d003      	beq.n	8010c0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010c06:	6878      	ldr	r0, [r7, #4]
 8010c08:	f000 f970 	bl	8010eec <HAL_TIM_IC_CaptureCallback>
 8010c0c:	e005      	b.n	8010c1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010c0e:	6878      	ldr	r0, [r7, #4]
 8010c10:	f000 f962 	bl	8010ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010c14:	6878      	ldr	r0, [r7, #4]
 8010c16:	f000 f973 	bl	8010f00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	2200      	movs	r2, #0
 8010c1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8010c20:	68bb      	ldr	r3, [r7, #8]
 8010c22:	f003 0301 	and.w	r3, r3, #1
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d00c      	beq.n	8010c44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	f003 0301 	and.w	r3, r3, #1
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d007      	beq.n	8010c44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	f06f 0201 	mvn.w	r2, #1
 8010c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010c3e:	6878      	ldr	r0, [r7, #4]
 8010c40:	f7f0 feaa 	bl	8001998 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8010c44:	68bb      	ldr	r3, [r7, #8]
 8010c46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d104      	bne.n	8010c58 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8010c4e:	68bb      	ldr	r3, [r7, #8]
 8010c50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d00c      	beq.n	8010c72 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010c58:	68fb      	ldr	r3, [r7, #12]
 8010c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d007      	beq.n	8010c72 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8010c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010c6c:	6878      	ldr	r0, [r7, #4]
 8010c6e:	f000 fb31 	bl	80112d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8010c72:	68bb      	ldr	r3, [r7, #8]
 8010c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d00c      	beq.n	8010c96 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010c7c:	68fb      	ldr	r3, [r7, #12]
 8010c7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d007      	beq.n	8010c96 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8010c8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010c90:	6878      	ldr	r0, [r7, #4]
 8010c92:	f000 fb29 	bl	80112e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8010c96:	68bb      	ldr	r3, [r7, #8]
 8010c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d00c      	beq.n	8010cba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d007      	beq.n	8010cba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	681b      	ldr	r3, [r3, #0]
 8010cae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8010cb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010cb4:	6878      	ldr	r0, [r7, #4]
 8010cb6:	f000 f92d 	bl	8010f14 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8010cba:	68bb      	ldr	r3, [r7, #8]
 8010cbc:	f003 0320 	and.w	r3, r3, #32
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d00c      	beq.n	8010cde <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8010cc4:	68fb      	ldr	r3, [r7, #12]
 8010cc6:	f003 0320 	and.w	r3, r3, #32
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d007      	beq.n	8010cde <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	f06f 0220 	mvn.w	r2, #32
 8010cd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010cd8:	6878      	ldr	r0, [r7, #4]
 8010cda:	f000 faf1 	bl	80112c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8010cde:	bf00      	nop
 8010ce0:	3710      	adds	r7, #16
 8010ce2:	46bd      	mov	sp, r7
 8010ce4:	bd80      	pop	{r7, pc}
	...

08010ce8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	b084      	sub	sp, #16
 8010cec:	af00      	add	r7, sp, #0
 8010cee:	6078      	str	r0, [r7, #4]
 8010cf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010cf2:	2300      	movs	r3, #0
 8010cf4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010cfc:	2b01      	cmp	r3, #1
 8010cfe:	d101      	bne.n	8010d04 <HAL_TIM_ConfigClockSource+0x1c>
 8010d00:	2302      	movs	r3, #2
 8010d02:	e0dc      	b.n	8010ebe <HAL_TIM_ConfigClockSource+0x1d6>
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	2201      	movs	r2, #1
 8010d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	2202      	movs	r2, #2
 8010d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	689b      	ldr	r3, [r3, #8]
 8010d1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8010d1c:	68ba      	ldr	r2, [r7, #8]
 8010d1e:	4b6a      	ldr	r3, [pc, #424]	@ (8010ec8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8010d20:	4013      	ands	r3, r2
 8010d22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010d24:	68bb      	ldr	r3, [r7, #8]
 8010d26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010d2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	68ba      	ldr	r2, [r7, #8]
 8010d32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8010d34:	683b      	ldr	r3, [r7, #0]
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	4a64      	ldr	r2, [pc, #400]	@ (8010ecc <HAL_TIM_ConfigClockSource+0x1e4>)
 8010d3a:	4293      	cmp	r3, r2
 8010d3c:	f000 80a9 	beq.w	8010e92 <HAL_TIM_ConfigClockSource+0x1aa>
 8010d40:	4a62      	ldr	r2, [pc, #392]	@ (8010ecc <HAL_TIM_ConfigClockSource+0x1e4>)
 8010d42:	4293      	cmp	r3, r2
 8010d44:	f200 80ae 	bhi.w	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010d48:	4a61      	ldr	r2, [pc, #388]	@ (8010ed0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8010d4a:	4293      	cmp	r3, r2
 8010d4c:	f000 80a1 	beq.w	8010e92 <HAL_TIM_ConfigClockSource+0x1aa>
 8010d50:	4a5f      	ldr	r2, [pc, #380]	@ (8010ed0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8010d52:	4293      	cmp	r3, r2
 8010d54:	f200 80a6 	bhi.w	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010d58:	4a5e      	ldr	r2, [pc, #376]	@ (8010ed4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8010d5a:	4293      	cmp	r3, r2
 8010d5c:	f000 8099 	beq.w	8010e92 <HAL_TIM_ConfigClockSource+0x1aa>
 8010d60:	4a5c      	ldr	r2, [pc, #368]	@ (8010ed4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8010d62:	4293      	cmp	r3, r2
 8010d64:	f200 809e 	bhi.w	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010d68:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8010d6c:	f000 8091 	beq.w	8010e92 <HAL_TIM_ConfigClockSource+0x1aa>
 8010d70:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8010d74:	f200 8096 	bhi.w	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010d78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010d7c:	f000 8089 	beq.w	8010e92 <HAL_TIM_ConfigClockSource+0x1aa>
 8010d80:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010d84:	f200 808e 	bhi.w	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010d88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010d8c:	d03e      	beq.n	8010e0c <HAL_TIM_ConfigClockSource+0x124>
 8010d8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010d92:	f200 8087 	bhi.w	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010d96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010d9a:	f000 8086 	beq.w	8010eaa <HAL_TIM_ConfigClockSource+0x1c2>
 8010d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010da2:	d87f      	bhi.n	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010da4:	2b70      	cmp	r3, #112	@ 0x70
 8010da6:	d01a      	beq.n	8010dde <HAL_TIM_ConfigClockSource+0xf6>
 8010da8:	2b70      	cmp	r3, #112	@ 0x70
 8010daa:	d87b      	bhi.n	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010dac:	2b60      	cmp	r3, #96	@ 0x60
 8010dae:	d050      	beq.n	8010e52 <HAL_TIM_ConfigClockSource+0x16a>
 8010db0:	2b60      	cmp	r3, #96	@ 0x60
 8010db2:	d877      	bhi.n	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010db4:	2b50      	cmp	r3, #80	@ 0x50
 8010db6:	d03c      	beq.n	8010e32 <HAL_TIM_ConfigClockSource+0x14a>
 8010db8:	2b50      	cmp	r3, #80	@ 0x50
 8010dba:	d873      	bhi.n	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010dbc:	2b40      	cmp	r3, #64	@ 0x40
 8010dbe:	d058      	beq.n	8010e72 <HAL_TIM_ConfigClockSource+0x18a>
 8010dc0:	2b40      	cmp	r3, #64	@ 0x40
 8010dc2:	d86f      	bhi.n	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010dc4:	2b30      	cmp	r3, #48	@ 0x30
 8010dc6:	d064      	beq.n	8010e92 <HAL_TIM_ConfigClockSource+0x1aa>
 8010dc8:	2b30      	cmp	r3, #48	@ 0x30
 8010dca:	d86b      	bhi.n	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010dcc:	2b20      	cmp	r3, #32
 8010dce:	d060      	beq.n	8010e92 <HAL_TIM_ConfigClockSource+0x1aa>
 8010dd0:	2b20      	cmp	r3, #32
 8010dd2:	d867      	bhi.n	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d05c      	beq.n	8010e92 <HAL_TIM_ConfigClockSource+0x1aa>
 8010dd8:	2b10      	cmp	r3, #16
 8010dda:	d05a      	beq.n	8010e92 <HAL_TIM_ConfigClockSource+0x1aa>
 8010ddc:	e062      	b.n	8010ea4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010de2:	683b      	ldr	r3, [r7, #0]
 8010de4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010de6:	683b      	ldr	r3, [r7, #0]
 8010de8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010dea:	683b      	ldr	r3, [r7, #0]
 8010dec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010dee:	f000 f9b9 	bl	8011164 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	689b      	ldr	r3, [r3, #8]
 8010df8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010dfa:	68bb      	ldr	r3, [r7, #8]
 8010dfc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8010e00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	68ba      	ldr	r2, [r7, #8]
 8010e08:	609a      	str	r2, [r3, #8]
      break;
 8010e0a:	e04f      	b.n	8010eac <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010e10:	683b      	ldr	r3, [r7, #0]
 8010e12:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010e14:	683b      	ldr	r3, [r7, #0]
 8010e16:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010e18:	683b      	ldr	r3, [r7, #0]
 8010e1a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010e1c:	f000 f9a2 	bl	8011164 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	681b      	ldr	r3, [r3, #0]
 8010e24:	689a      	ldr	r2, [r3, #8]
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8010e2e:	609a      	str	r2, [r3, #8]
      break;
 8010e30:	e03c      	b.n	8010eac <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010e36:	683b      	ldr	r3, [r7, #0]
 8010e38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010e3a:	683b      	ldr	r3, [r7, #0]
 8010e3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010e3e:	461a      	mov	r2, r3
 8010e40:	f000 f912 	bl	8011068 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	2150      	movs	r1, #80	@ 0x50
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	f000 f96c 	bl	8011128 <TIM_ITRx_SetConfig>
      break;
 8010e50:	e02c      	b.n	8010eac <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010e56:	683b      	ldr	r3, [r7, #0]
 8010e58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010e5a:	683b      	ldr	r3, [r7, #0]
 8010e5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010e5e:	461a      	mov	r2, r3
 8010e60:	f000 f931 	bl	80110c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	2160      	movs	r1, #96	@ 0x60
 8010e6a:	4618      	mov	r0, r3
 8010e6c:	f000 f95c 	bl	8011128 <TIM_ITRx_SetConfig>
      break;
 8010e70:	e01c      	b.n	8010eac <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010e76:	683b      	ldr	r3, [r7, #0]
 8010e78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010e7a:	683b      	ldr	r3, [r7, #0]
 8010e7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010e7e:	461a      	mov	r2, r3
 8010e80:	f000 f8f2 	bl	8011068 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	2140      	movs	r1, #64	@ 0x40
 8010e8a:	4618      	mov	r0, r3
 8010e8c:	f000 f94c 	bl	8011128 <TIM_ITRx_SetConfig>
      break;
 8010e90:	e00c      	b.n	8010eac <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	681a      	ldr	r2, [r3, #0]
 8010e96:	683b      	ldr	r3, [r7, #0]
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	4619      	mov	r1, r3
 8010e9c:	4610      	mov	r0, r2
 8010e9e:	f000 f943 	bl	8011128 <TIM_ITRx_SetConfig>
      break;
 8010ea2:	e003      	b.n	8010eac <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8010ea4:	2301      	movs	r3, #1
 8010ea6:	73fb      	strb	r3, [r7, #15]
      break;
 8010ea8:	e000      	b.n	8010eac <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8010eaa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	2201      	movs	r2, #1
 8010eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	2200      	movs	r2, #0
 8010eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8010ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ebe:	4618      	mov	r0, r3
 8010ec0:	3710      	adds	r7, #16
 8010ec2:	46bd      	mov	sp, r7
 8010ec4:	bd80      	pop	{r7, pc}
 8010ec6:	bf00      	nop
 8010ec8:	ffceff88 	.word	0xffceff88
 8010ecc:	00100040 	.word	0x00100040
 8010ed0:	00100030 	.word	0x00100030
 8010ed4:	00100020 	.word	0x00100020

08010ed8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010ed8:	b480      	push	{r7}
 8010eda:	b083      	sub	sp, #12
 8010edc:	af00      	add	r7, sp, #0
 8010ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010ee0:	bf00      	nop
 8010ee2:	370c      	adds	r7, #12
 8010ee4:	46bd      	mov	sp, r7
 8010ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eea:	4770      	bx	lr

08010eec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010eec:	b480      	push	{r7}
 8010eee:	b083      	sub	sp, #12
 8010ef0:	af00      	add	r7, sp, #0
 8010ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010ef4:	bf00      	nop
 8010ef6:	370c      	adds	r7, #12
 8010ef8:	46bd      	mov	sp, r7
 8010efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010efe:	4770      	bx	lr

08010f00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010f00:	b480      	push	{r7}
 8010f02:	b083      	sub	sp, #12
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010f08:	bf00      	nop
 8010f0a:	370c      	adds	r7, #12
 8010f0c:	46bd      	mov	sp, r7
 8010f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f12:	4770      	bx	lr

08010f14 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010f14:	b480      	push	{r7}
 8010f16:	b083      	sub	sp, #12
 8010f18:	af00      	add	r7, sp, #0
 8010f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010f1c:	bf00      	nop
 8010f1e:	370c      	adds	r7, #12
 8010f20:	46bd      	mov	sp, r7
 8010f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f26:	4770      	bx	lr

08010f28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010f28:	b480      	push	{r7}
 8010f2a:	b085      	sub	sp, #20
 8010f2c:	af00      	add	r7, sp, #0
 8010f2e:	6078      	str	r0, [r7, #4]
 8010f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	4a43      	ldr	r2, [pc, #268]	@ (8011048 <TIM_Base_SetConfig+0x120>)
 8010f3c:	4293      	cmp	r3, r2
 8010f3e:	d013      	beq.n	8010f68 <TIM_Base_SetConfig+0x40>
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010f46:	d00f      	beq.n	8010f68 <TIM_Base_SetConfig+0x40>
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	4a40      	ldr	r2, [pc, #256]	@ (801104c <TIM_Base_SetConfig+0x124>)
 8010f4c:	4293      	cmp	r3, r2
 8010f4e:	d00b      	beq.n	8010f68 <TIM_Base_SetConfig+0x40>
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	4a3f      	ldr	r2, [pc, #252]	@ (8011050 <TIM_Base_SetConfig+0x128>)
 8010f54:	4293      	cmp	r3, r2
 8010f56:	d007      	beq.n	8010f68 <TIM_Base_SetConfig+0x40>
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	4a3e      	ldr	r2, [pc, #248]	@ (8011054 <TIM_Base_SetConfig+0x12c>)
 8010f5c:	4293      	cmp	r3, r2
 8010f5e:	d003      	beq.n	8010f68 <TIM_Base_SetConfig+0x40>
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	4a3d      	ldr	r2, [pc, #244]	@ (8011058 <TIM_Base_SetConfig+0x130>)
 8010f64:	4293      	cmp	r3, r2
 8010f66:	d108      	bne.n	8010f7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010f70:	683b      	ldr	r3, [r7, #0]
 8010f72:	685b      	ldr	r3, [r3, #4]
 8010f74:	68fa      	ldr	r2, [r7, #12]
 8010f76:	4313      	orrs	r3, r2
 8010f78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	4a32      	ldr	r2, [pc, #200]	@ (8011048 <TIM_Base_SetConfig+0x120>)
 8010f7e:	4293      	cmp	r3, r2
 8010f80:	d01f      	beq.n	8010fc2 <TIM_Base_SetConfig+0x9a>
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010f88:	d01b      	beq.n	8010fc2 <TIM_Base_SetConfig+0x9a>
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	4a2f      	ldr	r2, [pc, #188]	@ (801104c <TIM_Base_SetConfig+0x124>)
 8010f8e:	4293      	cmp	r3, r2
 8010f90:	d017      	beq.n	8010fc2 <TIM_Base_SetConfig+0x9a>
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	4a2e      	ldr	r2, [pc, #184]	@ (8011050 <TIM_Base_SetConfig+0x128>)
 8010f96:	4293      	cmp	r3, r2
 8010f98:	d013      	beq.n	8010fc2 <TIM_Base_SetConfig+0x9a>
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	4a2d      	ldr	r2, [pc, #180]	@ (8011054 <TIM_Base_SetConfig+0x12c>)
 8010f9e:	4293      	cmp	r3, r2
 8010fa0:	d00f      	beq.n	8010fc2 <TIM_Base_SetConfig+0x9a>
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	4a2c      	ldr	r2, [pc, #176]	@ (8011058 <TIM_Base_SetConfig+0x130>)
 8010fa6:	4293      	cmp	r3, r2
 8010fa8:	d00b      	beq.n	8010fc2 <TIM_Base_SetConfig+0x9a>
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	4a2b      	ldr	r2, [pc, #172]	@ (801105c <TIM_Base_SetConfig+0x134>)
 8010fae:	4293      	cmp	r3, r2
 8010fb0:	d007      	beq.n	8010fc2 <TIM_Base_SetConfig+0x9a>
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	4a2a      	ldr	r2, [pc, #168]	@ (8011060 <TIM_Base_SetConfig+0x138>)
 8010fb6:	4293      	cmp	r3, r2
 8010fb8:	d003      	beq.n	8010fc2 <TIM_Base_SetConfig+0x9a>
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	4a29      	ldr	r2, [pc, #164]	@ (8011064 <TIM_Base_SetConfig+0x13c>)
 8010fbe:	4293      	cmp	r3, r2
 8010fc0:	d108      	bne.n	8010fd4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010fc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010fca:	683b      	ldr	r3, [r7, #0]
 8010fcc:	68db      	ldr	r3, [r3, #12]
 8010fce:	68fa      	ldr	r2, [r7, #12]
 8010fd0:	4313      	orrs	r3, r2
 8010fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8010fda:	683b      	ldr	r3, [r7, #0]
 8010fdc:	695b      	ldr	r3, [r3, #20]
 8010fde:	4313      	orrs	r3, r2
 8010fe0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010fe2:	683b      	ldr	r3, [r7, #0]
 8010fe4:	689a      	ldr	r2, [r3, #8]
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010fea:	683b      	ldr	r3, [r7, #0]
 8010fec:	681a      	ldr	r2, [r3, #0]
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	4a14      	ldr	r2, [pc, #80]	@ (8011048 <TIM_Base_SetConfig+0x120>)
 8010ff6:	4293      	cmp	r3, r2
 8010ff8:	d00f      	beq.n	801101a <TIM_Base_SetConfig+0xf2>
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	4a16      	ldr	r2, [pc, #88]	@ (8011058 <TIM_Base_SetConfig+0x130>)
 8010ffe:	4293      	cmp	r3, r2
 8011000:	d00b      	beq.n	801101a <TIM_Base_SetConfig+0xf2>
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	4a15      	ldr	r2, [pc, #84]	@ (801105c <TIM_Base_SetConfig+0x134>)
 8011006:	4293      	cmp	r3, r2
 8011008:	d007      	beq.n	801101a <TIM_Base_SetConfig+0xf2>
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	4a14      	ldr	r2, [pc, #80]	@ (8011060 <TIM_Base_SetConfig+0x138>)
 801100e:	4293      	cmp	r3, r2
 8011010:	d003      	beq.n	801101a <TIM_Base_SetConfig+0xf2>
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	4a13      	ldr	r2, [pc, #76]	@ (8011064 <TIM_Base_SetConfig+0x13c>)
 8011016:	4293      	cmp	r3, r2
 8011018:	d103      	bne.n	8011022 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801101a:	683b      	ldr	r3, [r7, #0]
 801101c:	691a      	ldr	r2, [r3, #16]
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	f043 0204 	orr.w	r2, r3, #4
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	2201      	movs	r2, #1
 8011032:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	68fa      	ldr	r2, [r7, #12]
 8011038:	601a      	str	r2, [r3, #0]
}
 801103a:	bf00      	nop
 801103c:	3714      	adds	r7, #20
 801103e:	46bd      	mov	sp, r7
 8011040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011044:	4770      	bx	lr
 8011046:	bf00      	nop
 8011048:	40010000 	.word	0x40010000
 801104c:	40000400 	.word	0x40000400
 8011050:	40000800 	.word	0x40000800
 8011054:	40000c00 	.word	0x40000c00
 8011058:	40010400 	.word	0x40010400
 801105c:	40014000 	.word	0x40014000
 8011060:	40014400 	.word	0x40014400
 8011064:	40014800 	.word	0x40014800

08011068 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011068:	b480      	push	{r7}
 801106a:	b087      	sub	sp, #28
 801106c:	af00      	add	r7, sp, #0
 801106e:	60f8      	str	r0, [r7, #12]
 8011070:	60b9      	str	r1, [r7, #8]
 8011072:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	6a1b      	ldr	r3, [r3, #32]
 8011078:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801107a:	68fb      	ldr	r3, [r7, #12]
 801107c:	6a1b      	ldr	r3, [r3, #32]
 801107e:	f023 0201 	bic.w	r2, r3, #1
 8011082:	68fb      	ldr	r3, [r7, #12]
 8011084:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	699b      	ldr	r3, [r3, #24]
 801108a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801108c:	693b      	ldr	r3, [r7, #16]
 801108e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8011092:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	011b      	lsls	r3, r3, #4
 8011098:	693a      	ldr	r2, [r7, #16]
 801109a:	4313      	orrs	r3, r2
 801109c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801109e:	697b      	ldr	r3, [r7, #20]
 80110a0:	f023 030a 	bic.w	r3, r3, #10
 80110a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80110a6:	697a      	ldr	r2, [r7, #20]
 80110a8:	68bb      	ldr	r3, [r7, #8]
 80110aa:	4313      	orrs	r3, r2
 80110ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80110ae:	68fb      	ldr	r3, [r7, #12]
 80110b0:	693a      	ldr	r2, [r7, #16]
 80110b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	697a      	ldr	r2, [r7, #20]
 80110b8:	621a      	str	r2, [r3, #32]
}
 80110ba:	bf00      	nop
 80110bc:	371c      	adds	r7, #28
 80110be:	46bd      	mov	sp, r7
 80110c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110c4:	4770      	bx	lr

080110c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80110c6:	b480      	push	{r7}
 80110c8:	b087      	sub	sp, #28
 80110ca:	af00      	add	r7, sp, #0
 80110cc:	60f8      	str	r0, [r7, #12]
 80110ce:	60b9      	str	r1, [r7, #8]
 80110d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80110d2:	68fb      	ldr	r3, [r7, #12]
 80110d4:	6a1b      	ldr	r3, [r3, #32]
 80110d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80110d8:	68fb      	ldr	r3, [r7, #12]
 80110da:	6a1b      	ldr	r3, [r3, #32]
 80110dc:	f023 0210 	bic.w	r2, r3, #16
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	699b      	ldr	r3, [r3, #24]
 80110e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80110ea:	693b      	ldr	r3, [r7, #16]
 80110ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80110f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	031b      	lsls	r3, r3, #12
 80110f6:	693a      	ldr	r2, [r7, #16]
 80110f8:	4313      	orrs	r3, r2
 80110fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80110fc:	697b      	ldr	r3, [r7, #20]
 80110fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8011102:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8011104:	68bb      	ldr	r3, [r7, #8]
 8011106:	011b      	lsls	r3, r3, #4
 8011108:	697a      	ldr	r2, [r7, #20]
 801110a:	4313      	orrs	r3, r2
 801110c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	693a      	ldr	r2, [r7, #16]
 8011112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	697a      	ldr	r2, [r7, #20]
 8011118:	621a      	str	r2, [r3, #32]
}
 801111a:	bf00      	nop
 801111c:	371c      	adds	r7, #28
 801111e:	46bd      	mov	sp, r7
 8011120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011124:	4770      	bx	lr
	...

08011128 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8011128:	b480      	push	{r7}
 801112a:	b085      	sub	sp, #20
 801112c:	af00      	add	r7, sp, #0
 801112e:	6078      	str	r0, [r7, #4]
 8011130:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	689b      	ldr	r3, [r3, #8]
 8011136:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8011138:	68fa      	ldr	r2, [r7, #12]
 801113a:	4b09      	ldr	r3, [pc, #36]	@ (8011160 <TIM_ITRx_SetConfig+0x38>)
 801113c:	4013      	ands	r3, r2
 801113e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8011140:	683a      	ldr	r2, [r7, #0]
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	4313      	orrs	r3, r2
 8011146:	f043 0307 	orr.w	r3, r3, #7
 801114a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	68fa      	ldr	r2, [r7, #12]
 8011150:	609a      	str	r2, [r3, #8]
}
 8011152:	bf00      	nop
 8011154:	3714      	adds	r7, #20
 8011156:	46bd      	mov	sp, r7
 8011158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801115c:	4770      	bx	lr
 801115e:	bf00      	nop
 8011160:	ffcfff8f 	.word	0xffcfff8f

08011164 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8011164:	b480      	push	{r7}
 8011166:	b087      	sub	sp, #28
 8011168:	af00      	add	r7, sp, #0
 801116a:	60f8      	str	r0, [r7, #12]
 801116c:	60b9      	str	r1, [r7, #8]
 801116e:	607a      	str	r2, [r7, #4]
 8011170:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8011172:	68fb      	ldr	r3, [r7, #12]
 8011174:	689b      	ldr	r3, [r3, #8]
 8011176:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011178:	697b      	ldr	r3, [r7, #20]
 801117a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801117e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8011180:	683b      	ldr	r3, [r7, #0]
 8011182:	021a      	lsls	r2, r3, #8
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	431a      	orrs	r2, r3
 8011188:	68bb      	ldr	r3, [r7, #8]
 801118a:	4313      	orrs	r3, r2
 801118c:	697a      	ldr	r2, [r7, #20]
 801118e:	4313      	orrs	r3, r2
 8011190:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011192:	68fb      	ldr	r3, [r7, #12]
 8011194:	697a      	ldr	r2, [r7, #20]
 8011196:	609a      	str	r2, [r3, #8]
}
 8011198:	bf00      	nop
 801119a:	371c      	adds	r7, #28
 801119c:	46bd      	mov	sp, r7
 801119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a2:	4770      	bx	lr

080111a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80111a4:	b480      	push	{r7}
 80111a6:	b085      	sub	sp, #20
 80111a8:	af00      	add	r7, sp, #0
 80111aa:	6078      	str	r0, [r7, #4]
 80111ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80111b4:	2b01      	cmp	r3, #1
 80111b6:	d101      	bne.n	80111bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80111b8:	2302      	movs	r3, #2
 80111ba:	e06d      	b.n	8011298 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	2201      	movs	r2, #1
 80111c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	2202      	movs	r2, #2
 80111c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	685b      	ldr	r3, [r3, #4]
 80111d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	689b      	ldr	r3, [r3, #8]
 80111da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	4a30      	ldr	r2, [pc, #192]	@ (80112a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80111e2:	4293      	cmp	r3, r2
 80111e4:	d004      	beq.n	80111f0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	4a2f      	ldr	r2, [pc, #188]	@ (80112a8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80111ec:	4293      	cmp	r3, r2
 80111ee:	d108      	bne.n	8011202 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80111f0:	68fb      	ldr	r3, [r7, #12]
 80111f2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80111f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80111f8:	683b      	ldr	r3, [r7, #0]
 80111fa:	685b      	ldr	r3, [r3, #4]
 80111fc:	68fa      	ldr	r2, [r7, #12]
 80111fe:	4313      	orrs	r3, r2
 8011200:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011202:	68fb      	ldr	r3, [r7, #12]
 8011204:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011208:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801120a:	683b      	ldr	r3, [r7, #0]
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	68fa      	ldr	r2, [r7, #12]
 8011210:	4313      	orrs	r3, r2
 8011212:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	68fa      	ldr	r2, [r7, #12]
 801121a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	4a20      	ldr	r2, [pc, #128]	@ (80112a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011222:	4293      	cmp	r3, r2
 8011224:	d022      	beq.n	801126c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801122e:	d01d      	beq.n	801126c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	4a1d      	ldr	r2, [pc, #116]	@ (80112ac <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8011236:	4293      	cmp	r3, r2
 8011238:	d018      	beq.n	801126c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	681b      	ldr	r3, [r3, #0]
 801123e:	4a1c      	ldr	r2, [pc, #112]	@ (80112b0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8011240:	4293      	cmp	r3, r2
 8011242:	d013      	beq.n	801126c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	4a1a      	ldr	r2, [pc, #104]	@ (80112b4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801124a:	4293      	cmp	r3, r2
 801124c:	d00e      	beq.n	801126c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	681b      	ldr	r3, [r3, #0]
 8011252:	4a15      	ldr	r2, [pc, #84]	@ (80112a8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011254:	4293      	cmp	r3, r2
 8011256:	d009      	beq.n	801126c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	4a16      	ldr	r2, [pc, #88]	@ (80112b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801125e:	4293      	cmp	r3, r2
 8011260:	d004      	beq.n	801126c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	4a15      	ldr	r2, [pc, #84]	@ (80112bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011268:	4293      	cmp	r3, r2
 801126a:	d10c      	bne.n	8011286 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801126c:	68bb      	ldr	r3, [r7, #8]
 801126e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011272:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011274:	683b      	ldr	r3, [r7, #0]
 8011276:	689b      	ldr	r3, [r3, #8]
 8011278:	68ba      	ldr	r2, [r7, #8]
 801127a:	4313      	orrs	r3, r2
 801127c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	681b      	ldr	r3, [r3, #0]
 8011282:	68ba      	ldr	r2, [r7, #8]
 8011284:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	2201      	movs	r2, #1
 801128a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	2200      	movs	r2, #0
 8011292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8011296:	2300      	movs	r3, #0
}
 8011298:	4618      	mov	r0, r3
 801129a:	3714      	adds	r7, #20
 801129c:	46bd      	mov	sp, r7
 801129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112a2:	4770      	bx	lr
 80112a4:	40010000 	.word	0x40010000
 80112a8:	40010400 	.word	0x40010400
 80112ac:	40000400 	.word	0x40000400
 80112b0:	40000800 	.word	0x40000800
 80112b4:	40000c00 	.word	0x40000c00
 80112b8:	40001800 	.word	0x40001800
 80112bc:	40014000 	.word	0x40014000

080112c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80112c0:	b480      	push	{r7}
 80112c2:	b083      	sub	sp, #12
 80112c4:	af00      	add	r7, sp, #0
 80112c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80112c8:	bf00      	nop
 80112ca:	370c      	adds	r7, #12
 80112cc:	46bd      	mov	sp, r7
 80112ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d2:	4770      	bx	lr

080112d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80112d4:	b480      	push	{r7}
 80112d6:	b083      	sub	sp, #12
 80112d8:	af00      	add	r7, sp, #0
 80112da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80112dc:	bf00      	nop
 80112de:	370c      	adds	r7, #12
 80112e0:	46bd      	mov	sp, r7
 80112e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112e6:	4770      	bx	lr

080112e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80112e8:	b480      	push	{r7}
 80112ea:	b083      	sub	sp, #12
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80112f0:	bf00      	nop
 80112f2:	370c      	adds	r7, #12
 80112f4:	46bd      	mov	sp, r7
 80112f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112fa:	4770      	bx	lr

080112fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	b082      	sub	sp, #8
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	2b00      	cmp	r3, #0
 8011308:	d101      	bne.n	801130e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801130a:	2301      	movs	r3, #1
 801130c:	e042      	b.n	8011394 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011314:	2b00      	cmp	r3, #0
 8011316:	d106      	bne.n	8011326 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	2200      	movs	r2, #0
 801131c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011320:	6878      	ldr	r0, [r7, #4]
 8011322:	f7f3 f9e1 	bl	80046e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	2224      	movs	r2, #36	@ 0x24
 801132a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	681a      	ldr	r2, [r3, #0]
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	681b      	ldr	r3, [r3, #0]
 8011338:	f022 0201 	bic.w	r2, r2, #1
 801133c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011342:	2b00      	cmp	r3, #0
 8011344:	d002      	beq.n	801134c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8011346:	6878      	ldr	r0, [r7, #4]
 8011348:	f001 fb20 	bl	801298c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801134c:	6878      	ldr	r0, [r7, #4]
 801134e:	f000 fdb5 	bl	8011ebc <UART_SetConfig>
 8011352:	4603      	mov	r3, r0
 8011354:	2b01      	cmp	r3, #1
 8011356:	d101      	bne.n	801135c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8011358:	2301      	movs	r3, #1
 801135a:	e01b      	b.n	8011394 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	685a      	ldr	r2, [r3, #4]
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801136a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	681b      	ldr	r3, [r3, #0]
 8011370:	689a      	ldr	r2, [r3, #8]
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801137a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	681a      	ldr	r2, [r3, #0]
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	f042 0201 	orr.w	r2, r2, #1
 801138a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801138c:	6878      	ldr	r0, [r7, #4]
 801138e:	f001 fb9f 	bl	8012ad0 <UART_CheckIdleState>
 8011392:	4603      	mov	r3, r0
}
 8011394:	4618      	mov	r0, r3
 8011396:	3708      	adds	r7, #8
 8011398:	46bd      	mov	sp, r7
 801139a:	bd80      	pop	{r7, pc}

0801139c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801139c:	b580      	push	{r7, lr}
 801139e:	b08a      	sub	sp, #40	@ 0x28
 80113a0:	af00      	add	r7, sp, #0
 80113a2:	60f8      	str	r0, [r7, #12]
 80113a4:	60b9      	str	r1, [r7, #8]
 80113a6:	4613      	mov	r3, r2
 80113a8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80113aa:	68fb      	ldr	r3, [r7, #12]
 80113ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80113b0:	2b20      	cmp	r3, #32
 80113b2:	d137      	bne.n	8011424 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80113b4:	68bb      	ldr	r3, [r7, #8]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d002      	beq.n	80113c0 <HAL_UART_Receive_IT+0x24>
 80113ba:	88fb      	ldrh	r3, [r7, #6]
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d101      	bne.n	80113c4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80113c0:	2301      	movs	r3, #1
 80113c2:	e030      	b.n	8011426 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	2200      	movs	r2, #0
 80113c8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	681b      	ldr	r3, [r3, #0]
 80113ce:	4a18      	ldr	r2, [pc, #96]	@ (8011430 <HAL_UART_Receive_IT+0x94>)
 80113d0:	4293      	cmp	r3, r2
 80113d2:	d01f      	beq.n	8011414 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	685b      	ldr	r3, [r3, #4]
 80113da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d018      	beq.n	8011414 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80113e2:	68fb      	ldr	r3, [r7, #12]
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113e8:	697b      	ldr	r3, [r7, #20]
 80113ea:	e853 3f00 	ldrex	r3, [r3]
 80113ee:	613b      	str	r3, [r7, #16]
   return(result);
 80113f0:	693b      	ldr	r3, [r7, #16]
 80113f2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80113f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	681b      	ldr	r3, [r3, #0]
 80113fc:	461a      	mov	r2, r3
 80113fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011400:	623b      	str	r3, [r7, #32]
 8011402:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011404:	69f9      	ldr	r1, [r7, #28]
 8011406:	6a3a      	ldr	r2, [r7, #32]
 8011408:	e841 2300 	strex	r3, r2, [r1]
 801140c:	61bb      	str	r3, [r7, #24]
   return(result);
 801140e:	69bb      	ldr	r3, [r7, #24]
 8011410:	2b00      	cmp	r3, #0
 8011412:	d1e6      	bne.n	80113e2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8011414:	88fb      	ldrh	r3, [r7, #6]
 8011416:	461a      	mov	r2, r3
 8011418:	68b9      	ldr	r1, [r7, #8]
 801141a:	68f8      	ldr	r0, [r7, #12]
 801141c:	f001 fc70 	bl	8012d00 <UART_Start_Receive_IT>
 8011420:	4603      	mov	r3, r0
 8011422:	e000      	b.n	8011426 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011424:	2302      	movs	r3, #2
  }
}
 8011426:	4618      	mov	r0, r3
 8011428:	3728      	adds	r7, #40	@ 0x28
 801142a:	46bd      	mov	sp, r7
 801142c:	bd80      	pop	{r7, pc}
 801142e:	bf00      	nop
 8011430:	58000c00 	.word	0x58000c00

08011434 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8011434:	b580      	push	{r7, lr}
 8011436:	b08a      	sub	sp, #40	@ 0x28
 8011438:	af00      	add	r7, sp, #0
 801143a:	60f8      	str	r0, [r7, #12]
 801143c:	60b9      	str	r1, [r7, #8]
 801143e:	4613      	mov	r3, r2
 8011440:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011442:	68fb      	ldr	r3, [r7, #12]
 8011444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011448:	2b20      	cmp	r3, #32
 801144a:	d167      	bne.n	801151c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 801144c:	68bb      	ldr	r3, [r7, #8]
 801144e:	2b00      	cmp	r3, #0
 8011450:	d002      	beq.n	8011458 <HAL_UART_Transmit_DMA+0x24>
 8011452:	88fb      	ldrh	r3, [r7, #6]
 8011454:	2b00      	cmp	r3, #0
 8011456:	d101      	bne.n	801145c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8011458:	2301      	movs	r3, #1
 801145a:	e060      	b.n	801151e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	68ba      	ldr	r2, [r7, #8]
 8011460:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	88fa      	ldrh	r2, [r7, #6]
 8011466:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 801146a:	68fb      	ldr	r3, [r7, #12]
 801146c:	88fa      	ldrh	r2, [r7, #6]
 801146e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	2200      	movs	r2, #0
 8011476:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801147a:	68fb      	ldr	r3, [r7, #12]
 801147c:	2221      	movs	r2, #33	@ 0x21
 801147e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011486:	2b00      	cmp	r3, #0
 8011488:	d028      	beq.n	80114dc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801148e:	4a26      	ldr	r2, [pc, #152]	@ (8011528 <HAL_UART_Transmit_DMA+0xf4>)
 8011490:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011496:	4a25      	ldr	r2, [pc, #148]	@ (801152c <HAL_UART_Transmit_DMA+0xf8>)
 8011498:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801149e:	4a24      	ldr	r2, [pc, #144]	@ (8011530 <HAL_UART_Transmit_DMA+0xfc>)
 80114a0:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80114a6:	2200      	movs	r2, #0
 80114a8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80114b2:	4619      	mov	r1, r3
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	3328      	adds	r3, #40	@ 0x28
 80114ba:	461a      	mov	r2, r3
 80114bc:	88fb      	ldrh	r3, [r7, #6]
 80114be:	f7f5 f93d 	bl	800673c <HAL_DMA_Start_IT>
 80114c2:	4603      	mov	r3, r0
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d009      	beq.n	80114dc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	2210      	movs	r2, #16
 80114cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80114d0:	68fb      	ldr	r3, [r7, #12]
 80114d2:	2220      	movs	r2, #32
 80114d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80114d8:	2301      	movs	r3, #1
 80114da:	e020      	b.n	801151e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	2240      	movs	r2, #64	@ 0x40
 80114e2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	681b      	ldr	r3, [r3, #0]
 80114e8:	3308      	adds	r3, #8
 80114ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114ec:	697b      	ldr	r3, [r7, #20]
 80114ee:	e853 3f00 	ldrex	r3, [r3]
 80114f2:	613b      	str	r3, [r7, #16]
   return(result);
 80114f4:	693b      	ldr	r3, [r7, #16]
 80114f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	681b      	ldr	r3, [r3, #0]
 8011500:	3308      	adds	r3, #8
 8011502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011504:	623a      	str	r2, [r7, #32]
 8011506:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011508:	69f9      	ldr	r1, [r7, #28]
 801150a:	6a3a      	ldr	r2, [r7, #32]
 801150c:	e841 2300 	strex	r3, r2, [r1]
 8011510:	61bb      	str	r3, [r7, #24]
   return(result);
 8011512:	69bb      	ldr	r3, [r7, #24]
 8011514:	2b00      	cmp	r3, #0
 8011516:	d1e5      	bne.n	80114e4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8011518:	2300      	movs	r3, #0
 801151a:	e000      	b.n	801151e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 801151c:	2302      	movs	r3, #2
  }
}
 801151e:	4618      	mov	r0, r3
 8011520:	3728      	adds	r7, #40	@ 0x28
 8011522:	46bd      	mov	sp, r7
 8011524:	bd80      	pop	{r7, pc}
 8011526:	bf00      	nop
 8011528:	08013095 	.word	0x08013095
 801152c:	0801312b 	.word	0x0801312b
 8011530:	08013147 	.word	0x08013147

08011534 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8011534:	b580      	push	{r7, lr}
 8011536:	b09a      	sub	sp, #104	@ 0x68
 8011538:	af00      	add	r7, sp, #0
 801153a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	681b      	ldr	r3, [r3, #0]
 8011540:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011542:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011544:	e853 3f00 	ldrex	r3, [r3]
 8011548:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801154a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801154c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011550:	667b      	str	r3, [r7, #100]	@ 0x64
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	461a      	mov	r2, r3
 8011558:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801155a:	657b      	str	r3, [r7, #84]	@ 0x54
 801155c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801155e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011560:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011562:	e841 2300 	strex	r3, r2, [r1]
 8011566:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011568:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801156a:	2b00      	cmp	r3, #0
 801156c:	d1e6      	bne.n	801153c <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	3308      	adds	r3, #8
 8011574:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011578:	e853 3f00 	ldrex	r3, [r3]
 801157c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801157e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011580:	4b51      	ldr	r3, [pc, #324]	@ (80116c8 <HAL_UART_AbortReceive_IT+0x194>)
 8011582:	4013      	ands	r3, r2
 8011584:	663b      	str	r3, [r7, #96]	@ 0x60
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	681b      	ldr	r3, [r3, #0]
 801158a:	3308      	adds	r3, #8
 801158c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801158e:	643a      	str	r2, [r7, #64]	@ 0x40
 8011590:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011592:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011594:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011596:	e841 2300 	strex	r3, r2, [r1]
 801159a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801159c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d1e5      	bne.n	801156e <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80115a6:	2b01      	cmp	r3, #1
 80115a8:	d118      	bne.n	80115dc <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115b0:	6a3b      	ldr	r3, [r7, #32]
 80115b2:	e853 3f00 	ldrex	r3, [r3]
 80115b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80115b8:	69fb      	ldr	r3, [r7, #28]
 80115ba:	f023 0310 	bic.w	r3, r3, #16
 80115be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	681b      	ldr	r3, [r3, #0]
 80115c4:	461a      	mov	r2, r3
 80115c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80115c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80115ca:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80115ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80115d0:	e841 2300 	strex	r3, r2, [r1]
 80115d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80115d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d1e6      	bne.n	80115aa <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	689b      	ldr	r3, [r3, #8]
 80115e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80115e6:	2b40      	cmp	r3, #64	@ 0x40
 80115e8:	d154      	bne.n	8011694 <HAL_UART_AbortReceive_IT+0x160>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	3308      	adds	r3, #8
 80115f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	e853 3f00 	ldrex	r3, [r3]
 80115f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80115fa:	68bb      	ldr	r3, [r7, #8]
 80115fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011600:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	3308      	adds	r3, #8
 8011608:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801160a:	61ba      	str	r2, [r7, #24]
 801160c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801160e:	6979      	ldr	r1, [r7, #20]
 8011610:	69ba      	ldr	r2, [r7, #24]
 8011612:	e841 2300 	strex	r3, r2, [r1]
 8011616:	613b      	str	r3, [r7, #16]
   return(result);
 8011618:	693b      	ldr	r3, [r7, #16]
 801161a:	2b00      	cmp	r3, #0
 801161c:	d1e5      	bne.n	80115ea <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011624:	2b00      	cmp	r3, #0
 8011626:	d017      	beq.n	8011658 <HAL_UART_AbortReceive_IT+0x124>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801162e:	4a27      	ldr	r2, [pc, #156]	@ (80116cc <HAL_UART_AbortReceive_IT+0x198>)
 8011630:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011638:	4618      	mov	r0, r3
 801163a:	f7f5 fe07 	bl	800724c <HAL_DMA_Abort_IT>
 801163e:	4603      	mov	r3, r0
 8011640:	2b00      	cmp	r3, #0
 8011642:	d03c      	beq.n	80116be <HAL_UART_AbortReceive_IT+0x18a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801164a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801164c:	687a      	ldr	r2, [r7, #4]
 801164e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8011652:	4610      	mov	r0, r2
 8011654:	4798      	blx	r3
 8011656:	e032      	b.n	80116be <HAL_UART_AbortReceive_IT+0x18a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	2200      	movs	r2, #0
 801165c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	2200      	movs	r2, #0
 8011664:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	681b      	ldr	r3, [r3, #0]
 801166a:	220f      	movs	r2, #15
 801166c:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	699a      	ldr	r2, [r3, #24]
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	681b      	ldr	r3, [r3, #0]
 8011678:	f042 0208 	orr.w	r2, r2, #8
 801167c:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	2220      	movs	r2, #32
 8011682:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	2200      	movs	r2, #0
 801168a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 801168c:	6878      	ldr	r0, [r7, #4]
 801168e:	f000 fbff 	bl	8011e90 <HAL_UART_AbortReceiveCpltCallback>
 8011692:	e014      	b.n	80116be <HAL_UART_AbortReceive_IT+0x18a>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	2200      	movs	r2, #0
 8011698:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	2200      	movs	r2, #0
 80116a0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	681b      	ldr	r3, [r3, #0]
 80116a6:	220f      	movs	r2, #15
 80116a8:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	2220      	movs	r2, #32
 80116ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	2200      	movs	r2, #0
 80116b6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80116b8:	6878      	ldr	r0, [r7, #4]
 80116ba:	f000 fbe9 	bl	8011e90 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80116be:	2300      	movs	r3, #0
}
 80116c0:	4618      	mov	r0, r3
 80116c2:	3768      	adds	r7, #104	@ 0x68
 80116c4:	46bd      	mov	sp, r7
 80116c6:	bd80      	pop	{r7, pc}
 80116c8:	effffffe 	.word	0xeffffffe
 80116cc:	080131eb 	.word	0x080131eb

080116d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80116d0:	b580      	push	{r7, lr}
 80116d2:	b0ba      	sub	sp, #232	@ 0xe8
 80116d4:	af00      	add	r7, sp, #0
 80116d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	69db      	ldr	r3, [r3, #28]
 80116de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	689b      	ldr	r3, [r3, #8]
 80116f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80116f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80116fa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80116fe:	4013      	ands	r3, r2
 8011700:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8011704:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011708:	2b00      	cmp	r3, #0
 801170a:	d11b      	bne.n	8011744 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801170c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011710:	f003 0320 	and.w	r3, r3, #32
 8011714:	2b00      	cmp	r3, #0
 8011716:	d015      	beq.n	8011744 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801171c:	f003 0320 	and.w	r3, r3, #32
 8011720:	2b00      	cmp	r3, #0
 8011722:	d105      	bne.n	8011730 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011724:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801172c:	2b00      	cmp	r3, #0
 801172e:	d009      	beq.n	8011744 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011734:	2b00      	cmp	r3, #0
 8011736:	f000 8393 	beq.w	8011e60 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801173e:	6878      	ldr	r0, [r7, #4]
 8011740:	4798      	blx	r3
      }
      return;
 8011742:	e38d      	b.n	8011e60 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8011744:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011748:	2b00      	cmp	r3, #0
 801174a:	f000 8123 	beq.w	8011994 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801174e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8011752:	4b8d      	ldr	r3, [pc, #564]	@ (8011988 <HAL_UART_IRQHandler+0x2b8>)
 8011754:	4013      	ands	r3, r2
 8011756:	2b00      	cmp	r3, #0
 8011758:	d106      	bne.n	8011768 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801175a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 801175e:	4b8b      	ldr	r3, [pc, #556]	@ (801198c <HAL_UART_IRQHandler+0x2bc>)
 8011760:	4013      	ands	r3, r2
 8011762:	2b00      	cmp	r3, #0
 8011764:	f000 8116 	beq.w	8011994 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011768:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801176c:	f003 0301 	and.w	r3, r3, #1
 8011770:	2b00      	cmp	r3, #0
 8011772:	d011      	beq.n	8011798 <HAL_UART_IRQHandler+0xc8>
 8011774:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011778:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801177c:	2b00      	cmp	r3, #0
 801177e:	d00b      	beq.n	8011798 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	681b      	ldr	r3, [r3, #0]
 8011784:	2201      	movs	r2, #1
 8011786:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801178e:	f043 0201 	orr.w	r2, r3, #1
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011798:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801179c:	f003 0302 	and.w	r3, r3, #2
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d011      	beq.n	80117c8 <HAL_UART_IRQHandler+0xf8>
 80117a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80117a8:	f003 0301 	and.w	r3, r3, #1
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d00b      	beq.n	80117c8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	681b      	ldr	r3, [r3, #0]
 80117b4:	2202      	movs	r2, #2
 80117b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80117be:	f043 0204 	orr.w	r2, r3, #4
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80117c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80117cc:	f003 0304 	and.w	r3, r3, #4
 80117d0:	2b00      	cmp	r3, #0
 80117d2:	d011      	beq.n	80117f8 <HAL_UART_IRQHandler+0x128>
 80117d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80117d8:	f003 0301 	and.w	r3, r3, #1
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d00b      	beq.n	80117f8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	2204      	movs	r2, #4
 80117e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80117ee:	f043 0202 	orr.w	r2, r3, #2
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80117f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80117fc:	f003 0308 	and.w	r3, r3, #8
 8011800:	2b00      	cmp	r3, #0
 8011802:	d017      	beq.n	8011834 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011804:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011808:	f003 0320 	and.w	r3, r3, #32
 801180c:	2b00      	cmp	r3, #0
 801180e:	d105      	bne.n	801181c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8011810:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8011814:	4b5c      	ldr	r3, [pc, #368]	@ (8011988 <HAL_UART_IRQHandler+0x2b8>)
 8011816:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011818:	2b00      	cmp	r3, #0
 801181a:	d00b      	beq.n	8011834 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	681b      	ldr	r3, [r3, #0]
 8011820:	2208      	movs	r2, #8
 8011822:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801182a:	f043 0208 	orr.w	r2, r3, #8
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8011834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011838:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801183c:	2b00      	cmp	r3, #0
 801183e:	d012      	beq.n	8011866 <HAL_UART_IRQHandler+0x196>
 8011840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011844:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011848:	2b00      	cmp	r3, #0
 801184a:	d00c      	beq.n	8011866 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011854:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801185c:	f043 0220 	orr.w	r2, r3, #32
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801186c:	2b00      	cmp	r3, #0
 801186e:	f000 82f9 	beq.w	8011e64 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8011872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011876:	f003 0320 	and.w	r3, r3, #32
 801187a:	2b00      	cmp	r3, #0
 801187c:	d013      	beq.n	80118a6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801187e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011882:	f003 0320 	and.w	r3, r3, #32
 8011886:	2b00      	cmp	r3, #0
 8011888:	d105      	bne.n	8011896 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801188a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801188e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011892:	2b00      	cmp	r3, #0
 8011894:	d007      	beq.n	80118a6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801189a:	2b00      	cmp	r3, #0
 801189c:	d003      	beq.n	80118a6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80118a2:	6878      	ldr	r0, [r7, #4]
 80118a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80118ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	681b      	ldr	r3, [r3, #0]
 80118b4:	689b      	ldr	r3, [r3, #8]
 80118b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80118ba:	2b40      	cmp	r3, #64	@ 0x40
 80118bc:	d005      	beq.n	80118ca <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80118be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80118c2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d054      	beq.n	8011974 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80118ca:	6878      	ldr	r0, [r7, #4]
 80118cc:	f001 fb7c 	bl	8012fc8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	681b      	ldr	r3, [r3, #0]
 80118d4:	689b      	ldr	r3, [r3, #8]
 80118d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80118da:	2b40      	cmp	r3, #64	@ 0x40
 80118dc:	d146      	bne.n	801196c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	3308      	adds	r3, #8
 80118e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80118ec:	e853 3f00 	ldrex	r3, [r3]
 80118f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80118f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80118f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80118fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	3308      	adds	r3, #8
 8011906:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 801190a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801190e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011912:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8011916:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801191a:	e841 2300 	strex	r3, r2, [r1]
 801191e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8011922:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011926:	2b00      	cmp	r3, #0
 8011928:	d1d9      	bne.n	80118de <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011930:	2b00      	cmp	r3, #0
 8011932:	d017      	beq.n	8011964 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801193a:	4a15      	ldr	r2, [pc, #84]	@ (8011990 <HAL_UART_IRQHandler+0x2c0>)
 801193c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011944:	4618      	mov	r0, r3
 8011946:	f7f5 fc81 	bl	800724c <HAL_DMA_Abort_IT>
 801194a:	4603      	mov	r3, r0
 801194c:	2b00      	cmp	r3, #0
 801194e:	d019      	beq.n	8011984 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011956:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011958:	687a      	ldr	r2, [r7, #4]
 801195a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801195e:	4610      	mov	r0, r2
 8011960:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011962:	e00f      	b.n	8011984 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8011964:	6878      	ldr	r0, [r7, #4]
 8011966:	f7f0 f84a 	bl	80019fe <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801196a:	e00b      	b.n	8011984 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801196c:	6878      	ldr	r0, [r7, #4]
 801196e:	f7f0 f846 	bl	80019fe <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011972:	e007      	b.n	8011984 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8011974:	6878      	ldr	r0, [r7, #4]
 8011976:	f7f0 f842 	bl	80019fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	2200      	movs	r2, #0
 801197e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8011982:	e26f      	b.n	8011e64 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011984:	bf00      	nop
    return;
 8011986:	e26d      	b.n	8011e64 <HAL_UART_IRQHandler+0x794>
 8011988:	10000001 	.word	0x10000001
 801198c:	04000120 	.word	0x04000120
 8011990:	080131c7 	.word	0x080131c7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011998:	2b01      	cmp	r3, #1
 801199a:	f040 8203 	bne.w	8011da4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801199e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80119a2:	f003 0310 	and.w	r3, r3, #16
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	f000 81fc 	beq.w	8011da4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80119ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80119b0:	f003 0310 	and.w	r3, r3, #16
 80119b4:	2b00      	cmp	r3, #0
 80119b6:	f000 81f5 	beq.w	8011da4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	2210      	movs	r2, #16
 80119c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	689b      	ldr	r3, [r3, #8]
 80119c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80119cc:	2b40      	cmp	r3, #64	@ 0x40
 80119ce:	f040 816d 	bne.w	8011cac <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	4aa4      	ldr	r2, [pc, #656]	@ (8011c6c <HAL_UART_IRQHandler+0x59c>)
 80119dc:	4293      	cmp	r3, r2
 80119de:	d068      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	4aa1      	ldr	r2, [pc, #644]	@ (8011c70 <HAL_UART_IRQHandler+0x5a0>)
 80119ea:	4293      	cmp	r3, r2
 80119ec:	d061      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	4a9f      	ldr	r2, [pc, #636]	@ (8011c74 <HAL_UART_IRQHandler+0x5a4>)
 80119f8:	4293      	cmp	r3, r2
 80119fa:	d05a      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a02:	681b      	ldr	r3, [r3, #0]
 8011a04:	4a9c      	ldr	r2, [pc, #624]	@ (8011c78 <HAL_UART_IRQHandler+0x5a8>)
 8011a06:	4293      	cmp	r3, r2
 8011a08:	d053      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a10:	681b      	ldr	r3, [r3, #0]
 8011a12:	4a9a      	ldr	r2, [pc, #616]	@ (8011c7c <HAL_UART_IRQHandler+0x5ac>)
 8011a14:	4293      	cmp	r3, r2
 8011a16:	d04c      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	4a97      	ldr	r2, [pc, #604]	@ (8011c80 <HAL_UART_IRQHandler+0x5b0>)
 8011a22:	4293      	cmp	r3, r2
 8011a24:	d045      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a2c:	681b      	ldr	r3, [r3, #0]
 8011a2e:	4a95      	ldr	r2, [pc, #596]	@ (8011c84 <HAL_UART_IRQHandler+0x5b4>)
 8011a30:	4293      	cmp	r3, r2
 8011a32:	d03e      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	4a92      	ldr	r2, [pc, #584]	@ (8011c88 <HAL_UART_IRQHandler+0x5b8>)
 8011a3e:	4293      	cmp	r3, r2
 8011a40:	d037      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	4a90      	ldr	r2, [pc, #576]	@ (8011c8c <HAL_UART_IRQHandler+0x5bc>)
 8011a4c:	4293      	cmp	r3, r2
 8011a4e:	d030      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a56:	681b      	ldr	r3, [r3, #0]
 8011a58:	4a8d      	ldr	r2, [pc, #564]	@ (8011c90 <HAL_UART_IRQHandler+0x5c0>)
 8011a5a:	4293      	cmp	r3, r2
 8011a5c:	d029      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a64:	681b      	ldr	r3, [r3, #0]
 8011a66:	4a8b      	ldr	r2, [pc, #556]	@ (8011c94 <HAL_UART_IRQHandler+0x5c4>)
 8011a68:	4293      	cmp	r3, r2
 8011a6a:	d022      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a72:	681b      	ldr	r3, [r3, #0]
 8011a74:	4a88      	ldr	r2, [pc, #544]	@ (8011c98 <HAL_UART_IRQHandler+0x5c8>)
 8011a76:	4293      	cmp	r3, r2
 8011a78:	d01b      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	4a86      	ldr	r2, [pc, #536]	@ (8011c9c <HAL_UART_IRQHandler+0x5cc>)
 8011a84:	4293      	cmp	r3, r2
 8011a86:	d014      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a8e:	681b      	ldr	r3, [r3, #0]
 8011a90:	4a83      	ldr	r2, [pc, #524]	@ (8011ca0 <HAL_UART_IRQHandler+0x5d0>)
 8011a92:	4293      	cmp	r3, r2
 8011a94:	d00d      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011a9c:	681b      	ldr	r3, [r3, #0]
 8011a9e:	4a81      	ldr	r2, [pc, #516]	@ (8011ca4 <HAL_UART_IRQHandler+0x5d4>)
 8011aa0:	4293      	cmp	r3, r2
 8011aa2:	d006      	beq.n	8011ab2 <HAL_UART_IRQHandler+0x3e2>
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011aaa:	681b      	ldr	r3, [r3, #0]
 8011aac:	4a7e      	ldr	r2, [pc, #504]	@ (8011ca8 <HAL_UART_IRQHandler+0x5d8>)
 8011aae:	4293      	cmp	r3, r2
 8011ab0:	d106      	bne.n	8011ac0 <HAL_UART_IRQHandler+0x3f0>
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011ab8:	681b      	ldr	r3, [r3, #0]
 8011aba:	685b      	ldr	r3, [r3, #4]
 8011abc:	b29b      	uxth	r3, r3
 8011abe:	e005      	b.n	8011acc <HAL_UART_IRQHandler+0x3fc>
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	685b      	ldr	r3, [r3, #4]
 8011aca:	b29b      	uxth	r3, r3
 8011acc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8011ad0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	f000 80ad 	beq.w	8011c34 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011ae0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011ae4:	429a      	cmp	r2, r3
 8011ae6:	f080 80a5 	bcs.w	8011c34 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011af0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011afa:	69db      	ldr	r3, [r3, #28]
 8011afc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011b00:	f000 8087 	beq.w	8011c12 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011b10:	e853 3f00 	ldrex	r3, [r3]
 8011b14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8011b18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011b1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011b20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	461a      	mov	r2, r3
 8011b2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011b2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011b32:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b36:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8011b3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8011b3e:	e841 2300 	strex	r3, r2, [r1]
 8011b42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8011b46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d1da      	bne.n	8011b04 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	3308      	adds	r3, #8
 8011b54:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011b58:	e853 3f00 	ldrex	r3, [r3]
 8011b5c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8011b5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011b60:	f023 0301 	bic.w	r3, r3, #1
 8011b64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	681b      	ldr	r3, [r3, #0]
 8011b6c:	3308      	adds	r3, #8
 8011b6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8011b72:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8011b76:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b78:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011b7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011b7e:	e841 2300 	strex	r3, r2, [r1]
 8011b82:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8011b84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d1e1      	bne.n	8011b4e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	3308      	adds	r3, #8
 8011b90:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011b94:	e853 3f00 	ldrex	r3, [r3]
 8011b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011b9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011b9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011ba0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	681b      	ldr	r3, [r3, #0]
 8011ba8:	3308      	adds	r3, #8
 8011baa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8011bae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8011bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011bb2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011bb4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011bb6:	e841 2300 	strex	r3, r2, [r1]
 8011bba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011bbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d1e3      	bne.n	8011b8a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	2220      	movs	r2, #32
 8011bc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	2200      	movs	r2, #0
 8011bce:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	681b      	ldr	r3, [r3, #0]
 8011bd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011bd8:	e853 3f00 	ldrex	r3, [r3]
 8011bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011bde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011be0:	f023 0310 	bic.w	r3, r3, #16
 8011be4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	461a      	mov	r2, r3
 8011bee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011bf2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011bf4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011bf6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011bf8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011bfa:	e841 2300 	strex	r3, r2, [r1]
 8011bfe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011c00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d1e4      	bne.n	8011bd0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c0c:	4618      	mov	r0, r3
 8011c0e:	f7f4 ffff 	bl	8006c10 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	2202      	movs	r2, #2
 8011c16:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011c24:	b29b      	uxth	r3, r3
 8011c26:	1ad3      	subs	r3, r2, r3
 8011c28:	b29b      	uxth	r3, r3
 8011c2a:	4619      	mov	r1, r3
 8011c2c:	6878      	ldr	r0, [r7, #4]
 8011c2e:	f000 f939 	bl	8011ea4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8011c32:	e119      	b.n	8011e68 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011c3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011c3e:	429a      	cmp	r2, r3
 8011c40:	f040 8112 	bne.w	8011e68 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c4a:	69db      	ldr	r3, [r3, #28]
 8011c4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011c50:	f040 810a 	bne.w	8011e68 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	2202      	movs	r2, #2
 8011c58:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011c60:	4619      	mov	r1, r3
 8011c62:	6878      	ldr	r0, [r7, #4]
 8011c64:	f000 f91e 	bl	8011ea4 <HAL_UARTEx_RxEventCallback>
      return;
 8011c68:	e0fe      	b.n	8011e68 <HAL_UART_IRQHandler+0x798>
 8011c6a:	bf00      	nop
 8011c6c:	40020010 	.word	0x40020010
 8011c70:	40020028 	.word	0x40020028
 8011c74:	40020040 	.word	0x40020040
 8011c78:	40020058 	.word	0x40020058
 8011c7c:	40020070 	.word	0x40020070
 8011c80:	40020088 	.word	0x40020088
 8011c84:	400200a0 	.word	0x400200a0
 8011c88:	400200b8 	.word	0x400200b8
 8011c8c:	40020410 	.word	0x40020410
 8011c90:	40020428 	.word	0x40020428
 8011c94:	40020440 	.word	0x40020440
 8011c98:	40020458 	.word	0x40020458
 8011c9c:	40020470 	.word	0x40020470
 8011ca0:	40020488 	.word	0x40020488
 8011ca4:	400204a0 	.word	0x400204a0
 8011ca8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011cb8:	b29b      	uxth	r3, r3
 8011cba:	1ad3      	subs	r3, r2, r3
 8011cbc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011cc6:	b29b      	uxth	r3, r3
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	f000 80cf 	beq.w	8011e6c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8011cce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	f000 80ca 	beq.w	8011e6c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	681b      	ldr	r3, [r3, #0]
 8011cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ce0:	e853 3f00 	ldrex	r3, [r3]
 8011ce4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011ce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ce8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011cec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	681b      	ldr	r3, [r3, #0]
 8011cf4:	461a      	mov	r2, r3
 8011cf6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8011cfa:	647b      	str	r3, [r7, #68]	@ 0x44
 8011cfc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011cfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011d00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011d02:	e841 2300 	strex	r3, r2, [r1]
 8011d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011d08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d1e4      	bne.n	8011cd8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	681b      	ldr	r3, [r3, #0]
 8011d12:	3308      	adds	r3, #8
 8011d14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d18:	e853 3f00 	ldrex	r3, [r3]
 8011d1c:	623b      	str	r3, [r7, #32]
   return(result);
 8011d1e:	6a3a      	ldr	r2, [r7, #32]
 8011d20:	4b55      	ldr	r3, [pc, #340]	@ (8011e78 <HAL_UART_IRQHandler+0x7a8>)
 8011d22:	4013      	ands	r3, r2
 8011d24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	3308      	adds	r3, #8
 8011d2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8011d32:	633a      	str	r2, [r7, #48]	@ 0x30
 8011d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011d38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011d3a:	e841 2300 	strex	r3, r2, [r1]
 8011d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d1e3      	bne.n	8011d0e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	2220      	movs	r2, #32
 8011d4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	2200      	movs	r2, #0
 8011d52:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	2200      	movs	r2, #0
 8011d58:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d60:	693b      	ldr	r3, [r7, #16]
 8011d62:	e853 3f00 	ldrex	r3, [r3]
 8011d66:	60fb      	str	r3, [r7, #12]
   return(result);
 8011d68:	68fb      	ldr	r3, [r7, #12]
 8011d6a:	f023 0310 	bic.w	r3, r3, #16
 8011d6e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	461a      	mov	r2, r3
 8011d78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8011d7c:	61fb      	str	r3, [r7, #28]
 8011d7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d80:	69b9      	ldr	r1, [r7, #24]
 8011d82:	69fa      	ldr	r2, [r7, #28]
 8011d84:	e841 2300 	strex	r3, r2, [r1]
 8011d88:	617b      	str	r3, [r7, #20]
   return(result);
 8011d8a:	697b      	ldr	r3, [r7, #20]
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d1e4      	bne.n	8011d5a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	2202      	movs	r2, #2
 8011d94:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8011d96:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8011d9a:	4619      	mov	r1, r3
 8011d9c:	6878      	ldr	r0, [r7, #4]
 8011d9e:	f000 f881 	bl	8011ea4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8011da2:	e063      	b.n	8011e6c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8011da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011da8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d00e      	beq.n	8011dce <HAL_UART_IRQHandler+0x6fe>
 8011db0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011db4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	d008      	beq.n	8011dce <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8011dc4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8011dc6:	6878      	ldr	r0, [r7, #4]
 8011dc8:	f001 ff80 	bl	8013ccc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011dcc:	e051      	b.n	8011e72 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8011dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d014      	beq.n	8011e04 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8011dda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d105      	bne.n	8011df2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8011de6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011dea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d008      	beq.n	8011e04 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d03a      	beq.n	8011e70 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011dfe:	6878      	ldr	r0, [r7, #4]
 8011e00:	4798      	blx	r3
    }
    return;
 8011e02:	e035      	b.n	8011e70 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8011e04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d009      	beq.n	8011e24 <HAL_UART_IRQHandler+0x754>
 8011e10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	d003      	beq.n	8011e24 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8011e1c:	6878      	ldr	r0, [r7, #4]
 8011e1e:	f001 fa09 	bl	8013234 <UART_EndTransmit_IT>
    return;
 8011e22:	e026      	b.n	8011e72 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8011e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011e28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d009      	beq.n	8011e44 <HAL_UART_IRQHandler+0x774>
 8011e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011e34:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d003      	beq.n	8011e44 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8011e3c:	6878      	ldr	r0, [r7, #4]
 8011e3e:	f001 ff59 	bl	8013cf4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011e42:	e016      	b.n	8011e72 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8011e44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011e48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d010      	beq.n	8011e72 <HAL_UART_IRQHandler+0x7a2>
 8011e50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	da0c      	bge.n	8011e72 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8011e58:	6878      	ldr	r0, [r7, #4]
 8011e5a:	f001 ff41 	bl	8013ce0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011e5e:	e008      	b.n	8011e72 <HAL_UART_IRQHandler+0x7a2>
      return;
 8011e60:	bf00      	nop
 8011e62:	e006      	b.n	8011e72 <HAL_UART_IRQHandler+0x7a2>
    return;
 8011e64:	bf00      	nop
 8011e66:	e004      	b.n	8011e72 <HAL_UART_IRQHandler+0x7a2>
      return;
 8011e68:	bf00      	nop
 8011e6a:	e002      	b.n	8011e72 <HAL_UART_IRQHandler+0x7a2>
      return;
 8011e6c:	bf00      	nop
 8011e6e:	e000      	b.n	8011e72 <HAL_UART_IRQHandler+0x7a2>
    return;
 8011e70:	bf00      	nop
  }
}
 8011e72:	37e8      	adds	r7, #232	@ 0xe8
 8011e74:	46bd      	mov	sp, r7
 8011e76:	bd80      	pop	{r7, pc}
 8011e78:	effffffe 	.word	0xeffffffe

08011e7c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8011e7c:	b480      	push	{r7}
 8011e7e:	b083      	sub	sp, #12
 8011e80:	af00      	add	r7, sp, #0
 8011e82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8011e84:	bf00      	nop
 8011e86:	370c      	adds	r7, #12
 8011e88:	46bd      	mov	sp, r7
 8011e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e8e:	4770      	bx	lr

08011e90 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8011e90:	b480      	push	{r7}
 8011e92:	b083      	sub	sp, #12
 8011e94:	af00      	add	r7, sp, #0
 8011e96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8011e98:	bf00      	nop
 8011e9a:	370c      	adds	r7, #12
 8011e9c:	46bd      	mov	sp, r7
 8011e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea2:	4770      	bx	lr

08011ea4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8011ea4:	b480      	push	{r7}
 8011ea6:	b083      	sub	sp, #12
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	6078      	str	r0, [r7, #4]
 8011eac:	460b      	mov	r3, r1
 8011eae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8011eb0:	bf00      	nop
 8011eb2:	370c      	adds	r7, #12
 8011eb4:	46bd      	mov	sp, r7
 8011eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eba:	4770      	bx	lr

08011ebc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011ebc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011ec0:	b092      	sub	sp, #72	@ 0x48
 8011ec2:	af00      	add	r7, sp, #0
 8011ec4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011ec6:	2300      	movs	r3, #0
 8011ec8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011ecc:	697b      	ldr	r3, [r7, #20]
 8011ece:	689a      	ldr	r2, [r3, #8]
 8011ed0:	697b      	ldr	r3, [r7, #20]
 8011ed2:	691b      	ldr	r3, [r3, #16]
 8011ed4:	431a      	orrs	r2, r3
 8011ed6:	697b      	ldr	r3, [r7, #20]
 8011ed8:	695b      	ldr	r3, [r3, #20]
 8011eda:	431a      	orrs	r2, r3
 8011edc:	697b      	ldr	r3, [r7, #20]
 8011ede:	69db      	ldr	r3, [r3, #28]
 8011ee0:	4313      	orrs	r3, r2
 8011ee2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011ee4:	697b      	ldr	r3, [r7, #20]
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	681a      	ldr	r2, [r3, #0]
 8011eea:	4bbe      	ldr	r3, [pc, #760]	@ (80121e4 <UART_SetConfig+0x328>)
 8011eec:	4013      	ands	r3, r2
 8011eee:	697a      	ldr	r2, [r7, #20]
 8011ef0:	6812      	ldr	r2, [r2, #0]
 8011ef2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011ef4:	430b      	orrs	r3, r1
 8011ef6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011ef8:	697b      	ldr	r3, [r7, #20]
 8011efa:	681b      	ldr	r3, [r3, #0]
 8011efc:	685b      	ldr	r3, [r3, #4]
 8011efe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8011f02:	697b      	ldr	r3, [r7, #20]
 8011f04:	68da      	ldr	r2, [r3, #12]
 8011f06:	697b      	ldr	r3, [r7, #20]
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	430a      	orrs	r2, r1
 8011f0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011f0e:	697b      	ldr	r3, [r7, #20]
 8011f10:	699b      	ldr	r3, [r3, #24]
 8011f12:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011f14:	697b      	ldr	r3, [r7, #20]
 8011f16:	681b      	ldr	r3, [r3, #0]
 8011f18:	4ab3      	ldr	r2, [pc, #716]	@ (80121e8 <UART_SetConfig+0x32c>)
 8011f1a:	4293      	cmp	r3, r2
 8011f1c:	d004      	beq.n	8011f28 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011f1e:	697b      	ldr	r3, [r7, #20]
 8011f20:	6a1b      	ldr	r3, [r3, #32]
 8011f22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011f24:	4313      	orrs	r3, r2
 8011f26:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011f28:	697b      	ldr	r3, [r7, #20]
 8011f2a:	681b      	ldr	r3, [r3, #0]
 8011f2c:	689a      	ldr	r2, [r3, #8]
 8011f2e:	4baf      	ldr	r3, [pc, #700]	@ (80121ec <UART_SetConfig+0x330>)
 8011f30:	4013      	ands	r3, r2
 8011f32:	697a      	ldr	r2, [r7, #20]
 8011f34:	6812      	ldr	r2, [r2, #0]
 8011f36:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011f38:	430b      	orrs	r3, r1
 8011f3a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011f3c:	697b      	ldr	r3, [r7, #20]
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f42:	f023 010f 	bic.w	r1, r3, #15
 8011f46:	697b      	ldr	r3, [r7, #20]
 8011f48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011f4a:	697b      	ldr	r3, [r7, #20]
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	430a      	orrs	r2, r1
 8011f50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011f52:	697b      	ldr	r3, [r7, #20]
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	4aa6      	ldr	r2, [pc, #664]	@ (80121f0 <UART_SetConfig+0x334>)
 8011f58:	4293      	cmp	r3, r2
 8011f5a:	d177      	bne.n	801204c <UART_SetConfig+0x190>
 8011f5c:	4ba5      	ldr	r3, [pc, #660]	@ (80121f4 <UART_SetConfig+0x338>)
 8011f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011f60:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011f64:	2b28      	cmp	r3, #40	@ 0x28
 8011f66:	d86d      	bhi.n	8012044 <UART_SetConfig+0x188>
 8011f68:	a201      	add	r2, pc, #4	@ (adr r2, 8011f70 <UART_SetConfig+0xb4>)
 8011f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f6e:	bf00      	nop
 8011f70:	08012015 	.word	0x08012015
 8011f74:	08012045 	.word	0x08012045
 8011f78:	08012045 	.word	0x08012045
 8011f7c:	08012045 	.word	0x08012045
 8011f80:	08012045 	.word	0x08012045
 8011f84:	08012045 	.word	0x08012045
 8011f88:	08012045 	.word	0x08012045
 8011f8c:	08012045 	.word	0x08012045
 8011f90:	0801201d 	.word	0x0801201d
 8011f94:	08012045 	.word	0x08012045
 8011f98:	08012045 	.word	0x08012045
 8011f9c:	08012045 	.word	0x08012045
 8011fa0:	08012045 	.word	0x08012045
 8011fa4:	08012045 	.word	0x08012045
 8011fa8:	08012045 	.word	0x08012045
 8011fac:	08012045 	.word	0x08012045
 8011fb0:	08012025 	.word	0x08012025
 8011fb4:	08012045 	.word	0x08012045
 8011fb8:	08012045 	.word	0x08012045
 8011fbc:	08012045 	.word	0x08012045
 8011fc0:	08012045 	.word	0x08012045
 8011fc4:	08012045 	.word	0x08012045
 8011fc8:	08012045 	.word	0x08012045
 8011fcc:	08012045 	.word	0x08012045
 8011fd0:	0801202d 	.word	0x0801202d
 8011fd4:	08012045 	.word	0x08012045
 8011fd8:	08012045 	.word	0x08012045
 8011fdc:	08012045 	.word	0x08012045
 8011fe0:	08012045 	.word	0x08012045
 8011fe4:	08012045 	.word	0x08012045
 8011fe8:	08012045 	.word	0x08012045
 8011fec:	08012045 	.word	0x08012045
 8011ff0:	08012035 	.word	0x08012035
 8011ff4:	08012045 	.word	0x08012045
 8011ff8:	08012045 	.word	0x08012045
 8011ffc:	08012045 	.word	0x08012045
 8012000:	08012045 	.word	0x08012045
 8012004:	08012045 	.word	0x08012045
 8012008:	08012045 	.word	0x08012045
 801200c:	08012045 	.word	0x08012045
 8012010:	0801203d 	.word	0x0801203d
 8012014:	2301      	movs	r3, #1
 8012016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801201a:	e222      	b.n	8012462 <UART_SetConfig+0x5a6>
 801201c:	2304      	movs	r3, #4
 801201e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012022:	e21e      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012024:	2308      	movs	r3, #8
 8012026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801202a:	e21a      	b.n	8012462 <UART_SetConfig+0x5a6>
 801202c:	2310      	movs	r3, #16
 801202e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012032:	e216      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012034:	2320      	movs	r3, #32
 8012036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801203a:	e212      	b.n	8012462 <UART_SetConfig+0x5a6>
 801203c:	2340      	movs	r3, #64	@ 0x40
 801203e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012042:	e20e      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012044:	2380      	movs	r3, #128	@ 0x80
 8012046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801204a:	e20a      	b.n	8012462 <UART_SetConfig+0x5a6>
 801204c:	697b      	ldr	r3, [r7, #20]
 801204e:	681b      	ldr	r3, [r3, #0]
 8012050:	4a69      	ldr	r2, [pc, #420]	@ (80121f8 <UART_SetConfig+0x33c>)
 8012052:	4293      	cmp	r3, r2
 8012054:	d130      	bne.n	80120b8 <UART_SetConfig+0x1fc>
 8012056:	4b67      	ldr	r3, [pc, #412]	@ (80121f4 <UART_SetConfig+0x338>)
 8012058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801205a:	f003 0307 	and.w	r3, r3, #7
 801205e:	2b05      	cmp	r3, #5
 8012060:	d826      	bhi.n	80120b0 <UART_SetConfig+0x1f4>
 8012062:	a201      	add	r2, pc, #4	@ (adr r2, 8012068 <UART_SetConfig+0x1ac>)
 8012064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012068:	08012081 	.word	0x08012081
 801206c:	08012089 	.word	0x08012089
 8012070:	08012091 	.word	0x08012091
 8012074:	08012099 	.word	0x08012099
 8012078:	080120a1 	.word	0x080120a1
 801207c:	080120a9 	.word	0x080120a9
 8012080:	2300      	movs	r3, #0
 8012082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012086:	e1ec      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012088:	2304      	movs	r3, #4
 801208a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801208e:	e1e8      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012090:	2308      	movs	r3, #8
 8012092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012096:	e1e4      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012098:	2310      	movs	r3, #16
 801209a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801209e:	e1e0      	b.n	8012462 <UART_SetConfig+0x5a6>
 80120a0:	2320      	movs	r3, #32
 80120a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120a6:	e1dc      	b.n	8012462 <UART_SetConfig+0x5a6>
 80120a8:	2340      	movs	r3, #64	@ 0x40
 80120aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120ae:	e1d8      	b.n	8012462 <UART_SetConfig+0x5a6>
 80120b0:	2380      	movs	r3, #128	@ 0x80
 80120b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120b6:	e1d4      	b.n	8012462 <UART_SetConfig+0x5a6>
 80120b8:	697b      	ldr	r3, [r7, #20]
 80120ba:	681b      	ldr	r3, [r3, #0]
 80120bc:	4a4f      	ldr	r2, [pc, #316]	@ (80121fc <UART_SetConfig+0x340>)
 80120be:	4293      	cmp	r3, r2
 80120c0:	d130      	bne.n	8012124 <UART_SetConfig+0x268>
 80120c2:	4b4c      	ldr	r3, [pc, #304]	@ (80121f4 <UART_SetConfig+0x338>)
 80120c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80120c6:	f003 0307 	and.w	r3, r3, #7
 80120ca:	2b05      	cmp	r3, #5
 80120cc:	d826      	bhi.n	801211c <UART_SetConfig+0x260>
 80120ce:	a201      	add	r2, pc, #4	@ (adr r2, 80120d4 <UART_SetConfig+0x218>)
 80120d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120d4:	080120ed 	.word	0x080120ed
 80120d8:	080120f5 	.word	0x080120f5
 80120dc:	080120fd 	.word	0x080120fd
 80120e0:	08012105 	.word	0x08012105
 80120e4:	0801210d 	.word	0x0801210d
 80120e8:	08012115 	.word	0x08012115
 80120ec:	2300      	movs	r3, #0
 80120ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120f2:	e1b6      	b.n	8012462 <UART_SetConfig+0x5a6>
 80120f4:	2304      	movs	r3, #4
 80120f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120fa:	e1b2      	b.n	8012462 <UART_SetConfig+0x5a6>
 80120fc:	2308      	movs	r3, #8
 80120fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012102:	e1ae      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012104:	2310      	movs	r3, #16
 8012106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801210a:	e1aa      	b.n	8012462 <UART_SetConfig+0x5a6>
 801210c:	2320      	movs	r3, #32
 801210e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012112:	e1a6      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012114:	2340      	movs	r3, #64	@ 0x40
 8012116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801211a:	e1a2      	b.n	8012462 <UART_SetConfig+0x5a6>
 801211c:	2380      	movs	r3, #128	@ 0x80
 801211e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012122:	e19e      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012124:	697b      	ldr	r3, [r7, #20]
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	4a35      	ldr	r2, [pc, #212]	@ (8012200 <UART_SetConfig+0x344>)
 801212a:	4293      	cmp	r3, r2
 801212c:	d130      	bne.n	8012190 <UART_SetConfig+0x2d4>
 801212e:	4b31      	ldr	r3, [pc, #196]	@ (80121f4 <UART_SetConfig+0x338>)
 8012130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012132:	f003 0307 	and.w	r3, r3, #7
 8012136:	2b05      	cmp	r3, #5
 8012138:	d826      	bhi.n	8012188 <UART_SetConfig+0x2cc>
 801213a:	a201      	add	r2, pc, #4	@ (adr r2, 8012140 <UART_SetConfig+0x284>)
 801213c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012140:	08012159 	.word	0x08012159
 8012144:	08012161 	.word	0x08012161
 8012148:	08012169 	.word	0x08012169
 801214c:	08012171 	.word	0x08012171
 8012150:	08012179 	.word	0x08012179
 8012154:	08012181 	.word	0x08012181
 8012158:	2300      	movs	r3, #0
 801215a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801215e:	e180      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012160:	2304      	movs	r3, #4
 8012162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012166:	e17c      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012168:	2308      	movs	r3, #8
 801216a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801216e:	e178      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012170:	2310      	movs	r3, #16
 8012172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012176:	e174      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012178:	2320      	movs	r3, #32
 801217a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801217e:	e170      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012180:	2340      	movs	r3, #64	@ 0x40
 8012182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012186:	e16c      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012188:	2380      	movs	r3, #128	@ 0x80
 801218a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801218e:	e168      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012190:	697b      	ldr	r3, [r7, #20]
 8012192:	681b      	ldr	r3, [r3, #0]
 8012194:	4a1b      	ldr	r2, [pc, #108]	@ (8012204 <UART_SetConfig+0x348>)
 8012196:	4293      	cmp	r3, r2
 8012198:	d142      	bne.n	8012220 <UART_SetConfig+0x364>
 801219a:	4b16      	ldr	r3, [pc, #88]	@ (80121f4 <UART_SetConfig+0x338>)
 801219c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801219e:	f003 0307 	and.w	r3, r3, #7
 80121a2:	2b05      	cmp	r3, #5
 80121a4:	d838      	bhi.n	8012218 <UART_SetConfig+0x35c>
 80121a6:	a201      	add	r2, pc, #4	@ (adr r2, 80121ac <UART_SetConfig+0x2f0>)
 80121a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121ac:	080121c5 	.word	0x080121c5
 80121b0:	080121cd 	.word	0x080121cd
 80121b4:	080121d5 	.word	0x080121d5
 80121b8:	080121dd 	.word	0x080121dd
 80121bc:	08012209 	.word	0x08012209
 80121c0:	08012211 	.word	0x08012211
 80121c4:	2300      	movs	r3, #0
 80121c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121ca:	e14a      	b.n	8012462 <UART_SetConfig+0x5a6>
 80121cc:	2304      	movs	r3, #4
 80121ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121d2:	e146      	b.n	8012462 <UART_SetConfig+0x5a6>
 80121d4:	2308      	movs	r3, #8
 80121d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121da:	e142      	b.n	8012462 <UART_SetConfig+0x5a6>
 80121dc:	2310      	movs	r3, #16
 80121de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80121e2:	e13e      	b.n	8012462 <UART_SetConfig+0x5a6>
 80121e4:	cfff69f3 	.word	0xcfff69f3
 80121e8:	58000c00 	.word	0x58000c00
 80121ec:	11fff4ff 	.word	0x11fff4ff
 80121f0:	40011000 	.word	0x40011000
 80121f4:	58024400 	.word	0x58024400
 80121f8:	40004400 	.word	0x40004400
 80121fc:	40004800 	.word	0x40004800
 8012200:	40004c00 	.word	0x40004c00
 8012204:	40005000 	.word	0x40005000
 8012208:	2320      	movs	r3, #32
 801220a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801220e:	e128      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012210:	2340      	movs	r3, #64	@ 0x40
 8012212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012216:	e124      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012218:	2380      	movs	r3, #128	@ 0x80
 801221a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801221e:	e120      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012220:	697b      	ldr	r3, [r7, #20]
 8012222:	681b      	ldr	r3, [r3, #0]
 8012224:	4acb      	ldr	r2, [pc, #812]	@ (8012554 <UART_SetConfig+0x698>)
 8012226:	4293      	cmp	r3, r2
 8012228:	d176      	bne.n	8012318 <UART_SetConfig+0x45c>
 801222a:	4bcb      	ldr	r3, [pc, #812]	@ (8012558 <UART_SetConfig+0x69c>)
 801222c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801222e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012232:	2b28      	cmp	r3, #40	@ 0x28
 8012234:	d86c      	bhi.n	8012310 <UART_SetConfig+0x454>
 8012236:	a201      	add	r2, pc, #4	@ (adr r2, 801223c <UART_SetConfig+0x380>)
 8012238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801223c:	080122e1 	.word	0x080122e1
 8012240:	08012311 	.word	0x08012311
 8012244:	08012311 	.word	0x08012311
 8012248:	08012311 	.word	0x08012311
 801224c:	08012311 	.word	0x08012311
 8012250:	08012311 	.word	0x08012311
 8012254:	08012311 	.word	0x08012311
 8012258:	08012311 	.word	0x08012311
 801225c:	080122e9 	.word	0x080122e9
 8012260:	08012311 	.word	0x08012311
 8012264:	08012311 	.word	0x08012311
 8012268:	08012311 	.word	0x08012311
 801226c:	08012311 	.word	0x08012311
 8012270:	08012311 	.word	0x08012311
 8012274:	08012311 	.word	0x08012311
 8012278:	08012311 	.word	0x08012311
 801227c:	080122f1 	.word	0x080122f1
 8012280:	08012311 	.word	0x08012311
 8012284:	08012311 	.word	0x08012311
 8012288:	08012311 	.word	0x08012311
 801228c:	08012311 	.word	0x08012311
 8012290:	08012311 	.word	0x08012311
 8012294:	08012311 	.word	0x08012311
 8012298:	08012311 	.word	0x08012311
 801229c:	080122f9 	.word	0x080122f9
 80122a0:	08012311 	.word	0x08012311
 80122a4:	08012311 	.word	0x08012311
 80122a8:	08012311 	.word	0x08012311
 80122ac:	08012311 	.word	0x08012311
 80122b0:	08012311 	.word	0x08012311
 80122b4:	08012311 	.word	0x08012311
 80122b8:	08012311 	.word	0x08012311
 80122bc:	08012301 	.word	0x08012301
 80122c0:	08012311 	.word	0x08012311
 80122c4:	08012311 	.word	0x08012311
 80122c8:	08012311 	.word	0x08012311
 80122cc:	08012311 	.word	0x08012311
 80122d0:	08012311 	.word	0x08012311
 80122d4:	08012311 	.word	0x08012311
 80122d8:	08012311 	.word	0x08012311
 80122dc:	08012309 	.word	0x08012309
 80122e0:	2301      	movs	r3, #1
 80122e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122e6:	e0bc      	b.n	8012462 <UART_SetConfig+0x5a6>
 80122e8:	2304      	movs	r3, #4
 80122ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122ee:	e0b8      	b.n	8012462 <UART_SetConfig+0x5a6>
 80122f0:	2308      	movs	r3, #8
 80122f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122f6:	e0b4      	b.n	8012462 <UART_SetConfig+0x5a6>
 80122f8:	2310      	movs	r3, #16
 80122fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80122fe:	e0b0      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012300:	2320      	movs	r3, #32
 8012302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012306:	e0ac      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012308:	2340      	movs	r3, #64	@ 0x40
 801230a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801230e:	e0a8      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012310:	2380      	movs	r3, #128	@ 0x80
 8012312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012316:	e0a4      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012318:	697b      	ldr	r3, [r7, #20]
 801231a:	681b      	ldr	r3, [r3, #0]
 801231c:	4a8f      	ldr	r2, [pc, #572]	@ (801255c <UART_SetConfig+0x6a0>)
 801231e:	4293      	cmp	r3, r2
 8012320:	d130      	bne.n	8012384 <UART_SetConfig+0x4c8>
 8012322:	4b8d      	ldr	r3, [pc, #564]	@ (8012558 <UART_SetConfig+0x69c>)
 8012324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012326:	f003 0307 	and.w	r3, r3, #7
 801232a:	2b05      	cmp	r3, #5
 801232c:	d826      	bhi.n	801237c <UART_SetConfig+0x4c0>
 801232e:	a201      	add	r2, pc, #4	@ (adr r2, 8012334 <UART_SetConfig+0x478>)
 8012330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012334:	0801234d 	.word	0x0801234d
 8012338:	08012355 	.word	0x08012355
 801233c:	0801235d 	.word	0x0801235d
 8012340:	08012365 	.word	0x08012365
 8012344:	0801236d 	.word	0x0801236d
 8012348:	08012375 	.word	0x08012375
 801234c:	2300      	movs	r3, #0
 801234e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012352:	e086      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012354:	2304      	movs	r3, #4
 8012356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801235a:	e082      	b.n	8012462 <UART_SetConfig+0x5a6>
 801235c:	2308      	movs	r3, #8
 801235e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012362:	e07e      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012364:	2310      	movs	r3, #16
 8012366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801236a:	e07a      	b.n	8012462 <UART_SetConfig+0x5a6>
 801236c:	2320      	movs	r3, #32
 801236e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012372:	e076      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012374:	2340      	movs	r3, #64	@ 0x40
 8012376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801237a:	e072      	b.n	8012462 <UART_SetConfig+0x5a6>
 801237c:	2380      	movs	r3, #128	@ 0x80
 801237e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012382:	e06e      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012384:	697b      	ldr	r3, [r7, #20]
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	4a75      	ldr	r2, [pc, #468]	@ (8012560 <UART_SetConfig+0x6a4>)
 801238a:	4293      	cmp	r3, r2
 801238c:	d130      	bne.n	80123f0 <UART_SetConfig+0x534>
 801238e:	4b72      	ldr	r3, [pc, #456]	@ (8012558 <UART_SetConfig+0x69c>)
 8012390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012392:	f003 0307 	and.w	r3, r3, #7
 8012396:	2b05      	cmp	r3, #5
 8012398:	d826      	bhi.n	80123e8 <UART_SetConfig+0x52c>
 801239a:	a201      	add	r2, pc, #4	@ (adr r2, 80123a0 <UART_SetConfig+0x4e4>)
 801239c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123a0:	080123b9 	.word	0x080123b9
 80123a4:	080123c1 	.word	0x080123c1
 80123a8:	080123c9 	.word	0x080123c9
 80123ac:	080123d1 	.word	0x080123d1
 80123b0:	080123d9 	.word	0x080123d9
 80123b4:	080123e1 	.word	0x080123e1
 80123b8:	2300      	movs	r3, #0
 80123ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123be:	e050      	b.n	8012462 <UART_SetConfig+0x5a6>
 80123c0:	2304      	movs	r3, #4
 80123c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123c6:	e04c      	b.n	8012462 <UART_SetConfig+0x5a6>
 80123c8:	2308      	movs	r3, #8
 80123ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123ce:	e048      	b.n	8012462 <UART_SetConfig+0x5a6>
 80123d0:	2310      	movs	r3, #16
 80123d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123d6:	e044      	b.n	8012462 <UART_SetConfig+0x5a6>
 80123d8:	2320      	movs	r3, #32
 80123da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123de:	e040      	b.n	8012462 <UART_SetConfig+0x5a6>
 80123e0:	2340      	movs	r3, #64	@ 0x40
 80123e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123e6:	e03c      	b.n	8012462 <UART_SetConfig+0x5a6>
 80123e8:	2380      	movs	r3, #128	@ 0x80
 80123ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123ee:	e038      	b.n	8012462 <UART_SetConfig+0x5a6>
 80123f0:	697b      	ldr	r3, [r7, #20]
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	4a5b      	ldr	r2, [pc, #364]	@ (8012564 <UART_SetConfig+0x6a8>)
 80123f6:	4293      	cmp	r3, r2
 80123f8:	d130      	bne.n	801245c <UART_SetConfig+0x5a0>
 80123fa:	4b57      	ldr	r3, [pc, #348]	@ (8012558 <UART_SetConfig+0x69c>)
 80123fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80123fe:	f003 0307 	and.w	r3, r3, #7
 8012402:	2b05      	cmp	r3, #5
 8012404:	d826      	bhi.n	8012454 <UART_SetConfig+0x598>
 8012406:	a201      	add	r2, pc, #4	@ (adr r2, 801240c <UART_SetConfig+0x550>)
 8012408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801240c:	08012425 	.word	0x08012425
 8012410:	0801242d 	.word	0x0801242d
 8012414:	08012435 	.word	0x08012435
 8012418:	0801243d 	.word	0x0801243d
 801241c:	08012445 	.word	0x08012445
 8012420:	0801244d 	.word	0x0801244d
 8012424:	2302      	movs	r3, #2
 8012426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801242a:	e01a      	b.n	8012462 <UART_SetConfig+0x5a6>
 801242c:	2304      	movs	r3, #4
 801242e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012432:	e016      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012434:	2308      	movs	r3, #8
 8012436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801243a:	e012      	b.n	8012462 <UART_SetConfig+0x5a6>
 801243c:	2310      	movs	r3, #16
 801243e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012442:	e00e      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012444:	2320      	movs	r3, #32
 8012446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801244a:	e00a      	b.n	8012462 <UART_SetConfig+0x5a6>
 801244c:	2340      	movs	r3, #64	@ 0x40
 801244e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012452:	e006      	b.n	8012462 <UART_SetConfig+0x5a6>
 8012454:	2380      	movs	r3, #128	@ 0x80
 8012456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801245a:	e002      	b.n	8012462 <UART_SetConfig+0x5a6>
 801245c:	2380      	movs	r3, #128	@ 0x80
 801245e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8012462:	697b      	ldr	r3, [r7, #20]
 8012464:	681b      	ldr	r3, [r3, #0]
 8012466:	4a3f      	ldr	r2, [pc, #252]	@ (8012564 <UART_SetConfig+0x6a8>)
 8012468:	4293      	cmp	r3, r2
 801246a:	f040 80f8 	bne.w	801265e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801246e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012472:	2b20      	cmp	r3, #32
 8012474:	dc46      	bgt.n	8012504 <UART_SetConfig+0x648>
 8012476:	2b02      	cmp	r3, #2
 8012478:	f2c0 8082 	blt.w	8012580 <UART_SetConfig+0x6c4>
 801247c:	3b02      	subs	r3, #2
 801247e:	2b1e      	cmp	r3, #30
 8012480:	d87e      	bhi.n	8012580 <UART_SetConfig+0x6c4>
 8012482:	a201      	add	r2, pc, #4	@ (adr r2, 8012488 <UART_SetConfig+0x5cc>)
 8012484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012488:	0801250b 	.word	0x0801250b
 801248c:	08012581 	.word	0x08012581
 8012490:	08012513 	.word	0x08012513
 8012494:	08012581 	.word	0x08012581
 8012498:	08012581 	.word	0x08012581
 801249c:	08012581 	.word	0x08012581
 80124a0:	08012523 	.word	0x08012523
 80124a4:	08012581 	.word	0x08012581
 80124a8:	08012581 	.word	0x08012581
 80124ac:	08012581 	.word	0x08012581
 80124b0:	08012581 	.word	0x08012581
 80124b4:	08012581 	.word	0x08012581
 80124b8:	08012581 	.word	0x08012581
 80124bc:	08012581 	.word	0x08012581
 80124c0:	08012533 	.word	0x08012533
 80124c4:	08012581 	.word	0x08012581
 80124c8:	08012581 	.word	0x08012581
 80124cc:	08012581 	.word	0x08012581
 80124d0:	08012581 	.word	0x08012581
 80124d4:	08012581 	.word	0x08012581
 80124d8:	08012581 	.word	0x08012581
 80124dc:	08012581 	.word	0x08012581
 80124e0:	08012581 	.word	0x08012581
 80124e4:	08012581 	.word	0x08012581
 80124e8:	08012581 	.word	0x08012581
 80124ec:	08012581 	.word	0x08012581
 80124f0:	08012581 	.word	0x08012581
 80124f4:	08012581 	.word	0x08012581
 80124f8:	08012581 	.word	0x08012581
 80124fc:	08012581 	.word	0x08012581
 8012500:	08012573 	.word	0x08012573
 8012504:	2b40      	cmp	r3, #64	@ 0x40
 8012506:	d037      	beq.n	8012578 <UART_SetConfig+0x6bc>
 8012508:	e03a      	b.n	8012580 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801250a:	f7fc fe3f 	bl	800f18c <HAL_RCCEx_GetD3PCLK1Freq>
 801250e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012510:	e03c      	b.n	801258c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012512:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012516:	4618      	mov	r0, r3
 8012518:	f7fc fe4e 	bl	800f1b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801251c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801251e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012520:	e034      	b.n	801258c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012522:	f107 0318 	add.w	r3, r7, #24
 8012526:	4618      	mov	r0, r3
 8012528:	f7fc ff9a 	bl	800f460 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801252c:	69fb      	ldr	r3, [r7, #28]
 801252e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012530:	e02c      	b.n	801258c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012532:	4b09      	ldr	r3, [pc, #36]	@ (8012558 <UART_SetConfig+0x69c>)
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	f003 0320 	and.w	r3, r3, #32
 801253a:	2b00      	cmp	r3, #0
 801253c:	d016      	beq.n	801256c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801253e:	4b06      	ldr	r3, [pc, #24]	@ (8012558 <UART_SetConfig+0x69c>)
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	08db      	lsrs	r3, r3, #3
 8012544:	f003 0303 	and.w	r3, r3, #3
 8012548:	4a07      	ldr	r2, [pc, #28]	@ (8012568 <UART_SetConfig+0x6ac>)
 801254a:	fa22 f303 	lsr.w	r3, r2, r3
 801254e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012550:	e01c      	b.n	801258c <UART_SetConfig+0x6d0>
 8012552:	bf00      	nop
 8012554:	40011400 	.word	0x40011400
 8012558:	58024400 	.word	0x58024400
 801255c:	40007800 	.word	0x40007800
 8012560:	40007c00 	.word	0x40007c00
 8012564:	58000c00 	.word	0x58000c00
 8012568:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 801256c:	4b9d      	ldr	r3, [pc, #628]	@ (80127e4 <UART_SetConfig+0x928>)
 801256e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012570:	e00c      	b.n	801258c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012572:	4b9d      	ldr	r3, [pc, #628]	@ (80127e8 <UART_SetConfig+0x92c>)
 8012574:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012576:	e009      	b.n	801258c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012578:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801257c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801257e:	e005      	b.n	801258c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8012580:	2300      	movs	r3, #0
 8012582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8012584:	2301      	movs	r3, #1
 8012586:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801258a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801258c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801258e:	2b00      	cmp	r3, #0
 8012590:	f000 81de 	beq.w	8012950 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8012594:	697b      	ldr	r3, [r7, #20]
 8012596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012598:	4a94      	ldr	r2, [pc, #592]	@ (80127ec <UART_SetConfig+0x930>)
 801259a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801259e:	461a      	mov	r2, r3
 80125a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80125a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80125a6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80125a8:	697b      	ldr	r3, [r7, #20]
 80125aa:	685a      	ldr	r2, [r3, #4]
 80125ac:	4613      	mov	r3, r2
 80125ae:	005b      	lsls	r3, r3, #1
 80125b0:	4413      	add	r3, r2
 80125b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80125b4:	429a      	cmp	r2, r3
 80125b6:	d305      	bcc.n	80125c4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80125b8:	697b      	ldr	r3, [r7, #20]
 80125ba:	685b      	ldr	r3, [r3, #4]
 80125bc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80125be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80125c0:	429a      	cmp	r2, r3
 80125c2:	d903      	bls.n	80125cc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80125c4:	2301      	movs	r3, #1
 80125c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80125ca:	e1c1      	b.n	8012950 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80125cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80125ce:	2200      	movs	r2, #0
 80125d0:	60bb      	str	r3, [r7, #8]
 80125d2:	60fa      	str	r2, [r7, #12]
 80125d4:	697b      	ldr	r3, [r7, #20]
 80125d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125d8:	4a84      	ldr	r2, [pc, #528]	@ (80127ec <UART_SetConfig+0x930>)
 80125da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80125de:	b29b      	uxth	r3, r3
 80125e0:	2200      	movs	r2, #0
 80125e2:	603b      	str	r3, [r7, #0]
 80125e4:	607a      	str	r2, [r7, #4]
 80125e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80125ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80125ee:	f7ed fecf 	bl	8000390 <__aeabi_uldivmod>
 80125f2:	4602      	mov	r2, r0
 80125f4:	460b      	mov	r3, r1
 80125f6:	4610      	mov	r0, r2
 80125f8:	4619      	mov	r1, r3
 80125fa:	f04f 0200 	mov.w	r2, #0
 80125fe:	f04f 0300 	mov.w	r3, #0
 8012602:	020b      	lsls	r3, r1, #8
 8012604:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8012608:	0202      	lsls	r2, r0, #8
 801260a:	6979      	ldr	r1, [r7, #20]
 801260c:	6849      	ldr	r1, [r1, #4]
 801260e:	0849      	lsrs	r1, r1, #1
 8012610:	2000      	movs	r0, #0
 8012612:	460c      	mov	r4, r1
 8012614:	4605      	mov	r5, r0
 8012616:	eb12 0804 	adds.w	r8, r2, r4
 801261a:	eb43 0905 	adc.w	r9, r3, r5
 801261e:	697b      	ldr	r3, [r7, #20]
 8012620:	685b      	ldr	r3, [r3, #4]
 8012622:	2200      	movs	r2, #0
 8012624:	469a      	mov	sl, r3
 8012626:	4693      	mov	fp, r2
 8012628:	4652      	mov	r2, sl
 801262a:	465b      	mov	r3, fp
 801262c:	4640      	mov	r0, r8
 801262e:	4649      	mov	r1, r9
 8012630:	f7ed feae 	bl	8000390 <__aeabi_uldivmod>
 8012634:	4602      	mov	r2, r0
 8012636:	460b      	mov	r3, r1
 8012638:	4613      	mov	r3, r2
 801263a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801263c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801263e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8012642:	d308      	bcc.n	8012656 <UART_SetConfig+0x79a>
 8012644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012646:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801264a:	d204      	bcs.n	8012656 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 801264c:	697b      	ldr	r3, [r7, #20]
 801264e:	681b      	ldr	r3, [r3, #0]
 8012650:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012652:	60da      	str	r2, [r3, #12]
 8012654:	e17c      	b.n	8012950 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8012656:	2301      	movs	r3, #1
 8012658:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801265c:	e178      	b.n	8012950 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801265e:	697b      	ldr	r3, [r7, #20]
 8012660:	69db      	ldr	r3, [r3, #28]
 8012662:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012666:	f040 80c5 	bne.w	80127f4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801266a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801266e:	2b20      	cmp	r3, #32
 8012670:	dc48      	bgt.n	8012704 <UART_SetConfig+0x848>
 8012672:	2b00      	cmp	r3, #0
 8012674:	db7b      	blt.n	801276e <UART_SetConfig+0x8b2>
 8012676:	2b20      	cmp	r3, #32
 8012678:	d879      	bhi.n	801276e <UART_SetConfig+0x8b2>
 801267a:	a201      	add	r2, pc, #4	@ (adr r2, 8012680 <UART_SetConfig+0x7c4>)
 801267c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012680:	0801270b 	.word	0x0801270b
 8012684:	08012713 	.word	0x08012713
 8012688:	0801276f 	.word	0x0801276f
 801268c:	0801276f 	.word	0x0801276f
 8012690:	0801271b 	.word	0x0801271b
 8012694:	0801276f 	.word	0x0801276f
 8012698:	0801276f 	.word	0x0801276f
 801269c:	0801276f 	.word	0x0801276f
 80126a0:	0801272b 	.word	0x0801272b
 80126a4:	0801276f 	.word	0x0801276f
 80126a8:	0801276f 	.word	0x0801276f
 80126ac:	0801276f 	.word	0x0801276f
 80126b0:	0801276f 	.word	0x0801276f
 80126b4:	0801276f 	.word	0x0801276f
 80126b8:	0801276f 	.word	0x0801276f
 80126bc:	0801276f 	.word	0x0801276f
 80126c0:	0801273b 	.word	0x0801273b
 80126c4:	0801276f 	.word	0x0801276f
 80126c8:	0801276f 	.word	0x0801276f
 80126cc:	0801276f 	.word	0x0801276f
 80126d0:	0801276f 	.word	0x0801276f
 80126d4:	0801276f 	.word	0x0801276f
 80126d8:	0801276f 	.word	0x0801276f
 80126dc:	0801276f 	.word	0x0801276f
 80126e0:	0801276f 	.word	0x0801276f
 80126e4:	0801276f 	.word	0x0801276f
 80126e8:	0801276f 	.word	0x0801276f
 80126ec:	0801276f 	.word	0x0801276f
 80126f0:	0801276f 	.word	0x0801276f
 80126f4:	0801276f 	.word	0x0801276f
 80126f8:	0801276f 	.word	0x0801276f
 80126fc:	0801276f 	.word	0x0801276f
 8012700:	08012761 	.word	0x08012761
 8012704:	2b40      	cmp	r3, #64	@ 0x40
 8012706:	d02e      	beq.n	8012766 <UART_SetConfig+0x8aa>
 8012708:	e031      	b.n	801276e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801270a:	f7fb fb09 	bl	800dd20 <HAL_RCC_GetPCLK1Freq>
 801270e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012710:	e033      	b.n	801277a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012712:	f7fb fb1b 	bl	800dd4c <HAL_RCC_GetPCLK2Freq>
 8012716:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012718:	e02f      	b.n	801277a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801271a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801271e:	4618      	mov	r0, r3
 8012720:	f7fc fd4a 	bl	800f1b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012726:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012728:	e027      	b.n	801277a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801272a:	f107 0318 	add.w	r3, r7, #24
 801272e:	4618      	mov	r0, r3
 8012730:	f7fc fe96 	bl	800f460 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012734:	69fb      	ldr	r3, [r7, #28]
 8012736:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012738:	e01f      	b.n	801277a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801273a:	4b2d      	ldr	r3, [pc, #180]	@ (80127f0 <UART_SetConfig+0x934>)
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	f003 0320 	and.w	r3, r3, #32
 8012742:	2b00      	cmp	r3, #0
 8012744:	d009      	beq.n	801275a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012746:	4b2a      	ldr	r3, [pc, #168]	@ (80127f0 <UART_SetConfig+0x934>)
 8012748:	681b      	ldr	r3, [r3, #0]
 801274a:	08db      	lsrs	r3, r3, #3
 801274c:	f003 0303 	and.w	r3, r3, #3
 8012750:	4a24      	ldr	r2, [pc, #144]	@ (80127e4 <UART_SetConfig+0x928>)
 8012752:	fa22 f303 	lsr.w	r3, r2, r3
 8012756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012758:	e00f      	b.n	801277a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801275a:	4b22      	ldr	r3, [pc, #136]	@ (80127e4 <UART_SetConfig+0x928>)
 801275c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801275e:	e00c      	b.n	801277a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012760:	4b21      	ldr	r3, [pc, #132]	@ (80127e8 <UART_SetConfig+0x92c>)
 8012762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012764:	e009      	b.n	801277a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012766:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801276a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801276c:	e005      	b.n	801277a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801276e:	2300      	movs	r3, #0
 8012770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8012772:	2301      	movs	r3, #1
 8012774:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012778:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801277a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801277c:	2b00      	cmp	r3, #0
 801277e:	f000 80e7 	beq.w	8012950 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012782:	697b      	ldr	r3, [r7, #20]
 8012784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012786:	4a19      	ldr	r2, [pc, #100]	@ (80127ec <UART_SetConfig+0x930>)
 8012788:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801278c:	461a      	mov	r2, r3
 801278e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012790:	fbb3 f3f2 	udiv	r3, r3, r2
 8012794:	005a      	lsls	r2, r3, #1
 8012796:	697b      	ldr	r3, [r7, #20]
 8012798:	685b      	ldr	r3, [r3, #4]
 801279a:	085b      	lsrs	r3, r3, #1
 801279c:	441a      	add	r2, r3
 801279e:	697b      	ldr	r3, [r7, #20]
 80127a0:	685b      	ldr	r3, [r3, #4]
 80127a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80127a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80127a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80127aa:	2b0f      	cmp	r3, #15
 80127ac:	d916      	bls.n	80127dc <UART_SetConfig+0x920>
 80127ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80127b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80127b4:	d212      	bcs.n	80127dc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80127b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80127b8:	b29b      	uxth	r3, r3
 80127ba:	f023 030f 	bic.w	r3, r3, #15
 80127be:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80127c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80127c2:	085b      	lsrs	r3, r3, #1
 80127c4:	b29b      	uxth	r3, r3
 80127c6:	f003 0307 	and.w	r3, r3, #7
 80127ca:	b29a      	uxth	r2, r3
 80127cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80127ce:	4313      	orrs	r3, r2
 80127d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80127d2:	697b      	ldr	r3, [r7, #20]
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80127d8:	60da      	str	r2, [r3, #12]
 80127da:	e0b9      	b.n	8012950 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80127dc:	2301      	movs	r3, #1
 80127de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80127e2:	e0b5      	b.n	8012950 <UART_SetConfig+0xa94>
 80127e4:	03d09000 	.word	0x03d09000
 80127e8:	003d0900 	.word	0x003d0900
 80127ec:	08018f38 	.word	0x08018f38
 80127f0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80127f4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80127f8:	2b20      	cmp	r3, #32
 80127fa:	dc49      	bgt.n	8012890 <UART_SetConfig+0x9d4>
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	db7c      	blt.n	80128fa <UART_SetConfig+0xa3e>
 8012800:	2b20      	cmp	r3, #32
 8012802:	d87a      	bhi.n	80128fa <UART_SetConfig+0xa3e>
 8012804:	a201      	add	r2, pc, #4	@ (adr r2, 801280c <UART_SetConfig+0x950>)
 8012806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801280a:	bf00      	nop
 801280c:	08012897 	.word	0x08012897
 8012810:	0801289f 	.word	0x0801289f
 8012814:	080128fb 	.word	0x080128fb
 8012818:	080128fb 	.word	0x080128fb
 801281c:	080128a7 	.word	0x080128a7
 8012820:	080128fb 	.word	0x080128fb
 8012824:	080128fb 	.word	0x080128fb
 8012828:	080128fb 	.word	0x080128fb
 801282c:	080128b7 	.word	0x080128b7
 8012830:	080128fb 	.word	0x080128fb
 8012834:	080128fb 	.word	0x080128fb
 8012838:	080128fb 	.word	0x080128fb
 801283c:	080128fb 	.word	0x080128fb
 8012840:	080128fb 	.word	0x080128fb
 8012844:	080128fb 	.word	0x080128fb
 8012848:	080128fb 	.word	0x080128fb
 801284c:	080128c7 	.word	0x080128c7
 8012850:	080128fb 	.word	0x080128fb
 8012854:	080128fb 	.word	0x080128fb
 8012858:	080128fb 	.word	0x080128fb
 801285c:	080128fb 	.word	0x080128fb
 8012860:	080128fb 	.word	0x080128fb
 8012864:	080128fb 	.word	0x080128fb
 8012868:	080128fb 	.word	0x080128fb
 801286c:	080128fb 	.word	0x080128fb
 8012870:	080128fb 	.word	0x080128fb
 8012874:	080128fb 	.word	0x080128fb
 8012878:	080128fb 	.word	0x080128fb
 801287c:	080128fb 	.word	0x080128fb
 8012880:	080128fb 	.word	0x080128fb
 8012884:	080128fb 	.word	0x080128fb
 8012888:	080128fb 	.word	0x080128fb
 801288c:	080128ed 	.word	0x080128ed
 8012890:	2b40      	cmp	r3, #64	@ 0x40
 8012892:	d02e      	beq.n	80128f2 <UART_SetConfig+0xa36>
 8012894:	e031      	b.n	80128fa <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012896:	f7fb fa43 	bl	800dd20 <HAL_RCC_GetPCLK1Freq>
 801289a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801289c:	e033      	b.n	8012906 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801289e:	f7fb fa55 	bl	800dd4c <HAL_RCC_GetPCLK2Freq>
 80128a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80128a4:	e02f      	b.n	8012906 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80128a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80128aa:	4618      	mov	r0, r3
 80128ac:	f7fc fc84 	bl	800f1b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80128b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80128b4:	e027      	b.n	8012906 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80128b6:	f107 0318 	add.w	r3, r7, #24
 80128ba:	4618      	mov	r0, r3
 80128bc:	f7fc fdd0 	bl	800f460 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80128c0:	69fb      	ldr	r3, [r7, #28]
 80128c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80128c4:	e01f      	b.n	8012906 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80128c6:	4b2d      	ldr	r3, [pc, #180]	@ (801297c <UART_SetConfig+0xac0>)
 80128c8:	681b      	ldr	r3, [r3, #0]
 80128ca:	f003 0320 	and.w	r3, r3, #32
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	d009      	beq.n	80128e6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80128d2:	4b2a      	ldr	r3, [pc, #168]	@ (801297c <UART_SetConfig+0xac0>)
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	08db      	lsrs	r3, r3, #3
 80128d8:	f003 0303 	and.w	r3, r3, #3
 80128dc:	4a28      	ldr	r2, [pc, #160]	@ (8012980 <UART_SetConfig+0xac4>)
 80128de:	fa22 f303 	lsr.w	r3, r2, r3
 80128e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80128e4:	e00f      	b.n	8012906 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80128e6:	4b26      	ldr	r3, [pc, #152]	@ (8012980 <UART_SetConfig+0xac4>)
 80128e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80128ea:	e00c      	b.n	8012906 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80128ec:	4b25      	ldr	r3, [pc, #148]	@ (8012984 <UART_SetConfig+0xac8>)
 80128ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80128f0:	e009      	b.n	8012906 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80128f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80128f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80128f8:	e005      	b.n	8012906 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80128fa:	2300      	movs	r3, #0
 80128fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80128fe:	2301      	movs	r3, #1
 8012900:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012904:	bf00      	nop
    }

    if (pclk != 0U)
 8012906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012908:	2b00      	cmp	r3, #0
 801290a:	d021      	beq.n	8012950 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801290c:	697b      	ldr	r3, [r7, #20]
 801290e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012910:	4a1d      	ldr	r2, [pc, #116]	@ (8012988 <UART_SetConfig+0xacc>)
 8012912:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012916:	461a      	mov	r2, r3
 8012918:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801291a:	fbb3 f2f2 	udiv	r2, r3, r2
 801291e:	697b      	ldr	r3, [r7, #20]
 8012920:	685b      	ldr	r3, [r3, #4]
 8012922:	085b      	lsrs	r3, r3, #1
 8012924:	441a      	add	r2, r3
 8012926:	697b      	ldr	r3, [r7, #20]
 8012928:	685b      	ldr	r3, [r3, #4]
 801292a:	fbb2 f3f3 	udiv	r3, r2, r3
 801292e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012932:	2b0f      	cmp	r3, #15
 8012934:	d909      	bls.n	801294a <UART_SetConfig+0xa8e>
 8012936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012938:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801293c:	d205      	bcs.n	801294a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801293e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012940:	b29a      	uxth	r2, r3
 8012942:	697b      	ldr	r3, [r7, #20]
 8012944:	681b      	ldr	r3, [r3, #0]
 8012946:	60da      	str	r2, [r3, #12]
 8012948:	e002      	b.n	8012950 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801294a:	2301      	movs	r3, #1
 801294c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8012950:	697b      	ldr	r3, [r7, #20]
 8012952:	2201      	movs	r2, #1
 8012954:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8012958:	697b      	ldr	r3, [r7, #20]
 801295a:	2201      	movs	r2, #1
 801295c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8012960:	697b      	ldr	r3, [r7, #20]
 8012962:	2200      	movs	r2, #0
 8012964:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8012966:	697b      	ldr	r3, [r7, #20]
 8012968:	2200      	movs	r2, #0
 801296a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801296c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8012970:	4618      	mov	r0, r3
 8012972:	3748      	adds	r7, #72	@ 0x48
 8012974:	46bd      	mov	sp, r7
 8012976:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801297a:	bf00      	nop
 801297c:	58024400 	.word	0x58024400
 8012980:	03d09000 	.word	0x03d09000
 8012984:	003d0900 	.word	0x003d0900
 8012988:	08018f38 	.word	0x08018f38

0801298c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801298c:	b480      	push	{r7}
 801298e:	b083      	sub	sp, #12
 8012990:	af00      	add	r7, sp, #0
 8012992:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012998:	f003 0308 	and.w	r3, r3, #8
 801299c:	2b00      	cmp	r3, #0
 801299e:	d00a      	beq.n	80129b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	681b      	ldr	r3, [r3, #0]
 80129a4:	685b      	ldr	r3, [r3, #4]
 80129a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	681b      	ldr	r3, [r3, #0]
 80129b2:	430a      	orrs	r2, r1
 80129b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80129ba:	f003 0301 	and.w	r3, r3, #1
 80129be:	2b00      	cmp	r3, #0
 80129c0:	d00a      	beq.n	80129d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	681b      	ldr	r3, [r3, #0]
 80129c6:	685b      	ldr	r3, [r3, #4]
 80129c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	430a      	orrs	r2, r1
 80129d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80129dc:	f003 0302 	and.w	r3, r3, #2
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	d00a      	beq.n	80129fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	681b      	ldr	r3, [r3, #0]
 80129e8:	685b      	ldr	r3, [r3, #4]
 80129ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	681b      	ldr	r3, [r3, #0]
 80129f6:	430a      	orrs	r2, r1
 80129f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80129fe:	f003 0304 	and.w	r3, r3, #4
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d00a      	beq.n	8012a1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	681b      	ldr	r3, [r3, #0]
 8012a0a:	685b      	ldr	r3, [r3, #4]
 8012a0c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	681b      	ldr	r3, [r3, #0]
 8012a18:	430a      	orrs	r2, r1
 8012a1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012a20:	f003 0310 	and.w	r3, r3, #16
 8012a24:	2b00      	cmp	r3, #0
 8012a26:	d00a      	beq.n	8012a3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	689b      	ldr	r3, [r3, #8]
 8012a2e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	430a      	orrs	r2, r1
 8012a3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012a42:	f003 0320 	and.w	r3, r3, #32
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d00a      	beq.n	8012a60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	681b      	ldr	r3, [r3, #0]
 8012a4e:	689b      	ldr	r3, [r3, #8]
 8012a50:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	681b      	ldr	r3, [r3, #0]
 8012a5c:	430a      	orrs	r2, r1
 8012a5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	d01a      	beq.n	8012aa2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	681b      	ldr	r3, [r3, #0]
 8012a70:	685b      	ldr	r3, [r3, #4]
 8012a72:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	681b      	ldr	r3, [r3, #0]
 8012a7e:	430a      	orrs	r2, r1
 8012a80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012a86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012a8a:	d10a      	bne.n	8012aa2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	681b      	ldr	r3, [r3, #0]
 8012a90:	685b      	ldr	r3, [r3, #4]
 8012a92:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	430a      	orrs	r2, r1
 8012aa0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d00a      	beq.n	8012ac4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	685b      	ldr	r3, [r3, #4]
 8012ab4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	681b      	ldr	r3, [r3, #0]
 8012ac0:	430a      	orrs	r2, r1
 8012ac2:	605a      	str	r2, [r3, #4]
  }
}
 8012ac4:	bf00      	nop
 8012ac6:	370c      	adds	r7, #12
 8012ac8:	46bd      	mov	sp, r7
 8012aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ace:	4770      	bx	lr

08012ad0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8012ad0:	b580      	push	{r7, lr}
 8012ad2:	b098      	sub	sp, #96	@ 0x60
 8012ad4:	af02      	add	r7, sp, #8
 8012ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	2200      	movs	r2, #0
 8012adc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012ae0:	f7f3 f90c 	bl	8005cfc <HAL_GetTick>
 8012ae4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	681b      	ldr	r3, [r3, #0]
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	f003 0308 	and.w	r3, r3, #8
 8012af0:	2b08      	cmp	r3, #8
 8012af2:	d12f      	bne.n	8012b54 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012af4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012af8:	9300      	str	r3, [sp, #0]
 8012afa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012afc:	2200      	movs	r2, #0
 8012afe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8012b02:	6878      	ldr	r0, [r7, #4]
 8012b04:	f000 f88e 	bl	8012c24 <UART_WaitOnFlagUntilTimeout>
 8012b08:	4603      	mov	r3, r0
 8012b0a:	2b00      	cmp	r3, #0
 8012b0c:	d022      	beq.n	8012b54 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	681b      	ldr	r3, [r3, #0]
 8012b12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012b16:	e853 3f00 	ldrex	r3, [r3]
 8012b1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8012b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012b1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012b22:	653b      	str	r3, [r7, #80]	@ 0x50
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	461a      	mov	r2, r3
 8012b2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012b2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8012b2e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012b32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012b34:	e841 2300 	strex	r3, r2, [r1]
 8012b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8012b3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d1e6      	bne.n	8012b0e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	2220      	movs	r2, #32
 8012b44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	2200      	movs	r2, #0
 8012b4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012b50:	2303      	movs	r3, #3
 8012b52:	e063      	b.n	8012c1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	681b      	ldr	r3, [r3, #0]
 8012b58:	681b      	ldr	r3, [r3, #0]
 8012b5a:	f003 0304 	and.w	r3, r3, #4
 8012b5e:	2b04      	cmp	r3, #4
 8012b60:	d149      	bne.n	8012bf6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012b62:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012b66:	9300      	str	r3, [sp, #0]
 8012b68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012b6a:	2200      	movs	r2, #0
 8012b6c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8012b70:	6878      	ldr	r0, [r7, #4]
 8012b72:	f000 f857 	bl	8012c24 <UART_WaitOnFlagUntilTimeout>
 8012b76:	4603      	mov	r3, r0
 8012b78:	2b00      	cmp	r3, #0
 8012b7a:	d03c      	beq.n	8012bf6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	681b      	ldr	r3, [r3, #0]
 8012b80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b84:	e853 3f00 	ldrex	r3, [r3]
 8012b88:	623b      	str	r3, [r7, #32]
   return(result);
 8012b8a:	6a3b      	ldr	r3, [r7, #32]
 8012b8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012b90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	681b      	ldr	r3, [r3, #0]
 8012b96:	461a      	mov	r2, r3
 8012b98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012b9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8012b9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012ba0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012ba2:	e841 2300 	strex	r3, r2, [r1]
 8012ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d1e6      	bne.n	8012b7c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	681b      	ldr	r3, [r3, #0]
 8012bb2:	3308      	adds	r3, #8
 8012bb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012bb6:	693b      	ldr	r3, [r7, #16]
 8012bb8:	e853 3f00 	ldrex	r3, [r3]
 8012bbc:	60fb      	str	r3, [r7, #12]
   return(result);
 8012bbe:	68fb      	ldr	r3, [r7, #12]
 8012bc0:	f023 0301 	bic.w	r3, r3, #1
 8012bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	3308      	adds	r3, #8
 8012bcc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012bce:	61fa      	str	r2, [r7, #28]
 8012bd0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012bd2:	69b9      	ldr	r1, [r7, #24]
 8012bd4:	69fa      	ldr	r2, [r7, #28]
 8012bd6:	e841 2300 	strex	r3, r2, [r1]
 8012bda:	617b      	str	r3, [r7, #20]
   return(result);
 8012bdc:	697b      	ldr	r3, [r7, #20]
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	d1e5      	bne.n	8012bae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	2220      	movs	r2, #32
 8012be6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	2200      	movs	r2, #0
 8012bee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012bf2:	2303      	movs	r3, #3
 8012bf4:	e012      	b.n	8012c1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	2220      	movs	r2, #32
 8012bfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	2220      	movs	r2, #32
 8012c02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	2200      	movs	r2, #0
 8012c0a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	2200      	movs	r2, #0
 8012c10:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8012c12:	687b      	ldr	r3, [r7, #4]
 8012c14:	2200      	movs	r2, #0
 8012c16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012c1a:	2300      	movs	r3, #0
}
 8012c1c:	4618      	mov	r0, r3
 8012c1e:	3758      	adds	r7, #88	@ 0x58
 8012c20:	46bd      	mov	sp, r7
 8012c22:	bd80      	pop	{r7, pc}

08012c24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012c24:	b580      	push	{r7, lr}
 8012c26:	b084      	sub	sp, #16
 8012c28:	af00      	add	r7, sp, #0
 8012c2a:	60f8      	str	r0, [r7, #12]
 8012c2c:	60b9      	str	r1, [r7, #8]
 8012c2e:	603b      	str	r3, [r7, #0]
 8012c30:	4613      	mov	r3, r2
 8012c32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012c34:	e04f      	b.n	8012cd6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012c36:	69bb      	ldr	r3, [r7, #24]
 8012c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c3c:	d04b      	beq.n	8012cd6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012c3e:	f7f3 f85d 	bl	8005cfc <HAL_GetTick>
 8012c42:	4602      	mov	r2, r0
 8012c44:	683b      	ldr	r3, [r7, #0]
 8012c46:	1ad3      	subs	r3, r2, r3
 8012c48:	69ba      	ldr	r2, [r7, #24]
 8012c4a:	429a      	cmp	r2, r3
 8012c4c:	d302      	bcc.n	8012c54 <UART_WaitOnFlagUntilTimeout+0x30>
 8012c4e:	69bb      	ldr	r3, [r7, #24]
 8012c50:	2b00      	cmp	r3, #0
 8012c52:	d101      	bne.n	8012c58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012c54:	2303      	movs	r3, #3
 8012c56:	e04e      	b.n	8012cf6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	681b      	ldr	r3, [r3, #0]
 8012c5c:	681b      	ldr	r3, [r3, #0]
 8012c5e:	f003 0304 	and.w	r3, r3, #4
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	d037      	beq.n	8012cd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012c66:	68bb      	ldr	r3, [r7, #8]
 8012c68:	2b80      	cmp	r3, #128	@ 0x80
 8012c6a:	d034      	beq.n	8012cd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012c6c:	68bb      	ldr	r3, [r7, #8]
 8012c6e:	2b40      	cmp	r3, #64	@ 0x40
 8012c70:	d031      	beq.n	8012cd6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	69db      	ldr	r3, [r3, #28]
 8012c78:	f003 0308 	and.w	r3, r3, #8
 8012c7c:	2b08      	cmp	r3, #8
 8012c7e:	d110      	bne.n	8012ca2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012c80:	68fb      	ldr	r3, [r7, #12]
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	2208      	movs	r2, #8
 8012c86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012c88:	68f8      	ldr	r0, [r7, #12]
 8012c8a:	f000 f99d 	bl	8012fc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8012c8e:	68fb      	ldr	r3, [r7, #12]
 8012c90:	2208      	movs	r2, #8
 8012c92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012c96:	68fb      	ldr	r3, [r7, #12]
 8012c98:	2200      	movs	r2, #0
 8012c9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8012c9e:	2301      	movs	r3, #1
 8012ca0:	e029      	b.n	8012cf6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012ca2:	68fb      	ldr	r3, [r7, #12]
 8012ca4:	681b      	ldr	r3, [r3, #0]
 8012ca6:	69db      	ldr	r3, [r3, #28]
 8012ca8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012cac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8012cb0:	d111      	bne.n	8012cd6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	681b      	ldr	r3, [r3, #0]
 8012cb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012cba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012cbc:	68f8      	ldr	r0, [r7, #12]
 8012cbe:	f000 f983 	bl	8012fc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8012cc2:	68fb      	ldr	r3, [r7, #12]
 8012cc4:	2220      	movs	r2, #32
 8012cc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012cca:	68fb      	ldr	r3, [r7, #12]
 8012ccc:	2200      	movs	r2, #0
 8012cce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8012cd2:	2303      	movs	r3, #3
 8012cd4:	e00f      	b.n	8012cf6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012cd6:	68fb      	ldr	r3, [r7, #12]
 8012cd8:	681b      	ldr	r3, [r3, #0]
 8012cda:	69da      	ldr	r2, [r3, #28]
 8012cdc:	68bb      	ldr	r3, [r7, #8]
 8012cde:	4013      	ands	r3, r2
 8012ce0:	68ba      	ldr	r2, [r7, #8]
 8012ce2:	429a      	cmp	r2, r3
 8012ce4:	bf0c      	ite	eq
 8012ce6:	2301      	moveq	r3, #1
 8012ce8:	2300      	movne	r3, #0
 8012cea:	b2db      	uxtb	r3, r3
 8012cec:	461a      	mov	r2, r3
 8012cee:	79fb      	ldrb	r3, [r7, #7]
 8012cf0:	429a      	cmp	r2, r3
 8012cf2:	d0a0      	beq.n	8012c36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012cf4:	2300      	movs	r3, #0
}
 8012cf6:	4618      	mov	r0, r3
 8012cf8:	3710      	adds	r7, #16
 8012cfa:	46bd      	mov	sp, r7
 8012cfc:	bd80      	pop	{r7, pc}
	...

08012d00 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8012d00:	b480      	push	{r7}
 8012d02:	b0a3      	sub	sp, #140	@ 0x8c
 8012d04:	af00      	add	r7, sp, #0
 8012d06:	60f8      	str	r0, [r7, #12]
 8012d08:	60b9      	str	r1, [r7, #8]
 8012d0a:	4613      	mov	r3, r2
 8012d0c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	68ba      	ldr	r2, [r7, #8]
 8012d12:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	88fa      	ldrh	r2, [r7, #6]
 8012d18:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8012d1c:	68fb      	ldr	r3, [r7, #12]
 8012d1e:	88fa      	ldrh	r2, [r7, #6]
 8012d20:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	2200      	movs	r2, #0
 8012d28:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8012d2a:	68fb      	ldr	r3, [r7, #12]
 8012d2c:	689b      	ldr	r3, [r3, #8]
 8012d2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012d32:	d10e      	bne.n	8012d52 <UART_Start_Receive_IT+0x52>
 8012d34:	68fb      	ldr	r3, [r7, #12]
 8012d36:	691b      	ldr	r3, [r3, #16]
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d105      	bne.n	8012d48 <UART_Start_Receive_IT+0x48>
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8012d42:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012d46:	e02d      	b.n	8012da4 <UART_Start_Receive_IT+0xa4>
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	22ff      	movs	r2, #255	@ 0xff
 8012d4c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012d50:	e028      	b.n	8012da4 <UART_Start_Receive_IT+0xa4>
 8012d52:	68fb      	ldr	r3, [r7, #12]
 8012d54:	689b      	ldr	r3, [r3, #8]
 8012d56:	2b00      	cmp	r3, #0
 8012d58:	d10d      	bne.n	8012d76 <UART_Start_Receive_IT+0x76>
 8012d5a:	68fb      	ldr	r3, [r7, #12]
 8012d5c:	691b      	ldr	r3, [r3, #16]
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	d104      	bne.n	8012d6c <UART_Start_Receive_IT+0x6c>
 8012d62:	68fb      	ldr	r3, [r7, #12]
 8012d64:	22ff      	movs	r2, #255	@ 0xff
 8012d66:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012d6a:	e01b      	b.n	8012da4 <UART_Start_Receive_IT+0xa4>
 8012d6c:	68fb      	ldr	r3, [r7, #12]
 8012d6e:	227f      	movs	r2, #127	@ 0x7f
 8012d70:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012d74:	e016      	b.n	8012da4 <UART_Start_Receive_IT+0xa4>
 8012d76:	68fb      	ldr	r3, [r7, #12]
 8012d78:	689b      	ldr	r3, [r3, #8]
 8012d7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012d7e:	d10d      	bne.n	8012d9c <UART_Start_Receive_IT+0x9c>
 8012d80:	68fb      	ldr	r3, [r7, #12]
 8012d82:	691b      	ldr	r3, [r3, #16]
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d104      	bne.n	8012d92 <UART_Start_Receive_IT+0x92>
 8012d88:	68fb      	ldr	r3, [r7, #12]
 8012d8a:	227f      	movs	r2, #127	@ 0x7f
 8012d8c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012d90:	e008      	b.n	8012da4 <UART_Start_Receive_IT+0xa4>
 8012d92:	68fb      	ldr	r3, [r7, #12]
 8012d94:	223f      	movs	r2, #63	@ 0x3f
 8012d96:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8012d9a:	e003      	b.n	8012da4 <UART_Start_Receive_IT+0xa4>
 8012d9c:	68fb      	ldr	r3, [r7, #12]
 8012d9e:	2200      	movs	r2, #0
 8012da0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	2200      	movs	r2, #0
 8012da8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	2222      	movs	r2, #34	@ 0x22
 8012db0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012db4:	68fb      	ldr	r3, [r7, #12]
 8012db6:	681b      	ldr	r3, [r3, #0]
 8012db8:	3308      	adds	r3, #8
 8012dba:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012dbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012dbe:	e853 3f00 	ldrex	r3, [r3]
 8012dc2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8012dc4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012dc6:	f043 0301 	orr.w	r3, r3, #1
 8012dca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012dce:	68fb      	ldr	r3, [r7, #12]
 8012dd0:	681b      	ldr	r3, [r3, #0]
 8012dd2:	3308      	adds	r3, #8
 8012dd4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8012dd8:	673a      	str	r2, [r7, #112]	@ 0x70
 8012dda:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ddc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8012dde:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012de0:	e841 2300 	strex	r3, r2, [r1]
 8012de4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8012de6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	d1e3      	bne.n	8012db4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8012dec:	68fb      	ldr	r3, [r7, #12]
 8012dee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012df0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012df4:	d14f      	bne.n	8012e96 <UART_Start_Receive_IT+0x196>
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8012dfc:	88fa      	ldrh	r2, [r7, #6]
 8012dfe:	429a      	cmp	r2, r3
 8012e00:	d349      	bcc.n	8012e96 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012e02:	68fb      	ldr	r3, [r7, #12]
 8012e04:	689b      	ldr	r3, [r3, #8]
 8012e06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012e0a:	d107      	bne.n	8012e1c <UART_Start_Receive_IT+0x11c>
 8012e0c:	68fb      	ldr	r3, [r7, #12]
 8012e0e:	691b      	ldr	r3, [r3, #16]
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d103      	bne.n	8012e1c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8012e14:	68fb      	ldr	r3, [r7, #12]
 8012e16:	4a47      	ldr	r2, [pc, #284]	@ (8012f34 <UART_Start_Receive_IT+0x234>)
 8012e18:	675a      	str	r2, [r3, #116]	@ 0x74
 8012e1a:	e002      	b.n	8012e22 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8012e1c:	68fb      	ldr	r3, [r7, #12]
 8012e1e:	4a46      	ldr	r2, [pc, #280]	@ (8012f38 <UART_Start_Receive_IT+0x238>)
 8012e20:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	691b      	ldr	r3, [r3, #16]
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	d01a      	beq.n	8012e60 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012e2a:	68fb      	ldr	r3, [r7, #12]
 8012e2c:	681b      	ldr	r3, [r3, #0]
 8012e2e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012e32:	e853 3f00 	ldrex	r3, [r3]
 8012e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8012e38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012e3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012e3e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	681b      	ldr	r3, [r3, #0]
 8012e46:	461a      	mov	r2, r3
 8012e48:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012e4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012e4e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e50:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8012e52:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8012e54:	e841 2300 	strex	r3, r2, [r1]
 8012e58:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8012e5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	d1e4      	bne.n	8012e2a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8012e60:	68fb      	ldr	r3, [r7, #12]
 8012e62:	681b      	ldr	r3, [r3, #0]
 8012e64:	3308      	adds	r3, #8
 8012e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e6a:	e853 3f00 	ldrex	r3, [r3]
 8012e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8012e76:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012e78:	68fb      	ldr	r3, [r7, #12]
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	3308      	adds	r3, #8
 8012e7e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8012e80:	64ba      	str	r2, [r7, #72]	@ 0x48
 8012e82:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e84:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012e86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012e88:	e841 2300 	strex	r3, r2, [r1]
 8012e8c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8012e8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d1e5      	bne.n	8012e60 <UART_Start_Receive_IT+0x160>
 8012e94:	e046      	b.n	8012f24 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	689b      	ldr	r3, [r3, #8]
 8012e9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012e9e:	d107      	bne.n	8012eb0 <UART_Start_Receive_IT+0x1b0>
 8012ea0:	68fb      	ldr	r3, [r7, #12]
 8012ea2:	691b      	ldr	r3, [r3, #16]
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d103      	bne.n	8012eb0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8012ea8:	68fb      	ldr	r3, [r7, #12]
 8012eaa:	4a24      	ldr	r2, [pc, #144]	@ (8012f3c <UART_Start_Receive_IT+0x23c>)
 8012eac:	675a      	str	r2, [r3, #116]	@ 0x74
 8012eae:	e002      	b.n	8012eb6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8012eb0:	68fb      	ldr	r3, [r7, #12]
 8012eb2:	4a23      	ldr	r2, [pc, #140]	@ (8012f40 <UART_Start_Receive_IT+0x240>)
 8012eb4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8012eb6:	68fb      	ldr	r3, [r7, #12]
 8012eb8:	691b      	ldr	r3, [r3, #16]
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d019      	beq.n	8012ef2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8012ebe:	68fb      	ldr	r3, [r7, #12]
 8012ec0:	681b      	ldr	r3, [r3, #0]
 8012ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ec6:	e853 3f00 	ldrex	r3, [r3]
 8012eca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ece:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8012ed2:	677b      	str	r3, [r7, #116]	@ 0x74
 8012ed4:	68fb      	ldr	r3, [r7, #12]
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	461a      	mov	r2, r3
 8012eda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012edc:	637b      	str	r3, [r7, #52]	@ 0x34
 8012ede:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ee0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8012ee2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012ee4:	e841 2300 	strex	r3, r2, [r1]
 8012ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8012eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d1e6      	bne.n	8012ebe <UART_Start_Receive_IT+0x1be>
 8012ef0:	e018      	b.n	8012f24 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8012ef2:	68fb      	ldr	r3, [r7, #12]
 8012ef4:	681b      	ldr	r3, [r3, #0]
 8012ef6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ef8:	697b      	ldr	r3, [r7, #20]
 8012efa:	e853 3f00 	ldrex	r3, [r3]
 8012efe:	613b      	str	r3, [r7, #16]
   return(result);
 8012f00:	693b      	ldr	r3, [r7, #16]
 8012f02:	f043 0320 	orr.w	r3, r3, #32
 8012f06:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012f08:	68fb      	ldr	r3, [r7, #12]
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	461a      	mov	r2, r3
 8012f0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012f10:	623b      	str	r3, [r7, #32]
 8012f12:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f14:	69f9      	ldr	r1, [r7, #28]
 8012f16:	6a3a      	ldr	r2, [r7, #32]
 8012f18:	e841 2300 	strex	r3, r2, [r1]
 8012f1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8012f1e:	69bb      	ldr	r3, [r7, #24]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d1e6      	bne.n	8012ef2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8012f24:	2300      	movs	r3, #0
}
 8012f26:	4618      	mov	r0, r3
 8012f28:	378c      	adds	r7, #140	@ 0x8c
 8012f2a:	46bd      	mov	sp, r7
 8012f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f30:	4770      	bx	lr
 8012f32:	bf00      	nop
 8012f34:	08013961 	.word	0x08013961
 8012f38:	080135fd 	.word	0x080135fd
 8012f3c:	08013445 	.word	0x08013445
 8012f40:	0801328d 	.word	0x0801328d

08012f44 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8012f44:	b480      	push	{r7}
 8012f46:	b08f      	sub	sp, #60	@ 0x3c
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	681b      	ldr	r3, [r3, #0]
 8012f50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f52:	6a3b      	ldr	r3, [r7, #32]
 8012f54:	e853 3f00 	ldrex	r3, [r3]
 8012f58:	61fb      	str	r3, [r7, #28]
   return(result);
 8012f5a:	69fb      	ldr	r3, [r7, #28]
 8012f5c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8012f60:	637b      	str	r3, [r7, #52]	@ 0x34
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	681b      	ldr	r3, [r3, #0]
 8012f66:	461a      	mov	r2, r3
 8012f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012f6c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012f70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012f72:	e841 2300 	strex	r3, r2, [r1]
 8012f76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d1e6      	bne.n	8012f4c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	3308      	adds	r3, #8
 8012f84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f86:	68fb      	ldr	r3, [r7, #12]
 8012f88:	e853 3f00 	ldrex	r3, [r3]
 8012f8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8012f8e:	68bb      	ldr	r3, [r7, #8]
 8012f90:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8012f94:	633b      	str	r3, [r7, #48]	@ 0x30
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	681b      	ldr	r3, [r3, #0]
 8012f9a:	3308      	adds	r3, #8
 8012f9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012f9e:	61ba      	str	r2, [r7, #24]
 8012fa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012fa2:	6979      	ldr	r1, [r7, #20]
 8012fa4:	69ba      	ldr	r2, [r7, #24]
 8012fa6:	e841 2300 	strex	r3, r2, [r1]
 8012faa:	613b      	str	r3, [r7, #16]
   return(result);
 8012fac:	693b      	ldr	r3, [r7, #16]
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d1e5      	bne.n	8012f7e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8012fb2:	687b      	ldr	r3, [r7, #4]
 8012fb4:	2220      	movs	r2, #32
 8012fb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8012fba:	bf00      	nop
 8012fbc:	373c      	adds	r7, #60	@ 0x3c
 8012fbe:	46bd      	mov	sp, r7
 8012fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fc4:	4770      	bx	lr
	...

08012fc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012fc8:	b480      	push	{r7}
 8012fca:	b095      	sub	sp, #84	@ 0x54
 8012fcc:	af00      	add	r7, sp, #0
 8012fce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012fd8:	e853 3f00 	ldrex	r3, [r3]
 8012fdc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fe0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012fe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	681b      	ldr	r3, [r3, #0]
 8012fea:	461a      	mov	r2, r3
 8012fec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012fee:	643b      	str	r3, [r7, #64]	@ 0x40
 8012ff0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ff2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012ff4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012ff6:	e841 2300 	strex	r3, r2, [r1]
 8012ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	d1e6      	bne.n	8012fd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	3308      	adds	r3, #8
 8013008:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801300a:	6a3b      	ldr	r3, [r7, #32]
 801300c:	e853 3f00 	ldrex	r3, [r3]
 8013010:	61fb      	str	r3, [r7, #28]
   return(result);
 8013012:	69fa      	ldr	r2, [r7, #28]
 8013014:	4b1e      	ldr	r3, [pc, #120]	@ (8013090 <UART_EndRxTransfer+0xc8>)
 8013016:	4013      	ands	r3, r2
 8013018:	64bb      	str	r3, [r7, #72]	@ 0x48
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	681b      	ldr	r3, [r3, #0]
 801301e:	3308      	adds	r3, #8
 8013020:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013022:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013024:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013026:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013028:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801302a:	e841 2300 	strex	r3, r2, [r1]
 801302e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013032:	2b00      	cmp	r3, #0
 8013034:	d1e5      	bne.n	8013002 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801303a:	2b01      	cmp	r3, #1
 801303c:	d118      	bne.n	8013070 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	681b      	ldr	r3, [r3, #0]
 8013042:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	e853 3f00 	ldrex	r3, [r3]
 801304a:	60bb      	str	r3, [r7, #8]
   return(result);
 801304c:	68bb      	ldr	r3, [r7, #8]
 801304e:	f023 0310 	bic.w	r3, r3, #16
 8013052:	647b      	str	r3, [r7, #68]	@ 0x44
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	461a      	mov	r2, r3
 801305a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801305c:	61bb      	str	r3, [r7, #24]
 801305e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013060:	6979      	ldr	r1, [r7, #20]
 8013062:	69ba      	ldr	r2, [r7, #24]
 8013064:	e841 2300 	strex	r3, r2, [r1]
 8013068:	613b      	str	r3, [r7, #16]
   return(result);
 801306a:	693b      	ldr	r3, [r7, #16]
 801306c:	2b00      	cmp	r3, #0
 801306e:	d1e6      	bne.n	801303e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	2220      	movs	r2, #32
 8013074:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	2200      	movs	r2, #0
 801307c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	2200      	movs	r2, #0
 8013082:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8013084:	bf00      	nop
 8013086:	3754      	adds	r7, #84	@ 0x54
 8013088:	46bd      	mov	sp, r7
 801308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801308e:	4770      	bx	lr
 8013090:	effffffe 	.word	0xeffffffe

08013094 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8013094:	b580      	push	{r7, lr}
 8013096:	b090      	sub	sp, #64	@ 0x40
 8013098:	af00      	add	r7, sp, #0
 801309a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80130a0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	69db      	ldr	r3, [r3, #28]
 80130a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80130aa:	d037      	beq.n	801311c <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 80130ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130ae:	2200      	movs	r2, #0
 80130b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80130b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	3308      	adds	r3, #8
 80130ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80130bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130be:	e853 3f00 	ldrex	r3, [r3]
 80130c2:	623b      	str	r3, [r7, #32]
   return(result);
 80130c4:	6a3b      	ldr	r3, [r7, #32]
 80130c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80130ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80130cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130ce:	681b      	ldr	r3, [r3, #0]
 80130d0:	3308      	adds	r3, #8
 80130d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80130d4:	633a      	str	r2, [r7, #48]	@ 0x30
 80130d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80130d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80130da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80130dc:	e841 2300 	strex	r3, r2, [r1]
 80130e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80130e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d1e5      	bne.n	80130b4 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80130e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130ea:	681b      	ldr	r3, [r3, #0]
 80130ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80130ee:	693b      	ldr	r3, [r7, #16]
 80130f0:	e853 3f00 	ldrex	r3, [r3]
 80130f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80130fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80130fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013100:	681b      	ldr	r3, [r3, #0]
 8013102:	461a      	mov	r2, r3
 8013104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013106:	61fb      	str	r3, [r7, #28]
 8013108:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801310a:	69b9      	ldr	r1, [r7, #24]
 801310c:	69fa      	ldr	r2, [r7, #28]
 801310e:	e841 2300 	strex	r3, r2, [r1]
 8013112:	617b      	str	r3, [r7, #20]
   return(result);
 8013114:	697b      	ldr	r3, [r7, #20]
 8013116:	2b00      	cmp	r3, #0
 8013118:	d1e6      	bne.n	80130e8 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801311a:	e002      	b.n	8013122 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 801311c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801311e:	f7ee fc58 	bl	80019d2 <HAL_UART_TxCpltCallback>
}
 8013122:	bf00      	nop
 8013124:	3740      	adds	r7, #64	@ 0x40
 8013126:	46bd      	mov	sp, r7
 8013128:	bd80      	pop	{r7, pc}

0801312a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801312a:	b580      	push	{r7, lr}
 801312c:	b084      	sub	sp, #16
 801312e:	af00      	add	r7, sp, #0
 8013130:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013136:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8013138:	68f8      	ldr	r0, [r7, #12]
 801313a:	f7fe fe9f 	bl	8011e7c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801313e:	bf00      	nop
 8013140:	3710      	adds	r7, #16
 8013142:	46bd      	mov	sp, r7
 8013144:	bd80      	pop	{r7, pc}

08013146 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8013146:	b580      	push	{r7, lr}
 8013148:	b086      	sub	sp, #24
 801314a:	af00      	add	r7, sp, #0
 801314c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013152:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8013154:	697b      	ldr	r3, [r7, #20]
 8013156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801315a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801315c:	697b      	ldr	r3, [r7, #20]
 801315e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013162:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8013164:	697b      	ldr	r3, [r7, #20]
 8013166:	681b      	ldr	r3, [r3, #0]
 8013168:	689b      	ldr	r3, [r3, #8]
 801316a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801316e:	2b80      	cmp	r3, #128	@ 0x80
 8013170:	d109      	bne.n	8013186 <UART_DMAError+0x40>
 8013172:	693b      	ldr	r3, [r7, #16]
 8013174:	2b21      	cmp	r3, #33	@ 0x21
 8013176:	d106      	bne.n	8013186 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8013178:	697b      	ldr	r3, [r7, #20]
 801317a:	2200      	movs	r2, #0
 801317c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8013180:	6978      	ldr	r0, [r7, #20]
 8013182:	f7ff fedf 	bl	8012f44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8013186:	697b      	ldr	r3, [r7, #20]
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	689b      	ldr	r3, [r3, #8]
 801318c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013190:	2b40      	cmp	r3, #64	@ 0x40
 8013192:	d109      	bne.n	80131a8 <UART_DMAError+0x62>
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	2b22      	cmp	r3, #34	@ 0x22
 8013198:	d106      	bne.n	80131a8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801319a:	697b      	ldr	r3, [r7, #20]
 801319c:	2200      	movs	r2, #0
 801319e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80131a2:	6978      	ldr	r0, [r7, #20]
 80131a4:	f7ff ff10 	bl	8012fc8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80131a8:	697b      	ldr	r3, [r7, #20]
 80131aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80131ae:	f043 0210 	orr.w	r2, r3, #16
 80131b2:	697b      	ldr	r3, [r7, #20]
 80131b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80131b8:	6978      	ldr	r0, [r7, #20]
 80131ba:	f7ee fc20 	bl	80019fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80131be:	bf00      	nop
 80131c0:	3718      	adds	r7, #24
 80131c2:	46bd      	mov	sp, r7
 80131c4:	bd80      	pop	{r7, pc}

080131c6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80131c6:	b580      	push	{r7, lr}
 80131c8:	b084      	sub	sp, #16
 80131ca:	af00      	add	r7, sp, #0
 80131cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80131d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80131d4:	68fb      	ldr	r3, [r7, #12]
 80131d6:	2200      	movs	r2, #0
 80131d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80131dc:	68f8      	ldr	r0, [r7, #12]
 80131de:	f7ee fc0e 	bl	80019fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80131e2:	bf00      	nop
 80131e4:	3710      	adds	r7, #16
 80131e6:	46bd      	mov	sp, r7
 80131e8:	bd80      	pop	{r7, pc}

080131ea <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80131ea:	b580      	push	{r7, lr}
 80131ec:	b084      	sub	sp, #16
 80131ee:	af00      	add	r7, sp, #0
 80131f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80131f6:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 80131f8:	68fb      	ldr	r3, [r7, #12]
 80131fa:	2200      	movs	r2, #0
 80131fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013200:	68fb      	ldr	r3, [r7, #12]
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	220f      	movs	r2, #15
 8013206:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013208:	68fb      	ldr	r3, [r7, #12]
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	699a      	ldr	r2, [r3, #24]
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	681b      	ldr	r3, [r3, #0]
 8013212:	f042 0208 	orr.w	r2, r2, #8
 8013216:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	2220      	movs	r2, #32
 801321c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013220:	68fb      	ldr	r3, [r7, #12]
 8013222:	2200      	movs	r2, #0
 8013224:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8013226:	68f8      	ldr	r0, [r7, #12]
 8013228:	f7fe fe32 	bl	8011e90 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801322c:	bf00      	nop
 801322e:	3710      	adds	r7, #16
 8013230:	46bd      	mov	sp, r7
 8013232:	bd80      	pop	{r7, pc}

08013234 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8013234:	b580      	push	{r7, lr}
 8013236:	b088      	sub	sp, #32
 8013238:	af00      	add	r7, sp, #0
 801323a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	681b      	ldr	r3, [r3, #0]
 8013240:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013242:	68fb      	ldr	r3, [r7, #12]
 8013244:	e853 3f00 	ldrex	r3, [r3]
 8013248:	60bb      	str	r3, [r7, #8]
   return(result);
 801324a:	68bb      	ldr	r3, [r7, #8]
 801324c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013250:	61fb      	str	r3, [r7, #28]
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	681b      	ldr	r3, [r3, #0]
 8013256:	461a      	mov	r2, r3
 8013258:	69fb      	ldr	r3, [r7, #28]
 801325a:	61bb      	str	r3, [r7, #24]
 801325c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801325e:	6979      	ldr	r1, [r7, #20]
 8013260:	69ba      	ldr	r2, [r7, #24]
 8013262:	e841 2300 	strex	r3, r2, [r1]
 8013266:	613b      	str	r3, [r7, #16]
   return(result);
 8013268:	693b      	ldr	r3, [r7, #16]
 801326a:	2b00      	cmp	r3, #0
 801326c:	d1e6      	bne.n	801323c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	2220      	movs	r2, #32
 8013272:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	2200      	movs	r2, #0
 801327a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801327c:	6878      	ldr	r0, [r7, #4]
 801327e:	f7ee fba8 	bl	80019d2 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013282:	bf00      	nop
 8013284:	3720      	adds	r7, #32
 8013286:	46bd      	mov	sp, r7
 8013288:	bd80      	pop	{r7, pc}
	...

0801328c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 801328c:	b580      	push	{r7, lr}
 801328e:	b09c      	sub	sp, #112	@ 0x70
 8013290:	af00      	add	r7, sp, #0
 8013292:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801329a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80132a4:	2b22      	cmp	r3, #34	@ 0x22
 80132a6:	f040 80be 	bne.w	8013426 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	681b      	ldr	r3, [r3, #0]
 80132ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80132b0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80132b4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80132b8:	b2d9      	uxtb	r1, r3
 80132ba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80132be:	b2da      	uxtb	r2, r3
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80132c4:	400a      	ands	r2, r1
 80132c6:	b2d2      	uxtb	r2, r2
 80132c8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80132ce:	1c5a      	adds	r2, r3, #1
 80132d0:	687b      	ldr	r3, [r7, #4]
 80132d2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80132da:	b29b      	uxth	r3, r3
 80132dc:	3b01      	subs	r3, #1
 80132de:	b29a      	uxth	r2, r3
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80132ec:	b29b      	uxth	r3, r3
 80132ee:	2b00      	cmp	r3, #0
 80132f0:	f040 80a1 	bne.w	8013436 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	681b      	ldr	r3, [r3, #0]
 80132f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80132fc:	e853 3f00 	ldrex	r3, [r3]
 8013300:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013302:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013304:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013308:	66bb      	str	r3, [r7, #104]	@ 0x68
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	461a      	mov	r2, r3
 8013310:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013312:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013314:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013316:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013318:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801331a:	e841 2300 	strex	r3, r2, [r1]
 801331e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013320:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013322:	2b00      	cmp	r3, #0
 8013324:	d1e6      	bne.n	80132f4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	681b      	ldr	r3, [r3, #0]
 801332a:	3308      	adds	r3, #8
 801332c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801332e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013330:	e853 3f00 	ldrex	r3, [r3]
 8013334:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013338:	f023 0301 	bic.w	r3, r3, #1
 801333c:	667b      	str	r3, [r7, #100]	@ 0x64
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	3308      	adds	r3, #8
 8013344:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013346:	647a      	str	r2, [r7, #68]	@ 0x44
 8013348:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801334a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801334c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801334e:	e841 2300 	strex	r3, r2, [r1]
 8013352:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013356:	2b00      	cmp	r3, #0
 8013358:	d1e5      	bne.n	8013326 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	2220      	movs	r2, #32
 801335e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	2200      	movs	r2, #0
 8013366:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	2200      	movs	r2, #0
 801336c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	681b      	ldr	r3, [r3, #0]
 8013372:	4a33      	ldr	r2, [pc, #204]	@ (8013440 <UART_RxISR_8BIT+0x1b4>)
 8013374:	4293      	cmp	r3, r2
 8013376:	d01f      	beq.n	80133b8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	681b      	ldr	r3, [r3, #0]
 801337c:	685b      	ldr	r3, [r3, #4]
 801337e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013382:	2b00      	cmp	r3, #0
 8013384:	d018      	beq.n	80133b8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	681b      	ldr	r3, [r3, #0]
 801338a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801338c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801338e:	e853 3f00 	ldrex	r3, [r3]
 8013392:	623b      	str	r3, [r7, #32]
   return(result);
 8013394:	6a3b      	ldr	r3, [r7, #32]
 8013396:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801339a:	663b      	str	r3, [r7, #96]	@ 0x60
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	681b      	ldr	r3, [r3, #0]
 80133a0:	461a      	mov	r2, r3
 80133a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80133a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80133a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80133a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80133aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80133ac:	e841 2300 	strex	r3, r2, [r1]
 80133b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80133b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133b4:	2b00      	cmp	r3, #0
 80133b6:	d1e6      	bne.n	8013386 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80133bc:	2b01      	cmp	r3, #1
 80133be:	d12e      	bne.n	801341e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	2200      	movs	r2, #0
 80133c4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	681b      	ldr	r3, [r3, #0]
 80133ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80133cc:	693b      	ldr	r3, [r7, #16]
 80133ce:	e853 3f00 	ldrex	r3, [r3]
 80133d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80133d4:	68fb      	ldr	r3, [r7, #12]
 80133d6:	f023 0310 	bic.w	r3, r3, #16
 80133da:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	461a      	mov	r2, r3
 80133e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80133e4:	61fb      	str	r3, [r7, #28]
 80133e6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80133e8:	69b9      	ldr	r1, [r7, #24]
 80133ea:	69fa      	ldr	r2, [r7, #28]
 80133ec:	e841 2300 	strex	r3, r2, [r1]
 80133f0:	617b      	str	r3, [r7, #20]
   return(result);
 80133f2:	697b      	ldr	r3, [r7, #20]
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d1e6      	bne.n	80133c6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	681b      	ldr	r3, [r3, #0]
 80133fc:	69db      	ldr	r3, [r3, #28]
 80133fe:	f003 0310 	and.w	r3, r3, #16
 8013402:	2b10      	cmp	r3, #16
 8013404:	d103      	bne.n	801340e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	681b      	ldr	r3, [r3, #0]
 801340a:	2210      	movs	r2, #16
 801340c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013414:	4619      	mov	r1, r3
 8013416:	6878      	ldr	r0, [r7, #4]
 8013418:	f7fe fd44 	bl	8011ea4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801341c:	e00b      	b.n	8013436 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801341e:	6878      	ldr	r0, [r7, #4]
 8013420:	f7ee fae2 	bl	80019e8 <HAL_UART_RxCpltCallback>
}
 8013424:	e007      	b.n	8013436 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013426:	687b      	ldr	r3, [r7, #4]
 8013428:	681b      	ldr	r3, [r3, #0]
 801342a:	699a      	ldr	r2, [r3, #24]
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	681b      	ldr	r3, [r3, #0]
 8013430:	f042 0208 	orr.w	r2, r2, #8
 8013434:	619a      	str	r2, [r3, #24]
}
 8013436:	bf00      	nop
 8013438:	3770      	adds	r7, #112	@ 0x70
 801343a:	46bd      	mov	sp, r7
 801343c:	bd80      	pop	{r7, pc}
 801343e:	bf00      	nop
 8013440:	58000c00 	.word	0x58000c00

08013444 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8013444:	b580      	push	{r7, lr}
 8013446:	b09c      	sub	sp, #112	@ 0x70
 8013448:	af00      	add	r7, sp, #0
 801344a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013452:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801345c:	2b22      	cmp	r3, #34	@ 0x22
 801345e:	f040 80be 	bne.w	80135de <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	681b      	ldr	r3, [r3, #0]
 8013466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013468:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013470:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8013472:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8013476:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801347a:	4013      	ands	r3, r2
 801347c:	b29a      	uxth	r2, r3
 801347e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013480:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013486:	1c9a      	adds	r2, r3, #2
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013492:	b29b      	uxth	r3, r3
 8013494:	3b01      	subs	r3, #1
 8013496:	b29a      	uxth	r2, r3
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80134a4:	b29b      	uxth	r3, r3
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	f040 80a1 	bne.w	80135ee <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	681b      	ldr	r3, [r3, #0]
 80134b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80134b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80134b4:	e853 3f00 	ldrex	r3, [r3]
 80134b8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80134ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80134bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80134c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	681b      	ldr	r3, [r3, #0]
 80134c6:	461a      	mov	r2, r3
 80134c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80134ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80134cc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80134ce:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80134d0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80134d2:	e841 2300 	strex	r3, r2, [r1]
 80134d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80134d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d1e6      	bne.n	80134ac <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	681b      	ldr	r3, [r3, #0]
 80134e2:	3308      	adds	r3, #8
 80134e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80134e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80134e8:	e853 3f00 	ldrex	r3, [r3]
 80134ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80134ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134f0:	f023 0301 	bic.w	r3, r3, #1
 80134f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	3308      	adds	r3, #8
 80134fc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80134fe:	643a      	str	r2, [r7, #64]	@ 0x40
 8013500:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013502:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013504:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013506:	e841 2300 	strex	r3, r2, [r1]
 801350a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801350c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801350e:	2b00      	cmp	r3, #0
 8013510:	d1e5      	bne.n	80134de <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	2220      	movs	r2, #32
 8013516:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	2200      	movs	r2, #0
 801351e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	2200      	movs	r2, #0
 8013524:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	681b      	ldr	r3, [r3, #0]
 801352a:	4a33      	ldr	r2, [pc, #204]	@ (80135f8 <UART_RxISR_16BIT+0x1b4>)
 801352c:	4293      	cmp	r3, r2
 801352e:	d01f      	beq.n	8013570 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	681b      	ldr	r3, [r3, #0]
 8013534:	685b      	ldr	r3, [r3, #4]
 8013536:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801353a:	2b00      	cmp	r3, #0
 801353c:	d018      	beq.n	8013570 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	681b      	ldr	r3, [r3, #0]
 8013542:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013544:	6a3b      	ldr	r3, [r7, #32]
 8013546:	e853 3f00 	ldrex	r3, [r3]
 801354a:	61fb      	str	r3, [r7, #28]
   return(result);
 801354c:	69fb      	ldr	r3, [r7, #28]
 801354e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013552:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	461a      	mov	r2, r3
 801355a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801355c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801355e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013560:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013562:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013564:	e841 2300 	strex	r3, r2, [r1]
 8013568:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801356a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801356c:	2b00      	cmp	r3, #0
 801356e:	d1e6      	bne.n	801353e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013574:	2b01      	cmp	r3, #1
 8013576:	d12e      	bne.n	80135d6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	2200      	movs	r2, #0
 801357c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	e853 3f00 	ldrex	r3, [r3]
 801358a:	60bb      	str	r3, [r7, #8]
   return(result);
 801358c:	68bb      	ldr	r3, [r7, #8]
 801358e:	f023 0310 	bic.w	r3, r3, #16
 8013592:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	461a      	mov	r2, r3
 801359a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801359c:	61bb      	str	r3, [r7, #24]
 801359e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80135a0:	6979      	ldr	r1, [r7, #20]
 80135a2:	69ba      	ldr	r2, [r7, #24]
 80135a4:	e841 2300 	strex	r3, r2, [r1]
 80135a8:	613b      	str	r3, [r7, #16]
   return(result);
 80135aa:	693b      	ldr	r3, [r7, #16]
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d1e6      	bne.n	801357e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	681b      	ldr	r3, [r3, #0]
 80135b4:	69db      	ldr	r3, [r3, #28]
 80135b6:	f003 0310 	and.w	r3, r3, #16
 80135ba:	2b10      	cmp	r3, #16
 80135bc:	d103      	bne.n	80135c6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80135be:	687b      	ldr	r3, [r7, #4]
 80135c0:	681b      	ldr	r3, [r3, #0]
 80135c2:	2210      	movs	r2, #16
 80135c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80135cc:	4619      	mov	r1, r3
 80135ce:	6878      	ldr	r0, [r7, #4]
 80135d0:	f7fe fc68 	bl	8011ea4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80135d4:	e00b      	b.n	80135ee <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80135d6:	6878      	ldr	r0, [r7, #4]
 80135d8:	f7ee fa06 	bl	80019e8 <HAL_UART_RxCpltCallback>
}
 80135dc:	e007      	b.n	80135ee <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	681b      	ldr	r3, [r3, #0]
 80135e2:	699a      	ldr	r2, [r3, #24]
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	681b      	ldr	r3, [r3, #0]
 80135e8:	f042 0208 	orr.w	r2, r2, #8
 80135ec:	619a      	str	r2, [r3, #24]
}
 80135ee:	bf00      	nop
 80135f0:	3770      	adds	r7, #112	@ 0x70
 80135f2:	46bd      	mov	sp, r7
 80135f4:	bd80      	pop	{r7, pc}
 80135f6:	bf00      	nop
 80135f8:	58000c00 	.word	0x58000c00

080135fc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80135fc:	b580      	push	{r7, lr}
 80135fe:	b0ac      	sub	sp, #176	@ 0xb0
 8013600:	af00      	add	r7, sp, #0
 8013602:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801360a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	681b      	ldr	r3, [r3, #0]
 8013612:	69db      	ldr	r3, [r3, #28]
 8013614:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	681b      	ldr	r3, [r3, #0]
 801361e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	681b      	ldr	r3, [r3, #0]
 8013626:	689b      	ldr	r3, [r3, #8]
 8013628:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013632:	2b22      	cmp	r3, #34	@ 0x22
 8013634:	f040 8181 	bne.w	801393a <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801363e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8013642:	e124      	b.n	801388e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	681b      	ldr	r3, [r3, #0]
 8013648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801364a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801364e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8013652:	b2d9      	uxtb	r1, r3
 8013654:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8013658:	b2da      	uxtb	r2, r3
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801365e:	400a      	ands	r2, r1
 8013660:	b2d2      	uxtb	r2, r2
 8013662:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013668:	1c5a      	adds	r2, r3, #1
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013674:	b29b      	uxth	r3, r3
 8013676:	3b01      	subs	r3, #1
 8013678:	b29a      	uxth	r2, r3
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	681b      	ldr	r3, [r3, #0]
 8013684:	69db      	ldr	r3, [r3, #28]
 8013686:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801368a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801368e:	f003 0307 	and.w	r3, r3, #7
 8013692:	2b00      	cmp	r3, #0
 8013694:	d053      	beq.n	801373e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8013696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801369a:	f003 0301 	and.w	r3, r3, #1
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d011      	beq.n	80136c6 <UART_RxISR_8BIT_FIFOEN+0xca>
 80136a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80136a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d00b      	beq.n	80136c6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	681b      	ldr	r3, [r3, #0]
 80136b2:	2201      	movs	r2, #1
 80136b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80136bc:	f043 0201 	orr.w	r2, r3, #1
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80136c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80136ca:	f003 0302 	and.w	r3, r3, #2
 80136ce:	2b00      	cmp	r3, #0
 80136d0:	d011      	beq.n	80136f6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80136d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80136d6:	f003 0301 	and.w	r3, r3, #1
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d00b      	beq.n	80136f6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	681b      	ldr	r3, [r3, #0]
 80136e2:	2202      	movs	r2, #2
 80136e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80136ec:	f043 0204 	orr.w	r2, r3, #4
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80136f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80136fa:	f003 0304 	and.w	r3, r3, #4
 80136fe:	2b00      	cmp	r3, #0
 8013700:	d011      	beq.n	8013726 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8013702:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013706:	f003 0301 	and.w	r3, r3, #1
 801370a:	2b00      	cmp	r3, #0
 801370c:	d00b      	beq.n	8013726 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	681b      	ldr	r3, [r3, #0]
 8013712:	2204      	movs	r2, #4
 8013714:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801371c:	f043 0202 	orr.w	r2, r3, #2
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801372c:	2b00      	cmp	r3, #0
 801372e:	d006      	beq.n	801373e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013730:	6878      	ldr	r0, [r7, #4]
 8013732:	f7ee f964 	bl	80019fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	2200      	movs	r2, #0
 801373a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013744:	b29b      	uxth	r3, r3
 8013746:	2b00      	cmp	r3, #0
 8013748:	f040 80a1 	bne.w	801388e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013752:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013754:	e853 3f00 	ldrex	r3, [r3]
 8013758:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 801375a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801375c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013760:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	461a      	mov	r2, r3
 801376a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801376e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8013770:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013772:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8013774:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8013776:	e841 2300 	strex	r3, r2, [r1]
 801377a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 801377c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801377e:	2b00      	cmp	r3, #0
 8013780:	d1e4      	bne.n	801374c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	681b      	ldr	r3, [r3, #0]
 8013786:	3308      	adds	r3, #8
 8013788:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801378a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801378c:	e853 3f00 	ldrex	r3, [r3]
 8013790:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8013792:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013794:	4b6f      	ldr	r3, [pc, #444]	@ (8013954 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8013796:	4013      	ands	r3, r2
 8013798:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	3308      	adds	r3, #8
 80137a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80137a6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80137a8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80137aa:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80137ac:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80137ae:	e841 2300 	strex	r3, r2, [r1]
 80137b2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80137b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d1e3      	bne.n	8013782 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	2220      	movs	r2, #32
 80137be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80137c2:	687b      	ldr	r3, [r7, #4]
 80137c4:	2200      	movs	r2, #0
 80137c6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	2200      	movs	r2, #0
 80137cc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	681b      	ldr	r3, [r3, #0]
 80137d2:	4a61      	ldr	r2, [pc, #388]	@ (8013958 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80137d4:	4293      	cmp	r3, r2
 80137d6:	d021      	beq.n	801381c <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	685b      	ldr	r3, [r3, #4]
 80137de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	d01a      	beq.n	801381c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	681b      	ldr	r3, [r3, #0]
 80137ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80137ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80137ee:	e853 3f00 	ldrex	r3, [r3]
 80137f2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80137f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80137f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80137fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	681b      	ldr	r3, [r3, #0]
 8013802:	461a      	mov	r2, r3
 8013804:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013808:	657b      	str	r3, [r7, #84]	@ 0x54
 801380a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801380c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801380e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013810:	e841 2300 	strex	r3, r2, [r1]
 8013814:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013816:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013818:	2b00      	cmp	r3, #0
 801381a:	d1e4      	bne.n	80137e6 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013820:	2b01      	cmp	r3, #1
 8013822:	d130      	bne.n	8013886 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	2200      	movs	r2, #0
 8013828:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	681b      	ldr	r3, [r3, #0]
 801382e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013832:	e853 3f00 	ldrex	r3, [r3]
 8013836:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801383a:	f023 0310 	bic.w	r3, r3, #16
 801383e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	681b      	ldr	r3, [r3, #0]
 8013846:	461a      	mov	r2, r3
 8013848:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801384c:	643b      	str	r3, [r7, #64]	@ 0x40
 801384e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013850:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013852:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013854:	e841 2300 	strex	r3, r2, [r1]
 8013858:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801385a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801385c:	2b00      	cmp	r3, #0
 801385e:	d1e4      	bne.n	801382a <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	681b      	ldr	r3, [r3, #0]
 8013864:	69db      	ldr	r3, [r3, #28]
 8013866:	f003 0310 	and.w	r3, r3, #16
 801386a:	2b10      	cmp	r3, #16
 801386c:	d103      	bne.n	8013876 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	681b      	ldr	r3, [r3, #0]
 8013872:	2210      	movs	r2, #16
 8013874:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801387c:	4619      	mov	r1, r3
 801387e:	6878      	ldr	r0, [r7, #4]
 8013880:	f7fe fb10 	bl	8011ea4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8013884:	e00e      	b.n	80138a4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8013886:	6878      	ldr	r0, [r7, #4]
 8013888:	f7ee f8ae 	bl	80019e8 <HAL_UART_RxCpltCallback>
        break;
 801388c:	e00a      	b.n	80138a4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801388e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8013892:	2b00      	cmp	r3, #0
 8013894:	d006      	beq.n	80138a4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8013896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801389a:	f003 0320 	and.w	r3, r3, #32
 801389e:	2b00      	cmp	r3, #0
 80138a0:	f47f aed0 	bne.w	8013644 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80138aa:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80138ae:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	d049      	beq.n	801394a <UART_RxISR_8BIT_FIFOEN+0x34e>
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80138bc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80138c0:	429a      	cmp	r2, r3
 80138c2:	d242      	bcs.n	801394a <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	681b      	ldr	r3, [r3, #0]
 80138c8:	3308      	adds	r3, #8
 80138ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138cc:	6a3b      	ldr	r3, [r7, #32]
 80138ce:	e853 3f00 	ldrex	r3, [r3]
 80138d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80138d4:	69fb      	ldr	r3, [r7, #28]
 80138d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80138da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	681b      	ldr	r3, [r3, #0]
 80138e2:	3308      	adds	r3, #8
 80138e4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80138e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80138ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80138ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80138f0:	e841 2300 	strex	r3, r2, [r1]
 80138f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80138f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d1e3      	bne.n	80138c4 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	4a17      	ldr	r2, [pc, #92]	@ (801395c <UART_RxISR_8BIT_FIFOEN+0x360>)
 8013900:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	681b      	ldr	r3, [r3, #0]
 8013906:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013908:	68fb      	ldr	r3, [r7, #12]
 801390a:	e853 3f00 	ldrex	r3, [r3]
 801390e:	60bb      	str	r3, [r7, #8]
   return(result);
 8013910:	68bb      	ldr	r3, [r7, #8]
 8013912:	f043 0320 	orr.w	r3, r3, #32
 8013916:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801391a:	687b      	ldr	r3, [r7, #4]
 801391c:	681b      	ldr	r3, [r3, #0]
 801391e:	461a      	mov	r2, r3
 8013920:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013924:	61bb      	str	r3, [r7, #24]
 8013926:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013928:	6979      	ldr	r1, [r7, #20]
 801392a:	69ba      	ldr	r2, [r7, #24]
 801392c:	e841 2300 	strex	r3, r2, [r1]
 8013930:	613b      	str	r3, [r7, #16]
   return(result);
 8013932:	693b      	ldr	r3, [r7, #16]
 8013934:	2b00      	cmp	r3, #0
 8013936:	d1e4      	bne.n	8013902 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013938:	e007      	b.n	801394a <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	699a      	ldr	r2, [r3, #24]
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	681b      	ldr	r3, [r3, #0]
 8013944:	f042 0208 	orr.w	r2, r2, #8
 8013948:	619a      	str	r2, [r3, #24]
}
 801394a:	bf00      	nop
 801394c:	37b0      	adds	r7, #176	@ 0xb0
 801394e:	46bd      	mov	sp, r7
 8013950:	bd80      	pop	{r7, pc}
 8013952:	bf00      	nop
 8013954:	effffffe 	.word	0xeffffffe
 8013958:	58000c00 	.word	0x58000c00
 801395c:	0801328d 	.word	0x0801328d

08013960 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8013960:	b580      	push	{r7, lr}
 8013962:	b0ae      	sub	sp, #184	@ 0xb8
 8013964:	af00      	add	r7, sp, #0
 8013966:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801396e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	681b      	ldr	r3, [r3, #0]
 8013976:	69db      	ldr	r3, [r3, #28]
 8013978:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	681b      	ldr	r3, [r3, #0]
 8013982:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8013986:	687b      	ldr	r3, [r7, #4]
 8013988:	681b      	ldr	r3, [r3, #0]
 801398a:	689b      	ldr	r3, [r3, #8]
 801398c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013996:	2b22      	cmp	r3, #34	@ 0x22
 8013998:	f040 8185 	bne.w	8013ca6 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80139a2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80139a6:	e128      	b.n	8013bfa <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80139a8:	687b      	ldr	r3, [r7, #4]
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80139ae:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80139b2:	687b      	ldr	r3, [r7, #4]
 80139b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80139b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80139ba:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80139be:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80139c2:	4013      	ands	r3, r2
 80139c4:	b29a      	uxth	r2, r3
 80139c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80139ca:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80139d0:	1c9a      	adds	r2, r3, #2
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80139dc:	b29b      	uxth	r3, r3
 80139de:	3b01      	subs	r3, #1
 80139e0:	b29a      	uxth	r2, r3
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	681b      	ldr	r3, [r3, #0]
 80139ec:	69db      	ldr	r3, [r3, #28]
 80139ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80139f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80139f6:	f003 0307 	and.w	r3, r3, #7
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d053      	beq.n	8013aa6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80139fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013a02:	f003 0301 	and.w	r3, r3, #1
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d011      	beq.n	8013a2e <UART_RxISR_16BIT_FIFOEN+0xce>
 8013a0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013a0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013a12:	2b00      	cmp	r3, #0
 8013a14:	d00b      	beq.n	8013a2e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	681b      	ldr	r3, [r3, #0]
 8013a1a:	2201      	movs	r2, #1
 8013a1c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a24:	f043 0201 	orr.w	r2, r3, #1
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013a2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013a32:	f003 0302 	and.w	r3, r3, #2
 8013a36:	2b00      	cmp	r3, #0
 8013a38:	d011      	beq.n	8013a5e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8013a3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8013a3e:	f003 0301 	and.w	r3, r3, #1
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d00b      	beq.n	8013a5e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013a46:	687b      	ldr	r3, [r7, #4]
 8013a48:	681b      	ldr	r3, [r3, #0]
 8013a4a:	2202      	movs	r2, #2
 8013a4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a54:	f043 0204 	orr.w	r2, r3, #4
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013a5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013a62:	f003 0304 	and.w	r3, r3, #4
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	d011      	beq.n	8013a8e <UART_RxISR_16BIT_FIFOEN+0x12e>
 8013a6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8013a6e:	f003 0301 	and.w	r3, r3, #1
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d00b      	beq.n	8013a8e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	681b      	ldr	r3, [r3, #0]
 8013a7a:	2204      	movs	r2, #4
 8013a7c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a84:	f043 0202 	orr.w	r2, r3, #2
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a94:	2b00      	cmp	r3, #0
 8013a96:	d006      	beq.n	8013aa6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013a98:	6878      	ldr	r0, [r7, #4]
 8013a9a:	f7ed ffb0 	bl	80019fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	2200      	movs	r2, #0
 8013aa2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013aac:	b29b      	uxth	r3, r3
 8013aae:	2b00      	cmp	r3, #0
 8013ab0:	f040 80a3 	bne.w	8013bfa <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	681b      	ldr	r3, [r3, #0]
 8013ab8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013aba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013abc:	e853 3f00 	ldrex	r3, [r3]
 8013ac0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013ac2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013ac4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013ac8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	681b      	ldr	r3, [r3, #0]
 8013ad0:	461a      	mov	r2, r3
 8013ad2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013ad6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8013ada:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013adc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8013ade:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013ae2:	e841 2300 	strex	r3, r2, [r1]
 8013ae6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013ae8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013aea:	2b00      	cmp	r3, #0
 8013aec:	d1e2      	bne.n	8013ab4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	681b      	ldr	r3, [r3, #0]
 8013af2:	3308      	adds	r3, #8
 8013af4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013af6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013af8:	e853 3f00 	ldrex	r3, [r3]
 8013afc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8013afe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013b00:	4b6f      	ldr	r3, [pc, #444]	@ (8013cc0 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8013b02:	4013      	ands	r3, r2
 8013b04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	681b      	ldr	r3, [r3, #0]
 8013b0c:	3308      	adds	r3, #8
 8013b0e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013b12:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013b14:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b16:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013b18:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013b1a:	e841 2300 	strex	r3, r2, [r1]
 8013b1e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013b20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d1e3      	bne.n	8013aee <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	2220      	movs	r2, #32
 8013b2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	2200      	movs	r2, #0
 8013b32:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	2200      	movs	r2, #0
 8013b38:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	4a61      	ldr	r2, [pc, #388]	@ (8013cc4 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8013b40:	4293      	cmp	r3, r2
 8013b42:	d021      	beq.n	8013b88 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	681b      	ldr	r3, [r3, #0]
 8013b48:	685b      	ldr	r3, [r3, #4]
 8013b4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d01a      	beq.n	8013b88 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	681b      	ldr	r3, [r3, #0]
 8013b56:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013b5a:	e853 3f00 	ldrex	r3, [r3]
 8013b5e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013b60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013b62:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013b66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	681b      	ldr	r3, [r3, #0]
 8013b6e:	461a      	mov	r2, r3
 8013b70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b74:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013b76:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b78:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013b7a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013b7c:	e841 2300 	strex	r3, r2, [r1]
 8013b80:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013b82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013b84:	2b00      	cmp	r3, #0
 8013b86:	d1e4      	bne.n	8013b52 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013b8c:	2b01      	cmp	r3, #1
 8013b8e:	d130      	bne.n	8013bf2 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	2200      	movs	r2, #0
 8013b94:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013b96:	687b      	ldr	r3, [r7, #4]
 8013b98:	681b      	ldr	r3, [r3, #0]
 8013b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b9e:	e853 3f00 	ldrex	r3, [r3]
 8013ba2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013ba4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ba6:	f023 0310 	bic.w	r3, r3, #16
 8013baa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	461a      	mov	r2, r3
 8013bb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013bb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8013bba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013bbc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013bbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013bc0:	e841 2300 	strex	r3, r2, [r1]
 8013bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013bc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013bc8:	2b00      	cmp	r3, #0
 8013bca:	d1e4      	bne.n	8013b96 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	681b      	ldr	r3, [r3, #0]
 8013bd0:	69db      	ldr	r3, [r3, #28]
 8013bd2:	f003 0310 	and.w	r3, r3, #16
 8013bd6:	2b10      	cmp	r3, #16
 8013bd8:	d103      	bne.n	8013be2 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	681b      	ldr	r3, [r3, #0]
 8013bde:	2210      	movs	r2, #16
 8013be0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013be8:	4619      	mov	r1, r3
 8013bea:	6878      	ldr	r0, [r7, #4]
 8013bec:	f7fe f95a 	bl	8011ea4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8013bf0:	e00e      	b.n	8013c10 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8013bf2:	6878      	ldr	r0, [r7, #4]
 8013bf4:	f7ed fef8 	bl	80019e8 <HAL_UART_RxCpltCallback>
        break;
 8013bf8:	e00a      	b.n	8013c10 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8013bfa:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8013bfe:	2b00      	cmp	r3, #0
 8013c00:	d006      	beq.n	8013c10 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8013c02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013c06:	f003 0320 	and.w	r3, r3, #32
 8013c0a:	2b00      	cmp	r3, #0
 8013c0c:	f47f aecc 	bne.w	80139a8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013c16:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8013c1a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	d049      	beq.n	8013cb6 <UART_RxISR_16BIT_FIFOEN+0x356>
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013c28:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8013c2c:	429a      	cmp	r2, r3
 8013c2e:	d242      	bcs.n	8013cb6 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8013c30:	687b      	ldr	r3, [r7, #4]
 8013c32:	681b      	ldr	r3, [r3, #0]
 8013c34:	3308      	adds	r3, #8
 8013c36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c3a:	e853 3f00 	ldrex	r3, [r3]
 8013c3e:	623b      	str	r3, [r7, #32]
   return(result);
 8013c40:	6a3b      	ldr	r3, [r7, #32]
 8013c42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8013c46:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	3308      	adds	r3, #8
 8013c50:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8013c54:	633a      	str	r2, [r7, #48]	@ 0x30
 8013c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013c5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013c5c:	e841 2300 	strex	r3, r2, [r1]
 8013c60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	d1e3      	bne.n	8013c30 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	4a17      	ldr	r2, [pc, #92]	@ (8013cc8 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8013c6c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	681b      	ldr	r3, [r3, #0]
 8013c72:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c74:	693b      	ldr	r3, [r7, #16]
 8013c76:	e853 3f00 	ldrex	r3, [r3]
 8013c7a:	60fb      	str	r3, [r7, #12]
   return(result);
 8013c7c:	68fb      	ldr	r3, [r7, #12]
 8013c7e:	f043 0320 	orr.w	r3, r3, #32
 8013c82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	681b      	ldr	r3, [r3, #0]
 8013c8a:	461a      	mov	r2, r3
 8013c8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013c90:	61fb      	str	r3, [r7, #28]
 8013c92:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c94:	69b9      	ldr	r1, [r7, #24]
 8013c96:	69fa      	ldr	r2, [r7, #28]
 8013c98:	e841 2300 	strex	r3, r2, [r1]
 8013c9c:	617b      	str	r3, [r7, #20]
   return(result);
 8013c9e:	697b      	ldr	r3, [r7, #20]
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	d1e4      	bne.n	8013c6e <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013ca4:	e007      	b.n	8013cb6 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	681b      	ldr	r3, [r3, #0]
 8013caa:	699a      	ldr	r2, [r3, #24]
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	681b      	ldr	r3, [r3, #0]
 8013cb0:	f042 0208 	orr.w	r2, r2, #8
 8013cb4:	619a      	str	r2, [r3, #24]
}
 8013cb6:	bf00      	nop
 8013cb8:	37b8      	adds	r7, #184	@ 0xb8
 8013cba:	46bd      	mov	sp, r7
 8013cbc:	bd80      	pop	{r7, pc}
 8013cbe:	bf00      	nop
 8013cc0:	effffffe 	.word	0xeffffffe
 8013cc4:	58000c00 	.word	0x58000c00
 8013cc8:	08013445 	.word	0x08013445

08013ccc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8013ccc:	b480      	push	{r7}
 8013cce:	b083      	sub	sp, #12
 8013cd0:	af00      	add	r7, sp, #0
 8013cd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8013cd4:	bf00      	nop
 8013cd6:	370c      	adds	r7, #12
 8013cd8:	46bd      	mov	sp, r7
 8013cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cde:	4770      	bx	lr

08013ce0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8013ce0:	b480      	push	{r7}
 8013ce2:	b083      	sub	sp, #12
 8013ce4:	af00      	add	r7, sp, #0
 8013ce6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8013ce8:	bf00      	nop
 8013cea:	370c      	adds	r7, #12
 8013cec:	46bd      	mov	sp, r7
 8013cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cf2:	4770      	bx	lr

08013cf4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8013cf4:	b480      	push	{r7}
 8013cf6:	b083      	sub	sp, #12
 8013cf8:	af00      	add	r7, sp, #0
 8013cfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8013cfc:	bf00      	nop
 8013cfe:	370c      	adds	r7, #12
 8013d00:	46bd      	mov	sp, r7
 8013d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d06:	4770      	bx	lr

08013d08 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013d08:	b084      	sub	sp, #16
 8013d0a:	b580      	push	{r7, lr}
 8013d0c:	b084      	sub	sp, #16
 8013d0e:	af00      	add	r7, sp, #0
 8013d10:	6078      	str	r0, [r7, #4]
 8013d12:	f107 001c 	add.w	r0, r7, #28
 8013d16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013d1a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8013d1e:	2b01      	cmp	r3, #1
 8013d20:	d121      	bne.n	8013d66 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d26:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	68da      	ldr	r2, [r3, #12]
 8013d32:	4b2c      	ldr	r3, [pc, #176]	@ (8013de4 <USB_CoreInit+0xdc>)
 8013d34:	4013      	ands	r3, r2
 8013d36:	687a      	ldr	r2, [r7, #4]
 8013d38:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	68db      	ldr	r3, [r3, #12]
 8013d3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8013d46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013d4a:	2b01      	cmp	r3, #1
 8013d4c:	d105      	bne.n	8013d5a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	68db      	ldr	r3, [r3, #12]
 8013d52:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013d5a:	6878      	ldr	r0, [r7, #4]
 8013d5c:	f001 fafa 	bl	8015354 <USB_CoreReset>
 8013d60:	4603      	mov	r3, r0
 8013d62:	73fb      	strb	r3, [r7, #15]
 8013d64:	e01b      	b.n	8013d9e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	68db      	ldr	r3, [r3, #12]
 8013d6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013d72:	6878      	ldr	r0, [r7, #4]
 8013d74:	f001 faee 	bl	8015354 <USB_CoreReset>
 8013d78:	4603      	mov	r3, r0
 8013d7a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8013d7c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	d106      	bne.n	8013d92 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d88:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	639a      	str	r2, [r3, #56]	@ 0x38
 8013d90:	e005      	b.n	8013d9e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d96:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8013d9e:	7fbb      	ldrb	r3, [r7, #30]
 8013da0:	2b01      	cmp	r3, #1
 8013da2:	d116      	bne.n	8013dd2 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013da8:	b29a      	uxth	r2, r3
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8013db2:	4b0d      	ldr	r3, [pc, #52]	@ (8013de8 <USB_CoreInit+0xe0>)
 8013db4:	4313      	orrs	r3, r2
 8013db6:	687a      	ldr	r2, [r7, #4]
 8013db8:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	689b      	ldr	r3, [r3, #8]
 8013dbe:	f043 0206 	orr.w	r2, r3, #6
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8013dc6:	687b      	ldr	r3, [r7, #4]
 8013dc8:	689b      	ldr	r3, [r3, #8]
 8013dca:	f043 0220 	orr.w	r2, r3, #32
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8013dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8013dd4:	4618      	mov	r0, r3
 8013dd6:	3710      	adds	r7, #16
 8013dd8:	46bd      	mov	sp, r7
 8013dda:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013dde:	b004      	add	sp, #16
 8013de0:	4770      	bx	lr
 8013de2:	bf00      	nop
 8013de4:	ffbdffbf 	.word	0xffbdffbf
 8013de8:	03ee0000 	.word	0x03ee0000

08013dec <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8013dec:	b480      	push	{r7}
 8013dee:	b087      	sub	sp, #28
 8013df0:	af00      	add	r7, sp, #0
 8013df2:	60f8      	str	r0, [r7, #12]
 8013df4:	60b9      	str	r1, [r7, #8]
 8013df6:	4613      	mov	r3, r2
 8013df8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8013dfa:	79fb      	ldrb	r3, [r7, #7]
 8013dfc:	2b02      	cmp	r3, #2
 8013dfe:	d165      	bne.n	8013ecc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8013e00:	68bb      	ldr	r3, [r7, #8]
 8013e02:	4a41      	ldr	r2, [pc, #260]	@ (8013f08 <USB_SetTurnaroundTime+0x11c>)
 8013e04:	4293      	cmp	r3, r2
 8013e06:	d906      	bls.n	8013e16 <USB_SetTurnaroundTime+0x2a>
 8013e08:	68bb      	ldr	r3, [r7, #8]
 8013e0a:	4a40      	ldr	r2, [pc, #256]	@ (8013f0c <USB_SetTurnaroundTime+0x120>)
 8013e0c:	4293      	cmp	r3, r2
 8013e0e:	d202      	bcs.n	8013e16 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8013e10:	230f      	movs	r3, #15
 8013e12:	617b      	str	r3, [r7, #20]
 8013e14:	e062      	b.n	8013edc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8013e16:	68bb      	ldr	r3, [r7, #8]
 8013e18:	4a3c      	ldr	r2, [pc, #240]	@ (8013f0c <USB_SetTurnaroundTime+0x120>)
 8013e1a:	4293      	cmp	r3, r2
 8013e1c:	d306      	bcc.n	8013e2c <USB_SetTurnaroundTime+0x40>
 8013e1e:	68bb      	ldr	r3, [r7, #8]
 8013e20:	4a3b      	ldr	r2, [pc, #236]	@ (8013f10 <USB_SetTurnaroundTime+0x124>)
 8013e22:	4293      	cmp	r3, r2
 8013e24:	d202      	bcs.n	8013e2c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8013e26:	230e      	movs	r3, #14
 8013e28:	617b      	str	r3, [r7, #20]
 8013e2a:	e057      	b.n	8013edc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8013e2c:	68bb      	ldr	r3, [r7, #8]
 8013e2e:	4a38      	ldr	r2, [pc, #224]	@ (8013f10 <USB_SetTurnaroundTime+0x124>)
 8013e30:	4293      	cmp	r3, r2
 8013e32:	d306      	bcc.n	8013e42 <USB_SetTurnaroundTime+0x56>
 8013e34:	68bb      	ldr	r3, [r7, #8]
 8013e36:	4a37      	ldr	r2, [pc, #220]	@ (8013f14 <USB_SetTurnaroundTime+0x128>)
 8013e38:	4293      	cmp	r3, r2
 8013e3a:	d202      	bcs.n	8013e42 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8013e3c:	230d      	movs	r3, #13
 8013e3e:	617b      	str	r3, [r7, #20]
 8013e40:	e04c      	b.n	8013edc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8013e42:	68bb      	ldr	r3, [r7, #8]
 8013e44:	4a33      	ldr	r2, [pc, #204]	@ (8013f14 <USB_SetTurnaroundTime+0x128>)
 8013e46:	4293      	cmp	r3, r2
 8013e48:	d306      	bcc.n	8013e58 <USB_SetTurnaroundTime+0x6c>
 8013e4a:	68bb      	ldr	r3, [r7, #8]
 8013e4c:	4a32      	ldr	r2, [pc, #200]	@ (8013f18 <USB_SetTurnaroundTime+0x12c>)
 8013e4e:	4293      	cmp	r3, r2
 8013e50:	d802      	bhi.n	8013e58 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8013e52:	230c      	movs	r3, #12
 8013e54:	617b      	str	r3, [r7, #20]
 8013e56:	e041      	b.n	8013edc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8013e58:	68bb      	ldr	r3, [r7, #8]
 8013e5a:	4a2f      	ldr	r2, [pc, #188]	@ (8013f18 <USB_SetTurnaroundTime+0x12c>)
 8013e5c:	4293      	cmp	r3, r2
 8013e5e:	d906      	bls.n	8013e6e <USB_SetTurnaroundTime+0x82>
 8013e60:	68bb      	ldr	r3, [r7, #8]
 8013e62:	4a2e      	ldr	r2, [pc, #184]	@ (8013f1c <USB_SetTurnaroundTime+0x130>)
 8013e64:	4293      	cmp	r3, r2
 8013e66:	d802      	bhi.n	8013e6e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8013e68:	230b      	movs	r3, #11
 8013e6a:	617b      	str	r3, [r7, #20]
 8013e6c:	e036      	b.n	8013edc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8013e6e:	68bb      	ldr	r3, [r7, #8]
 8013e70:	4a2a      	ldr	r2, [pc, #168]	@ (8013f1c <USB_SetTurnaroundTime+0x130>)
 8013e72:	4293      	cmp	r3, r2
 8013e74:	d906      	bls.n	8013e84 <USB_SetTurnaroundTime+0x98>
 8013e76:	68bb      	ldr	r3, [r7, #8]
 8013e78:	4a29      	ldr	r2, [pc, #164]	@ (8013f20 <USB_SetTurnaroundTime+0x134>)
 8013e7a:	4293      	cmp	r3, r2
 8013e7c:	d802      	bhi.n	8013e84 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8013e7e:	230a      	movs	r3, #10
 8013e80:	617b      	str	r3, [r7, #20]
 8013e82:	e02b      	b.n	8013edc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8013e84:	68bb      	ldr	r3, [r7, #8]
 8013e86:	4a26      	ldr	r2, [pc, #152]	@ (8013f20 <USB_SetTurnaroundTime+0x134>)
 8013e88:	4293      	cmp	r3, r2
 8013e8a:	d906      	bls.n	8013e9a <USB_SetTurnaroundTime+0xae>
 8013e8c:	68bb      	ldr	r3, [r7, #8]
 8013e8e:	4a25      	ldr	r2, [pc, #148]	@ (8013f24 <USB_SetTurnaroundTime+0x138>)
 8013e90:	4293      	cmp	r3, r2
 8013e92:	d202      	bcs.n	8013e9a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8013e94:	2309      	movs	r3, #9
 8013e96:	617b      	str	r3, [r7, #20]
 8013e98:	e020      	b.n	8013edc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8013e9a:	68bb      	ldr	r3, [r7, #8]
 8013e9c:	4a21      	ldr	r2, [pc, #132]	@ (8013f24 <USB_SetTurnaroundTime+0x138>)
 8013e9e:	4293      	cmp	r3, r2
 8013ea0:	d306      	bcc.n	8013eb0 <USB_SetTurnaroundTime+0xc4>
 8013ea2:	68bb      	ldr	r3, [r7, #8]
 8013ea4:	4a20      	ldr	r2, [pc, #128]	@ (8013f28 <USB_SetTurnaroundTime+0x13c>)
 8013ea6:	4293      	cmp	r3, r2
 8013ea8:	d802      	bhi.n	8013eb0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8013eaa:	2308      	movs	r3, #8
 8013eac:	617b      	str	r3, [r7, #20]
 8013eae:	e015      	b.n	8013edc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8013eb0:	68bb      	ldr	r3, [r7, #8]
 8013eb2:	4a1d      	ldr	r2, [pc, #116]	@ (8013f28 <USB_SetTurnaroundTime+0x13c>)
 8013eb4:	4293      	cmp	r3, r2
 8013eb6:	d906      	bls.n	8013ec6 <USB_SetTurnaroundTime+0xda>
 8013eb8:	68bb      	ldr	r3, [r7, #8]
 8013eba:	4a1c      	ldr	r2, [pc, #112]	@ (8013f2c <USB_SetTurnaroundTime+0x140>)
 8013ebc:	4293      	cmp	r3, r2
 8013ebe:	d202      	bcs.n	8013ec6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8013ec0:	2307      	movs	r3, #7
 8013ec2:	617b      	str	r3, [r7, #20]
 8013ec4:	e00a      	b.n	8013edc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8013ec6:	2306      	movs	r3, #6
 8013ec8:	617b      	str	r3, [r7, #20]
 8013eca:	e007      	b.n	8013edc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8013ecc:	79fb      	ldrb	r3, [r7, #7]
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	d102      	bne.n	8013ed8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8013ed2:	2309      	movs	r3, #9
 8013ed4:	617b      	str	r3, [r7, #20]
 8013ed6:	e001      	b.n	8013edc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8013ed8:	2309      	movs	r3, #9
 8013eda:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013edc:	68fb      	ldr	r3, [r7, #12]
 8013ede:	68db      	ldr	r3, [r3, #12]
 8013ee0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8013ee4:	68fb      	ldr	r3, [r7, #12]
 8013ee6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8013ee8:	68fb      	ldr	r3, [r7, #12]
 8013eea:	68da      	ldr	r2, [r3, #12]
 8013eec:	697b      	ldr	r3, [r7, #20]
 8013eee:	029b      	lsls	r3, r3, #10
 8013ef0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8013ef4:	431a      	orrs	r2, r3
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013efa:	2300      	movs	r3, #0
}
 8013efc:	4618      	mov	r0, r3
 8013efe:	371c      	adds	r7, #28
 8013f00:	46bd      	mov	sp, r7
 8013f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f06:	4770      	bx	lr
 8013f08:	00d8acbf 	.word	0x00d8acbf
 8013f0c:	00e4e1c0 	.word	0x00e4e1c0
 8013f10:	00f42400 	.word	0x00f42400
 8013f14:	01067380 	.word	0x01067380
 8013f18:	011a499f 	.word	0x011a499f
 8013f1c:	01312cff 	.word	0x01312cff
 8013f20:	014ca43f 	.word	0x014ca43f
 8013f24:	016e3600 	.word	0x016e3600
 8013f28:	01a6ab1f 	.word	0x01a6ab1f
 8013f2c:	01e84800 	.word	0x01e84800

08013f30 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013f30:	b480      	push	{r7}
 8013f32:	b083      	sub	sp, #12
 8013f34:	af00      	add	r7, sp, #0
 8013f36:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	689b      	ldr	r3, [r3, #8]
 8013f3c:	f043 0201 	orr.w	r2, r3, #1
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013f44:	2300      	movs	r3, #0
}
 8013f46:	4618      	mov	r0, r3
 8013f48:	370c      	adds	r7, #12
 8013f4a:	46bd      	mov	sp, r7
 8013f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f50:	4770      	bx	lr

08013f52 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013f52:	b480      	push	{r7}
 8013f54:	b083      	sub	sp, #12
 8013f56:	af00      	add	r7, sp, #0
 8013f58:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013f5a:	687b      	ldr	r3, [r7, #4]
 8013f5c:	689b      	ldr	r3, [r3, #8]
 8013f5e:	f023 0201 	bic.w	r2, r3, #1
 8013f62:	687b      	ldr	r3, [r7, #4]
 8013f64:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013f66:	2300      	movs	r3, #0
}
 8013f68:	4618      	mov	r0, r3
 8013f6a:	370c      	adds	r7, #12
 8013f6c:	46bd      	mov	sp, r7
 8013f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f72:	4770      	bx	lr

08013f74 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013f74:	b580      	push	{r7, lr}
 8013f76:	b084      	sub	sp, #16
 8013f78:	af00      	add	r7, sp, #0
 8013f7a:	6078      	str	r0, [r7, #4]
 8013f7c:	460b      	mov	r3, r1
 8013f7e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013f80:	2300      	movs	r3, #0
 8013f82:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013f84:	687b      	ldr	r3, [r7, #4]
 8013f86:	68db      	ldr	r3, [r3, #12]
 8013f88:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8013f90:	78fb      	ldrb	r3, [r7, #3]
 8013f92:	2b01      	cmp	r3, #1
 8013f94:	d115      	bne.n	8013fc2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	68db      	ldr	r3, [r3, #12]
 8013f9a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013fa2:	200a      	movs	r0, #10
 8013fa4:	f7f1 feb6 	bl	8005d14 <HAL_Delay>
      ms += 10U;
 8013fa8:	68fb      	ldr	r3, [r7, #12]
 8013faa:	330a      	adds	r3, #10
 8013fac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013fae:	6878      	ldr	r0, [r7, #4]
 8013fb0:	f001 f93f 	bl	8015232 <USB_GetMode>
 8013fb4:	4603      	mov	r3, r0
 8013fb6:	2b01      	cmp	r3, #1
 8013fb8:	d01e      	beq.n	8013ff8 <USB_SetCurrentMode+0x84>
 8013fba:	68fb      	ldr	r3, [r7, #12]
 8013fbc:	2bc7      	cmp	r3, #199	@ 0xc7
 8013fbe:	d9f0      	bls.n	8013fa2 <USB_SetCurrentMode+0x2e>
 8013fc0:	e01a      	b.n	8013ff8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8013fc2:	78fb      	ldrb	r3, [r7, #3]
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	d115      	bne.n	8013ff4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	68db      	ldr	r3, [r3, #12]
 8013fcc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8013fd0:	687b      	ldr	r3, [r7, #4]
 8013fd2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013fd4:	200a      	movs	r0, #10
 8013fd6:	f7f1 fe9d 	bl	8005d14 <HAL_Delay>
      ms += 10U;
 8013fda:	68fb      	ldr	r3, [r7, #12]
 8013fdc:	330a      	adds	r3, #10
 8013fde:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013fe0:	6878      	ldr	r0, [r7, #4]
 8013fe2:	f001 f926 	bl	8015232 <USB_GetMode>
 8013fe6:	4603      	mov	r3, r0
 8013fe8:	2b00      	cmp	r3, #0
 8013fea:	d005      	beq.n	8013ff8 <USB_SetCurrentMode+0x84>
 8013fec:	68fb      	ldr	r3, [r7, #12]
 8013fee:	2bc7      	cmp	r3, #199	@ 0xc7
 8013ff0:	d9f0      	bls.n	8013fd4 <USB_SetCurrentMode+0x60>
 8013ff2:	e001      	b.n	8013ff8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013ff4:	2301      	movs	r3, #1
 8013ff6:	e005      	b.n	8014004 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8013ff8:	68fb      	ldr	r3, [r7, #12]
 8013ffa:	2bc8      	cmp	r3, #200	@ 0xc8
 8013ffc:	d101      	bne.n	8014002 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8013ffe:	2301      	movs	r3, #1
 8014000:	e000      	b.n	8014004 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8014002:	2300      	movs	r3, #0
}
 8014004:	4618      	mov	r0, r3
 8014006:	3710      	adds	r7, #16
 8014008:	46bd      	mov	sp, r7
 801400a:	bd80      	pop	{r7, pc}

0801400c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801400c:	b084      	sub	sp, #16
 801400e:	b580      	push	{r7, lr}
 8014010:	b086      	sub	sp, #24
 8014012:	af00      	add	r7, sp, #0
 8014014:	6078      	str	r0, [r7, #4]
 8014016:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801401a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801401e:	2300      	movs	r3, #0
 8014020:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8014026:	2300      	movs	r3, #0
 8014028:	613b      	str	r3, [r7, #16]
 801402a:	e009      	b.n	8014040 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 801402c:	687a      	ldr	r2, [r7, #4]
 801402e:	693b      	ldr	r3, [r7, #16]
 8014030:	3340      	adds	r3, #64	@ 0x40
 8014032:	009b      	lsls	r3, r3, #2
 8014034:	4413      	add	r3, r2
 8014036:	2200      	movs	r2, #0
 8014038:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801403a:	693b      	ldr	r3, [r7, #16]
 801403c:	3301      	adds	r3, #1
 801403e:	613b      	str	r3, [r7, #16]
 8014040:	693b      	ldr	r3, [r7, #16]
 8014042:	2b0e      	cmp	r3, #14
 8014044:	d9f2      	bls.n	801402c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8014046:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801404a:	2b00      	cmp	r3, #0
 801404c:	d11c      	bne.n	8014088 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014054:	685b      	ldr	r3, [r3, #4]
 8014056:	68fa      	ldr	r2, [r7, #12]
 8014058:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801405c:	f043 0302 	orr.w	r3, r3, #2
 8014060:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014066:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	681b      	ldr	r3, [r3, #0]
 8014072:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	681b      	ldr	r3, [r3, #0]
 801407e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	601a      	str	r2, [r3, #0]
 8014086:	e005      	b.n	8014094 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801408c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8014094:	68fb      	ldr	r3, [r7, #12]
 8014096:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801409a:	461a      	mov	r2, r3
 801409c:	2300      	movs	r3, #0
 801409e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80140a0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80140a4:	2b01      	cmp	r3, #1
 80140a6:	d10d      	bne.n	80140c4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80140a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d104      	bne.n	80140ba <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80140b0:	2100      	movs	r1, #0
 80140b2:	6878      	ldr	r0, [r7, #4]
 80140b4:	f000 f968 	bl	8014388 <USB_SetDevSpeed>
 80140b8:	e008      	b.n	80140cc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80140ba:	2101      	movs	r1, #1
 80140bc:	6878      	ldr	r0, [r7, #4]
 80140be:	f000 f963 	bl	8014388 <USB_SetDevSpeed>
 80140c2:	e003      	b.n	80140cc <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80140c4:	2103      	movs	r1, #3
 80140c6:	6878      	ldr	r0, [r7, #4]
 80140c8:	f000 f95e 	bl	8014388 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80140cc:	2110      	movs	r1, #16
 80140ce:	6878      	ldr	r0, [r7, #4]
 80140d0:	f000 f8fa 	bl	80142c8 <USB_FlushTxFifo>
 80140d4:	4603      	mov	r3, r0
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d001      	beq.n	80140de <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80140da:	2301      	movs	r3, #1
 80140dc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80140de:	6878      	ldr	r0, [r7, #4]
 80140e0:	f000 f924 	bl	801432c <USB_FlushRxFifo>
 80140e4:	4603      	mov	r3, r0
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d001      	beq.n	80140ee <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80140ea:	2301      	movs	r3, #1
 80140ec:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80140ee:	68fb      	ldr	r3, [r7, #12]
 80140f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80140f4:	461a      	mov	r2, r3
 80140f6:	2300      	movs	r3, #0
 80140f8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80140fa:	68fb      	ldr	r3, [r7, #12]
 80140fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014100:	461a      	mov	r2, r3
 8014102:	2300      	movs	r3, #0
 8014104:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014106:	68fb      	ldr	r3, [r7, #12]
 8014108:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801410c:	461a      	mov	r2, r3
 801410e:	2300      	movs	r3, #0
 8014110:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014112:	2300      	movs	r3, #0
 8014114:	613b      	str	r3, [r7, #16]
 8014116:	e043      	b.n	80141a0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014118:	693b      	ldr	r3, [r7, #16]
 801411a:	015a      	lsls	r2, r3, #5
 801411c:	68fb      	ldr	r3, [r7, #12]
 801411e:	4413      	add	r3, r2
 8014120:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014124:	681b      	ldr	r3, [r3, #0]
 8014126:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801412a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801412e:	d118      	bne.n	8014162 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8014130:	693b      	ldr	r3, [r7, #16]
 8014132:	2b00      	cmp	r3, #0
 8014134:	d10a      	bne.n	801414c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8014136:	693b      	ldr	r3, [r7, #16]
 8014138:	015a      	lsls	r2, r3, #5
 801413a:	68fb      	ldr	r3, [r7, #12]
 801413c:	4413      	add	r3, r2
 801413e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014142:	461a      	mov	r2, r3
 8014144:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014148:	6013      	str	r3, [r2, #0]
 801414a:	e013      	b.n	8014174 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801414c:	693b      	ldr	r3, [r7, #16]
 801414e:	015a      	lsls	r2, r3, #5
 8014150:	68fb      	ldr	r3, [r7, #12]
 8014152:	4413      	add	r3, r2
 8014154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014158:	461a      	mov	r2, r3
 801415a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801415e:	6013      	str	r3, [r2, #0]
 8014160:	e008      	b.n	8014174 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8014162:	693b      	ldr	r3, [r7, #16]
 8014164:	015a      	lsls	r2, r3, #5
 8014166:	68fb      	ldr	r3, [r7, #12]
 8014168:	4413      	add	r3, r2
 801416a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801416e:	461a      	mov	r2, r3
 8014170:	2300      	movs	r3, #0
 8014172:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8014174:	693b      	ldr	r3, [r7, #16]
 8014176:	015a      	lsls	r2, r3, #5
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	4413      	add	r3, r2
 801417c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014180:	461a      	mov	r2, r3
 8014182:	2300      	movs	r3, #0
 8014184:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8014186:	693b      	ldr	r3, [r7, #16]
 8014188:	015a      	lsls	r2, r3, #5
 801418a:	68fb      	ldr	r3, [r7, #12]
 801418c:	4413      	add	r3, r2
 801418e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014192:	461a      	mov	r2, r3
 8014194:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014198:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801419a:	693b      	ldr	r3, [r7, #16]
 801419c:	3301      	adds	r3, #1
 801419e:	613b      	str	r3, [r7, #16]
 80141a0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80141a4:	461a      	mov	r2, r3
 80141a6:	693b      	ldr	r3, [r7, #16]
 80141a8:	4293      	cmp	r3, r2
 80141aa:	d3b5      	bcc.n	8014118 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80141ac:	2300      	movs	r3, #0
 80141ae:	613b      	str	r3, [r7, #16]
 80141b0:	e043      	b.n	801423a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80141b2:	693b      	ldr	r3, [r7, #16]
 80141b4:	015a      	lsls	r2, r3, #5
 80141b6:	68fb      	ldr	r3, [r7, #12]
 80141b8:	4413      	add	r3, r2
 80141ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141be:	681b      	ldr	r3, [r3, #0]
 80141c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80141c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80141c8:	d118      	bne.n	80141fc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80141ca:	693b      	ldr	r3, [r7, #16]
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	d10a      	bne.n	80141e6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80141d0:	693b      	ldr	r3, [r7, #16]
 80141d2:	015a      	lsls	r2, r3, #5
 80141d4:	68fb      	ldr	r3, [r7, #12]
 80141d6:	4413      	add	r3, r2
 80141d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141dc:	461a      	mov	r2, r3
 80141de:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80141e2:	6013      	str	r3, [r2, #0]
 80141e4:	e013      	b.n	801420e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80141e6:	693b      	ldr	r3, [r7, #16]
 80141e8:	015a      	lsls	r2, r3, #5
 80141ea:	68fb      	ldr	r3, [r7, #12]
 80141ec:	4413      	add	r3, r2
 80141ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141f2:	461a      	mov	r2, r3
 80141f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80141f8:	6013      	str	r3, [r2, #0]
 80141fa:	e008      	b.n	801420e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80141fc:	693b      	ldr	r3, [r7, #16]
 80141fe:	015a      	lsls	r2, r3, #5
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	4413      	add	r3, r2
 8014204:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014208:	461a      	mov	r2, r3
 801420a:	2300      	movs	r3, #0
 801420c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 801420e:	693b      	ldr	r3, [r7, #16]
 8014210:	015a      	lsls	r2, r3, #5
 8014212:	68fb      	ldr	r3, [r7, #12]
 8014214:	4413      	add	r3, r2
 8014216:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801421a:	461a      	mov	r2, r3
 801421c:	2300      	movs	r3, #0
 801421e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014220:	693b      	ldr	r3, [r7, #16]
 8014222:	015a      	lsls	r2, r3, #5
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	4413      	add	r3, r2
 8014228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801422c:	461a      	mov	r2, r3
 801422e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014232:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014234:	693b      	ldr	r3, [r7, #16]
 8014236:	3301      	adds	r3, #1
 8014238:	613b      	str	r3, [r7, #16]
 801423a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801423e:	461a      	mov	r2, r3
 8014240:	693b      	ldr	r3, [r7, #16]
 8014242:	4293      	cmp	r3, r2
 8014244:	d3b5      	bcc.n	80141b2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8014246:	68fb      	ldr	r3, [r7, #12]
 8014248:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801424c:	691b      	ldr	r3, [r3, #16]
 801424e:	68fa      	ldr	r2, [r7, #12]
 8014250:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014254:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014258:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	2200      	movs	r2, #0
 801425e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8014266:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8014268:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801426c:	2b00      	cmp	r3, #0
 801426e:	d105      	bne.n	801427c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	699b      	ldr	r3, [r3, #24]
 8014274:	f043 0210 	orr.w	r2, r3, #16
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	699a      	ldr	r2, [r3, #24]
 8014280:	4b0f      	ldr	r3, [pc, #60]	@ (80142c0 <USB_DevInit+0x2b4>)
 8014282:	4313      	orrs	r3, r2
 8014284:	687a      	ldr	r2, [r7, #4]
 8014286:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8014288:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 801428c:	2b00      	cmp	r3, #0
 801428e:	d005      	beq.n	801429c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	699b      	ldr	r3, [r3, #24]
 8014294:	f043 0208 	orr.w	r2, r3, #8
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 801429c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80142a0:	2b01      	cmp	r3, #1
 80142a2:	d105      	bne.n	80142b0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	699a      	ldr	r2, [r3, #24]
 80142a8:	4b06      	ldr	r3, [pc, #24]	@ (80142c4 <USB_DevInit+0x2b8>)
 80142aa:	4313      	orrs	r3, r2
 80142ac:	687a      	ldr	r2, [r7, #4]
 80142ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80142b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80142b2:	4618      	mov	r0, r3
 80142b4:	3718      	adds	r7, #24
 80142b6:	46bd      	mov	sp, r7
 80142b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80142bc:	b004      	add	sp, #16
 80142be:	4770      	bx	lr
 80142c0:	803c3800 	.word	0x803c3800
 80142c4:	40000004 	.word	0x40000004

080142c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80142c8:	b480      	push	{r7}
 80142ca:	b085      	sub	sp, #20
 80142cc:	af00      	add	r7, sp, #0
 80142ce:	6078      	str	r0, [r7, #4]
 80142d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80142d2:	2300      	movs	r3, #0
 80142d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80142d6:	68fb      	ldr	r3, [r7, #12]
 80142d8:	3301      	adds	r3, #1
 80142da:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80142dc:	68fb      	ldr	r3, [r7, #12]
 80142de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80142e2:	d901      	bls.n	80142e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80142e4:	2303      	movs	r3, #3
 80142e6:	e01b      	b.n	8014320 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80142e8:	687b      	ldr	r3, [r7, #4]
 80142ea:	691b      	ldr	r3, [r3, #16]
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	daf2      	bge.n	80142d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80142f0:	2300      	movs	r3, #0
 80142f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80142f4:	683b      	ldr	r3, [r7, #0]
 80142f6:	019b      	lsls	r3, r3, #6
 80142f8:	f043 0220 	orr.w	r2, r3, #32
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014300:	68fb      	ldr	r3, [r7, #12]
 8014302:	3301      	adds	r3, #1
 8014304:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801430c:	d901      	bls.n	8014312 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801430e:	2303      	movs	r3, #3
 8014310:	e006      	b.n	8014320 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	691b      	ldr	r3, [r3, #16]
 8014316:	f003 0320 	and.w	r3, r3, #32
 801431a:	2b20      	cmp	r3, #32
 801431c:	d0f0      	beq.n	8014300 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801431e:	2300      	movs	r3, #0
}
 8014320:	4618      	mov	r0, r3
 8014322:	3714      	adds	r7, #20
 8014324:	46bd      	mov	sp, r7
 8014326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801432a:	4770      	bx	lr

0801432c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801432c:	b480      	push	{r7}
 801432e:	b085      	sub	sp, #20
 8014330:	af00      	add	r7, sp, #0
 8014332:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014334:	2300      	movs	r3, #0
 8014336:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014338:	68fb      	ldr	r3, [r7, #12]
 801433a:	3301      	adds	r3, #1
 801433c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801433e:	68fb      	ldr	r3, [r7, #12]
 8014340:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014344:	d901      	bls.n	801434a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014346:	2303      	movs	r3, #3
 8014348:	e018      	b.n	801437c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801434a:	687b      	ldr	r3, [r7, #4]
 801434c:	691b      	ldr	r3, [r3, #16]
 801434e:	2b00      	cmp	r3, #0
 8014350:	daf2      	bge.n	8014338 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8014352:	2300      	movs	r3, #0
 8014354:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	2210      	movs	r2, #16
 801435a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	3301      	adds	r3, #1
 8014360:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014362:	68fb      	ldr	r3, [r7, #12]
 8014364:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014368:	d901      	bls.n	801436e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801436a:	2303      	movs	r3, #3
 801436c:	e006      	b.n	801437c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	691b      	ldr	r3, [r3, #16]
 8014372:	f003 0310 	and.w	r3, r3, #16
 8014376:	2b10      	cmp	r3, #16
 8014378:	d0f0      	beq.n	801435c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801437a:	2300      	movs	r3, #0
}
 801437c:	4618      	mov	r0, r3
 801437e:	3714      	adds	r7, #20
 8014380:	46bd      	mov	sp, r7
 8014382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014386:	4770      	bx	lr

08014388 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014388:	b480      	push	{r7}
 801438a:	b085      	sub	sp, #20
 801438c:	af00      	add	r7, sp, #0
 801438e:	6078      	str	r0, [r7, #4]
 8014390:	460b      	mov	r3, r1
 8014392:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014398:	68fb      	ldr	r3, [r7, #12]
 801439a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801439e:	681a      	ldr	r2, [r3, #0]
 80143a0:	78fb      	ldrb	r3, [r7, #3]
 80143a2:	68f9      	ldr	r1, [r7, #12]
 80143a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80143a8:	4313      	orrs	r3, r2
 80143aa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80143ac:	2300      	movs	r3, #0
}
 80143ae:	4618      	mov	r0, r3
 80143b0:	3714      	adds	r7, #20
 80143b2:	46bd      	mov	sp, r7
 80143b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143b8:	4770      	bx	lr

080143ba <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80143ba:	b480      	push	{r7}
 80143bc:	b087      	sub	sp, #28
 80143be:	af00      	add	r7, sp, #0
 80143c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80143c6:	693b      	ldr	r3, [r7, #16]
 80143c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80143cc:	689b      	ldr	r3, [r3, #8]
 80143ce:	f003 0306 	and.w	r3, r3, #6
 80143d2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80143d4:	68fb      	ldr	r3, [r7, #12]
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d102      	bne.n	80143e0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80143da:	2300      	movs	r3, #0
 80143dc:	75fb      	strb	r3, [r7, #23]
 80143de:	e00a      	b.n	80143f6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80143e0:	68fb      	ldr	r3, [r7, #12]
 80143e2:	2b02      	cmp	r3, #2
 80143e4:	d002      	beq.n	80143ec <USB_GetDevSpeed+0x32>
 80143e6:	68fb      	ldr	r3, [r7, #12]
 80143e8:	2b06      	cmp	r3, #6
 80143ea:	d102      	bne.n	80143f2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80143ec:	2302      	movs	r3, #2
 80143ee:	75fb      	strb	r3, [r7, #23]
 80143f0:	e001      	b.n	80143f6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80143f2:	230f      	movs	r3, #15
 80143f4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80143f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80143f8:	4618      	mov	r0, r3
 80143fa:	371c      	adds	r7, #28
 80143fc:	46bd      	mov	sp, r7
 80143fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014402:	4770      	bx	lr

08014404 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014404:	b480      	push	{r7}
 8014406:	b085      	sub	sp, #20
 8014408:	af00      	add	r7, sp, #0
 801440a:	6078      	str	r0, [r7, #4]
 801440c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014412:	683b      	ldr	r3, [r7, #0]
 8014414:	781b      	ldrb	r3, [r3, #0]
 8014416:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014418:	683b      	ldr	r3, [r7, #0]
 801441a:	785b      	ldrb	r3, [r3, #1]
 801441c:	2b01      	cmp	r3, #1
 801441e:	d139      	bne.n	8014494 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014420:	68fb      	ldr	r3, [r7, #12]
 8014422:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014426:	69da      	ldr	r2, [r3, #28]
 8014428:	683b      	ldr	r3, [r7, #0]
 801442a:	781b      	ldrb	r3, [r3, #0]
 801442c:	f003 030f 	and.w	r3, r3, #15
 8014430:	2101      	movs	r1, #1
 8014432:	fa01 f303 	lsl.w	r3, r1, r3
 8014436:	b29b      	uxth	r3, r3
 8014438:	68f9      	ldr	r1, [r7, #12]
 801443a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801443e:	4313      	orrs	r3, r2
 8014440:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014442:	68bb      	ldr	r3, [r7, #8]
 8014444:	015a      	lsls	r2, r3, #5
 8014446:	68fb      	ldr	r3, [r7, #12]
 8014448:	4413      	add	r3, r2
 801444a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801444e:	681b      	ldr	r3, [r3, #0]
 8014450:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014454:	2b00      	cmp	r3, #0
 8014456:	d153      	bne.n	8014500 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014458:	68bb      	ldr	r3, [r7, #8]
 801445a:	015a      	lsls	r2, r3, #5
 801445c:	68fb      	ldr	r3, [r7, #12]
 801445e:	4413      	add	r3, r2
 8014460:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014464:	681a      	ldr	r2, [r3, #0]
 8014466:	683b      	ldr	r3, [r7, #0]
 8014468:	689b      	ldr	r3, [r3, #8]
 801446a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801446e:	683b      	ldr	r3, [r7, #0]
 8014470:	791b      	ldrb	r3, [r3, #4]
 8014472:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014474:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014476:	68bb      	ldr	r3, [r7, #8]
 8014478:	059b      	lsls	r3, r3, #22
 801447a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801447c:	431a      	orrs	r2, r3
 801447e:	68bb      	ldr	r3, [r7, #8]
 8014480:	0159      	lsls	r1, r3, #5
 8014482:	68fb      	ldr	r3, [r7, #12]
 8014484:	440b      	add	r3, r1
 8014486:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801448a:	4619      	mov	r1, r3
 801448c:	4b20      	ldr	r3, [pc, #128]	@ (8014510 <USB_ActivateEndpoint+0x10c>)
 801448e:	4313      	orrs	r3, r2
 8014490:	600b      	str	r3, [r1, #0]
 8014492:	e035      	b.n	8014500 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801449a:	69da      	ldr	r2, [r3, #28]
 801449c:	683b      	ldr	r3, [r7, #0]
 801449e:	781b      	ldrb	r3, [r3, #0]
 80144a0:	f003 030f 	and.w	r3, r3, #15
 80144a4:	2101      	movs	r1, #1
 80144a6:	fa01 f303 	lsl.w	r3, r1, r3
 80144aa:	041b      	lsls	r3, r3, #16
 80144ac:	68f9      	ldr	r1, [r7, #12]
 80144ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80144b2:	4313      	orrs	r3, r2
 80144b4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80144b6:	68bb      	ldr	r3, [r7, #8]
 80144b8:	015a      	lsls	r2, r3, #5
 80144ba:	68fb      	ldr	r3, [r7, #12]
 80144bc:	4413      	add	r3, r2
 80144be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80144c2:	681b      	ldr	r3, [r3, #0]
 80144c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80144c8:	2b00      	cmp	r3, #0
 80144ca:	d119      	bne.n	8014500 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80144cc:	68bb      	ldr	r3, [r7, #8]
 80144ce:	015a      	lsls	r2, r3, #5
 80144d0:	68fb      	ldr	r3, [r7, #12]
 80144d2:	4413      	add	r3, r2
 80144d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80144d8:	681a      	ldr	r2, [r3, #0]
 80144da:	683b      	ldr	r3, [r7, #0]
 80144dc:	689b      	ldr	r3, [r3, #8]
 80144de:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80144e2:	683b      	ldr	r3, [r7, #0]
 80144e4:	791b      	ldrb	r3, [r3, #4]
 80144e6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80144e8:	430b      	orrs	r3, r1
 80144ea:	431a      	orrs	r2, r3
 80144ec:	68bb      	ldr	r3, [r7, #8]
 80144ee:	0159      	lsls	r1, r3, #5
 80144f0:	68fb      	ldr	r3, [r7, #12]
 80144f2:	440b      	add	r3, r1
 80144f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80144f8:	4619      	mov	r1, r3
 80144fa:	4b05      	ldr	r3, [pc, #20]	@ (8014510 <USB_ActivateEndpoint+0x10c>)
 80144fc:	4313      	orrs	r3, r2
 80144fe:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014500:	2300      	movs	r3, #0
}
 8014502:	4618      	mov	r0, r3
 8014504:	3714      	adds	r7, #20
 8014506:	46bd      	mov	sp, r7
 8014508:	f85d 7b04 	ldr.w	r7, [sp], #4
 801450c:	4770      	bx	lr
 801450e:	bf00      	nop
 8014510:	10008000 	.word	0x10008000

08014514 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014514:	b480      	push	{r7}
 8014516:	b085      	sub	sp, #20
 8014518:	af00      	add	r7, sp, #0
 801451a:	6078      	str	r0, [r7, #4]
 801451c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014522:	683b      	ldr	r3, [r7, #0]
 8014524:	781b      	ldrb	r3, [r3, #0]
 8014526:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014528:	683b      	ldr	r3, [r7, #0]
 801452a:	785b      	ldrb	r3, [r3, #1]
 801452c:	2b01      	cmp	r3, #1
 801452e:	d161      	bne.n	80145f4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014530:	68bb      	ldr	r3, [r7, #8]
 8014532:	015a      	lsls	r2, r3, #5
 8014534:	68fb      	ldr	r3, [r7, #12]
 8014536:	4413      	add	r3, r2
 8014538:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801453c:	681b      	ldr	r3, [r3, #0]
 801453e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014542:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014546:	d11f      	bne.n	8014588 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014548:	68bb      	ldr	r3, [r7, #8]
 801454a:	015a      	lsls	r2, r3, #5
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	4413      	add	r3, r2
 8014550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014554:	681b      	ldr	r3, [r3, #0]
 8014556:	68ba      	ldr	r2, [r7, #8]
 8014558:	0151      	lsls	r1, r2, #5
 801455a:	68fa      	ldr	r2, [r7, #12]
 801455c:	440a      	add	r2, r1
 801455e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014562:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014566:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8014568:	68bb      	ldr	r3, [r7, #8]
 801456a:	015a      	lsls	r2, r3, #5
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	4413      	add	r3, r2
 8014570:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014574:	681b      	ldr	r3, [r3, #0]
 8014576:	68ba      	ldr	r2, [r7, #8]
 8014578:	0151      	lsls	r1, r2, #5
 801457a:	68fa      	ldr	r2, [r7, #12]
 801457c:	440a      	add	r2, r1
 801457e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014582:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014586:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014588:	68fb      	ldr	r3, [r7, #12]
 801458a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801458e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014590:	683b      	ldr	r3, [r7, #0]
 8014592:	781b      	ldrb	r3, [r3, #0]
 8014594:	f003 030f 	and.w	r3, r3, #15
 8014598:	2101      	movs	r1, #1
 801459a:	fa01 f303 	lsl.w	r3, r1, r3
 801459e:	b29b      	uxth	r3, r3
 80145a0:	43db      	mvns	r3, r3
 80145a2:	68f9      	ldr	r1, [r7, #12]
 80145a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80145a8:	4013      	ands	r3, r2
 80145aa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80145ac:	68fb      	ldr	r3, [r7, #12]
 80145ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80145b2:	69da      	ldr	r2, [r3, #28]
 80145b4:	683b      	ldr	r3, [r7, #0]
 80145b6:	781b      	ldrb	r3, [r3, #0]
 80145b8:	f003 030f 	and.w	r3, r3, #15
 80145bc:	2101      	movs	r1, #1
 80145be:	fa01 f303 	lsl.w	r3, r1, r3
 80145c2:	b29b      	uxth	r3, r3
 80145c4:	43db      	mvns	r3, r3
 80145c6:	68f9      	ldr	r1, [r7, #12]
 80145c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80145cc:	4013      	ands	r3, r2
 80145ce:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80145d0:	68bb      	ldr	r3, [r7, #8]
 80145d2:	015a      	lsls	r2, r3, #5
 80145d4:	68fb      	ldr	r3, [r7, #12]
 80145d6:	4413      	add	r3, r2
 80145d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80145dc:	681a      	ldr	r2, [r3, #0]
 80145de:	68bb      	ldr	r3, [r7, #8]
 80145e0:	0159      	lsls	r1, r3, #5
 80145e2:	68fb      	ldr	r3, [r7, #12]
 80145e4:	440b      	add	r3, r1
 80145e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80145ea:	4619      	mov	r1, r3
 80145ec:	4b35      	ldr	r3, [pc, #212]	@ (80146c4 <USB_DeactivateEndpoint+0x1b0>)
 80145ee:	4013      	ands	r3, r2
 80145f0:	600b      	str	r3, [r1, #0]
 80145f2:	e060      	b.n	80146b6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80145f4:	68bb      	ldr	r3, [r7, #8]
 80145f6:	015a      	lsls	r2, r3, #5
 80145f8:	68fb      	ldr	r3, [r7, #12]
 80145fa:	4413      	add	r3, r2
 80145fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014600:	681b      	ldr	r3, [r3, #0]
 8014602:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014606:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801460a:	d11f      	bne.n	801464c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801460c:	68bb      	ldr	r3, [r7, #8]
 801460e:	015a      	lsls	r2, r3, #5
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	4413      	add	r3, r2
 8014614:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014618:	681b      	ldr	r3, [r3, #0]
 801461a:	68ba      	ldr	r2, [r7, #8]
 801461c:	0151      	lsls	r1, r2, #5
 801461e:	68fa      	ldr	r2, [r7, #12]
 8014620:	440a      	add	r2, r1
 8014622:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014626:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801462a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 801462c:	68bb      	ldr	r3, [r7, #8]
 801462e:	015a      	lsls	r2, r3, #5
 8014630:	68fb      	ldr	r3, [r7, #12]
 8014632:	4413      	add	r3, r2
 8014634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014638:	681b      	ldr	r3, [r3, #0]
 801463a:	68ba      	ldr	r2, [r7, #8]
 801463c:	0151      	lsls	r1, r2, #5
 801463e:	68fa      	ldr	r2, [r7, #12]
 8014640:	440a      	add	r2, r1
 8014642:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014646:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801464a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014652:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014654:	683b      	ldr	r3, [r7, #0]
 8014656:	781b      	ldrb	r3, [r3, #0]
 8014658:	f003 030f 	and.w	r3, r3, #15
 801465c:	2101      	movs	r1, #1
 801465e:	fa01 f303 	lsl.w	r3, r1, r3
 8014662:	041b      	lsls	r3, r3, #16
 8014664:	43db      	mvns	r3, r3
 8014666:	68f9      	ldr	r1, [r7, #12]
 8014668:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801466c:	4013      	ands	r3, r2
 801466e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014670:	68fb      	ldr	r3, [r7, #12]
 8014672:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014676:	69da      	ldr	r2, [r3, #28]
 8014678:	683b      	ldr	r3, [r7, #0]
 801467a:	781b      	ldrb	r3, [r3, #0]
 801467c:	f003 030f 	and.w	r3, r3, #15
 8014680:	2101      	movs	r1, #1
 8014682:	fa01 f303 	lsl.w	r3, r1, r3
 8014686:	041b      	lsls	r3, r3, #16
 8014688:	43db      	mvns	r3, r3
 801468a:	68f9      	ldr	r1, [r7, #12]
 801468c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014690:	4013      	ands	r3, r2
 8014692:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8014694:	68bb      	ldr	r3, [r7, #8]
 8014696:	015a      	lsls	r2, r3, #5
 8014698:	68fb      	ldr	r3, [r7, #12]
 801469a:	4413      	add	r3, r2
 801469c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80146a0:	681a      	ldr	r2, [r3, #0]
 80146a2:	68bb      	ldr	r3, [r7, #8]
 80146a4:	0159      	lsls	r1, r3, #5
 80146a6:	68fb      	ldr	r3, [r7, #12]
 80146a8:	440b      	add	r3, r1
 80146aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80146ae:	4619      	mov	r1, r3
 80146b0:	4b05      	ldr	r3, [pc, #20]	@ (80146c8 <USB_DeactivateEndpoint+0x1b4>)
 80146b2:	4013      	ands	r3, r2
 80146b4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80146b6:	2300      	movs	r3, #0
}
 80146b8:	4618      	mov	r0, r3
 80146ba:	3714      	adds	r7, #20
 80146bc:	46bd      	mov	sp, r7
 80146be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146c2:	4770      	bx	lr
 80146c4:	ec337800 	.word	0xec337800
 80146c8:	eff37800 	.word	0xeff37800

080146cc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80146cc:	b580      	push	{r7, lr}
 80146ce:	b08a      	sub	sp, #40	@ 0x28
 80146d0:	af02      	add	r7, sp, #8
 80146d2:	60f8      	str	r0, [r7, #12]
 80146d4:	60b9      	str	r1, [r7, #8]
 80146d6:	4613      	mov	r3, r2
 80146d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80146da:	68fb      	ldr	r3, [r7, #12]
 80146dc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80146de:	68bb      	ldr	r3, [r7, #8]
 80146e0:	781b      	ldrb	r3, [r3, #0]
 80146e2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80146e4:	68bb      	ldr	r3, [r7, #8]
 80146e6:	785b      	ldrb	r3, [r3, #1]
 80146e8:	2b01      	cmp	r3, #1
 80146ea:	f040 8185 	bne.w	80149f8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80146ee:	68bb      	ldr	r3, [r7, #8]
 80146f0:	691b      	ldr	r3, [r3, #16]
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	d132      	bne.n	801475c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80146f6:	69bb      	ldr	r3, [r7, #24]
 80146f8:	015a      	lsls	r2, r3, #5
 80146fa:	69fb      	ldr	r3, [r7, #28]
 80146fc:	4413      	add	r3, r2
 80146fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014702:	691a      	ldr	r2, [r3, #16]
 8014704:	69bb      	ldr	r3, [r7, #24]
 8014706:	0159      	lsls	r1, r3, #5
 8014708:	69fb      	ldr	r3, [r7, #28]
 801470a:	440b      	add	r3, r1
 801470c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014710:	4619      	mov	r1, r3
 8014712:	4ba7      	ldr	r3, [pc, #668]	@ (80149b0 <USB_EPStartXfer+0x2e4>)
 8014714:	4013      	ands	r3, r2
 8014716:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014718:	69bb      	ldr	r3, [r7, #24]
 801471a:	015a      	lsls	r2, r3, #5
 801471c:	69fb      	ldr	r3, [r7, #28]
 801471e:	4413      	add	r3, r2
 8014720:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014724:	691b      	ldr	r3, [r3, #16]
 8014726:	69ba      	ldr	r2, [r7, #24]
 8014728:	0151      	lsls	r1, r2, #5
 801472a:	69fa      	ldr	r2, [r7, #28]
 801472c:	440a      	add	r2, r1
 801472e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014732:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014736:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014738:	69bb      	ldr	r3, [r7, #24]
 801473a:	015a      	lsls	r2, r3, #5
 801473c:	69fb      	ldr	r3, [r7, #28]
 801473e:	4413      	add	r3, r2
 8014740:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014744:	691a      	ldr	r2, [r3, #16]
 8014746:	69bb      	ldr	r3, [r7, #24]
 8014748:	0159      	lsls	r1, r3, #5
 801474a:	69fb      	ldr	r3, [r7, #28]
 801474c:	440b      	add	r3, r1
 801474e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014752:	4619      	mov	r1, r3
 8014754:	4b97      	ldr	r3, [pc, #604]	@ (80149b4 <USB_EPStartXfer+0x2e8>)
 8014756:	4013      	ands	r3, r2
 8014758:	610b      	str	r3, [r1, #16]
 801475a:	e097      	b.n	801488c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801475c:	69bb      	ldr	r3, [r7, #24]
 801475e:	015a      	lsls	r2, r3, #5
 8014760:	69fb      	ldr	r3, [r7, #28]
 8014762:	4413      	add	r3, r2
 8014764:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014768:	691a      	ldr	r2, [r3, #16]
 801476a:	69bb      	ldr	r3, [r7, #24]
 801476c:	0159      	lsls	r1, r3, #5
 801476e:	69fb      	ldr	r3, [r7, #28]
 8014770:	440b      	add	r3, r1
 8014772:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014776:	4619      	mov	r1, r3
 8014778:	4b8e      	ldr	r3, [pc, #568]	@ (80149b4 <USB_EPStartXfer+0x2e8>)
 801477a:	4013      	ands	r3, r2
 801477c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801477e:	69bb      	ldr	r3, [r7, #24]
 8014780:	015a      	lsls	r2, r3, #5
 8014782:	69fb      	ldr	r3, [r7, #28]
 8014784:	4413      	add	r3, r2
 8014786:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801478a:	691a      	ldr	r2, [r3, #16]
 801478c:	69bb      	ldr	r3, [r7, #24]
 801478e:	0159      	lsls	r1, r3, #5
 8014790:	69fb      	ldr	r3, [r7, #28]
 8014792:	440b      	add	r3, r1
 8014794:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014798:	4619      	mov	r1, r3
 801479a:	4b85      	ldr	r3, [pc, #532]	@ (80149b0 <USB_EPStartXfer+0x2e4>)
 801479c:	4013      	ands	r3, r2
 801479e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80147a0:	69bb      	ldr	r3, [r7, #24]
 80147a2:	2b00      	cmp	r3, #0
 80147a4:	d11a      	bne.n	80147dc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80147a6:	68bb      	ldr	r3, [r7, #8]
 80147a8:	691a      	ldr	r2, [r3, #16]
 80147aa:	68bb      	ldr	r3, [r7, #8]
 80147ac:	689b      	ldr	r3, [r3, #8]
 80147ae:	429a      	cmp	r2, r3
 80147b0:	d903      	bls.n	80147ba <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80147b2:	68bb      	ldr	r3, [r7, #8]
 80147b4:	689a      	ldr	r2, [r3, #8]
 80147b6:	68bb      	ldr	r3, [r7, #8]
 80147b8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80147ba:	69bb      	ldr	r3, [r7, #24]
 80147bc:	015a      	lsls	r2, r3, #5
 80147be:	69fb      	ldr	r3, [r7, #28]
 80147c0:	4413      	add	r3, r2
 80147c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147c6:	691b      	ldr	r3, [r3, #16]
 80147c8:	69ba      	ldr	r2, [r7, #24]
 80147ca:	0151      	lsls	r1, r2, #5
 80147cc:	69fa      	ldr	r2, [r7, #28]
 80147ce:	440a      	add	r2, r1
 80147d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80147d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80147d8:	6113      	str	r3, [r2, #16]
 80147da:	e044      	b.n	8014866 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80147dc:	68bb      	ldr	r3, [r7, #8]
 80147de:	691a      	ldr	r2, [r3, #16]
 80147e0:	68bb      	ldr	r3, [r7, #8]
 80147e2:	689b      	ldr	r3, [r3, #8]
 80147e4:	4413      	add	r3, r2
 80147e6:	1e5a      	subs	r2, r3, #1
 80147e8:	68bb      	ldr	r3, [r7, #8]
 80147ea:	689b      	ldr	r3, [r3, #8]
 80147ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80147f0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80147f2:	69bb      	ldr	r3, [r7, #24]
 80147f4:	015a      	lsls	r2, r3, #5
 80147f6:	69fb      	ldr	r3, [r7, #28]
 80147f8:	4413      	add	r3, r2
 80147fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147fe:	691a      	ldr	r2, [r3, #16]
 8014800:	8afb      	ldrh	r3, [r7, #22]
 8014802:	04d9      	lsls	r1, r3, #19
 8014804:	4b6c      	ldr	r3, [pc, #432]	@ (80149b8 <USB_EPStartXfer+0x2ec>)
 8014806:	400b      	ands	r3, r1
 8014808:	69b9      	ldr	r1, [r7, #24]
 801480a:	0148      	lsls	r0, r1, #5
 801480c:	69f9      	ldr	r1, [r7, #28]
 801480e:	4401      	add	r1, r0
 8014810:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014814:	4313      	orrs	r3, r2
 8014816:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8014818:	68bb      	ldr	r3, [r7, #8]
 801481a:	791b      	ldrb	r3, [r3, #4]
 801481c:	2b01      	cmp	r3, #1
 801481e:	d122      	bne.n	8014866 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8014820:	69bb      	ldr	r3, [r7, #24]
 8014822:	015a      	lsls	r2, r3, #5
 8014824:	69fb      	ldr	r3, [r7, #28]
 8014826:	4413      	add	r3, r2
 8014828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801482c:	691b      	ldr	r3, [r3, #16]
 801482e:	69ba      	ldr	r2, [r7, #24]
 8014830:	0151      	lsls	r1, r2, #5
 8014832:	69fa      	ldr	r2, [r7, #28]
 8014834:	440a      	add	r2, r1
 8014836:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801483a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801483e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8014840:	69bb      	ldr	r3, [r7, #24]
 8014842:	015a      	lsls	r2, r3, #5
 8014844:	69fb      	ldr	r3, [r7, #28]
 8014846:	4413      	add	r3, r2
 8014848:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801484c:	691a      	ldr	r2, [r3, #16]
 801484e:	8afb      	ldrh	r3, [r7, #22]
 8014850:	075b      	lsls	r3, r3, #29
 8014852:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8014856:	69b9      	ldr	r1, [r7, #24]
 8014858:	0148      	lsls	r0, r1, #5
 801485a:	69f9      	ldr	r1, [r7, #28]
 801485c:	4401      	add	r1, r0
 801485e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014862:	4313      	orrs	r3, r2
 8014864:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8014866:	69bb      	ldr	r3, [r7, #24]
 8014868:	015a      	lsls	r2, r3, #5
 801486a:	69fb      	ldr	r3, [r7, #28]
 801486c:	4413      	add	r3, r2
 801486e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014872:	691a      	ldr	r2, [r3, #16]
 8014874:	68bb      	ldr	r3, [r7, #8]
 8014876:	691b      	ldr	r3, [r3, #16]
 8014878:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801487c:	69b9      	ldr	r1, [r7, #24]
 801487e:	0148      	lsls	r0, r1, #5
 8014880:	69f9      	ldr	r1, [r7, #28]
 8014882:	4401      	add	r1, r0
 8014884:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014888:	4313      	orrs	r3, r2
 801488a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 801488c:	79fb      	ldrb	r3, [r7, #7]
 801488e:	2b01      	cmp	r3, #1
 8014890:	d14b      	bne.n	801492a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8014892:	68bb      	ldr	r3, [r7, #8]
 8014894:	69db      	ldr	r3, [r3, #28]
 8014896:	2b00      	cmp	r3, #0
 8014898:	d009      	beq.n	80148ae <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801489a:	69bb      	ldr	r3, [r7, #24]
 801489c:	015a      	lsls	r2, r3, #5
 801489e:	69fb      	ldr	r3, [r7, #28]
 80148a0:	4413      	add	r3, r2
 80148a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80148a6:	461a      	mov	r2, r3
 80148a8:	68bb      	ldr	r3, [r7, #8]
 80148aa:	69db      	ldr	r3, [r3, #28]
 80148ac:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80148ae:	68bb      	ldr	r3, [r7, #8]
 80148b0:	791b      	ldrb	r3, [r3, #4]
 80148b2:	2b01      	cmp	r3, #1
 80148b4:	d128      	bne.n	8014908 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80148b6:	69fb      	ldr	r3, [r7, #28]
 80148b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80148bc:	689b      	ldr	r3, [r3, #8]
 80148be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	d110      	bne.n	80148e8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80148c6:	69bb      	ldr	r3, [r7, #24]
 80148c8:	015a      	lsls	r2, r3, #5
 80148ca:	69fb      	ldr	r3, [r7, #28]
 80148cc:	4413      	add	r3, r2
 80148ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80148d2:	681b      	ldr	r3, [r3, #0]
 80148d4:	69ba      	ldr	r2, [r7, #24]
 80148d6:	0151      	lsls	r1, r2, #5
 80148d8:	69fa      	ldr	r2, [r7, #28]
 80148da:	440a      	add	r2, r1
 80148dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80148e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80148e4:	6013      	str	r3, [r2, #0]
 80148e6:	e00f      	b.n	8014908 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80148e8:	69bb      	ldr	r3, [r7, #24]
 80148ea:	015a      	lsls	r2, r3, #5
 80148ec:	69fb      	ldr	r3, [r7, #28]
 80148ee:	4413      	add	r3, r2
 80148f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80148f4:	681b      	ldr	r3, [r3, #0]
 80148f6:	69ba      	ldr	r2, [r7, #24]
 80148f8:	0151      	lsls	r1, r2, #5
 80148fa:	69fa      	ldr	r2, [r7, #28]
 80148fc:	440a      	add	r2, r1
 80148fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014902:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014906:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014908:	69bb      	ldr	r3, [r7, #24]
 801490a:	015a      	lsls	r2, r3, #5
 801490c:	69fb      	ldr	r3, [r7, #28]
 801490e:	4413      	add	r3, r2
 8014910:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014914:	681b      	ldr	r3, [r3, #0]
 8014916:	69ba      	ldr	r2, [r7, #24]
 8014918:	0151      	lsls	r1, r2, #5
 801491a:	69fa      	ldr	r2, [r7, #28]
 801491c:	440a      	add	r2, r1
 801491e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014922:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014926:	6013      	str	r3, [r2, #0]
 8014928:	e169      	b.n	8014bfe <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801492a:	69bb      	ldr	r3, [r7, #24]
 801492c:	015a      	lsls	r2, r3, #5
 801492e:	69fb      	ldr	r3, [r7, #28]
 8014930:	4413      	add	r3, r2
 8014932:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014936:	681b      	ldr	r3, [r3, #0]
 8014938:	69ba      	ldr	r2, [r7, #24]
 801493a:	0151      	lsls	r1, r2, #5
 801493c:	69fa      	ldr	r2, [r7, #28]
 801493e:	440a      	add	r2, r1
 8014940:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014944:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014948:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801494a:	68bb      	ldr	r3, [r7, #8]
 801494c:	791b      	ldrb	r3, [r3, #4]
 801494e:	2b01      	cmp	r3, #1
 8014950:	d015      	beq.n	801497e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8014952:	68bb      	ldr	r3, [r7, #8]
 8014954:	691b      	ldr	r3, [r3, #16]
 8014956:	2b00      	cmp	r3, #0
 8014958:	f000 8151 	beq.w	8014bfe <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801495c:	69fb      	ldr	r3, [r7, #28]
 801495e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014962:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014964:	68bb      	ldr	r3, [r7, #8]
 8014966:	781b      	ldrb	r3, [r3, #0]
 8014968:	f003 030f 	and.w	r3, r3, #15
 801496c:	2101      	movs	r1, #1
 801496e:	fa01 f303 	lsl.w	r3, r1, r3
 8014972:	69f9      	ldr	r1, [r7, #28]
 8014974:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014978:	4313      	orrs	r3, r2
 801497a:	634b      	str	r3, [r1, #52]	@ 0x34
 801497c:	e13f      	b.n	8014bfe <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801497e:	69fb      	ldr	r3, [r7, #28]
 8014980:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014984:	689b      	ldr	r3, [r3, #8]
 8014986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801498a:	2b00      	cmp	r3, #0
 801498c:	d116      	bne.n	80149bc <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801498e:	69bb      	ldr	r3, [r7, #24]
 8014990:	015a      	lsls	r2, r3, #5
 8014992:	69fb      	ldr	r3, [r7, #28]
 8014994:	4413      	add	r3, r2
 8014996:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801499a:	681b      	ldr	r3, [r3, #0]
 801499c:	69ba      	ldr	r2, [r7, #24]
 801499e:	0151      	lsls	r1, r2, #5
 80149a0:	69fa      	ldr	r2, [r7, #28]
 80149a2:	440a      	add	r2, r1
 80149a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80149a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80149ac:	6013      	str	r3, [r2, #0]
 80149ae:	e015      	b.n	80149dc <USB_EPStartXfer+0x310>
 80149b0:	e007ffff 	.word	0xe007ffff
 80149b4:	fff80000 	.word	0xfff80000
 80149b8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80149bc:	69bb      	ldr	r3, [r7, #24]
 80149be:	015a      	lsls	r2, r3, #5
 80149c0:	69fb      	ldr	r3, [r7, #28]
 80149c2:	4413      	add	r3, r2
 80149c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80149c8:	681b      	ldr	r3, [r3, #0]
 80149ca:	69ba      	ldr	r2, [r7, #24]
 80149cc:	0151      	lsls	r1, r2, #5
 80149ce:	69fa      	ldr	r2, [r7, #28]
 80149d0:	440a      	add	r2, r1
 80149d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80149d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80149da:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80149dc:	68bb      	ldr	r3, [r7, #8]
 80149de:	68d9      	ldr	r1, [r3, #12]
 80149e0:	68bb      	ldr	r3, [r7, #8]
 80149e2:	781a      	ldrb	r2, [r3, #0]
 80149e4:	68bb      	ldr	r3, [r7, #8]
 80149e6:	691b      	ldr	r3, [r3, #16]
 80149e8:	b298      	uxth	r0, r3
 80149ea:	79fb      	ldrb	r3, [r7, #7]
 80149ec:	9300      	str	r3, [sp, #0]
 80149ee:	4603      	mov	r3, r0
 80149f0:	68f8      	ldr	r0, [r7, #12]
 80149f2:	f000 f9b9 	bl	8014d68 <USB_WritePacket>
 80149f6:	e102      	b.n	8014bfe <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80149f8:	69bb      	ldr	r3, [r7, #24]
 80149fa:	015a      	lsls	r2, r3, #5
 80149fc:	69fb      	ldr	r3, [r7, #28]
 80149fe:	4413      	add	r3, r2
 8014a00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a04:	691a      	ldr	r2, [r3, #16]
 8014a06:	69bb      	ldr	r3, [r7, #24]
 8014a08:	0159      	lsls	r1, r3, #5
 8014a0a:	69fb      	ldr	r3, [r7, #28]
 8014a0c:	440b      	add	r3, r1
 8014a0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a12:	4619      	mov	r1, r3
 8014a14:	4b7c      	ldr	r3, [pc, #496]	@ (8014c08 <USB_EPStartXfer+0x53c>)
 8014a16:	4013      	ands	r3, r2
 8014a18:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8014a1a:	69bb      	ldr	r3, [r7, #24]
 8014a1c:	015a      	lsls	r2, r3, #5
 8014a1e:	69fb      	ldr	r3, [r7, #28]
 8014a20:	4413      	add	r3, r2
 8014a22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a26:	691a      	ldr	r2, [r3, #16]
 8014a28:	69bb      	ldr	r3, [r7, #24]
 8014a2a:	0159      	lsls	r1, r3, #5
 8014a2c:	69fb      	ldr	r3, [r7, #28]
 8014a2e:	440b      	add	r3, r1
 8014a30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a34:	4619      	mov	r1, r3
 8014a36:	4b75      	ldr	r3, [pc, #468]	@ (8014c0c <USB_EPStartXfer+0x540>)
 8014a38:	4013      	ands	r3, r2
 8014a3a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8014a3c:	69bb      	ldr	r3, [r7, #24]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d12f      	bne.n	8014aa2 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8014a42:	68bb      	ldr	r3, [r7, #8]
 8014a44:	691b      	ldr	r3, [r3, #16]
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d003      	beq.n	8014a52 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8014a4a:	68bb      	ldr	r3, [r7, #8]
 8014a4c:	689a      	ldr	r2, [r3, #8]
 8014a4e:	68bb      	ldr	r3, [r7, #8]
 8014a50:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8014a52:	68bb      	ldr	r3, [r7, #8]
 8014a54:	689a      	ldr	r2, [r3, #8]
 8014a56:	68bb      	ldr	r3, [r7, #8]
 8014a58:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8014a5a:	69bb      	ldr	r3, [r7, #24]
 8014a5c:	015a      	lsls	r2, r3, #5
 8014a5e:	69fb      	ldr	r3, [r7, #28]
 8014a60:	4413      	add	r3, r2
 8014a62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a66:	691a      	ldr	r2, [r3, #16]
 8014a68:	68bb      	ldr	r3, [r7, #8]
 8014a6a:	6a1b      	ldr	r3, [r3, #32]
 8014a6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014a70:	69b9      	ldr	r1, [r7, #24]
 8014a72:	0148      	lsls	r0, r1, #5
 8014a74:	69f9      	ldr	r1, [r7, #28]
 8014a76:	4401      	add	r1, r0
 8014a78:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014a7c:	4313      	orrs	r3, r2
 8014a7e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014a80:	69bb      	ldr	r3, [r7, #24]
 8014a82:	015a      	lsls	r2, r3, #5
 8014a84:	69fb      	ldr	r3, [r7, #28]
 8014a86:	4413      	add	r3, r2
 8014a88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a8c:	691b      	ldr	r3, [r3, #16]
 8014a8e:	69ba      	ldr	r2, [r7, #24]
 8014a90:	0151      	lsls	r1, r2, #5
 8014a92:	69fa      	ldr	r2, [r7, #28]
 8014a94:	440a      	add	r2, r1
 8014a96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014a9a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014a9e:	6113      	str	r3, [r2, #16]
 8014aa0:	e05f      	b.n	8014b62 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8014aa2:	68bb      	ldr	r3, [r7, #8]
 8014aa4:	691b      	ldr	r3, [r3, #16]
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	d123      	bne.n	8014af2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8014aaa:	69bb      	ldr	r3, [r7, #24]
 8014aac:	015a      	lsls	r2, r3, #5
 8014aae:	69fb      	ldr	r3, [r7, #28]
 8014ab0:	4413      	add	r3, r2
 8014ab2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ab6:	691a      	ldr	r2, [r3, #16]
 8014ab8:	68bb      	ldr	r3, [r7, #8]
 8014aba:	689b      	ldr	r3, [r3, #8]
 8014abc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014ac0:	69b9      	ldr	r1, [r7, #24]
 8014ac2:	0148      	lsls	r0, r1, #5
 8014ac4:	69f9      	ldr	r1, [r7, #28]
 8014ac6:	4401      	add	r1, r0
 8014ac8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014acc:	4313      	orrs	r3, r2
 8014ace:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014ad0:	69bb      	ldr	r3, [r7, #24]
 8014ad2:	015a      	lsls	r2, r3, #5
 8014ad4:	69fb      	ldr	r3, [r7, #28]
 8014ad6:	4413      	add	r3, r2
 8014ad8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014adc:	691b      	ldr	r3, [r3, #16]
 8014ade:	69ba      	ldr	r2, [r7, #24]
 8014ae0:	0151      	lsls	r1, r2, #5
 8014ae2:	69fa      	ldr	r2, [r7, #28]
 8014ae4:	440a      	add	r2, r1
 8014ae6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014aea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014aee:	6113      	str	r3, [r2, #16]
 8014af0:	e037      	b.n	8014b62 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014af2:	68bb      	ldr	r3, [r7, #8]
 8014af4:	691a      	ldr	r2, [r3, #16]
 8014af6:	68bb      	ldr	r3, [r7, #8]
 8014af8:	689b      	ldr	r3, [r3, #8]
 8014afa:	4413      	add	r3, r2
 8014afc:	1e5a      	subs	r2, r3, #1
 8014afe:	68bb      	ldr	r3, [r7, #8]
 8014b00:	689b      	ldr	r3, [r3, #8]
 8014b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8014b06:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8014b08:	68bb      	ldr	r3, [r7, #8]
 8014b0a:	689b      	ldr	r3, [r3, #8]
 8014b0c:	8afa      	ldrh	r2, [r7, #22]
 8014b0e:	fb03 f202 	mul.w	r2, r3, r2
 8014b12:	68bb      	ldr	r3, [r7, #8]
 8014b14:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014b16:	69bb      	ldr	r3, [r7, #24]
 8014b18:	015a      	lsls	r2, r3, #5
 8014b1a:	69fb      	ldr	r3, [r7, #28]
 8014b1c:	4413      	add	r3, r2
 8014b1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b22:	691a      	ldr	r2, [r3, #16]
 8014b24:	8afb      	ldrh	r3, [r7, #22]
 8014b26:	04d9      	lsls	r1, r3, #19
 8014b28:	4b39      	ldr	r3, [pc, #228]	@ (8014c10 <USB_EPStartXfer+0x544>)
 8014b2a:	400b      	ands	r3, r1
 8014b2c:	69b9      	ldr	r1, [r7, #24]
 8014b2e:	0148      	lsls	r0, r1, #5
 8014b30:	69f9      	ldr	r1, [r7, #28]
 8014b32:	4401      	add	r1, r0
 8014b34:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014b38:	4313      	orrs	r3, r2
 8014b3a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8014b3c:	69bb      	ldr	r3, [r7, #24]
 8014b3e:	015a      	lsls	r2, r3, #5
 8014b40:	69fb      	ldr	r3, [r7, #28]
 8014b42:	4413      	add	r3, r2
 8014b44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b48:	691a      	ldr	r2, [r3, #16]
 8014b4a:	68bb      	ldr	r3, [r7, #8]
 8014b4c:	6a1b      	ldr	r3, [r3, #32]
 8014b4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014b52:	69b9      	ldr	r1, [r7, #24]
 8014b54:	0148      	lsls	r0, r1, #5
 8014b56:	69f9      	ldr	r1, [r7, #28]
 8014b58:	4401      	add	r1, r0
 8014b5a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014b5e:	4313      	orrs	r3, r2
 8014b60:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8014b62:	79fb      	ldrb	r3, [r7, #7]
 8014b64:	2b01      	cmp	r3, #1
 8014b66:	d10d      	bne.n	8014b84 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8014b68:	68bb      	ldr	r3, [r7, #8]
 8014b6a:	68db      	ldr	r3, [r3, #12]
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	d009      	beq.n	8014b84 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8014b70:	68bb      	ldr	r3, [r7, #8]
 8014b72:	68d9      	ldr	r1, [r3, #12]
 8014b74:	69bb      	ldr	r3, [r7, #24]
 8014b76:	015a      	lsls	r2, r3, #5
 8014b78:	69fb      	ldr	r3, [r7, #28]
 8014b7a:	4413      	add	r3, r2
 8014b7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b80:	460a      	mov	r2, r1
 8014b82:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8014b84:	68bb      	ldr	r3, [r7, #8]
 8014b86:	791b      	ldrb	r3, [r3, #4]
 8014b88:	2b01      	cmp	r3, #1
 8014b8a:	d128      	bne.n	8014bde <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014b8c:	69fb      	ldr	r3, [r7, #28]
 8014b8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b92:	689b      	ldr	r3, [r3, #8]
 8014b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	d110      	bne.n	8014bbe <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8014b9c:	69bb      	ldr	r3, [r7, #24]
 8014b9e:	015a      	lsls	r2, r3, #5
 8014ba0:	69fb      	ldr	r3, [r7, #28]
 8014ba2:	4413      	add	r3, r2
 8014ba4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ba8:	681b      	ldr	r3, [r3, #0]
 8014baa:	69ba      	ldr	r2, [r7, #24]
 8014bac:	0151      	lsls	r1, r2, #5
 8014bae:	69fa      	ldr	r2, [r7, #28]
 8014bb0:	440a      	add	r2, r1
 8014bb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014bb6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014bba:	6013      	str	r3, [r2, #0]
 8014bbc:	e00f      	b.n	8014bde <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8014bbe:	69bb      	ldr	r3, [r7, #24]
 8014bc0:	015a      	lsls	r2, r3, #5
 8014bc2:	69fb      	ldr	r3, [r7, #28]
 8014bc4:	4413      	add	r3, r2
 8014bc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014bca:	681b      	ldr	r3, [r3, #0]
 8014bcc:	69ba      	ldr	r2, [r7, #24]
 8014bce:	0151      	lsls	r1, r2, #5
 8014bd0:	69fa      	ldr	r2, [r7, #28]
 8014bd2:	440a      	add	r2, r1
 8014bd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014bdc:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8014bde:	69bb      	ldr	r3, [r7, #24]
 8014be0:	015a      	lsls	r2, r3, #5
 8014be2:	69fb      	ldr	r3, [r7, #28]
 8014be4:	4413      	add	r3, r2
 8014be6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014bea:	681b      	ldr	r3, [r3, #0]
 8014bec:	69ba      	ldr	r2, [r7, #24]
 8014bee:	0151      	lsls	r1, r2, #5
 8014bf0:	69fa      	ldr	r2, [r7, #28]
 8014bf2:	440a      	add	r2, r1
 8014bf4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014bf8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014bfc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014bfe:	2300      	movs	r3, #0
}
 8014c00:	4618      	mov	r0, r3
 8014c02:	3720      	adds	r7, #32
 8014c04:	46bd      	mov	sp, r7
 8014c06:	bd80      	pop	{r7, pc}
 8014c08:	fff80000 	.word	0xfff80000
 8014c0c:	e007ffff 	.word	0xe007ffff
 8014c10:	1ff80000 	.word	0x1ff80000

08014c14 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014c14:	b480      	push	{r7}
 8014c16:	b087      	sub	sp, #28
 8014c18:	af00      	add	r7, sp, #0
 8014c1a:	6078      	str	r0, [r7, #4]
 8014c1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014c1e:	2300      	movs	r3, #0
 8014c20:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8014c22:	2300      	movs	r3, #0
 8014c24:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014c2a:	683b      	ldr	r3, [r7, #0]
 8014c2c:	785b      	ldrb	r3, [r3, #1]
 8014c2e:	2b01      	cmp	r3, #1
 8014c30:	d14a      	bne.n	8014cc8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014c32:	683b      	ldr	r3, [r7, #0]
 8014c34:	781b      	ldrb	r3, [r3, #0]
 8014c36:	015a      	lsls	r2, r3, #5
 8014c38:	693b      	ldr	r3, [r7, #16]
 8014c3a:	4413      	add	r3, r2
 8014c3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c40:	681b      	ldr	r3, [r3, #0]
 8014c42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014c46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014c4a:	f040 8086 	bne.w	8014d5a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8014c4e:	683b      	ldr	r3, [r7, #0]
 8014c50:	781b      	ldrb	r3, [r3, #0]
 8014c52:	015a      	lsls	r2, r3, #5
 8014c54:	693b      	ldr	r3, [r7, #16]
 8014c56:	4413      	add	r3, r2
 8014c58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c5c:	681b      	ldr	r3, [r3, #0]
 8014c5e:	683a      	ldr	r2, [r7, #0]
 8014c60:	7812      	ldrb	r2, [r2, #0]
 8014c62:	0151      	lsls	r1, r2, #5
 8014c64:	693a      	ldr	r2, [r7, #16]
 8014c66:	440a      	add	r2, r1
 8014c68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c6c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014c70:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8014c72:	683b      	ldr	r3, [r7, #0]
 8014c74:	781b      	ldrb	r3, [r3, #0]
 8014c76:	015a      	lsls	r2, r3, #5
 8014c78:	693b      	ldr	r3, [r7, #16]
 8014c7a:	4413      	add	r3, r2
 8014c7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c80:	681b      	ldr	r3, [r3, #0]
 8014c82:	683a      	ldr	r2, [r7, #0]
 8014c84:	7812      	ldrb	r2, [r2, #0]
 8014c86:	0151      	lsls	r1, r2, #5
 8014c88:	693a      	ldr	r2, [r7, #16]
 8014c8a:	440a      	add	r2, r1
 8014c8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014c94:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014c96:	68fb      	ldr	r3, [r7, #12]
 8014c98:	3301      	adds	r3, #1
 8014c9a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014c9c:	68fb      	ldr	r3, [r7, #12]
 8014c9e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014ca2:	4293      	cmp	r3, r2
 8014ca4:	d902      	bls.n	8014cac <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8014ca6:	2301      	movs	r3, #1
 8014ca8:	75fb      	strb	r3, [r7, #23]
          break;
 8014caa:	e056      	b.n	8014d5a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8014cac:	683b      	ldr	r3, [r7, #0]
 8014cae:	781b      	ldrb	r3, [r3, #0]
 8014cb0:	015a      	lsls	r2, r3, #5
 8014cb2:	693b      	ldr	r3, [r7, #16]
 8014cb4:	4413      	add	r3, r2
 8014cb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014cba:	681b      	ldr	r3, [r3, #0]
 8014cbc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014cc0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014cc4:	d0e7      	beq.n	8014c96 <USB_EPStopXfer+0x82>
 8014cc6:	e048      	b.n	8014d5a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014cc8:	683b      	ldr	r3, [r7, #0]
 8014cca:	781b      	ldrb	r3, [r3, #0]
 8014ccc:	015a      	lsls	r2, r3, #5
 8014cce:	693b      	ldr	r3, [r7, #16]
 8014cd0:	4413      	add	r3, r2
 8014cd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cd6:	681b      	ldr	r3, [r3, #0]
 8014cd8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014cdc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014ce0:	d13b      	bne.n	8014d5a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8014ce2:	683b      	ldr	r3, [r7, #0]
 8014ce4:	781b      	ldrb	r3, [r3, #0]
 8014ce6:	015a      	lsls	r2, r3, #5
 8014ce8:	693b      	ldr	r3, [r7, #16]
 8014cea:	4413      	add	r3, r2
 8014cec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cf0:	681b      	ldr	r3, [r3, #0]
 8014cf2:	683a      	ldr	r2, [r7, #0]
 8014cf4:	7812      	ldrb	r2, [r2, #0]
 8014cf6:	0151      	lsls	r1, r2, #5
 8014cf8:	693a      	ldr	r2, [r7, #16]
 8014cfa:	440a      	add	r2, r1
 8014cfc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014d00:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014d04:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8014d06:	683b      	ldr	r3, [r7, #0]
 8014d08:	781b      	ldrb	r3, [r3, #0]
 8014d0a:	015a      	lsls	r2, r3, #5
 8014d0c:	693b      	ldr	r3, [r7, #16]
 8014d0e:	4413      	add	r3, r2
 8014d10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d14:	681b      	ldr	r3, [r3, #0]
 8014d16:	683a      	ldr	r2, [r7, #0]
 8014d18:	7812      	ldrb	r2, [r2, #0]
 8014d1a:	0151      	lsls	r1, r2, #5
 8014d1c:	693a      	ldr	r2, [r7, #16]
 8014d1e:	440a      	add	r2, r1
 8014d20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014d24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014d28:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014d2a:	68fb      	ldr	r3, [r7, #12]
 8014d2c:	3301      	adds	r3, #1
 8014d2e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014d30:	68fb      	ldr	r3, [r7, #12]
 8014d32:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014d36:	4293      	cmp	r3, r2
 8014d38:	d902      	bls.n	8014d40 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8014d3a:	2301      	movs	r3, #1
 8014d3c:	75fb      	strb	r3, [r7, #23]
          break;
 8014d3e:	e00c      	b.n	8014d5a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8014d40:	683b      	ldr	r3, [r7, #0]
 8014d42:	781b      	ldrb	r3, [r3, #0]
 8014d44:	015a      	lsls	r2, r3, #5
 8014d46:	693b      	ldr	r3, [r7, #16]
 8014d48:	4413      	add	r3, r2
 8014d4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d4e:	681b      	ldr	r3, [r3, #0]
 8014d50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014d54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014d58:	d0e7      	beq.n	8014d2a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8014d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d5c:	4618      	mov	r0, r3
 8014d5e:	371c      	adds	r7, #28
 8014d60:	46bd      	mov	sp, r7
 8014d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d66:	4770      	bx	lr

08014d68 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8014d68:	b480      	push	{r7}
 8014d6a:	b089      	sub	sp, #36	@ 0x24
 8014d6c:	af00      	add	r7, sp, #0
 8014d6e:	60f8      	str	r0, [r7, #12]
 8014d70:	60b9      	str	r1, [r7, #8]
 8014d72:	4611      	mov	r1, r2
 8014d74:	461a      	mov	r2, r3
 8014d76:	460b      	mov	r3, r1
 8014d78:	71fb      	strb	r3, [r7, #7]
 8014d7a:	4613      	mov	r3, r2
 8014d7c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d7e:	68fb      	ldr	r3, [r7, #12]
 8014d80:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8014d82:	68bb      	ldr	r3, [r7, #8]
 8014d84:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8014d86:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	d123      	bne.n	8014dd6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8014d8e:	88bb      	ldrh	r3, [r7, #4]
 8014d90:	3303      	adds	r3, #3
 8014d92:	089b      	lsrs	r3, r3, #2
 8014d94:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8014d96:	2300      	movs	r3, #0
 8014d98:	61bb      	str	r3, [r7, #24]
 8014d9a:	e018      	b.n	8014dce <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014d9c:	79fb      	ldrb	r3, [r7, #7]
 8014d9e:	031a      	lsls	r2, r3, #12
 8014da0:	697b      	ldr	r3, [r7, #20]
 8014da2:	4413      	add	r3, r2
 8014da4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014da8:	461a      	mov	r2, r3
 8014daa:	69fb      	ldr	r3, [r7, #28]
 8014dac:	681b      	ldr	r3, [r3, #0]
 8014dae:	6013      	str	r3, [r2, #0]
      pSrc++;
 8014db0:	69fb      	ldr	r3, [r7, #28]
 8014db2:	3301      	adds	r3, #1
 8014db4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014db6:	69fb      	ldr	r3, [r7, #28]
 8014db8:	3301      	adds	r3, #1
 8014dba:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014dbc:	69fb      	ldr	r3, [r7, #28]
 8014dbe:	3301      	adds	r3, #1
 8014dc0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014dc2:	69fb      	ldr	r3, [r7, #28]
 8014dc4:	3301      	adds	r3, #1
 8014dc6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8014dc8:	69bb      	ldr	r3, [r7, #24]
 8014dca:	3301      	adds	r3, #1
 8014dcc:	61bb      	str	r3, [r7, #24]
 8014dce:	69ba      	ldr	r2, [r7, #24]
 8014dd0:	693b      	ldr	r3, [r7, #16]
 8014dd2:	429a      	cmp	r2, r3
 8014dd4:	d3e2      	bcc.n	8014d9c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8014dd6:	2300      	movs	r3, #0
}
 8014dd8:	4618      	mov	r0, r3
 8014dda:	3724      	adds	r7, #36	@ 0x24
 8014ddc:	46bd      	mov	sp, r7
 8014dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014de2:	4770      	bx	lr

08014de4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8014de4:	b480      	push	{r7}
 8014de6:	b08b      	sub	sp, #44	@ 0x2c
 8014de8:	af00      	add	r7, sp, #0
 8014dea:	60f8      	str	r0, [r7, #12]
 8014dec:	60b9      	str	r1, [r7, #8]
 8014dee:	4613      	mov	r3, r2
 8014df0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014df2:	68fb      	ldr	r3, [r7, #12]
 8014df4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8014df6:	68bb      	ldr	r3, [r7, #8]
 8014df8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8014dfa:	88fb      	ldrh	r3, [r7, #6]
 8014dfc:	089b      	lsrs	r3, r3, #2
 8014dfe:	b29b      	uxth	r3, r3
 8014e00:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8014e02:	88fb      	ldrh	r3, [r7, #6]
 8014e04:	f003 0303 	and.w	r3, r3, #3
 8014e08:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8014e0a:	2300      	movs	r3, #0
 8014e0c:	623b      	str	r3, [r7, #32]
 8014e0e:	e014      	b.n	8014e3a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8014e10:	69bb      	ldr	r3, [r7, #24]
 8014e12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014e16:	681a      	ldr	r2, [r3, #0]
 8014e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e1a:	601a      	str	r2, [r3, #0]
    pDest++;
 8014e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e1e:	3301      	adds	r3, #1
 8014e20:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e24:	3301      	adds	r3, #1
 8014e26:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e2a:	3301      	adds	r3, #1
 8014e2c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e30:	3301      	adds	r3, #1
 8014e32:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8014e34:	6a3b      	ldr	r3, [r7, #32]
 8014e36:	3301      	adds	r3, #1
 8014e38:	623b      	str	r3, [r7, #32]
 8014e3a:	6a3a      	ldr	r2, [r7, #32]
 8014e3c:	697b      	ldr	r3, [r7, #20]
 8014e3e:	429a      	cmp	r2, r3
 8014e40:	d3e6      	bcc.n	8014e10 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8014e42:	8bfb      	ldrh	r3, [r7, #30]
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	d01e      	beq.n	8014e86 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8014e48:	2300      	movs	r3, #0
 8014e4a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014e4c:	69bb      	ldr	r3, [r7, #24]
 8014e4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014e52:	461a      	mov	r2, r3
 8014e54:	f107 0310 	add.w	r3, r7, #16
 8014e58:	6812      	ldr	r2, [r2, #0]
 8014e5a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8014e5c:	693a      	ldr	r2, [r7, #16]
 8014e5e:	6a3b      	ldr	r3, [r7, #32]
 8014e60:	b2db      	uxtb	r3, r3
 8014e62:	00db      	lsls	r3, r3, #3
 8014e64:	fa22 f303 	lsr.w	r3, r2, r3
 8014e68:	b2da      	uxtb	r2, r3
 8014e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e6c:	701a      	strb	r2, [r3, #0]
      i++;
 8014e6e:	6a3b      	ldr	r3, [r7, #32]
 8014e70:	3301      	adds	r3, #1
 8014e72:	623b      	str	r3, [r7, #32]
      pDest++;
 8014e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e76:	3301      	adds	r3, #1
 8014e78:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8014e7a:	8bfb      	ldrh	r3, [r7, #30]
 8014e7c:	3b01      	subs	r3, #1
 8014e7e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8014e80:	8bfb      	ldrh	r3, [r7, #30]
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d1ea      	bne.n	8014e5c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8014e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014e88:	4618      	mov	r0, r3
 8014e8a:	372c      	adds	r7, #44	@ 0x2c
 8014e8c:	46bd      	mov	sp, r7
 8014e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e92:	4770      	bx	lr

08014e94 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014e94:	b480      	push	{r7}
 8014e96:	b085      	sub	sp, #20
 8014e98:	af00      	add	r7, sp, #0
 8014e9a:	6078      	str	r0, [r7, #4]
 8014e9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014ea2:	683b      	ldr	r3, [r7, #0]
 8014ea4:	781b      	ldrb	r3, [r3, #0]
 8014ea6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014ea8:	683b      	ldr	r3, [r7, #0]
 8014eaa:	785b      	ldrb	r3, [r3, #1]
 8014eac:	2b01      	cmp	r3, #1
 8014eae:	d12c      	bne.n	8014f0a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014eb0:	68bb      	ldr	r3, [r7, #8]
 8014eb2:	015a      	lsls	r2, r3, #5
 8014eb4:	68fb      	ldr	r3, [r7, #12]
 8014eb6:	4413      	add	r3, r2
 8014eb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	2b00      	cmp	r3, #0
 8014ec0:	db12      	blt.n	8014ee8 <USB_EPSetStall+0x54>
 8014ec2:	68bb      	ldr	r3, [r7, #8]
 8014ec4:	2b00      	cmp	r3, #0
 8014ec6:	d00f      	beq.n	8014ee8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8014ec8:	68bb      	ldr	r3, [r7, #8]
 8014eca:	015a      	lsls	r2, r3, #5
 8014ecc:	68fb      	ldr	r3, [r7, #12]
 8014ece:	4413      	add	r3, r2
 8014ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ed4:	681b      	ldr	r3, [r3, #0]
 8014ed6:	68ba      	ldr	r2, [r7, #8]
 8014ed8:	0151      	lsls	r1, r2, #5
 8014eda:	68fa      	ldr	r2, [r7, #12]
 8014edc:	440a      	add	r2, r1
 8014ede:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014ee2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014ee6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014ee8:	68bb      	ldr	r3, [r7, #8]
 8014eea:	015a      	lsls	r2, r3, #5
 8014eec:	68fb      	ldr	r3, [r7, #12]
 8014eee:	4413      	add	r3, r2
 8014ef0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ef4:	681b      	ldr	r3, [r3, #0]
 8014ef6:	68ba      	ldr	r2, [r7, #8]
 8014ef8:	0151      	lsls	r1, r2, #5
 8014efa:	68fa      	ldr	r2, [r7, #12]
 8014efc:	440a      	add	r2, r1
 8014efe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014f02:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014f06:	6013      	str	r3, [r2, #0]
 8014f08:	e02b      	b.n	8014f62 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014f0a:	68bb      	ldr	r3, [r7, #8]
 8014f0c:	015a      	lsls	r2, r3, #5
 8014f0e:	68fb      	ldr	r3, [r7, #12]
 8014f10:	4413      	add	r3, r2
 8014f12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f16:	681b      	ldr	r3, [r3, #0]
 8014f18:	2b00      	cmp	r3, #0
 8014f1a:	db12      	blt.n	8014f42 <USB_EPSetStall+0xae>
 8014f1c:	68bb      	ldr	r3, [r7, #8]
 8014f1e:	2b00      	cmp	r3, #0
 8014f20:	d00f      	beq.n	8014f42 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8014f22:	68bb      	ldr	r3, [r7, #8]
 8014f24:	015a      	lsls	r2, r3, #5
 8014f26:	68fb      	ldr	r3, [r7, #12]
 8014f28:	4413      	add	r3, r2
 8014f2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f2e:	681b      	ldr	r3, [r3, #0]
 8014f30:	68ba      	ldr	r2, [r7, #8]
 8014f32:	0151      	lsls	r1, r2, #5
 8014f34:	68fa      	ldr	r2, [r7, #12]
 8014f36:	440a      	add	r2, r1
 8014f38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f3c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014f40:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8014f42:	68bb      	ldr	r3, [r7, #8]
 8014f44:	015a      	lsls	r2, r3, #5
 8014f46:	68fb      	ldr	r3, [r7, #12]
 8014f48:	4413      	add	r3, r2
 8014f4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f4e:	681b      	ldr	r3, [r3, #0]
 8014f50:	68ba      	ldr	r2, [r7, #8]
 8014f52:	0151      	lsls	r1, r2, #5
 8014f54:	68fa      	ldr	r2, [r7, #12]
 8014f56:	440a      	add	r2, r1
 8014f58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014f60:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014f62:	2300      	movs	r3, #0
}
 8014f64:	4618      	mov	r0, r3
 8014f66:	3714      	adds	r7, #20
 8014f68:	46bd      	mov	sp, r7
 8014f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f6e:	4770      	bx	lr

08014f70 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014f70:	b480      	push	{r7}
 8014f72:	b085      	sub	sp, #20
 8014f74:	af00      	add	r7, sp, #0
 8014f76:	6078      	str	r0, [r7, #4]
 8014f78:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014f7e:	683b      	ldr	r3, [r7, #0]
 8014f80:	781b      	ldrb	r3, [r3, #0]
 8014f82:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014f84:	683b      	ldr	r3, [r7, #0]
 8014f86:	785b      	ldrb	r3, [r3, #1]
 8014f88:	2b01      	cmp	r3, #1
 8014f8a:	d128      	bne.n	8014fde <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8014f8c:	68bb      	ldr	r3, [r7, #8]
 8014f8e:	015a      	lsls	r2, r3, #5
 8014f90:	68fb      	ldr	r3, [r7, #12]
 8014f92:	4413      	add	r3, r2
 8014f94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f98:	681b      	ldr	r3, [r3, #0]
 8014f9a:	68ba      	ldr	r2, [r7, #8]
 8014f9c:	0151      	lsls	r1, r2, #5
 8014f9e:	68fa      	ldr	r2, [r7, #12]
 8014fa0:	440a      	add	r2, r1
 8014fa2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014fa6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014faa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014fac:	683b      	ldr	r3, [r7, #0]
 8014fae:	791b      	ldrb	r3, [r3, #4]
 8014fb0:	2b03      	cmp	r3, #3
 8014fb2:	d003      	beq.n	8014fbc <USB_EPClearStall+0x4c>
 8014fb4:	683b      	ldr	r3, [r7, #0]
 8014fb6:	791b      	ldrb	r3, [r3, #4]
 8014fb8:	2b02      	cmp	r3, #2
 8014fba:	d138      	bne.n	801502e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014fbc:	68bb      	ldr	r3, [r7, #8]
 8014fbe:	015a      	lsls	r2, r3, #5
 8014fc0:	68fb      	ldr	r3, [r7, #12]
 8014fc2:	4413      	add	r3, r2
 8014fc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fc8:	681b      	ldr	r3, [r3, #0]
 8014fca:	68ba      	ldr	r2, [r7, #8]
 8014fcc:	0151      	lsls	r1, r2, #5
 8014fce:	68fa      	ldr	r2, [r7, #12]
 8014fd0:	440a      	add	r2, r1
 8014fd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014fd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014fda:	6013      	str	r3, [r2, #0]
 8014fdc:	e027      	b.n	801502e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8014fde:	68bb      	ldr	r3, [r7, #8]
 8014fe0:	015a      	lsls	r2, r3, #5
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	4413      	add	r3, r2
 8014fe6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014fea:	681b      	ldr	r3, [r3, #0]
 8014fec:	68ba      	ldr	r2, [r7, #8]
 8014fee:	0151      	lsls	r1, r2, #5
 8014ff0:	68fa      	ldr	r2, [r7, #12]
 8014ff2:	440a      	add	r2, r1
 8014ff4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014ff8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014ffc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014ffe:	683b      	ldr	r3, [r7, #0]
 8015000:	791b      	ldrb	r3, [r3, #4]
 8015002:	2b03      	cmp	r3, #3
 8015004:	d003      	beq.n	801500e <USB_EPClearStall+0x9e>
 8015006:	683b      	ldr	r3, [r7, #0]
 8015008:	791b      	ldrb	r3, [r3, #4]
 801500a:	2b02      	cmp	r3, #2
 801500c:	d10f      	bne.n	801502e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801500e:	68bb      	ldr	r3, [r7, #8]
 8015010:	015a      	lsls	r2, r3, #5
 8015012:	68fb      	ldr	r3, [r7, #12]
 8015014:	4413      	add	r3, r2
 8015016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801501a:	681b      	ldr	r3, [r3, #0]
 801501c:	68ba      	ldr	r2, [r7, #8]
 801501e:	0151      	lsls	r1, r2, #5
 8015020:	68fa      	ldr	r2, [r7, #12]
 8015022:	440a      	add	r2, r1
 8015024:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015028:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801502c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801502e:	2300      	movs	r3, #0
}
 8015030:	4618      	mov	r0, r3
 8015032:	3714      	adds	r7, #20
 8015034:	46bd      	mov	sp, r7
 8015036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801503a:	4770      	bx	lr

0801503c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801503c:	b480      	push	{r7}
 801503e:	b085      	sub	sp, #20
 8015040:	af00      	add	r7, sp, #0
 8015042:	6078      	str	r0, [r7, #4]
 8015044:	460b      	mov	r3, r1
 8015046:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801504c:	68fb      	ldr	r3, [r7, #12]
 801504e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015052:	681b      	ldr	r3, [r3, #0]
 8015054:	68fa      	ldr	r2, [r7, #12]
 8015056:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801505a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801505e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8015060:	68fb      	ldr	r3, [r7, #12]
 8015062:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015066:	681a      	ldr	r2, [r3, #0]
 8015068:	78fb      	ldrb	r3, [r7, #3]
 801506a:	011b      	lsls	r3, r3, #4
 801506c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8015070:	68f9      	ldr	r1, [r7, #12]
 8015072:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015076:	4313      	orrs	r3, r2
 8015078:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801507a:	2300      	movs	r3, #0
}
 801507c:	4618      	mov	r0, r3
 801507e:	3714      	adds	r7, #20
 8015080:	46bd      	mov	sp, r7
 8015082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015086:	4770      	bx	lr

08015088 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015088:	b480      	push	{r7}
 801508a:	b085      	sub	sp, #20
 801508c:	af00      	add	r7, sp, #0
 801508e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015094:	68fb      	ldr	r3, [r7, #12]
 8015096:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801509a:	681b      	ldr	r3, [r3, #0]
 801509c:	68fa      	ldr	r2, [r7, #12]
 801509e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80150a2:	f023 0303 	bic.w	r3, r3, #3
 80150a6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80150a8:	68fb      	ldr	r3, [r7, #12]
 80150aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80150ae:	685b      	ldr	r3, [r3, #4]
 80150b0:	68fa      	ldr	r2, [r7, #12]
 80150b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80150b6:	f023 0302 	bic.w	r3, r3, #2
 80150ba:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80150bc:	2300      	movs	r3, #0
}
 80150be:	4618      	mov	r0, r3
 80150c0:	3714      	adds	r7, #20
 80150c2:	46bd      	mov	sp, r7
 80150c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150c8:	4770      	bx	lr

080150ca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80150ca:	b480      	push	{r7}
 80150cc:	b085      	sub	sp, #20
 80150ce:	af00      	add	r7, sp, #0
 80150d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80150d6:	68fb      	ldr	r3, [r7, #12]
 80150d8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80150dc:	681b      	ldr	r3, [r3, #0]
 80150de:	68fa      	ldr	r2, [r7, #12]
 80150e0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80150e4:	f023 0303 	bic.w	r3, r3, #3
 80150e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80150ea:	68fb      	ldr	r3, [r7, #12]
 80150ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80150f0:	685b      	ldr	r3, [r3, #4]
 80150f2:	68fa      	ldr	r2, [r7, #12]
 80150f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80150f8:	f043 0302 	orr.w	r3, r3, #2
 80150fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80150fe:	2300      	movs	r3, #0
}
 8015100:	4618      	mov	r0, r3
 8015102:	3714      	adds	r7, #20
 8015104:	46bd      	mov	sp, r7
 8015106:	f85d 7b04 	ldr.w	r7, [sp], #4
 801510a:	4770      	bx	lr

0801510c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 801510c:	b480      	push	{r7}
 801510e:	b085      	sub	sp, #20
 8015110:	af00      	add	r7, sp, #0
 8015112:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8015114:	687b      	ldr	r3, [r7, #4]
 8015116:	695b      	ldr	r3, [r3, #20]
 8015118:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801511a:	687b      	ldr	r3, [r7, #4]
 801511c:	699b      	ldr	r3, [r3, #24]
 801511e:	68fa      	ldr	r2, [r7, #12]
 8015120:	4013      	ands	r3, r2
 8015122:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8015124:	68fb      	ldr	r3, [r7, #12]
}
 8015126:	4618      	mov	r0, r3
 8015128:	3714      	adds	r7, #20
 801512a:	46bd      	mov	sp, r7
 801512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015130:	4770      	bx	lr

08015132 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015132:	b480      	push	{r7}
 8015134:	b085      	sub	sp, #20
 8015136:	af00      	add	r7, sp, #0
 8015138:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801513e:	68fb      	ldr	r3, [r7, #12]
 8015140:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015144:	699b      	ldr	r3, [r3, #24]
 8015146:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015148:	68fb      	ldr	r3, [r7, #12]
 801514a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801514e:	69db      	ldr	r3, [r3, #28]
 8015150:	68ba      	ldr	r2, [r7, #8]
 8015152:	4013      	ands	r3, r2
 8015154:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8015156:	68bb      	ldr	r3, [r7, #8]
 8015158:	0c1b      	lsrs	r3, r3, #16
}
 801515a:	4618      	mov	r0, r3
 801515c:	3714      	adds	r7, #20
 801515e:	46bd      	mov	sp, r7
 8015160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015164:	4770      	bx	lr

08015166 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015166:	b480      	push	{r7}
 8015168:	b085      	sub	sp, #20
 801516a:	af00      	add	r7, sp, #0
 801516c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801516e:	687b      	ldr	r3, [r7, #4]
 8015170:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015172:	68fb      	ldr	r3, [r7, #12]
 8015174:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015178:	699b      	ldr	r3, [r3, #24]
 801517a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801517c:	68fb      	ldr	r3, [r7, #12]
 801517e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015182:	69db      	ldr	r3, [r3, #28]
 8015184:	68ba      	ldr	r2, [r7, #8]
 8015186:	4013      	ands	r3, r2
 8015188:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801518a:	68bb      	ldr	r3, [r7, #8]
 801518c:	b29b      	uxth	r3, r3
}
 801518e:	4618      	mov	r0, r3
 8015190:	3714      	adds	r7, #20
 8015192:	46bd      	mov	sp, r7
 8015194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015198:	4770      	bx	lr

0801519a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801519a:	b480      	push	{r7}
 801519c:	b085      	sub	sp, #20
 801519e:	af00      	add	r7, sp, #0
 80151a0:	6078      	str	r0, [r7, #4]
 80151a2:	460b      	mov	r3, r1
 80151a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80151aa:	78fb      	ldrb	r3, [r7, #3]
 80151ac:	015a      	lsls	r2, r3, #5
 80151ae:	68fb      	ldr	r3, [r7, #12]
 80151b0:	4413      	add	r3, r2
 80151b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80151b6:	689b      	ldr	r3, [r3, #8]
 80151b8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80151ba:	68fb      	ldr	r3, [r7, #12]
 80151bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80151c0:	695b      	ldr	r3, [r3, #20]
 80151c2:	68ba      	ldr	r2, [r7, #8]
 80151c4:	4013      	ands	r3, r2
 80151c6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80151c8:	68bb      	ldr	r3, [r7, #8]
}
 80151ca:	4618      	mov	r0, r3
 80151cc:	3714      	adds	r7, #20
 80151ce:	46bd      	mov	sp, r7
 80151d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151d4:	4770      	bx	lr

080151d6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80151d6:	b480      	push	{r7}
 80151d8:	b087      	sub	sp, #28
 80151da:	af00      	add	r7, sp, #0
 80151dc:	6078      	str	r0, [r7, #4]
 80151de:	460b      	mov	r3, r1
 80151e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80151e6:	697b      	ldr	r3, [r7, #20]
 80151e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80151ec:	691b      	ldr	r3, [r3, #16]
 80151ee:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80151f0:	697b      	ldr	r3, [r7, #20]
 80151f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80151f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80151f8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80151fa:	78fb      	ldrb	r3, [r7, #3]
 80151fc:	f003 030f 	and.w	r3, r3, #15
 8015200:	68fa      	ldr	r2, [r7, #12]
 8015202:	fa22 f303 	lsr.w	r3, r2, r3
 8015206:	01db      	lsls	r3, r3, #7
 8015208:	b2db      	uxtb	r3, r3
 801520a:	693a      	ldr	r2, [r7, #16]
 801520c:	4313      	orrs	r3, r2
 801520e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015210:	78fb      	ldrb	r3, [r7, #3]
 8015212:	015a      	lsls	r2, r3, #5
 8015214:	697b      	ldr	r3, [r7, #20]
 8015216:	4413      	add	r3, r2
 8015218:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801521c:	689b      	ldr	r3, [r3, #8]
 801521e:	693a      	ldr	r2, [r7, #16]
 8015220:	4013      	ands	r3, r2
 8015222:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015224:	68bb      	ldr	r3, [r7, #8]
}
 8015226:	4618      	mov	r0, r3
 8015228:	371c      	adds	r7, #28
 801522a:	46bd      	mov	sp, r7
 801522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015230:	4770      	bx	lr

08015232 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8015232:	b480      	push	{r7}
 8015234:	b083      	sub	sp, #12
 8015236:	af00      	add	r7, sp, #0
 8015238:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801523a:	687b      	ldr	r3, [r7, #4]
 801523c:	695b      	ldr	r3, [r3, #20]
 801523e:	f003 0301 	and.w	r3, r3, #1
}
 8015242:	4618      	mov	r0, r3
 8015244:	370c      	adds	r7, #12
 8015246:	46bd      	mov	sp, r7
 8015248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801524c:	4770      	bx	lr
	...

08015250 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8015250:	b480      	push	{r7}
 8015252:	b085      	sub	sp, #20
 8015254:	af00      	add	r7, sp, #0
 8015256:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015258:	687b      	ldr	r3, [r7, #4]
 801525a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801525c:	68fb      	ldr	r3, [r7, #12]
 801525e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015262:	681a      	ldr	r2, [r3, #0]
 8015264:	68fb      	ldr	r3, [r7, #12]
 8015266:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801526a:	4619      	mov	r1, r3
 801526c:	4b09      	ldr	r3, [pc, #36]	@ (8015294 <USB_ActivateSetup+0x44>)
 801526e:	4013      	ands	r3, r2
 8015270:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8015272:	68fb      	ldr	r3, [r7, #12]
 8015274:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015278:	685b      	ldr	r3, [r3, #4]
 801527a:	68fa      	ldr	r2, [r7, #12]
 801527c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015280:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015284:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015286:	2300      	movs	r3, #0
}
 8015288:	4618      	mov	r0, r3
 801528a:	3714      	adds	r7, #20
 801528c:	46bd      	mov	sp, r7
 801528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015292:	4770      	bx	lr
 8015294:	fffff800 	.word	0xfffff800

08015298 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8015298:	b480      	push	{r7}
 801529a:	b087      	sub	sp, #28
 801529c:	af00      	add	r7, sp, #0
 801529e:	60f8      	str	r0, [r7, #12]
 80152a0:	460b      	mov	r3, r1
 80152a2:	607a      	str	r2, [r7, #4]
 80152a4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80152a6:	68fb      	ldr	r3, [r7, #12]
 80152a8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80152aa:	68fb      	ldr	r3, [r7, #12]
 80152ac:	333c      	adds	r3, #60	@ 0x3c
 80152ae:	3304      	adds	r3, #4
 80152b0:	681b      	ldr	r3, [r3, #0]
 80152b2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80152b4:	693b      	ldr	r3, [r7, #16]
 80152b6:	4a26      	ldr	r2, [pc, #152]	@ (8015350 <USB_EP0_OutStart+0xb8>)
 80152b8:	4293      	cmp	r3, r2
 80152ba:	d90a      	bls.n	80152d2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80152bc:	697b      	ldr	r3, [r7, #20]
 80152be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80152c2:	681b      	ldr	r3, [r3, #0]
 80152c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80152c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80152cc:	d101      	bne.n	80152d2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80152ce:	2300      	movs	r3, #0
 80152d0:	e037      	b.n	8015342 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80152d2:	697b      	ldr	r3, [r7, #20]
 80152d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80152d8:	461a      	mov	r2, r3
 80152da:	2300      	movs	r3, #0
 80152dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80152de:	697b      	ldr	r3, [r7, #20]
 80152e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80152e4:	691b      	ldr	r3, [r3, #16]
 80152e6:	697a      	ldr	r2, [r7, #20]
 80152e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80152ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80152f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80152f2:	697b      	ldr	r3, [r7, #20]
 80152f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80152f8:	691b      	ldr	r3, [r3, #16]
 80152fa:	697a      	ldr	r2, [r7, #20]
 80152fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015300:	f043 0318 	orr.w	r3, r3, #24
 8015304:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015306:	697b      	ldr	r3, [r7, #20]
 8015308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801530c:	691b      	ldr	r3, [r3, #16]
 801530e:	697a      	ldr	r2, [r7, #20]
 8015310:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015314:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8015318:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801531a:	7afb      	ldrb	r3, [r7, #11]
 801531c:	2b01      	cmp	r3, #1
 801531e:	d10f      	bne.n	8015340 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015320:	697b      	ldr	r3, [r7, #20]
 8015322:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015326:	461a      	mov	r2, r3
 8015328:	687b      	ldr	r3, [r7, #4]
 801532a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 801532c:	697b      	ldr	r3, [r7, #20]
 801532e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015332:	681b      	ldr	r3, [r3, #0]
 8015334:	697a      	ldr	r2, [r7, #20]
 8015336:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801533a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801533e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015340:	2300      	movs	r3, #0
}
 8015342:	4618      	mov	r0, r3
 8015344:	371c      	adds	r7, #28
 8015346:	46bd      	mov	sp, r7
 8015348:	f85d 7b04 	ldr.w	r7, [sp], #4
 801534c:	4770      	bx	lr
 801534e:	bf00      	nop
 8015350:	4f54300a 	.word	0x4f54300a

08015354 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8015354:	b480      	push	{r7}
 8015356:	b085      	sub	sp, #20
 8015358:	af00      	add	r7, sp, #0
 801535a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801535c:	2300      	movs	r3, #0
 801535e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015360:	68fb      	ldr	r3, [r7, #12]
 8015362:	3301      	adds	r3, #1
 8015364:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015366:	68fb      	ldr	r3, [r7, #12]
 8015368:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801536c:	d901      	bls.n	8015372 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801536e:	2303      	movs	r3, #3
 8015370:	e01b      	b.n	80153aa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	691b      	ldr	r3, [r3, #16]
 8015376:	2b00      	cmp	r3, #0
 8015378:	daf2      	bge.n	8015360 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801537a:	2300      	movs	r3, #0
 801537c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801537e:	687b      	ldr	r3, [r7, #4]
 8015380:	691b      	ldr	r3, [r3, #16]
 8015382:	f043 0201 	orr.w	r2, r3, #1
 8015386:	687b      	ldr	r3, [r7, #4]
 8015388:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801538a:	68fb      	ldr	r3, [r7, #12]
 801538c:	3301      	adds	r3, #1
 801538e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015390:	68fb      	ldr	r3, [r7, #12]
 8015392:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015396:	d901      	bls.n	801539c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8015398:	2303      	movs	r3, #3
 801539a:	e006      	b.n	80153aa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	691b      	ldr	r3, [r3, #16]
 80153a0:	f003 0301 	and.w	r3, r3, #1
 80153a4:	2b01      	cmp	r3, #1
 80153a6:	d0f0      	beq.n	801538a <USB_CoreReset+0x36>

  return HAL_OK;
 80153a8:	2300      	movs	r3, #0
}
 80153aa:	4618      	mov	r0, r3
 80153ac:	3714      	adds	r7, #20
 80153ae:	46bd      	mov	sp, r7
 80153b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153b4:	4770      	bx	lr
	...

080153b8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80153b8:	b580      	push	{r7, lr}
 80153ba:	b084      	sub	sp, #16
 80153bc:	af00      	add	r7, sp, #0
 80153be:	6078      	str	r0, [r7, #4]
 80153c0:	460b      	mov	r3, r1
 80153c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80153c4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80153c8:	f002 fcfe 	bl	8017dc8 <USBD_static_malloc>
 80153cc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80153ce:	68fb      	ldr	r3, [r7, #12]
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	d109      	bne.n	80153e8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80153da:	687b      	ldr	r3, [r7, #4]
 80153dc:	32b0      	adds	r2, #176	@ 0xb0
 80153de:	2100      	movs	r1, #0
 80153e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80153e4:	2302      	movs	r3, #2
 80153e6:	e0d4      	b.n	8015592 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80153e8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80153ec:	2100      	movs	r1, #0
 80153ee:	68f8      	ldr	r0, [r7, #12]
 80153f0:	f002 fd64 	bl	8017ebc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80153fa:	687b      	ldr	r3, [r7, #4]
 80153fc:	32b0      	adds	r2, #176	@ 0xb0
 80153fe:	68f9      	ldr	r1, [r7, #12]
 8015400:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801540a:	687b      	ldr	r3, [r7, #4]
 801540c:	32b0      	adds	r2, #176	@ 0xb0
 801540e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8015412:	687b      	ldr	r3, [r7, #4]
 8015414:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	7c1b      	ldrb	r3, [r3, #16]
 801541c:	2b00      	cmp	r3, #0
 801541e:	d138      	bne.n	8015492 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015420:	4b5e      	ldr	r3, [pc, #376]	@ (801559c <USBD_CDC_Init+0x1e4>)
 8015422:	7819      	ldrb	r1, [r3, #0]
 8015424:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015428:	2202      	movs	r2, #2
 801542a:	6878      	ldr	r0, [r7, #4]
 801542c:	f002 fba9 	bl	8017b82 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015430:	4b5a      	ldr	r3, [pc, #360]	@ (801559c <USBD_CDC_Init+0x1e4>)
 8015432:	781b      	ldrb	r3, [r3, #0]
 8015434:	f003 020f 	and.w	r2, r3, #15
 8015438:	6879      	ldr	r1, [r7, #4]
 801543a:	4613      	mov	r3, r2
 801543c:	009b      	lsls	r3, r3, #2
 801543e:	4413      	add	r3, r2
 8015440:	009b      	lsls	r3, r3, #2
 8015442:	440b      	add	r3, r1
 8015444:	3324      	adds	r3, #36	@ 0x24
 8015446:	2201      	movs	r2, #1
 8015448:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801544a:	4b55      	ldr	r3, [pc, #340]	@ (80155a0 <USBD_CDC_Init+0x1e8>)
 801544c:	7819      	ldrb	r1, [r3, #0]
 801544e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015452:	2202      	movs	r2, #2
 8015454:	6878      	ldr	r0, [r7, #4]
 8015456:	f002 fb94 	bl	8017b82 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801545a:	4b51      	ldr	r3, [pc, #324]	@ (80155a0 <USBD_CDC_Init+0x1e8>)
 801545c:	781b      	ldrb	r3, [r3, #0]
 801545e:	f003 020f 	and.w	r2, r3, #15
 8015462:	6879      	ldr	r1, [r7, #4]
 8015464:	4613      	mov	r3, r2
 8015466:	009b      	lsls	r3, r3, #2
 8015468:	4413      	add	r3, r2
 801546a:	009b      	lsls	r3, r3, #2
 801546c:	440b      	add	r3, r1
 801546e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015472:	2201      	movs	r2, #1
 8015474:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8015476:	4b4b      	ldr	r3, [pc, #300]	@ (80155a4 <USBD_CDC_Init+0x1ec>)
 8015478:	781b      	ldrb	r3, [r3, #0]
 801547a:	f003 020f 	and.w	r2, r3, #15
 801547e:	6879      	ldr	r1, [r7, #4]
 8015480:	4613      	mov	r3, r2
 8015482:	009b      	lsls	r3, r3, #2
 8015484:	4413      	add	r3, r2
 8015486:	009b      	lsls	r3, r3, #2
 8015488:	440b      	add	r3, r1
 801548a:	3326      	adds	r3, #38	@ 0x26
 801548c:	2210      	movs	r2, #16
 801548e:	801a      	strh	r2, [r3, #0]
 8015490:	e035      	b.n	80154fe <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015492:	4b42      	ldr	r3, [pc, #264]	@ (801559c <USBD_CDC_Init+0x1e4>)
 8015494:	7819      	ldrb	r1, [r3, #0]
 8015496:	2340      	movs	r3, #64	@ 0x40
 8015498:	2202      	movs	r2, #2
 801549a:	6878      	ldr	r0, [r7, #4]
 801549c:	f002 fb71 	bl	8017b82 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80154a0:	4b3e      	ldr	r3, [pc, #248]	@ (801559c <USBD_CDC_Init+0x1e4>)
 80154a2:	781b      	ldrb	r3, [r3, #0]
 80154a4:	f003 020f 	and.w	r2, r3, #15
 80154a8:	6879      	ldr	r1, [r7, #4]
 80154aa:	4613      	mov	r3, r2
 80154ac:	009b      	lsls	r3, r3, #2
 80154ae:	4413      	add	r3, r2
 80154b0:	009b      	lsls	r3, r3, #2
 80154b2:	440b      	add	r3, r1
 80154b4:	3324      	adds	r3, #36	@ 0x24
 80154b6:	2201      	movs	r2, #1
 80154b8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80154ba:	4b39      	ldr	r3, [pc, #228]	@ (80155a0 <USBD_CDC_Init+0x1e8>)
 80154bc:	7819      	ldrb	r1, [r3, #0]
 80154be:	2340      	movs	r3, #64	@ 0x40
 80154c0:	2202      	movs	r2, #2
 80154c2:	6878      	ldr	r0, [r7, #4]
 80154c4:	f002 fb5d 	bl	8017b82 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80154c8:	4b35      	ldr	r3, [pc, #212]	@ (80155a0 <USBD_CDC_Init+0x1e8>)
 80154ca:	781b      	ldrb	r3, [r3, #0]
 80154cc:	f003 020f 	and.w	r2, r3, #15
 80154d0:	6879      	ldr	r1, [r7, #4]
 80154d2:	4613      	mov	r3, r2
 80154d4:	009b      	lsls	r3, r3, #2
 80154d6:	4413      	add	r3, r2
 80154d8:	009b      	lsls	r3, r3, #2
 80154da:	440b      	add	r3, r1
 80154dc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80154e0:	2201      	movs	r2, #1
 80154e2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80154e4:	4b2f      	ldr	r3, [pc, #188]	@ (80155a4 <USBD_CDC_Init+0x1ec>)
 80154e6:	781b      	ldrb	r3, [r3, #0]
 80154e8:	f003 020f 	and.w	r2, r3, #15
 80154ec:	6879      	ldr	r1, [r7, #4]
 80154ee:	4613      	mov	r3, r2
 80154f0:	009b      	lsls	r3, r3, #2
 80154f2:	4413      	add	r3, r2
 80154f4:	009b      	lsls	r3, r3, #2
 80154f6:	440b      	add	r3, r1
 80154f8:	3326      	adds	r3, #38	@ 0x26
 80154fa:	2210      	movs	r2, #16
 80154fc:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80154fe:	4b29      	ldr	r3, [pc, #164]	@ (80155a4 <USBD_CDC_Init+0x1ec>)
 8015500:	7819      	ldrb	r1, [r3, #0]
 8015502:	2308      	movs	r3, #8
 8015504:	2203      	movs	r2, #3
 8015506:	6878      	ldr	r0, [r7, #4]
 8015508:	f002 fb3b 	bl	8017b82 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 801550c:	4b25      	ldr	r3, [pc, #148]	@ (80155a4 <USBD_CDC_Init+0x1ec>)
 801550e:	781b      	ldrb	r3, [r3, #0]
 8015510:	f003 020f 	and.w	r2, r3, #15
 8015514:	6879      	ldr	r1, [r7, #4]
 8015516:	4613      	mov	r3, r2
 8015518:	009b      	lsls	r3, r3, #2
 801551a:	4413      	add	r3, r2
 801551c:	009b      	lsls	r3, r3, #2
 801551e:	440b      	add	r3, r1
 8015520:	3324      	adds	r3, #36	@ 0x24
 8015522:	2201      	movs	r2, #1
 8015524:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8015526:	68fb      	ldr	r3, [r7, #12]
 8015528:	2200      	movs	r2, #0
 801552a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015534:	687a      	ldr	r2, [r7, #4]
 8015536:	33b0      	adds	r3, #176	@ 0xb0
 8015538:	009b      	lsls	r3, r3, #2
 801553a:	4413      	add	r3, r2
 801553c:	685b      	ldr	r3, [r3, #4]
 801553e:	681b      	ldr	r3, [r3, #0]
 8015540:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8015542:	68fb      	ldr	r3, [r7, #12]
 8015544:	2200      	movs	r2, #0
 8015546:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 801554a:	68fb      	ldr	r3, [r7, #12]
 801554c:	2200      	movs	r2, #0
 801554e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8015552:	68fb      	ldr	r3, [r7, #12]
 8015554:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8015558:	2b00      	cmp	r3, #0
 801555a:	d101      	bne.n	8015560 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 801555c:	2302      	movs	r3, #2
 801555e:	e018      	b.n	8015592 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	7c1b      	ldrb	r3, [r3, #16]
 8015564:	2b00      	cmp	r3, #0
 8015566:	d10a      	bne.n	801557e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015568:	4b0d      	ldr	r3, [pc, #52]	@ (80155a0 <USBD_CDC_Init+0x1e8>)
 801556a:	7819      	ldrb	r1, [r3, #0]
 801556c:	68fb      	ldr	r3, [r7, #12]
 801556e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015572:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015576:	6878      	ldr	r0, [r7, #4]
 8015578:	f002 fbf2 	bl	8017d60 <USBD_LL_PrepareReceive>
 801557c:	e008      	b.n	8015590 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801557e:	4b08      	ldr	r3, [pc, #32]	@ (80155a0 <USBD_CDC_Init+0x1e8>)
 8015580:	7819      	ldrb	r1, [r3, #0]
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015588:	2340      	movs	r3, #64	@ 0x40
 801558a:	6878      	ldr	r0, [r7, #4]
 801558c:	f002 fbe8 	bl	8017d60 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015590:	2300      	movs	r3, #0
}
 8015592:	4618      	mov	r0, r3
 8015594:	3710      	adds	r7, #16
 8015596:	46bd      	mov	sp, r7
 8015598:	bd80      	pop	{r7, pc}
 801559a:	bf00      	nop
 801559c:	240000cf 	.word	0x240000cf
 80155a0:	240000d0 	.word	0x240000d0
 80155a4:	240000d1 	.word	0x240000d1

080155a8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80155a8:	b580      	push	{r7, lr}
 80155aa:	b082      	sub	sp, #8
 80155ac:	af00      	add	r7, sp, #0
 80155ae:	6078      	str	r0, [r7, #4]
 80155b0:	460b      	mov	r3, r1
 80155b2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80155b4:	4b3a      	ldr	r3, [pc, #232]	@ (80156a0 <USBD_CDC_DeInit+0xf8>)
 80155b6:	781b      	ldrb	r3, [r3, #0]
 80155b8:	4619      	mov	r1, r3
 80155ba:	6878      	ldr	r0, [r7, #4]
 80155bc:	f002 fb07 	bl	8017bce <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80155c0:	4b37      	ldr	r3, [pc, #220]	@ (80156a0 <USBD_CDC_DeInit+0xf8>)
 80155c2:	781b      	ldrb	r3, [r3, #0]
 80155c4:	f003 020f 	and.w	r2, r3, #15
 80155c8:	6879      	ldr	r1, [r7, #4]
 80155ca:	4613      	mov	r3, r2
 80155cc:	009b      	lsls	r3, r3, #2
 80155ce:	4413      	add	r3, r2
 80155d0:	009b      	lsls	r3, r3, #2
 80155d2:	440b      	add	r3, r1
 80155d4:	3324      	adds	r3, #36	@ 0x24
 80155d6:	2200      	movs	r2, #0
 80155d8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80155da:	4b32      	ldr	r3, [pc, #200]	@ (80156a4 <USBD_CDC_DeInit+0xfc>)
 80155dc:	781b      	ldrb	r3, [r3, #0]
 80155de:	4619      	mov	r1, r3
 80155e0:	6878      	ldr	r0, [r7, #4]
 80155e2:	f002 faf4 	bl	8017bce <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80155e6:	4b2f      	ldr	r3, [pc, #188]	@ (80156a4 <USBD_CDC_DeInit+0xfc>)
 80155e8:	781b      	ldrb	r3, [r3, #0]
 80155ea:	f003 020f 	and.w	r2, r3, #15
 80155ee:	6879      	ldr	r1, [r7, #4]
 80155f0:	4613      	mov	r3, r2
 80155f2:	009b      	lsls	r3, r3, #2
 80155f4:	4413      	add	r3, r2
 80155f6:	009b      	lsls	r3, r3, #2
 80155f8:	440b      	add	r3, r1
 80155fa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80155fe:	2200      	movs	r2, #0
 8015600:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8015602:	4b29      	ldr	r3, [pc, #164]	@ (80156a8 <USBD_CDC_DeInit+0x100>)
 8015604:	781b      	ldrb	r3, [r3, #0]
 8015606:	4619      	mov	r1, r3
 8015608:	6878      	ldr	r0, [r7, #4]
 801560a:	f002 fae0 	bl	8017bce <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801560e:	4b26      	ldr	r3, [pc, #152]	@ (80156a8 <USBD_CDC_DeInit+0x100>)
 8015610:	781b      	ldrb	r3, [r3, #0]
 8015612:	f003 020f 	and.w	r2, r3, #15
 8015616:	6879      	ldr	r1, [r7, #4]
 8015618:	4613      	mov	r3, r2
 801561a:	009b      	lsls	r3, r3, #2
 801561c:	4413      	add	r3, r2
 801561e:	009b      	lsls	r3, r3, #2
 8015620:	440b      	add	r3, r1
 8015622:	3324      	adds	r3, #36	@ 0x24
 8015624:	2200      	movs	r2, #0
 8015626:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8015628:	4b1f      	ldr	r3, [pc, #124]	@ (80156a8 <USBD_CDC_DeInit+0x100>)
 801562a:	781b      	ldrb	r3, [r3, #0]
 801562c:	f003 020f 	and.w	r2, r3, #15
 8015630:	6879      	ldr	r1, [r7, #4]
 8015632:	4613      	mov	r3, r2
 8015634:	009b      	lsls	r3, r3, #2
 8015636:	4413      	add	r3, r2
 8015638:	009b      	lsls	r3, r3, #2
 801563a:	440b      	add	r3, r1
 801563c:	3326      	adds	r3, #38	@ 0x26
 801563e:	2200      	movs	r2, #0
 8015640:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8015642:	687b      	ldr	r3, [r7, #4]
 8015644:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	32b0      	adds	r2, #176	@ 0xb0
 801564c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015650:	2b00      	cmp	r3, #0
 8015652:	d01f      	beq.n	8015694 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801565a:	687a      	ldr	r2, [r7, #4]
 801565c:	33b0      	adds	r3, #176	@ 0xb0
 801565e:	009b      	lsls	r3, r3, #2
 8015660:	4413      	add	r3, r2
 8015662:	685b      	ldr	r3, [r3, #4]
 8015664:	685b      	ldr	r3, [r3, #4]
 8015666:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	32b0      	adds	r2, #176	@ 0xb0
 8015672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015676:	4618      	mov	r0, r3
 8015678:	f002 fbb4 	bl	8017de4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015682:	687b      	ldr	r3, [r7, #4]
 8015684:	32b0      	adds	r2, #176	@ 0xb0
 8015686:	2100      	movs	r1, #0
 8015688:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	2200      	movs	r2, #0
 8015690:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8015694:	2300      	movs	r3, #0
}
 8015696:	4618      	mov	r0, r3
 8015698:	3708      	adds	r7, #8
 801569a:	46bd      	mov	sp, r7
 801569c:	bd80      	pop	{r7, pc}
 801569e:	bf00      	nop
 80156a0:	240000cf 	.word	0x240000cf
 80156a4:	240000d0 	.word	0x240000d0
 80156a8:	240000d1 	.word	0x240000d1

080156ac <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80156ac:	b580      	push	{r7, lr}
 80156ae:	b086      	sub	sp, #24
 80156b0:	af00      	add	r7, sp, #0
 80156b2:	6078      	str	r0, [r7, #4]
 80156b4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80156b6:	687b      	ldr	r3, [r7, #4]
 80156b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80156bc:	687b      	ldr	r3, [r7, #4]
 80156be:	32b0      	adds	r2, #176	@ 0xb0
 80156c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80156c4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80156c6:	2300      	movs	r3, #0
 80156c8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80156ca:	2300      	movs	r3, #0
 80156cc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80156ce:	2300      	movs	r3, #0
 80156d0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80156d2:	693b      	ldr	r3, [r7, #16]
 80156d4:	2b00      	cmp	r3, #0
 80156d6:	d101      	bne.n	80156dc <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80156d8:	2303      	movs	r3, #3
 80156da:	e0bf      	b.n	801585c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80156dc:	683b      	ldr	r3, [r7, #0]
 80156de:	781b      	ldrb	r3, [r3, #0]
 80156e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80156e4:	2b00      	cmp	r3, #0
 80156e6:	d050      	beq.n	801578a <USBD_CDC_Setup+0xde>
 80156e8:	2b20      	cmp	r3, #32
 80156ea:	f040 80af 	bne.w	801584c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80156ee:	683b      	ldr	r3, [r7, #0]
 80156f0:	88db      	ldrh	r3, [r3, #6]
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d03a      	beq.n	801576c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80156f6:	683b      	ldr	r3, [r7, #0]
 80156f8:	781b      	ldrb	r3, [r3, #0]
 80156fa:	b25b      	sxtb	r3, r3
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	da1b      	bge.n	8015738 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015700:	687b      	ldr	r3, [r7, #4]
 8015702:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015706:	687a      	ldr	r2, [r7, #4]
 8015708:	33b0      	adds	r3, #176	@ 0xb0
 801570a:	009b      	lsls	r3, r3, #2
 801570c:	4413      	add	r3, r2
 801570e:	685b      	ldr	r3, [r3, #4]
 8015710:	689b      	ldr	r3, [r3, #8]
 8015712:	683a      	ldr	r2, [r7, #0]
 8015714:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8015716:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015718:	683a      	ldr	r2, [r7, #0]
 801571a:	88d2      	ldrh	r2, [r2, #6]
 801571c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801571e:	683b      	ldr	r3, [r7, #0]
 8015720:	88db      	ldrh	r3, [r3, #6]
 8015722:	2b07      	cmp	r3, #7
 8015724:	bf28      	it	cs
 8015726:	2307      	movcs	r3, #7
 8015728:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801572a:	693b      	ldr	r3, [r7, #16]
 801572c:	89fa      	ldrh	r2, [r7, #14]
 801572e:	4619      	mov	r1, r3
 8015730:	6878      	ldr	r0, [r7, #4]
 8015732:	f001 fdbd 	bl	80172b0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8015736:	e090      	b.n	801585a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8015738:	683b      	ldr	r3, [r7, #0]
 801573a:	785a      	ldrb	r2, [r3, #1]
 801573c:	693b      	ldr	r3, [r7, #16]
 801573e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8015742:	683b      	ldr	r3, [r7, #0]
 8015744:	88db      	ldrh	r3, [r3, #6]
 8015746:	2b3f      	cmp	r3, #63	@ 0x3f
 8015748:	d803      	bhi.n	8015752 <USBD_CDC_Setup+0xa6>
 801574a:	683b      	ldr	r3, [r7, #0]
 801574c:	88db      	ldrh	r3, [r3, #6]
 801574e:	b2da      	uxtb	r2, r3
 8015750:	e000      	b.n	8015754 <USBD_CDC_Setup+0xa8>
 8015752:	2240      	movs	r2, #64	@ 0x40
 8015754:	693b      	ldr	r3, [r7, #16]
 8015756:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801575a:	6939      	ldr	r1, [r7, #16]
 801575c:	693b      	ldr	r3, [r7, #16]
 801575e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8015762:	461a      	mov	r2, r3
 8015764:	6878      	ldr	r0, [r7, #4]
 8015766:	f001 fdcf 	bl	8017308 <USBD_CtlPrepareRx>
      break;
 801576a:	e076      	b.n	801585a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015772:	687a      	ldr	r2, [r7, #4]
 8015774:	33b0      	adds	r3, #176	@ 0xb0
 8015776:	009b      	lsls	r3, r3, #2
 8015778:	4413      	add	r3, r2
 801577a:	685b      	ldr	r3, [r3, #4]
 801577c:	689b      	ldr	r3, [r3, #8]
 801577e:	683a      	ldr	r2, [r7, #0]
 8015780:	7850      	ldrb	r0, [r2, #1]
 8015782:	2200      	movs	r2, #0
 8015784:	6839      	ldr	r1, [r7, #0]
 8015786:	4798      	blx	r3
      break;
 8015788:	e067      	b.n	801585a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801578a:	683b      	ldr	r3, [r7, #0]
 801578c:	785b      	ldrb	r3, [r3, #1]
 801578e:	2b0b      	cmp	r3, #11
 8015790:	d851      	bhi.n	8015836 <USBD_CDC_Setup+0x18a>
 8015792:	a201      	add	r2, pc, #4	@ (adr r2, 8015798 <USBD_CDC_Setup+0xec>)
 8015794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015798:	080157c9 	.word	0x080157c9
 801579c:	08015845 	.word	0x08015845
 80157a0:	08015837 	.word	0x08015837
 80157a4:	08015837 	.word	0x08015837
 80157a8:	08015837 	.word	0x08015837
 80157ac:	08015837 	.word	0x08015837
 80157b0:	08015837 	.word	0x08015837
 80157b4:	08015837 	.word	0x08015837
 80157b8:	08015837 	.word	0x08015837
 80157bc:	08015837 	.word	0x08015837
 80157c0:	080157f3 	.word	0x080157f3
 80157c4:	0801581d 	.word	0x0801581d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80157ce:	b2db      	uxtb	r3, r3
 80157d0:	2b03      	cmp	r3, #3
 80157d2:	d107      	bne.n	80157e4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80157d4:	f107 030a 	add.w	r3, r7, #10
 80157d8:	2202      	movs	r2, #2
 80157da:	4619      	mov	r1, r3
 80157dc:	6878      	ldr	r0, [r7, #4]
 80157de:	f001 fd67 	bl	80172b0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80157e2:	e032      	b.n	801584a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80157e4:	6839      	ldr	r1, [r7, #0]
 80157e6:	6878      	ldr	r0, [r7, #4]
 80157e8:	f001 fce5 	bl	80171b6 <USBD_CtlError>
            ret = USBD_FAIL;
 80157ec:	2303      	movs	r3, #3
 80157ee:	75fb      	strb	r3, [r7, #23]
          break;
 80157f0:	e02b      	b.n	801584a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80157f2:	687b      	ldr	r3, [r7, #4]
 80157f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80157f8:	b2db      	uxtb	r3, r3
 80157fa:	2b03      	cmp	r3, #3
 80157fc:	d107      	bne.n	801580e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80157fe:	f107 030d 	add.w	r3, r7, #13
 8015802:	2201      	movs	r2, #1
 8015804:	4619      	mov	r1, r3
 8015806:	6878      	ldr	r0, [r7, #4]
 8015808:	f001 fd52 	bl	80172b0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801580c:	e01d      	b.n	801584a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801580e:	6839      	ldr	r1, [r7, #0]
 8015810:	6878      	ldr	r0, [r7, #4]
 8015812:	f001 fcd0 	bl	80171b6 <USBD_CtlError>
            ret = USBD_FAIL;
 8015816:	2303      	movs	r3, #3
 8015818:	75fb      	strb	r3, [r7, #23]
          break;
 801581a:	e016      	b.n	801584a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015822:	b2db      	uxtb	r3, r3
 8015824:	2b03      	cmp	r3, #3
 8015826:	d00f      	beq.n	8015848 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8015828:	6839      	ldr	r1, [r7, #0]
 801582a:	6878      	ldr	r0, [r7, #4]
 801582c:	f001 fcc3 	bl	80171b6 <USBD_CtlError>
            ret = USBD_FAIL;
 8015830:	2303      	movs	r3, #3
 8015832:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8015834:	e008      	b.n	8015848 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8015836:	6839      	ldr	r1, [r7, #0]
 8015838:	6878      	ldr	r0, [r7, #4]
 801583a:	f001 fcbc 	bl	80171b6 <USBD_CtlError>
          ret = USBD_FAIL;
 801583e:	2303      	movs	r3, #3
 8015840:	75fb      	strb	r3, [r7, #23]
          break;
 8015842:	e002      	b.n	801584a <USBD_CDC_Setup+0x19e>
          break;
 8015844:	bf00      	nop
 8015846:	e008      	b.n	801585a <USBD_CDC_Setup+0x1ae>
          break;
 8015848:	bf00      	nop
      }
      break;
 801584a:	e006      	b.n	801585a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 801584c:	6839      	ldr	r1, [r7, #0]
 801584e:	6878      	ldr	r0, [r7, #4]
 8015850:	f001 fcb1 	bl	80171b6 <USBD_CtlError>
      ret = USBD_FAIL;
 8015854:	2303      	movs	r3, #3
 8015856:	75fb      	strb	r3, [r7, #23]
      break;
 8015858:	bf00      	nop
  }

  return (uint8_t)ret;
 801585a:	7dfb      	ldrb	r3, [r7, #23]
}
 801585c:	4618      	mov	r0, r3
 801585e:	3718      	adds	r7, #24
 8015860:	46bd      	mov	sp, r7
 8015862:	bd80      	pop	{r7, pc}

08015864 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015864:	b580      	push	{r7, lr}
 8015866:	b084      	sub	sp, #16
 8015868:	af00      	add	r7, sp, #0
 801586a:	6078      	str	r0, [r7, #4]
 801586c:	460b      	mov	r3, r1
 801586e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8015870:	687b      	ldr	r3, [r7, #4]
 8015872:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015876:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015878:	687b      	ldr	r3, [r7, #4]
 801587a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	32b0      	adds	r2, #176	@ 0xb0
 8015882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015886:	2b00      	cmp	r3, #0
 8015888:	d101      	bne.n	801588e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801588a:	2303      	movs	r3, #3
 801588c:	e065      	b.n	801595a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801588e:	687b      	ldr	r3, [r7, #4]
 8015890:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015894:	687b      	ldr	r3, [r7, #4]
 8015896:	32b0      	adds	r2, #176	@ 0xb0
 8015898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801589c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801589e:	78fb      	ldrb	r3, [r7, #3]
 80158a0:	f003 020f 	and.w	r2, r3, #15
 80158a4:	6879      	ldr	r1, [r7, #4]
 80158a6:	4613      	mov	r3, r2
 80158a8:	009b      	lsls	r3, r3, #2
 80158aa:	4413      	add	r3, r2
 80158ac:	009b      	lsls	r3, r3, #2
 80158ae:	440b      	add	r3, r1
 80158b0:	3318      	adds	r3, #24
 80158b2:	681b      	ldr	r3, [r3, #0]
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	d02f      	beq.n	8015918 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80158b8:	78fb      	ldrb	r3, [r7, #3]
 80158ba:	f003 020f 	and.w	r2, r3, #15
 80158be:	6879      	ldr	r1, [r7, #4]
 80158c0:	4613      	mov	r3, r2
 80158c2:	009b      	lsls	r3, r3, #2
 80158c4:	4413      	add	r3, r2
 80158c6:	009b      	lsls	r3, r3, #2
 80158c8:	440b      	add	r3, r1
 80158ca:	3318      	adds	r3, #24
 80158cc:	681a      	ldr	r2, [r3, #0]
 80158ce:	78fb      	ldrb	r3, [r7, #3]
 80158d0:	f003 010f 	and.w	r1, r3, #15
 80158d4:	68f8      	ldr	r0, [r7, #12]
 80158d6:	460b      	mov	r3, r1
 80158d8:	00db      	lsls	r3, r3, #3
 80158da:	440b      	add	r3, r1
 80158dc:	009b      	lsls	r3, r3, #2
 80158de:	4403      	add	r3, r0
 80158e0:	331c      	adds	r3, #28
 80158e2:	681b      	ldr	r3, [r3, #0]
 80158e4:	fbb2 f1f3 	udiv	r1, r2, r3
 80158e8:	fb01 f303 	mul.w	r3, r1, r3
 80158ec:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80158ee:	2b00      	cmp	r3, #0
 80158f0:	d112      	bne.n	8015918 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80158f2:	78fb      	ldrb	r3, [r7, #3]
 80158f4:	f003 020f 	and.w	r2, r3, #15
 80158f8:	6879      	ldr	r1, [r7, #4]
 80158fa:	4613      	mov	r3, r2
 80158fc:	009b      	lsls	r3, r3, #2
 80158fe:	4413      	add	r3, r2
 8015900:	009b      	lsls	r3, r3, #2
 8015902:	440b      	add	r3, r1
 8015904:	3318      	adds	r3, #24
 8015906:	2200      	movs	r2, #0
 8015908:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801590a:	78f9      	ldrb	r1, [r7, #3]
 801590c:	2300      	movs	r3, #0
 801590e:	2200      	movs	r2, #0
 8015910:	6878      	ldr	r0, [r7, #4]
 8015912:	f002 fa04 	bl	8017d1e <USBD_LL_Transmit>
 8015916:	e01f      	b.n	8015958 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8015918:	68bb      	ldr	r3, [r7, #8]
 801591a:	2200      	movs	r2, #0
 801591c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015926:	687a      	ldr	r2, [r7, #4]
 8015928:	33b0      	adds	r3, #176	@ 0xb0
 801592a:	009b      	lsls	r3, r3, #2
 801592c:	4413      	add	r3, r2
 801592e:	685b      	ldr	r3, [r3, #4]
 8015930:	691b      	ldr	r3, [r3, #16]
 8015932:	2b00      	cmp	r3, #0
 8015934:	d010      	beq.n	8015958 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801593c:	687a      	ldr	r2, [r7, #4]
 801593e:	33b0      	adds	r3, #176	@ 0xb0
 8015940:	009b      	lsls	r3, r3, #2
 8015942:	4413      	add	r3, r2
 8015944:	685b      	ldr	r3, [r3, #4]
 8015946:	691b      	ldr	r3, [r3, #16]
 8015948:	68ba      	ldr	r2, [r7, #8]
 801594a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801594e:	68ba      	ldr	r2, [r7, #8]
 8015950:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8015954:	78fa      	ldrb	r2, [r7, #3]
 8015956:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8015958:	2300      	movs	r3, #0
}
 801595a:	4618      	mov	r0, r3
 801595c:	3710      	adds	r7, #16
 801595e:	46bd      	mov	sp, r7
 8015960:	bd80      	pop	{r7, pc}

08015962 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015962:	b580      	push	{r7, lr}
 8015964:	b084      	sub	sp, #16
 8015966:	af00      	add	r7, sp, #0
 8015968:	6078      	str	r0, [r7, #4]
 801596a:	460b      	mov	r3, r1
 801596c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	32b0      	adds	r2, #176	@ 0xb0
 8015978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801597c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	32b0      	adds	r2, #176	@ 0xb0
 8015988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801598c:	2b00      	cmp	r3, #0
 801598e:	d101      	bne.n	8015994 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8015990:	2303      	movs	r3, #3
 8015992:	e01a      	b.n	80159ca <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8015994:	78fb      	ldrb	r3, [r7, #3]
 8015996:	4619      	mov	r1, r3
 8015998:	6878      	ldr	r0, [r7, #4]
 801599a:	f002 fa02 	bl	8017da2 <USBD_LL_GetRxDataSize>
 801599e:	4602      	mov	r2, r0
 80159a0:	68fb      	ldr	r3, [r7, #12]
 80159a2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80159ac:	687a      	ldr	r2, [r7, #4]
 80159ae:	33b0      	adds	r3, #176	@ 0xb0
 80159b0:	009b      	lsls	r3, r3, #2
 80159b2:	4413      	add	r3, r2
 80159b4:	685b      	ldr	r3, [r3, #4]
 80159b6:	68db      	ldr	r3, [r3, #12]
 80159b8:	68fa      	ldr	r2, [r7, #12]
 80159ba:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80159be:	68fa      	ldr	r2, [r7, #12]
 80159c0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80159c4:	4611      	mov	r1, r2
 80159c6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80159c8:	2300      	movs	r3, #0
}
 80159ca:	4618      	mov	r0, r3
 80159cc:	3710      	adds	r7, #16
 80159ce:	46bd      	mov	sp, r7
 80159d0:	bd80      	pop	{r7, pc}

080159d2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80159d2:	b580      	push	{r7, lr}
 80159d4:	b084      	sub	sp, #16
 80159d6:	af00      	add	r7, sp, #0
 80159d8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80159da:	687b      	ldr	r3, [r7, #4]
 80159dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80159e0:	687b      	ldr	r3, [r7, #4]
 80159e2:	32b0      	adds	r2, #176	@ 0xb0
 80159e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159e8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80159ea:	68fb      	ldr	r3, [r7, #12]
 80159ec:	2b00      	cmp	r3, #0
 80159ee:	d101      	bne.n	80159f4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80159f0:	2303      	movs	r3, #3
 80159f2:	e024      	b.n	8015a3e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80159f4:	687b      	ldr	r3, [r7, #4]
 80159f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80159fa:	687a      	ldr	r2, [r7, #4]
 80159fc:	33b0      	adds	r3, #176	@ 0xb0
 80159fe:	009b      	lsls	r3, r3, #2
 8015a00:	4413      	add	r3, r2
 8015a02:	685b      	ldr	r3, [r3, #4]
 8015a04:	2b00      	cmp	r3, #0
 8015a06:	d019      	beq.n	8015a3c <USBD_CDC_EP0_RxReady+0x6a>
 8015a08:	68fb      	ldr	r3, [r7, #12]
 8015a0a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8015a0e:	2bff      	cmp	r3, #255	@ 0xff
 8015a10:	d014      	beq.n	8015a3c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015a12:	687b      	ldr	r3, [r7, #4]
 8015a14:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015a18:	687a      	ldr	r2, [r7, #4]
 8015a1a:	33b0      	adds	r3, #176	@ 0xb0
 8015a1c:	009b      	lsls	r3, r3, #2
 8015a1e:	4413      	add	r3, r2
 8015a20:	685b      	ldr	r3, [r3, #4]
 8015a22:	689b      	ldr	r3, [r3, #8]
 8015a24:	68fa      	ldr	r2, [r7, #12]
 8015a26:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8015a2a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8015a2c:	68fa      	ldr	r2, [r7, #12]
 8015a2e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015a32:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8015a34:	68fb      	ldr	r3, [r7, #12]
 8015a36:	22ff      	movs	r2, #255	@ 0xff
 8015a38:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8015a3c:	2300      	movs	r3, #0
}
 8015a3e:	4618      	mov	r0, r3
 8015a40:	3710      	adds	r7, #16
 8015a42:	46bd      	mov	sp, r7
 8015a44:	bd80      	pop	{r7, pc}
	...

08015a48 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8015a48:	b580      	push	{r7, lr}
 8015a4a:	b086      	sub	sp, #24
 8015a4c:	af00      	add	r7, sp, #0
 8015a4e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015a50:	2182      	movs	r1, #130	@ 0x82
 8015a52:	4818      	ldr	r0, [pc, #96]	@ (8015ab4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015a54:	f000 fd4f 	bl	80164f6 <USBD_GetEpDesc>
 8015a58:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015a5a:	2101      	movs	r1, #1
 8015a5c:	4815      	ldr	r0, [pc, #84]	@ (8015ab4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015a5e:	f000 fd4a 	bl	80164f6 <USBD_GetEpDesc>
 8015a62:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015a64:	2181      	movs	r1, #129	@ 0x81
 8015a66:	4813      	ldr	r0, [pc, #76]	@ (8015ab4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015a68:	f000 fd45 	bl	80164f6 <USBD_GetEpDesc>
 8015a6c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015a6e:	697b      	ldr	r3, [r7, #20]
 8015a70:	2b00      	cmp	r3, #0
 8015a72:	d002      	beq.n	8015a7a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015a74:	697b      	ldr	r3, [r7, #20]
 8015a76:	2210      	movs	r2, #16
 8015a78:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015a7a:	693b      	ldr	r3, [r7, #16]
 8015a7c:	2b00      	cmp	r3, #0
 8015a7e:	d006      	beq.n	8015a8e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015a80:	693b      	ldr	r3, [r7, #16]
 8015a82:	2200      	movs	r2, #0
 8015a84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015a88:	711a      	strb	r2, [r3, #4]
 8015a8a:	2200      	movs	r2, #0
 8015a8c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015a8e:	68fb      	ldr	r3, [r7, #12]
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	d006      	beq.n	8015aa2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015a94:	68fb      	ldr	r3, [r7, #12]
 8015a96:	2200      	movs	r2, #0
 8015a98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015a9c:	711a      	strb	r2, [r3, #4]
 8015a9e:	2200      	movs	r2, #0
 8015aa0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	2243      	movs	r2, #67	@ 0x43
 8015aa6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015aa8:	4b02      	ldr	r3, [pc, #8]	@ (8015ab4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8015aaa:	4618      	mov	r0, r3
 8015aac:	3718      	adds	r7, #24
 8015aae:	46bd      	mov	sp, r7
 8015ab0:	bd80      	pop	{r7, pc}
 8015ab2:	bf00      	nop
 8015ab4:	2400008c 	.word	0x2400008c

08015ab8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8015ab8:	b580      	push	{r7, lr}
 8015aba:	b086      	sub	sp, #24
 8015abc:	af00      	add	r7, sp, #0
 8015abe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015ac0:	2182      	movs	r1, #130	@ 0x82
 8015ac2:	4818      	ldr	r0, [pc, #96]	@ (8015b24 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015ac4:	f000 fd17 	bl	80164f6 <USBD_GetEpDesc>
 8015ac8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015aca:	2101      	movs	r1, #1
 8015acc:	4815      	ldr	r0, [pc, #84]	@ (8015b24 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015ace:	f000 fd12 	bl	80164f6 <USBD_GetEpDesc>
 8015ad2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015ad4:	2181      	movs	r1, #129	@ 0x81
 8015ad6:	4813      	ldr	r0, [pc, #76]	@ (8015b24 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015ad8:	f000 fd0d 	bl	80164f6 <USBD_GetEpDesc>
 8015adc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015ade:	697b      	ldr	r3, [r7, #20]
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	d002      	beq.n	8015aea <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8015ae4:	697b      	ldr	r3, [r7, #20]
 8015ae6:	2210      	movs	r2, #16
 8015ae8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015aea:	693b      	ldr	r3, [r7, #16]
 8015aec:	2b00      	cmp	r3, #0
 8015aee:	d006      	beq.n	8015afe <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015af0:	693b      	ldr	r3, [r7, #16]
 8015af2:	2200      	movs	r2, #0
 8015af4:	711a      	strb	r2, [r3, #4]
 8015af6:	2200      	movs	r2, #0
 8015af8:	f042 0202 	orr.w	r2, r2, #2
 8015afc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015afe:	68fb      	ldr	r3, [r7, #12]
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d006      	beq.n	8015b12 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015b04:	68fb      	ldr	r3, [r7, #12]
 8015b06:	2200      	movs	r2, #0
 8015b08:	711a      	strb	r2, [r3, #4]
 8015b0a:	2200      	movs	r2, #0
 8015b0c:	f042 0202 	orr.w	r2, r2, #2
 8015b10:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015b12:	687b      	ldr	r3, [r7, #4]
 8015b14:	2243      	movs	r2, #67	@ 0x43
 8015b16:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015b18:	4b02      	ldr	r3, [pc, #8]	@ (8015b24 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8015b1a:	4618      	mov	r0, r3
 8015b1c:	3718      	adds	r7, #24
 8015b1e:	46bd      	mov	sp, r7
 8015b20:	bd80      	pop	{r7, pc}
 8015b22:	bf00      	nop
 8015b24:	2400008c 	.word	0x2400008c

08015b28 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8015b28:	b580      	push	{r7, lr}
 8015b2a:	b086      	sub	sp, #24
 8015b2c:	af00      	add	r7, sp, #0
 8015b2e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015b30:	2182      	movs	r1, #130	@ 0x82
 8015b32:	4818      	ldr	r0, [pc, #96]	@ (8015b94 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015b34:	f000 fcdf 	bl	80164f6 <USBD_GetEpDesc>
 8015b38:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015b3a:	2101      	movs	r1, #1
 8015b3c:	4815      	ldr	r0, [pc, #84]	@ (8015b94 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015b3e:	f000 fcda 	bl	80164f6 <USBD_GetEpDesc>
 8015b42:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015b44:	2181      	movs	r1, #129	@ 0x81
 8015b46:	4813      	ldr	r0, [pc, #76]	@ (8015b94 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015b48:	f000 fcd5 	bl	80164f6 <USBD_GetEpDesc>
 8015b4c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015b4e:	697b      	ldr	r3, [r7, #20]
 8015b50:	2b00      	cmp	r3, #0
 8015b52:	d002      	beq.n	8015b5a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015b54:	697b      	ldr	r3, [r7, #20]
 8015b56:	2210      	movs	r2, #16
 8015b58:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015b5a:	693b      	ldr	r3, [r7, #16]
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	d006      	beq.n	8015b6e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015b60:	693b      	ldr	r3, [r7, #16]
 8015b62:	2200      	movs	r2, #0
 8015b64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015b68:	711a      	strb	r2, [r3, #4]
 8015b6a:	2200      	movs	r2, #0
 8015b6c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015b6e:	68fb      	ldr	r3, [r7, #12]
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	d006      	beq.n	8015b82 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015b74:	68fb      	ldr	r3, [r7, #12]
 8015b76:	2200      	movs	r2, #0
 8015b78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015b7c:	711a      	strb	r2, [r3, #4]
 8015b7e:	2200      	movs	r2, #0
 8015b80:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015b82:	687b      	ldr	r3, [r7, #4]
 8015b84:	2243      	movs	r2, #67	@ 0x43
 8015b86:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015b88:	4b02      	ldr	r3, [pc, #8]	@ (8015b94 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8015b8a:	4618      	mov	r0, r3
 8015b8c:	3718      	adds	r7, #24
 8015b8e:	46bd      	mov	sp, r7
 8015b90:	bd80      	pop	{r7, pc}
 8015b92:	bf00      	nop
 8015b94:	2400008c 	.word	0x2400008c

08015b98 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8015b98:	b480      	push	{r7}
 8015b9a:	b083      	sub	sp, #12
 8015b9c:	af00      	add	r7, sp, #0
 8015b9e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	220a      	movs	r2, #10
 8015ba4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8015ba6:	4b03      	ldr	r3, [pc, #12]	@ (8015bb4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8015ba8:	4618      	mov	r0, r3
 8015baa:	370c      	adds	r7, #12
 8015bac:	46bd      	mov	sp, r7
 8015bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bb2:	4770      	bx	lr
 8015bb4:	24000048 	.word	0x24000048

08015bb8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8015bb8:	b480      	push	{r7}
 8015bba:	b083      	sub	sp, #12
 8015bbc:	af00      	add	r7, sp, #0
 8015bbe:	6078      	str	r0, [r7, #4]
 8015bc0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8015bc2:	683b      	ldr	r3, [r7, #0]
 8015bc4:	2b00      	cmp	r3, #0
 8015bc6:	d101      	bne.n	8015bcc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8015bc8:	2303      	movs	r3, #3
 8015bca:	e009      	b.n	8015be0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015bd2:	687a      	ldr	r2, [r7, #4]
 8015bd4:	33b0      	adds	r3, #176	@ 0xb0
 8015bd6:	009b      	lsls	r3, r3, #2
 8015bd8:	4413      	add	r3, r2
 8015bda:	683a      	ldr	r2, [r7, #0]
 8015bdc:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8015bde:	2300      	movs	r3, #0
}
 8015be0:	4618      	mov	r0, r3
 8015be2:	370c      	adds	r7, #12
 8015be4:	46bd      	mov	sp, r7
 8015be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bea:	4770      	bx	lr

08015bec <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8015bec:	b480      	push	{r7}
 8015bee:	b087      	sub	sp, #28
 8015bf0:	af00      	add	r7, sp, #0
 8015bf2:	60f8      	str	r0, [r7, #12]
 8015bf4:	60b9      	str	r1, [r7, #8]
 8015bf6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015bf8:	68fb      	ldr	r3, [r7, #12]
 8015bfa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015bfe:	68fb      	ldr	r3, [r7, #12]
 8015c00:	32b0      	adds	r2, #176	@ 0xb0
 8015c02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015c06:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015c08:	697b      	ldr	r3, [r7, #20]
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	d101      	bne.n	8015c12 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015c0e:	2303      	movs	r3, #3
 8015c10:	e008      	b.n	8015c24 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8015c12:	697b      	ldr	r3, [r7, #20]
 8015c14:	68ba      	ldr	r2, [r7, #8]
 8015c16:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8015c1a:	697b      	ldr	r3, [r7, #20]
 8015c1c:	687a      	ldr	r2, [r7, #4]
 8015c1e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8015c22:	2300      	movs	r3, #0
}
 8015c24:	4618      	mov	r0, r3
 8015c26:	371c      	adds	r7, #28
 8015c28:	46bd      	mov	sp, r7
 8015c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c2e:	4770      	bx	lr

08015c30 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8015c30:	b480      	push	{r7}
 8015c32:	b085      	sub	sp, #20
 8015c34:	af00      	add	r7, sp, #0
 8015c36:	6078      	str	r0, [r7, #4]
 8015c38:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015c3a:	687b      	ldr	r3, [r7, #4]
 8015c3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015c40:	687b      	ldr	r3, [r7, #4]
 8015c42:	32b0      	adds	r2, #176	@ 0xb0
 8015c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015c48:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015c4a:	68fb      	ldr	r3, [r7, #12]
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	d101      	bne.n	8015c54 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8015c50:	2303      	movs	r3, #3
 8015c52:	e004      	b.n	8015c5e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8015c54:	68fb      	ldr	r3, [r7, #12]
 8015c56:	683a      	ldr	r2, [r7, #0]
 8015c58:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8015c5c:	2300      	movs	r3, #0
}
 8015c5e:	4618      	mov	r0, r3
 8015c60:	3714      	adds	r7, #20
 8015c62:	46bd      	mov	sp, r7
 8015c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c68:	4770      	bx	lr
	...

08015c6c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8015c6c:	b580      	push	{r7, lr}
 8015c6e:	b084      	sub	sp, #16
 8015c70:	af00      	add	r7, sp, #0
 8015c72:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015c74:	687b      	ldr	r3, [r7, #4]
 8015c76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015c7a:	687b      	ldr	r3, [r7, #4]
 8015c7c:	32b0      	adds	r2, #176	@ 0xb0
 8015c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015c82:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8015c84:	2301      	movs	r3, #1
 8015c86:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015c88:	68bb      	ldr	r3, [r7, #8]
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	d101      	bne.n	8015c92 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015c8e:	2303      	movs	r3, #3
 8015c90:	e025      	b.n	8015cde <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8015c92:	68bb      	ldr	r3, [r7, #8]
 8015c94:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8015c98:	2b00      	cmp	r3, #0
 8015c9a:	d11f      	bne.n	8015cdc <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8015c9c:	68bb      	ldr	r3, [r7, #8]
 8015c9e:	2201      	movs	r2, #1
 8015ca0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8015ca4:	4b10      	ldr	r3, [pc, #64]	@ (8015ce8 <USBD_CDC_TransmitPacket+0x7c>)
 8015ca6:	781b      	ldrb	r3, [r3, #0]
 8015ca8:	f003 020f 	and.w	r2, r3, #15
 8015cac:	68bb      	ldr	r3, [r7, #8]
 8015cae:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8015cb2:	6878      	ldr	r0, [r7, #4]
 8015cb4:	4613      	mov	r3, r2
 8015cb6:	009b      	lsls	r3, r3, #2
 8015cb8:	4413      	add	r3, r2
 8015cba:	009b      	lsls	r3, r3, #2
 8015cbc:	4403      	add	r3, r0
 8015cbe:	3318      	adds	r3, #24
 8015cc0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8015cc2:	4b09      	ldr	r3, [pc, #36]	@ (8015ce8 <USBD_CDC_TransmitPacket+0x7c>)
 8015cc4:	7819      	ldrb	r1, [r3, #0]
 8015cc6:	68bb      	ldr	r3, [r7, #8]
 8015cc8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8015ccc:	68bb      	ldr	r3, [r7, #8]
 8015cce:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8015cd2:	6878      	ldr	r0, [r7, #4]
 8015cd4:	f002 f823 	bl	8017d1e <USBD_LL_Transmit>

    ret = USBD_OK;
 8015cd8:	2300      	movs	r3, #0
 8015cda:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8015cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8015cde:	4618      	mov	r0, r3
 8015ce0:	3710      	adds	r7, #16
 8015ce2:	46bd      	mov	sp, r7
 8015ce4:	bd80      	pop	{r7, pc}
 8015ce6:	bf00      	nop
 8015ce8:	240000cf 	.word	0x240000cf

08015cec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8015cec:	b580      	push	{r7, lr}
 8015cee:	b084      	sub	sp, #16
 8015cf0:	af00      	add	r7, sp, #0
 8015cf2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015cf4:	687b      	ldr	r3, [r7, #4]
 8015cf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	32b0      	adds	r2, #176	@ 0xb0
 8015cfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d02:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	32b0      	adds	r2, #176	@ 0xb0
 8015d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d101      	bne.n	8015d1a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8015d16:	2303      	movs	r3, #3
 8015d18:	e018      	b.n	8015d4c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	7c1b      	ldrb	r3, [r3, #16]
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	d10a      	bne.n	8015d38 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015d22:	4b0c      	ldr	r3, [pc, #48]	@ (8015d54 <USBD_CDC_ReceivePacket+0x68>)
 8015d24:	7819      	ldrb	r1, [r3, #0]
 8015d26:	68fb      	ldr	r3, [r7, #12]
 8015d28:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015d2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015d30:	6878      	ldr	r0, [r7, #4]
 8015d32:	f002 f815 	bl	8017d60 <USBD_LL_PrepareReceive>
 8015d36:	e008      	b.n	8015d4a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015d38:	4b06      	ldr	r3, [pc, #24]	@ (8015d54 <USBD_CDC_ReceivePacket+0x68>)
 8015d3a:	7819      	ldrb	r1, [r3, #0]
 8015d3c:	68fb      	ldr	r3, [r7, #12]
 8015d3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015d42:	2340      	movs	r3, #64	@ 0x40
 8015d44:	6878      	ldr	r0, [r7, #4]
 8015d46:	f002 f80b 	bl	8017d60 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015d4a:	2300      	movs	r3, #0
}
 8015d4c:	4618      	mov	r0, r3
 8015d4e:	3710      	adds	r7, #16
 8015d50:	46bd      	mov	sp, r7
 8015d52:	bd80      	pop	{r7, pc}
 8015d54:	240000d0 	.word	0x240000d0

08015d58 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8015d58:	b580      	push	{r7, lr}
 8015d5a:	b086      	sub	sp, #24
 8015d5c:	af00      	add	r7, sp, #0
 8015d5e:	60f8      	str	r0, [r7, #12]
 8015d60:	60b9      	str	r1, [r7, #8]
 8015d62:	4613      	mov	r3, r2
 8015d64:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8015d66:	68fb      	ldr	r3, [r7, #12]
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	d101      	bne.n	8015d70 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015d6c:	2303      	movs	r3, #3
 8015d6e:	e01f      	b.n	8015db0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8015d70:	68fb      	ldr	r3, [r7, #12]
 8015d72:	2200      	movs	r2, #0
 8015d74:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8015d78:	68fb      	ldr	r3, [r7, #12]
 8015d7a:	2200      	movs	r2, #0
 8015d7c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8015d80:	68fb      	ldr	r3, [r7, #12]
 8015d82:	2200      	movs	r2, #0
 8015d84:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8015d88:	68bb      	ldr	r3, [r7, #8]
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d003      	beq.n	8015d96 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8015d8e:	68fb      	ldr	r3, [r7, #12]
 8015d90:	68ba      	ldr	r2, [r7, #8]
 8015d92:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015d96:	68fb      	ldr	r3, [r7, #12]
 8015d98:	2201      	movs	r2, #1
 8015d9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8015d9e:	68fb      	ldr	r3, [r7, #12]
 8015da0:	79fa      	ldrb	r2, [r7, #7]
 8015da2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8015da4:	68f8      	ldr	r0, [r7, #12]
 8015da6:	f001 fe81 	bl	8017aac <USBD_LL_Init>
 8015daa:	4603      	mov	r3, r0
 8015dac:	75fb      	strb	r3, [r7, #23]

  return ret;
 8015dae:	7dfb      	ldrb	r3, [r7, #23]
}
 8015db0:	4618      	mov	r0, r3
 8015db2:	3718      	adds	r7, #24
 8015db4:	46bd      	mov	sp, r7
 8015db6:	bd80      	pop	{r7, pc}

08015db8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8015db8:	b580      	push	{r7, lr}
 8015dba:	b084      	sub	sp, #16
 8015dbc:	af00      	add	r7, sp, #0
 8015dbe:	6078      	str	r0, [r7, #4]
 8015dc0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8015dc2:	2300      	movs	r3, #0
 8015dc4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8015dc6:	683b      	ldr	r3, [r7, #0]
 8015dc8:	2b00      	cmp	r3, #0
 8015dca:	d101      	bne.n	8015dd0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015dcc:	2303      	movs	r3, #3
 8015dce:	e025      	b.n	8015e1c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	683a      	ldr	r2, [r7, #0]
 8015dd4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	32ae      	adds	r2, #174	@ 0xae
 8015de2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015de8:	2b00      	cmp	r3, #0
 8015dea:	d00f      	beq.n	8015e0c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8015dec:	687b      	ldr	r3, [r7, #4]
 8015dee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015df2:	687b      	ldr	r3, [r7, #4]
 8015df4:	32ae      	adds	r2, #174	@ 0xae
 8015df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015dfc:	f107 020e 	add.w	r2, r7, #14
 8015e00:	4610      	mov	r0, r2
 8015e02:	4798      	blx	r3
 8015e04:	4602      	mov	r2, r0
 8015e06:	687b      	ldr	r3, [r7, #4]
 8015e08:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015e12:	1c5a      	adds	r2, r3, #1
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8015e1a:	2300      	movs	r3, #0
}
 8015e1c:	4618      	mov	r0, r3
 8015e1e:	3710      	adds	r7, #16
 8015e20:	46bd      	mov	sp, r7
 8015e22:	bd80      	pop	{r7, pc}

08015e24 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8015e24:	b580      	push	{r7, lr}
 8015e26:	b082      	sub	sp, #8
 8015e28:	af00      	add	r7, sp, #0
 8015e2a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8015e2c:	6878      	ldr	r0, [r7, #4]
 8015e2e:	f001 fe8d 	bl	8017b4c <USBD_LL_Start>
 8015e32:	4603      	mov	r3, r0
}
 8015e34:	4618      	mov	r0, r3
 8015e36:	3708      	adds	r7, #8
 8015e38:	46bd      	mov	sp, r7
 8015e3a:	bd80      	pop	{r7, pc}

08015e3c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8015e3c:	b480      	push	{r7}
 8015e3e:	b083      	sub	sp, #12
 8015e40:	af00      	add	r7, sp, #0
 8015e42:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015e44:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8015e46:	4618      	mov	r0, r3
 8015e48:	370c      	adds	r7, #12
 8015e4a:	46bd      	mov	sp, r7
 8015e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e50:	4770      	bx	lr

08015e52 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015e52:	b580      	push	{r7, lr}
 8015e54:	b084      	sub	sp, #16
 8015e56:	af00      	add	r7, sp, #0
 8015e58:	6078      	str	r0, [r7, #4]
 8015e5a:	460b      	mov	r3, r1
 8015e5c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015e5e:	2300      	movs	r3, #0
 8015e60:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8015e62:	687b      	ldr	r3, [r7, #4]
 8015e64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	d009      	beq.n	8015e80 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015e72:	681b      	ldr	r3, [r3, #0]
 8015e74:	78fa      	ldrb	r2, [r7, #3]
 8015e76:	4611      	mov	r1, r2
 8015e78:	6878      	ldr	r0, [r7, #4]
 8015e7a:	4798      	blx	r3
 8015e7c:	4603      	mov	r3, r0
 8015e7e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e82:	4618      	mov	r0, r3
 8015e84:	3710      	adds	r7, #16
 8015e86:	46bd      	mov	sp, r7
 8015e88:	bd80      	pop	{r7, pc}

08015e8a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015e8a:	b580      	push	{r7, lr}
 8015e8c:	b084      	sub	sp, #16
 8015e8e:	af00      	add	r7, sp, #0
 8015e90:	6078      	str	r0, [r7, #4]
 8015e92:	460b      	mov	r3, r1
 8015e94:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015e96:	2300      	movs	r3, #0
 8015e98:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015ea0:	685b      	ldr	r3, [r3, #4]
 8015ea2:	78fa      	ldrb	r2, [r7, #3]
 8015ea4:	4611      	mov	r1, r2
 8015ea6:	6878      	ldr	r0, [r7, #4]
 8015ea8:	4798      	blx	r3
 8015eaa:	4603      	mov	r3, r0
 8015eac:	2b00      	cmp	r3, #0
 8015eae:	d001      	beq.n	8015eb4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8015eb0:	2303      	movs	r3, #3
 8015eb2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8015eb6:	4618      	mov	r0, r3
 8015eb8:	3710      	adds	r7, #16
 8015eba:	46bd      	mov	sp, r7
 8015ebc:	bd80      	pop	{r7, pc}

08015ebe <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8015ebe:	b580      	push	{r7, lr}
 8015ec0:	b084      	sub	sp, #16
 8015ec2:	af00      	add	r7, sp, #0
 8015ec4:	6078      	str	r0, [r7, #4]
 8015ec6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015ece:	6839      	ldr	r1, [r7, #0]
 8015ed0:	4618      	mov	r0, r3
 8015ed2:	f001 f936 	bl	8017142 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8015ed6:	687b      	ldr	r3, [r7, #4]
 8015ed8:	2201      	movs	r2, #1
 8015eda:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8015ede:	687b      	ldr	r3, [r7, #4]
 8015ee0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8015ee4:	461a      	mov	r2, r3
 8015ee6:	687b      	ldr	r3, [r7, #4]
 8015ee8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8015eec:	687b      	ldr	r3, [r7, #4]
 8015eee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8015ef2:	f003 031f 	and.w	r3, r3, #31
 8015ef6:	2b02      	cmp	r3, #2
 8015ef8:	d01a      	beq.n	8015f30 <USBD_LL_SetupStage+0x72>
 8015efa:	2b02      	cmp	r3, #2
 8015efc:	d822      	bhi.n	8015f44 <USBD_LL_SetupStage+0x86>
 8015efe:	2b00      	cmp	r3, #0
 8015f00:	d002      	beq.n	8015f08 <USBD_LL_SetupStage+0x4a>
 8015f02:	2b01      	cmp	r3, #1
 8015f04:	d00a      	beq.n	8015f1c <USBD_LL_SetupStage+0x5e>
 8015f06:	e01d      	b.n	8015f44 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015f0e:	4619      	mov	r1, r3
 8015f10:	6878      	ldr	r0, [r7, #4]
 8015f12:	f000 fb63 	bl	80165dc <USBD_StdDevReq>
 8015f16:	4603      	mov	r3, r0
 8015f18:	73fb      	strb	r3, [r7, #15]
      break;
 8015f1a:	e020      	b.n	8015f5e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015f22:	4619      	mov	r1, r3
 8015f24:	6878      	ldr	r0, [r7, #4]
 8015f26:	f000 fbcb 	bl	80166c0 <USBD_StdItfReq>
 8015f2a:	4603      	mov	r3, r0
 8015f2c:	73fb      	strb	r3, [r7, #15]
      break;
 8015f2e:	e016      	b.n	8015f5e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8015f36:	4619      	mov	r1, r3
 8015f38:	6878      	ldr	r0, [r7, #4]
 8015f3a:	f000 fc2d 	bl	8016798 <USBD_StdEPReq>
 8015f3e:	4603      	mov	r3, r0
 8015f40:	73fb      	strb	r3, [r7, #15]
      break;
 8015f42:	e00c      	b.n	8015f5e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8015f4a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8015f4e:	b2db      	uxtb	r3, r3
 8015f50:	4619      	mov	r1, r3
 8015f52:	6878      	ldr	r0, [r7, #4]
 8015f54:	f001 fe5a 	bl	8017c0c <USBD_LL_StallEP>
 8015f58:	4603      	mov	r3, r0
 8015f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8015f5c:	bf00      	nop
  }

  return ret;
 8015f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015f60:	4618      	mov	r0, r3
 8015f62:	3710      	adds	r7, #16
 8015f64:	46bd      	mov	sp, r7
 8015f66:	bd80      	pop	{r7, pc}

08015f68 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8015f68:	b580      	push	{r7, lr}
 8015f6a:	b086      	sub	sp, #24
 8015f6c:	af00      	add	r7, sp, #0
 8015f6e:	60f8      	str	r0, [r7, #12]
 8015f70:	460b      	mov	r3, r1
 8015f72:	607a      	str	r2, [r7, #4]
 8015f74:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8015f76:	2300      	movs	r3, #0
 8015f78:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8015f7a:	7afb      	ldrb	r3, [r7, #11]
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d16e      	bne.n	801605e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8015f80:	68fb      	ldr	r3, [r7, #12]
 8015f82:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8015f86:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8015f88:	68fb      	ldr	r3, [r7, #12]
 8015f8a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8015f8e:	2b03      	cmp	r3, #3
 8015f90:	f040 8098 	bne.w	80160c4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8015f94:	693b      	ldr	r3, [r7, #16]
 8015f96:	689a      	ldr	r2, [r3, #8]
 8015f98:	693b      	ldr	r3, [r7, #16]
 8015f9a:	68db      	ldr	r3, [r3, #12]
 8015f9c:	429a      	cmp	r2, r3
 8015f9e:	d913      	bls.n	8015fc8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8015fa0:	693b      	ldr	r3, [r7, #16]
 8015fa2:	689a      	ldr	r2, [r3, #8]
 8015fa4:	693b      	ldr	r3, [r7, #16]
 8015fa6:	68db      	ldr	r3, [r3, #12]
 8015fa8:	1ad2      	subs	r2, r2, r3
 8015faa:	693b      	ldr	r3, [r7, #16]
 8015fac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8015fae:	693b      	ldr	r3, [r7, #16]
 8015fb0:	68da      	ldr	r2, [r3, #12]
 8015fb2:	693b      	ldr	r3, [r7, #16]
 8015fb4:	689b      	ldr	r3, [r3, #8]
 8015fb6:	4293      	cmp	r3, r2
 8015fb8:	bf28      	it	cs
 8015fba:	4613      	movcs	r3, r2
 8015fbc:	461a      	mov	r2, r3
 8015fbe:	6879      	ldr	r1, [r7, #4]
 8015fc0:	68f8      	ldr	r0, [r7, #12]
 8015fc2:	f001 f9be 	bl	8017342 <USBD_CtlContinueRx>
 8015fc6:	e07d      	b.n	80160c4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8015fc8:	68fb      	ldr	r3, [r7, #12]
 8015fca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8015fce:	f003 031f 	and.w	r3, r3, #31
 8015fd2:	2b02      	cmp	r3, #2
 8015fd4:	d014      	beq.n	8016000 <USBD_LL_DataOutStage+0x98>
 8015fd6:	2b02      	cmp	r3, #2
 8015fd8:	d81d      	bhi.n	8016016 <USBD_LL_DataOutStage+0xae>
 8015fda:	2b00      	cmp	r3, #0
 8015fdc:	d002      	beq.n	8015fe4 <USBD_LL_DataOutStage+0x7c>
 8015fde:	2b01      	cmp	r3, #1
 8015fe0:	d003      	beq.n	8015fea <USBD_LL_DataOutStage+0x82>
 8015fe2:	e018      	b.n	8016016 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8015fe4:	2300      	movs	r3, #0
 8015fe6:	75bb      	strb	r3, [r7, #22]
            break;
 8015fe8:	e018      	b.n	801601c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8015fea:	68fb      	ldr	r3, [r7, #12]
 8015fec:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8015ff0:	b2db      	uxtb	r3, r3
 8015ff2:	4619      	mov	r1, r3
 8015ff4:	68f8      	ldr	r0, [r7, #12]
 8015ff6:	f000 fa64 	bl	80164c2 <USBD_CoreFindIF>
 8015ffa:	4603      	mov	r3, r0
 8015ffc:	75bb      	strb	r3, [r7, #22]
            break;
 8015ffe:	e00d      	b.n	801601c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8016000:	68fb      	ldr	r3, [r7, #12]
 8016002:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016006:	b2db      	uxtb	r3, r3
 8016008:	4619      	mov	r1, r3
 801600a:	68f8      	ldr	r0, [r7, #12]
 801600c:	f000 fa66 	bl	80164dc <USBD_CoreFindEP>
 8016010:	4603      	mov	r3, r0
 8016012:	75bb      	strb	r3, [r7, #22]
            break;
 8016014:	e002      	b.n	801601c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8016016:	2300      	movs	r3, #0
 8016018:	75bb      	strb	r3, [r7, #22]
            break;
 801601a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 801601c:	7dbb      	ldrb	r3, [r7, #22]
 801601e:	2b00      	cmp	r3, #0
 8016020:	d119      	bne.n	8016056 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016022:	68fb      	ldr	r3, [r7, #12]
 8016024:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016028:	b2db      	uxtb	r3, r3
 801602a:	2b03      	cmp	r3, #3
 801602c:	d113      	bne.n	8016056 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801602e:	7dba      	ldrb	r2, [r7, #22]
 8016030:	68fb      	ldr	r3, [r7, #12]
 8016032:	32ae      	adds	r2, #174	@ 0xae
 8016034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016038:	691b      	ldr	r3, [r3, #16]
 801603a:	2b00      	cmp	r3, #0
 801603c:	d00b      	beq.n	8016056 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801603e:	7dba      	ldrb	r2, [r7, #22]
 8016040:	68fb      	ldr	r3, [r7, #12]
 8016042:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8016046:	7dba      	ldrb	r2, [r7, #22]
 8016048:	68fb      	ldr	r3, [r7, #12]
 801604a:	32ae      	adds	r2, #174	@ 0xae
 801604c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016050:	691b      	ldr	r3, [r3, #16]
 8016052:	68f8      	ldr	r0, [r7, #12]
 8016054:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8016056:	68f8      	ldr	r0, [r7, #12]
 8016058:	f001 f984 	bl	8017364 <USBD_CtlSendStatus>
 801605c:	e032      	b.n	80160c4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801605e:	7afb      	ldrb	r3, [r7, #11]
 8016060:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016064:	b2db      	uxtb	r3, r3
 8016066:	4619      	mov	r1, r3
 8016068:	68f8      	ldr	r0, [r7, #12]
 801606a:	f000 fa37 	bl	80164dc <USBD_CoreFindEP>
 801606e:	4603      	mov	r3, r0
 8016070:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016072:	7dbb      	ldrb	r3, [r7, #22]
 8016074:	2bff      	cmp	r3, #255	@ 0xff
 8016076:	d025      	beq.n	80160c4 <USBD_LL_DataOutStage+0x15c>
 8016078:	7dbb      	ldrb	r3, [r7, #22]
 801607a:	2b00      	cmp	r3, #0
 801607c:	d122      	bne.n	80160c4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801607e:	68fb      	ldr	r3, [r7, #12]
 8016080:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016084:	b2db      	uxtb	r3, r3
 8016086:	2b03      	cmp	r3, #3
 8016088:	d117      	bne.n	80160ba <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801608a:	7dba      	ldrb	r2, [r7, #22]
 801608c:	68fb      	ldr	r3, [r7, #12]
 801608e:	32ae      	adds	r2, #174	@ 0xae
 8016090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016094:	699b      	ldr	r3, [r3, #24]
 8016096:	2b00      	cmp	r3, #0
 8016098:	d00f      	beq.n	80160ba <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 801609a:	7dba      	ldrb	r2, [r7, #22]
 801609c:	68fb      	ldr	r3, [r7, #12]
 801609e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80160a2:	7dba      	ldrb	r2, [r7, #22]
 80160a4:	68fb      	ldr	r3, [r7, #12]
 80160a6:	32ae      	adds	r2, #174	@ 0xae
 80160a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80160ac:	699b      	ldr	r3, [r3, #24]
 80160ae:	7afa      	ldrb	r2, [r7, #11]
 80160b0:	4611      	mov	r1, r2
 80160b2:	68f8      	ldr	r0, [r7, #12]
 80160b4:	4798      	blx	r3
 80160b6:	4603      	mov	r3, r0
 80160b8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80160ba:	7dfb      	ldrb	r3, [r7, #23]
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d001      	beq.n	80160c4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80160c0:	7dfb      	ldrb	r3, [r7, #23]
 80160c2:	e000      	b.n	80160c6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80160c4:	2300      	movs	r3, #0
}
 80160c6:	4618      	mov	r0, r3
 80160c8:	3718      	adds	r7, #24
 80160ca:	46bd      	mov	sp, r7
 80160cc:	bd80      	pop	{r7, pc}

080160ce <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80160ce:	b580      	push	{r7, lr}
 80160d0:	b086      	sub	sp, #24
 80160d2:	af00      	add	r7, sp, #0
 80160d4:	60f8      	str	r0, [r7, #12]
 80160d6:	460b      	mov	r3, r1
 80160d8:	607a      	str	r2, [r7, #4]
 80160da:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80160dc:	7afb      	ldrb	r3, [r7, #11]
 80160de:	2b00      	cmp	r3, #0
 80160e0:	d16f      	bne.n	80161c2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80160e2:	68fb      	ldr	r3, [r7, #12]
 80160e4:	3314      	adds	r3, #20
 80160e6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80160e8:	68fb      	ldr	r3, [r7, #12]
 80160ea:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80160ee:	2b02      	cmp	r3, #2
 80160f0:	d15a      	bne.n	80161a8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80160f2:	693b      	ldr	r3, [r7, #16]
 80160f4:	689a      	ldr	r2, [r3, #8]
 80160f6:	693b      	ldr	r3, [r7, #16]
 80160f8:	68db      	ldr	r3, [r3, #12]
 80160fa:	429a      	cmp	r2, r3
 80160fc:	d914      	bls.n	8016128 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80160fe:	693b      	ldr	r3, [r7, #16]
 8016100:	689a      	ldr	r2, [r3, #8]
 8016102:	693b      	ldr	r3, [r7, #16]
 8016104:	68db      	ldr	r3, [r3, #12]
 8016106:	1ad2      	subs	r2, r2, r3
 8016108:	693b      	ldr	r3, [r7, #16]
 801610a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801610c:	693b      	ldr	r3, [r7, #16]
 801610e:	689b      	ldr	r3, [r3, #8]
 8016110:	461a      	mov	r2, r3
 8016112:	6879      	ldr	r1, [r7, #4]
 8016114:	68f8      	ldr	r0, [r7, #12]
 8016116:	f001 f8e6 	bl	80172e6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801611a:	2300      	movs	r3, #0
 801611c:	2200      	movs	r2, #0
 801611e:	2100      	movs	r1, #0
 8016120:	68f8      	ldr	r0, [r7, #12]
 8016122:	f001 fe1d 	bl	8017d60 <USBD_LL_PrepareReceive>
 8016126:	e03f      	b.n	80161a8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8016128:	693b      	ldr	r3, [r7, #16]
 801612a:	68da      	ldr	r2, [r3, #12]
 801612c:	693b      	ldr	r3, [r7, #16]
 801612e:	689b      	ldr	r3, [r3, #8]
 8016130:	429a      	cmp	r2, r3
 8016132:	d11c      	bne.n	801616e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8016134:	693b      	ldr	r3, [r7, #16]
 8016136:	685a      	ldr	r2, [r3, #4]
 8016138:	693b      	ldr	r3, [r7, #16]
 801613a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801613c:	429a      	cmp	r2, r3
 801613e:	d316      	bcc.n	801616e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8016140:	693b      	ldr	r3, [r7, #16]
 8016142:	685a      	ldr	r2, [r3, #4]
 8016144:	68fb      	ldr	r3, [r7, #12]
 8016146:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801614a:	429a      	cmp	r2, r3
 801614c:	d20f      	bcs.n	801616e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801614e:	2200      	movs	r2, #0
 8016150:	2100      	movs	r1, #0
 8016152:	68f8      	ldr	r0, [r7, #12]
 8016154:	f001 f8c7 	bl	80172e6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8016158:	68fb      	ldr	r3, [r7, #12]
 801615a:	2200      	movs	r2, #0
 801615c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016160:	2300      	movs	r3, #0
 8016162:	2200      	movs	r2, #0
 8016164:	2100      	movs	r1, #0
 8016166:	68f8      	ldr	r0, [r7, #12]
 8016168:	f001 fdfa 	bl	8017d60 <USBD_LL_PrepareReceive>
 801616c:	e01c      	b.n	80161a8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801616e:	68fb      	ldr	r3, [r7, #12]
 8016170:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016174:	b2db      	uxtb	r3, r3
 8016176:	2b03      	cmp	r3, #3
 8016178:	d10f      	bne.n	801619a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801617a:	68fb      	ldr	r3, [r7, #12]
 801617c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016180:	68db      	ldr	r3, [r3, #12]
 8016182:	2b00      	cmp	r3, #0
 8016184:	d009      	beq.n	801619a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8016186:	68fb      	ldr	r3, [r7, #12]
 8016188:	2200      	movs	r2, #0
 801618a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801618e:	68fb      	ldr	r3, [r7, #12]
 8016190:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016194:	68db      	ldr	r3, [r3, #12]
 8016196:	68f8      	ldr	r0, [r7, #12]
 8016198:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801619a:	2180      	movs	r1, #128	@ 0x80
 801619c:	68f8      	ldr	r0, [r7, #12]
 801619e:	f001 fd35 	bl	8017c0c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80161a2:	68f8      	ldr	r0, [r7, #12]
 80161a4:	f001 f8f1 	bl	801738a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80161a8:	68fb      	ldr	r3, [r7, #12]
 80161aa:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	d03a      	beq.n	8016228 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80161b2:	68f8      	ldr	r0, [r7, #12]
 80161b4:	f7ff fe42 	bl	8015e3c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80161b8:	68fb      	ldr	r3, [r7, #12]
 80161ba:	2200      	movs	r2, #0
 80161bc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80161c0:	e032      	b.n	8016228 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80161c2:	7afb      	ldrb	r3, [r7, #11]
 80161c4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80161c8:	b2db      	uxtb	r3, r3
 80161ca:	4619      	mov	r1, r3
 80161cc:	68f8      	ldr	r0, [r7, #12]
 80161ce:	f000 f985 	bl	80164dc <USBD_CoreFindEP>
 80161d2:	4603      	mov	r3, r0
 80161d4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80161d6:	7dfb      	ldrb	r3, [r7, #23]
 80161d8:	2bff      	cmp	r3, #255	@ 0xff
 80161da:	d025      	beq.n	8016228 <USBD_LL_DataInStage+0x15a>
 80161dc:	7dfb      	ldrb	r3, [r7, #23]
 80161de:	2b00      	cmp	r3, #0
 80161e0:	d122      	bne.n	8016228 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80161e2:	68fb      	ldr	r3, [r7, #12]
 80161e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80161e8:	b2db      	uxtb	r3, r3
 80161ea:	2b03      	cmp	r3, #3
 80161ec:	d11c      	bne.n	8016228 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80161ee:	7dfa      	ldrb	r2, [r7, #23]
 80161f0:	68fb      	ldr	r3, [r7, #12]
 80161f2:	32ae      	adds	r2, #174	@ 0xae
 80161f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80161f8:	695b      	ldr	r3, [r3, #20]
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	d014      	beq.n	8016228 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80161fe:	7dfa      	ldrb	r2, [r7, #23]
 8016200:	68fb      	ldr	r3, [r7, #12]
 8016202:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8016206:	7dfa      	ldrb	r2, [r7, #23]
 8016208:	68fb      	ldr	r3, [r7, #12]
 801620a:	32ae      	adds	r2, #174	@ 0xae
 801620c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016210:	695b      	ldr	r3, [r3, #20]
 8016212:	7afa      	ldrb	r2, [r7, #11]
 8016214:	4611      	mov	r1, r2
 8016216:	68f8      	ldr	r0, [r7, #12]
 8016218:	4798      	blx	r3
 801621a:	4603      	mov	r3, r0
 801621c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801621e:	7dbb      	ldrb	r3, [r7, #22]
 8016220:	2b00      	cmp	r3, #0
 8016222:	d001      	beq.n	8016228 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8016224:	7dbb      	ldrb	r3, [r7, #22]
 8016226:	e000      	b.n	801622a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8016228:	2300      	movs	r3, #0
}
 801622a:	4618      	mov	r0, r3
 801622c:	3718      	adds	r7, #24
 801622e:	46bd      	mov	sp, r7
 8016230:	bd80      	pop	{r7, pc}

08016232 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8016232:	b580      	push	{r7, lr}
 8016234:	b084      	sub	sp, #16
 8016236:	af00      	add	r7, sp, #0
 8016238:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801623a:	2300      	movs	r3, #0
 801623c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801623e:	687b      	ldr	r3, [r7, #4]
 8016240:	2201      	movs	r2, #1
 8016242:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8016246:	687b      	ldr	r3, [r7, #4]
 8016248:	2200      	movs	r2, #0
 801624a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	2200      	movs	r2, #0
 8016252:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	2200      	movs	r2, #0
 8016258:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	2200      	movs	r2, #0
 8016260:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8016264:	687b      	ldr	r3, [r7, #4]
 8016266:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801626a:	2b00      	cmp	r3, #0
 801626c:	d014      	beq.n	8016298 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801626e:	687b      	ldr	r3, [r7, #4]
 8016270:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016274:	685b      	ldr	r3, [r3, #4]
 8016276:	2b00      	cmp	r3, #0
 8016278:	d00e      	beq.n	8016298 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801627a:	687b      	ldr	r3, [r7, #4]
 801627c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016280:	685b      	ldr	r3, [r3, #4]
 8016282:	687a      	ldr	r2, [r7, #4]
 8016284:	6852      	ldr	r2, [r2, #4]
 8016286:	b2d2      	uxtb	r2, r2
 8016288:	4611      	mov	r1, r2
 801628a:	6878      	ldr	r0, [r7, #4]
 801628c:	4798      	blx	r3
 801628e:	4603      	mov	r3, r0
 8016290:	2b00      	cmp	r3, #0
 8016292:	d001      	beq.n	8016298 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8016294:	2303      	movs	r3, #3
 8016296:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016298:	2340      	movs	r3, #64	@ 0x40
 801629a:	2200      	movs	r2, #0
 801629c:	2100      	movs	r1, #0
 801629e:	6878      	ldr	r0, [r7, #4]
 80162a0:	f001 fc6f 	bl	8017b82 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80162a4:	687b      	ldr	r3, [r7, #4]
 80162a6:	2201      	movs	r2, #1
 80162a8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80162ac:	687b      	ldr	r3, [r7, #4]
 80162ae:	2240      	movs	r2, #64	@ 0x40
 80162b0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80162b4:	2340      	movs	r3, #64	@ 0x40
 80162b6:	2200      	movs	r2, #0
 80162b8:	2180      	movs	r1, #128	@ 0x80
 80162ba:	6878      	ldr	r0, [r7, #4]
 80162bc:	f001 fc61 	bl	8017b82 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80162c0:	687b      	ldr	r3, [r7, #4]
 80162c2:	2201      	movs	r2, #1
 80162c4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	2240      	movs	r2, #64	@ 0x40
 80162ca:	621a      	str	r2, [r3, #32]

  return ret;
 80162cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80162ce:	4618      	mov	r0, r3
 80162d0:	3710      	adds	r7, #16
 80162d2:	46bd      	mov	sp, r7
 80162d4:	bd80      	pop	{r7, pc}

080162d6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80162d6:	b480      	push	{r7}
 80162d8:	b083      	sub	sp, #12
 80162da:	af00      	add	r7, sp, #0
 80162dc:	6078      	str	r0, [r7, #4]
 80162de:	460b      	mov	r3, r1
 80162e0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	78fa      	ldrb	r2, [r7, #3]
 80162e6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80162e8:	2300      	movs	r3, #0
}
 80162ea:	4618      	mov	r0, r3
 80162ec:	370c      	adds	r7, #12
 80162ee:	46bd      	mov	sp, r7
 80162f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162f4:	4770      	bx	lr

080162f6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80162f6:	b480      	push	{r7}
 80162f8:	b083      	sub	sp, #12
 80162fa:	af00      	add	r7, sp, #0
 80162fc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80162fe:	687b      	ldr	r3, [r7, #4]
 8016300:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016304:	b2db      	uxtb	r3, r3
 8016306:	2b04      	cmp	r3, #4
 8016308:	d006      	beq.n	8016318 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801630a:	687b      	ldr	r3, [r7, #4]
 801630c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016310:	b2da      	uxtb	r2, r3
 8016312:	687b      	ldr	r3, [r7, #4]
 8016314:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8016318:	687b      	ldr	r3, [r7, #4]
 801631a:	2204      	movs	r2, #4
 801631c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8016320:	2300      	movs	r3, #0
}
 8016322:	4618      	mov	r0, r3
 8016324:	370c      	adds	r7, #12
 8016326:	46bd      	mov	sp, r7
 8016328:	f85d 7b04 	ldr.w	r7, [sp], #4
 801632c:	4770      	bx	lr

0801632e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801632e:	b480      	push	{r7}
 8016330:	b083      	sub	sp, #12
 8016332:	af00      	add	r7, sp, #0
 8016334:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8016336:	687b      	ldr	r3, [r7, #4]
 8016338:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801633c:	b2db      	uxtb	r3, r3
 801633e:	2b04      	cmp	r3, #4
 8016340:	d106      	bne.n	8016350 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8016342:	687b      	ldr	r3, [r7, #4]
 8016344:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8016348:	b2da      	uxtb	r2, r3
 801634a:	687b      	ldr	r3, [r7, #4]
 801634c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8016350:	2300      	movs	r3, #0
}
 8016352:	4618      	mov	r0, r3
 8016354:	370c      	adds	r7, #12
 8016356:	46bd      	mov	sp, r7
 8016358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801635c:	4770      	bx	lr

0801635e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801635e:	b580      	push	{r7, lr}
 8016360:	b082      	sub	sp, #8
 8016362:	af00      	add	r7, sp, #0
 8016364:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801636c:	b2db      	uxtb	r3, r3
 801636e:	2b03      	cmp	r3, #3
 8016370:	d110      	bne.n	8016394 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8016372:	687b      	ldr	r3, [r7, #4]
 8016374:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016378:	2b00      	cmp	r3, #0
 801637a:	d00b      	beq.n	8016394 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016382:	69db      	ldr	r3, [r3, #28]
 8016384:	2b00      	cmp	r3, #0
 8016386:	d005      	beq.n	8016394 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801638e:	69db      	ldr	r3, [r3, #28]
 8016390:	6878      	ldr	r0, [r7, #4]
 8016392:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8016394:	2300      	movs	r3, #0
}
 8016396:	4618      	mov	r0, r3
 8016398:	3708      	adds	r7, #8
 801639a:	46bd      	mov	sp, r7
 801639c:	bd80      	pop	{r7, pc}

0801639e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801639e:	b580      	push	{r7, lr}
 80163a0:	b082      	sub	sp, #8
 80163a2:	af00      	add	r7, sp, #0
 80163a4:	6078      	str	r0, [r7, #4]
 80163a6:	460b      	mov	r3, r1
 80163a8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80163aa:	687b      	ldr	r3, [r7, #4]
 80163ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	32ae      	adds	r2, #174	@ 0xae
 80163b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	d101      	bne.n	80163c0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80163bc:	2303      	movs	r3, #3
 80163be:	e01c      	b.n	80163fa <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80163c0:	687b      	ldr	r3, [r7, #4]
 80163c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80163c6:	b2db      	uxtb	r3, r3
 80163c8:	2b03      	cmp	r3, #3
 80163ca:	d115      	bne.n	80163f8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80163cc:	687b      	ldr	r3, [r7, #4]
 80163ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	32ae      	adds	r2, #174	@ 0xae
 80163d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163da:	6a1b      	ldr	r3, [r3, #32]
 80163dc:	2b00      	cmp	r3, #0
 80163de:	d00b      	beq.n	80163f8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80163e6:	687b      	ldr	r3, [r7, #4]
 80163e8:	32ae      	adds	r2, #174	@ 0xae
 80163ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163ee:	6a1b      	ldr	r3, [r3, #32]
 80163f0:	78fa      	ldrb	r2, [r7, #3]
 80163f2:	4611      	mov	r1, r2
 80163f4:	6878      	ldr	r0, [r7, #4]
 80163f6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80163f8:	2300      	movs	r3, #0
}
 80163fa:	4618      	mov	r0, r3
 80163fc:	3708      	adds	r7, #8
 80163fe:	46bd      	mov	sp, r7
 8016400:	bd80      	pop	{r7, pc}

08016402 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8016402:	b580      	push	{r7, lr}
 8016404:	b082      	sub	sp, #8
 8016406:	af00      	add	r7, sp, #0
 8016408:	6078      	str	r0, [r7, #4]
 801640a:	460b      	mov	r3, r1
 801640c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801640e:	687b      	ldr	r3, [r7, #4]
 8016410:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016414:	687b      	ldr	r3, [r7, #4]
 8016416:	32ae      	adds	r2, #174	@ 0xae
 8016418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801641c:	2b00      	cmp	r3, #0
 801641e:	d101      	bne.n	8016424 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8016420:	2303      	movs	r3, #3
 8016422:	e01c      	b.n	801645e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801642a:	b2db      	uxtb	r3, r3
 801642c:	2b03      	cmp	r3, #3
 801642e:	d115      	bne.n	801645c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	32ae      	adds	r2, #174	@ 0xae
 801643a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801643e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016440:	2b00      	cmp	r3, #0
 8016442:	d00b      	beq.n	801645c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801644a:	687b      	ldr	r3, [r7, #4]
 801644c:	32ae      	adds	r2, #174	@ 0xae
 801644e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016454:	78fa      	ldrb	r2, [r7, #3]
 8016456:	4611      	mov	r1, r2
 8016458:	6878      	ldr	r0, [r7, #4]
 801645a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801645c:	2300      	movs	r3, #0
}
 801645e:	4618      	mov	r0, r3
 8016460:	3708      	adds	r7, #8
 8016462:	46bd      	mov	sp, r7
 8016464:	bd80      	pop	{r7, pc}

08016466 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8016466:	b480      	push	{r7}
 8016468:	b083      	sub	sp, #12
 801646a:	af00      	add	r7, sp, #0
 801646c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801646e:	2300      	movs	r3, #0
}
 8016470:	4618      	mov	r0, r3
 8016472:	370c      	adds	r7, #12
 8016474:	46bd      	mov	sp, r7
 8016476:	f85d 7b04 	ldr.w	r7, [sp], #4
 801647a:	4770      	bx	lr

0801647c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801647c:	b580      	push	{r7, lr}
 801647e:	b084      	sub	sp, #16
 8016480:	af00      	add	r7, sp, #0
 8016482:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8016484:	2300      	movs	r3, #0
 8016486:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016488:	687b      	ldr	r3, [r7, #4]
 801648a:	2201      	movs	r2, #1
 801648c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016496:	2b00      	cmp	r3, #0
 8016498:	d00e      	beq.n	80164b8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80164a0:	685b      	ldr	r3, [r3, #4]
 80164a2:	687a      	ldr	r2, [r7, #4]
 80164a4:	6852      	ldr	r2, [r2, #4]
 80164a6:	b2d2      	uxtb	r2, r2
 80164a8:	4611      	mov	r1, r2
 80164aa:	6878      	ldr	r0, [r7, #4]
 80164ac:	4798      	blx	r3
 80164ae:	4603      	mov	r3, r0
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	d001      	beq.n	80164b8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80164b4:	2303      	movs	r3, #3
 80164b6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80164b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80164ba:	4618      	mov	r0, r3
 80164bc:	3710      	adds	r7, #16
 80164be:	46bd      	mov	sp, r7
 80164c0:	bd80      	pop	{r7, pc}

080164c2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80164c2:	b480      	push	{r7}
 80164c4:	b083      	sub	sp, #12
 80164c6:	af00      	add	r7, sp, #0
 80164c8:	6078      	str	r0, [r7, #4]
 80164ca:	460b      	mov	r3, r1
 80164cc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80164ce:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80164d0:	4618      	mov	r0, r3
 80164d2:	370c      	adds	r7, #12
 80164d4:	46bd      	mov	sp, r7
 80164d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164da:	4770      	bx	lr

080164dc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80164dc:	b480      	push	{r7}
 80164de:	b083      	sub	sp, #12
 80164e0:	af00      	add	r7, sp, #0
 80164e2:	6078      	str	r0, [r7, #4]
 80164e4:	460b      	mov	r3, r1
 80164e6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80164e8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80164ea:	4618      	mov	r0, r3
 80164ec:	370c      	adds	r7, #12
 80164ee:	46bd      	mov	sp, r7
 80164f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164f4:	4770      	bx	lr

080164f6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80164f6:	b580      	push	{r7, lr}
 80164f8:	b086      	sub	sp, #24
 80164fa:	af00      	add	r7, sp, #0
 80164fc:	6078      	str	r0, [r7, #4]
 80164fe:	460b      	mov	r3, r1
 8016500:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8016502:	687b      	ldr	r3, [r7, #4]
 8016504:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801650a:	2300      	movs	r3, #0
 801650c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801650e:	68fb      	ldr	r3, [r7, #12]
 8016510:	885b      	ldrh	r3, [r3, #2]
 8016512:	b29b      	uxth	r3, r3
 8016514:	68fa      	ldr	r2, [r7, #12]
 8016516:	7812      	ldrb	r2, [r2, #0]
 8016518:	4293      	cmp	r3, r2
 801651a:	d91f      	bls.n	801655c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 801651c:	68fb      	ldr	r3, [r7, #12]
 801651e:	781b      	ldrb	r3, [r3, #0]
 8016520:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8016522:	e013      	b.n	801654c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016524:	f107 030a 	add.w	r3, r7, #10
 8016528:	4619      	mov	r1, r3
 801652a:	6978      	ldr	r0, [r7, #20]
 801652c:	f000 f81b 	bl	8016566 <USBD_GetNextDesc>
 8016530:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8016532:	697b      	ldr	r3, [r7, #20]
 8016534:	785b      	ldrb	r3, [r3, #1]
 8016536:	2b05      	cmp	r3, #5
 8016538:	d108      	bne.n	801654c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 801653a:	697b      	ldr	r3, [r7, #20]
 801653c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801653e:	693b      	ldr	r3, [r7, #16]
 8016540:	789b      	ldrb	r3, [r3, #2]
 8016542:	78fa      	ldrb	r2, [r7, #3]
 8016544:	429a      	cmp	r2, r3
 8016546:	d008      	beq.n	801655a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8016548:	2300      	movs	r3, #0
 801654a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 801654c:	68fb      	ldr	r3, [r7, #12]
 801654e:	885b      	ldrh	r3, [r3, #2]
 8016550:	b29a      	uxth	r2, r3
 8016552:	897b      	ldrh	r3, [r7, #10]
 8016554:	429a      	cmp	r2, r3
 8016556:	d8e5      	bhi.n	8016524 <USBD_GetEpDesc+0x2e>
 8016558:	e000      	b.n	801655c <USBD_GetEpDesc+0x66>
          break;
 801655a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 801655c:	693b      	ldr	r3, [r7, #16]
}
 801655e:	4618      	mov	r0, r3
 8016560:	3718      	adds	r7, #24
 8016562:	46bd      	mov	sp, r7
 8016564:	bd80      	pop	{r7, pc}

08016566 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8016566:	b480      	push	{r7}
 8016568:	b085      	sub	sp, #20
 801656a:	af00      	add	r7, sp, #0
 801656c:	6078      	str	r0, [r7, #4]
 801656e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8016574:	683b      	ldr	r3, [r7, #0]
 8016576:	881b      	ldrh	r3, [r3, #0]
 8016578:	68fa      	ldr	r2, [r7, #12]
 801657a:	7812      	ldrb	r2, [r2, #0]
 801657c:	4413      	add	r3, r2
 801657e:	b29a      	uxth	r2, r3
 8016580:	683b      	ldr	r3, [r7, #0]
 8016582:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8016584:	68fb      	ldr	r3, [r7, #12]
 8016586:	781b      	ldrb	r3, [r3, #0]
 8016588:	461a      	mov	r2, r3
 801658a:	687b      	ldr	r3, [r7, #4]
 801658c:	4413      	add	r3, r2
 801658e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8016590:	68fb      	ldr	r3, [r7, #12]
}
 8016592:	4618      	mov	r0, r3
 8016594:	3714      	adds	r7, #20
 8016596:	46bd      	mov	sp, r7
 8016598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801659c:	4770      	bx	lr

0801659e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801659e:	b480      	push	{r7}
 80165a0:	b087      	sub	sp, #28
 80165a2:	af00      	add	r7, sp, #0
 80165a4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80165aa:	697b      	ldr	r3, [r7, #20]
 80165ac:	781b      	ldrb	r3, [r3, #0]
 80165ae:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80165b0:	697b      	ldr	r3, [r7, #20]
 80165b2:	3301      	adds	r3, #1
 80165b4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80165b6:	697b      	ldr	r3, [r7, #20]
 80165b8:	781b      	ldrb	r3, [r3, #0]
 80165ba:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80165bc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80165c0:	021b      	lsls	r3, r3, #8
 80165c2:	b21a      	sxth	r2, r3
 80165c4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80165c8:	4313      	orrs	r3, r2
 80165ca:	b21b      	sxth	r3, r3
 80165cc:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80165ce:	89fb      	ldrh	r3, [r7, #14]
}
 80165d0:	4618      	mov	r0, r3
 80165d2:	371c      	adds	r7, #28
 80165d4:	46bd      	mov	sp, r7
 80165d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165da:	4770      	bx	lr

080165dc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80165dc:	b580      	push	{r7, lr}
 80165de:	b084      	sub	sp, #16
 80165e0:	af00      	add	r7, sp, #0
 80165e2:	6078      	str	r0, [r7, #4]
 80165e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80165e6:	2300      	movs	r3, #0
 80165e8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80165ea:	683b      	ldr	r3, [r7, #0]
 80165ec:	781b      	ldrb	r3, [r3, #0]
 80165ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80165f2:	2b40      	cmp	r3, #64	@ 0x40
 80165f4:	d005      	beq.n	8016602 <USBD_StdDevReq+0x26>
 80165f6:	2b40      	cmp	r3, #64	@ 0x40
 80165f8:	d857      	bhi.n	80166aa <USBD_StdDevReq+0xce>
 80165fa:	2b00      	cmp	r3, #0
 80165fc:	d00f      	beq.n	801661e <USBD_StdDevReq+0x42>
 80165fe:	2b20      	cmp	r3, #32
 8016600:	d153      	bne.n	80166aa <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8016602:	687b      	ldr	r3, [r7, #4]
 8016604:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	32ae      	adds	r2, #174	@ 0xae
 801660c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016610:	689b      	ldr	r3, [r3, #8]
 8016612:	6839      	ldr	r1, [r7, #0]
 8016614:	6878      	ldr	r0, [r7, #4]
 8016616:	4798      	blx	r3
 8016618:	4603      	mov	r3, r0
 801661a:	73fb      	strb	r3, [r7, #15]
      break;
 801661c:	e04a      	b.n	80166b4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801661e:	683b      	ldr	r3, [r7, #0]
 8016620:	785b      	ldrb	r3, [r3, #1]
 8016622:	2b09      	cmp	r3, #9
 8016624:	d83b      	bhi.n	801669e <USBD_StdDevReq+0xc2>
 8016626:	a201      	add	r2, pc, #4	@ (adr r2, 801662c <USBD_StdDevReq+0x50>)
 8016628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801662c:	08016681 	.word	0x08016681
 8016630:	08016695 	.word	0x08016695
 8016634:	0801669f 	.word	0x0801669f
 8016638:	0801668b 	.word	0x0801668b
 801663c:	0801669f 	.word	0x0801669f
 8016640:	0801665f 	.word	0x0801665f
 8016644:	08016655 	.word	0x08016655
 8016648:	0801669f 	.word	0x0801669f
 801664c:	08016677 	.word	0x08016677
 8016650:	08016669 	.word	0x08016669
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8016654:	6839      	ldr	r1, [r7, #0]
 8016656:	6878      	ldr	r0, [r7, #4]
 8016658:	f000 fa3c 	bl	8016ad4 <USBD_GetDescriptor>
          break;
 801665c:	e024      	b.n	80166a8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801665e:	6839      	ldr	r1, [r7, #0]
 8016660:	6878      	ldr	r0, [r7, #4]
 8016662:	f000 fbcb 	bl	8016dfc <USBD_SetAddress>
          break;
 8016666:	e01f      	b.n	80166a8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8016668:	6839      	ldr	r1, [r7, #0]
 801666a:	6878      	ldr	r0, [r7, #4]
 801666c:	f000 fc0a 	bl	8016e84 <USBD_SetConfig>
 8016670:	4603      	mov	r3, r0
 8016672:	73fb      	strb	r3, [r7, #15]
          break;
 8016674:	e018      	b.n	80166a8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8016676:	6839      	ldr	r1, [r7, #0]
 8016678:	6878      	ldr	r0, [r7, #4]
 801667a:	f000 fcad 	bl	8016fd8 <USBD_GetConfig>
          break;
 801667e:	e013      	b.n	80166a8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8016680:	6839      	ldr	r1, [r7, #0]
 8016682:	6878      	ldr	r0, [r7, #4]
 8016684:	f000 fcde 	bl	8017044 <USBD_GetStatus>
          break;
 8016688:	e00e      	b.n	80166a8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801668a:	6839      	ldr	r1, [r7, #0]
 801668c:	6878      	ldr	r0, [r7, #4]
 801668e:	f000 fd0d 	bl	80170ac <USBD_SetFeature>
          break;
 8016692:	e009      	b.n	80166a8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8016694:	6839      	ldr	r1, [r7, #0]
 8016696:	6878      	ldr	r0, [r7, #4]
 8016698:	f000 fd31 	bl	80170fe <USBD_ClrFeature>
          break;
 801669c:	e004      	b.n	80166a8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801669e:	6839      	ldr	r1, [r7, #0]
 80166a0:	6878      	ldr	r0, [r7, #4]
 80166a2:	f000 fd88 	bl	80171b6 <USBD_CtlError>
          break;
 80166a6:	bf00      	nop
      }
      break;
 80166a8:	e004      	b.n	80166b4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80166aa:	6839      	ldr	r1, [r7, #0]
 80166ac:	6878      	ldr	r0, [r7, #4]
 80166ae:	f000 fd82 	bl	80171b6 <USBD_CtlError>
      break;
 80166b2:	bf00      	nop
  }

  return ret;
 80166b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80166b6:	4618      	mov	r0, r3
 80166b8:	3710      	adds	r7, #16
 80166ba:	46bd      	mov	sp, r7
 80166bc:	bd80      	pop	{r7, pc}
 80166be:	bf00      	nop

080166c0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80166c0:	b580      	push	{r7, lr}
 80166c2:	b084      	sub	sp, #16
 80166c4:	af00      	add	r7, sp, #0
 80166c6:	6078      	str	r0, [r7, #4]
 80166c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80166ca:	2300      	movs	r3, #0
 80166cc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80166ce:	683b      	ldr	r3, [r7, #0]
 80166d0:	781b      	ldrb	r3, [r3, #0]
 80166d2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80166d6:	2b40      	cmp	r3, #64	@ 0x40
 80166d8:	d005      	beq.n	80166e6 <USBD_StdItfReq+0x26>
 80166da:	2b40      	cmp	r3, #64	@ 0x40
 80166dc:	d852      	bhi.n	8016784 <USBD_StdItfReq+0xc4>
 80166de:	2b00      	cmp	r3, #0
 80166e0:	d001      	beq.n	80166e6 <USBD_StdItfReq+0x26>
 80166e2:	2b20      	cmp	r3, #32
 80166e4:	d14e      	bne.n	8016784 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80166e6:	687b      	ldr	r3, [r7, #4]
 80166e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80166ec:	b2db      	uxtb	r3, r3
 80166ee:	3b01      	subs	r3, #1
 80166f0:	2b02      	cmp	r3, #2
 80166f2:	d840      	bhi.n	8016776 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80166f4:	683b      	ldr	r3, [r7, #0]
 80166f6:	889b      	ldrh	r3, [r3, #4]
 80166f8:	b2db      	uxtb	r3, r3
 80166fa:	2b01      	cmp	r3, #1
 80166fc:	d836      	bhi.n	801676c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80166fe:	683b      	ldr	r3, [r7, #0]
 8016700:	889b      	ldrh	r3, [r3, #4]
 8016702:	b2db      	uxtb	r3, r3
 8016704:	4619      	mov	r1, r3
 8016706:	6878      	ldr	r0, [r7, #4]
 8016708:	f7ff fedb 	bl	80164c2 <USBD_CoreFindIF>
 801670c:	4603      	mov	r3, r0
 801670e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016710:	7bbb      	ldrb	r3, [r7, #14]
 8016712:	2bff      	cmp	r3, #255	@ 0xff
 8016714:	d01d      	beq.n	8016752 <USBD_StdItfReq+0x92>
 8016716:	7bbb      	ldrb	r3, [r7, #14]
 8016718:	2b00      	cmp	r3, #0
 801671a:	d11a      	bne.n	8016752 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 801671c:	7bba      	ldrb	r2, [r7, #14]
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	32ae      	adds	r2, #174	@ 0xae
 8016722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016726:	689b      	ldr	r3, [r3, #8]
 8016728:	2b00      	cmp	r3, #0
 801672a:	d00f      	beq.n	801674c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 801672c:	7bba      	ldrb	r2, [r7, #14]
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016734:	7bba      	ldrb	r2, [r7, #14]
 8016736:	687b      	ldr	r3, [r7, #4]
 8016738:	32ae      	adds	r2, #174	@ 0xae
 801673a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801673e:	689b      	ldr	r3, [r3, #8]
 8016740:	6839      	ldr	r1, [r7, #0]
 8016742:	6878      	ldr	r0, [r7, #4]
 8016744:	4798      	blx	r3
 8016746:	4603      	mov	r3, r0
 8016748:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801674a:	e004      	b.n	8016756 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 801674c:	2303      	movs	r3, #3
 801674e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8016750:	e001      	b.n	8016756 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8016752:	2303      	movs	r3, #3
 8016754:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8016756:	683b      	ldr	r3, [r7, #0]
 8016758:	88db      	ldrh	r3, [r3, #6]
 801675a:	2b00      	cmp	r3, #0
 801675c:	d110      	bne.n	8016780 <USBD_StdItfReq+0xc0>
 801675e:	7bfb      	ldrb	r3, [r7, #15]
 8016760:	2b00      	cmp	r3, #0
 8016762:	d10d      	bne.n	8016780 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8016764:	6878      	ldr	r0, [r7, #4]
 8016766:	f000 fdfd 	bl	8017364 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801676a:	e009      	b.n	8016780 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 801676c:	6839      	ldr	r1, [r7, #0]
 801676e:	6878      	ldr	r0, [r7, #4]
 8016770:	f000 fd21 	bl	80171b6 <USBD_CtlError>
          break;
 8016774:	e004      	b.n	8016780 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8016776:	6839      	ldr	r1, [r7, #0]
 8016778:	6878      	ldr	r0, [r7, #4]
 801677a:	f000 fd1c 	bl	80171b6 <USBD_CtlError>
          break;
 801677e:	e000      	b.n	8016782 <USBD_StdItfReq+0xc2>
          break;
 8016780:	bf00      	nop
      }
      break;
 8016782:	e004      	b.n	801678e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8016784:	6839      	ldr	r1, [r7, #0]
 8016786:	6878      	ldr	r0, [r7, #4]
 8016788:	f000 fd15 	bl	80171b6 <USBD_CtlError>
      break;
 801678c:	bf00      	nop
  }

  return ret;
 801678e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016790:	4618      	mov	r0, r3
 8016792:	3710      	adds	r7, #16
 8016794:	46bd      	mov	sp, r7
 8016796:	bd80      	pop	{r7, pc}

08016798 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016798:	b580      	push	{r7, lr}
 801679a:	b084      	sub	sp, #16
 801679c:	af00      	add	r7, sp, #0
 801679e:	6078      	str	r0, [r7, #4]
 80167a0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80167a2:	2300      	movs	r3, #0
 80167a4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80167a6:	683b      	ldr	r3, [r7, #0]
 80167a8:	889b      	ldrh	r3, [r3, #4]
 80167aa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80167ac:	683b      	ldr	r3, [r7, #0]
 80167ae:	781b      	ldrb	r3, [r3, #0]
 80167b0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80167b4:	2b40      	cmp	r3, #64	@ 0x40
 80167b6:	d007      	beq.n	80167c8 <USBD_StdEPReq+0x30>
 80167b8:	2b40      	cmp	r3, #64	@ 0x40
 80167ba:	f200 817f 	bhi.w	8016abc <USBD_StdEPReq+0x324>
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d02a      	beq.n	8016818 <USBD_StdEPReq+0x80>
 80167c2:	2b20      	cmp	r3, #32
 80167c4:	f040 817a 	bne.w	8016abc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80167c8:	7bbb      	ldrb	r3, [r7, #14]
 80167ca:	4619      	mov	r1, r3
 80167cc:	6878      	ldr	r0, [r7, #4]
 80167ce:	f7ff fe85 	bl	80164dc <USBD_CoreFindEP>
 80167d2:	4603      	mov	r3, r0
 80167d4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80167d6:	7b7b      	ldrb	r3, [r7, #13]
 80167d8:	2bff      	cmp	r3, #255	@ 0xff
 80167da:	f000 8174 	beq.w	8016ac6 <USBD_StdEPReq+0x32e>
 80167de:	7b7b      	ldrb	r3, [r7, #13]
 80167e0:	2b00      	cmp	r3, #0
 80167e2:	f040 8170 	bne.w	8016ac6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80167e6:	7b7a      	ldrb	r2, [r7, #13]
 80167e8:	687b      	ldr	r3, [r7, #4]
 80167ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80167ee:	7b7a      	ldrb	r2, [r7, #13]
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	32ae      	adds	r2, #174	@ 0xae
 80167f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167f8:	689b      	ldr	r3, [r3, #8]
 80167fa:	2b00      	cmp	r3, #0
 80167fc:	f000 8163 	beq.w	8016ac6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8016800:	7b7a      	ldrb	r2, [r7, #13]
 8016802:	687b      	ldr	r3, [r7, #4]
 8016804:	32ae      	adds	r2, #174	@ 0xae
 8016806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801680a:	689b      	ldr	r3, [r3, #8]
 801680c:	6839      	ldr	r1, [r7, #0]
 801680e:	6878      	ldr	r0, [r7, #4]
 8016810:	4798      	blx	r3
 8016812:	4603      	mov	r3, r0
 8016814:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8016816:	e156      	b.n	8016ac6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016818:	683b      	ldr	r3, [r7, #0]
 801681a:	785b      	ldrb	r3, [r3, #1]
 801681c:	2b03      	cmp	r3, #3
 801681e:	d008      	beq.n	8016832 <USBD_StdEPReq+0x9a>
 8016820:	2b03      	cmp	r3, #3
 8016822:	f300 8145 	bgt.w	8016ab0 <USBD_StdEPReq+0x318>
 8016826:	2b00      	cmp	r3, #0
 8016828:	f000 809b 	beq.w	8016962 <USBD_StdEPReq+0x1ca>
 801682c:	2b01      	cmp	r3, #1
 801682e:	d03c      	beq.n	80168aa <USBD_StdEPReq+0x112>
 8016830:	e13e      	b.n	8016ab0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016838:	b2db      	uxtb	r3, r3
 801683a:	2b02      	cmp	r3, #2
 801683c:	d002      	beq.n	8016844 <USBD_StdEPReq+0xac>
 801683e:	2b03      	cmp	r3, #3
 8016840:	d016      	beq.n	8016870 <USBD_StdEPReq+0xd8>
 8016842:	e02c      	b.n	801689e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016844:	7bbb      	ldrb	r3, [r7, #14]
 8016846:	2b00      	cmp	r3, #0
 8016848:	d00d      	beq.n	8016866 <USBD_StdEPReq+0xce>
 801684a:	7bbb      	ldrb	r3, [r7, #14]
 801684c:	2b80      	cmp	r3, #128	@ 0x80
 801684e:	d00a      	beq.n	8016866 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016850:	7bbb      	ldrb	r3, [r7, #14]
 8016852:	4619      	mov	r1, r3
 8016854:	6878      	ldr	r0, [r7, #4]
 8016856:	f001 f9d9 	bl	8017c0c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801685a:	2180      	movs	r1, #128	@ 0x80
 801685c:	6878      	ldr	r0, [r7, #4]
 801685e:	f001 f9d5 	bl	8017c0c <USBD_LL_StallEP>
 8016862:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016864:	e020      	b.n	80168a8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8016866:	6839      	ldr	r1, [r7, #0]
 8016868:	6878      	ldr	r0, [r7, #4]
 801686a:	f000 fca4 	bl	80171b6 <USBD_CtlError>
              break;
 801686e:	e01b      	b.n	80168a8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016870:	683b      	ldr	r3, [r7, #0]
 8016872:	885b      	ldrh	r3, [r3, #2]
 8016874:	2b00      	cmp	r3, #0
 8016876:	d10e      	bne.n	8016896 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8016878:	7bbb      	ldrb	r3, [r7, #14]
 801687a:	2b00      	cmp	r3, #0
 801687c:	d00b      	beq.n	8016896 <USBD_StdEPReq+0xfe>
 801687e:	7bbb      	ldrb	r3, [r7, #14]
 8016880:	2b80      	cmp	r3, #128	@ 0x80
 8016882:	d008      	beq.n	8016896 <USBD_StdEPReq+0xfe>
 8016884:	683b      	ldr	r3, [r7, #0]
 8016886:	88db      	ldrh	r3, [r3, #6]
 8016888:	2b00      	cmp	r3, #0
 801688a:	d104      	bne.n	8016896 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801688c:	7bbb      	ldrb	r3, [r7, #14]
 801688e:	4619      	mov	r1, r3
 8016890:	6878      	ldr	r0, [r7, #4]
 8016892:	f001 f9bb 	bl	8017c0c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8016896:	6878      	ldr	r0, [r7, #4]
 8016898:	f000 fd64 	bl	8017364 <USBD_CtlSendStatus>

              break;
 801689c:	e004      	b.n	80168a8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801689e:	6839      	ldr	r1, [r7, #0]
 80168a0:	6878      	ldr	r0, [r7, #4]
 80168a2:	f000 fc88 	bl	80171b6 <USBD_CtlError>
              break;
 80168a6:	bf00      	nop
          }
          break;
 80168a8:	e107      	b.n	8016aba <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80168b0:	b2db      	uxtb	r3, r3
 80168b2:	2b02      	cmp	r3, #2
 80168b4:	d002      	beq.n	80168bc <USBD_StdEPReq+0x124>
 80168b6:	2b03      	cmp	r3, #3
 80168b8:	d016      	beq.n	80168e8 <USBD_StdEPReq+0x150>
 80168ba:	e04b      	b.n	8016954 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80168bc:	7bbb      	ldrb	r3, [r7, #14]
 80168be:	2b00      	cmp	r3, #0
 80168c0:	d00d      	beq.n	80168de <USBD_StdEPReq+0x146>
 80168c2:	7bbb      	ldrb	r3, [r7, #14]
 80168c4:	2b80      	cmp	r3, #128	@ 0x80
 80168c6:	d00a      	beq.n	80168de <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80168c8:	7bbb      	ldrb	r3, [r7, #14]
 80168ca:	4619      	mov	r1, r3
 80168cc:	6878      	ldr	r0, [r7, #4]
 80168ce:	f001 f99d 	bl	8017c0c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80168d2:	2180      	movs	r1, #128	@ 0x80
 80168d4:	6878      	ldr	r0, [r7, #4]
 80168d6:	f001 f999 	bl	8017c0c <USBD_LL_StallEP>
 80168da:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80168dc:	e040      	b.n	8016960 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80168de:	6839      	ldr	r1, [r7, #0]
 80168e0:	6878      	ldr	r0, [r7, #4]
 80168e2:	f000 fc68 	bl	80171b6 <USBD_CtlError>
              break;
 80168e6:	e03b      	b.n	8016960 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80168e8:	683b      	ldr	r3, [r7, #0]
 80168ea:	885b      	ldrh	r3, [r3, #2]
 80168ec:	2b00      	cmp	r3, #0
 80168ee:	d136      	bne.n	801695e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80168f0:	7bbb      	ldrb	r3, [r7, #14]
 80168f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80168f6:	2b00      	cmp	r3, #0
 80168f8:	d004      	beq.n	8016904 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80168fa:	7bbb      	ldrb	r3, [r7, #14]
 80168fc:	4619      	mov	r1, r3
 80168fe:	6878      	ldr	r0, [r7, #4]
 8016900:	f001 f9a3 	bl	8017c4a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8016904:	6878      	ldr	r0, [r7, #4]
 8016906:	f000 fd2d 	bl	8017364 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801690a:	7bbb      	ldrb	r3, [r7, #14]
 801690c:	4619      	mov	r1, r3
 801690e:	6878      	ldr	r0, [r7, #4]
 8016910:	f7ff fde4 	bl	80164dc <USBD_CoreFindEP>
 8016914:	4603      	mov	r3, r0
 8016916:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016918:	7b7b      	ldrb	r3, [r7, #13]
 801691a:	2bff      	cmp	r3, #255	@ 0xff
 801691c:	d01f      	beq.n	801695e <USBD_StdEPReq+0x1c6>
 801691e:	7b7b      	ldrb	r3, [r7, #13]
 8016920:	2b00      	cmp	r3, #0
 8016922:	d11c      	bne.n	801695e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8016924:	7b7a      	ldrb	r2, [r7, #13]
 8016926:	687b      	ldr	r3, [r7, #4]
 8016928:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801692c:	7b7a      	ldrb	r2, [r7, #13]
 801692e:	687b      	ldr	r3, [r7, #4]
 8016930:	32ae      	adds	r2, #174	@ 0xae
 8016932:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016936:	689b      	ldr	r3, [r3, #8]
 8016938:	2b00      	cmp	r3, #0
 801693a:	d010      	beq.n	801695e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801693c:	7b7a      	ldrb	r2, [r7, #13]
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	32ae      	adds	r2, #174	@ 0xae
 8016942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016946:	689b      	ldr	r3, [r3, #8]
 8016948:	6839      	ldr	r1, [r7, #0]
 801694a:	6878      	ldr	r0, [r7, #4]
 801694c:	4798      	blx	r3
 801694e:	4603      	mov	r3, r0
 8016950:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8016952:	e004      	b.n	801695e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8016954:	6839      	ldr	r1, [r7, #0]
 8016956:	6878      	ldr	r0, [r7, #4]
 8016958:	f000 fc2d 	bl	80171b6 <USBD_CtlError>
              break;
 801695c:	e000      	b.n	8016960 <USBD_StdEPReq+0x1c8>
              break;
 801695e:	bf00      	nop
          }
          break;
 8016960:	e0ab      	b.n	8016aba <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8016962:	687b      	ldr	r3, [r7, #4]
 8016964:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016968:	b2db      	uxtb	r3, r3
 801696a:	2b02      	cmp	r3, #2
 801696c:	d002      	beq.n	8016974 <USBD_StdEPReq+0x1dc>
 801696e:	2b03      	cmp	r3, #3
 8016970:	d032      	beq.n	80169d8 <USBD_StdEPReq+0x240>
 8016972:	e097      	b.n	8016aa4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016974:	7bbb      	ldrb	r3, [r7, #14]
 8016976:	2b00      	cmp	r3, #0
 8016978:	d007      	beq.n	801698a <USBD_StdEPReq+0x1f2>
 801697a:	7bbb      	ldrb	r3, [r7, #14]
 801697c:	2b80      	cmp	r3, #128	@ 0x80
 801697e:	d004      	beq.n	801698a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8016980:	6839      	ldr	r1, [r7, #0]
 8016982:	6878      	ldr	r0, [r7, #4]
 8016984:	f000 fc17 	bl	80171b6 <USBD_CtlError>
                break;
 8016988:	e091      	b.n	8016aae <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801698a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801698e:	2b00      	cmp	r3, #0
 8016990:	da0b      	bge.n	80169aa <USBD_StdEPReq+0x212>
 8016992:	7bbb      	ldrb	r3, [r7, #14]
 8016994:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016998:	4613      	mov	r3, r2
 801699a:	009b      	lsls	r3, r3, #2
 801699c:	4413      	add	r3, r2
 801699e:	009b      	lsls	r3, r3, #2
 80169a0:	3310      	adds	r3, #16
 80169a2:	687a      	ldr	r2, [r7, #4]
 80169a4:	4413      	add	r3, r2
 80169a6:	3304      	adds	r3, #4
 80169a8:	e00b      	b.n	80169c2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80169aa:	7bbb      	ldrb	r3, [r7, #14]
 80169ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80169b0:	4613      	mov	r3, r2
 80169b2:	009b      	lsls	r3, r3, #2
 80169b4:	4413      	add	r3, r2
 80169b6:	009b      	lsls	r3, r3, #2
 80169b8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80169bc:	687a      	ldr	r2, [r7, #4]
 80169be:	4413      	add	r3, r2
 80169c0:	3304      	adds	r3, #4
 80169c2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80169c4:	68bb      	ldr	r3, [r7, #8]
 80169c6:	2200      	movs	r2, #0
 80169c8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80169ca:	68bb      	ldr	r3, [r7, #8]
 80169cc:	2202      	movs	r2, #2
 80169ce:	4619      	mov	r1, r3
 80169d0:	6878      	ldr	r0, [r7, #4]
 80169d2:	f000 fc6d 	bl	80172b0 <USBD_CtlSendData>
              break;
 80169d6:	e06a      	b.n	8016aae <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80169d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80169dc:	2b00      	cmp	r3, #0
 80169de:	da11      	bge.n	8016a04 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80169e0:	7bbb      	ldrb	r3, [r7, #14]
 80169e2:	f003 020f 	and.w	r2, r3, #15
 80169e6:	6879      	ldr	r1, [r7, #4]
 80169e8:	4613      	mov	r3, r2
 80169ea:	009b      	lsls	r3, r3, #2
 80169ec:	4413      	add	r3, r2
 80169ee:	009b      	lsls	r3, r3, #2
 80169f0:	440b      	add	r3, r1
 80169f2:	3324      	adds	r3, #36	@ 0x24
 80169f4:	881b      	ldrh	r3, [r3, #0]
 80169f6:	2b00      	cmp	r3, #0
 80169f8:	d117      	bne.n	8016a2a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80169fa:	6839      	ldr	r1, [r7, #0]
 80169fc:	6878      	ldr	r0, [r7, #4]
 80169fe:	f000 fbda 	bl	80171b6 <USBD_CtlError>
                  break;
 8016a02:	e054      	b.n	8016aae <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8016a04:	7bbb      	ldrb	r3, [r7, #14]
 8016a06:	f003 020f 	and.w	r2, r3, #15
 8016a0a:	6879      	ldr	r1, [r7, #4]
 8016a0c:	4613      	mov	r3, r2
 8016a0e:	009b      	lsls	r3, r3, #2
 8016a10:	4413      	add	r3, r2
 8016a12:	009b      	lsls	r3, r3, #2
 8016a14:	440b      	add	r3, r1
 8016a16:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016a1a:	881b      	ldrh	r3, [r3, #0]
 8016a1c:	2b00      	cmp	r3, #0
 8016a1e:	d104      	bne.n	8016a2a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016a20:	6839      	ldr	r1, [r7, #0]
 8016a22:	6878      	ldr	r0, [r7, #4]
 8016a24:	f000 fbc7 	bl	80171b6 <USBD_CtlError>
                  break;
 8016a28:	e041      	b.n	8016aae <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016a2a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	da0b      	bge.n	8016a4a <USBD_StdEPReq+0x2b2>
 8016a32:	7bbb      	ldrb	r3, [r7, #14]
 8016a34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016a38:	4613      	mov	r3, r2
 8016a3a:	009b      	lsls	r3, r3, #2
 8016a3c:	4413      	add	r3, r2
 8016a3e:	009b      	lsls	r3, r3, #2
 8016a40:	3310      	adds	r3, #16
 8016a42:	687a      	ldr	r2, [r7, #4]
 8016a44:	4413      	add	r3, r2
 8016a46:	3304      	adds	r3, #4
 8016a48:	e00b      	b.n	8016a62 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016a4a:	7bbb      	ldrb	r3, [r7, #14]
 8016a4c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016a50:	4613      	mov	r3, r2
 8016a52:	009b      	lsls	r3, r3, #2
 8016a54:	4413      	add	r3, r2
 8016a56:	009b      	lsls	r3, r3, #2
 8016a58:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8016a5c:	687a      	ldr	r2, [r7, #4]
 8016a5e:	4413      	add	r3, r2
 8016a60:	3304      	adds	r3, #4
 8016a62:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8016a64:	7bbb      	ldrb	r3, [r7, #14]
 8016a66:	2b00      	cmp	r3, #0
 8016a68:	d002      	beq.n	8016a70 <USBD_StdEPReq+0x2d8>
 8016a6a:	7bbb      	ldrb	r3, [r7, #14]
 8016a6c:	2b80      	cmp	r3, #128	@ 0x80
 8016a6e:	d103      	bne.n	8016a78 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8016a70:	68bb      	ldr	r3, [r7, #8]
 8016a72:	2200      	movs	r2, #0
 8016a74:	601a      	str	r2, [r3, #0]
 8016a76:	e00e      	b.n	8016a96 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8016a78:	7bbb      	ldrb	r3, [r7, #14]
 8016a7a:	4619      	mov	r1, r3
 8016a7c:	6878      	ldr	r0, [r7, #4]
 8016a7e:	f001 f903 	bl	8017c88 <USBD_LL_IsStallEP>
 8016a82:	4603      	mov	r3, r0
 8016a84:	2b00      	cmp	r3, #0
 8016a86:	d003      	beq.n	8016a90 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8016a88:	68bb      	ldr	r3, [r7, #8]
 8016a8a:	2201      	movs	r2, #1
 8016a8c:	601a      	str	r2, [r3, #0]
 8016a8e:	e002      	b.n	8016a96 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8016a90:	68bb      	ldr	r3, [r7, #8]
 8016a92:	2200      	movs	r2, #0
 8016a94:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016a96:	68bb      	ldr	r3, [r7, #8]
 8016a98:	2202      	movs	r2, #2
 8016a9a:	4619      	mov	r1, r3
 8016a9c:	6878      	ldr	r0, [r7, #4]
 8016a9e:	f000 fc07 	bl	80172b0 <USBD_CtlSendData>
              break;
 8016aa2:	e004      	b.n	8016aae <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8016aa4:	6839      	ldr	r1, [r7, #0]
 8016aa6:	6878      	ldr	r0, [r7, #4]
 8016aa8:	f000 fb85 	bl	80171b6 <USBD_CtlError>
              break;
 8016aac:	bf00      	nop
          }
          break;
 8016aae:	e004      	b.n	8016aba <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8016ab0:	6839      	ldr	r1, [r7, #0]
 8016ab2:	6878      	ldr	r0, [r7, #4]
 8016ab4:	f000 fb7f 	bl	80171b6 <USBD_CtlError>
          break;
 8016ab8:	bf00      	nop
      }
      break;
 8016aba:	e005      	b.n	8016ac8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8016abc:	6839      	ldr	r1, [r7, #0]
 8016abe:	6878      	ldr	r0, [r7, #4]
 8016ac0:	f000 fb79 	bl	80171b6 <USBD_CtlError>
      break;
 8016ac4:	e000      	b.n	8016ac8 <USBD_StdEPReq+0x330>
      break;
 8016ac6:	bf00      	nop
  }

  return ret;
 8016ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8016aca:	4618      	mov	r0, r3
 8016acc:	3710      	adds	r7, #16
 8016ace:	46bd      	mov	sp, r7
 8016ad0:	bd80      	pop	{r7, pc}
	...

08016ad4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016ad4:	b580      	push	{r7, lr}
 8016ad6:	b084      	sub	sp, #16
 8016ad8:	af00      	add	r7, sp, #0
 8016ada:	6078      	str	r0, [r7, #4]
 8016adc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016ade:	2300      	movs	r3, #0
 8016ae0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8016ae2:	2300      	movs	r3, #0
 8016ae4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8016ae6:	2300      	movs	r3, #0
 8016ae8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8016aea:	683b      	ldr	r3, [r7, #0]
 8016aec:	885b      	ldrh	r3, [r3, #2]
 8016aee:	0a1b      	lsrs	r3, r3, #8
 8016af0:	b29b      	uxth	r3, r3
 8016af2:	3b01      	subs	r3, #1
 8016af4:	2b0e      	cmp	r3, #14
 8016af6:	f200 8152 	bhi.w	8016d9e <USBD_GetDescriptor+0x2ca>
 8016afa:	a201      	add	r2, pc, #4	@ (adr r2, 8016b00 <USBD_GetDescriptor+0x2c>)
 8016afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016b00:	08016b71 	.word	0x08016b71
 8016b04:	08016b89 	.word	0x08016b89
 8016b08:	08016bc9 	.word	0x08016bc9
 8016b0c:	08016d9f 	.word	0x08016d9f
 8016b10:	08016d9f 	.word	0x08016d9f
 8016b14:	08016d3f 	.word	0x08016d3f
 8016b18:	08016d6b 	.word	0x08016d6b
 8016b1c:	08016d9f 	.word	0x08016d9f
 8016b20:	08016d9f 	.word	0x08016d9f
 8016b24:	08016d9f 	.word	0x08016d9f
 8016b28:	08016d9f 	.word	0x08016d9f
 8016b2c:	08016d9f 	.word	0x08016d9f
 8016b30:	08016d9f 	.word	0x08016d9f
 8016b34:	08016d9f 	.word	0x08016d9f
 8016b38:	08016b3d 	.word	0x08016b3d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8016b3c:	687b      	ldr	r3, [r7, #4]
 8016b3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016b42:	69db      	ldr	r3, [r3, #28]
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	d00b      	beq.n	8016b60 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016b4e:	69db      	ldr	r3, [r3, #28]
 8016b50:	687a      	ldr	r2, [r7, #4]
 8016b52:	7c12      	ldrb	r2, [r2, #16]
 8016b54:	f107 0108 	add.w	r1, r7, #8
 8016b58:	4610      	mov	r0, r2
 8016b5a:	4798      	blx	r3
 8016b5c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016b5e:	e126      	b.n	8016dae <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8016b60:	6839      	ldr	r1, [r7, #0]
 8016b62:	6878      	ldr	r0, [r7, #4]
 8016b64:	f000 fb27 	bl	80171b6 <USBD_CtlError>
        err++;
 8016b68:	7afb      	ldrb	r3, [r7, #11]
 8016b6a:	3301      	adds	r3, #1
 8016b6c:	72fb      	strb	r3, [r7, #11]
      break;
 8016b6e:	e11e      	b.n	8016dae <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8016b70:	687b      	ldr	r3, [r7, #4]
 8016b72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016b76:	681b      	ldr	r3, [r3, #0]
 8016b78:	687a      	ldr	r2, [r7, #4]
 8016b7a:	7c12      	ldrb	r2, [r2, #16]
 8016b7c:	f107 0108 	add.w	r1, r7, #8
 8016b80:	4610      	mov	r0, r2
 8016b82:	4798      	blx	r3
 8016b84:	60f8      	str	r0, [r7, #12]
      break;
 8016b86:	e112      	b.n	8016dae <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016b88:	687b      	ldr	r3, [r7, #4]
 8016b8a:	7c1b      	ldrb	r3, [r3, #16]
 8016b8c:	2b00      	cmp	r3, #0
 8016b8e:	d10d      	bne.n	8016bac <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8016b90:	687b      	ldr	r3, [r7, #4]
 8016b92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016b98:	f107 0208 	add.w	r2, r7, #8
 8016b9c:	4610      	mov	r0, r2
 8016b9e:	4798      	blx	r3
 8016ba0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016ba2:	68fb      	ldr	r3, [r7, #12]
 8016ba4:	3301      	adds	r3, #1
 8016ba6:	2202      	movs	r2, #2
 8016ba8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8016baa:	e100      	b.n	8016dae <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016bb4:	f107 0208 	add.w	r2, r7, #8
 8016bb8:	4610      	mov	r0, r2
 8016bba:	4798      	blx	r3
 8016bbc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016bbe:	68fb      	ldr	r3, [r7, #12]
 8016bc0:	3301      	adds	r3, #1
 8016bc2:	2202      	movs	r2, #2
 8016bc4:	701a      	strb	r2, [r3, #0]
      break;
 8016bc6:	e0f2      	b.n	8016dae <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8016bc8:	683b      	ldr	r3, [r7, #0]
 8016bca:	885b      	ldrh	r3, [r3, #2]
 8016bcc:	b2db      	uxtb	r3, r3
 8016bce:	2b05      	cmp	r3, #5
 8016bd0:	f200 80ac 	bhi.w	8016d2c <USBD_GetDescriptor+0x258>
 8016bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8016bdc <USBD_GetDescriptor+0x108>)
 8016bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016bda:	bf00      	nop
 8016bdc:	08016bf5 	.word	0x08016bf5
 8016be0:	08016c29 	.word	0x08016c29
 8016be4:	08016c5d 	.word	0x08016c5d
 8016be8:	08016c91 	.word	0x08016c91
 8016bec:	08016cc5 	.word	0x08016cc5
 8016bf0:	08016cf9 	.word	0x08016cf9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016bfa:	685b      	ldr	r3, [r3, #4]
 8016bfc:	2b00      	cmp	r3, #0
 8016bfe:	d00b      	beq.n	8016c18 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8016c00:	687b      	ldr	r3, [r7, #4]
 8016c02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c06:	685b      	ldr	r3, [r3, #4]
 8016c08:	687a      	ldr	r2, [r7, #4]
 8016c0a:	7c12      	ldrb	r2, [r2, #16]
 8016c0c:	f107 0108 	add.w	r1, r7, #8
 8016c10:	4610      	mov	r0, r2
 8016c12:	4798      	blx	r3
 8016c14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c16:	e091      	b.n	8016d3c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016c18:	6839      	ldr	r1, [r7, #0]
 8016c1a:	6878      	ldr	r0, [r7, #4]
 8016c1c:	f000 facb 	bl	80171b6 <USBD_CtlError>
            err++;
 8016c20:	7afb      	ldrb	r3, [r7, #11]
 8016c22:	3301      	adds	r3, #1
 8016c24:	72fb      	strb	r3, [r7, #11]
          break;
 8016c26:	e089      	b.n	8016d3c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8016c28:	687b      	ldr	r3, [r7, #4]
 8016c2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c2e:	689b      	ldr	r3, [r3, #8]
 8016c30:	2b00      	cmp	r3, #0
 8016c32:	d00b      	beq.n	8016c4c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c3a:	689b      	ldr	r3, [r3, #8]
 8016c3c:	687a      	ldr	r2, [r7, #4]
 8016c3e:	7c12      	ldrb	r2, [r2, #16]
 8016c40:	f107 0108 	add.w	r1, r7, #8
 8016c44:	4610      	mov	r0, r2
 8016c46:	4798      	blx	r3
 8016c48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c4a:	e077      	b.n	8016d3c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016c4c:	6839      	ldr	r1, [r7, #0]
 8016c4e:	6878      	ldr	r0, [r7, #4]
 8016c50:	f000 fab1 	bl	80171b6 <USBD_CtlError>
            err++;
 8016c54:	7afb      	ldrb	r3, [r7, #11]
 8016c56:	3301      	adds	r3, #1
 8016c58:	72fb      	strb	r3, [r7, #11]
          break;
 8016c5a:	e06f      	b.n	8016d3c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8016c5c:	687b      	ldr	r3, [r7, #4]
 8016c5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c62:	68db      	ldr	r3, [r3, #12]
 8016c64:	2b00      	cmp	r3, #0
 8016c66:	d00b      	beq.n	8016c80 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8016c68:	687b      	ldr	r3, [r7, #4]
 8016c6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c6e:	68db      	ldr	r3, [r3, #12]
 8016c70:	687a      	ldr	r2, [r7, #4]
 8016c72:	7c12      	ldrb	r2, [r2, #16]
 8016c74:	f107 0108 	add.w	r1, r7, #8
 8016c78:	4610      	mov	r0, r2
 8016c7a:	4798      	blx	r3
 8016c7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c7e:	e05d      	b.n	8016d3c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016c80:	6839      	ldr	r1, [r7, #0]
 8016c82:	6878      	ldr	r0, [r7, #4]
 8016c84:	f000 fa97 	bl	80171b6 <USBD_CtlError>
            err++;
 8016c88:	7afb      	ldrb	r3, [r7, #11]
 8016c8a:	3301      	adds	r3, #1
 8016c8c:	72fb      	strb	r3, [r7, #11]
          break;
 8016c8e:	e055      	b.n	8016d3c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8016c90:	687b      	ldr	r3, [r7, #4]
 8016c92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016c96:	691b      	ldr	r3, [r3, #16]
 8016c98:	2b00      	cmp	r3, #0
 8016c9a:	d00b      	beq.n	8016cb4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016ca2:	691b      	ldr	r3, [r3, #16]
 8016ca4:	687a      	ldr	r2, [r7, #4]
 8016ca6:	7c12      	ldrb	r2, [r2, #16]
 8016ca8:	f107 0108 	add.w	r1, r7, #8
 8016cac:	4610      	mov	r0, r2
 8016cae:	4798      	blx	r3
 8016cb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016cb2:	e043      	b.n	8016d3c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016cb4:	6839      	ldr	r1, [r7, #0]
 8016cb6:	6878      	ldr	r0, [r7, #4]
 8016cb8:	f000 fa7d 	bl	80171b6 <USBD_CtlError>
            err++;
 8016cbc:	7afb      	ldrb	r3, [r7, #11]
 8016cbe:	3301      	adds	r3, #1
 8016cc0:	72fb      	strb	r3, [r7, #11]
          break;
 8016cc2:	e03b      	b.n	8016d3c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8016cc4:	687b      	ldr	r3, [r7, #4]
 8016cc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016cca:	695b      	ldr	r3, [r3, #20]
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d00b      	beq.n	8016ce8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016cd6:	695b      	ldr	r3, [r3, #20]
 8016cd8:	687a      	ldr	r2, [r7, #4]
 8016cda:	7c12      	ldrb	r2, [r2, #16]
 8016cdc:	f107 0108 	add.w	r1, r7, #8
 8016ce0:	4610      	mov	r0, r2
 8016ce2:	4798      	blx	r3
 8016ce4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016ce6:	e029      	b.n	8016d3c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016ce8:	6839      	ldr	r1, [r7, #0]
 8016cea:	6878      	ldr	r0, [r7, #4]
 8016cec:	f000 fa63 	bl	80171b6 <USBD_CtlError>
            err++;
 8016cf0:	7afb      	ldrb	r3, [r7, #11]
 8016cf2:	3301      	adds	r3, #1
 8016cf4:	72fb      	strb	r3, [r7, #11]
          break;
 8016cf6:	e021      	b.n	8016d3c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8016cf8:	687b      	ldr	r3, [r7, #4]
 8016cfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016cfe:	699b      	ldr	r3, [r3, #24]
 8016d00:	2b00      	cmp	r3, #0
 8016d02:	d00b      	beq.n	8016d1c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8016d04:	687b      	ldr	r3, [r7, #4]
 8016d06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016d0a:	699b      	ldr	r3, [r3, #24]
 8016d0c:	687a      	ldr	r2, [r7, #4]
 8016d0e:	7c12      	ldrb	r2, [r2, #16]
 8016d10:	f107 0108 	add.w	r1, r7, #8
 8016d14:	4610      	mov	r0, r2
 8016d16:	4798      	blx	r3
 8016d18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016d1a:	e00f      	b.n	8016d3c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016d1c:	6839      	ldr	r1, [r7, #0]
 8016d1e:	6878      	ldr	r0, [r7, #4]
 8016d20:	f000 fa49 	bl	80171b6 <USBD_CtlError>
            err++;
 8016d24:	7afb      	ldrb	r3, [r7, #11]
 8016d26:	3301      	adds	r3, #1
 8016d28:	72fb      	strb	r3, [r7, #11]
          break;
 8016d2a:	e007      	b.n	8016d3c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8016d2c:	6839      	ldr	r1, [r7, #0]
 8016d2e:	6878      	ldr	r0, [r7, #4]
 8016d30:	f000 fa41 	bl	80171b6 <USBD_CtlError>
          err++;
 8016d34:	7afb      	ldrb	r3, [r7, #11]
 8016d36:	3301      	adds	r3, #1
 8016d38:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8016d3a:	bf00      	nop
      }
      break;
 8016d3c:	e037      	b.n	8016dae <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016d3e:	687b      	ldr	r3, [r7, #4]
 8016d40:	7c1b      	ldrb	r3, [r3, #16]
 8016d42:	2b00      	cmp	r3, #0
 8016d44:	d109      	bne.n	8016d5a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8016d46:	687b      	ldr	r3, [r7, #4]
 8016d48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016d4e:	f107 0208 	add.w	r2, r7, #8
 8016d52:	4610      	mov	r0, r2
 8016d54:	4798      	blx	r3
 8016d56:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016d58:	e029      	b.n	8016dae <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8016d5a:	6839      	ldr	r1, [r7, #0]
 8016d5c:	6878      	ldr	r0, [r7, #4]
 8016d5e:	f000 fa2a 	bl	80171b6 <USBD_CtlError>
        err++;
 8016d62:	7afb      	ldrb	r3, [r7, #11]
 8016d64:	3301      	adds	r3, #1
 8016d66:	72fb      	strb	r3, [r7, #11]
      break;
 8016d68:	e021      	b.n	8016dae <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016d6a:	687b      	ldr	r3, [r7, #4]
 8016d6c:	7c1b      	ldrb	r3, [r3, #16]
 8016d6e:	2b00      	cmp	r3, #0
 8016d70:	d10d      	bne.n	8016d8e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016d7a:	f107 0208 	add.w	r2, r7, #8
 8016d7e:	4610      	mov	r0, r2
 8016d80:	4798      	blx	r3
 8016d82:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8016d84:	68fb      	ldr	r3, [r7, #12]
 8016d86:	3301      	adds	r3, #1
 8016d88:	2207      	movs	r2, #7
 8016d8a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016d8c:	e00f      	b.n	8016dae <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8016d8e:	6839      	ldr	r1, [r7, #0]
 8016d90:	6878      	ldr	r0, [r7, #4]
 8016d92:	f000 fa10 	bl	80171b6 <USBD_CtlError>
        err++;
 8016d96:	7afb      	ldrb	r3, [r7, #11]
 8016d98:	3301      	adds	r3, #1
 8016d9a:	72fb      	strb	r3, [r7, #11]
      break;
 8016d9c:	e007      	b.n	8016dae <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8016d9e:	6839      	ldr	r1, [r7, #0]
 8016da0:	6878      	ldr	r0, [r7, #4]
 8016da2:	f000 fa08 	bl	80171b6 <USBD_CtlError>
      err++;
 8016da6:	7afb      	ldrb	r3, [r7, #11]
 8016da8:	3301      	adds	r3, #1
 8016daa:	72fb      	strb	r3, [r7, #11]
      break;
 8016dac:	bf00      	nop
  }

  if (err != 0U)
 8016dae:	7afb      	ldrb	r3, [r7, #11]
 8016db0:	2b00      	cmp	r3, #0
 8016db2:	d11e      	bne.n	8016df2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8016db4:	683b      	ldr	r3, [r7, #0]
 8016db6:	88db      	ldrh	r3, [r3, #6]
 8016db8:	2b00      	cmp	r3, #0
 8016dba:	d016      	beq.n	8016dea <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8016dbc:	893b      	ldrh	r3, [r7, #8]
 8016dbe:	2b00      	cmp	r3, #0
 8016dc0:	d00e      	beq.n	8016de0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8016dc2:	683b      	ldr	r3, [r7, #0]
 8016dc4:	88da      	ldrh	r2, [r3, #6]
 8016dc6:	893b      	ldrh	r3, [r7, #8]
 8016dc8:	4293      	cmp	r3, r2
 8016dca:	bf28      	it	cs
 8016dcc:	4613      	movcs	r3, r2
 8016dce:	b29b      	uxth	r3, r3
 8016dd0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8016dd2:	893b      	ldrh	r3, [r7, #8]
 8016dd4:	461a      	mov	r2, r3
 8016dd6:	68f9      	ldr	r1, [r7, #12]
 8016dd8:	6878      	ldr	r0, [r7, #4]
 8016dda:	f000 fa69 	bl	80172b0 <USBD_CtlSendData>
 8016dde:	e009      	b.n	8016df4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8016de0:	6839      	ldr	r1, [r7, #0]
 8016de2:	6878      	ldr	r0, [r7, #4]
 8016de4:	f000 f9e7 	bl	80171b6 <USBD_CtlError>
 8016de8:	e004      	b.n	8016df4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8016dea:	6878      	ldr	r0, [r7, #4]
 8016dec:	f000 faba 	bl	8017364 <USBD_CtlSendStatus>
 8016df0:	e000      	b.n	8016df4 <USBD_GetDescriptor+0x320>
    return;
 8016df2:	bf00      	nop
  }
}
 8016df4:	3710      	adds	r7, #16
 8016df6:	46bd      	mov	sp, r7
 8016df8:	bd80      	pop	{r7, pc}
 8016dfa:	bf00      	nop

08016dfc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016dfc:	b580      	push	{r7, lr}
 8016dfe:	b084      	sub	sp, #16
 8016e00:	af00      	add	r7, sp, #0
 8016e02:	6078      	str	r0, [r7, #4]
 8016e04:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8016e06:	683b      	ldr	r3, [r7, #0]
 8016e08:	889b      	ldrh	r3, [r3, #4]
 8016e0a:	2b00      	cmp	r3, #0
 8016e0c:	d131      	bne.n	8016e72 <USBD_SetAddress+0x76>
 8016e0e:	683b      	ldr	r3, [r7, #0]
 8016e10:	88db      	ldrh	r3, [r3, #6]
 8016e12:	2b00      	cmp	r3, #0
 8016e14:	d12d      	bne.n	8016e72 <USBD_SetAddress+0x76>
 8016e16:	683b      	ldr	r3, [r7, #0]
 8016e18:	885b      	ldrh	r3, [r3, #2]
 8016e1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8016e1c:	d829      	bhi.n	8016e72 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8016e1e:	683b      	ldr	r3, [r7, #0]
 8016e20:	885b      	ldrh	r3, [r3, #2]
 8016e22:	b2db      	uxtb	r3, r3
 8016e24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016e28:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e30:	b2db      	uxtb	r3, r3
 8016e32:	2b03      	cmp	r3, #3
 8016e34:	d104      	bne.n	8016e40 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8016e36:	6839      	ldr	r1, [r7, #0]
 8016e38:	6878      	ldr	r0, [r7, #4]
 8016e3a:	f000 f9bc 	bl	80171b6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e3e:	e01d      	b.n	8016e7c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	7bfa      	ldrb	r2, [r7, #15]
 8016e44:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8016e48:	7bfb      	ldrb	r3, [r7, #15]
 8016e4a:	4619      	mov	r1, r3
 8016e4c:	6878      	ldr	r0, [r7, #4]
 8016e4e:	f000 ff47 	bl	8017ce0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8016e52:	6878      	ldr	r0, [r7, #4]
 8016e54:	f000 fa86 	bl	8017364 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8016e58:	7bfb      	ldrb	r3, [r7, #15]
 8016e5a:	2b00      	cmp	r3, #0
 8016e5c:	d004      	beq.n	8016e68 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	2202      	movs	r2, #2
 8016e62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e66:	e009      	b.n	8016e7c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8016e68:	687b      	ldr	r3, [r7, #4]
 8016e6a:	2201      	movs	r2, #1
 8016e6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e70:	e004      	b.n	8016e7c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8016e72:	6839      	ldr	r1, [r7, #0]
 8016e74:	6878      	ldr	r0, [r7, #4]
 8016e76:	f000 f99e 	bl	80171b6 <USBD_CtlError>
  }
}
 8016e7a:	bf00      	nop
 8016e7c:	bf00      	nop
 8016e7e:	3710      	adds	r7, #16
 8016e80:	46bd      	mov	sp, r7
 8016e82:	bd80      	pop	{r7, pc}

08016e84 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016e84:	b580      	push	{r7, lr}
 8016e86:	b084      	sub	sp, #16
 8016e88:	af00      	add	r7, sp, #0
 8016e8a:	6078      	str	r0, [r7, #4]
 8016e8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016e8e:	2300      	movs	r3, #0
 8016e90:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8016e92:	683b      	ldr	r3, [r7, #0]
 8016e94:	885b      	ldrh	r3, [r3, #2]
 8016e96:	b2da      	uxtb	r2, r3
 8016e98:	4b4e      	ldr	r3, [pc, #312]	@ (8016fd4 <USBD_SetConfig+0x150>)
 8016e9a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8016e9c:	4b4d      	ldr	r3, [pc, #308]	@ (8016fd4 <USBD_SetConfig+0x150>)
 8016e9e:	781b      	ldrb	r3, [r3, #0]
 8016ea0:	2b01      	cmp	r3, #1
 8016ea2:	d905      	bls.n	8016eb0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8016ea4:	6839      	ldr	r1, [r7, #0]
 8016ea6:	6878      	ldr	r0, [r7, #4]
 8016ea8:	f000 f985 	bl	80171b6 <USBD_CtlError>
    return USBD_FAIL;
 8016eac:	2303      	movs	r3, #3
 8016eae:	e08c      	b.n	8016fca <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8016eb0:	687b      	ldr	r3, [r7, #4]
 8016eb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016eb6:	b2db      	uxtb	r3, r3
 8016eb8:	2b02      	cmp	r3, #2
 8016eba:	d002      	beq.n	8016ec2 <USBD_SetConfig+0x3e>
 8016ebc:	2b03      	cmp	r3, #3
 8016ebe:	d029      	beq.n	8016f14 <USBD_SetConfig+0x90>
 8016ec0:	e075      	b.n	8016fae <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8016ec2:	4b44      	ldr	r3, [pc, #272]	@ (8016fd4 <USBD_SetConfig+0x150>)
 8016ec4:	781b      	ldrb	r3, [r3, #0]
 8016ec6:	2b00      	cmp	r3, #0
 8016ec8:	d020      	beq.n	8016f0c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8016eca:	4b42      	ldr	r3, [pc, #264]	@ (8016fd4 <USBD_SetConfig+0x150>)
 8016ecc:	781b      	ldrb	r3, [r3, #0]
 8016ece:	461a      	mov	r2, r3
 8016ed0:	687b      	ldr	r3, [r7, #4]
 8016ed2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016ed4:	4b3f      	ldr	r3, [pc, #252]	@ (8016fd4 <USBD_SetConfig+0x150>)
 8016ed6:	781b      	ldrb	r3, [r3, #0]
 8016ed8:	4619      	mov	r1, r3
 8016eda:	6878      	ldr	r0, [r7, #4]
 8016edc:	f7fe ffb9 	bl	8015e52 <USBD_SetClassConfig>
 8016ee0:	4603      	mov	r3, r0
 8016ee2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8016ee4:	7bfb      	ldrb	r3, [r7, #15]
 8016ee6:	2b00      	cmp	r3, #0
 8016ee8:	d008      	beq.n	8016efc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8016eea:	6839      	ldr	r1, [r7, #0]
 8016eec:	6878      	ldr	r0, [r7, #4]
 8016eee:	f000 f962 	bl	80171b6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016ef2:	687b      	ldr	r3, [r7, #4]
 8016ef4:	2202      	movs	r2, #2
 8016ef6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016efa:	e065      	b.n	8016fc8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016efc:	6878      	ldr	r0, [r7, #4]
 8016efe:	f000 fa31 	bl	8017364 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8016f02:	687b      	ldr	r3, [r7, #4]
 8016f04:	2203      	movs	r2, #3
 8016f06:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8016f0a:	e05d      	b.n	8016fc8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016f0c:	6878      	ldr	r0, [r7, #4]
 8016f0e:	f000 fa29 	bl	8017364 <USBD_CtlSendStatus>
      break;
 8016f12:	e059      	b.n	8016fc8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8016f14:	4b2f      	ldr	r3, [pc, #188]	@ (8016fd4 <USBD_SetConfig+0x150>)
 8016f16:	781b      	ldrb	r3, [r3, #0]
 8016f18:	2b00      	cmp	r3, #0
 8016f1a:	d112      	bne.n	8016f42 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016f1c:	687b      	ldr	r3, [r7, #4]
 8016f1e:	2202      	movs	r2, #2
 8016f20:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8016f24:	4b2b      	ldr	r3, [pc, #172]	@ (8016fd4 <USBD_SetConfig+0x150>)
 8016f26:	781b      	ldrb	r3, [r3, #0]
 8016f28:	461a      	mov	r2, r3
 8016f2a:	687b      	ldr	r3, [r7, #4]
 8016f2c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016f2e:	4b29      	ldr	r3, [pc, #164]	@ (8016fd4 <USBD_SetConfig+0x150>)
 8016f30:	781b      	ldrb	r3, [r3, #0]
 8016f32:	4619      	mov	r1, r3
 8016f34:	6878      	ldr	r0, [r7, #4]
 8016f36:	f7fe ffa8 	bl	8015e8a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8016f3a:	6878      	ldr	r0, [r7, #4]
 8016f3c:	f000 fa12 	bl	8017364 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016f40:	e042      	b.n	8016fc8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8016f42:	4b24      	ldr	r3, [pc, #144]	@ (8016fd4 <USBD_SetConfig+0x150>)
 8016f44:	781b      	ldrb	r3, [r3, #0]
 8016f46:	461a      	mov	r2, r3
 8016f48:	687b      	ldr	r3, [r7, #4]
 8016f4a:	685b      	ldr	r3, [r3, #4]
 8016f4c:	429a      	cmp	r2, r3
 8016f4e:	d02a      	beq.n	8016fa6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016f50:	687b      	ldr	r3, [r7, #4]
 8016f52:	685b      	ldr	r3, [r3, #4]
 8016f54:	b2db      	uxtb	r3, r3
 8016f56:	4619      	mov	r1, r3
 8016f58:	6878      	ldr	r0, [r7, #4]
 8016f5a:	f7fe ff96 	bl	8015e8a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8016f5e:	4b1d      	ldr	r3, [pc, #116]	@ (8016fd4 <USBD_SetConfig+0x150>)
 8016f60:	781b      	ldrb	r3, [r3, #0]
 8016f62:	461a      	mov	r2, r3
 8016f64:	687b      	ldr	r3, [r7, #4]
 8016f66:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016f68:	4b1a      	ldr	r3, [pc, #104]	@ (8016fd4 <USBD_SetConfig+0x150>)
 8016f6a:	781b      	ldrb	r3, [r3, #0]
 8016f6c:	4619      	mov	r1, r3
 8016f6e:	6878      	ldr	r0, [r7, #4]
 8016f70:	f7fe ff6f 	bl	8015e52 <USBD_SetClassConfig>
 8016f74:	4603      	mov	r3, r0
 8016f76:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8016f78:	7bfb      	ldrb	r3, [r7, #15]
 8016f7a:	2b00      	cmp	r3, #0
 8016f7c:	d00f      	beq.n	8016f9e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8016f7e:	6839      	ldr	r1, [r7, #0]
 8016f80:	6878      	ldr	r0, [r7, #4]
 8016f82:	f000 f918 	bl	80171b6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016f86:	687b      	ldr	r3, [r7, #4]
 8016f88:	685b      	ldr	r3, [r3, #4]
 8016f8a:	b2db      	uxtb	r3, r3
 8016f8c:	4619      	mov	r1, r3
 8016f8e:	6878      	ldr	r0, [r7, #4]
 8016f90:	f7fe ff7b 	bl	8015e8a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	2202      	movs	r2, #2
 8016f98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8016f9c:	e014      	b.n	8016fc8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016f9e:	6878      	ldr	r0, [r7, #4]
 8016fa0:	f000 f9e0 	bl	8017364 <USBD_CtlSendStatus>
      break;
 8016fa4:	e010      	b.n	8016fc8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016fa6:	6878      	ldr	r0, [r7, #4]
 8016fa8:	f000 f9dc 	bl	8017364 <USBD_CtlSendStatus>
      break;
 8016fac:	e00c      	b.n	8016fc8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8016fae:	6839      	ldr	r1, [r7, #0]
 8016fb0:	6878      	ldr	r0, [r7, #4]
 8016fb2:	f000 f900 	bl	80171b6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016fb6:	4b07      	ldr	r3, [pc, #28]	@ (8016fd4 <USBD_SetConfig+0x150>)
 8016fb8:	781b      	ldrb	r3, [r3, #0]
 8016fba:	4619      	mov	r1, r3
 8016fbc:	6878      	ldr	r0, [r7, #4]
 8016fbe:	f7fe ff64 	bl	8015e8a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8016fc2:	2303      	movs	r3, #3
 8016fc4:	73fb      	strb	r3, [r7, #15]
      break;
 8016fc6:	bf00      	nop
  }

  return ret;
 8016fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8016fca:	4618      	mov	r0, r3
 8016fcc:	3710      	adds	r7, #16
 8016fce:	46bd      	mov	sp, r7
 8016fd0:	bd80      	pop	{r7, pc}
 8016fd2:	bf00      	nop
 8016fd4:	2400234c 	.word	0x2400234c

08016fd8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016fd8:	b580      	push	{r7, lr}
 8016fda:	b082      	sub	sp, #8
 8016fdc:	af00      	add	r7, sp, #0
 8016fde:	6078      	str	r0, [r7, #4]
 8016fe0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8016fe2:	683b      	ldr	r3, [r7, #0]
 8016fe4:	88db      	ldrh	r3, [r3, #6]
 8016fe6:	2b01      	cmp	r3, #1
 8016fe8:	d004      	beq.n	8016ff4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8016fea:	6839      	ldr	r1, [r7, #0]
 8016fec:	6878      	ldr	r0, [r7, #4]
 8016fee:	f000 f8e2 	bl	80171b6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8016ff2:	e023      	b.n	801703c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8016ff4:	687b      	ldr	r3, [r7, #4]
 8016ff6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016ffa:	b2db      	uxtb	r3, r3
 8016ffc:	2b02      	cmp	r3, #2
 8016ffe:	dc02      	bgt.n	8017006 <USBD_GetConfig+0x2e>
 8017000:	2b00      	cmp	r3, #0
 8017002:	dc03      	bgt.n	801700c <USBD_GetConfig+0x34>
 8017004:	e015      	b.n	8017032 <USBD_GetConfig+0x5a>
 8017006:	2b03      	cmp	r3, #3
 8017008:	d00b      	beq.n	8017022 <USBD_GetConfig+0x4a>
 801700a:	e012      	b.n	8017032 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 801700c:	687b      	ldr	r3, [r7, #4]
 801700e:	2200      	movs	r2, #0
 8017010:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8017012:	687b      	ldr	r3, [r7, #4]
 8017014:	3308      	adds	r3, #8
 8017016:	2201      	movs	r2, #1
 8017018:	4619      	mov	r1, r3
 801701a:	6878      	ldr	r0, [r7, #4]
 801701c:	f000 f948 	bl	80172b0 <USBD_CtlSendData>
        break;
 8017020:	e00c      	b.n	801703c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	3304      	adds	r3, #4
 8017026:	2201      	movs	r2, #1
 8017028:	4619      	mov	r1, r3
 801702a:	6878      	ldr	r0, [r7, #4]
 801702c:	f000 f940 	bl	80172b0 <USBD_CtlSendData>
        break;
 8017030:	e004      	b.n	801703c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8017032:	6839      	ldr	r1, [r7, #0]
 8017034:	6878      	ldr	r0, [r7, #4]
 8017036:	f000 f8be 	bl	80171b6 <USBD_CtlError>
        break;
 801703a:	bf00      	nop
}
 801703c:	bf00      	nop
 801703e:	3708      	adds	r7, #8
 8017040:	46bd      	mov	sp, r7
 8017042:	bd80      	pop	{r7, pc}

08017044 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017044:	b580      	push	{r7, lr}
 8017046:	b082      	sub	sp, #8
 8017048:	af00      	add	r7, sp, #0
 801704a:	6078      	str	r0, [r7, #4]
 801704c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801704e:	687b      	ldr	r3, [r7, #4]
 8017050:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017054:	b2db      	uxtb	r3, r3
 8017056:	3b01      	subs	r3, #1
 8017058:	2b02      	cmp	r3, #2
 801705a:	d81e      	bhi.n	801709a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801705c:	683b      	ldr	r3, [r7, #0]
 801705e:	88db      	ldrh	r3, [r3, #6]
 8017060:	2b02      	cmp	r3, #2
 8017062:	d004      	beq.n	801706e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017064:	6839      	ldr	r1, [r7, #0]
 8017066:	6878      	ldr	r0, [r7, #4]
 8017068:	f000 f8a5 	bl	80171b6 <USBD_CtlError>
        break;
 801706c:	e01a      	b.n	80170a4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801706e:	687b      	ldr	r3, [r7, #4]
 8017070:	2201      	movs	r2, #1
 8017072:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8017074:	687b      	ldr	r3, [r7, #4]
 8017076:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801707a:	2b00      	cmp	r3, #0
 801707c:	d005      	beq.n	801708a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801707e:	687b      	ldr	r3, [r7, #4]
 8017080:	68db      	ldr	r3, [r3, #12]
 8017082:	f043 0202 	orr.w	r2, r3, #2
 8017086:	687b      	ldr	r3, [r7, #4]
 8017088:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801708a:	687b      	ldr	r3, [r7, #4]
 801708c:	330c      	adds	r3, #12
 801708e:	2202      	movs	r2, #2
 8017090:	4619      	mov	r1, r3
 8017092:	6878      	ldr	r0, [r7, #4]
 8017094:	f000 f90c 	bl	80172b0 <USBD_CtlSendData>
      break;
 8017098:	e004      	b.n	80170a4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801709a:	6839      	ldr	r1, [r7, #0]
 801709c:	6878      	ldr	r0, [r7, #4]
 801709e:	f000 f88a 	bl	80171b6 <USBD_CtlError>
      break;
 80170a2:	bf00      	nop
  }
}
 80170a4:	bf00      	nop
 80170a6:	3708      	adds	r7, #8
 80170a8:	46bd      	mov	sp, r7
 80170aa:	bd80      	pop	{r7, pc}

080170ac <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80170ac:	b580      	push	{r7, lr}
 80170ae:	b082      	sub	sp, #8
 80170b0:	af00      	add	r7, sp, #0
 80170b2:	6078      	str	r0, [r7, #4]
 80170b4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80170b6:	683b      	ldr	r3, [r7, #0]
 80170b8:	885b      	ldrh	r3, [r3, #2]
 80170ba:	2b01      	cmp	r3, #1
 80170bc:	d107      	bne.n	80170ce <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80170be:	687b      	ldr	r3, [r7, #4]
 80170c0:	2201      	movs	r2, #1
 80170c2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80170c6:	6878      	ldr	r0, [r7, #4]
 80170c8:	f000 f94c 	bl	8017364 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80170cc:	e013      	b.n	80170f6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80170ce:	683b      	ldr	r3, [r7, #0]
 80170d0:	885b      	ldrh	r3, [r3, #2]
 80170d2:	2b02      	cmp	r3, #2
 80170d4:	d10b      	bne.n	80170ee <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80170d6:	683b      	ldr	r3, [r7, #0]
 80170d8:	889b      	ldrh	r3, [r3, #4]
 80170da:	0a1b      	lsrs	r3, r3, #8
 80170dc:	b29b      	uxth	r3, r3
 80170de:	b2da      	uxtb	r2, r3
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80170e6:	6878      	ldr	r0, [r7, #4]
 80170e8:	f000 f93c 	bl	8017364 <USBD_CtlSendStatus>
}
 80170ec:	e003      	b.n	80170f6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80170ee:	6839      	ldr	r1, [r7, #0]
 80170f0:	6878      	ldr	r0, [r7, #4]
 80170f2:	f000 f860 	bl	80171b6 <USBD_CtlError>
}
 80170f6:	bf00      	nop
 80170f8:	3708      	adds	r7, #8
 80170fa:	46bd      	mov	sp, r7
 80170fc:	bd80      	pop	{r7, pc}

080170fe <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80170fe:	b580      	push	{r7, lr}
 8017100:	b082      	sub	sp, #8
 8017102:	af00      	add	r7, sp, #0
 8017104:	6078      	str	r0, [r7, #4]
 8017106:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017108:	687b      	ldr	r3, [r7, #4]
 801710a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801710e:	b2db      	uxtb	r3, r3
 8017110:	3b01      	subs	r3, #1
 8017112:	2b02      	cmp	r3, #2
 8017114:	d80b      	bhi.n	801712e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017116:	683b      	ldr	r3, [r7, #0]
 8017118:	885b      	ldrh	r3, [r3, #2]
 801711a:	2b01      	cmp	r3, #1
 801711c:	d10c      	bne.n	8017138 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801711e:	687b      	ldr	r3, [r7, #4]
 8017120:	2200      	movs	r2, #0
 8017122:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017126:	6878      	ldr	r0, [r7, #4]
 8017128:	f000 f91c 	bl	8017364 <USBD_CtlSendStatus>
      }
      break;
 801712c:	e004      	b.n	8017138 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801712e:	6839      	ldr	r1, [r7, #0]
 8017130:	6878      	ldr	r0, [r7, #4]
 8017132:	f000 f840 	bl	80171b6 <USBD_CtlError>
      break;
 8017136:	e000      	b.n	801713a <USBD_ClrFeature+0x3c>
      break;
 8017138:	bf00      	nop
  }
}
 801713a:	bf00      	nop
 801713c:	3708      	adds	r7, #8
 801713e:	46bd      	mov	sp, r7
 8017140:	bd80      	pop	{r7, pc}

08017142 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8017142:	b580      	push	{r7, lr}
 8017144:	b084      	sub	sp, #16
 8017146:	af00      	add	r7, sp, #0
 8017148:	6078      	str	r0, [r7, #4]
 801714a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801714c:	683b      	ldr	r3, [r7, #0]
 801714e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8017150:	68fb      	ldr	r3, [r7, #12]
 8017152:	781a      	ldrb	r2, [r3, #0]
 8017154:	687b      	ldr	r3, [r7, #4]
 8017156:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8017158:	68fb      	ldr	r3, [r7, #12]
 801715a:	3301      	adds	r3, #1
 801715c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801715e:	68fb      	ldr	r3, [r7, #12]
 8017160:	781a      	ldrb	r2, [r3, #0]
 8017162:	687b      	ldr	r3, [r7, #4]
 8017164:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8017166:	68fb      	ldr	r3, [r7, #12]
 8017168:	3301      	adds	r3, #1
 801716a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801716c:	68f8      	ldr	r0, [r7, #12]
 801716e:	f7ff fa16 	bl	801659e <SWAPBYTE>
 8017172:	4603      	mov	r3, r0
 8017174:	461a      	mov	r2, r3
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801717a:	68fb      	ldr	r3, [r7, #12]
 801717c:	3301      	adds	r3, #1
 801717e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017180:	68fb      	ldr	r3, [r7, #12]
 8017182:	3301      	adds	r3, #1
 8017184:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8017186:	68f8      	ldr	r0, [r7, #12]
 8017188:	f7ff fa09 	bl	801659e <SWAPBYTE>
 801718c:	4603      	mov	r3, r0
 801718e:	461a      	mov	r2, r3
 8017190:	687b      	ldr	r3, [r7, #4]
 8017192:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8017194:	68fb      	ldr	r3, [r7, #12]
 8017196:	3301      	adds	r3, #1
 8017198:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801719a:	68fb      	ldr	r3, [r7, #12]
 801719c:	3301      	adds	r3, #1
 801719e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80171a0:	68f8      	ldr	r0, [r7, #12]
 80171a2:	f7ff f9fc 	bl	801659e <SWAPBYTE>
 80171a6:	4603      	mov	r3, r0
 80171a8:	461a      	mov	r2, r3
 80171aa:	687b      	ldr	r3, [r7, #4]
 80171ac:	80da      	strh	r2, [r3, #6]
}
 80171ae:	bf00      	nop
 80171b0:	3710      	adds	r7, #16
 80171b2:	46bd      	mov	sp, r7
 80171b4:	bd80      	pop	{r7, pc}

080171b6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80171b6:	b580      	push	{r7, lr}
 80171b8:	b082      	sub	sp, #8
 80171ba:	af00      	add	r7, sp, #0
 80171bc:	6078      	str	r0, [r7, #4]
 80171be:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80171c0:	2180      	movs	r1, #128	@ 0x80
 80171c2:	6878      	ldr	r0, [r7, #4]
 80171c4:	f000 fd22 	bl	8017c0c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80171c8:	2100      	movs	r1, #0
 80171ca:	6878      	ldr	r0, [r7, #4]
 80171cc:	f000 fd1e 	bl	8017c0c <USBD_LL_StallEP>
}
 80171d0:	bf00      	nop
 80171d2:	3708      	adds	r7, #8
 80171d4:	46bd      	mov	sp, r7
 80171d6:	bd80      	pop	{r7, pc}

080171d8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80171d8:	b580      	push	{r7, lr}
 80171da:	b086      	sub	sp, #24
 80171dc:	af00      	add	r7, sp, #0
 80171de:	60f8      	str	r0, [r7, #12]
 80171e0:	60b9      	str	r1, [r7, #8]
 80171e2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80171e4:	2300      	movs	r3, #0
 80171e6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80171e8:	68fb      	ldr	r3, [r7, #12]
 80171ea:	2b00      	cmp	r3, #0
 80171ec:	d042      	beq.n	8017274 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80171ee:	68fb      	ldr	r3, [r7, #12]
 80171f0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80171f2:	6938      	ldr	r0, [r7, #16]
 80171f4:	f000 f842 	bl	801727c <USBD_GetLen>
 80171f8:	4603      	mov	r3, r0
 80171fa:	3301      	adds	r3, #1
 80171fc:	005b      	lsls	r3, r3, #1
 80171fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017202:	d808      	bhi.n	8017216 <USBD_GetString+0x3e>
 8017204:	6938      	ldr	r0, [r7, #16]
 8017206:	f000 f839 	bl	801727c <USBD_GetLen>
 801720a:	4603      	mov	r3, r0
 801720c:	3301      	adds	r3, #1
 801720e:	b29b      	uxth	r3, r3
 8017210:	005b      	lsls	r3, r3, #1
 8017212:	b29a      	uxth	r2, r3
 8017214:	e001      	b.n	801721a <USBD_GetString+0x42>
 8017216:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801721a:	687b      	ldr	r3, [r7, #4]
 801721c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801721e:	7dfb      	ldrb	r3, [r7, #23]
 8017220:	68ba      	ldr	r2, [r7, #8]
 8017222:	4413      	add	r3, r2
 8017224:	687a      	ldr	r2, [r7, #4]
 8017226:	7812      	ldrb	r2, [r2, #0]
 8017228:	701a      	strb	r2, [r3, #0]
  idx++;
 801722a:	7dfb      	ldrb	r3, [r7, #23]
 801722c:	3301      	adds	r3, #1
 801722e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017230:	7dfb      	ldrb	r3, [r7, #23]
 8017232:	68ba      	ldr	r2, [r7, #8]
 8017234:	4413      	add	r3, r2
 8017236:	2203      	movs	r2, #3
 8017238:	701a      	strb	r2, [r3, #0]
  idx++;
 801723a:	7dfb      	ldrb	r3, [r7, #23]
 801723c:	3301      	adds	r3, #1
 801723e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017240:	e013      	b.n	801726a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8017242:	7dfb      	ldrb	r3, [r7, #23]
 8017244:	68ba      	ldr	r2, [r7, #8]
 8017246:	4413      	add	r3, r2
 8017248:	693a      	ldr	r2, [r7, #16]
 801724a:	7812      	ldrb	r2, [r2, #0]
 801724c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801724e:	693b      	ldr	r3, [r7, #16]
 8017250:	3301      	adds	r3, #1
 8017252:	613b      	str	r3, [r7, #16]
    idx++;
 8017254:	7dfb      	ldrb	r3, [r7, #23]
 8017256:	3301      	adds	r3, #1
 8017258:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801725a:	7dfb      	ldrb	r3, [r7, #23]
 801725c:	68ba      	ldr	r2, [r7, #8]
 801725e:	4413      	add	r3, r2
 8017260:	2200      	movs	r2, #0
 8017262:	701a      	strb	r2, [r3, #0]
    idx++;
 8017264:	7dfb      	ldrb	r3, [r7, #23]
 8017266:	3301      	adds	r3, #1
 8017268:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801726a:	693b      	ldr	r3, [r7, #16]
 801726c:	781b      	ldrb	r3, [r3, #0]
 801726e:	2b00      	cmp	r3, #0
 8017270:	d1e7      	bne.n	8017242 <USBD_GetString+0x6a>
 8017272:	e000      	b.n	8017276 <USBD_GetString+0x9e>
    return;
 8017274:	bf00      	nop
  }
}
 8017276:	3718      	adds	r7, #24
 8017278:	46bd      	mov	sp, r7
 801727a:	bd80      	pop	{r7, pc}

0801727c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801727c:	b480      	push	{r7}
 801727e:	b085      	sub	sp, #20
 8017280:	af00      	add	r7, sp, #0
 8017282:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017284:	2300      	movs	r3, #0
 8017286:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801728c:	e005      	b.n	801729a <USBD_GetLen+0x1e>
  {
    len++;
 801728e:	7bfb      	ldrb	r3, [r7, #15]
 8017290:	3301      	adds	r3, #1
 8017292:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8017294:	68bb      	ldr	r3, [r7, #8]
 8017296:	3301      	adds	r3, #1
 8017298:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801729a:	68bb      	ldr	r3, [r7, #8]
 801729c:	781b      	ldrb	r3, [r3, #0]
 801729e:	2b00      	cmp	r3, #0
 80172a0:	d1f5      	bne.n	801728e <USBD_GetLen+0x12>
  }

  return len;
 80172a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80172a4:	4618      	mov	r0, r3
 80172a6:	3714      	adds	r7, #20
 80172a8:	46bd      	mov	sp, r7
 80172aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172ae:	4770      	bx	lr

080172b0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80172b0:	b580      	push	{r7, lr}
 80172b2:	b084      	sub	sp, #16
 80172b4:	af00      	add	r7, sp, #0
 80172b6:	60f8      	str	r0, [r7, #12]
 80172b8:	60b9      	str	r1, [r7, #8]
 80172ba:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80172bc:	68fb      	ldr	r3, [r7, #12]
 80172be:	2202      	movs	r2, #2
 80172c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80172c4:	68fb      	ldr	r3, [r7, #12]
 80172c6:	687a      	ldr	r2, [r7, #4]
 80172c8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80172ca:	68fb      	ldr	r3, [r7, #12]
 80172cc:	687a      	ldr	r2, [r7, #4]
 80172ce:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	68ba      	ldr	r2, [r7, #8]
 80172d4:	2100      	movs	r1, #0
 80172d6:	68f8      	ldr	r0, [r7, #12]
 80172d8:	f000 fd21 	bl	8017d1e <USBD_LL_Transmit>

  return USBD_OK;
 80172dc:	2300      	movs	r3, #0
}
 80172de:	4618      	mov	r0, r3
 80172e0:	3710      	adds	r7, #16
 80172e2:	46bd      	mov	sp, r7
 80172e4:	bd80      	pop	{r7, pc}

080172e6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80172e6:	b580      	push	{r7, lr}
 80172e8:	b084      	sub	sp, #16
 80172ea:	af00      	add	r7, sp, #0
 80172ec:	60f8      	str	r0, [r7, #12]
 80172ee:	60b9      	str	r1, [r7, #8]
 80172f0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	68ba      	ldr	r2, [r7, #8]
 80172f6:	2100      	movs	r1, #0
 80172f8:	68f8      	ldr	r0, [r7, #12]
 80172fa:	f000 fd10 	bl	8017d1e <USBD_LL_Transmit>

  return USBD_OK;
 80172fe:	2300      	movs	r3, #0
}
 8017300:	4618      	mov	r0, r3
 8017302:	3710      	adds	r7, #16
 8017304:	46bd      	mov	sp, r7
 8017306:	bd80      	pop	{r7, pc}

08017308 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8017308:	b580      	push	{r7, lr}
 801730a:	b084      	sub	sp, #16
 801730c:	af00      	add	r7, sp, #0
 801730e:	60f8      	str	r0, [r7, #12]
 8017310:	60b9      	str	r1, [r7, #8]
 8017312:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017314:	68fb      	ldr	r3, [r7, #12]
 8017316:	2203      	movs	r2, #3
 8017318:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801731c:	68fb      	ldr	r3, [r7, #12]
 801731e:	687a      	ldr	r2, [r7, #4]
 8017320:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017324:	68fb      	ldr	r3, [r7, #12]
 8017326:	687a      	ldr	r2, [r7, #4]
 8017328:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801732c:	687b      	ldr	r3, [r7, #4]
 801732e:	68ba      	ldr	r2, [r7, #8]
 8017330:	2100      	movs	r1, #0
 8017332:	68f8      	ldr	r0, [r7, #12]
 8017334:	f000 fd14 	bl	8017d60 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017338:	2300      	movs	r3, #0
}
 801733a:	4618      	mov	r0, r3
 801733c:	3710      	adds	r7, #16
 801733e:	46bd      	mov	sp, r7
 8017340:	bd80      	pop	{r7, pc}

08017342 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017342:	b580      	push	{r7, lr}
 8017344:	b084      	sub	sp, #16
 8017346:	af00      	add	r7, sp, #0
 8017348:	60f8      	str	r0, [r7, #12]
 801734a:	60b9      	str	r1, [r7, #8]
 801734c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801734e:	687b      	ldr	r3, [r7, #4]
 8017350:	68ba      	ldr	r2, [r7, #8]
 8017352:	2100      	movs	r1, #0
 8017354:	68f8      	ldr	r0, [r7, #12]
 8017356:	f000 fd03 	bl	8017d60 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801735a:	2300      	movs	r3, #0
}
 801735c:	4618      	mov	r0, r3
 801735e:	3710      	adds	r7, #16
 8017360:	46bd      	mov	sp, r7
 8017362:	bd80      	pop	{r7, pc}

08017364 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017364:	b580      	push	{r7, lr}
 8017366:	b082      	sub	sp, #8
 8017368:	af00      	add	r7, sp, #0
 801736a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	2204      	movs	r2, #4
 8017370:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017374:	2300      	movs	r3, #0
 8017376:	2200      	movs	r2, #0
 8017378:	2100      	movs	r1, #0
 801737a:	6878      	ldr	r0, [r7, #4]
 801737c:	f000 fccf 	bl	8017d1e <USBD_LL_Transmit>

  return USBD_OK;
 8017380:	2300      	movs	r3, #0
}
 8017382:	4618      	mov	r0, r3
 8017384:	3708      	adds	r7, #8
 8017386:	46bd      	mov	sp, r7
 8017388:	bd80      	pop	{r7, pc}

0801738a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801738a:	b580      	push	{r7, lr}
 801738c:	b082      	sub	sp, #8
 801738e:	af00      	add	r7, sp, #0
 8017390:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8017392:	687b      	ldr	r3, [r7, #4]
 8017394:	2205      	movs	r2, #5
 8017396:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801739a:	2300      	movs	r3, #0
 801739c:	2200      	movs	r2, #0
 801739e:	2100      	movs	r1, #0
 80173a0:	6878      	ldr	r0, [r7, #4]
 80173a2:	f000 fcdd 	bl	8017d60 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80173a6:	2300      	movs	r3, #0
}
 80173a8:	4618      	mov	r0, r3
 80173aa:	3708      	adds	r7, #8
 80173ac:	46bd      	mov	sp, r7
 80173ae:	bd80      	pop	{r7, pc}

080173b0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80173b0:	b580      	push	{r7, lr}
 80173b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80173b4:	2200      	movs	r2, #0
 80173b6:	4913      	ldr	r1, [pc, #76]	@ (8017404 <MX_USB_DEVICE_Init+0x54>)
 80173b8:	4813      	ldr	r0, [pc, #76]	@ (8017408 <MX_USB_DEVICE_Init+0x58>)
 80173ba:	f7fe fccd 	bl	8015d58 <USBD_Init>
 80173be:	4603      	mov	r3, r0
 80173c0:	2b00      	cmp	r3, #0
 80173c2:	d001      	beq.n	80173c8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80173c4:	f7ea ff07 	bl	80021d6 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80173c8:	4910      	ldr	r1, [pc, #64]	@ (801740c <MX_USB_DEVICE_Init+0x5c>)
 80173ca:	480f      	ldr	r0, [pc, #60]	@ (8017408 <MX_USB_DEVICE_Init+0x58>)
 80173cc:	f7fe fcf4 	bl	8015db8 <USBD_RegisterClass>
 80173d0:	4603      	mov	r3, r0
 80173d2:	2b00      	cmp	r3, #0
 80173d4:	d001      	beq.n	80173da <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80173d6:	f7ea fefe 	bl	80021d6 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80173da:	490d      	ldr	r1, [pc, #52]	@ (8017410 <MX_USB_DEVICE_Init+0x60>)
 80173dc:	480a      	ldr	r0, [pc, #40]	@ (8017408 <MX_USB_DEVICE_Init+0x58>)
 80173de:	f7fe fbeb 	bl	8015bb8 <USBD_CDC_RegisterInterface>
 80173e2:	4603      	mov	r3, r0
 80173e4:	2b00      	cmp	r3, #0
 80173e6:	d001      	beq.n	80173ec <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80173e8:	f7ea fef5 	bl	80021d6 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80173ec:	4806      	ldr	r0, [pc, #24]	@ (8017408 <MX_USB_DEVICE_Init+0x58>)
 80173ee:	f7fe fd19 	bl	8015e24 <USBD_Start>
 80173f2:	4603      	mov	r3, r0
 80173f4:	2b00      	cmp	r3, #0
 80173f6:	d001      	beq.n	80173fc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80173f8:	f7ea feed 	bl	80021d6 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80173fc:	f7f5 fcc6 	bl	800cd8c <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017400:	bf00      	nop
 8017402:	bd80      	pop	{r7, pc}
 8017404:	240000e8 	.word	0x240000e8
 8017408:	24002350 	.word	0x24002350
 801740c:	24000054 	.word	0x24000054
 8017410:	240000d4 	.word	0x240000d4

08017414 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017414:	b580      	push	{r7, lr}
 8017416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017418:	2200      	movs	r2, #0
 801741a:	4905      	ldr	r1, [pc, #20]	@ (8017430 <CDC_Init_FS+0x1c>)
 801741c:	4805      	ldr	r0, [pc, #20]	@ (8017434 <CDC_Init_FS+0x20>)
 801741e:	f7fe fbe5 	bl	8015bec <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017422:	4905      	ldr	r1, [pc, #20]	@ (8017438 <CDC_Init_FS+0x24>)
 8017424:	4803      	ldr	r0, [pc, #12]	@ (8017434 <CDC_Init_FS+0x20>)
 8017426:	f7fe fc03 	bl	8015c30 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801742a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801742c:	4618      	mov	r0, r3
 801742e:	bd80      	pop	{r7, pc}
 8017430:	24002e2c 	.word	0x24002e2c
 8017434:	24002350 	.word	0x24002350
 8017438:	2400262c 	.word	0x2400262c

0801743c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801743c:	b480      	push	{r7}
 801743e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017440:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017442:	4618      	mov	r0, r3
 8017444:	46bd      	mov	sp, r7
 8017446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801744a:	4770      	bx	lr

0801744c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801744c:	b480      	push	{r7}
 801744e:	b083      	sub	sp, #12
 8017450:	af00      	add	r7, sp, #0
 8017452:	4603      	mov	r3, r0
 8017454:	6039      	str	r1, [r7, #0]
 8017456:	71fb      	strb	r3, [r7, #7]
 8017458:	4613      	mov	r3, r2
 801745a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801745c:	79fb      	ldrb	r3, [r7, #7]
 801745e:	2b23      	cmp	r3, #35	@ 0x23
 8017460:	d84a      	bhi.n	80174f8 <CDC_Control_FS+0xac>
 8017462:	a201      	add	r2, pc, #4	@ (adr r2, 8017468 <CDC_Control_FS+0x1c>)
 8017464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017468:	080174f9 	.word	0x080174f9
 801746c:	080174f9 	.word	0x080174f9
 8017470:	080174f9 	.word	0x080174f9
 8017474:	080174f9 	.word	0x080174f9
 8017478:	080174f9 	.word	0x080174f9
 801747c:	080174f9 	.word	0x080174f9
 8017480:	080174f9 	.word	0x080174f9
 8017484:	080174f9 	.word	0x080174f9
 8017488:	080174f9 	.word	0x080174f9
 801748c:	080174f9 	.word	0x080174f9
 8017490:	080174f9 	.word	0x080174f9
 8017494:	080174f9 	.word	0x080174f9
 8017498:	080174f9 	.word	0x080174f9
 801749c:	080174f9 	.word	0x080174f9
 80174a0:	080174f9 	.word	0x080174f9
 80174a4:	080174f9 	.word	0x080174f9
 80174a8:	080174f9 	.word	0x080174f9
 80174ac:	080174f9 	.word	0x080174f9
 80174b0:	080174f9 	.word	0x080174f9
 80174b4:	080174f9 	.word	0x080174f9
 80174b8:	080174f9 	.word	0x080174f9
 80174bc:	080174f9 	.word	0x080174f9
 80174c0:	080174f9 	.word	0x080174f9
 80174c4:	080174f9 	.word	0x080174f9
 80174c8:	080174f9 	.word	0x080174f9
 80174cc:	080174f9 	.word	0x080174f9
 80174d0:	080174f9 	.word	0x080174f9
 80174d4:	080174f9 	.word	0x080174f9
 80174d8:	080174f9 	.word	0x080174f9
 80174dc:	080174f9 	.word	0x080174f9
 80174e0:	080174f9 	.word	0x080174f9
 80174e4:	080174f9 	.word	0x080174f9
 80174e8:	080174f9 	.word	0x080174f9
 80174ec:	080174f9 	.word	0x080174f9
 80174f0:	080174f9 	.word	0x080174f9
 80174f4:	080174f9 	.word	0x080174f9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80174f8:	bf00      	nop
  }

  return (USBD_OK);
 80174fa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80174fc:	4618      	mov	r0, r3
 80174fe:	370c      	adds	r7, #12
 8017500:	46bd      	mov	sp, r7
 8017502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017506:	4770      	bx	lr

08017508 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017508:	b580      	push	{r7, lr}
 801750a:	b082      	sub	sp, #8
 801750c:	af00      	add	r7, sp, #0
 801750e:	6078      	str	r0, [r7, #4]
 8017510:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017512:	6879      	ldr	r1, [r7, #4]
 8017514:	4805      	ldr	r0, [pc, #20]	@ (801752c <CDC_Receive_FS+0x24>)
 8017516:	f7fe fb8b 	bl	8015c30 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801751a:	4804      	ldr	r0, [pc, #16]	@ (801752c <CDC_Receive_FS+0x24>)
 801751c:	f7fe fbe6 	bl	8015cec <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017520:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017522:	4618      	mov	r0, r3
 8017524:	3708      	adds	r7, #8
 8017526:	46bd      	mov	sp, r7
 8017528:	bd80      	pop	{r7, pc}
 801752a:	bf00      	nop
 801752c:	24002350 	.word	0x24002350

08017530 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8017530:	b580      	push	{r7, lr}
 8017532:	b084      	sub	sp, #16
 8017534:	af00      	add	r7, sp, #0
 8017536:	6078      	str	r0, [r7, #4]
 8017538:	460b      	mov	r3, r1
 801753a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801753c:	2300      	movs	r3, #0
 801753e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8017540:	4b0d      	ldr	r3, [pc, #52]	@ (8017578 <CDC_Transmit_FS+0x48>)
 8017542:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017546:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017548:	68bb      	ldr	r3, [r7, #8]
 801754a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801754e:	2b00      	cmp	r3, #0
 8017550:	d001      	beq.n	8017556 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8017552:	2301      	movs	r3, #1
 8017554:	e00b      	b.n	801756e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8017556:	887b      	ldrh	r3, [r7, #2]
 8017558:	461a      	mov	r2, r3
 801755a:	6879      	ldr	r1, [r7, #4]
 801755c:	4806      	ldr	r0, [pc, #24]	@ (8017578 <CDC_Transmit_FS+0x48>)
 801755e:	f7fe fb45 	bl	8015bec <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8017562:	4805      	ldr	r0, [pc, #20]	@ (8017578 <CDC_Transmit_FS+0x48>)
 8017564:	f7fe fb82 	bl	8015c6c <USBD_CDC_TransmitPacket>
 8017568:	4603      	mov	r3, r0
 801756a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 801756c:	7bfb      	ldrb	r3, [r7, #15]
}
 801756e:	4618      	mov	r0, r3
 8017570:	3710      	adds	r7, #16
 8017572:	46bd      	mov	sp, r7
 8017574:	bd80      	pop	{r7, pc}
 8017576:	bf00      	nop
 8017578:	24002350 	.word	0x24002350

0801757c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801757c:	b580      	push	{r7, lr}
 801757e:	b086      	sub	sp, #24
 8017580:	af00      	add	r7, sp, #0
 8017582:	60f8      	str	r0, [r7, #12]
 8017584:	60b9      	str	r1, [r7, #8]
 8017586:	4613      	mov	r3, r2
 8017588:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801758a:	2300      	movs	r3, #0
 801758c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  CDC_LOG_TxCpltCallback();
 801758e:	f7e9 fb7d 	bl	8000c8c <CDC_LOG_TxCpltCallback>

  /* USER CODE END 13 */
  return result;
 8017592:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017596:	4618      	mov	r0, r3
 8017598:	3718      	adds	r7, #24
 801759a:	46bd      	mov	sp, r7
 801759c:	bd80      	pop	{r7, pc}
	...

080175a0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80175a0:	b480      	push	{r7}
 80175a2:	b083      	sub	sp, #12
 80175a4:	af00      	add	r7, sp, #0
 80175a6:	4603      	mov	r3, r0
 80175a8:	6039      	str	r1, [r7, #0]
 80175aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80175ac:	683b      	ldr	r3, [r7, #0]
 80175ae:	2212      	movs	r2, #18
 80175b0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80175b2:	4b03      	ldr	r3, [pc, #12]	@ (80175c0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80175b4:	4618      	mov	r0, r3
 80175b6:	370c      	adds	r7, #12
 80175b8:	46bd      	mov	sp, r7
 80175ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175be:	4770      	bx	lr
 80175c0:	24000108 	.word	0x24000108

080175c4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80175c4:	b480      	push	{r7}
 80175c6:	b083      	sub	sp, #12
 80175c8:	af00      	add	r7, sp, #0
 80175ca:	4603      	mov	r3, r0
 80175cc:	6039      	str	r1, [r7, #0]
 80175ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80175d0:	683b      	ldr	r3, [r7, #0]
 80175d2:	2204      	movs	r2, #4
 80175d4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80175d6:	4b03      	ldr	r3, [pc, #12]	@ (80175e4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80175d8:	4618      	mov	r0, r3
 80175da:	370c      	adds	r7, #12
 80175dc:	46bd      	mov	sp, r7
 80175de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175e2:	4770      	bx	lr
 80175e4:	2400011c 	.word	0x2400011c

080175e8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80175e8:	b580      	push	{r7, lr}
 80175ea:	b082      	sub	sp, #8
 80175ec:	af00      	add	r7, sp, #0
 80175ee:	4603      	mov	r3, r0
 80175f0:	6039      	str	r1, [r7, #0]
 80175f2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80175f4:	79fb      	ldrb	r3, [r7, #7]
 80175f6:	2b00      	cmp	r3, #0
 80175f8:	d105      	bne.n	8017606 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80175fa:	683a      	ldr	r2, [r7, #0]
 80175fc:	4907      	ldr	r1, [pc, #28]	@ (801761c <USBD_FS_ProductStrDescriptor+0x34>)
 80175fe:	4808      	ldr	r0, [pc, #32]	@ (8017620 <USBD_FS_ProductStrDescriptor+0x38>)
 8017600:	f7ff fdea 	bl	80171d8 <USBD_GetString>
 8017604:	e004      	b.n	8017610 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017606:	683a      	ldr	r2, [r7, #0]
 8017608:	4904      	ldr	r1, [pc, #16]	@ (801761c <USBD_FS_ProductStrDescriptor+0x34>)
 801760a:	4805      	ldr	r0, [pc, #20]	@ (8017620 <USBD_FS_ProductStrDescriptor+0x38>)
 801760c:	f7ff fde4 	bl	80171d8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017610:	4b02      	ldr	r3, [pc, #8]	@ (801761c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8017612:	4618      	mov	r0, r3
 8017614:	3708      	adds	r7, #8
 8017616:	46bd      	mov	sp, r7
 8017618:	bd80      	pop	{r7, pc}
 801761a:	bf00      	nop
 801761c:	2400362c 	.word	0x2400362c
 8017620:	08018cd4 	.word	0x08018cd4

08017624 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017624:	b580      	push	{r7, lr}
 8017626:	b082      	sub	sp, #8
 8017628:	af00      	add	r7, sp, #0
 801762a:	4603      	mov	r3, r0
 801762c:	6039      	str	r1, [r7, #0]
 801762e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017630:	683a      	ldr	r2, [r7, #0]
 8017632:	4904      	ldr	r1, [pc, #16]	@ (8017644 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8017634:	4804      	ldr	r0, [pc, #16]	@ (8017648 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8017636:	f7ff fdcf 	bl	80171d8 <USBD_GetString>
  return USBD_StrDesc;
 801763a:	4b02      	ldr	r3, [pc, #8]	@ (8017644 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801763c:	4618      	mov	r0, r3
 801763e:	3708      	adds	r7, #8
 8017640:	46bd      	mov	sp, r7
 8017642:	bd80      	pop	{r7, pc}
 8017644:	2400362c 	.word	0x2400362c
 8017648:	08018cec 	.word	0x08018cec

0801764c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801764c:	b580      	push	{r7, lr}
 801764e:	b082      	sub	sp, #8
 8017650:	af00      	add	r7, sp, #0
 8017652:	4603      	mov	r3, r0
 8017654:	6039      	str	r1, [r7, #0]
 8017656:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017658:	683b      	ldr	r3, [r7, #0]
 801765a:	221a      	movs	r2, #26
 801765c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801765e:	f000 f843 	bl	80176e8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8017662:	4b02      	ldr	r3, [pc, #8]	@ (801766c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8017664:	4618      	mov	r0, r3
 8017666:	3708      	adds	r7, #8
 8017668:	46bd      	mov	sp, r7
 801766a:	bd80      	pop	{r7, pc}
 801766c:	24000120 	.word	0x24000120

08017670 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017670:	b580      	push	{r7, lr}
 8017672:	b082      	sub	sp, #8
 8017674:	af00      	add	r7, sp, #0
 8017676:	4603      	mov	r3, r0
 8017678:	6039      	str	r1, [r7, #0]
 801767a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801767c:	79fb      	ldrb	r3, [r7, #7]
 801767e:	2b00      	cmp	r3, #0
 8017680:	d105      	bne.n	801768e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8017682:	683a      	ldr	r2, [r7, #0]
 8017684:	4907      	ldr	r1, [pc, #28]	@ (80176a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8017686:	4808      	ldr	r0, [pc, #32]	@ (80176a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017688:	f7ff fda6 	bl	80171d8 <USBD_GetString>
 801768c:	e004      	b.n	8017698 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801768e:	683a      	ldr	r2, [r7, #0]
 8017690:	4904      	ldr	r1, [pc, #16]	@ (80176a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8017692:	4805      	ldr	r0, [pc, #20]	@ (80176a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017694:	f7ff fda0 	bl	80171d8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017698:	4b02      	ldr	r3, [pc, #8]	@ (80176a4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801769a:	4618      	mov	r0, r3
 801769c:	3708      	adds	r7, #8
 801769e:	46bd      	mov	sp, r7
 80176a0:	bd80      	pop	{r7, pc}
 80176a2:	bf00      	nop
 80176a4:	2400362c 	.word	0x2400362c
 80176a8:	08018d00 	.word	0x08018d00

080176ac <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80176ac:	b580      	push	{r7, lr}
 80176ae:	b082      	sub	sp, #8
 80176b0:	af00      	add	r7, sp, #0
 80176b2:	4603      	mov	r3, r0
 80176b4:	6039      	str	r1, [r7, #0]
 80176b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80176b8:	79fb      	ldrb	r3, [r7, #7]
 80176ba:	2b00      	cmp	r3, #0
 80176bc:	d105      	bne.n	80176ca <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80176be:	683a      	ldr	r2, [r7, #0]
 80176c0:	4907      	ldr	r1, [pc, #28]	@ (80176e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80176c2:	4808      	ldr	r0, [pc, #32]	@ (80176e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80176c4:	f7ff fd88 	bl	80171d8 <USBD_GetString>
 80176c8:	e004      	b.n	80176d4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80176ca:	683a      	ldr	r2, [r7, #0]
 80176cc:	4904      	ldr	r1, [pc, #16]	@ (80176e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80176ce:	4805      	ldr	r0, [pc, #20]	@ (80176e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80176d0:	f7ff fd82 	bl	80171d8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80176d4:	4b02      	ldr	r3, [pc, #8]	@ (80176e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80176d6:	4618      	mov	r0, r3
 80176d8:	3708      	adds	r7, #8
 80176da:	46bd      	mov	sp, r7
 80176dc:	bd80      	pop	{r7, pc}
 80176de:	bf00      	nop
 80176e0:	2400362c 	.word	0x2400362c
 80176e4:	08018d0c 	.word	0x08018d0c

080176e8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80176e8:	b580      	push	{r7, lr}
 80176ea:	b084      	sub	sp, #16
 80176ec:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80176ee:	4b0f      	ldr	r3, [pc, #60]	@ (801772c <Get_SerialNum+0x44>)
 80176f0:	681b      	ldr	r3, [r3, #0]
 80176f2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80176f4:	4b0e      	ldr	r3, [pc, #56]	@ (8017730 <Get_SerialNum+0x48>)
 80176f6:	681b      	ldr	r3, [r3, #0]
 80176f8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80176fa:	4b0e      	ldr	r3, [pc, #56]	@ (8017734 <Get_SerialNum+0x4c>)
 80176fc:	681b      	ldr	r3, [r3, #0]
 80176fe:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017700:	68fa      	ldr	r2, [r7, #12]
 8017702:	687b      	ldr	r3, [r7, #4]
 8017704:	4413      	add	r3, r2
 8017706:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017708:	68fb      	ldr	r3, [r7, #12]
 801770a:	2b00      	cmp	r3, #0
 801770c:	d009      	beq.n	8017722 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801770e:	2208      	movs	r2, #8
 8017710:	4909      	ldr	r1, [pc, #36]	@ (8017738 <Get_SerialNum+0x50>)
 8017712:	68f8      	ldr	r0, [r7, #12]
 8017714:	f000 f814 	bl	8017740 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017718:	2204      	movs	r2, #4
 801771a:	4908      	ldr	r1, [pc, #32]	@ (801773c <Get_SerialNum+0x54>)
 801771c:	68b8      	ldr	r0, [r7, #8]
 801771e:	f000 f80f 	bl	8017740 <IntToUnicode>
  }
}
 8017722:	bf00      	nop
 8017724:	3710      	adds	r7, #16
 8017726:	46bd      	mov	sp, r7
 8017728:	bd80      	pop	{r7, pc}
 801772a:	bf00      	nop
 801772c:	1ff1e800 	.word	0x1ff1e800
 8017730:	1ff1e804 	.word	0x1ff1e804
 8017734:	1ff1e808 	.word	0x1ff1e808
 8017738:	24000122 	.word	0x24000122
 801773c:	24000132 	.word	0x24000132

08017740 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017740:	b480      	push	{r7}
 8017742:	b087      	sub	sp, #28
 8017744:	af00      	add	r7, sp, #0
 8017746:	60f8      	str	r0, [r7, #12]
 8017748:	60b9      	str	r1, [r7, #8]
 801774a:	4613      	mov	r3, r2
 801774c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801774e:	2300      	movs	r3, #0
 8017750:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017752:	2300      	movs	r3, #0
 8017754:	75fb      	strb	r3, [r7, #23]
 8017756:	e027      	b.n	80177a8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017758:	68fb      	ldr	r3, [r7, #12]
 801775a:	0f1b      	lsrs	r3, r3, #28
 801775c:	2b09      	cmp	r3, #9
 801775e:	d80b      	bhi.n	8017778 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017760:	68fb      	ldr	r3, [r7, #12]
 8017762:	0f1b      	lsrs	r3, r3, #28
 8017764:	b2da      	uxtb	r2, r3
 8017766:	7dfb      	ldrb	r3, [r7, #23]
 8017768:	005b      	lsls	r3, r3, #1
 801776a:	4619      	mov	r1, r3
 801776c:	68bb      	ldr	r3, [r7, #8]
 801776e:	440b      	add	r3, r1
 8017770:	3230      	adds	r2, #48	@ 0x30
 8017772:	b2d2      	uxtb	r2, r2
 8017774:	701a      	strb	r2, [r3, #0]
 8017776:	e00a      	b.n	801778e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017778:	68fb      	ldr	r3, [r7, #12]
 801777a:	0f1b      	lsrs	r3, r3, #28
 801777c:	b2da      	uxtb	r2, r3
 801777e:	7dfb      	ldrb	r3, [r7, #23]
 8017780:	005b      	lsls	r3, r3, #1
 8017782:	4619      	mov	r1, r3
 8017784:	68bb      	ldr	r3, [r7, #8]
 8017786:	440b      	add	r3, r1
 8017788:	3237      	adds	r2, #55	@ 0x37
 801778a:	b2d2      	uxtb	r2, r2
 801778c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801778e:	68fb      	ldr	r3, [r7, #12]
 8017790:	011b      	lsls	r3, r3, #4
 8017792:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017794:	7dfb      	ldrb	r3, [r7, #23]
 8017796:	005b      	lsls	r3, r3, #1
 8017798:	3301      	adds	r3, #1
 801779a:	68ba      	ldr	r2, [r7, #8]
 801779c:	4413      	add	r3, r2
 801779e:	2200      	movs	r2, #0
 80177a0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80177a2:	7dfb      	ldrb	r3, [r7, #23]
 80177a4:	3301      	adds	r3, #1
 80177a6:	75fb      	strb	r3, [r7, #23]
 80177a8:	7dfa      	ldrb	r2, [r7, #23]
 80177aa:	79fb      	ldrb	r3, [r7, #7]
 80177ac:	429a      	cmp	r2, r3
 80177ae:	d3d3      	bcc.n	8017758 <IntToUnicode+0x18>
  }
}
 80177b0:	bf00      	nop
 80177b2:	bf00      	nop
 80177b4:	371c      	adds	r7, #28
 80177b6:	46bd      	mov	sp, r7
 80177b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177bc:	4770      	bx	lr
	...

080177c0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80177c0:	b580      	push	{r7, lr}
 80177c2:	b0ba      	sub	sp, #232	@ 0xe8
 80177c4:	af00      	add	r7, sp, #0
 80177c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80177c8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80177cc:	2200      	movs	r2, #0
 80177ce:	601a      	str	r2, [r3, #0]
 80177d0:	605a      	str	r2, [r3, #4]
 80177d2:	609a      	str	r2, [r3, #8]
 80177d4:	60da      	str	r2, [r3, #12]
 80177d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80177d8:	f107 0310 	add.w	r3, r7, #16
 80177dc:	22c0      	movs	r2, #192	@ 0xc0
 80177de:	2100      	movs	r1, #0
 80177e0:	4618      	mov	r0, r3
 80177e2:	f000 fb6b 	bl	8017ebc <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80177e6:	687b      	ldr	r3, [r7, #4]
 80177e8:	681b      	ldr	r3, [r3, #0]
 80177ea:	4a34      	ldr	r2, [pc, #208]	@ (80178bc <HAL_PCD_MspInit+0xfc>)
 80177ec:	4293      	cmp	r3, r2
 80177ee:	d161      	bne.n	80178b4 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80177f0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80177f4:	f04f 0300 	mov.w	r3, #0
 80177f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80177fc:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8017800:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017804:	f107 0310 	add.w	r3, r7, #16
 8017808:	4618      	mov	r0, r3
 801780a:	f7f6 fab5 	bl	800dd78 <HAL_RCCEx_PeriphCLKConfig>
 801780e:	4603      	mov	r3, r0
 8017810:	2b00      	cmp	r3, #0
 8017812:	d001      	beq.n	8017818 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8017814:	f7ea fcdf 	bl	80021d6 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8017818:	f7f5 fab8 	bl	800cd8c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801781c:	4b28      	ldr	r3, [pc, #160]	@ (80178c0 <HAL_PCD_MspInit+0x100>)
 801781e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017822:	4a27      	ldr	r2, [pc, #156]	@ (80178c0 <HAL_PCD_MspInit+0x100>)
 8017824:	f043 0301 	orr.w	r3, r3, #1
 8017828:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801782c:	4b24      	ldr	r3, [pc, #144]	@ (80178c0 <HAL_PCD_MspInit+0x100>)
 801782e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017832:	f003 0301 	and.w	r3, r3, #1
 8017836:	60fb      	str	r3, [r7, #12]
 8017838:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801783a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 801783e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017842:	2302      	movs	r3, #2
 8017844:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017848:	2300      	movs	r3, #0
 801784a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801784e:	2302      	movs	r3, #2
 8017850:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8017854:	230a      	movs	r3, #10
 8017856:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801785a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801785e:	4619      	mov	r1, r3
 8017860:	4818      	ldr	r0, [pc, #96]	@ (80178c4 <HAL_PCD_MspInit+0x104>)
 8017862:	f7f1 fa65 	bl	8008d30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017866:	4b16      	ldr	r3, [pc, #88]	@ (80178c0 <HAL_PCD_MspInit+0x100>)
 8017868:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801786c:	4a14      	ldr	r2, [pc, #80]	@ (80178c0 <HAL_PCD_MspInit+0x100>)
 801786e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8017872:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8017876:	4b12      	ldr	r3, [pc, #72]	@ (80178c0 <HAL_PCD_MspInit+0x100>)
 8017878:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801787c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017880:	60bb      	str	r3, [r7, #8]
 8017882:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 8017884:	2200      	movs	r2, #0
 8017886:	2105      	movs	r1, #5
 8017888:	2062      	movs	r0, #98	@ 0x62
 801788a:	f7ee fb4e 	bl	8005f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 801788e:	2062      	movs	r0, #98	@ 0x62
 8017890:	f7ee fb65 	bl	8005f5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 8017894:	2200      	movs	r2, #0
 8017896:	2105      	movs	r1, #5
 8017898:	2063      	movs	r0, #99	@ 0x63
 801789a:	f7ee fb46 	bl	8005f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 801789e:	2063      	movs	r0, #99	@ 0x63
 80178a0:	f7ee fb5d 	bl	8005f5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80178a4:	2200      	movs	r2, #0
 80178a6:	2105      	movs	r1, #5
 80178a8:	2065      	movs	r0, #101	@ 0x65
 80178aa:	f7ee fb3e 	bl	8005f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80178ae:	2065      	movs	r0, #101	@ 0x65
 80178b0:	f7ee fb55 	bl	8005f5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80178b4:	bf00      	nop
 80178b6:	37e8      	adds	r7, #232	@ 0xe8
 80178b8:	46bd      	mov	sp, r7
 80178ba:	bd80      	pop	{r7, pc}
 80178bc:	40080000 	.word	0x40080000
 80178c0:	58024400 	.word	0x58024400
 80178c4:	58020000 	.word	0x58020000

080178c8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80178c8:	b580      	push	{r7, lr}
 80178ca:	b082      	sub	sp, #8
 80178cc:	af00      	add	r7, sp, #0
 80178ce:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80178d6:	687b      	ldr	r3, [r7, #4]
 80178d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80178dc:	4619      	mov	r1, r3
 80178de:	4610      	mov	r0, r2
 80178e0:	f7fe faed 	bl	8015ebe <USBD_LL_SetupStage>
}
 80178e4:	bf00      	nop
 80178e6:	3708      	adds	r7, #8
 80178e8:	46bd      	mov	sp, r7
 80178ea:	bd80      	pop	{r7, pc}

080178ec <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80178ec:	b580      	push	{r7, lr}
 80178ee:	b082      	sub	sp, #8
 80178f0:	af00      	add	r7, sp, #0
 80178f2:	6078      	str	r0, [r7, #4]
 80178f4:	460b      	mov	r3, r1
 80178f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80178f8:	687b      	ldr	r3, [r7, #4]
 80178fa:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80178fe:	78fa      	ldrb	r2, [r7, #3]
 8017900:	6879      	ldr	r1, [r7, #4]
 8017902:	4613      	mov	r3, r2
 8017904:	00db      	lsls	r3, r3, #3
 8017906:	4413      	add	r3, r2
 8017908:	009b      	lsls	r3, r3, #2
 801790a:	440b      	add	r3, r1
 801790c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8017910:	681a      	ldr	r2, [r3, #0]
 8017912:	78fb      	ldrb	r3, [r7, #3]
 8017914:	4619      	mov	r1, r3
 8017916:	f7fe fb27 	bl	8015f68 <USBD_LL_DataOutStage>
}
 801791a:	bf00      	nop
 801791c:	3708      	adds	r7, #8
 801791e:	46bd      	mov	sp, r7
 8017920:	bd80      	pop	{r7, pc}

08017922 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017922:	b580      	push	{r7, lr}
 8017924:	b082      	sub	sp, #8
 8017926:	af00      	add	r7, sp, #0
 8017928:	6078      	str	r0, [r7, #4]
 801792a:	460b      	mov	r3, r1
 801792c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8017934:	78fa      	ldrb	r2, [r7, #3]
 8017936:	6879      	ldr	r1, [r7, #4]
 8017938:	4613      	mov	r3, r2
 801793a:	00db      	lsls	r3, r3, #3
 801793c:	4413      	add	r3, r2
 801793e:	009b      	lsls	r3, r3, #2
 8017940:	440b      	add	r3, r1
 8017942:	3320      	adds	r3, #32
 8017944:	681a      	ldr	r2, [r3, #0]
 8017946:	78fb      	ldrb	r3, [r7, #3]
 8017948:	4619      	mov	r1, r3
 801794a:	f7fe fbc0 	bl	80160ce <USBD_LL_DataInStage>
}
 801794e:	bf00      	nop
 8017950:	3708      	adds	r7, #8
 8017952:	46bd      	mov	sp, r7
 8017954:	bd80      	pop	{r7, pc}

08017956 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017956:	b580      	push	{r7, lr}
 8017958:	b082      	sub	sp, #8
 801795a:	af00      	add	r7, sp, #0
 801795c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801795e:	687b      	ldr	r3, [r7, #4]
 8017960:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017964:	4618      	mov	r0, r3
 8017966:	f7fe fcfa 	bl	801635e <USBD_LL_SOF>
}
 801796a:	bf00      	nop
 801796c:	3708      	adds	r7, #8
 801796e:	46bd      	mov	sp, r7
 8017970:	bd80      	pop	{r7, pc}

08017972 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017972:	b580      	push	{r7, lr}
 8017974:	b084      	sub	sp, #16
 8017976:	af00      	add	r7, sp, #0
 8017978:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801797a:	2301      	movs	r3, #1
 801797c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801797e:	687b      	ldr	r3, [r7, #4]
 8017980:	79db      	ldrb	r3, [r3, #7]
 8017982:	2b00      	cmp	r3, #0
 8017984:	d102      	bne.n	801798c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8017986:	2300      	movs	r3, #0
 8017988:	73fb      	strb	r3, [r7, #15]
 801798a:	e008      	b.n	801799e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801798c:	687b      	ldr	r3, [r7, #4]
 801798e:	79db      	ldrb	r3, [r3, #7]
 8017990:	2b02      	cmp	r3, #2
 8017992:	d102      	bne.n	801799a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8017994:	2301      	movs	r3, #1
 8017996:	73fb      	strb	r3, [r7, #15]
 8017998:	e001      	b.n	801799e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801799a:	f7ea fc1c 	bl	80021d6 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801799e:	687b      	ldr	r3, [r7, #4]
 80179a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80179a4:	7bfa      	ldrb	r2, [r7, #15]
 80179a6:	4611      	mov	r1, r2
 80179a8:	4618      	mov	r0, r3
 80179aa:	f7fe fc94 	bl	80162d6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80179ae:	687b      	ldr	r3, [r7, #4]
 80179b0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80179b4:	4618      	mov	r0, r3
 80179b6:	f7fe fc3c 	bl	8016232 <USBD_LL_Reset>
}
 80179ba:	bf00      	nop
 80179bc:	3710      	adds	r7, #16
 80179be:	46bd      	mov	sp, r7
 80179c0:	bd80      	pop	{r7, pc}
	...

080179c4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80179c4:	b580      	push	{r7, lr}
 80179c6:	b082      	sub	sp, #8
 80179c8:	af00      	add	r7, sp, #0
 80179ca:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80179cc:	687b      	ldr	r3, [r7, #4]
 80179ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80179d2:	4618      	mov	r0, r3
 80179d4:	f7fe fc8f 	bl	80162f6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	681b      	ldr	r3, [r3, #0]
 80179dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80179e0:	681b      	ldr	r3, [r3, #0]
 80179e2:	687a      	ldr	r2, [r7, #4]
 80179e4:	6812      	ldr	r2, [r2, #0]
 80179e6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80179ea:	f043 0301 	orr.w	r3, r3, #1
 80179ee:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80179f0:	687b      	ldr	r3, [r7, #4]
 80179f2:	7adb      	ldrb	r3, [r3, #11]
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	d005      	beq.n	8017a04 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80179f8:	4b04      	ldr	r3, [pc, #16]	@ (8017a0c <HAL_PCD_SuspendCallback+0x48>)
 80179fa:	691b      	ldr	r3, [r3, #16]
 80179fc:	4a03      	ldr	r2, [pc, #12]	@ (8017a0c <HAL_PCD_SuspendCallback+0x48>)
 80179fe:	f043 0306 	orr.w	r3, r3, #6
 8017a02:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8017a04:	bf00      	nop
 8017a06:	3708      	adds	r7, #8
 8017a08:	46bd      	mov	sp, r7
 8017a0a:	bd80      	pop	{r7, pc}
 8017a0c:	e000ed00 	.word	0xe000ed00

08017a10 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a10:	b580      	push	{r7, lr}
 8017a12:	b082      	sub	sp, #8
 8017a14:	af00      	add	r7, sp, #0
 8017a16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017a18:	687b      	ldr	r3, [r7, #4]
 8017a1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017a1e:	4618      	mov	r0, r3
 8017a20:	f7fe fc85 	bl	801632e <USBD_LL_Resume>
}
 8017a24:	bf00      	nop
 8017a26:	3708      	adds	r7, #8
 8017a28:	46bd      	mov	sp, r7
 8017a2a:	bd80      	pop	{r7, pc}

08017a2c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a2c:	b580      	push	{r7, lr}
 8017a2e:	b082      	sub	sp, #8
 8017a30:	af00      	add	r7, sp, #0
 8017a32:	6078      	str	r0, [r7, #4]
 8017a34:	460b      	mov	r3, r1
 8017a36:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017a38:	687b      	ldr	r3, [r7, #4]
 8017a3a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017a3e:	78fa      	ldrb	r2, [r7, #3]
 8017a40:	4611      	mov	r1, r2
 8017a42:	4618      	mov	r0, r3
 8017a44:	f7fe fcdd 	bl	8016402 <USBD_LL_IsoOUTIncomplete>
}
 8017a48:	bf00      	nop
 8017a4a:	3708      	adds	r7, #8
 8017a4c:	46bd      	mov	sp, r7
 8017a4e:	bd80      	pop	{r7, pc}

08017a50 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a50:	b580      	push	{r7, lr}
 8017a52:	b082      	sub	sp, #8
 8017a54:	af00      	add	r7, sp, #0
 8017a56:	6078      	str	r0, [r7, #4]
 8017a58:	460b      	mov	r3, r1
 8017a5a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017a5c:	687b      	ldr	r3, [r7, #4]
 8017a5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017a62:	78fa      	ldrb	r2, [r7, #3]
 8017a64:	4611      	mov	r1, r2
 8017a66:	4618      	mov	r0, r3
 8017a68:	f7fe fc99 	bl	801639e <USBD_LL_IsoINIncomplete>
}
 8017a6c:	bf00      	nop
 8017a6e:	3708      	adds	r7, #8
 8017a70:	46bd      	mov	sp, r7
 8017a72:	bd80      	pop	{r7, pc}

08017a74 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a74:	b580      	push	{r7, lr}
 8017a76:	b082      	sub	sp, #8
 8017a78:	af00      	add	r7, sp, #0
 8017a7a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017a82:	4618      	mov	r0, r3
 8017a84:	f7fe fcef 	bl	8016466 <USBD_LL_DevConnected>
}
 8017a88:	bf00      	nop
 8017a8a:	3708      	adds	r7, #8
 8017a8c:	46bd      	mov	sp, r7
 8017a8e:	bd80      	pop	{r7, pc}

08017a90 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a90:	b580      	push	{r7, lr}
 8017a92:	b082      	sub	sp, #8
 8017a94:	af00      	add	r7, sp, #0
 8017a96:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8017a98:	687b      	ldr	r3, [r7, #4]
 8017a9a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017a9e:	4618      	mov	r0, r3
 8017aa0:	f7fe fcec 	bl	801647c <USBD_LL_DevDisconnected>
}
 8017aa4:	bf00      	nop
 8017aa6:	3708      	adds	r7, #8
 8017aa8:	46bd      	mov	sp, r7
 8017aaa:	bd80      	pop	{r7, pc}

08017aac <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017aac:	b580      	push	{r7, lr}
 8017aae:	b082      	sub	sp, #8
 8017ab0:	af00      	add	r7, sp, #0
 8017ab2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8017ab4:	687b      	ldr	r3, [r7, #4]
 8017ab6:	781b      	ldrb	r3, [r3, #0]
 8017ab8:	2b00      	cmp	r3, #0
 8017aba:	d13e      	bne.n	8017b3a <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8017abc:	4a21      	ldr	r2, [pc, #132]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017abe:	687b      	ldr	r3, [r7, #4]
 8017ac0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8017ac4:	687b      	ldr	r3, [r7, #4]
 8017ac6:	4a1f      	ldr	r2, [pc, #124]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017ac8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8017acc:	4b1d      	ldr	r3, [pc, #116]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017ace:	4a1e      	ldr	r2, [pc, #120]	@ (8017b48 <USBD_LL_Init+0x9c>)
 8017ad0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8017ad2:	4b1c      	ldr	r3, [pc, #112]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017ad4:	2209      	movs	r2, #9
 8017ad6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8017ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017ada:	2202      	movs	r2, #2
 8017adc:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8017ade:	4b19      	ldr	r3, [pc, #100]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017ae0:	2200      	movs	r2, #0
 8017ae2:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017ae4:	4b17      	ldr	r3, [pc, #92]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017ae6:	2202      	movs	r2, #2
 8017ae8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017aea:	4b16      	ldr	r3, [pc, #88]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017aec:	2200      	movs	r2, #0
 8017aee:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8017af0:	4b14      	ldr	r3, [pc, #80]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017af2:	2200      	movs	r2, #0
 8017af4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8017af6:	4b13      	ldr	r3, [pc, #76]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017af8:	2200      	movs	r2, #0
 8017afa:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8017afc:	4b11      	ldr	r3, [pc, #68]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017afe:	2200      	movs	r2, #0
 8017b00:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8017b02:	4b10      	ldr	r3, [pc, #64]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017b04:	2200      	movs	r2, #0
 8017b06:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8017b08:	4b0e      	ldr	r3, [pc, #56]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017b0a:	2200      	movs	r2, #0
 8017b0c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8017b0e:	480d      	ldr	r0, [pc, #52]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017b10:	f7f3 fe62 	bl	800b7d8 <HAL_PCD_Init>
 8017b14:	4603      	mov	r3, r0
 8017b16:	2b00      	cmp	r3, #0
 8017b18:	d001      	beq.n	8017b1e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8017b1a:	f7ea fb5c 	bl	80021d6 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8017b1e:	2180      	movs	r1, #128	@ 0x80
 8017b20:	4808      	ldr	r0, [pc, #32]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017b22:	f7f5 f8b8 	bl	800cc96 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8017b26:	2240      	movs	r2, #64	@ 0x40
 8017b28:	2100      	movs	r1, #0
 8017b2a:	4806      	ldr	r0, [pc, #24]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017b2c:	f7f5 f86c 	bl	800cc08 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8017b30:	2280      	movs	r2, #128	@ 0x80
 8017b32:	2101      	movs	r1, #1
 8017b34:	4803      	ldr	r0, [pc, #12]	@ (8017b44 <USBD_LL_Init+0x98>)
 8017b36:	f7f5 f867 	bl	800cc08 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8017b3a:	2300      	movs	r3, #0
}
 8017b3c:	4618      	mov	r0, r3
 8017b3e:	3708      	adds	r7, #8
 8017b40:	46bd      	mov	sp, r7
 8017b42:	bd80      	pop	{r7, pc}
 8017b44:	2400382c 	.word	0x2400382c
 8017b48:	40080000 	.word	0x40080000

08017b4c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017b4c:	b580      	push	{r7, lr}
 8017b4e:	b084      	sub	sp, #16
 8017b50:	af00      	add	r7, sp, #0
 8017b52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b54:	2300      	movs	r3, #0
 8017b56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b58:	2300      	movs	r3, #0
 8017b5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017b5c:	687b      	ldr	r3, [r7, #4]
 8017b5e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017b62:	4618      	mov	r0, r3
 8017b64:	f7f3 ff44 	bl	800b9f0 <HAL_PCD_Start>
 8017b68:	4603      	mov	r3, r0
 8017b6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b6c:	7bfb      	ldrb	r3, [r7, #15]
 8017b6e:	4618      	mov	r0, r3
 8017b70:	f000 f942 	bl	8017df8 <USBD_Get_USB_Status>
 8017b74:	4603      	mov	r3, r0
 8017b76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017b78:	7bbb      	ldrb	r3, [r7, #14]
}
 8017b7a:	4618      	mov	r0, r3
 8017b7c:	3710      	adds	r7, #16
 8017b7e:	46bd      	mov	sp, r7
 8017b80:	bd80      	pop	{r7, pc}

08017b82 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017b82:	b580      	push	{r7, lr}
 8017b84:	b084      	sub	sp, #16
 8017b86:	af00      	add	r7, sp, #0
 8017b88:	6078      	str	r0, [r7, #4]
 8017b8a:	4608      	mov	r0, r1
 8017b8c:	4611      	mov	r1, r2
 8017b8e:	461a      	mov	r2, r3
 8017b90:	4603      	mov	r3, r0
 8017b92:	70fb      	strb	r3, [r7, #3]
 8017b94:	460b      	mov	r3, r1
 8017b96:	70bb      	strb	r3, [r7, #2]
 8017b98:	4613      	mov	r3, r2
 8017b9a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b9c:	2300      	movs	r3, #0
 8017b9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017ba0:	2300      	movs	r3, #0
 8017ba2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017ba4:	687b      	ldr	r3, [r7, #4]
 8017ba6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017baa:	78bb      	ldrb	r3, [r7, #2]
 8017bac:	883a      	ldrh	r2, [r7, #0]
 8017bae:	78f9      	ldrb	r1, [r7, #3]
 8017bb0:	f7f4 fc45 	bl	800c43e <HAL_PCD_EP_Open>
 8017bb4:	4603      	mov	r3, r0
 8017bb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017bb8:	7bfb      	ldrb	r3, [r7, #15]
 8017bba:	4618      	mov	r0, r3
 8017bbc:	f000 f91c 	bl	8017df8 <USBD_Get_USB_Status>
 8017bc0:	4603      	mov	r3, r0
 8017bc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017bc4:	7bbb      	ldrb	r3, [r7, #14]
}
 8017bc6:	4618      	mov	r0, r3
 8017bc8:	3710      	adds	r7, #16
 8017bca:	46bd      	mov	sp, r7
 8017bcc:	bd80      	pop	{r7, pc}

08017bce <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017bce:	b580      	push	{r7, lr}
 8017bd0:	b084      	sub	sp, #16
 8017bd2:	af00      	add	r7, sp, #0
 8017bd4:	6078      	str	r0, [r7, #4]
 8017bd6:	460b      	mov	r3, r1
 8017bd8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017bda:	2300      	movs	r3, #0
 8017bdc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017bde:	2300      	movs	r3, #0
 8017be0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017be2:	687b      	ldr	r3, [r7, #4]
 8017be4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017be8:	78fa      	ldrb	r2, [r7, #3]
 8017bea:	4611      	mov	r1, r2
 8017bec:	4618      	mov	r0, r3
 8017bee:	f7f4 fc90 	bl	800c512 <HAL_PCD_EP_Close>
 8017bf2:	4603      	mov	r3, r0
 8017bf4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017bf6:	7bfb      	ldrb	r3, [r7, #15]
 8017bf8:	4618      	mov	r0, r3
 8017bfa:	f000 f8fd 	bl	8017df8 <USBD_Get_USB_Status>
 8017bfe:	4603      	mov	r3, r0
 8017c00:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017c02:	7bbb      	ldrb	r3, [r7, #14]
}
 8017c04:	4618      	mov	r0, r3
 8017c06:	3710      	adds	r7, #16
 8017c08:	46bd      	mov	sp, r7
 8017c0a:	bd80      	pop	{r7, pc}

08017c0c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017c0c:	b580      	push	{r7, lr}
 8017c0e:	b084      	sub	sp, #16
 8017c10:	af00      	add	r7, sp, #0
 8017c12:	6078      	str	r0, [r7, #4]
 8017c14:	460b      	mov	r3, r1
 8017c16:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017c18:	2300      	movs	r3, #0
 8017c1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c1c:	2300      	movs	r3, #0
 8017c1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017c20:	687b      	ldr	r3, [r7, #4]
 8017c22:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017c26:	78fa      	ldrb	r2, [r7, #3]
 8017c28:	4611      	mov	r1, r2
 8017c2a:	4618      	mov	r0, r3
 8017c2c:	f7f4 fd48 	bl	800c6c0 <HAL_PCD_EP_SetStall>
 8017c30:	4603      	mov	r3, r0
 8017c32:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017c34:	7bfb      	ldrb	r3, [r7, #15]
 8017c36:	4618      	mov	r0, r3
 8017c38:	f000 f8de 	bl	8017df8 <USBD_Get_USB_Status>
 8017c3c:	4603      	mov	r3, r0
 8017c3e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017c40:	7bbb      	ldrb	r3, [r7, #14]
}
 8017c42:	4618      	mov	r0, r3
 8017c44:	3710      	adds	r7, #16
 8017c46:	46bd      	mov	sp, r7
 8017c48:	bd80      	pop	{r7, pc}

08017c4a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017c4a:	b580      	push	{r7, lr}
 8017c4c:	b084      	sub	sp, #16
 8017c4e:	af00      	add	r7, sp, #0
 8017c50:	6078      	str	r0, [r7, #4]
 8017c52:	460b      	mov	r3, r1
 8017c54:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017c56:	2300      	movs	r3, #0
 8017c58:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c5a:	2300      	movs	r3, #0
 8017c5c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017c5e:	687b      	ldr	r3, [r7, #4]
 8017c60:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017c64:	78fa      	ldrb	r2, [r7, #3]
 8017c66:	4611      	mov	r1, r2
 8017c68:	4618      	mov	r0, r3
 8017c6a:	f7f4 fd8c 	bl	800c786 <HAL_PCD_EP_ClrStall>
 8017c6e:	4603      	mov	r3, r0
 8017c70:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017c72:	7bfb      	ldrb	r3, [r7, #15]
 8017c74:	4618      	mov	r0, r3
 8017c76:	f000 f8bf 	bl	8017df8 <USBD_Get_USB_Status>
 8017c7a:	4603      	mov	r3, r0
 8017c7c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017c7e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017c80:	4618      	mov	r0, r3
 8017c82:	3710      	adds	r7, #16
 8017c84:	46bd      	mov	sp, r7
 8017c86:	bd80      	pop	{r7, pc}

08017c88 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017c88:	b480      	push	{r7}
 8017c8a:	b085      	sub	sp, #20
 8017c8c:	af00      	add	r7, sp, #0
 8017c8e:	6078      	str	r0, [r7, #4]
 8017c90:	460b      	mov	r3, r1
 8017c92:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017c94:	687b      	ldr	r3, [r7, #4]
 8017c96:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017c9a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017c9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017ca0:	2b00      	cmp	r3, #0
 8017ca2:	da0b      	bge.n	8017cbc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017ca4:	78fb      	ldrb	r3, [r7, #3]
 8017ca6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017caa:	68f9      	ldr	r1, [r7, #12]
 8017cac:	4613      	mov	r3, r2
 8017cae:	00db      	lsls	r3, r3, #3
 8017cb0:	4413      	add	r3, r2
 8017cb2:	009b      	lsls	r3, r3, #2
 8017cb4:	440b      	add	r3, r1
 8017cb6:	3316      	adds	r3, #22
 8017cb8:	781b      	ldrb	r3, [r3, #0]
 8017cba:	e00b      	b.n	8017cd4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017cbc:	78fb      	ldrb	r3, [r7, #3]
 8017cbe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017cc2:	68f9      	ldr	r1, [r7, #12]
 8017cc4:	4613      	mov	r3, r2
 8017cc6:	00db      	lsls	r3, r3, #3
 8017cc8:	4413      	add	r3, r2
 8017cca:	009b      	lsls	r3, r3, #2
 8017ccc:	440b      	add	r3, r1
 8017cce:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8017cd2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017cd4:	4618      	mov	r0, r3
 8017cd6:	3714      	adds	r7, #20
 8017cd8:	46bd      	mov	sp, r7
 8017cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cde:	4770      	bx	lr

08017ce0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017ce0:	b580      	push	{r7, lr}
 8017ce2:	b084      	sub	sp, #16
 8017ce4:	af00      	add	r7, sp, #0
 8017ce6:	6078      	str	r0, [r7, #4]
 8017ce8:	460b      	mov	r3, r1
 8017cea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017cec:	2300      	movs	r3, #0
 8017cee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017cf0:	2300      	movs	r3, #0
 8017cf2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017cf4:	687b      	ldr	r3, [r7, #4]
 8017cf6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017cfa:	78fa      	ldrb	r2, [r7, #3]
 8017cfc:	4611      	mov	r1, r2
 8017cfe:	4618      	mov	r0, r3
 8017d00:	f7f4 fb79 	bl	800c3f6 <HAL_PCD_SetAddress>
 8017d04:	4603      	mov	r3, r0
 8017d06:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d08:	7bfb      	ldrb	r3, [r7, #15]
 8017d0a:	4618      	mov	r0, r3
 8017d0c:	f000 f874 	bl	8017df8 <USBD_Get_USB_Status>
 8017d10:	4603      	mov	r3, r0
 8017d12:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017d14:	7bbb      	ldrb	r3, [r7, #14]
}
 8017d16:	4618      	mov	r0, r3
 8017d18:	3710      	adds	r7, #16
 8017d1a:	46bd      	mov	sp, r7
 8017d1c:	bd80      	pop	{r7, pc}

08017d1e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017d1e:	b580      	push	{r7, lr}
 8017d20:	b086      	sub	sp, #24
 8017d22:	af00      	add	r7, sp, #0
 8017d24:	60f8      	str	r0, [r7, #12]
 8017d26:	607a      	str	r2, [r7, #4]
 8017d28:	603b      	str	r3, [r7, #0]
 8017d2a:	460b      	mov	r3, r1
 8017d2c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017d2e:	2300      	movs	r3, #0
 8017d30:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017d32:	2300      	movs	r3, #0
 8017d34:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017d36:	68fb      	ldr	r3, [r7, #12]
 8017d38:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017d3c:	7af9      	ldrb	r1, [r7, #11]
 8017d3e:	683b      	ldr	r3, [r7, #0]
 8017d40:	687a      	ldr	r2, [r7, #4]
 8017d42:	f7f4 fc83 	bl	800c64c <HAL_PCD_EP_Transmit>
 8017d46:	4603      	mov	r3, r0
 8017d48:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d4a:	7dfb      	ldrb	r3, [r7, #23]
 8017d4c:	4618      	mov	r0, r3
 8017d4e:	f000 f853 	bl	8017df8 <USBD_Get_USB_Status>
 8017d52:	4603      	mov	r3, r0
 8017d54:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017d56:	7dbb      	ldrb	r3, [r7, #22]
}
 8017d58:	4618      	mov	r0, r3
 8017d5a:	3718      	adds	r7, #24
 8017d5c:	46bd      	mov	sp, r7
 8017d5e:	bd80      	pop	{r7, pc}

08017d60 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017d60:	b580      	push	{r7, lr}
 8017d62:	b086      	sub	sp, #24
 8017d64:	af00      	add	r7, sp, #0
 8017d66:	60f8      	str	r0, [r7, #12]
 8017d68:	607a      	str	r2, [r7, #4]
 8017d6a:	603b      	str	r3, [r7, #0]
 8017d6c:	460b      	mov	r3, r1
 8017d6e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017d70:	2300      	movs	r3, #0
 8017d72:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017d74:	2300      	movs	r3, #0
 8017d76:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017d78:	68fb      	ldr	r3, [r7, #12]
 8017d7a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017d7e:	7af9      	ldrb	r1, [r7, #11]
 8017d80:	683b      	ldr	r3, [r7, #0]
 8017d82:	687a      	ldr	r2, [r7, #4]
 8017d84:	f7f4 fc0f 	bl	800c5a6 <HAL_PCD_EP_Receive>
 8017d88:	4603      	mov	r3, r0
 8017d8a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d8c:	7dfb      	ldrb	r3, [r7, #23]
 8017d8e:	4618      	mov	r0, r3
 8017d90:	f000 f832 	bl	8017df8 <USBD_Get_USB_Status>
 8017d94:	4603      	mov	r3, r0
 8017d96:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017d98:	7dbb      	ldrb	r3, [r7, #22]
}
 8017d9a:	4618      	mov	r0, r3
 8017d9c:	3718      	adds	r7, #24
 8017d9e:	46bd      	mov	sp, r7
 8017da0:	bd80      	pop	{r7, pc}

08017da2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017da2:	b580      	push	{r7, lr}
 8017da4:	b082      	sub	sp, #8
 8017da6:	af00      	add	r7, sp, #0
 8017da8:	6078      	str	r0, [r7, #4]
 8017daa:	460b      	mov	r3, r1
 8017dac:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017dae:	687b      	ldr	r3, [r7, #4]
 8017db0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017db4:	78fa      	ldrb	r2, [r7, #3]
 8017db6:	4611      	mov	r1, r2
 8017db8:	4618      	mov	r0, r3
 8017dba:	f7f4 fc2f 	bl	800c61c <HAL_PCD_EP_GetRxCount>
 8017dbe:	4603      	mov	r3, r0
}
 8017dc0:	4618      	mov	r0, r3
 8017dc2:	3708      	adds	r7, #8
 8017dc4:	46bd      	mov	sp, r7
 8017dc6:	bd80      	pop	{r7, pc}

08017dc8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017dc8:	b480      	push	{r7}
 8017dca:	b083      	sub	sp, #12
 8017dcc:	af00      	add	r7, sp, #0
 8017dce:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017dd0:	4b03      	ldr	r3, [pc, #12]	@ (8017de0 <USBD_static_malloc+0x18>)
}
 8017dd2:	4618      	mov	r0, r3
 8017dd4:	370c      	adds	r7, #12
 8017dd6:	46bd      	mov	sp, r7
 8017dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ddc:	4770      	bx	lr
 8017dde:	bf00      	nop
 8017de0:	24003d10 	.word	0x24003d10

08017de4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017de4:	b480      	push	{r7}
 8017de6:	b083      	sub	sp, #12
 8017de8:	af00      	add	r7, sp, #0
 8017dea:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8017dec:	bf00      	nop
 8017dee:	370c      	adds	r7, #12
 8017df0:	46bd      	mov	sp, r7
 8017df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017df6:	4770      	bx	lr

08017df8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017df8:	b480      	push	{r7}
 8017dfa:	b085      	sub	sp, #20
 8017dfc:	af00      	add	r7, sp, #0
 8017dfe:	4603      	mov	r3, r0
 8017e00:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017e02:	2300      	movs	r3, #0
 8017e04:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017e06:	79fb      	ldrb	r3, [r7, #7]
 8017e08:	2b03      	cmp	r3, #3
 8017e0a:	d817      	bhi.n	8017e3c <USBD_Get_USB_Status+0x44>
 8017e0c:	a201      	add	r2, pc, #4	@ (adr r2, 8017e14 <USBD_Get_USB_Status+0x1c>)
 8017e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e12:	bf00      	nop
 8017e14:	08017e25 	.word	0x08017e25
 8017e18:	08017e2b 	.word	0x08017e2b
 8017e1c:	08017e31 	.word	0x08017e31
 8017e20:	08017e37 	.word	0x08017e37
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017e24:	2300      	movs	r3, #0
 8017e26:	73fb      	strb	r3, [r7, #15]
    break;
 8017e28:	e00b      	b.n	8017e42 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017e2a:	2303      	movs	r3, #3
 8017e2c:	73fb      	strb	r3, [r7, #15]
    break;
 8017e2e:	e008      	b.n	8017e42 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017e30:	2301      	movs	r3, #1
 8017e32:	73fb      	strb	r3, [r7, #15]
    break;
 8017e34:	e005      	b.n	8017e42 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017e36:	2303      	movs	r3, #3
 8017e38:	73fb      	strb	r3, [r7, #15]
    break;
 8017e3a:	e002      	b.n	8017e42 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017e3c:	2303      	movs	r3, #3
 8017e3e:	73fb      	strb	r3, [r7, #15]
    break;
 8017e40:	bf00      	nop
  }
  return usb_status;
 8017e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8017e44:	4618      	mov	r0, r3
 8017e46:	3714      	adds	r7, #20
 8017e48:	46bd      	mov	sp, r7
 8017e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e4e:	4770      	bx	lr

08017e50 <sniprintf>:
 8017e50:	b40c      	push	{r2, r3}
 8017e52:	b530      	push	{r4, r5, lr}
 8017e54:	4b18      	ldr	r3, [pc, #96]	@ (8017eb8 <sniprintf+0x68>)
 8017e56:	1e0c      	subs	r4, r1, #0
 8017e58:	681d      	ldr	r5, [r3, #0]
 8017e5a:	b09d      	sub	sp, #116	@ 0x74
 8017e5c:	da08      	bge.n	8017e70 <sniprintf+0x20>
 8017e5e:	238b      	movs	r3, #139	@ 0x8b
 8017e60:	602b      	str	r3, [r5, #0]
 8017e62:	f04f 30ff 	mov.w	r0, #4294967295
 8017e66:	b01d      	add	sp, #116	@ 0x74
 8017e68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017e6c:	b002      	add	sp, #8
 8017e6e:	4770      	bx	lr
 8017e70:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8017e74:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017e78:	f04f 0300 	mov.w	r3, #0
 8017e7c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8017e7e:	bf14      	ite	ne
 8017e80:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017e84:	4623      	moveq	r3, r4
 8017e86:	9304      	str	r3, [sp, #16]
 8017e88:	9307      	str	r3, [sp, #28]
 8017e8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017e8e:	9002      	str	r0, [sp, #8]
 8017e90:	9006      	str	r0, [sp, #24]
 8017e92:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017e96:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8017e98:	ab21      	add	r3, sp, #132	@ 0x84
 8017e9a:	a902      	add	r1, sp, #8
 8017e9c:	4628      	mov	r0, r5
 8017e9e:	9301      	str	r3, [sp, #4]
 8017ea0:	f000 f9b6 	bl	8018210 <_svfiprintf_r>
 8017ea4:	1c43      	adds	r3, r0, #1
 8017ea6:	bfbc      	itt	lt
 8017ea8:	238b      	movlt	r3, #139	@ 0x8b
 8017eaa:	602b      	strlt	r3, [r5, #0]
 8017eac:	2c00      	cmp	r4, #0
 8017eae:	d0da      	beq.n	8017e66 <sniprintf+0x16>
 8017eb0:	9b02      	ldr	r3, [sp, #8]
 8017eb2:	2200      	movs	r2, #0
 8017eb4:	701a      	strb	r2, [r3, #0]
 8017eb6:	e7d6      	b.n	8017e66 <sniprintf+0x16>
 8017eb8:	2400013c 	.word	0x2400013c

08017ebc <memset>:
 8017ebc:	4402      	add	r2, r0
 8017ebe:	4603      	mov	r3, r0
 8017ec0:	4293      	cmp	r3, r2
 8017ec2:	d100      	bne.n	8017ec6 <memset+0xa>
 8017ec4:	4770      	bx	lr
 8017ec6:	f803 1b01 	strb.w	r1, [r3], #1
 8017eca:	e7f9      	b.n	8017ec0 <memset+0x4>

08017ecc <strncpy>:
 8017ecc:	b510      	push	{r4, lr}
 8017ece:	3901      	subs	r1, #1
 8017ed0:	4603      	mov	r3, r0
 8017ed2:	b132      	cbz	r2, 8017ee2 <strncpy+0x16>
 8017ed4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8017ed8:	f803 4b01 	strb.w	r4, [r3], #1
 8017edc:	3a01      	subs	r2, #1
 8017ede:	2c00      	cmp	r4, #0
 8017ee0:	d1f7      	bne.n	8017ed2 <strncpy+0x6>
 8017ee2:	441a      	add	r2, r3
 8017ee4:	2100      	movs	r1, #0
 8017ee6:	4293      	cmp	r3, r2
 8017ee8:	d100      	bne.n	8017eec <strncpy+0x20>
 8017eea:	bd10      	pop	{r4, pc}
 8017eec:	f803 1b01 	strb.w	r1, [r3], #1
 8017ef0:	e7f9      	b.n	8017ee6 <strncpy+0x1a>
	...

08017ef4 <__errno>:
 8017ef4:	4b01      	ldr	r3, [pc, #4]	@ (8017efc <__errno+0x8>)
 8017ef6:	6818      	ldr	r0, [r3, #0]
 8017ef8:	4770      	bx	lr
 8017efa:	bf00      	nop
 8017efc:	2400013c 	.word	0x2400013c

08017f00 <__libc_init_array>:
 8017f00:	b570      	push	{r4, r5, r6, lr}
 8017f02:	4d0d      	ldr	r5, [pc, #52]	@ (8017f38 <__libc_init_array+0x38>)
 8017f04:	4c0d      	ldr	r4, [pc, #52]	@ (8017f3c <__libc_init_array+0x3c>)
 8017f06:	1b64      	subs	r4, r4, r5
 8017f08:	10a4      	asrs	r4, r4, #2
 8017f0a:	2600      	movs	r6, #0
 8017f0c:	42a6      	cmp	r6, r4
 8017f0e:	d109      	bne.n	8017f24 <__libc_init_array+0x24>
 8017f10:	4d0b      	ldr	r5, [pc, #44]	@ (8017f40 <__libc_init_array+0x40>)
 8017f12:	4c0c      	ldr	r4, [pc, #48]	@ (8017f44 <__libc_init_array+0x44>)
 8017f14:	f000 fc64 	bl	80187e0 <_init>
 8017f18:	1b64      	subs	r4, r4, r5
 8017f1a:	10a4      	asrs	r4, r4, #2
 8017f1c:	2600      	movs	r6, #0
 8017f1e:	42a6      	cmp	r6, r4
 8017f20:	d105      	bne.n	8017f2e <__libc_init_array+0x2e>
 8017f22:	bd70      	pop	{r4, r5, r6, pc}
 8017f24:	f855 3b04 	ldr.w	r3, [r5], #4
 8017f28:	4798      	blx	r3
 8017f2a:	3601      	adds	r6, #1
 8017f2c:	e7ee      	b.n	8017f0c <__libc_init_array+0xc>
 8017f2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8017f32:	4798      	blx	r3
 8017f34:	3601      	adds	r6, #1
 8017f36:	e7f2      	b.n	8017f1e <__libc_init_array+0x1e>
 8017f38:	08018f8c 	.word	0x08018f8c
 8017f3c:	08018f8c 	.word	0x08018f8c
 8017f40:	08018f8c 	.word	0x08018f8c
 8017f44:	08018f90 	.word	0x08018f90

08017f48 <__retarget_lock_acquire_recursive>:
 8017f48:	4770      	bx	lr

08017f4a <__retarget_lock_release_recursive>:
 8017f4a:	4770      	bx	lr

08017f4c <memcpy>:
 8017f4c:	440a      	add	r2, r1
 8017f4e:	4291      	cmp	r1, r2
 8017f50:	f100 33ff 	add.w	r3, r0, #4294967295
 8017f54:	d100      	bne.n	8017f58 <memcpy+0xc>
 8017f56:	4770      	bx	lr
 8017f58:	b510      	push	{r4, lr}
 8017f5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017f5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017f62:	4291      	cmp	r1, r2
 8017f64:	d1f9      	bne.n	8017f5a <memcpy+0xe>
 8017f66:	bd10      	pop	{r4, pc}

08017f68 <_free_r>:
 8017f68:	b538      	push	{r3, r4, r5, lr}
 8017f6a:	4605      	mov	r5, r0
 8017f6c:	2900      	cmp	r1, #0
 8017f6e:	d041      	beq.n	8017ff4 <_free_r+0x8c>
 8017f70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017f74:	1f0c      	subs	r4, r1, #4
 8017f76:	2b00      	cmp	r3, #0
 8017f78:	bfb8      	it	lt
 8017f7a:	18e4      	addlt	r4, r4, r3
 8017f7c:	f000 f8e0 	bl	8018140 <__malloc_lock>
 8017f80:	4a1d      	ldr	r2, [pc, #116]	@ (8017ff8 <_free_r+0x90>)
 8017f82:	6813      	ldr	r3, [r2, #0]
 8017f84:	b933      	cbnz	r3, 8017f94 <_free_r+0x2c>
 8017f86:	6063      	str	r3, [r4, #4]
 8017f88:	6014      	str	r4, [r2, #0]
 8017f8a:	4628      	mov	r0, r5
 8017f8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017f90:	f000 b8dc 	b.w	801814c <__malloc_unlock>
 8017f94:	42a3      	cmp	r3, r4
 8017f96:	d908      	bls.n	8017faa <_free_r+0x42>
 8017f98:	6820      	ldr	r0, [r4, #0]
 8017f9a:	1821      	adds	r1, r4, r0
 8017f9c:	428b      	cmp	r3, r1
 8017f9e:	bf01      	itttt	eq
 8017fa0:	6819      	ldreq	r1, [r3, #0]
 8017fa2:	685b      	ldreq	r3, [r3, #4]
 8017fa4:	1809      	addeq	r1, r1, r0
 8017fa6:	6021      	streq	r1, [r4, #0]
 8017fa8:	e7ed      	b.n	8017f86 <_free_r+0x1e>
 8017faa:	461a      	mov	r2, r3
 8017fac:	685b      	ldr	r3, [r3, #4]
 8017fae:	b10b      	cbz	r3, 8017fb4 <_free_r+0x4c>
 8017fb0:	42a3      	cmp	r3, r4
 8017fb2:	d9fa      	bls.n	8017faa <_free_r+0x42>
 8017fb4:	6811      	ldr	r1, [r2, #0]
 8017fb6:	1850      	adds	r0, r2, r1
 8017fb8:	42a0      	cmp	r0, r4
 8017fba:	d10b      	bne.n	8017fd4 <_free_r+0x6c>
 8017fbc:	6820      	ldr	r0, [r4, #0]
 8017fbe:	4401      	add	r1, r0
 8017fc0:	1850      	adds	r0, r2, r1
 8017fc2:	4283      	cmp	r3, r0
 8017fc4:	6011      	str	r1, [r2, #0]
 8017fc6:	d1e0      	bne.n	8017f8a <_free_r+0x22>
 8017fc8:	6818      	ldr	r0, [r3, #0]
 8017fca:	685b      	ldr	r3, [r3, #4]
 8017fcc:	6053      	str	r3, [r2, #4]
 8017fce:	4408      	add	r0, r1
 8017fd0:	6010      	str	r0, [r2, #0]
 8017fd2:	e7da      	b.n	8017f8a <_free_r+0x22>
 8017fd4:	d902      	bls.n	8017fdc <_free_r+0x74>
 8017fd6:	230c      	movs	r3, #12
 8017fd8:	602b      	str	r3, [r5, #0]
 8017fda:	e7d6      	b.n	8017f8a <_free_r+0x22>
 8017fdc:	6820      	ldr	r0, [r4, #0]
 8017fde:	1821      	adds	r1, r4, r0
 8017fe0:	428b      	cmp	r3, r1
 8017fe2:	bf04      	itt	eq
 8017fe4:	6819      	ldreq	r1, [r3, #0]
 8017fe6:	685b      	ldreq	r3, [r3, #4]
 8017fe8:	6063      	str	r3, [r4, #4]
 8017fea:	bf04      	itt	eq
 8017fec:	1809      	addeq	r1, r1, r0
 8017fee:	6021      	streq	r1, [r4, #0]
 8017ff0:	6054      	str	r4, [r2, #4]
 8017ff2:	e7ca      	b.n	8017f8a <_free_r+0x22>
 8017ff4:	bd38      	pop	{r3, r4, r5, pc}
 8017ff6:	bf00      	nop
 8017ff8:	24004074 	.word	0x24004074

08017ffc <sbrk_aligned>:
 8017ffc:	b570      	push	{r4, r5, r6, lr}
 8017ffe:	4e0f      	ldr	r6, [pc, #60]	@ (801803c <sbrk_aligned+0x40>)
 8018000:	460c      	mov	r4, r1
 8018002:	6831      	ldr	r1, [r6, #0]
 8018004:	4605      	mov	r5, r0
 8018006:	b911      	cbnz	r1, 801800e <sbrk_aligned+0x12>
 8018008:	f000 fba4 	bl	8018754 <_sbrk_r>
 801800c:	6030      	str	r0, [r6, #0]
 801800e:	4621      	mov	r1, r4
 8018010:	4628      	mov	r0, r5
 8018012:	f000 fb9f 	bl	8018754 <_sbrk_r>
 8018016:	1c43      	adds	r3, r0, #1
 8018018:	d103      	bne.n	8018022 <sbrk_aligned+0x26>
 801801a:	f04f 34ff 	mov.w	r4, #4294967295
 801801e:	4620      	mov	r0, r4
 8018020:	bd70      	pop	{r4, r5, r6, pc}
 8018022:	1cc4      	adds	r4, r0, #3
 8018024:	f024 0403 	bic.w	r4, r4, #3
 8018028:	42a0      	cmp	r0, r4
 801802a:	d0f8      	beq.n	801801e <sbrk_aligned+0x22>
 801802c:	1a21      	subs	r1, r4, r0
 801802e:	4628      	mov	r0, r5
 8018030:	f000 fb90 	bl	8018754 <_sbrk_r>
 8018034:	3001      	adds	r0, #1
 8018036:	d1f2      	bne.n	801801e <sbrk_aligned+0x22>
 8018038:	e7ef      	b.n	801801a <sbrk_aligned+0x1e>
 801803a:	bf00      	nop
 801803c:	24004070 	.word	0x24004070

08018040 <_malloc_r>:
 8018040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018044:	1ccd      	adds	r5, r1, #3
 8018046:	f025 0503 	bic.w	r5, r5, #3
 801804a:	3508      	adds	r5, #8
 801804c:	2d0c      	cmp	r5, #12
 801804e:	bf38      	it	cc
 8018050:	250c      	movcc	r5, #12
 8018052:	2d00      	cmp	r5, #0
 8018054:	4606      	mov	r6, r0
 8018056:	db01      	blt.n	801805c <_malloc_r+0x1c>
 8018058:	42a9      	cmp	r1, r5
 801805a:	d904      	bls.n	8018066 <_malloc_r+0x26>
 801805c:	230c      	movs	r3, #12
 801805e:	6033      	str	r3, [r6, #0]
 8018060:	2000      	movs	r0, #0
 8018062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018066:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801813c <_malloc_r+0xfc>
 801806a:	f000 f869 	bl	8018140 <__malloc_lock>
 801806e:	f8d8 3000 	ldr.w	r3, [r8]
 8018072:	461c      	mov	r4, r3
 8018074:	bb44      	cbnz	r4, 80180c8 <_malloc_r+0x88>
 8018076:	4629      	mov	r1, r5
 8018078:	4630      	mov	r0, r6
 801807a:	f7ff ffbf 	bl	8017ffc <sbrk_aligned>
 801807e:	1c43      	adds	r3, r0, #1
 8018080:	4604      	mov	r4, r0
 8018082:	d158      	bne.n	8018136 <_malloc_r+0xf6>
 8018084:	f8d8 4000 	ldr.w	r4, [r8]
 8018088:	4627      	mov	r7, r4
 801808a:	2f00      	cmp	r7, #0
 801808c:	d143      	bne.n	8018116 <_malloc_r+0xd6>
 801808e:	2c00      	cmp	r4, #0
 8018090:	d04b      	beq.n	801812a <_malloc_r+0xea>
 8018092:	6823      	ldr	r3, [r4, #0]
 8018094:	4639      	mov	r1, r7
 8018096:	4630      	mov	r0, r6
 8018098:	eb04 0903 	add.w	r9, r4, r3
 801809c:	f000 fb5a 	bl	8018754 <_sbrk_r>
 80180a0:	4581      	cmp	r9, r0
 80180a2:	d142      	bne.n	801812a <_malloc_r+0xea>
 80180a4:	6821      	ldr	r1, [r4, #0]
 80180a6:	1a6d      	subs	r5, r5, r1
 80180a8:	4629      	mov	r1, r5
 80180aa:	4630      	mov	r0, r6
 80180ac:	f7ff ffa6 	bl	8017ffc <sbrk_aligned>
 80180b0:	3001      	adds	r0, #1
 80180b2:	d03a      	beq.n	801812a <_malloc_r+0xea>
 80180b4:	6823      	ldr	r3, [r4, #0]
 80180b6:	442b      	add	r3, r5
 80180b8:	6023      	str	r3, [r4, #0]
 80180ba:	f8d8 3000 	ldr.w	r3, [r8]
 80180be:	685a      	ldr	r2, [r3, #4]
 80180c0:	bb62      	cbnz	r2, 801811c <_malloc_r+0xdc>
 80180c2:	f8c8 7000 	str.w	r7, [r8]
 80180c6:	e00f      	b.n	80180e8 <_malloc_r+0xa8>
 80180c8:	6822      	ldr	r2, [r4, #0]
 80180ca:	1b52      	subs	r2, r2, r5
 80180cc:	d420      	bmi.n	8018110 <_malloc_r+0xd0>
 80180ce:	2a0b      	cmp	r2, #11
 80180d0:	d917      	bls.n	8018102 <_malloc_r+0xc2>
 80180d2:	1961      	adds	r1, r4, r5
 80180d4:	42a3      	cmp	r3, r4
 80180d6:	6025      	str	r5, [r4, #0]
 80180d8:	bf18      	it	ne
 80180da:	6059      	strne	r1, [r3, #4]
 80180dc:	6863      	ldr	r3, [r4, #4]
 80180de:	bf08      	it	eq
 80180e0:	f8c8 1000 	streq.w	r1, [r8]
 80180e4:	5162      	str	r2, [r4, r5]
 80180e6:	604b      	str	r3, [r1, #4]
 80180e8:	4630      	mov	r0, r6
 80180ea:	f000 f82f 	bl	801814c <__malloc_unlock>
 80180ee:	f104 000b 	add.w	r0, r4, #11
 80180f2:	1d23      	adds	r3, r4, #4
 80180f4:	f020 0007 	bic.w	r0, r0, #7
 80180f8:	1ac2      	subs	r2, r0, r3
 80180fa:	bf1c      	itt	ne
 80180fc:	1a1b      	subne	r3, r3, r0
 80180fe:	50a3      	strne	r3, [r4, r2]
 8018100:	e7af      	b.n	8018062 <_malloc_r+0x22>
 8018102:	6862      	ldr	r2, [r4, #4]
 8018104:	42a3      	cmp	r3, r4
 8018106:	bf0c      	ite	eq
 8018108:	f8c8 2000 	streq.w	r2, [r8]
 801810c:	605a      	strne	r2, [r3, #4]
 801810e:	e7eb      	b.n	80180e8 <_malloc_r+0xa8>
 8018110:	4623      	mov	r3, r4
 8018112:	6864      	ldr	r4, [r4, #4]
 8018114:	e7ae      	b.n	8018074 <_malloc_r+0x34>
 8018116:	463c      	mov	r4, r7
 8018118:	687f      	ldr	r7, [r7, #4]
 801811a:	e7b6      	b.n	801808a <_malloc_r+0x4a>
 801811c:	461a      	mov	r2, r3
 801811e:	685b      	ldr	r3, [r3, #4]
 8018120:	42a3      	cmp	r3, r4
 8018122:	d1fb      	bne.n	801811c <_malloc_r+0xdc>
 8018124:	2300      	movs	r3, #0
 8018126:	6053      	str	r3, [r2, #4]
 8018128:	e7de      	b.n	80180e8 <_malloc_r+0xa8>
 801812a:	230c      	movs	r3, #12
 801812c:	6033      	str	r3, [r6, #0]
 801812e:	4630      	mov	r0, r6
 8018130:	f000 f80c 	bl	801814c <__malloc_unlock>
 8018134:	e794      	b.n	8018060 <_malloc_r+0x20>
 8018136:	6005      	str	r5, [r0, #0]
 8018138:	e7d6      	b.n	80180e8 <_malloc_r+0xa8>
 801813a:	bf00      	nop
 801813c:	24004074 	.word	0x24004074

08018140 <__malloc_lock>:
 8018140:	4801      	ldr	r0, [pc, #4]	@ (8018148 <__malloc_lock+0x8>)
 8018142:	f7ff bf01 	b.w	8017f48 <__retarget_lock_acquire_recursive>
 8018146:	bf00      	nop
 8018148:	2400406c 	.word	0x2400406c

0801814c <__malloc_unlock>:
 801814c:	4801      	ldr	r0, [pc, #4]	@ (8018154 <__malloc_unlock+0x8>)
 801814e:	f7ff befc 	b.w	8017f4a <__retarget_lock_release_recursive>
 8018152:	bf00      	nop
 8018154:	2400406c 	.word	0x2400406c

08018158 <__ssputs_r>:
 8018158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801815c:	688e      	ldr	r6, [r1, #8]
 801815e:	461f      	mov	r7, r3
 8018160:	42be      	cmp	r6, r7
 8018162:	680b      	ldr	r3, [r1, #0]
 8018164:	4682      	mov	sl, r0
 8018166:	460c      	mov	r4, r1
 8018168:	4690      	mov	r8, r2
 801816a:	d82d      	bhi.n	80181c8 <__ssputs_r+0x70>
 801816c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018170:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018174:	d026      	beq.n	80181c4 <__ssputs_r+0x6c>
 8018176:	6965      	ldr	r5, [r4, #20]
 8018178:	6909      	ldr	r1, [r1, #16]
 801817a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801817e:	eba3 0901 	sub.w	r9, r3, r1
 8018182:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018186:	1c7b      	adds	r3, r7, #1
 8018188:	444b      	add	r3, r9
 801818a:	106d      	asrs	r5, r5, #1
 801818c:	429d      	cmp	r5, r3
 801818e:	bf38      	it	cc
 8018190:	461d      	movcc	r5, r3
 8018192:	0553      	lsls	r3, r2, #21
 8018194:	d527      	bpl.n	80181e6 <__ssputs_r+0x8e>
 8018196:	4629      	mov	r1, r5
 8018198:	f7ff ff52 	bl	8018040 <_malloc_r>
 801819c:	4606      	mov	r6, r0
 801819e:	b360      	cbz	r0, 80181fa <__ssputs_r+0xa2>
 80181a0:	6921      	ldr	r1, [r4, #16]
 80181a2:	464a      	mov	r2, r9
 80181a4:	f7ff fed2 	bl	8017f4c <memcpy>
 80181a8:	89a3      	ldrh	r3, [r4, #12]
 80181aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80181ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80181b2:	81a3      	strh	r3, [r4, #12]
 80181b4:	6126      	str	r6, [r4, #16]
 80181b6:	6165      	str	r5, [r4, #20]
 80181b8:	444e      	add	r6, r9
 80181ba:	eba5 0509 	sub.w	r5, r5, r9
 80181be:	6026      	str	r6, [r4, #0]
 80181c0:	60a5      	str	r5, [r4, #8]
 80181c2:	463e      	mov	r6, r7
 80181c4:	42be      	cmp	r6, r7
 80181c6:	d900      	bls.n	80181ca <__ssputs_r+0x72>
 80181c8:	463e      	mov	r6, r7
 80181ca:	6820      	ldr	r0, [r4, #0]
 80181cc:	4632      	mov	r2, r6
 80181ce:	4641      	mov	r1, r8
 80181d0:	f000 faa6 	bl	8018720 <memmove>
 80181d4:	68a3      	ldr	r3, [r4, #8]
 80181d6:	1b9b      	subs	r3, r3, r6
 80181d8:	60a3      	str	r3, [r4, #8]
 80181da:	6823      	ldr	r3, [r4, #0]
 80181dc:	4433      	add	r3, r6
 80181de:	6023      	str	r3, [r4, #0]
 80181e0:	2000      	movs	r0, #0
 80181e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80181e6:	462a      	mov	r2, r5
 80181e8:	f000 fac4 	bl	8018774 <_realloc_r>
 80181ec:	4606      	mov	r6, r0
 80181ee:	2800      	cmp	r0, #0
 80181f0:	d1e0      	bne.n	80181b4 <__ssputs_r+0x5c>
 80181f2:	6921      	ldr	r1, [r4, #16]
 80181f4:	4650      	mov	r0, sl
 80181f6:	f7ff feb7 	bl	8017f68 <_free_r>
 80181fa:	230c      	movs	r3, #12
 80181fc:	f8ca 3000 	str.w	r3, [sl]
 8018200:	89a3      	ldrh	r3, [r4, #12]
 8018202:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018206:	81a3      	strh	r3, [r4, #12]
 8018208:	f04f 30ff 	mov.w	r0, #4294967295
 801820c:	e7e9      	b.n	80181e2 <__ssputs_r+0x8a>
	...

08018210 <_svfiprintf_r>:
 8018210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018214:	4698      	mov	r8, r3
 8018216:	898b      	ldrh	r3, [r1, #12]
 8018218:	061b      	lsls	r3, r3, #24
 801821a:	b09d      	sub	sp, #116	@ 0x74
 801821c:	4607      	mov	r7, r0
 801821e:	460d      	mov	r5, r1
 8018220:	4614      	mov	r4, r2
 8018222:	d510      	bpl.n	8018246 <_svfiprintf_r+0x36>
 8018224:	690b      	ldr	r3, [r1, #16]
 8018226:	b973      	cbnz	r3, 8018246 <_svfiprintf_r+0x36>
 8018228:	2140      	movs	r1, #64	@ 0x40
 801822a:	f7ff ff09 	bl	8018040 <_malloc_r>
 801822e:	6028      	str	r0, [r5, #0]
 8018230:	6128      	str	r0, [r5, #16]
 8018232:	b930      	cbnz	r0, 8018242 <_svfiprintf_r+0x32>
 8018234:	230c      	movs	r3, #12
 8018236:	603b      	str	r3, [r7, #0]
 8018238:	f04f 30ff 	mov.w	r0, #4294967295
 801823c:	b01d      	add	sp, #116	@ 0x74
 801823e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018242:	2340      	movs	r3, #64	@ 0x40
 8018244:	616b      	str	r3, [r5, #20]
 8018246:	2300      	movs	r3, #0
 8018248:	9309      	str	r3, [sp, #36]	@ 0x24
 801824a:	2320      	movs	r3, #32
 801824c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018250:	f8cd 800c 	str.w	r8, [sp, #12]
 8018254:	2330      	movs	r3, #48	@ 0x30
 8018256:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80183f4 <_svfiprintf_r+0x1e4>
 801825a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801825e:	f04f 0901 	mov.w	r9, #1
 8018262:	4623      	mov	r3, r4
 8018264:	469a      	mov	sl, r3
 8018266:	f813 2b01 	ldrb.w	r2, [r3], #1
 801826a:	b10a      	cbz	r2, 8018270 <_svfiprintf_r+0x60>
 801826c:	2a25      	cmp	r2, #37	@ 0x25
 801826e:	d1f9      	bne.n	8018264 <_svfiprintf_r+0x54>
 8018270:	ebba 0b04 	subs.w	fp, sl, r4
 8018274:	d00b      	beq.n	801828e <_svfiprintf_r+0x7e>
 8018276:	465b      	mov	r3, fp
 8018278:	4622      	mov	r2, r4
 801827a:	4629      	mov	r1, r5
 801827c:	4638      	mov	r0, r7
 801827e:	f7ff ff6b 	bl	8018158 <__ssputs_r>
 8018282:	3001      	adds	r0, #1
 8018284:	f000 80a7 	beq.w	80183d6 <_svfiprintf_r+0x1c6>
 8018288:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801828a:	445a      	add	r2, fp
 801828c:	9209      	str	r2, [sp, #36]	@ 0x24
 801828e:	f89a 3000 	ldrb.w	r3, [sl]
 8018292:	2b00      	cmp	r3, #0
 8018294:	f000 809f 	beq.w	80183d6 <_svfiprintf_r+0x1c6>
 8018298:	2300      	movs	r3, #0
 801829a:	f04f 32ff 	mov.w	r2, #4294967295
 801829e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80182a2:	f10a 0a01 	add.w	sl, sl, #1
 80182a6:	9304      	str	r3, [sp, #16]
 80182a8:	9307      	str	r3, [sp, #28]
 80182aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80182ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80182b0:	4654      	mov	r4, sl
 80182b2:	2205      	movs	r2, #5
 80182b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80182b8:	484e      	ldr	r0, [pc, #312]	@ (80183f4 <_svfiprintf_r+0x1e4>)
 80182ba:	f7e8 f819 	bl	80002f0 <memchr>
 80182be:	9a04      	ldr	r2, [sp, #16]
 80182c0:	b9d8      	cbnz	r0, 80182fa <_svfiprintf_r+0xea>
 80182c2:	06d0      	lsls	r0, r2, #27
 80182c4:	bf44      	itt	mi
 80182c6:	2320      	movmi	r3, #32
 80182c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80182cc:	0711      	lsls	r1, r2, #28
 80182ce:	bf44      	itt	mi
 80182d0:	232b      	movmi	r3, #43	@ 0x2b
 80182d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80182d6:	f89a 3000 	ldrb.w	r3, [sl]
 80182da:	2b2a      	cmp	r3, #42	@ 0x2a
 80182dc:	d015      	beq.n	801830a <_svfiprintf_r+0xfa>
 80182de:	9a07      	ldr	r2, [sp, #28]
 80182e0:	4654      	mov	r4, sl
 80182e2:	2000      	movs	r0, #0
 80182e4:	f04f 0c0a 	mov.w	ip, #10
 80182e8:	4621      	mov	r1, r4
 80182ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80182ee:	3b30      	subs	r3, #48	@ 0x30
 80182f0:	2b09      	cmp	r3, #9
 80182f2:	d94b      	bls.n	801838c <_svfiprintf_r+0x17c>
 80182f4:	b1b0      	cbz	r0, 8018324 <_svfiprintf_r+0x114>
 80182f6:	9207      	str	r2, [sp, #28]
 80182f8:	e014      	b.n	8018324 <_svfiprintf_r+0x114>
 80182fa:	eba0 0308 	sub.w	r3, r0, r8
 80182fe:	fa09 f303 	lsl.w	r3, r9, r3
 8018302:	4313      	orrs	r3, r2
 8018304:	9304      	str	r3, [sp, #16]
 8018306:	46a2      	mov	sl, r4
 8018308:	e7d2      	b.n	80182b0 <_svfiprintf_r+0xa0>
 801830a:	9b03      	ldr	r3, [sp, #12]
 801830c:	1d19      	adds	r1, r3, #4
 801830e:	681b      	ldr	r3, [r3, #0]
 8018310:	9103      	str	r1, [sp, #12]
 8018312:	2b00      	cmp	r3, #0
 8018314:	bfbb      	ittet	lt
 8018316:	425b      	neglt	r3, r3
 8018318:	f042 0202 	orrlt.w	r2, r2, #2
 801831c:	9307      	strge	r3, [sp, #28]
 801831e:	9307      	strlt	r3, [sp, #28]
 8018320:	bfb8      	it	lt
 8018322:	9204      	strlt	r2, [sp, #16]
 8018324:	7823      	ldrb	r3, [r4, #0]
 8018326:	2b2e      	cmp	r3, #46	@ 0x2e
 8018328:	d10a      	bne.n	8018340 <_svfiprintf_r+0x130>
 801832a:	7863      	ldrb	r3, [r4, #1]
 801832c:	2b2a      	cmp	r3, #42	@ 0x2a
 801832e:	d132      	bne.n	8018396 <_svfiprintf_r+0x186>
 8018330:	9b03      	ldr	r3, [sp, #12]
 8018332:	1d1a      	adds	r2, r3, #4
 8018334:	681b      	ldr	r3, [r3, #0]
 8018336:	9203      	str	r2, [sp, #12]
 8018338:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801833c:	3402      	adds	r4, #2
 801833e:	9305      	str	r3, [sp, #20]
 8018340:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018404 <_svfiprintf_r+0x1f4>
 8018344:	7821      	ldrb	r1, [r4, #0]
 8018346:	2203      	movs	r2, #3
 8018348:	4650      	mov	r0, sl
 801834a:	f7e7 ffd1 	bl	80002f0 <memchr>
 801834e:	b138      	cbz	r0, 8018360 <_svfiprintf_r+0x150>
 8018350:	9b04      	ldr	r3, [sp, #16]
 8018352:	eba0 000a 	sub.w	r0, r0, sl
 8018356:	2240      	movs	r2, #64	@ 0x40
 8018358:	4082      	lsls	r2, r0
 801835a:	4313      	orrs	r3, r2
 801835c:	3401      	adds	r4, #1
 801835e:	9304      	str	r3, [sp, #16]
 8018360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018364:	4824      	ldr	r0, [pc, #144]	@ (80183f8 <_svfiprintf_r+0x1e8>)
 8018366:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801836a:	2206      	movs	r2, #6
 801836c:	f7e7 ffc0 	bl	80002f0 <memchr>
 8018370:	2800      	cmp	r0, #0
 8018372:	d036      	beq.n	80183e2 <_svfiprintf_r+0x1d2>
 8018374:	4b21      	ldr	r3, [pc, #132]	@ (80183fc <_svfiprintf_r+0x1ec>)
 8018376:	bb1b      	cbnz	r3, 80183c0 <_svfiprintf_r+0x1b0>
 8018378:	9b03      	ldr	r3, [sp, #12]
 801837a:	3307      	adds	r3, #7
 801837c:	f023 0307 	bic.w	r3, r3, #7
 8018380:	3308      	adds	r3, #8
 8018382:	9303      	str	r3, [sp, #12]
 8018384:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018386:	4433      	add	r3, r6
 8018388:	9309      	str	r3, [sp, #36]	@ 0x24
 801838a:	e76a      	b.n	8018262 <_svfiprintf_r+0x52>
 801838c:	fb0c 3202 	mla	r2, ip, r2, r3
 8018390:	460c      	mov	r4, r1
 8018392:	2001      	movs	r0, #1
 8018394:	e7a8      	b.n	80182e8 <_svfiprintf_r+0xd8>
 8018396:	2300      	movs	r3, #0
 8018398:	3401      	adds	r4, #1
 801839a:	9305      	str	r3, [sp, #20]
 801839c:	4619      	mov	r1, r3
 801839e:	f04f 0c0a 	mov.w	ip, #10
 80183a2:	4620      	mov	r0, r4
 80183a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80183a8:	3a30      	subs	r2, #48	@ 0x30
 80183aa:	2a09      	cmp	r2, #9
 80183ac:	d903      	bls.n	80183b6 <_svfiprintf_r+0x1a6>
 80183ae:	2b00      	cmp	r3, #0
 80183b0:	d0c6      	beq.n	8018340 <_svfiprintf_r+0x130>
 80183b2:	9105      	str	r1, [sp, #20]
 80183b4:	e7c4      	b.n	8018340 <_svfiprintf_r+0x130>
 80183b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80183ba:	4604      	mov	r4, r0
 80183bc:	2301      	movs	r3, #1
 80183be:	e7f0      	b.n	80183a2 <_svfiprintf_r+0x192>
 80183c0:	ab03      	add	r3, sp, #12
 80183c2:	9300      	str	r3, [sp, #0]
 80183c4:	462a      	mov	r2, r5
 80183c6:	4b0e      	ldr	r3, [pc, #56]	@ (8018400 <_svfiprintf_r+0x1f0>)
 80183c8:	a904      	add	r1, sp, #16
 80183ca:	4638      	mov	r0, r7
 80183cc:	f3af 8000 	nop.w
 80183d0:	1c42      	adds	r2, r0, #1
 80183d2:	4606      	mov	r6, r0
 80183d4:	d1d6      	bne.n	8018384 <_svfiprintf_r+0x174>
 80183d6:	89ab      	ldrh	r3, [r5, #12]
 80183d8:	065b      	lsls	r3, r3, #25
 80183da:	f53f af2d 	bmi.w	8018238 <_svfiprintf_r+0x28>
 80183de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80183e0:	e72c      	b.n	801823c <_svfiprintf_r+0x2c>
 80183e2:	ab03      	add	r3, sp, #12
 80183e4:	9300      	str	r3, [sp, #0]
 80183e6:	462a      	mov	r2, r5
 80183e8:	4b05      	ldr	r3, [pc, #20]	@ (8018400 <_svfiprintf_r+0x1f0>)
 80183ea:	a904      	add	r1, sp, #16
 80183ec:	4638      	mov	r0, r7
 80183ee:	f000 f879 	bl	80184e4 <_printf_i>
 80183f2:	e7ed      	b.n	80183d0 <_svfiprintf_r+0x1c0>
 80183f4:	08018f50 	.word	0x08018f50
 80183f8:	08018f5a 	.word	0x08018f5a
 80183fc:	00000000 	.word	0x00000000
 8018400:	08018159 	.word	0x08018159
 8018404:	08018f56 	.word	0x08018f56

08018408 <_printf_common>:
 8018408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801840c:	4616      	mov	r6, r2
 801840e:	4698      	mov	r8, r3
 8018410:	688a      	ldr	r2, [r1, #8]
 8018412:	690b      	ldr	r3, [r1, #16]
 8018414:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018418:	4293      	cmp	r3, r2
 801841a:	bfb8      	it	lt
 801841c:	4613      	movlt	r3, r2
 801841e:	6033      	str	r3, [r6, #0]
 8018420:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018424:	4607      	mov	r7, r0
 8018426:	460c      	mov	r4, r1
 8018428:	b10a      	cbz	r2, 801842e <_printf_common+0x26>
 801842a:	3301      	adds	r3, #1
 801842c:	6033      	str	r3, [r6, #0]
 801842e:	6823      	ldr	r3, [r4, #0]
 8018430:	0699      	lsls	r1, r3, #26
 8018432:	bf42      	ittt	mi
 8018434:	6833      	ldrmi	r3, [r6, #0]
 8018436:	3302      	addmi	r3, #2
 8018438:	6033      	strmi	r3, [r6, #0]
 801843a:	6825      	ldr	r5, [r4, #0]
 801843c:	f015 0506 	ands.w	r5, r5, #6
 8018440:	d106      	bne.n	8018450 <_printf_common+0x48>
 8018442:	f104 0a19 	add.w	sl, r4, #25
 8018446:	68e3      	ldr	r3, [r4, #12]
 8018448:	6832      	ldr	r2, [r6, #0]
 801844a:	1a9b      	subs	r3, r3, r2
 801844c:	42ab      	cmp	r3, r5
 801844e:	dc26      	bgt.n	801849e <_printf_common+0x96>
 8018450:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018454:	6822      	ldr	r2, [r4, #0]
 8018456:	3b00      	subs	r3, #0
 8018458:	bf18      	it	ne
 801845a:	2301      	movne	r3, #1
 801845c:	0692      	lsls	r2, r2, #26
 801845e:	d42b      	bmi.n	80184b8 <_printf_common+0xb0>
 8018460:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018464:	4641      	mov	r1, r8
 8018466:	4638      	mov	r0, r7
 8018468:	47c8      	blx	r9
 801846a:	3001      	adds	r0, #1
 801846c:	d01e      	beq.n	80184ac <_printf_common+0xa4>
 801846e:	6823      	ldr	r3, [r4, #0]
 8018470:	6922      	ldr	r2, [r4, #16]
 8018472:	f003 0306 	and.w	r3, r3, #6
 8018476:	2b04      	cmp	r3, #4
 8018478:	bf02      	ittt	eq
 801847a:	68e5      	ldreq	r5, [r4, #12]
 801847c:	6833      	ldreq	r3, [r6, #0]
 801847e:	1aed      	subeq	r5, r5, r3
 8018480:	68a3      	ldr	r3, [r4, #8]
 8018482:	bf0c      	ite	eq
 8018484:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018488:	2500      	movne	r5, #0
 801848a:	4293      	cmp	r3, r2
 801848c:	bfc4      	itt	gt
 801848e:	1a9b      	subgt	r3, r3, r2
 8018490:	18ed      	addgt	r5, r5, r3
 8018492:	2600      	movs	r6, #0
 8018494:	341a      	adds	r4, #26
 8018496:	42b5      	cmp	r5, r6
 8018498:	d11a      	bne.n	80184d0 <_printf_common+0xc8>
 801849a:	2000      	movs	r0, #0
 801849c:	e008      	b.n	80184b0 <_printf_common+0xa8>
 801849e:	2301      	movs	r3, #1
 80184a0:	4652      	mov	r2, sl
 80184a2:	4641      	mov	r1, r8
 80184a4:	4638      	mov	r0, r7
 80184a6:	47c8      	blx	r9
 80184a8:	3001      	adds	r0, #1
 80184aa:	d103      	bne.n	80184b4 <_printf_common+0xac>
 80184ac:	f04f 30ff 	mov.w	r0, #4294967295
 80184b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80184b4:	3501      	adds	r5, #1
 80184b6:	e7c6      	b.n	8018446 <_printf_common+0x3e>
 80184b8:	18e1      	adds	r1, r4, r3
 80184ba:	1c5a      	adds	r2, r3, #1
 80184bc:	2030      	movs	r0, #48	@ 0x30
 80184be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80184c2:	4422      	add	r2, r4
 80184c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80184c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80184cc:	3302      	adds	r3, #2
 80184ce:	e7c7      	b.n	8018460 <_printf_common+0x58>
 80184d0:	2301      	movs	r3, #1
 80184d2:	4622      	mov	r2, r4
 80184d4:	4641      	mov	r1, r8
 80184d6:	4638      	mov	r0, r7
 80184d8:	47c8      	blx	r9
 80184da:	3001      	adds	r0, #1
 80184dc:	d0e6      	beq.n	80184ac <_printf_common+0xa4>
 80184de:	3601      	adds	r6, #1
 80184e0:	e7d9      	b.n	8018496 <_printf_common+0x8e>
	...

080184e4 <_printf_i>:
 80184e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80184e8:	7e0f      	ldrb	r7, [r1, #24]
 80184ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80184ec:	2f78      	cmp	r7, #120	@ 0x78
 80184ee:	4691      	mov	r9, r2
 80184f0:	4680      	mov	r8, r0
 80184f2:	460c      	mov	r4, r1
 80184f4:	469a      	mov	sl, r3
 80184f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80184fa:	d807      	bhi.n	801850c <_printf_i+0x28>
 80184fc:	2f62      	cmp	r7, #98	@ 0x62
 80184fe:	d80a      	bhi.n	8018516 <_printf_i+0x32>
 8018500:	2f00      	cmp	r7, #0
 8018502:	f000 80d1 	beq.w	80186a8 <_printf_i+0x1c4>
 8018506:	2f58      	cmp	r7, #88	@ 0x58
 8018508:	f000 80b8 	beq.w	801867c <_printf_i+0x198>
 801850c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018510:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018514:	e03a      	b.n	801858c <_printf_i+0xa8>
 8018516:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801851a:	2b15      	cmp	r3, #21
 801851c:	d8f6      	bhi.n	801850c <_printf_i+0x28>
 801851e:	a101      	add	r1, pc, #4	@ (adr r1, 8018524 <_printf_i+0x40>)
 8018520:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018524:	0801857d 	.word	0x0801857d
 8018528:	08018591 	.word	0x08018591
 801852c:	0801850d 	.word	0x0801850d
 8018530:	0801850d 	.word	0x0801850d
 8018534:	0801850d 	.word	0x0801850d
 8018538:	0801850d 	.word	0x0801850d
 801853c:	08018591 	.word	0x08018591
 8018540:	0801850d 	.word	0x0801850d
 8018544:	0801850d 	.word	0x0801850d
 8018548:	0801850d 	.word	0x0801850d
 801854c:	0801850d 	.word	0x0801850d
 8018550:	0801868f 	.word	0x0801868f
 8018554:	080185bb 	.word	0x080185bb
 8018558:	08018649 	.word	0x08018649
 801855c:	0801850d 	.word	0x0801850d
 8018560:	0801850d 	.word	0x0801850d
 8018564:	080186b1 	.word	0x080186b1
 8018568:	0801850d 	.word	0x0801850d
 801856c:	080185bb 	.word	0x080185bb
 8018570:	0801850d 	.word	0x0801850d
 8018574:	0801850d 	.word	0x0801850d
 8018578:	08018651 	.word	0x08018651
 801857c:	6833      	ldr	r3, [r6, #0]
 801857e:	1d1a      	adds	r2, r3, #4
 8018580:	681b      	ldr	r3, [r3, #0]
 8018582:	6032      	str	r2, [r6, #0]
 8018584:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018588:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801858c:	2301      	movs	r3, #1
 801858e:	e09c      	b.n	80186ca <_printf_i+0x1e6>
 8018590:	6833      	ldr	r3, [r6, #0]
 8018592:	6820      	ldr	r0, [r4, #0]
 8018594:	1d19      	adds	r1, r3, #4
 8018596:	6031      	str	r1, [r6, #0]
 8018598:	0606      	lsls	r6, r0, #24
 801859a:	d501      	bpl.n	80185a0 <_printf_i+0xbc>
 801859c:	681d      	ldr	r5, [r3, #0]
 801859e:	e003      	b.n	80185a8 <_printf_i+0xc4>
 80185a0:	0645      	lsls	r5, r0, #25
 80185a2:	d5fb      	bpl.n	801859c <_printf_i+0xb8>
 80185a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80185a8:	2d00      	cmp	r5, #0
 80185aa:	da03      	bge.n	80185b4 <_printf_i+0xd0>
 80185ac:	232d      	movs	r3, #45	@ 0x2d
 80185ae:	426d      	negs	r5, r5
 80185b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80185b4:	4858      	ldr	r0, [pc, #352]	@ (8018718 <_printf_i+0x234>)
 80185b6:	230a      	movs	r3, #10
 80185b8:	e011      	b.n	80185de <_printf_i+0xfa>
 80185ba:	6821      	ldr	r1, [r4, #0]
 80185bc:	6833      	ldr	r3, [r6, #0]
 80185be:	0608      	lsls	r0, r1, #24
 80185c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80185c4:	d402      	bmi.n	80185cc <_printf_i+0xe8>
 80185c6:	0649      	lsls	r1, r1, #25
 80185c8:	bf48      	it	mi
 80185ca:	b2ad      	uxthmi	r5, r5
 80185cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80185ce:	4852      	ldr	r0, [pc, #328]	@ (8018718 <_printf_i+0x234>)
 80185d0:	6033      	str	r3, [r6, #0]
 80185d2:	bf14      	ite	ne
 80185d4:	230a      	movne	r3, #10
 80185d6:	2308      	moveq	r3, #8
 80185d8:	2100      	movs	r1, #0
 80185da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80185de:	6866      	ldr	r6, [r4, #4]
 80185e0:	60a6      	str	r6, [r4, #8]
 80185e2:	2e00      	cmp	r6, #0
 80185e4:	db05      	blt.n	80185f2 <_printf_i+0x10e>
 80185e6:	6821      	ldr	r1, [r4, #0]
 80185e8:	432e      	orrs	r6, r5
 80185ea:	f021 0104 	bic.w	r1, r1, #4
 80185ee:	6021      	str	r1, [r4, #0]
 80185f0:	d04b      	beq.n	801868a <_printf_i+0x1a6>
 80185f2:	4616      	mov	r6, r2
 80185f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80185f8:	fb03 5711 	mls	r7, r3, r1, r5
 80185fc:	5dc7      	ldrb	r7, [r0, r7]
 80185fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018602:	462f      	mov	r7, r5
 8018604:	42bb      	cmp	r3, r7
 8018606:	460d      	mov	r5, r1
 8018608:	d9f4      	bls.n	80185f4 <_printf_i+0x110>
 801860a:	2b08      	cmp	r3, #8
 801860c:	d10b      	bne.n	8018626 <_printf_i+0x142>
 801860e:	6823      	ldr	r3, [r4, #0]
 8018610:	07df      	lsls	r7, r3, #31
 8018612:	d508      	bpl.n	8018626 <_printf_i+0x142>
 8018614:	6923      	ldr	r3, [r4, #16]
 8018616:	6861      	ldr	r1, [r4, #4]
 8018618:	4299      	cmp	r1, r3
 801861a:	bfde      	ittt	le
 801861c:	2330      	movle	r3, #48	@ 0x30
 801861e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018622:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018626:	1b92      	subs	r2, r2, r6
 8018628:	6122      	str	r2, [r4, #16]
 801862a:	f8cd a000 	str.w	sl, [sp]
 801862e:	464b      	mov	r3, r9
 8018630:	aa03      	add	r2, sp, #12
 8018632:	4621      	mov	r1, r4
 8018634:	4640      	mov	r0, r8
 8018636:	f7ff fee7 	bl	8018408 <_printf_common>
 801863a:	3001      	adds	r0, #1
 801863c:	d14a      	bne.n	80186d4 <_printf_i+0x1f0>
 801863e:	f04f 30ff 	mov.w	r0, #4294967295
 8018642:	b004      	add	sp, #16
 8018644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018648:	6823      	ldr	r3, [r4, #0]
 801864a:	f043 0320 	orr.w	r3, r3, #32
 801864e:	6023      	str	r3, [r4, #0]
 8018650:	4832      	ldr	r0, [pc, #200]	@ (801871c <_printf_i+0x238>)
 8018652:	2778      	movs	r7, #120	@ 0x78
 8018654:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018658:	6823      	ldr	r3, [r4, #0]
 801865a:	6831      	ldr	r1, [r6, #0]
 801865c:	061f      	lsls	r7, r3, #24
 801865e:	f851 5b04 	ldr.w	r5, [r1], #4
 8018662:	d402      	bmi.n	801866a <_printf_i+0x186>
 8018664:	065f      	lsls	r7, r3, #25
 8018666:	bf48      	it	mi
 8018668:	b2ad      	uxthmi	r5, r5
 801866a:	6031      	str	r1, [r6, #0]
 801866c:	07d9      	lsls	r1, r3, #31
 801866e:	bf44      	itt	mi
 8018670:	f043 0320 	orrmi.w	r3, r3, #32
 8018674:	6023      	strmi	r3, [r4, #0]
 8018676:	b11d      	cbz	r5, 8018680 <_printf_i+0x19c>
 8018678:	2310      	movs	r3, #16
 801867a:	e7ad      	b.n	80185d8 <_printf_i+0xf4>
 801867c:	4826      	ldr	r0, [pc, #152]	@ (8018718 <_printf_i+0x234>)
 801867e:	e7e9      	b.n	8018654 <_printf_i+0x170>
 8018680:	6823      	ldr	r3, [r4, #0]
 8018682:	f023 0320 	bic.w	r3, r3, #32
 8018686:	6023      	str	r3, [r4, #0]
 8018688:	e7f6      	b.n	8018678 <_printf_i+0x194>
 801868a:	4616      	mov	r6, r2
 801868c:	e7bd      	b.n	801860a <_printf_i+0x126>
 801868e:	6833      	ldr	r3, [r6, #0]
 8018690:	6825      	ldr	r5, [r4, #0]
 8018692:	6961      	ldr	r1, [r4, #20]
 8018694:	1d18      	adds	r0, r3, #4
 8018696:	6030      	str	r0, [r6, #0]
 8018698:	062e      	lsls	r6, r5, #24
 801869a:	681b      	ldr	r3, [r3, #0]
 801869c:	d501      	bpl.n	80186a2 <_printf_i+0x1be>
 801869e:	6019      	str	r1, [r3, #0]
 80186a0:	e002      	b.n	80186a8 <_printf_i+0x1c4>
 80186a2:	0668      	lsls	r0, r5, #25
 80186a4:	d5fb      	bpl.n	801869e <_printf_i+0x1ba>
 80186a6:	8019      	strh	r1, [r3, #0]
 80186a8:	2300      	movs	r3, #0
 80186aa:	6123      	str	r3, [r4, #16]
 80186ac:	4616      	mov	r6, r2
 80186ae:	e7bc      	b.n	801862a <_printf_i+0x146>
 80186b0:	6833      	ldr	r3, [r6, #0]
 80186b2:	1d1a      	adds	r2, r3, #4
 80186b4:	6032      	str	r2, [r6, #0]
 80186b6:	681e      	ldr	r6, [r3, #0]
 80186b8:	6862      	ldr	r2, [r4, #4]
 80186ba:	2100      	movs	r1, #0
 80186bc:	4630      	mov	r0, r6
 80186be:	f7e7 fe17 	bl	80002f0 <memchr>
 80186c2:	b108      	cbz	r0, 80186c8 <_printf_i+0x1e4>
 80186c4:	1b80      	subs	r0, r0, r6
 80186c6:	6060      	str	r0, [r4, #4]
 80186c8:	6863      	ldr	r3, [r4, #4]
 80186ca:	6123      	str	r3, [r4, #16]
 80186cc:	2300      	movs	r3, #0
 80186ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80186d2:	e7aa      	b.n	801862a <_printf_i+0x146>
 80186d4:	6923      	ldr	r3, [r4, #16]
 80186d6:	4632      	mov	r2, r6
 80186d8:	4649      	mov	r1, r9
 80186da:	4640      	mov	r0, r8
 80186dc:	47d0      	blx	sl
 80186de:	3001      	adds	r0, #1
 80186e0:	d0ad      	beq.n	801863e <_printf_i+0x15a>
 80186e2:	6823      	ldr	r3, [r4, #0]
 80186e4:	079b      	lsls	r3, r3, #30
 80186e6:	d413      	bmi.n	8018710 <_printf_i+0x22c>
 80186e8:	68e0      	ldr	r0, [r4, #12]
 80186ea:	9b03      	ldr	r3, [sp, #12]
 80186ec:	4298      	cmp	r0, r3
 80186ee:	bfb8      	it	lt
 80186f0:	4618      	movlt	r0, r3
 80186f2:	e7a6      	b.n	8018642 <_printf_i+0x15e>
 80186f4:	2301      	movs	r3, #1
 80186f6:	4632      	mov	r2, r6
 80186f8:	4649      	mov	r1, r9
 80186fa:	4640      	mov	r0, r8
 80186fc:	47d0      	blx	sl
 80186fe:	3001      	adds	r0, #1
 8018700:	d09d      	beq.n	801863e <_printf_i+0x15a>
 8018702:	3501      	adds	r5, #1
 8018704:	68e3      	ldr	r3, [r4, #12]
 8018706:	9903      	ldr	r1, [sp, #12]
 8018708:	1a5b      	subs	r3, r3, r1
 801870a:	42ab      	cmp	r3, r5
 801870c:	dcf2      	bgt.n	80186f4 <_printf_i+0x210>
 801870e:	e7eb      	b.n	80186e8 <_printf_i+0x204>
 8018710:	2500      	movs	r5, #0
 8018712:	f104 0619 	add.w	r6, r4, #25
 8018716:	e7f5      	b.n	8018704 <_printf_i+0x220>
 8018718:	08018f61 	.word	0x08018f61
 801871c:	08018f72 	.word	0x08018f72

08018720 <memmove>:
 8018720:	4288      	cmp	r0, r1
 8018722:	b510      	push	{r4, lr}
 8018724:	eb01 0402 	add.w	r4, r1, r2
 8018728:	d902      	bls.n	8018730 <memmove+0x10>
 801872a:	4284      	cmp	r4, r0
 801872c:	4623      	mov	r3, r4
 801872e:	d807      	bhi.n	8018740 <memmove+0x20>
 8018730:	1e43      	subs	r3, r0, #1
 8018732:	42a1      	cmp	r1, r4
 8018734:	d008      	beq.n	8018748 <memmove+0x28>
 8018736:	f811 2b01 	ldrb.w	r2, [r1], #1
 801873a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801873e:	e7f8      	b.n	8018732 <memmove+0x12>
 8018740:	4402      	add	r2, r0
 8018742:	4601      	mov	r1, r0
 8018744:	428a      	cmp	r2, r1
 8018746:	d100      	bne.n	801874a <memmove+0x2a>
 8018748:	bd10      	pop	{r4, pc}
 801874a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801874e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018752:	e7f7      	b.n	8018744 <memmove+0x24>

08018754 <_sbrk_r>:
 8018754:	b538      	push	{r3, r4, r5, lr}
 8018756:	4d06      	ldr	r5, [pc, #24]	@ (8018770 <_sbrk_r+0x1c>)
 8018758:	2300      	movs	r3, #0
 801875a:	4604      	mov	r4, r0
 801875c:	4608      	mov	r0, r1
 801875e:	602b      	str	r3, [r5, #0]
 8018760:	f7ec fa22 	bl	8004ba8 <_sbrk>
 8018764:	1c43      	adds	r3, r0, #1
 8018766:	d102      	bne.n	801876e <_sbrk_r+0x1a>
 8018768:	682b      	ldr	r3, [r5, #0]
 801876a:	b103      	cbz	r3, 801876e <_sbrk_r+0x1a>
 801876c:	6023      	str	r3, [r4, #0]
 801876e:	bd38      	pop	{r3, r4, r5, pc}
 8018770:	24004068 	.word	0x24004068

08018774 <_realloc_r>:
 8018774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018778:	4607      	mov	r7, r0
 801877a:	4614      	mov	r4, r2
 801877c:	460d      	mov	r5, r1
 801877e:	b921      	cbnz	r1, 801878a <_realloc_r+0x16>
 8018780:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018784:	4611      	mov	r1, r2
 8018786:	f7ff bc5b 	b.w	8018040 <_malloc_r>
 801878a:	b92a      	cbnz	r2, 8018798 <_realloc_r+0x24>
 801878c:	f7ff fbec 	bl	8017f68 <_free_r>
 8018790:	4625      	mov	r5, r4
 8018792:	4628      	mov	r0, r5
 8018794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018798:	f000 f81a 	bl	80187d0 <_malloc_usable_size_r>
 801879c:	4284      	cmp	r4, r0
 801879e:	4606      	mov	r6, r0
 80187a0:	d802      	bhi.n	80187a8 <_realloc_r+0x34>
 80187a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80187a6:	d8f4      	bhi.n	8018792 <_realloc_r+0x1e>
 80187a8:	4621      	mov	r1, r4
 80187aa:	4638      	mov	r0, r7
 80187ac:	f7ff fc48 	bl	8018040 <_malloc_r>
 80187b0:	4680      	mov	r8, r0
 80187b2:	b908      	cbnz	r0, 80187b8 <_realloc_r+0x44>
 80187b4:	4645      	mov	r5, r8
 80187b6:	e7ec      	b.n	8018792 <_realloc_r+0x1e>
 80187b8:	42b4      	cmp	r4, r6
 80187ba:	4622      	mov	r2, r4
 80187bc:	4629      	mov	r1, r5
 80187be:	bf28      	it	cs
 80187c0:	4632      	movcs	r2, r6
 80187c2:	f7ff fbc3 	bl	8017f4c <memcpy>
 80187c6:	4629      	mov	r1, r5
 80187c8:	4638      	mov	r0, r7
 80187ca:	f7ff fbcd 	bl	8017f68 <_free_r>
 80187ce:	e7f1      	b.n	80187b4 <_realloc_r+0x40>

080187d0 <_malloc_usable_size_r>:
 80187d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80187d4:	1f18      	subs	r0, r3, #4
 80187d6:	2b00      	cmp	r3, #0
 80187d8:	bfbc      	itt	lt
 80187da:	580b      	ldrlt	r3, [r1, r0]
 80187dc:	18c0      	addlt	r0, r0, r3
 80187de:	4770      	bx	lr

080187e0 <_init>:
 80187e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80187e2:	bf00      	nop
 80187e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80187e6:	bc08      	pop	{r3}
 80187e8:	469e      	mov	lr, r3
 80187ea:	4770      	bx	lr

080187ec <_fini>:
 80187ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80187ee:	bf00      	nop
 80187f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80187f2:	bc08      	pop	{r3}
 80187f4:	469e      	mov	lr, r3
 80187f6:	4770      	bx	lr
