<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Address Width</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part153.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part155.htm">Next &gt;</a></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark159">&zwnj;</a>Address Width</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The address width varies according to the requirements of the file:</p><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">• When addressing an individual subsystem, only the lower 28 bits of the address field are used. The higher 14 bits are derived from the subsystem name.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_901.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">full</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">full</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">full</p><p style="padding-top: 7pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">• When addressing the full configuration memory space (interface subsystem name is set to    ), 42 bits of</p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">the address space are required. In this mode, the FCU confirms that bits [41:34] of the address field are set to</p><p style="text-indent: 0pt;text-align: left;"><span><img width="48" height="21" alt="image" src="Image_902.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">8&#39;h20</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">8&#39;h20</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">8&#39;h20</p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 36pt;line-height: 108%;text-align: left;"><a href="https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089" class="a" target="_blank">, which aligns with the 2D NoC global memory map plus control and status register (CSR) memory area. In this mode, the one configuration file can address multiple interface subsystems. See the </a><a href="https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089" class="s4" target="_blank">Speedster7t Network on Chip User Guide </a><a href="https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089" class="s5" target="_blank">(UG089) </a><a href="https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089" class="a" target="_blank">for more </a><a href="https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089" target="_blank">details.</a></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part153.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part155.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
