
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.082933                       # Number of seconds simulated
sim_ticks                                1082933014500                       # Number of ticks simulated
final_tick                               1082933014500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37857                       # Simulator instruction rate (inst/s)
host_op_rate                                    55306                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               81993750                       # Simulator tick rate (ticks/s)
host_mem_usage                                 827260                       # Number of bytes of host memory used
host_seconds                                 13207.51                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           63552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        65854464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65918016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        63552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     35135552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35135552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1028976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1029969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        548993                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             548993                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              58685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           60811207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60869892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         58685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            58685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        32444806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32444806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        32444806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             58685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          60811207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             93314699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1029969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     548993                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1029969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   548993                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               65739840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  178176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35130112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65918016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35135552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2784                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    53                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       471679                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             62437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             61393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             62918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             63545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            63360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            66329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            67558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            68503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             35776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            35297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36976                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1082900187500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1029969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               548993                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1018301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       897750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.358621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.077301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   131.906169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       645858     71.94%     71.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       181532     20.22%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31437      3.50%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11066      1.23%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13729      1.53%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2281      0.25%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1806      0.20%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1496      0.17%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8545      0.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       897750                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.367421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.312304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    153.816295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        31721     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31732                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.298248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.269722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.985594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10863     34.23%     34.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1738      5.48%     39.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17967     56.62%     96.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1132      3.57%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31732                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  16401678500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             35661397250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5135925000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15967.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34717.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        60.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   447291                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  231052                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.09                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     685830.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    43.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3379410720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1843924500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              4000791600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1755380160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          70731541920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         267105011310                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         415453839750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           764269899960                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            705.744311                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 689526959500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   36161320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  357239203000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3407579280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1859294250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4011251400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1801543680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          70731541920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         271705490145                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         411418332000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           764935032675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            706.358509                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 682771217250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   36161320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  363994945250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2165866029                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688907                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688907                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743410                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892952                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840558                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245127                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985459                       # number of memory refs
system.cpu.num_load_insts                   225946750                       # Number of load instructions
system.cpu.num_store_insts                   70038709                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2165866029                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349070     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946750     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038709      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2042575                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.313951                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293940844                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2044623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.762857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3525526500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.313951                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1420                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          610                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594015557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594015557                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224491119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224491119                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69449725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69449725                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293940844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293940844                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293940844                       # number of overall hits
system.cpu.dcache.overall_hits::total       293940844                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1439254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1439254                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       588985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       588985                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2028239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2028239                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2044623                       # number of overall misses
system.cpu.dcache.overall_misses::total       2044623                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  59609524500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  59609524500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  41752522500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  41752522500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 101362047000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 101362047000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 101362047000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 101362047000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008409                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006908                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41416.959411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41416.959411                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70888.940296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70888.940296                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49975.395898                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49975.395898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49574.932396                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49574.932396                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       292130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5007                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.344318                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       916803                       # number of writebacks
system.cpu.dcache.writebacks::total            916803                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1439254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1439254                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       588985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       588985                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2028239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2028239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2044623                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2044623                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  58170270500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  58170270500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  41163537500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41163537500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1394867481                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1394867481                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  99333808000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  99333808000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 100728675481                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 100728675481                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40416.959411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40416.959411                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69888.940296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69888.940296                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85135.954651                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85135.954651                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48975.395898                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48975.395898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49265.158164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49265.158164                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           663.187085                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396869                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          691546.145875                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   663.187085                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.323822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.323822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          949                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          917                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.463379                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796720                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396869                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396869                       # number of overall hits
system.cpu.icache.overall_hits::total       687396869                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          994                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           994                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          994                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            994                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          994                       # number of overall misses
system.cpu.icache.overall_misses::total           994                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78229500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78229500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78229500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78229500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78229500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78229500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78701.710262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78701.710262                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78701.710262                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78701.710262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78701.710262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78701.710262                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          994                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          994                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77235500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77235500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77235500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77235500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77235500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77235500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77701.710262                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77701.710262                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77701.710262                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77701.710262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77701.710262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77701.710262                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1062111                       # number of replacements
system.l2.tags.tagsinuse                  7552.866570                       # Cycle average of tags in use
system.l2.tags.total_refs                     2301515                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1069999                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.150951                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3777985000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2688.471029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.780332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4861.615209                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.328182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.593459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.921981                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6967                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5747220                       # Number of tag accesses
system.l2.tags.data_accesses                  5747220                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       916803                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           916803                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             142591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                142591                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         873056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            873056                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1015647                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1015648                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1015647                       # number of overall hits
system.l2.overall_hits::total                 1015648                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           446394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              446394                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              993                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       582582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          582582                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 993                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1028976                       # number of demand (read+write) misses
system.l2.demand_misses::total                1029969                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                993                       # number of overall misses
system.l2.overall_misses::cpu.data            1028976                       # number of overall misses
system.l2.overall_misses::total               1029969                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  38782853500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38782853500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     75732500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75732500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  48214555500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  48214555500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      75732500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   86997409000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      87073141500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     75732500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  86997409000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     87073141500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       916803                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       916803                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         588985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            588985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1455638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1455638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               994                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2044623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2045617                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              994                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2044623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2045617                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.757904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.757904                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998994                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.400225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.400225                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998994                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.503260                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.503500                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998994                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.503260                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.503500                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86880.319852                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86880.319852                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76266.364552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76266.364552                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82760.118747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82760.118747                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76266.364552                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84547.558932                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84539.574977                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76266.364552                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84547.558932                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84539.574977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               548993                       # number of writebacks
system.l2.writebacks::total                    548993                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       127694                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        127694                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       446394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         446394                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          993                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       582582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       582582                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1028976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1029969                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1028976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1029969                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  34318913500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34318913500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     65802500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65802500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  42388735500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42388735500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     65802500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  76707649000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  76773451500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     65802500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  76707649000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  76773451500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.757904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.757904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.400225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.400225                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.503260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.503500                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.503260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.503500                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76880.319852                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76880.319852                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66266.364552                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66266.364552                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72760.118747                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72760.118747                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66266.364552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74547.558932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74539.574977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66266.364552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74547.558932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74539.574977                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             583575                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       548993                       # Transaction distribution
system.membus.trans_dist::CleanEvict           471679                       # Transaction distribution
system.membus.trans_dist::ReadExReq            446394                       # Transaction distribution
system.membus.trans_dist::ReadExResp           446394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        583575                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3080610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3080610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3080610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    101053568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    101053568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               101053568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2050641                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2050641    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2050641                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4254256500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5593977500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4088237                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2042620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         169133                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       169133                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1456632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1465796                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1638889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           588985                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          588985                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           994                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1455638                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6131820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6133853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    189531264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              189597760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1062111                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3107728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226852                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2938594     94.56%     94.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 169134      5.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3107728                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2960966500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1491000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3066934500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
