strict digraph "compose( ,  )" {
	node [label="\N"];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f960a564250>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960a50e2d0>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'd2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960a50e2d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"8:CX"	[ast="<pyverilog.vparser.ast.CasexStatement object at 0x7f960a50e590>",
		fillcolor=lightgray,
		label="8:CX",
		statements="[]",
		style=filled,
		typ=CasexStatement];
	"8:CX" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f960a503690>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f960a50ec10>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f960a564150>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CX" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960a516850>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960a516850>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f960a5f5e50>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"7:BL" -> "8:CX"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f960a5f5110>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:CA" -> "9:BS"	[cond="[]",
		lineno=None];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960a572490>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2'd3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960a572490>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960a564510>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960a564510>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:CA" -> "10:BS"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
}
