// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/24/2025 01:41:46"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_dsa_seq (
	clk_50,
	rst_n,
	start_sw,
	mode_simd_sw,
	led_done,
	led_reset_evt,
	led_start_on,
	led_simd_mode);
input 	clk_50;
input 	rst_n;
input 	start_sw;
input 	mode_simd_sw;
output 	led_done;
output 	led_reset_evt;
output 	led_start_on;
output 	led_simd_mode;

// Design Ports Information
// led_done	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_reset_evt	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_start_on	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_simd_mode	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode_simd_sw	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_sw	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \u_core_simd4|Mult1~8_resulta ;
wire \u_core_simd4|Mult1~9 ;
wire \u_core_simd4|Mult1~10 ;
wire \u_core_simd4|Mult1~11 ;
wire \u_core_simd4|Mult1~12 ;
wire \u_core_simd4|Mult1~13 ;
wire \u_core_simd4|Mult1~14 ;
wire \u_core_simd4|Mult1~15 ;
wire \u_core_simd4|Mult1~16 ;
wire \u_core_simd4|Mult1~17 ;
wire \u_core_simd4|Mult1~18 ;
wire \u_core_simd4|Mult1~19 ;
wire \u_core_simd4|Mult1~20 ;
wire \u_core_simd4|Mult1~21 ;
wire \u_core_simd4|Mult1~22 ;
wire \u_core_simd4|Mult1~23 ;
wire \u_core_simd4|Mult1~24 ;
wire \u_core_simd4|Mult1~25 ;
wire \u_core_simd4|Mult1~26 ;
wire \u_core_simd4|Mult1~27 ;
wire \u_core_simd4|Mult1~28 ;
wire \u_core_simd4|Mult1~29 ;
wire \u_core_simd4|Mult1~30 ;
wire \u_core_simd4|Mult1~31 ;
wire \u_core_simd4|Mult1~32 ;
wire \u_core_simd4|Mult1~33 ;
wire \u_core_simd4|Mult1~34 ;
wire \u_core_simd4|Mult1~35 ;
wire \u_core_simd4|Mult1~36 ;
wire \u_core_simd4|Mult1~37 ;
wire \u_core_simd4|Mult1~38 ;
wire \u_core_simd4|Mult1~39 ;
wire \u_core_simd4|Mult1~40 ;
wire \u_core_simd4|Mult1~41 ;
wire \u_core_simd4|Mult1~42 ;
wire \u_core_simd4|Mult1~43 ;
wire \u_core_simd4|Mult1~44 ;
wire \u_core_simd4|Mult1~45 ;
wire \u_core_simd4|Mult1~46 ;
wire \u_core_simd4|Mult1~47 ;
wire \u_core_simd4|Mult1~48 ;
wire \u_core_simd4|Mult1~49 ;
wire \u_core_simd4|Mult1~50 ;
wire \u_core_simd4|Mult1~51 ;
wire \u_core_simd4|Mult1~52 ;
wire \u_core_simd4|Mult1~53 ;
wire \u_core_simd4|Mult1~54 ;
wire \u_core_simd4|Mult1~55 ;
wire \u_core_simd4|Mult0~mac_resulta ;
wire \u_core_simd4|Mult0~317 ;
wire \u_core_simd4|Mult0~318 ;
wire \u_core_simd4|Mult0~319 ;
wire \u_core_simd4|Mult0~320 ;
wire \u_core_simd4|Mult0~321 ;
wire \u_core_simd4|Mult0~322 ;
wire \u_core_simd4|Mult0~323 ;
wire \u_core_simd4|Mult0~324 ;
wire \u_core_simd4|Mult0~325 ;
wire \u_core_simd4|Mult0~8 ;
wire \u_core_simd4|Mult0~9 ;
wire \u_core_simd4|Mult0~10 ;
wire \u_core_simd4|Mult0~11 ;
wire \u_core_simd4|Mult0~12 ;
wire \u_core_simd4|Mult0~13 ;
wire \u_core_simd4|Mult0~14 ;
wire \u_core_simd4|Mult0~15 ;
wire \u_core_simd4|Mult0~16 ;
wire \u_core_simd4|Mult0~17 ;
wire \u_core_simd4|Mult0~18 ;
wire \u_core_simd4|Mult0~19 ;
wire \u_core_simd4|Mult0~20 ;
wire \u_core_simd4|Mult0~21 ;
wire \u_core_simd4|Mult0~22 ;
wire \u_core_simd4|Mult0~23 ;
wire \u_core_simd4|Mult0~24 ;
wire \u_core_simd4|Mult0~25 ;
wire \u_core_simd4|Mult0~26 ;
wire \u_core_simd4|Mult0~27 ;
wire \u_core_simd4|Mult0~28 ;
wire \u_core_simd4|Mult0~29 ;
wire \u_core_simd4|Mult0~30 ;
wire \u_core_simd4|Mult0~31 ;
wire \u_core_simd4|Mult0~32 ;
wire \u_core_simd4|Mult0~33 ;
wire \u_core_simd4|Mult0~34 ;
wire \u_core_simd4|Mult0~35 ;
wire \u_core_simd4|Mult0~36 ;
wire \u_core_simd4|Mult0~37 ;
wire \u_core_simd4|Mult0~38 ;
wire \u_core_simd4|Mult0~39 ;
wire \u_core_simd4|Mult0~40 ;
wire \u_core_simd4|Mult0~41 ;
wire \u_core_simd4|Mult0~42 ;
wire \u_core_simd4|Mult0~43 ;
wire \u_core_simd4|Mult0~44 ;
wire \u_core_simd4|Mult0~45 ;
wire \u_core_simd4|Mult0~46 ;
wire \u_core_simd4|Mult0~47 ;
wire \u_core_seq|Mult0~8_resulta ;
wire \u_core_seq|Mult0~9 ;
wire \u_core_seq|Mult0~10 ;
wire \u_core_seq|Mult0~11 ;
wire \u_core_seq|Mult0~12 ;
wire \u_core_seq|Mult0~13 ;
wire \u_core_seq|Mult0~14 ;
wire \u_core_seq|Mult0~15 ;
wire \u_core_seq|Mult0~16 ;
wire \u_core_seq|Mult0~17 ;
wire \u_core_seq|Mult0~18 ;
wire \u_core_seq|Mult0~19 ;
wire \u_core_seq|Mult0~20 ;
wire \u_core_seq|Mult0~21 ;
wire \u_core_seq|Mult0~22 ;
wire \u_core_seq|Mult0~23 ;
wire \u_core_seq|Mult0~24 ;
wire \u_core_seq|Mult0~25 ;
wire \u_core_seq|Mult0~26 ;
wire \u_core_seq|Mult0~27 ;
wire \u_core_seq|Mult0~28 ;
wire \u_core_seq|Mult0~29 ;
wire \u_core_seq|Mult0~30 ;
wire \u_core_seq|Mult0~31 ;
wire \u_core_seq|Mult0~32 ;
wire \u_core_seq|Mult0~33 ;
wire \u_core_seq|Mult0~34 ;
wire \u_core_seq|Mult0~35 ;
wire \u_core_seq|Mult0~36 ;
wire \u_core_seq|Mult0~37 ;
wire \u_core_seq|Mult0~38 ;
wire \u_core_seq|Mult0~39 ;
wire \u_core_seq|Mult0~40 ;
wire \u_core_seq|Mult0~41 ;
wire \u_core_seq|Mult0~42 ;
wire \u_core_seq|Mult0~43 ;
wire \u_core_seq|Mult0~44 ;
wire \u_core_seq|Mult0~45 ;
wire \u_core_seq|Mult0~46 ;
wire \u_core_seq|Mult0~47 ;
wire \u_core_seq|Mult0~48 ;
wire \u_core_seq|Mult0~49 ;
wire \u_core_seq|Mult0~50 ;
wire \u_core_seq|Mult0~51 ;
wire \u_core_seq|Mult0~52 ;
wire \u_core_seq|Mult0~53 ;
wire \u_core_seq|Mult0~54 ;
wire \u_core_seq|Mult0~55 ;
wire \u_core_seq|Mult1~8_resulta ;
wire \u_core_seq|Mult1~9 ;
wire \u_core_seq|Mult1~10 ;
wire \u_core_seq|Mult1~11 ;
wire \u_core_seq|Mult1~12 ;
wire \u_core_seq|Mult1~13 ;
wire \u_core_seq|Mult1~14 ;
wire \u_core_seq|Mult1~15 ;
wire \u_core_seq|Mult1~16 ;
wire \u_core_seq|Mult1~17 ;
wire \u_core_seq|Mult1~18 ;
wire \u_core_seq|Mult1~19 ;
wire \u_core_seq|Mult1~20 ;
wire \u_core_seq|Mult1~21 ;
wire \u_core_seq|Mult1~22 ;
wire \u_core_seq|Mult1~23 ;
wire \u_core_seq|Mult1~24 ;
wire \u_core_seq|Mult1~25 ;
wire \u_core_seq|Mult1~26 ;
wire \u_core_seq|Mult1~27 ;
wire \u_core_seq|Mult1~28 ;
wire \u_core_seq|Mult1~29 ;
wire \u_core_seq|Mult1~30 ;
wire \u_core_seq|Mult1~31 ;
wire \u_core_seq|Mult1~32 ;
wire \u_core_seq|Mult1~33 ;
wire \u_core_seq|Mult1~34 ;
wire \u_core_seq|Mult1~35 ;
wire \u_core_seq|Mult1~36 ;
wire \u_core_seq|Mult1~37 ;
wire \u_core_seq|Mult1~38 ;
wire \u_core_seq|Mult1~39 ;
wire \u_core_seq|Mult1~40 ;
wire \u_core_seq|Mult1~41 ;
wire \u_core_seq|Mult1~42 ;
wire \u_core_seq|Mult1~43 ;
wire \u_core_seq|Mult1~44 ;
wire \u_core_seq|Mult1~45 ;
wire \u_core_seq|Mult1~46 ;
wire \u_core_seq|Mult1~47 ;
wire \u_core_seq|Mult1~48 ;
wire \u_core_seq|Mult1~49 ;
wire \u_core_seq|Mult1~50 ;
wire \u_core_seq|Mult1~51 ;
wire \u_core_seq|Mult1~52 ;
wire \u_core_seq|Mult1~53 ;
wire \u_core_seq|Mult1~54 ;
wire \u_core_seq|Mult1~55 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_50~input_o ;
wire \clk_50~inputCLKENA0_outclk ;
wire \clear_addr[0]~0_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputCLKENA0_outclk ;
wire \Add2~41_sumout ;
wire \Add2~42 ;
wire \Add2~37_sumout ;
wire \Add2~38 ;
wire \Add2~33_sumout ;
wire \clear_addr[3]~DUPLICATE_q ;
wire \Add2~34 ;
wire \Add2~29_sumout ;
wire \Add2~30 ;
wire \Add2~25_sumout ;
wire \Add2~26 ;
wire \Add2~1_sumout ;
wire \Add2~2 ;
wire \Add2~21_sumout ;
wire \Add2~22 ;
wire \Add2~17_sumout ;
wire \Add2~18 ;
wire \Add2~13_sumout ;
wire \Add2~14 ;
wire \Add2~9_sumout ;
wire \Add2~10 ;
wire \Add2~5_sumout ;
wire \Equal2~0_combout ;
wire \Equal2~1_combout ;
wire \clear_active~0_combout ;
wire \clear_active~q ;
wire \start_sw~input_o ;
wire \sw_meta~q ;
wire \sw_sync~q ;
wire \always1~0_combout ;
wire \deb_cnt[7]~0_combout ;
wire \deb_cnt[13]~DUPLICATE_q ;
wire \Add0~17_sumout ;
wire \deb_cnt[0]~DUPLICATE_q ;
wire \Add0~18 ;
wire \Add0~9_sumout ;
wire \deb_cnt[1]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~49_sumout ;
wire \deb_cnt[2]~DUPLICATE_q ;
wire \Add0~50 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~53_sumout ;
wire \deb_cnt[4]~DUPLICATE_q ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~33_sumout ;
wire \deb_cnt[11]~DUPLICATE_q ;
wire \Equal0~2_combout ;
wire \Add0~34 ;
wire \Add0~41_sumout ;
wire \deb_cnt[6]~DUPLICATE_q ;
wire \Equal0~1_combout ;
wire \Equal0~3_combout ;
wire \Add0~42 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \deb_cnt[12]~DUPLICATE_q ;
wire \deb_cnt[15]~DUPLICATE_q ;
wire \deb_cnt[16]~DUPLICATE_q ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \sw_debounced~0_combout ;
wire \sw_debounced~q ;
wire \sw_debounced_q~feeder_combout ;
wire \sw_debounced_q~q ;
wire \mode_simd_sw~input_o ;
wire \u_core_simd4|Selector177~0_combout ;
wire \u_core_simd4|state.S_INIT~q ;
wire \u_core_simd4|Selector117~0_combout ;
wire \u_core_simd4|Add63~41_sumout ;
wire \u_core_simd4|Selector127~0_combout ;
wire \u_core_simd4|Add63~42 ;
wire \u_core_simd4|Add63~37_sumout ;
wire \u_core_simd4|Selector126~0_combout ;
wire \u_core_simd4|Add63~38 ;
wire \u_core_simd4|Add63~33_sumout ;
wire \u_core_simd4|Selector125~0_combout ;
wire \u_core_simd4|Add63~34 ;
wire \u_core_simd4|Add63~29_sumout ;
wire \u_core_simd4|Selector124~0_combout ;
wire \u_core_simd4|Add63~30 ;
wire \u_core_simd4|Add63~25_sumout ;
wire \u_core_simd4|Selector123~0_combout ;
wire \u_core_simd4|Add63~26 ;
wire \u_core_simd4|Add63~53_sumout ;
wire \u_core_simd4|Selector122~0_combout ;
wire \u_core_simd4|Add63~54 ;
wire \u_core_simd4|Add63~49_sumout ;
wire \u_core_simd4|Selector121~0_combout ;
wire \u_core_simd4|Add63~50 ;
wire \u_core_simd4|Add63~45_sumout ;
wire \u_core_simd4|Selector120~0_combout ;
wire \u_core_simd4|Add63~46 ;
wire \u_core_simd4|Add63~22 ;
wire \u_core_simd4|Add63~17_sumout ;
wire \u_core_simd4|Selector118~0_combout ;
wire \u_core_simd4|Add63~18 ;
wire \u_core_simd4|Add63~1_sumout ;
wire \u_core_simd4|Add63~2 ;
wire \u_core_simd4|Add63~13_sumout ;
wire \u_core_simd4|Selector116~0_combout ;
wire \u_core_simd4|Add63~14 ;
wire \u_core_simd4|Add63~10 ;
wire \u_core_simd4|Add63~5_sumout ;
wire \u_core_simd4|Mult0~338 ;
wire \u_core_simd4|Mult0~337 ;
wire \u_core_simd4|Mult0~339 ;
wire \u_core_simd4|LessThan12~1_combout ;
wire \u_core_simd4|Mult0~335 ;
wire \u_core_simd4|LessThan12~0_combout ;
wire \u_core_simd4|Mult0~336 ;
wire \u_core_simd4|LessThan12~2_combout ;
wire \u_core_simd4|Selector178~0_combout ;
wire \u_core_simd4|state.S_ROW_INIT~q ;
wire \u_core_simd4|WideOr5~0_combout ;
wire \u_core_simd4|Selector115~0_combout ;
wire \u_core_simd4|Add63~9_sumout ;
wire \u_core_simd4|LessThan12~13_combout ;
wire \u_core_simd4|LessThan12~3_combout ;
wire \u_core_simd4|LessThan12~14_combout ;
wire \u_core_simd4|LessThan12~4_combout ;
wire \u_core_simd4|LessThan12~15_combout ;
wire \u_core_simd4|Mult0~334 ;
wire \u_core_simd4|Mult0~328 ;
wire \u_core_simd4|Mult0~330 ;
wire \u_core_simd4|Mult0~329 ;
wire \u_core_simd4|LessThan12~7_combout ;
wire \u_core_simd4|Mult0~326 ;
wire \u_core_simd4|Mult0~327 ;
wire \u_core_simd4|LessThan12~6_combout ;
wire \u_core_simd4|LessThan12~5_combout ;
wire \u_core_simd4|Mult0~333 ;
wire \u_core_simd4|Mult0~331 ;
wire \u_core_simd4|Mult0~332 ;
wire \u_core_simd4|LessThan12~8_combout ;
wire \u_core_simd4|LessThan12~9_combout ;
wire \u_core_simd4|LessThan12~10_combout ;
wire \u_core_simd4|LessThan12~16_combout ;
wire \u_core_simd4|Selector114~0_combout ;
wire \u_core_simd4|Add63~6 ;
wire \u_core_simd4|Add63~58 ;
wire \u_core_simd4|Add63~61_sumout ;
wire \u_core_simd4|Add63~57_sumout ;
wire \u_core_simd4|LessThan12~12_combout ;
wire \u_core_simd4|Selector179~0_combout ;
wire \u_core_simd4|state.S_PIXEL_SETUP~q ;
wire \u_core_simd4|state.S_READ00_A~q ;
wire \u_core_simd4|state.S_READ00_D~q ;
wire \u_core_simd4|state.S_READ10_A~q ;
wire \u_core_simd4|state.S_READ10_D~q ;
wire \u_core_simd4|state.S_READ01_A~q ;
wire \u_core_simd4|state.S_READ01_D~q ;
wire \u_core_simd4|state.S_READ11_A~q ;
wire \u_core_simd4|state.S_READ11_D~q ;
wire \u_core_simd4|state.S_MUL~q ;
wire \u_core_simd4|state.S_WRITE~feeder_combout ;
wire \u_core_simd4|state.S_WRITE~q ;
wire \u_core_simd4|Selector191~0_combout ;
wire \u_core_simd4|state.S_ADVANCE~q ;
wire \u_core_simd4|Selector96~0_combout ;
wire \u_core_simd4|Add62~49_sumout ;
wire \u_core_simd4|Add62~50 ;
wire \u_core_simd4|Add62~45_sumout ;
wire \u_core_simd4|Add62~46 ;
wire \u_core_simd4|Add62~41_sumout ;
wire \u_core_simd4|Add62~42 ;
wire \u_core_simd4|Add62~37_sumout ;
wire \u_core_simd4|Add62~38 ;
wire \u_core_simd4|Add62~33_sumout ;
wire \u_core_simd4|Add62~34 ;
wire \u_core_simd4|Add62~61_sumout ;
wire \u_core_simd4|Add62~62 ;
wire \u_core_simd4|Add62~57_sumout ;
wire \u_core_simd4|Add62~58 ;
wire \u_core_simd4|Add62~53_sumout ;
wire \u_core_simd4|Add62~54 ;
wire \u_core_simd4|Add62~29_sumout ;
wire \u_core_simd4|Add62~30 ;
wire \u_core_simd4|Add62~21_sumout ;
wire \u_core_simd4|Add62~22 ;
wire \u_core_simd4|Add62~25_sumout ;
wire \u_core_simd4|Add62~26 ;
wire \u_core_simd4|Add62~17_sumout ;
wire \u_core_simd4|Add62~18 ;
wire \u_core_simd4|Add62~13_sumout ;
wire \u_core_simd4|Add62~14 ;
wire \u_core_simd4|Add62~9_sumout ;
wire \u_core_simd4|Add62~10 ;
wire \u_core_simd4|Add62~5_sumout ;
wire \u_core_simd4|LessThan11~4_combout ;
wire \u_core_simd4|LessThan11~0_combout ;
wire \u_core_simd4|LessThan11~5_combout ;
wire \u_core_simd4|LessThan11~9_combout ;
wire \u_core_simd4|LessThan11~8_combout ;
wire \u_core_simd4|LessThan11~6_combout ;
wire \u_core_simd4|LessThan11~11_combout ;
wire \u_core_simd4|LessThan11~7_combout ;
wire \u_core_simd4|LessThan11~10_combout ;
wire \u_core_simd4|LessThan11~12_combout ;
wire \u_core_simd4|LessThan11~2_combout ;
wire \u_core_simd4|LessThan11~13_combout ;
wire \u_core_simd4|LessThan11~1_combout ;
wire \u_core_simd4|LessThan11~14_combout ;
wire \u_core_simd4|Add62~6 ;
wire \u_core_simd4|Add62~1_sumout ;
wire \u_core_simd4|LessThan11~3_combout ;
wire \u_core_simd4|always1~0_combout ;
wire \u_core_simd4|Selector119~0_combout ;
wire \u_core_simd4|Add63~21_sumout ;
wire \u_core_simd4|LessThan12~11_combout ;
wire \u_core_simd4|Selector192~0_combout ;
wire \u_core_simd4|state.S_DONE~q ;
wire \u_core_simd4|Selector176~0_combout ;
wire \u_core_simd4|state.S_IDLE~q ;
wire \u_core_simd4|Selector0~0_combout ;
wire \u_core_simd4|done~q ;
wire \u_core_seq|Selector190~0_combout ;
wire \u_core_seq|state.S_IDLE~q ;
wire \u_core_seq|out_w_reg[15]~0_combout ;
wire \u_core_seq|state.S_INIT~q ;
wire \u_core_seq|WideOr4~0_combout ;
wire \u_core_seq|Selector100~0_combout ;
wire \u_core_seq|Add23~49_sumout ;
wire \u_core_seq|Selector113~0_combout ;
wire \u_core_seq|Add23~50 ;
wire \u_core_seq|Add23~45_sumout ;
wire \u_core_seq|Selector112~0_combout ;
wire \u_core_seq|Add23~46 ;
wire \u_core_seq|Add23~41_sumout ;
wire \u_core_seq|Selector111~0_combout ;
wire \u_core_seq|Add23~42 ;
wire \u_core_seq|Add23~37_sumout ;
wire \u_core_seq|Selector110~0_combout ;
wire \u_core_seq|Add23~38 ;
wire \u_core_seq|Add23~33_sumout ;
wire \u_core_seq|Selector109~0_combout ;
wire \u_core_seq|Add23~34 ;
wire \u_core_seq|Add23~61_sumout ;
wire \u_core_seq|Selector108~0_combout ;
wire \u_core_seq|Add23~62 ;
wire \u_core_seq|Add23~57_sumout ;
wire \u_core_seq|Selector107~0_combout ;
wire \u_core_seq|Add23~58 ;
wire \u_core_seq|Add23~53_sumout ;
wire \u_core_seq|Selector106~0_combout ;
wire \u_core_seq|Add23~54 ;
wire \u_core_seq|Add23~29_sumout ;
wire \u_core_seq|Selector105~0_combout ;
wire \u_core_seq|Add23~30 ;
wire \u_core_seq|Add23~21_sumout ;
wire \u_core_seq|Selector104~0_combout ;
wire \u_core_seq|Add23~22 ;
wire \u_core_seq|Add23~25_sumout ;
wire \u_core_seq|Selector103~0_combout ;
wire \u_core_seq|Add23~26 ;
wire \u_core_seq|Add23~17_sumout ;
wire \u_core_seq|Selector102~0_combout ;
wire \u_core_seq|Add23~18 ;
wire \u_core_seq|Add23~13_sumout ;
wire \u_core_seq|Selector101~0_combout ;
wire \u_core_seq|Add23~14 ;
wire \u_core_seq|Add23~9_sumout ;
wire \u_core_seq|Selector99~0_combout ;
wire \u_core_seq|Add23~10 ;
wire \u_core_seq|Add23~5_sumout ;
wire \u_core_seq|LessThan5~0_combout ;
wire \u_core_seq|LessThan5~1_combout ;
wire \u_core_seq|LessThan5~2_combout ;
wire \u_core_seq|LessThan5~3_combout ;
wire \u_core_seq|LessThan5~13_combout ;
wire \u_core_seq|LessThan5~14_combout ;
wire \u_core_seq|Selector98~0_combout ;
wire \u_core_seq|Add23~6 ;
wire \u_core_seq|Add23~1_sumout ;
wire \u_core_seq|LessThan5~10_combout ;
wire \u_core_seq|LessThan5~7_combout ;
wire \u_core_seq|LessThan5~6_combout ;
wire \u_core_seq|LessThan5~11_combout ;
wire \u_core_seq|LessThan5~8_combout ;
wire \u_core_seq|LessThan5~9_combout ;
wire \u_core_seq|LessThan5~12_combout ;
wire \u_core_seq|LessThan5~4_combout ;
wire \u_core_seq|LessThan5~5_combout ;
wire \u_core_seq|LessThan5~15_combout ;
wire \u_core_seq|Selector114~0_combout ;
wire \u_core_seq|Add22~49_sumout ;
wire \u_core_seq|Add22~50 ;
wire \u_core_seq|Add22~45_sumout ;
wire \u_core_seq|Add22~46 ;
wire \u_core_seq|Add22~41_sumout ;
wire \u_core_seq|Add22~42 ;
wire \u_core_seq|Add22~37_sumout ;
wire \u_core_seq|Add22~38 ;
wire \u_core_seq|Add22~33_sumout ;
wire \u_core_seq|Add22~34 ;
wire \u_core_seq|Add22~61_sumout ;
wire \u_core_seq|Add22~62 ;
wire \u_core_seq|Add22~57_sumout ;
wire \u_core_seq|Add22~58 ;
wire \u_core_seq|Add22~53_sumout ;
wire \u_core_seq|Add22~54 ;
wire \u_core_seq|Add22~29_sumout ;
wire \u_core_seq|Add22~30 ;
wire \u_core_seq|Add22~25_sumout ;
wire \u_core_seq|Add22~26 ;
wire \u_core_seq|Add22~21_sumout ;
wire \u_core_seq|Add22~22 ;
wire \u_core_seq|Add22~5_sumout ;
wire \u_core_seq|Add22~6 ;
wire \u_core_seq|Add22~17_sumout ;
wire \u_core_seq|Add22~18 ;
wire \u_core_seq|Add22~13_sumout ;
wire \u_core_seq|Add22~14 ;
wire \u_core_seq|Add22~9_sumout ;
wire \u_core_seq|LessThan4~0_combout ;
wire \u_core_seq|LessThan4~6_combout ;
wire \u_core_seq|LessThan4~4_combout ;
wire \u_core_seq|LessThan4~16_combout ;
wire \u_core_seq|LessThan4~14_combout ;
wire \u_core_seq|LessThan4~17_combout ;
wire \u_core_seq|LessThan4~1_combout ;
wire \u_core_seq|LessThan4~2_combout ;
wire \u_core_seq|LessThan4~10_combout ;
wire \u_core_seq|out_h_reg[0]~feeder_combout ;
wire \u_core_seq|LessThan4~9_combout ;
wire \u_core_seq|LessThan4~8_combout ;
wire \u_core_seq|out_h_reg[5]~feeder_combout ;
wire \u_core_seq|LessThan4~12_combout ;
wire \u_core_seq|LessThan4~7_combout ;
wire \u_core_seq|LessThan4~11_combout ;
wire \u_core_seq|LessThan4~13_combout ;
wire \u_core_seq|always1~0_combout ;
wire \u_core_seq|Selector191~0_combout ;
wire \u_core_seq|state.S_ROW_INIT~q ;
wire \u_core_seq|LessThan5~16_combout ;
wire \u_core_seq|LessThan5~17_combout ;
wire \u_core_seq|LessThan5~18_combout ;
wire \u_core_seq|Selector192~0_combout ;
wire \u_core_seq|state.S_PIXEL_START~q ;
wire \u_core_seq|state.S_READ00~q ;
wire \u_core_seq|state.S_READ10~q ;
wire \u_core_seq|state.S_READ01~q ;
wire \u_core_seq|state.S_READ11~q ;
wire \u_core_seq|state.S_MUL~q ;
wire \u_core_seq|state.S_WRITE~q ;
wire \u_core_seq|LessThan4~3_combout ;
wire \u_core_seq|LessThan4~5_combout ;
wire \u_core_seq|LessThan4~15_combout ;
wire \u_core_seq|Selector194~0_combout ;
wire \u_core_seq|state.S_ADVANCE~q ;
wire \u_core_seq|Add22~10 ;
wire \u_core_seq|Add22~1_sumout ;
wire \u_core_seq|Selector195~0_combout ;
wire \u_core_seq|Selector195~1_combout ;
wire \u_core_seq|state.S_DONE~q ;
wire \u_core_seq|Selector0~0_combout ;
wire \u_core_seq|done~q ;
wire \led_done~0_combout ;
wire \led_done~reg0_q ;
wire \rst_cnt[0]~0_combout ;
wire \Add1~86_cout ;
wire \Add1~17_sumout ;
wire \rst_cnt[1]~5_combout ;
wire \rst_cnt[1]~DUPLICATE_q ;
wire \Add1~18 ;
wire \Add1~13_sumout ;
wire \rst_cnt[2]~4_combout ;
wire \rst_cnt[2]~DUPLICATE_q ;
wire \Add1~14 ;
wire \Add1~9_sumout ;
wire \rst_cnt[3]~3_combout ;
wire \Add1~10 ;
wire \Add1~41_sumout ;
wire \rst_cnt[4]~11_combout ;
wire \Add1~42 ;
wire \Add1~37_sumout ;
wire \rst_cnt[5]~10_combout ;
wire \rst_cnt[5]~DUPLICATE_q ;
wire \Add1~38 ;
wire \Add1~33_sumout ;
wire \rst_cnt[6]~9_combout ;
wire \Add1~34 ;
wire \Add1~29_sumout ;
wire \rst_cnt[7]~8_combout ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \rst_cnt[8]~7_combout ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \rst_cnt[9]~6_combout ;
wire \Add1~22 ;
wire \Add1~5_sumout ;
wire \rst_cnt[10]~2_combout ;
wire \Add1~6 ;
wire \Add1~81_sumout ;
wire \rst_cnt[11]~21_combout ;
wire \Add1~82 ;
wire \Add1~77_sumout ;
wire \rst_cnt[12]~20_combout ;
wire \Add1~78 ;
wire \Add1~73_sumout ;
wire \rst_cnt[13]~19_combout ;
wire \Add1~74 ;
wire \Add1~69_sumout ;
wire \rst_cnt[14]~18_combout ;
wire \Add1~70 ;
wire \Add1~65_sumout ;
wire \rst_cnt[15]~17_combout ;
wire \Add1~66 ;
wire \Add1~1_sumout ;
wire \rst_cnt[16]~1_combout ;
wire \Equal1~1_combout ;
wire \rst_cnt[17]~DUPLICATE_q ;
wire \Add1~2 ;
wire \Add1~61_sumout ;
wire \rst_cnt[17]~16_combout ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \rst_cnt[18]~15_combout ;
wire \Add1~58 ;
wire \Add1~53_sumout ;
wire \rst_cnt[19]~14_combout ;
wire \Add1~54 ;
wire \Add1~49_sumout ;
wire \rst_cnt[20]~13_combout ;
wire \Add1~50 ;
wire \Add1~45_sumout ;
wire \rst_cnt[21]~12_combout ;
wire \Equal1~2_combout ;
wire \Equal1~0_combout ;
wire \Equal1~3_combout ;
wire \Equal1~4_combout ;
wire [19:0] deb_cnt;
wire [31:0] \u_core_simd4|mul_h ;
wire [31:0] \u_core_seq|mul_w ;
wire [11:0] clear_addr;
wire [15:0] \u_core_seq|out_w_reg ;
wire [15:0] \u_core_simd4|oy_cur ;
wire [15:0] \u_core_simd4|groups_per_row ;
wire [31:0] \u_core_seq|mul_h ;
wire [21:0] rst_cnt;
wire [15:0] \u_core_seq|oy_cur ;
wire [15:0] \u_core_seq|out_h_reg ;
wire [15:0] \u_core_simd4|out_h_reg ;
wire [15:0] \u_core_simd4|group_x ;
wire [15:0] \u_core_seq|ox_cur ;

wire [63:0] \u_core_simd4|Mult1~8_RESULTA_bus ;
wire [63:0] \u_core_simd4|Mult0~mac_RESULTA_bus ;
wire [63:0] \u_core_seq|Mult0~8_RESULTA_bus ;
wire [63:0] \u_core_seq|Mult1~8_RESULTA_bus ;

assign \u_core_simd4|Mult1~8_resulta  = \u_core_simd4|Mult1~8_RESULTA_bus [0];
assign \u_core_simd4|Mult1~9  = \u_core_simd4|Mult1~8_RESULTA_bus [1];
assign \u_core_simd4|Mult1~10  = \u_core_simd4|Mult1~8_RESULTA_bus [2];
assign \u_core_simd4|Mult1~11  = \u_core_simd4|Mult1~8_RESULTA_bus [3];
assign \u_core_simd4|Mult1~12  = \u_core_simd4|Mult1~8_RESULTA_bus [4];
assign \u_core_simd4|Mult1~13  = \u_core_simd4|Mult1~8_RESULTA_bus [5];
assign \u_core_simd4|Mult1~14  = \u_core_simd4|Mult1~8_RESULTA_bus [6];
assign \u_core_simd4|Mult1~15  = \u_core_simd4|Mult1~8_RESULTA_bus [7];
assign \u_core_simd4|mul_h [8] = \u_core_simd4|Mult1~8_RESULTA_bus [8];
assign \u_core_simd4|mul_h [9] = \u_core_simd4|Mult1~8_RESULTA_bus [9];
assign \u_core_simd4|mul_h [10] = \u_core_simd4|Mult1~8_RESULTA_bus [10];
assign \u_core_simd4|mul_h [11] = \u_core_simd4|Mult1~8_RESULTA_bus [11];
assign \u_core_simd4|mul_h [12] = \u_core_simd4|Mult1~8_RESULTA_bus [12];
assign \u_core_simd4|mul_h [13] = \u_core_simd4|Mult1~8_RESULTA_bus [13];
assign \u_core_simd4|mul_h [14] = \u_core_simd4|Mult1~8_RESULTA_bus [14];
assign \u_core_simd4|mul_h [15] = \u_core_simd4|Mult1~8_RESULTA_bus [15];
assign \u_core_simd4|mul_h [16] = \u_core_simd4|Mult1~8_RESULTA_bus [16];
assign \u_core_simd4|mul_h [17] = \u_core_simd4|Mult1~8_RESULTA_bus [17];
assign \u_core_simd4|mul_h [18] = \u_core_simd4|Mult1~8_RESULTA_bus [18];
assign \u_core_simd4|mul_h [19] = \u_core_simd4|Mult1~8_RESULTA_bus [19];
assign \u_core_simd4|mul_h [20] = \u_core_simd4|Mult1~8_RESULTA_bus [20];
assign \u_core_simd4|mul_h [21] = \u_core_simd4|Mult1~8_RESULTA_bus [21];
assign \u_core_simd4|mul_h [22] = \u_core_simd4|Mult1~8_RESULTA_bus [22];
assign \u_core_simd4|mul_h [23] = \u_core_simd4|Mult1~8_RESULTA_bus [23];
assign \u_core_simd4|Mult1~16  = \u_core_simd4|Mult1~8_RESULTA_bus [24];
assign \u_core_simd4|Mult1~17  = \u_core_simd4|Mult1~8_RESULTA_bus [25];
assign \u_core_simd4|Mult1~18  = \u_core_simd4|Mult1~8_RESULTA_bus [26];
assign \u_core_simd4|Mult1~19  = \u_core_simd4|Mult1~8_RESULTA_bus [27];
assign \u_core_simd4|Mult1~20  = \u_core_simd4|Mult1~8_RESULTA_bus [28];
assign \u_core_simd4|Mult1~21  = \u_core_simd4|Mult1~8_RESULTA_bus [29];
assign \u_core_simd4|Mult1~22  = \u_core_simd4|Mult1~8_RESULTA_bus [30];
assign \u_core_simd4|Mult1~23  = \u_core_simd4|Mult1~8_RESULTA_bus [31];
assign \u_core_simd4|Mult1~24  = \u_core_simd4|Mult1~8_RESULTA_bus [32];
assign \u_core_simd4|Mult1~25  = \u_core_simd4|Mult1~8_RESULTA_bus [33];
assign \u_core_simd4|Mult1~26  = \u_core_simd4|Mult1~8_RESULTA_bus [34];
assign \u_core_simd4|Mult1~27  = \u_core_simd4|Mult1~8_RESULTA_bus [35];
assign \u_core_simd4|Mult1~28  = \u_core_simd4|Mult1~8_RESULTA_bus [36];
assign \u_core_simd4|Mult1~29  = \u_core_simd4|Mult1~8_RESULTA_bus [37];
assign \u_core_simd4|Mult1~30  = \u_core_simd4|Mult1~8_RESULTA_bus [38];
assign \u_core_simd4|Mult1~31  = \u_core_simd4|Mult1~8_RESULTA_bus [39];
assign \u_core_simd4|Mult1~32  = \u_core_simd4|Mult1~8_RESULTA_bus [40];
assign \u_core_simd4|Mult1~33  = \u_core_simd4|Mult1~8_RESULTA_bus [41];
assign \u_core_simd4|Mult1~34  = \u_core_simd4|Mult1~8_RESULTA_bus [42];
assign \u_core_simd4|Mult1~35  = \u_core_simd4|Mult1~8_RESULTA_bus [43];
assign \u_core_simd4|Mult1~36  = \u_core_simd4|Mult1~8_RESULTA_bus [44];
assign \u_core_simd4|Mult1~37  = \u_core_simd4|Mult1~8_RESULTA_bus [45];
assign \u_core_simd4|Mult1~38  = \u_core_simd4|Mult1~8_RESULTA_bus [46];
assign \u_core_simd4|Mult1~39  = \u_core_simd4|Mult1~8_RESULTA_bus [47];
assign \u_core_simd4|Mult1~40  = \u_core_simd4|Mult1~8_RESULTA_bus [48];
assign \u_core_simd4|Mult1~41  = \u_core_simd4|Mult1~8_RESULTA_bus [49];
assign \u_core_simd4|Mult1~42  = \u_core_simd4|Mult1~8_RESULTA_bus [50];
assign \u_core_simd4|Mult1~43  = \u_core_simd4|Mult1~8_RESULTA_bus [51];
assign \u_core_simd4|Mult1~44  = \u_core_simd4|Mult1~8_RESULTA_bus [52];
assign \u_core_simd4|Mult1~45  = \u_core_simd4|Mult1~8_RESULTA_bus [53];
assign \u_core_simd4|Mult1~46  = \u_core_simd4|Mult1~8_RESULTA_bus [54];
assign \u_core_simd4|Mult1~47  = \u_core_simd4|Mult1~8_RESULTA_bus [55];
assign \u_core_simd4|Mult1~48  = \u_core_simd4|Mult1~8_RESULTA_bus [56];
assign \u_core_simd4|Mult1~49  = \u_core_simd4|Mult1~8_RESULTA_bus [57];
assign \u_core_simd4|Mult1~50  = \u_core_simd4|Mult1~8_RESULTA_bus [58];
assign \u_core_simd4|Mult1~51  = \u_core_simd4|Mult1~8_RESULTA_bus [59];
assign \u_core_simd4|Mult1~52  = \u_core_simd4|Mult1~8_RESULTA_bus [60];
assign \u_core_simd4|Mult1~53  = \u_core_simd4|Mult1~8_RESULTA_bus [61];
assign \u_core_simd4|Mult1~54  = \u_core_simd4|Mult1~8_RESULTA_bus [62];
assign \u_core_simd4|Mult1~55  = \u_core_simd4|Mult1~8_RESULTA_bus [63];

assign \u_core_simd4|Mult0~mac_resulta  = \u_core_simd4|Mult0~mac_RESULTA_bus [0];
assign \u_core_simd4|Mult0~317  = \u_core_simd4|Mult0~mac_RESULTA_bus [1];
assign \u_core_simd4|Mult0~318  = \u_core_simd4|Mult0~mac_RESULTA_bus [2];
assign \u_core_simd4|Mult0~319  = \u_core_simd4|Mult0~mac_RESULTA_bus [3];
assign \u_core_simd4|Mult0~320  = \u_core_simd4|Mult0~mac_RESULTA_bus [4];
assign \u_core_simd4|Mult0~321  = \u_core_simd4|Mult0~mac_RESULTA_bus [5];
assign \u_core_simd4|Mult0~322  = \u_core_simd4|Mult0~mac_RESULTA_bus [6];
assign \u_core_simd4|Mult0~323  = \u_core_simd4|Mult0~mac_RESULTA_bus [7];
assign \u_core_simd4|Mult0~324  = \u_core_simd4|Mult0~mac_RESULTA_bus [8];
assign \u_core_simd4|Mult0~325  = \u_core_simd4|Mult0~mac_RESULTA_bus [9];
assign \u_core_simd4|Mult0~326  = \u_core_simd4|Mult0~mac_RESULTA_bus [10];
assign \u_core_simd4|Mult0~327  = \u_core_simd4|Mult0~mac_RESULTA_bus [11];
assign \u_core_simd4|Mult0~328  = \u_core_simd4|Mult0~mac_RESULTA_bus [12];
assign \u_core_simd4|Mult0~329  = \u_core_simd4|Mult0~mac_RESULTA_bus [13];
assign \u_core_simd4|Mult0~330  = \u_core_simd4|Mult0~mac_RESULTA_bus [14];
assign \u_core_simd4|Mult0~331  = \u_core_simd4|Mult0~mac_RESULTA_bus [15];
assign \u_core_simd4|Mult0~332  = \u_core_simd4|Mult0~mac_RESULTA_bus [16];
assign \u_core_simd4|Mult0~333  = \u_core_simd4|Mult0~mac_RESULTA_bus [17];
assign \u_core_simd4|Mult0~334  = \u_core_simd4|Mult0~mac_RESULTA_bus [18];
assign \u_core_simd4|Mult0~335  = \u_core_simd4|Mult0~mac_RESULTA_bus [19];
assign \u_core_simd4|Mult0~336  = \u_core_simd4|Mult0~mac_RESULTA_bus [20];
assign \u_core_simd4|Mult0~337  = \u_core_simd4|Mult0~mac_RESULTA_bus [21];
assign \u_core_simd4|Mult0~338  = \u_core_simd4|Mult0~mac_RESULTA_bus [22];
assign \u_core_simd4|Mult0~339  = \u_core_simd4|Mult0~mac_RESULTA_bus [23];
assign \u_core_simd4|Mult0~8  = \u_core_simd4|Mult0~mac_RESULTA_bus [24];
assign \u_core_simd4|Mult0~9  = \u_core_simd4|Mult0~mac_RESULTA_bus [25];
assign \u_core_simd4|Mult0~10  = \u_core_simd4|Mult0~mac_RESULTA_bus [26];
assign \u_core_simd4|Mult0~11  = \u_core_simd4|Mult0~mac_RESULTA_bus [27];
assign \u_core_simd4|Mult0~12  = \u_core_simd4|Mult0~mac_RESULTA_bus [28];
assign \u_core_simd4|Mult0~13  = \u_core_simd4|Mult0~mac_RESULTA_bus [29];
assign \u_core_simd4|Mult0~14  = \u_core_simd4|Mult0~mac_RESULTA_bus [30];
assign \u_core_simd4|Mult0~15  = \u_core_simd4|Mult0~mac_RESULTA_bus [31];
assign \u_core_simd4|Mult0~16  = \u_core_simd4|Mult0~mac_RESULTA_bus [32];
assign \u_core_simd4|Mult0~17  = \u_core_simd4|Mult0~mac_RESULTA_bus [33];
assign \u_core_simd4|Mult0~18  = \u_core_simd4|Mult0~mac_RESULTA_bus [34];
assign \u_core_simd4|Mult0~19  = \u_core_simd4|Mult0~mac_RESULTA_bus [35];
assign \u_core_simd4|Mult0~20  = \u_core_simd4|Mult0~mac_RESULTA_bus [36];
assign \u_core_simd4|Mult0~21  = \u_core_simd4|Mult0~mac_RESULTA_bus [37];
assign \u_core_simd4|Mult0~22  = \u_core_simd4|Mult0~mac_RESULTA_bus [38];
assign \u_core_simd4|Mult0~23  = \u_core_simd4|Mult0~mac_RESULTA_bus [39];
assign \u_core_simd4|Mult0~24  = \u_core_simd4|Mult0~mac_RESULTA_bus [40];
assign \u_core_simd4|Mult0~25  = \u_core_simd4|Mult0~mac_RESULTA_bus [41];
assign \u_core_simd4|Mult0~26  = \u_core_simd4|Mult0~mac_RESULTA_bus [42];
assign \u_core_simd4|Mult0~27  = \u_core_simd4|Mult0~mac_RESULTA_bus [43];
assign \u_core_simd4|Mult0~28  = \u_core_simd4|Mult0~mac_RESULTA_bus [44];
assign \u_core_simd4|Mult0~29  = \u_core_simd4|Mult0~mac_RESULTA_bus [45];
assign \u_core_simd4|Mult0~30  = \u_core_simd4|Mult0~mac_RESULTA_bus [46];
assign \u_core_simd4|Mult0~31  = \u_core_simd4|Mult0~mac_RESULTA_bus [47];
assign \u_core_simd4|Mult0~32  = \u_core_simd4|Mult0~mac_RESULTA_bus [48];
assign \u_core_simd4|Mult0~33  = \u_core_simd4|Mult0~mac_RESULTA_bus [49];
assign \u_core_simd4|Mult0~34  = \u_core_simd4|Mult0~mac_RESULTA_bus [50];
assign \u_core_simd4|Mult0~35  = \u_core_simd4|Mult0~mac_RESULTA_bus [51];
assign \u_core_simd4|Mult0~36  = \u_core_simd4|Mult0~mac_RESULTA_bus [52];
assign \u_core_simd4|Mult0~37  = \u_core_simd4|Mult0~mac_RESULTA_bus [53];
assign \u_core_simd4|Mult0~38  = \u_core_simd4|Mult0~mac_RESULTA_bus [54];
assign \u_core_simd4|Mult0~39  = \u_core_simd4|Mult0~mac_RESULTA_bus [55];
assign \u_core_simd4|Mult0~40  = \u_core_simd4|Mult0~mac_RESULTA_bus [56];
assign \u_core_simd4|Mult0~41  = \u_core_simd4|Mult0~mac_RESULTA_bus [57];
assign \u_core_simd4|Mult0~42  = \u_core_simd4|Mult0~mac_RESULTA_bus [58];
assign \u_core_simd4|Mult0~43  = \u_core_simd4|Mult0~mac_RESULTA_bus [59];
assign \u_core_simd4|Mult0~44  = \u_core_simd4|Mult0~mac_RESULTA_bus [60];
assign \u_core_simd4|Mult0~45  = \u_core_simd4|Mult0~mac_RESULTA_bus [61];
assign \u_core_simd4|Mult0~46  = \u_core_simd4|Mult0~mac_RESULTA_bus [62];
assign \u_core_simd4|Mult0~47  = \u_core_simd4|Mult0~mac_RESULTA_bus [63];

assign \u_core_seq|Mult0~8_resulta  = \u_core_seq|Mult0~8_RESULTA_bus [0];
assign \u_core_seq|Mult0~9  = \u_core_seq|Mult0~8_RESULTA_bus [1];
assign \u_core_seq|Mult0~10  = \u_core_seq|Mult0~8_RESULTA_bus [2];
assign \u_core_seq|Mult0~11  = \u_core_seq|Mult0~8_RESULTA_bus [3];
assign \u_core_seq|Mult0~12  = \u_core_seq|Mult0~8_RESULTA_bus [4];
assign \u_core_seq|Mult0~13  = \u_core_seq|Mult0~8_RESULTA_bus [5];
assign \u_core_seq|Mult0~14  = \u_core_seq|Mult0~8_RESULTA_bus [6];
assign \u_core_seq|Mult0~15  = \u_core_seq|Mult0~8_RESULTA_bus [7];
assign \u_core_seq|mul_w [8] = \u_core_seq|Mult0~8_RESULTA_bus [8];
assign \u_core_seq|mul_w [9] = \u_core_seq|Mult0~8_RESULTA_bus [9];
assign \u_core_seq|mul_w [10] = \u_core_seq|Mult0~8_RESULTA_bus [10];
assign \u_core_seq|mul_w [11] = \u_core_seq|Mult0~8_RESULTA_bus [11];
assign \u_core_seq|mul_w [12] = \u_core_seq|Mult0~8_RESULTA_bus [12];
assign \u_core_seq|mul_w [13] = \u_core_seq|Mult0~8_RESULTA_bus [13];
assign \u_core_seq|mul_w [14] = \u_core_seq|Mult0~8_RESULTA_bus [14];
assign \u_core_seq|mul_w [15] = \u_core_seq|Mult0~8_RESULTA_bus [15];
assign \u_core_seq|mul_w [16] = \u_core_seq|Mult0~8_RESULTA_bus [16];
assign \u_core_seq|mul_w [17] = \u_core_seq|Mult0~8_RESULTA_bus [17];
assign \u_core_seq|mul_w [18] = \u_core_seq|Mult0~8_RESULTA_bus [18];
assign \u_core_seq|mul_w [19] = \u_core_seq|Mult0~8_RESULTA_bus [19];
assign \u_core_seq|mul_w [20] = \u_core_seq|Mult0~8_RESULTA_bus [20];
assign \u_core_seq|mul_w [21] = \u_core_seq|Mult0~8_RESULTA_bus [21];
assign \u_core_seq|mul_w [22] = \u_core_seq|Mult0~8_RESULTA_bus [22];
assign \u_core_seq|mul_w [23] = \u_core_seq|Mult0~8_RESULTA_bus [23];
assign \u_core_seq|Mult0~16  = \u_core_seq|Mult0~8_RESULTA_bus [24];
assign \u_core_seq|Mult0~17  = \u_core_seq|Mult0~8_RESULTA_bus [25];
assign \u_core_seq|Mult0~18  = \u_core_seq|Mult0~8_RESULTA_bus [26];
assign \u_core_seq|Mult0~19  = \u_core_seq|Mult0~8_RESULTA_bus [27];
assign \u_core_seq|Mult0~20  = \u_core_seq|Mult0~8_RESULTA_bus [28];
assign \u_core_seq|Mult0~21  = \u_core_seq|Mult0~8_RESULTA_bus [29];
assign \u_core_seq|Mult0~22  = \u_core_seq|Mult0~8_RESULTA_bus [30];
assign \u_core_seq|Mult0~23  = \u_core_seq|Mult0~8_RESULTA_bus [31];
assign \u_core_seq|Mult0~24  = \u_core_seq|Mult0~8_RESULTA_bus [32];
assign \u_core_seq|Mult0~25  = \u_core_seq|Mult0~8_RESULTA_bus [33];
assign \u_core_seq|Mult0~26  = \u_core_seq|Mult0~8_RESULTA_bus [34];
assign \u_core_seq|Mult0~27  = \u_core_seq|Mult0~8_RESULTA_bus [35];
assign \u_core_seq|Mult0~28  = \u_core_seq|Mult0~8_RESULTA_bus [36];
assign \u_core_seq|Mult0~29  = \u_core_seq|Mult0~8_RESULTA_bus [37];
assign \u_core_seq|Mult0~30  = \u_core_seq|Mult0~8_RESULTA_bus [38];
assign \u_core_seq|Mult0~31  = \u_core_seq|Mult0~8_RESULTA_bus [39];
assign \u_core_seq|Mult0~32  = \u_core_seq|Mult0~8_RESULTA_bus [40];
assign \u_core_seq|Mult0~33  = \u_core_seq|Mult0~8_RESULTA_bus [41];
assign \u_core_seq|Mult0~34  = \u_core_seq|Mult0~8_RESULTA_bus [42];
assign \u_core_seq|Mult0~35  = \u_core_seq|Mult0~8_RESULTA_bus [43];
assign \u_core_seq|Mult0~36  = \u_core_seq|Mult0~8_RESULTA_bus [44];
assign \u_core_seq|Mult0~37  = \u_core_seq|Mult0~8_RESULTA_bus [45];
assign \u_core_seq|Mult0~38  = \u_core_seq|Mult0~8_RESULTA_bus [46];
assign \u_core_seq|Mult0~39  = \u_core_seq|Mult0~8_RESULTA_bus [47];
assign \u_core_seq|Mult0~40  = \u_core_seq|Mult0~8_RESULTA_bus [48];
assign \u_core_seq|Mult0~41  = \u_core_seq|Mult0~8_RESULTA_bus [49];
assign \u_core_seq|Mult0~42  = \u_core_seq|Mult0~8_RESULTA_bus [50];
assign \u_core_seq|Mult0~43  = \u_core_seq|Mult0~8_RESULTA_bus [51];
assign \u_core_seq|Mult0~44  = \u_core_seq|Mult0~8_RESULTA_bus [52];
assign \u_core_seq|Mult0~45  = \u_core_seq|Mult0~8_RESULTA_bus [53];
assign \u_core_seq|Mult0~46  = \u_core_seq|Mult0~8_RESULTA_bus [54];
assign \u_core_seq|Mult0~47  = \u_core_seq|Mult0~8_RESULTA_bus [55];
assign \u_core_seq|Mult0~48  = \u_core_seq|Mult0~8_RESULTA_bus [56];
assign \u_core_seq|Mult0~49  = \u_core_seq|Mult0~8_RESULTA_bus [57];
assign \u_core_seq|Mult0~50  = \u_core_seq|Mult0~8_RESULTA_bus [58];
assign \u_core_seq|Mult0~51  = \u_core_seq|Mult0~8_RESULTA_bus [59];
assign \u_core_seq|Mult0~52  = \u_core_seq|Mult0~8_RESULTA_bus [60];
assign \u_core_seq|Mult0~53  = \u_core_seq|Mult0~8_RESULTA_bus [61];
assign \u_core_seq|Mult0~54  = \u_core_seq|Mult0~8_RESULTA_bus [62];
assign \u_core_seq|Mult0~55  = \u_core_seq|Mult0~8_RESULTA_bus [63];

assign \u_core_seq|Mult1~8_resulta  = \u_core_seq|Mult1~8_RESULTA_bus [0];
assign \u_core_seq|Mult1~9  = \u_core_seq|Mult1~8_RESULTA_bus [1];
assign \u_core_seq|Mult1~10  = \u_core_seq|Mult1~8_RESULTA_bus [2];
assign \u_core_seq|Mult1~11  = \u_core_seq|Mult1~8_RESULTA_bus [3];
assign \u_core_seq|Mult1~12  = \u_core_seq|Mult1~8_RESULTA_bus [4];
assign \u_core_seq|Mult1~13  = \u_core_seq|Mult1~8_RESULTA_bus [5];
assign \u_core_seq|Mult1~14  = \u_core_seq|Mult1~8_RESULTA_bus [6];
assign \u_core_seq|Mult1~15  = \u_core_seq|Mult1~8_RESULTA_bus [7];
assign \u_core_seq|mul_h [8] = \u_core_seq|Mult1~8_RESULTA_bus [8];
assign \u_core_seq|mul_h [9] = \u_core_seq|Mult1~8_RESULTA_bus [9];
assign \u_core_seq|mul_h [10] = \u_core_seq|Mult1~8_RESULTA_bus [10];
assign \u_core_seq|mul_h [11] = \u_core_seq|Mult1~8_RESULTA_bus [11];
assign \u_core_seq|mul_h [12] = \u_core_seq|Mult1~8_RESULTA_bus [12];
assign \u_core_seq|mul_h [13] = \u_core_seq|Mult1~8_RESULTA_bus [13];
assign \u_core_seq|mul_h [14] = \u_core_seq|Mult1~8_RESULTA_bus [14];
assign \u_core_seq|mul_h [15] = \u_core_seq|Mult1~8_RESULTA_bus [15];
assign \u_core_seq|mul_h [16] = \u_core_seq|Mult1~8_RESULTA_bus [16];
assign \u_core_seq|mul_h [17] = \u_core_seq|Mult1~8_RESULTA_bus [17];
assign \u_core_seq|mul_h [18] = \u_core_seq|Mult1~8_RESULTA_bus [18];
assign \u_core_seq|mul_h [19] = \u_core_seq|Mult1~8_RESULTA_bus [19];
assign \u_core_seq|mul_h [20] = \u_core_seq|Mult1~8_RESULTA_bus [20];
assign \u_core_seq|mul_h [21] = \u_core_seq|Mult1~8_RESULTA_bus [21];
assign \u_core_seq|mul_h [22] = \u_core_seq|Mult1~8_RESULTA_bus [22];
assign \u_core_seq|mul_h [23] = \u_core_seq|Mult1~8_RESULTA_bus [23];
assign \u_core_seq|Mult1~16  = \u_core_seq|Mult1~8_RESULTA_bus [24];
assign \u_core_seq|Mult1~17  = \u_core_seq|Mult1~8_RESULTA_bus [25];
assign \u_core_seq|Mult1~18  = \u_core_seq|Mult1~8_RESULTA_bus [26];
assign \u_core_seq|Mult1~19  = \u_core_seq|Mult1~8_RESULTA_bus [27];
assign \u_core_seq|Mult1~20  = \u_core_seq|Mult1~8_RESULTA_bus [28];
assign \u_core_seq|Mult1~21  = \u_core_seq|Mult1~8_RESULTA_bus [29];
assign \u_core_seq|Mult1~22  = \u_core_seq|Mult1~8_RESULTA_bus [30];
assign \u_core_seq|Mult1~23  = \u_core_seq|Mult1~8_RESULTA_bus [31];
assign \u_core_seq|Mult1~24  = \u_core_seq|Mult1~8_RESULTA_bus [32];
assign \u_core_seq|Mult1~25  = \u_core_seq|Mult1~8_RESULTA_bus [33];
assign \u_core_seq|Mult1~26  = \u_core_seq|Mult1~8_RESULTA_bus [34];
assign \u_core_seq|Mult1~27  = \u_core_seq|Mult1~8_RESULTA_bus [35];
assign \u_core_seq|Mult1~28  = \u_core_seq|Mult1~8_RESULTA_bus [36];
assign \u_core_seq|Mult1~29  = \u_core_seq|Mult1~8_RESULTA_bus [37];
assign \u_core_seq|Mult1~30  = \u_core_seq|Mult1~8_RESULTA_bus [38];
assign \u_core_seq|Mult1~31  = \u_core_seq|Mult1~8_RESULTA_bus [39];
assign \u_core_seq|Mult1~32  = \u_core_seq|Mult1~8_RESULTA_bus [40];
assign \u_core_seq|Mult1~33  = \u_core_seq|Mult1~8_RESULTA_bus [41];
assign \u_core_seq|Mult1~34  = \u_core_seq|Mult1~8_RESULTA_bus [42];
assign \u_core_seq|Mult1~35  = \u_core_seq|Mult1~8_RESULTA_bus [43];
assign \u_core_seq|Mult1~36  = \u_core_seq|Mult1~8_RESULTA_bus [44];
assign \u_core_seq|Mult1~37  = \u_core_seq|Mult1~8_RESULTA_bus [45];
assign \u_core_seq|Mult1~38  = \u_core_seq|Mult1~8_RESULTA_bus [46];
assign \u_core_seq|Mult1~39  = \u_core_seq|Mult1~8_RESULTA_bus [47];
assign \u_core_seq|Mult1~40  = \u_core_seq|Mult1~8_RESULTA_bus [48];
assign \u_core_seq|Mult1~41  = \u_core_seq|Mult1~8_RESULTA_bus [49];
assign \u_core_seq|Mult1~42  = \u_core_seq|Mult1~8_RESULTA_bus [50];
assign \u_core_seq|Mult1~43  = \u_core_seq|Mult1~8_RESULTA_bus [51];
assign \u_core_seq|Mult1~44  = \u_core_seq|Mult1~8_RESULTA_bus [52];
assign \u_core_seq|Mult1~45  = \u_core_seq|Mult1~8_RESULTA_bus [53];
assign \u_core_seq|Mult1~46  = \u_core_seq|Mult1~8_RESULTA_bus [54];
assign \u_core_seq|Mult1~47  = \u_core_seq|Mult1~8_RESULTA_bus [55];
assign \u_core_seq|Mult1~48  = \u_core_seq|Mult1~8_RESULTA_bus [56];
assign \u_core_seq|Mult1~49  = \u_core_seq|Mult1~8_RESULTA_bus [57];
assign \u_core_seq|Mult1~50  = \u_core_seq|Mult1~8_RESULTA_bus [58];
assign \u_core_seq|Mult1~51  = \u_core_seq|Mult1~8_RESULTA_bus [59];
assign \u_core_seq|Mult1~52  = \u_core_seq|Mult1~8_RESULTA_bus [60];
assign \u_core_seq|Mult1~53  = \u_core_seq|Mult1~8_RESULTA_bus [61];
assign \u_core_seq|Mult1~54  = \u_core_seq|Mult1~8_RESULTA_bus [62];
assign \u_core_seq|Mult1~55  = \u_core_seq|Mult1~8_RESULTA_bus [63];

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \led_done~output (
	.i(\led_done~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_done),
	.obar());
// synopsys translate_off
defparam \led_done~output .bus_hold = "false";
defparam \led_done~output .open_drain_output = "false";
defparam \led_done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \led_reset_evt~output (
	.i(\Equal1~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_reset_evt),
	.obar());
// synopsys translate_off
defparam \led_reset_evt~output .bus_hold = "false";
defparam \led_reset_evt~output .open_drain_output = "false";
defparam \led_reset_evt~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \led_start_on~output (
	.i(\sw_debounced~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_start_on),
	.obar());
// synopsys translate_off
defparam \led_start_on~output .bus_hold = "false";
defparam \led_start_on~output .open_drain_output = "false";
defparam \led_start_on~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \led_simd_mode~output (
	.i(\mode_simd_sw~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_simd_mode),
	.obar());
// synopsys translate_off
defparam \led_simd_mode~output .bus_hold = "false";
defparam \led_simd_mode~output .open_drain_output = "false";
defparam \led_simd_mode~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_50~input (
	.i(clk_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_50~input_o ));
// synopsys translate_off
defparam \clk_50~input .bus_hold = "false";
defparam \clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_50~inputCLKENA0 (
	.inclk(\clk_50~input_o ),
	.ena(vcc),
	.outclk(\clk_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_50~inputCLKENA0 .clock_type = "global clock";
defparam \clk_50~inputCLKENA0 .disable_mode = "low";
defparam \clk_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N51
cyclonev_lcell_comb \clear_addr[0]~0 (
// Equation(s):
// \clear_addr[0]~0_combout  = !clear_addr[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!clear_addr[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clear_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clear_addr[0]~0 .extended_lut = "off";
defparam \clear_addr[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \clear_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \rst_n~inputCLKENA0 (
	.inclk(\rst_n~input_o ),
	.ena(vcc),
	.outclk(\rst_n~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \rst_n~inputCLKENA0 .clock_type = "global clock";
defparam \rst_n~inputCLKENA0 .disable_mode = "low";
defparam \rst_n~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \rst_n~inputCLKENA0 .ena_register_power_up = "high";
defparam \rst_n~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X81_Y4_N53
dffeas \clear_addr[0] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\clear_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[0] .is_wysiwyg = "true";
defparam \clear_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N0
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( clear_addr[1] ) + ( clear_addr[0] ) + ( !VCC ))
// \Add2~42  = CARRY(( clear_addr[1] ) + ( clear_addr[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clear_addr[0]),
	.datad(!clear_addr[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N2
dffeas \clear_addr[1] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[1] .is_wysiwyg = "true";
defparam \clear_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N3
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( clear_addr[2] ) + ( GND ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( clear_addr[2] ) + ( GND ) + ( \Add2~42  ))

	.dataa(!clear_addr[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N5
dffeas \clear_addr[2] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[2] .is_wysiwyg = "true";
defparam \clear_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N6
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \clear_addr[3]~DUPLICATE_q  ) + ( GND ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( \clear_addr[3]~DUPLICATE_q  ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(!\clear_addr[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N8
dffeas \clear_addr[3]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear_addr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clear_addr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N9
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( clear_addr[4] ) + ( GND ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( clear_addr[4] ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clear_addr[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N11
dffeas \clear_addr[4] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[4] .is_wysiwyg = "true";
defparam \clear_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N12
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( clear_addr[5] ) + ( GND ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( clear_addr[5] ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(!clear_addr[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N13
dffeas \clear_addr[5] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[5] .is_wysiwyg = "true";
defparam \clear_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N15
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( clear_addr[6] ) + ( GND ) + ( \Add2~26  ))
// \Add2~2  = CARRY(( clear_addr[6] ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clear_addr[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N17
dffeas \clear_addr[6] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[6] .is_wysiwyg = "true";
defparam \clear_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N18
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( clear_addr[7] ) + ( GND ) + ( \Add2~2  ))
// \Add2~22  = CARRY(( clear_addr[7] ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clear_addr[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N20
dffeas \clear_addr[7] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[7] .is_wysiwyg = "true";
defparam \clear_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N21
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( clear_addr[8] ) + ( GND ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( clear_addr[8] ) + ( GND ) + ( \Add2~22  ))

	.dataa(!clear_addr[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N23
dffeas \clear_addr[8] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[8] .is_wysiwyg = "true";
defparam \clear_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( clear_addr[9] ) + ( GND ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( clear_addr[9] ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clear_addr[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N26
dffeas \clear_addr[9] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[9] .is_wysiwyg = "true";
defparam \clear_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N27
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( clear_addr[10] ) + ( GND ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( clear_addr[10] ) + ( GND ) + ( \Add2~14  ))

	.dataa(!clear_addr[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N29
dffeas \clear_addr[10] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[10] .is_wysiwyg = "true";
defparam \clear_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( clear_addr[11] ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(!clear_addr[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N32
dffeas \clear_addr[11] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[11] .is_wysiwyg = "true";
defparam \clear_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N57
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( clear_addr[8] & ( clear_addr[9] & ( (clear_addr[7] & (clear_addr[11] & clear_addr[10])) ) ) )

	.dataa(!clear_addr[7]),
	.datab(gnd),
	.datac(!clear_addr[11]),
	.datad(!clear_addr[10]),
	.datae(!clear_addr[8]),
	.dataf(!clear_addr[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0000000000000005;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N7
dffeas \clear_addr[3] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clear_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clear_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \clear_addr[3] .is_wysiwyg = "true";
defparam \clear_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( clear_addr[5] & ( (clear_addr[1] & (clear_addr[4] & (clear_addr[2] & clear_addr[3]))) ) )

	.dataa(!clear_addr[1]),
	.datab(!clear_addr[4]),
	.datac(!clear_addr[2]),
	.datad(!clear_addr[3]),
	.datae(gnd),
	.dataf(!clear_addr[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0000000000010001;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \clear_active~0 (
// Equation(s):
// \clear_active~0_combout  = ( \clear_active~q  & ( clear_addr[0] ) ) # ( !\clear_active~q  & ( clear_addr[0] & ( (\Equal2~0_combout  & (\Equal2~1_combout  & clear_addr[6])) ) ) ) # ( \clear_active~q  & ( !clear_addr[0] ) )

	.dataa(gnd),
	.datab(!\Equal2~0_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!clear_addr[6]),
	.datae(!\clear_active~q ),
	.dataf(!clear_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clear_active~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clear_active~0 .extended_lut = "off";
defparam \clear_active~0 .lut_mask = 64'h0000FFFF0003FFFF;
defparam \clear_active~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N44
dffeas clear_active(
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\clear_active~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam clear_active.is_wysiwyg = "true";
defparam clear_active.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \start_sw~input (
	.i(start_sw),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_sw~input_o ));
// synopsys translate_off
defparam \start_sw~input .bus_hold = "false";
defparam \start_sw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N1
dffeas sw_meta(
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\start_sw~input_o ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw_meta~q ),
	.prn(vcc));
// synopsys translate_off
defparam sw_meta.is_wysiwyg = "true";
defparam sw_meta.power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N37
dffeas sw_sync(
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sw_meta~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam sw_sync.is_wysiwyg = "true";
defparam sw_sync.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = !\sw_debounced~q  $ (!\sw_sync~q )

	.dataa(gnd),
	.datab(!\sw_debounced~q ),
	.datac(gnd),
	.datad(!\sw_sync~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N21
cyclonev_lcell_comb \deb_cnt[7]~0 (
// Equation(s):
// \deb_cnt[7]~0_combout  = ( \Equal0~4_combout  & ( \always1~0_combout  ) ) # ( !\Equal0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deb_cnt[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deb_cnt[7]~0 .extended_lut = "off";
defparam \deb_cnt[7]~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \deb_cnt[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N41
dffeas \deb_cnt[13]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb_cnt[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[13]~DUPLICATE .is_wysiwyg = "true";
defparam \deb_cnt[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N0
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \deb_cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add0~18  = CARRY(( \deb_cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\deb_cnt[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N2
dffeas \deb_cnt[0]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb_cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \deb_cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N3
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \deb_cnt[1]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))
// \Add0~10  = CARRY(( \deb_cnt[1]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))

	.dataa(!\deb_cnt[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N5
dffeas \deb_cnt[1]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \deb_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N6
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \deb_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~50  = CARRY(( \deb_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!\deb_cnt[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N8
dffeas \deb_cnt[2]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \deb_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N9
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( deb_cnt[3] ) + ( GND ) + ( \Add0~50  ))
// \Add0~38  = CARRY(( deb_cnt[3] ) + ( GND ) + ( \Add0~50  ))

	.dataa(!deb_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N10
dffeas \deb_cnt[3] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[3] .is_wysiwyg = "true";
defparam \deb_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N12
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \deb_cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))
// \Add0~54  = CARRY(( \deb_cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!\deb_cnt[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N14
dffeas \deb_cnt[4]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb_cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \deb_cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N15
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( deb_cnt[5] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( deb_cnt[5] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!deb_cnt[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N16
dffeas \deb_cnt[5] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[5] .is_wysiwyg = "true";
defparam \deb_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N18
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( deb_cnt[6] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( deb_cnt[6] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!deb_cnt[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N20
dffeas \deb_cnt[6] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[6] .is_wysiwyg = "true";
defparam \deb_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N21
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( deb_cnt[7] ) + ( GND ) + ( \Add0~62  ))
// \Add0~46  = CARRY(( deb_cnt[7] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!deb_cnt[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N22
dffeas \deb_cnt[7] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[7] .is_wysiwyg = "true";
defparam \deb_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N24
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( deb_cnt[8] ) + ( GND ) + ( \Add0~46  ))
// \Add0~66  = CARRY(( deb_cnt[8] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!deb_cnt[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N25
dffeas \deb_cnt[8] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[8] .is_wysiwyg = "true";
defparam \deb_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N27
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( deb_cnt[9] ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( deb_cnt[9] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!deb_cnt[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N28
dffeas \deb_cnt[9] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[9] .is_wysiwyg = "true";
defparam \deb_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N30
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( deb_cnt[10] ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( deb_cnt[10] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!deb_cnt[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N31
dffeas \deb_cnt[10] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[10] .is_wysiwyg = "true";
defparam \deb_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N33
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( deb_cnt[11] ) + ( GND ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( deb_cnt[11] ) + ( GND ) + ( \Add0~74  ))

	.dataa(!deb_cnt[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N35
dffeas \deb_cnt[11] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[11] .is_wysiwyg = "true";
defparam \deb_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N36
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( deb_cnt[12] ) + ( GND ) + ( \Add0~78  ))
// \Add0~22  = CARRY(( deb_cnt[12] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!deb_cnt[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N38
dffeas \deb_cnt[12] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[12] .is_wysiwyg = "true";
defparam \deb_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N39
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \deb_cnt[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))
// \Add0~34  = CARRY(( \deb_cnt[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\deb_cnt[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N40
dffeas \deb_cnt[13] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[13] .is_wysiwyg = "true";
defparam \deb_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N34
dffeas \deb_cnt[11]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb_cnt[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[11]~DUPLICATE .is_wysiwyg = "true";
defparam \deb_cnt[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N42
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( deb_cnt[9] & ( deb_cnt[8] & ( (\deb_cnt[11]~DUPLICATE_q  & deb_cnt[10]) ) ) )

	.dataa(gnd),
	.datab(!\deb_cnt[11]~DUPLICATE_q ),
	.datac(!deb_cnt[10]),
	.datad(gnd),
	.datae(!deb_cnt[9]),
	.dataf(!deb_cnt[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000000303;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N42
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( deb_cnt[14] ) + ( GND ) + ( \Add0~34  ))
// \Add0~42  = CARRY(( deb_cnt[14] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(!deb_cnt[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N43
dffeas \deb_cnt[14] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[14] .is_wysiwyg = "true";
defparam \deb_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N7
dffeas \deb_cnt[2] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[2] .is_wysiwyg = "true";
defparam \deb_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N13
dffeas \deb_cnt[4] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[4] .is_wysiwyg = "true";
defparam \deb_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N19
dffeas \deb_cnt[6]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb_cnt[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[6]~DUPLICATE .is_wysiwyg = "true";
defparam \deb_cnt[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N6
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( deb_cnt[4] & ( \deb_cnt[6]~DUPLICATE_q  & ( (deb_cnt[7] & (deb_cnt[5] & deb_cnt[2])) ) ) )

	.dataa(!deb_cnt[7]),
	.datab(!deb_cnt[5]),
	.datac(!deb_cnt[2]),
	.datad(gnd),
	.datae(!deb_cnt[4]),
	.dataf(!\deb_cnt[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000000000101;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N18
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( \Equal0~1_combout  & ( (deb_cnt[13] & (\Equal0~2_combout  & (deb_cnt[3] & deb_cnt[14]))) ) )

	.dataa(!deb_cnt[13]),
	.datab(!\Equal0~2_combout ),
	.datac(!deb_cnt[3]),
	.datad(!deb_cnt[14]),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0000000000010001;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N4
dffeas \deb_cnt[1] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[1] .is_wysiwyg = "true";
defparam \deb_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N45
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( deb_cnt[15] ) + ( GND ) + ( \Add0~42  ))
// \Add0~14  = CARRY(( deb_cnt[15] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!deb_cnt[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N47
dffeas \deb_cnt[15] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[15] .is_wysiwyg = "true";
defparam \deb_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( deb_cnt[16] ) + ( GND ) + ( \Add0~14  ))
// \Add0~26  = CARRY(( deb_cnt[16] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!deb_cnt[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N50
dffeas \deb_cnt[16] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[16] .is_wysiwyg = "true";
defparam \deb_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N51
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( deb_cnt[17] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( deb_cnt[17] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!deb_cnt[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N52
dffeas \deb_cnt[17] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[17] .is_wysiwyg = "true";
defparam \deb_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N54
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( deb_cnt[18] ) + ( GND ) + ( \Add0~30  ))
// \Add0~2  = CARRY(( deb_cnt[18] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!deb_cnt[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N55
dffeas \deb_cnt[18] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[18] .is_wysiwyg = "true";
defparam \deb_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N57
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( deb_cnt[19] ) + ( GND ) + ( \Add0~2  ))

	.dataa(!deb_cnt[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N58
dffeas \deb_cnt[19] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[19]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[19] .is_wysiwyg = "true";
defparam \deb_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N37
dffeas \deb_cnt[12]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb_cnt[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[12]~DUPLICATE .is_wysiwyg = "true";
defparam \deb_cnt[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N1
dffeas \deb_cnt[0] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(deb_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[0] .is_wysiwyg = "true";
defparam \deb_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N46
dffeas \deb_cnt[15]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb_cnt[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[15]~DUPLICATE .is_wysiwyg = "true";
defparam \deb_cnt[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N49
dffeas \deb_cnt[16]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\deb_cnt[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\deb_cnt[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \deb_cnt[16]~DUPLICATE .is_wysiwyg = "true";
defparam \deb_cnt[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N30
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \deb_cnt[16]~DUPLICATE_q  & ( deb_cnt[17] & ( (\deb_cnt[12]~DUPLICATE_q  & (deb_cnt[0] & \deb_cnt[15]~DUPLICATE_q )) ) ) )

	.dataa(!\deb_cnt[12]~DUPLICATE_q ),
	.datab(!deb_cnt[0]),
	.datac(!\deb_cnt[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\deb_cnt[16]~DUPLICATE_q ),
	.dataf(!deb_cnt[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000000101;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N24
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( deb_cnt[19] & ( \Equal0~0_combout  & ( (\Equal0~3_combout  & (deb_cnt[1] & deb_cnt[18])) ) ) )

	.dataa(!\Equal0~3_combout ),
	.datab(!deb_cnt[1]),
	.datac(!deb_cnt[18]),
	.datad(gnd),
	.datae(!deb_cnt[19]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h0000000000000101;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N39
cyclonev_lcell_comb \sw_debounced~0 (
// Equation(s):
// \sw_debounced~0_combout  = ( \sw_sync~q  & ( (\sw_debounced~q ) # (\Equal0~4_combout ) ) ) # ( !\sw_sync~q  & ( (!\Equal0~4_combout  & \sw_debounced~q ) ) )

	.dataa(!\Equal0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sw_debounced~q ),
	.datae(gnd),
	.dataf(!\sw_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw_debounced~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw_debounced~0 .extended_lut = "off";
defparam \sw_debounced~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sw_debounced~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N40
dffeas sw_debounced(
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\sw_debounced~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw_debounced~q ),
	.prn(vcc));
// synopsys translate_off
defparam sw_debounced.is_wysiwyg = "true";
defparam sw_debounced.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N33
cyclonev_lcell_comb \sw_debounced_q~feeder (
// Equation(s):
// \sw_debounced_q~feeder_combout  = ( \sw_debounced~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sw_debounced~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw_debounced_q~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw_debounced_q~feeder .extended_lut = "off";
defparam \sw_debounced_q~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sw_debounced_q~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N34
dffeas sw_debounced_q(
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\sw_debounced_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw_debounced_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam sw_debounced_q.is_wysiwyg = "true";
defparam sw_debounced_q.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \mode_simd_sw~input (
	.i(mode_simd_sw),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mode_simd_sw~input_o ));
// synopsys translate_off
defparam \mode_simd_sw~input .bus_hold = "false";
defparam \mode_simd_sw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N6
cyclonev_lcell_comb \u_core_simd4|Selector177~0 (
// Equation(s):
// \u_core_simd4|Selector177~0_combout  = ( !\sw_debounced_q~q  & ( (!\u_core_simd4|state.S_IDLE~q  & (\clear_active~q  & (\sw_debounced~q  & \mode_simd_sw~input_o ))) ) )

	.dataa(!\u_core_simd4|state.S_IDLE~q ),
	.datab(!\clear_active~q ),
	.datac(!\sw_debounced~q ),
	.datad(!\mode_simd_sw~input_o ),
	.datae(gnd),
	.dataf(!\sw_debounced_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector177~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector177~0 .extended_lut = "off";
defparam \u_core_simd4|Selector177~0 .lut_mask = 64'h0002000200000000;
defparam \u_core_simd4|Selector177~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N8
dffeas \u_core_simd4|state.S_INIT (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector177~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_INIT .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_INIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N57
cyclonev_lcell_comb \u_core_simd4|Selector117~0 (
// Equation(s):
// \u_core_simd4|Selector117~0_combout  = ( \u_core_simd4|group_x [10] & ( \u_core_simd4|Add63~1_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|always1~0_combout ) # (\u_core_simd4|LessThan12~16_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [10] & ( \u_core_simd4|Add63~1_sumout  & ( (\u_core_simd4|LessThan12~16_combout  & \u_core_simd4|state.S_ADVANCE~q ) ) ) ) # ( \u_core_simd4|group_x [10] & ( !\u_core_simd4|Add63~1_sumout 
//  & ( ((!\u_core_simd4|LessThan12~16_combout  & (\u_core_simd4|state.S_ADVANCE~q  & \u_core_simd4|always1~0_combout ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~16_combout ),
	.datab(!\u_core_simd4|WideOr5~0_combout ),
	.datac(!\u_core_simd4|state.S_ADVANCE~q ),
	.datad(!\u_core_simd4|always1~0_combout ),
	.datae(!\u_core_simd4|group_x [10]),
	.dataf(!\u_core_simd4|Add63~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector117~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector117~0 .extended_lut = "off";
defparam \u_core_simd4|Selector117~0 .lut_mask = 64'h0000333B0505373F;
defparam \u_core_simd4|Selector117~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N58
dffeas \u_core_simd4|group_x[10] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector117~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[10] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N0
cyclonev_lcell_comb \u_core_simd4|Add63~41 (
// Equation(s):
// \u_core_simd4|Add63~41_sumout  = SUM(( \u_core_simd4|group_x [0] ) + ( VCC ) + ( !VCC ))
// \u_core_simd4|Add63~42  = CARRY(( \u_core_simd4|group_x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_core_simd4|group_x [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~41_sumout ),
	.cout(\u_core_simd4|Add63~42 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~41 .extended_lut = "off";
defparam \u_core_simd4|Add63~41 .lut_mask = 64'h0000000000003333;
defparam \u_core_simd4|Add63~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N24
cyclonev_lcell_comb \u_core_simd4|Selector127~0 (
// Equation(s):
// \u_core_simd4|Selector127~0_combout  = ( \u_core_simd4|group_x [0] & ( \u_core_simd4|Add63~41_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|always1~0_combout ) # (\u_core_simd4|LessThan12~16_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [0] & ( \u_core_simd4|Add63~41_sumout  & ( (\u_core_simd4|LessThan12~16_combout  & \u_core_simd4|state.S_ADVANCE~q ) ) ) ) # ( \u_core_simd4|group_x [0] & ( !\u_core_simd4|Add63~41_sumout 
//  & ( ((!\u_core_simd4|LessThan12~16_combout  & (\u_core_simd4|always1~0_combout  & \u_core_simd4|state.S_ADVANCE~q ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~16_combout ),
	.datab(!\u_core_simd4|WideOr5~0_combout ),
	.datac(!\u_core_simd4|always1~0_combout ),
	.datad(!\u_core_simd4|state.S_ADVANCE~q ),
	.datae(!\u_core_simd4|group_x [0]),
	.dataf(!\u_core_simd4|Add63~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector127~0 .extended_lut = "off";
defparam \u_core_simd4|Selector127~0 .lut_mask = 64'h0000333B0055337F;
defparam \u_core_simd4|Selector127~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N25
dffeas \u_core_simd4|group_x[0] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector127~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[0] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N3
cyclonev_lcell_comb \u_core_simd4|Add63~37 (
// Equation(s):
// \u_core_simd4|Add63~37_sumout  = SUM(( \u_core_simd4|group_x [1] ) + ( GND ) + ( \u_core_simd4|Add63~42  ))
// \u_core_simd4|Add63~38  = CARRY(( \u_core_simd4|group_x [1] ) + ( GND ) + ( \u_core_simd4|Add63~42  ))

	.dataa(!\u_core_simd4|group_x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~37_sumout ),
	.cout(\u_core_simd4|Add63~38 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~37 .extended_lut = "off";
defparam \u_core_simd4|Add63~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_simd4|Add63~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N51
cyclonev_lcell_comb \u_core_simd4|Selector126~0 (
// Equation(s):
// \u_core_simd4|Selector126~0_combout  = ( \u_core_simd4|group_x [1] & ( \u_core_simd4|Add63~37_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|always1~0_combout ) # (\u_core_simd4|LessThan12~16_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [1] & ( \u_core_simd4|Add63~37_sumout  & ( (\u_core_simd4|LessThan12~16_combout  & \u_core_simd4|state.S_ADVANCE~q ) ) ) ) # ( \u_core_simd4|group_x [1] & ( !\u_core_simd4|Add63~37_sumout 
//  & ( ((!\u_core_simd4|LessThan12~16_combout  & (\u_core_simd4|state.S_ADVANCE~q  & \u_core_simd4|always1~0_combout ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~16_combout ),
	.datab(!\u_core_simd4|WideOr5~0_combout ),
	.datac(!\u_core_simd4|state.S_ADVANCE~q ),
	.datad(!\u_core_simd4|always1~0_combout ),
	.datae(!\u_core_simd4|group_x [1]),
	.dataf(!\u_core_simd4|Add63~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector126~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector126~0 .extended_lut = "off";
defparam \u_core_simd4|Selector126~0 .lut_mask = 64'h0000333B0505373F;
defparam \u_core_simd4|Selector126~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N53
dffeas \u_core_simd4|group_x[1] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector126~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[1] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N6
cyclonev_lcell_comb \u_core_simd4|Add63~33 (
// Equation(s):
// \u_core_simd4|Add63~33_sumout  = SUM(( \u_core_simd4|group_x [2] ) + ( GND ) + ( \u_core_simd4|Add63~38  ))
// \u_core_simd4|Add63~34  = CARRY(( \u_core_simd4|group_x [2] ) + ( GND ) + ( \u_core_simd4|Add63~38  ))

	.dataa(gnd),
	.datab(!\u_core_simd4|group_x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~33_sumout ),
	.cout(\u_core_simd4|Add63~34 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~33 .extended_lut = "off";
defparam \u_core_simd4|Add63~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_simd4|Add63~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N48
cyclonev_lcell_comb \u_core_simd4|Selector125~0 (
// Equation(s):
// \u_core_simd4|Selector125~0_combout  = ( \u_core_simd4|group_x [2] & ( \u_core_simd4|Add63~33_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|always1~0_combout ) # (\u_core_simd4|LessThan12~16_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [2] & ( \u_core_simd4|Add63~33_sumout  & ( (\u_core_simd4|LessThan12~16_combout  & \u_core_simd4|state.S_ADVANCE~q ) ) ) ) # ( \u_core_simd4|group_x [2] & ( !\u_core_simd4|Add63~33_sumout 
//  & ( ((!\u_core_simd4|LessThan12~16_combout  & (\u_core_simd4|always1~0_combout  & \u_core_simd4|state.S_ADVANCE~q ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~16_combout ),
	.datab(!\u_core_simd4|WideOr5~0_combout ),
	.datac(!\u_core_simd4|always1~0_combout ),
	.datad(!\u_core_simd4|state.S_ADVANCE~q ),
	.datae(!\u_core_simd4|group_x [2]),
	.dataf(!\u_core_simd4|Add63~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector125~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector125~0 .extended_lut = "off";
defparam \u_core_simd4|Selector125~0 .lut_mask = 64'h0000333B0055337F;
defparam \u_core_simd4|Selector125~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N50
dffeas \u_core_simd4|group_x[2] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector125~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[2] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N9
cyclonev_lcell_comb \u_core_simd4|Add63~29 (
// Equation(s):
// \u_core_simd4|Add63~29_sumout  = SUM(( \u_core_simd4|group_x [3] ) + ( GND ) + ( \u_core_simd4|Add63~34  ))
// \u_core_simd4|Add63~30  = CARRY(( \u_core_simd4|group_x [3] ) + ( GND ) + ( \u_core_simd4|Add63~34  ))

	.dataa(!\u_core_simd4|group_x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~29_sumout ),
	.cout(\u_core_simd4|Add63~30 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~29 .extended_lut = "off";
defparam \u_core_simd4|Add63~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_simd4|Add63~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N54
cyclonev_lcell_comb \u_core_simd4|Selector124~0 (
// Equation(s):
// \u_core_simd4|Selector124~0_combout  = ( \u_core_simd4|group_x [3] & ( \u_core_simd4|Add63~29_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|always1~0_combout ) # (\u_core_simd4|LessThan12~16_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [3] & ( \u_core_simd4|Add63~29_sumout  & ( (\u_core_simd4|LessThan12~16_combout  & \u_core_simd4|state.S_ADVANCE~q ) ) ) ) # ( \u_core_simd4|group_x [3] & ( !\u_core_simd4|Add63~29_sumout 
//  & ( ((!\u_core_simd4|LessThan12~16_combout  & (\u_core_simd4|always1~0_combout  & \u_core_simd4|state.S_ADVANCE~q ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~16_combout ),
	.datab(!\u_core_simd4|WideOr5~0_combout ),
	.datac(!\u_core_simd4|always1~0_combout ),
	.datad(!\u_core_simd4|state.S_ADVANCE~q ),
	.datae(!\u_core_simd4|group_x [3]),
	.dataf(!\u_core_simd4|Add63~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector124~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector124~0 .extended_lut = "off";
defparam \u_core_simd4|Selector124~0 .lut_mask = 64'h0000333B0055337F;
defparam \u_core_simd4|Selector124~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N55
dffeas \u_core_simd4|group_x[3] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector124~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[3] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N12
cyclonev_lcell_comb \u_core_simd4|Add63~25 (
// Equation(s):
// \u_core_simd4|Add63~25_sumout  = SUM(( \u_core_simd4|group_x [4] ) + ( GND ) + ( \u_core_simd4|Add63~30  ))
// \u_core_simd4|Add63~26  = CARRY(( \u_core_simd4|group_x [4] ) + ( GND ) + ( \u_core_simd4|Add63~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|group_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~25_sumout ),
	.cout(\u_core_simd4|Add63~26 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~25 .extended_lut = "off";
defparam \u_core_simd4|Add63~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_simd4|Add63~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N45
cyclonev_lcell_comb \u_core_simd4|Selector123~0 (
// Equation(s):
// \u_core_simd4|Selector123~0_combout  = ( \u_core_simd4|group_x [4] & ( \u_core_simd4|Add63~25_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|always1~0_combout ) # (\u_core_simd4|LessThan12~16_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [4] & ( \u_core_simd4|Add63~25_sumout  & ( (\u_core_simd4|LessThan12~16_combout  & \u_core_simd4|state.S_ADVANCE~q ) ) ) ) # ( \u_core_simd4|group_x [4] & ( !\u_core_simd4|Add63~25_sumout 
//  & ( ((!\u_core_simd4|LessThan12~16_combout  & (\u_core_simd4|state.S_ADVANCE~q  & \u_core_simd4|always1~0_combout ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~16_combout ),
	.datab(!\u_core_simd4|WideOr5~0_combout ),
	.datac(!\u_core_simd4|state.S_ADVANCE~q ),
	.datad(!\u_core_simd4|always1~0_combout ),
	.datae(!\u_core_simd4|group_x [4]),
	.dataf(!\u_core_simd4|Add63~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector123~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector123~0 .extended_lut = "off";
defparam \u_core_simd4|Selector123~0 .lut_mask = 64'h0000333B0505373F;
defparam \u_core_simd4|Selector123~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N47
dffeas \u_core_simd4|group_x[4] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector123~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[4] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N15
cyclonev_lcell_comb \u_core_simd4|Add63~53 (
// Equation(s):
// \u_core_simd4|Add63~53_sumout  = SUM(( \u_core_simd4|group_x [5] ) + ( GND ) + ( \u_core_simd4|Add63~26  ))
// \u_core_simd4|Add63~54  = CARRY(( \u_core_simd4|group_x [5] ) + ( GND ) + ( \u_core_simd4|Add63~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|group_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~53_sumout ),
	.cout(\u_core_simd4|Add63~54 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~53 .extended_lut = "off";
defparam \u_core_simd4|Add63~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_simd4|Add63~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N51
cyclonev_lcell_comb \u_core_simd4|Selector122~0 (
// Equation(s):
// \u_core_simd4|Selector122~0_combout  = ( \u_core_simd4|group_x [5] & ( \u_core_simd4|Add63~53_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|LessThan12~16_combout ) # (\u_core_simd4|always1~0_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [5] & ( \u_core_simd4|Add63~53_sumout  & ( (\u_core_simd4|state.S_ADVANCE~q  & \u_core_simd4|LessThan12~16_combout ) ) ) ) # ( \u_core_simd4|group_x [5] & ( !\u_core_simd4|Add63~53_sumout 
//  & ( ((\u_core_simd4|always1~0_combout  & (\u_core_simd4|state.S_ADVANCE~q  & !\u_core_simd4|LessThan12~16_combout ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|always1~0_combout ),
	.datab(!\u_core_simd4|state.S_ADVANCE~q ),
	.datac(!\u_core_simd4|LessThan12~16_combout ),
	.datad(!\u_core_simd4|WideOr5~0_combout ),
	.datae(!\u_core_simd4|group_x [5]),
	.dataf(!\u_core_simd4|Add63~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector122~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector122~0 .extended_lut = "off";
defparam \u_core_simd4|Selector122~0 .lut_mask = 64'h000010FF030313FF;
defparam \u_core_simd4|Selector122~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N52
dffeas \u_core_simd4|group_x[5] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector122~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[5] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N18
cyclonev_lcell_comb \u_core_simd4|Add63~49 (
// Equation(s):
// \u_core_simd4|Add63~49_sumout  = SUM(( \u_core_simd4|group_x [6] ) + ( GND ) + ( \u_core_simd4|Add63~54  ))
// \u_core_simd4|Add63~50  = CARRY(( \u_core_simd4|group_x [6] ) + ( GND ) + ( \u_core_simd4|Add63~54  ))

	.dataa(gnd),
	.datab(!\u_core_simd4|group_x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~49_sumout ),
	.cout(\u_core_simd4|Add63~50 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~49 .extended_lut = "off";
defparam \u_core_simd4|Add63~49 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_simd4|Add63~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N42
cyclonev_lcell_comb \u_core_simd4|Selector121~0 (
// Equation(s):
// \u_core_simd4|Selector121~0_combout  = ( \u_core_simd4|group_x [6] & ( \u_core_simd4|Add63~49_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|always1~0_combout ) # (\u_core_simd4|LessThan12~16_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [6] & ( \u_core_simd4|Add63~49_sumout  & ( (\u_core_simd4|LessThan12~16_combout  & \u_core_simd4|state.S_ADVANCE~q ) ) ) ) # ( \u_core_simd4|group_x [6] & ( !\u_core_simd4|Add63~49_sumout 
//  & ( ((!\u_core_simd4|LessThan12~16_combout  & (\u_core_simd4|always1~0_combout  & \u_core_simd4|state.S_ADVANCE~q ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~16_combout ),
	.datab(!\u_core_simd4|WideOr5~0_combout ),
	.datac(!\u_core_simd4|always1~0_combout ),
	.datad(!\u_core_simd4|state.S_ADVANCE~q ),
	.datae(!\u_core_simd4|group_x [6]),
	.dataf(!\u_core_simd4|Add63~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector121~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector121~0 .extended_lut = "off";
defparam \u_core_simd4|Selector121~0 .lut_mask = 64'h0000333B0055337F;
defparam \u_core_simd4|Selector121~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N44
dffeas \u_core_simd4|group_x[6] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector121~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[6] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N21
cyclonev_lcell_comb \u_core_simd4|Add63~45 (
// Equation(s):
// \u_core_simd4|Add63~45_sumout  = SUM(( \u_core_simd4|group_x [7] ) + ( GND ) + ( \u_core_simd4|Add63~50  ))
// \u_core_simd4|Add63~46  = CARRY(( \u_core_simd4|group_x [7] ) + ( GND ) + ( \u_core_simd4|Add63~50  ))

	.dataa(!\u_core_simd4|group_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~45_sumout ),
	.cout(\u_core_simd4|Add63~46 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~45 .extended_lut = "off";
defparam \u_core_simd4|Add63~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_simd4|Add63~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N27
cyclonev_lcell_comb \u_core_simd4|Selector120~0 (
// Equation(s):
// \u_core_simd4|Selector120~0_combout  = ( \u_core_simd4|group_x [7] & ( \u_core_simd4|Add63~45_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|always1~0_combout ) # (\u_core_simd4|LessThan12~16_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [7] & ( \u_core_simd4|Add63~45_sumout  & ( (\u_core_simd4|LessThan12~16_combout  & \u_core_simd4|state.S_ADVANCE~q ) ) ) ) # ( \u_core_simd4|group_x [7] & ( !\u_core_simd4|Add63~45_sumout 
//  & ( ((!\u_core_simd4|LessThan12~16_combout  & (\u_core_simd4|state.S_ADVANCE~q  & \u_core_simd4|always1~0_combout ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~16_combout ),
	.datab(!\u_core_simd4|WideOr5~0_combout ),
	.datac(!\u_core_simd4|state.S_ADVANCE~q ),
	.datad(!\u_core_simd4|always1~0_combout ),
	.datae(!\u_core_simd4|group_x [7]),
	.dataf(!\u_core_simd4|Add63~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector120~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector120~0 .extended_lut = "off";
defparam \u_core_simd4|Selector120~0 .lut_mask = 64'h0000333B0505373F;
defparam \u_core_simd4|Selector120~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N29
dffeas \u_core_simd4|group_x[7] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector120~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[7] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N24
cyclonev_lcell_comb \u_core_simd4|Add63~21 (
// Equation(s):
// \u_core_simd4|Add63~21_sumout  = SUM(( \u_core_simd4|group_x [8] ) + ( GND ) + ( \u_core_simd4|Add63~46  ))
// \u_core_simd4|Add63~22  = CARRY(( \u_core_simd4|group_x [8] ) + ( GND ) + ( \u_core_simd4|Add63~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|group_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~21_sumout ),
	.cout(\u_core_simd4|Add63~22 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~21 .extended_lut = "off";
defparam \u_core_simd4|Add63~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_simd4|Add63~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N27
cyclonev_lcell_comb \u_core_simd4|Add63~17 (
// Equation(s):
// \u_core_simd4|Add63~17_sumout  = SUM(( \u_core_simd4|group_x [9] ) + ( GND ) + ( \u_core_simd4|Add63~22  ))
// \u_core_simd4|Add63~18  = CARRY(( \u_core_simd4|group_x [9] ) + ( GND ) + ( \u_core_simd4|Add63~22  ))

	.dataa(!\u_core_simd4|group_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~17_sumout ),
	.cout(\u_core_simd4|Add63~18 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~17 .extended_lut = "off";
defparam \u_core_simd4|Add63~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_simd4|Add63~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N9
cyclonev_lcell_comb \u_core_simd4|Selector118~0 (
// Equation(s):
// \u_core_simd4|Selector118~0_combout  = ( \u_core_simd4|group_x [9] & ( \u_core_simd4|Add63~17_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|always1~0_combout ) # (\u_core_simd4|LessThan12~16_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [9] & ( \u_core_simd4|Add63~17_sumout  & ( (\u_core_simd4|LessThan12~16_combout  & \u_core_simd4|state.S_ADVANCE~q ) ) ) ) # ( \u_core_simd4|group_x [9] & ( !\u_core_simd4|Add63~17_sumout 
//  & ( ((!\u_core_simd4|LessThan12~16_combout  & (\u_core_simd4|state.S_ADVANCE~q  & \u_core_simd4|always1~0_combout ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~16_combout ),
	.datab(!\u_core_simd4|WideOr5~0_combout ),
	.datac(!\u_core_simd4|state.S_ADVANCE~q ),
	.datad(!\u_core_simd4|always1~0_combout ),
	.datae(!\u_core_simd4|group_x [9]),
	.dataf(!\u_core_simd4|Add63~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector118~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector118~0 .extended_lut = "off";
defparam \u_core_simd4|Selector118~0 .lut_mask = 64'h0000333B0505373F;
defparam \u_core_simd4|Selector118~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N11
dffeas \u_core_simd4|group_x[9] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector118~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[9] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N30
cyclonev_lcell_comb \u_core_simd4|Add63~1 (
// Equation(s):
// \u_core_simd4|Add63~1_sumout  = SUM(( \u_core_simd4|group_x [10] ) + ( GND ) + ( \u_core_simd4|Add63~18  ))
// \u_core_simd4|Add63~2  = CARRY(( \u_core_simd4|group_x [10] ) + ( GND ) + ( \u_core_simd4|Add63~18  ))

	.dataa(gnd),
	.datab(!\u_core_simd4|group_x [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~1_sumout ),
	.cout(\u_core_simd4|Add63~2 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~1 .extended_lut = "off";
defparam \u_core_simd4|Add63~1 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_simd4|Add63~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N33
cyclonev_lcell_comb \u_core_simd4|Add63~13 (
// Equation(s):
// \u_core_simd4|Add63~13_sumout  = SUM(( \u_core_simd4|group_x [11] ) + ( GND ) + ( \u_core_simd4|Add63~2  ))
// \u_core_simd4|Add63~14  = CARRY(( \u_core_simd4|group_x [11] ) + ( GND ) + ( \u_core_simd4|Add63~2  ))

	.dataa(!\u_core_simd4|group_x [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~13_sumout ),
	.cout(\u_core_simd4|Add63~14 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~13 .extended_lut = "off";
defparam \u_core_simd4|Add63~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_simd4|Add63~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N6
cyclonev_lcell_comb \u_core_simd4|Selector116~0 (
// Equation(s):
// \u_core_simd4|Selector116~0_combout  = ( \u_core_simd4|group_x [11] & ( \u_core_simd4|Add63~13_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|always1~0_combout ) # (\u_core_simd4|LessThan12~16_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [11] & ( \u_core_simd4|Add63~13_sumout  & ( (\u_core_simd4|LessThan12~16_combout  & \u_core_simd4|state.S_ADVANCE~q ) ) ) ) # ( \u_core_simd4|group_x [11] & ( 
// !\u_core_simd4|Add63~13_sumout  & ( ((!\u_core_simd4|LessThan12~16_combout  & (\u_core_simd4|always1~0_combout  & \u_core_simd4|state.S_ADVANCE~q ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~16_combout ),
	.datab(!\u_core_simd4|WideOr5~0_combout ),
	.datac(!\u_core_simd4|always1~0_combout ),
	.datad(!\u_core_simd4|state.S_ADVANCE~q ),
	.datae(!\u_core_simd4|group_x [11]),
	.dataf(!\u_core_simd4|Add63~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector116~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector116~0 .extended_lut = "off";
defparam \u_core_simd4|Selector116~0 .lut_mask = 64'h0000333B0055337F;
defparam \u_core_simd4|Selector116~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N8
dffeas \u_core_simd4|group_x[11] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector116~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[11] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N36
cyclonev_lcell_comb \u_core_simd4|Add63~9 (
// Equation(s):
// \u_core_simd4|Add63~9_sumout  = SUM(( \u_core_simd4|group_x [12] ) + ( GND ) + ( \u_core_simd4|Add63~14  ))
// \u_core_simd4|Add63~10  = CARRY(( \u_core_simd4|group_x [12] ) + ( GND ) + ( \u_core_simd4|Add63~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|group_x [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~9_sumout ),
	.cout(\u_core_simd4|Add63~10 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~9 .extended_lut = "off";
defparam \u_core_simd4|Add63~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_simd4|Add63~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N39
cyclonev_lcell_comb \u_core_simd4|Add63~5 (
// Equation(s):
// \u_core_simd4|Add63~5_sumout  = SUM(( \u_core_simd4|group_x [13] ) + ( GND ) + ( \u_core_simd4|Add63~10  ))
// \u_core_simd4|Add63~6  = CARRY(( \u_core_simd4|group_x [13] ) + ( GND ) + ( \u_core_simd4|Add63~10  ))

	.dataa(!\u_core_simd4|group_x [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~5_sumout ),
	.cout(\u_core_simd4|Add63~6 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~5 .extended_lut = "off";
defparam \u_core_simd4|Add63~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_simd4|Add63~5 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y8_N0
cyclonev_mac \u_core_simd4|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc,vcc,gnd,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_core_simd4|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_core_simd4|Mult0~mac .accumulate_clock = "none";
defparam \u_core_simd4|Mult0~mac .ax_clock = "none";
defparam \u_core_simd4|Mult0~mac .ax_width = 15;
defparam \u_core_simd4|Mult0~mac .ay_scan_in_clock = "none";
defparam \u_core_simd4|Mult0~mac .ay_scan_in_width = 15;
defparam \u_core_simd4|Mult0~mac .ay_use_scan_in = "false";
defparam \u_core_simd4|Mult0~mac .az_clock = "none";
defparam \u_core_simd4|Mult0~mac .bx_clock = "none";
defparam \u_core_simd4|Mult0~mac .bx_width = 6;
defparam \u_core_simd4|Mult0~mac .by_clock = "none";
defparam \u_core_simd4|Mult0~mac .by_use_scan_in = "false";
defparam \u_core_simd4|Mult0~mac .by_width = 18;
defparam \u_core_simd4|Mult0~mac .bz_clock = "none";
defparam \u_core_simd4|Mult0~mac .coef_a_0 = 0;
defparam \u_core_simd4|Mult0~mac .coef_a_1 = 0;
defparam \u_core_simd4|Mult0~mac .coef_a_2 = 0;
defparam \u_core_simd4|Mult0~mac .coef_a_3 = 0;
defparam \u_core_simd4|Mult0~mac .coef_a_4 = 0;
defparam \u_core_simd4|Mult0~mac .coef_a_5 = 0;
defparam \u_core_simd4|Mult0~mac .coef_a_6 = 0;
defparam \u_core_simd4|Mult0~mac .coef_a_7 = 0;
defparam \u_core_simd4|Mult0~mac .coef_b_0 = 0;
defparam \u_core_simd4|Mult0~mac .coef_b_1 = 0;
defparam \u_core_simd4|Mult0~mac .coef_b_2 = 0;
defparam \u_core_simd4|Mult0~mac .coef_b_3 = 0;
defparam \u_core_simd4|Mult0~mac .coef_b_4 = 0;
defparam \u_core_simd4|Mult0~mac .coef_b_5 = 0;
defparam \u_core_simd4|Mult0~mac .coef_b_6 = 0;
defparam \u_core_simd4|Mult0~mac .coef_b_7 = 0;
defparam \u_core_simd4|Mult0~mac .coef_sel_a_clock = "none";
defparam \u_core_simd4|Mult0~mac .coef_sel_b_clock = "none";
defparam \u_core_simd4|Mult0~mac .delay_scan_out_ay = "false";
defparam \u_core_simd4|Mult0~mac .delay_scan_out_by = "false";
defparam \u_core_simd4|Mult0~mac .enable_double_accum = "false";
defparam \u_core_simd4|Mult0~mac .load_const_clock = "none";
defparam \u_core_simd4|Mult0~mac .load_const_value = 0;
defparam \u_core_simd4|Mult0~mac .mode_sub_location = 0;
defparam \u_core_simd4|Mult0~mac .negate_clock = "none";
defparam \u_core_simd4|Mult0~mac .operand_source_max = "input";
defparam \u_core_simd4|Mult0~mac .operand_source_may = "input";
defparam \u_core_simd4|Mult0~mac .operand_source_mbx = "input";
defparam \u_core_simd4|Mult0~mac .operand_source_mby = "input";
defparam \u_core_simd4|Mult0~mac .operation_mode = "m18x18_plus36";
defparam \u_core_simd4|Mult0~mac .output_clock = "none";
defparam \u_core_simd4|Mult0~mac .preadder_subtract_a = "false";
defparam \u_core_simd4|Mult0~mac .preadder_subtract_b = "false";
defparam \u_core_simd4|Mult0~mac .result_a_width = 64;
defparam \u_core_simd4|Mult0~mac .signed_max = "false";
defparam \u_core_simd4|Mult0~mac .signed_may = "false";
defparam \u_core_simd4|Mult0~mac .signed_mbx = "false";
defparam \u_core_simd4|Mult0~mac .signed_mby = "false";
defparam \u_core_simd4|Mult0~mac .sub_clock = "none";
defparam \u_core_simd4|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X82_Y6_N20
dffeas \u_core_simd4|groups_per_row[12] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~338 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[12] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N50
dffeas \u_core_simd4|groups_per_row[11] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~337 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[11] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N14
dffeas \u_core_simd4|groups_per_row[13] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~339 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[13] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N30
cyclonev_lcell_comb \u_core_simd4|LessThan12~1 (
// Equation(s):
// \u_core_simd4|LessThan12~1_combout  = ( \u_core_simd4|Add63~13_sumout  & ( \u_core_simd4|groups_per_row [13] & ( (!\u_core_simd4|Add63~5_sumout ) # ((\u_core_simd4|groups_per_row [12] & !\u_core_simd4|Add63~9_sumout )) ) ) ) # ( 
// !\u_core_simd4|Add63~13_sumout  & ( \u_core_simd4|groups_per_row [13] & ( (!\u_core_simd4|Add63~5_sumout ) # ((!\u_core_simd4|groups_per_row [12] & (!\u_core_simd4|Add63~9_sumout  & \u_core_simd4|groups_per_row [11])) # (\u_core_simd4|groups_per_row [12] 
// & ((!\u_core_simd4|Add63~9_sumout ) # (\u_core_simd4|groups_per_row [11])))) ) ) ) # ( \u_core_simd4|Add63~13_sumout  & ( !\u_core_simd4|groups_per_row [13] & ( (!\u_core_simd4|Add63~5_sumout  & (\u_core_simd4|groups_per_row [12] & 
// !\u_core_simd4|Add63~9_sumout )) ) ) ) # ( !\u_core_simd4|Add63~13_sumout  & ( !\u_core_simd4|groups_per_row [13] & ( (!\u_core_simd4|Add63~5_sumout  & ((!\u_core_simd4|groups_per_row [12] & (!\u_core_simd4|Add63~9_sumout  & \u_core_simd4|groups_per_row 
// [11])) # (\u_core_simd4|groups_per_row [12] & ((!\u_core_simd4|Add63~9_sumout ) # (\u_core_simd4|groups_per_row [11]))))) ) ) )

	.dataa(!\u_core_simd4|Add63~5_sumout ),
	.datab(!\u_core_simd4|groups_per_row [12]),
	.datac(!\u_core_simd4|Add63~9_sumout ),
	.datad(!\u_core_simd4|groups_per_row [11]),
	.datae(!\u_core_simd4|Add63~13_sumout ),
	.dataf(!\u_core_simd4|groups_per_row [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~1 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~1 .lut_mask = 64'h20A22020BAFBBABA;
defparam \u_core_simd4|LessThan12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N11
dffeas \u_core_simd4|groups_per_row[9] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~335 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[9] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N48
cyclonev_lcell_comb \u_core_simd4|LessThan12~0 (
// Equation(s):
// \u_core_simd4|LessThan12~0_combout  = ( \u_core_simd4|groups_per_row [11] & ( \u_core_simd4|Add63~13_sumout  & ( (!\u_core_simd4|Add63~9_sumout  & (!\u_core_simd4|groups_per_row [12] & (!\u_core_simd4|Add63~5_sumout  $ (\u_core_simd4|groups_per_row 
// [13])))) # (\u_core_simd4|Add63~9_sumout  & (\u_core_simd4|groups_per_row [12] & (!\u_core_simd4|Add63~5_sumout  $ (\u_core_simd4|groups_per_row [13])))) ) ) ) # ( !\u_core_simd4|groups_per_row [11] & ( !\u_core_simd4|Add63~13_sumout  & ( 
// (!\u_core_simd4|Add63~9_sumout  & (!\u_core_simd4|groups_per_row [12] & (!\u_core_simd4|Add63~5_sumout  $ (\u_core_simd4|groups_per_row [13])))) # (\u_core_simd4|Add63~9_sumout  & (\u_core_simd4|groups_per_row [12] & (!\u_core_simd4|Add63~5_sumout  $ 
// (\u_core_simd4|groups_per_row [13])))) ) ) )

	.dataa(!\u_core_simd4|Add63~9_sumout ),
	.datab(!\u_core_simd4|Add63~5_sumout ),
	.datac(!\u_core_simd4|groups_per_row [13]),
	.datad(!\u_core_simd4|groups_per_row [12]),
	.datae(!\u_core_simd4|groups_per_row [11]),
	.dataf(!\u_core_simd4|Add63~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~0 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~0 .lut_mask = 64'h8241000000008241;
defparam \u_core_simd4|LessThan12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N8
dffeas \u_core_simd4|groups_per_row[10] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~336 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[10] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N36
cyclonev_lcell_comb \u_core_simd4|LessThan12~2 (
// Equation(s):
// \u_core_simd4|LessThan12~2_combout  = ( \u_core_simd4|groups_per_row [10] & ( \u_core_simd4|Add63~17_sumout  & ( (!\u_core_simd4|LessThan12~1_combout  & ((!\u_core_simd4|LessThan12~0_combout ) # (\u_core_simd4|Add63~1_sumout ))) ) ) ) # ( 
// !\u_core_simd4|groups_per_row [10] & ( \u_core_simd4|Add63~17_sumout  & ( !\u_core_simd4|LessThan12~1_combout  ) ) ) # ( \u_core_simd4|groups_per_row [10] & ( !\u_core_simd4|Add63~17_sumout  & ( (!\u_core_simd4|LessThan12~1_combout  & 
// ((!\u_core_simd4|LessThan12~0_combout ) # ((\u_core_simd4|Add63~1_sumout  & !\u_core_simd4|groups_per_row [9])))) ) ) ) # ( !\u_core_simd4|groups_per_row [10] & ( !\u_core_simd4|Add63~17_sumout  & ( (!\u_core_simd4|LessThan12~1_combout  & 
// (((!\u_core_simd4|groups_per_row [9]) # (!\u_core_simd4|LessThan12~0_combout )) # (\u_core_simd4|Add63~1_sumout ))) ) ) )

	.dataa(!\u_core_simd4|Add63~1_sumout ),
	.datab(!\u_core_simd4|LessThan12~1_combout ),
	.datac(!\u_core_simd4|groups_per_row [9]),
	.datad(!\u_core_simd4|LessThan12~0_combout ),
	.datae(!\u_core_simd4|groups_per_row [10]),
	.dataf(!\u_core_simd4|Add63~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~2 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~2 .lut_mask = 64'hCCC4CC40CCCCCC44;
defparam \u_core_simd4|LessThan12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N24
cyclonev_lcell_comb \u_core_simd4|Selector178~0 (
// Equation(s):
// \u_core_simd4|Selector178~0_combout  = ( \u_core_simd4|LessThan12~2_combout  & ( \u_core_simd4|always1~0_combout  & ( \u_core_simd4|state.S_INIT~q  ) ) ) # ( !\u_core_simd4|LessThan12~2_combout  & ( \u_core_simd4|always1~0_combout  & ( 
// \u_core_simd4|state.S_INIT~q  ) ) ) # ( \u_core_simd4|LessThan12~2_combout  & ( !\u_core_simd4|always1~0_combout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((!\u_core_simd4|LessThan12~11_combout ) # (!\u_core_simd4|LessThan12~12_combout )))) # 
// (\u_core_simd4|state.S_INIT~q ) ) ) ) # ( !\u_core_simd4|LessThan12~2_combout  & ( !\u_core_simd4|always1~0_combout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & !\u_core_simd4|LessThan12~12_combout )) # (\u_core_simd4|state.S_INIT~q ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~11_combout ),
	.datab(!\u_core_simd4|state.S_ADVANCE~q ),
	.datac(!\u_core_simd4|state.S_INIT~q ),
	.datad(!\u_core_simd4|LessThan12~12_combout ),
	.datae(!\u_core_simd4|LessThan12~2_combout ),
	.dataf(!\u_core_simd4|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector178~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector178~0 .extended_lut = "off";
defparam \u_core_simd4|Selector178~0 .lut_mask = 64'h3F0F3F2F0F0F0F0F;
defparam \u_core_simd4|Selector178~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N26
dffeas \u_core_simd4|state.S_ROW_INIT (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector178~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_ROW_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_ROW_INIT .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_ROW_INIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N42
cyclonev_lcell_comb \u_core_simd4|WideOr5~0 (
// Equation(s):
// \u_core_simd4|WideOr5~0_combout  = ( !\u_core_simd4|state.S_ROW_INIT~q  & ( (!\u_core_simd4|state.S_ADVANCE~q  & !\u_core_simd4|state.S_INIT~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|state.S_ADVANCE~q ),
	.datad(!\u_core_simd4|state.S_INIT~q ),
	.datae(gnd),
	.dataf(!\u_core_simd4|state.S_ROW_INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|WideOr5~0 .extended_lut = "off";
defparam \u_core_simd4|WideOr5~0 .lut_mask = 64'hF000F00000000000;
defparam \u_core_simd4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N3
cyclonev_lcell_comb \u_core_simd4|Selector115~0 (
// Equation(s):
// \u_core_simd4|Selector115~0_combout  = ( \u_core_simd4|group_x [12] & ( \u_core_simd4|Add63~9_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|always1~0_combout ) # (\u_core_simd4|LessThan12~16_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [12] & ( \u_core_simd4|Add63~9_sumout  & ( (\u_core_simd4|LessThan12~16_combout  & \u_core_simd4|state.S_ADVANCE~q ) ) ) ) # ( \u_core_simd4|group_x [12] & ( !\u_core_simd4|Add63~9_sumout 
//  & ( ((!\u_core_simd4|LessThan12~16_combout  & (\u_core_simd4|state.S_ADVANCE~q  & \u_core_simd4|always1~0_combout ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~16_combout ),
	.datab(!\u_core_simd4|WideOr5~0_combout ),
	.datac(!\u_core_simd4|state.S_ADVANCE~q ),
	.datad(!\u_core_simd4|always1~0_combout ),
	.datae(!\u_core_simd4|group_x [12]),
	.dataf(!\u_core_simd4|Add63~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector115~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector115~0 .extended_lut = "off";
defparam \u_core_simd4|Selector115~0 .lut_mask = 64'h0000333B0505373F;
defparam \u_core_simd4|Selector115~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N5
dffeas \u_core_simd4|group_x[12] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector115~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[12] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N24
cyclonev_lcell_comb \u_core_simd4|LessThan12~13 (
// Equation(s):
// \u_core_simd4|LessThan12~13_combout  = ( \u_core_simd4|groups_per_row [12] & ( !\u_core_simd4|Add63~9_sumout  ) ) # ( !\u_core_simd4|groups_per_row [12] & ( \u_core_simd4|Add63~9_sumout  ) )

	.dataa(gnd),
	.datab(!\u_core_simd4|Add63~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_core_simd4|groups_per_row [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~13 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~13 .lut_mask = 64'h33333333CCCCCCCC;
defparam \u_core_simd4|LessThan12~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \u_core_simd4|LessThan12~3 (
// Equation(s):
// \u_core_simd4|LessThan12~3_combout  = ( \u_core_simd4|Add63~1_sumout  & ( !\u_core_simd4|groups_per_row [10] ) ) # ( !\u_core_simd4|Add63~1_sumout  & ( \u_core_simd4|groups_per_row [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_core_simd4|groups_per_row [10]),
	.datae(gnd),
	.dataf(!\u_core_simd4|Add63~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~3 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~3 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u_core_simd4|LessThan12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N27
cyclonev_lcell_comb \u_core_simd4|LessThan12~14 (
// Equation(s):
// \u_core_simd4|LessThan12~14_combout  = !\u_core_simd4|Add63~13_sumout  $ (!\u_core_simd4|groups_per_row [11])

	.dataa(!\u_core_simd4|Add63~13_sumout ),
	.datab(gnd),
	.datac(!\u_core_simd4|groups_per_row [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~14 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~14 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \u_core_simd4|LessThan12~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N9
cyclonev_lcell_comb \u_core_simd4|LessThan12~4 (
// Equation(s):
// \u_core_simd4|LessThan12~4_combout  = !\u_core_simd4|Add63~17_sumout  $ (!\u_core_simd4|groups_per_row [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|Add63~17_sumout ),
	.datad(!\u_core_simd4|groups_per_row [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~4 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~4 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \u_core_simd4|LessThan12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N15
cyclonev_lcell_comb \u_core_simd4|LessThan12~15 (
// Equation(s):
// \u_core_simd4|LessThan12~15_combout  = ( \u_core_simd4|Add63~5_sumout  & ( !\u_core_simd4|LessThan12~4_combout  & ( (!\u_core_simd4|LessThan12~13_combout  & (\u_core_simd4|groups_per_row [13] & (!\u_core_simd4|LessThan12~3_combout  & 
// !\u_core_simd4|LessThan12~14_combout ))) ) ) ) # ( !\u_core_simd4|Add63~5_sumout  & ( !\u_core_simd4|LessThan12~4_combout  & ( (!\u_core_simd4|LessThan12~13_combout  & (!\u_core_simd4|groups_per_row [13] & (!\u_core_simd4|LessThan12~3_combout  & 
// !\u_core_simd4|LessThan12~14_combout ))) ) ) )

	.dataa(!\u_core_simd4|LessThan12~13_combout ),
	.datab(!\u_core_simd4|groups_per_row [13]),
	.datac(!\u_core_simd4|LessThan12~3_combout ),
	.datad(!\u_core_simd4|LessThan12~14_combout ),
	.datae(!\u_core_simd4|Add63~5_sumout ),
	.dataf(!\u_core_simd4|LessThan12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~15 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~15 .lut_mask = 64'h8000200000000000;
defparam \u_core_simd4|LessThan12~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N56
dffeas \u_core_simd4|groups_per_row[8] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~334 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[8] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N59
dffeas \u_core_simd4|groups_per_row[2] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~328 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[2] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N14
dffeas \u_core_simd4|groups_per_row[4] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~330 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[4] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N20
dffeas \u_core_simd4|groups_per_row[3] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~329 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[3] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N12
cyclonev_lcell_comb \u_core_simd4|LessThan12~7 (
// Equation(s):
// \u_core_simd4|LessThan12~7_combout  = ( \u_core_simd4|groups_per_row [4] & ( \u_core_simd4|groups_per_row [3] & ( (!\u_core_simd4|Add63~29_sumout ) # ((!\u_core_simd4|Add63~25_sumout ) # ((!\u_core_simd4|Add63~33_sumout  & \u_core_simd4|groups_per_row 
// [2]))) ) ) ) # ( !\u_core_simd4|groups_per_row [4] & ( \u_core_simd4|groups_per_row [3] & ( (!\u_core_simd4|Add63~25_sumout  & ((!\u_core_simd4|Add63~29_sumout ) # ((!\u_core_simd4|Add63~33_sumout  & \u_core_simd4|groups_per_row [2])))) ) ) ) # ( 
// \u_core_simd4|groups_per_row [4] & ( !\u_core_simd4|groups_per_row [3] & ( (!\u_core_simd4|Add63~25_sumout ) # ((!\u_core_simd4|Add63~33_sumout  & (!\u_core_simd4|Add63~29_sumout  & \u_core_simd4|groups_per_row [2]))) ) ) ) # ( 
// !\u_core_simd4|groups_per_row [4] & ( !\u_core_simd4|groups_per_row [3] & ( (!\u_core_simd4|Add63~33_sumout  & (!\u_core_simd4|Add63~29_sumout  & (\u_core_simd4|groups_per_row [2] & !\u_core_simd4|Add63~25_sumout ))) ) ) )

	.dataa(!\u_core_simd4|Add63~33_sumout ),
	.datab(!\u_core_simd4|Add63~29_sumout ),
	.datac(!\u_core_simd4|groups_per_row [2]),
	.datad(!\u_core_simd4|Add63~25_sumout ),
	.datae(!\u_core_simd4|groups_per_row [4]),
	.dataf(!\u_core_simd4|groups_per_row [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~7 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~7 .lut_mask = 64'h0800FF08CE00FFCE;
defparam \u_core_simd4|LessThan12~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N56
dffeas \u_core_simd4|groups_per_row[0] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~326 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[0] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N53
dffeas \u_core_simd4|groups_per_row[1] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~327 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[1] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N54
cyclonev_lcell_comb \u_core_simd4|LessThan12~6 (
// Equation(s):
// \u_core_simd4|LessThan12~6_combout  = ( \u_core_simd4|groups_per_row [0] & ( \u_core_simd4|groups_per_row [1] & ( (!\u_core_simd4|Add63~41_sumout  & (!\u_core_simd4|Add63~33_sumout  $ (((\u_core_simd4|groups_per_row [2]))))) # 
// (\u_core_simd4|Add63~41_sumout  & (!\u_core_simd4|Add63~37_sumout  & (!\u_core_simd4|Add63~33_sumout  $ (\u_core_simd4|groups_per_row [2])))) ) ) ) # ( !\u_core_simd4|groups_per_row [0] & ( \u_core_simd4|groups_per_row [1] & ( 
// (!\u_core_simd4|Add63~37_sumout  & (!\u_core_simd4|Add63~33_sumout  $ (\u_core_simd4|groups_per_row [2]))) ) ) ) # ( \u_core_simd4|groups_per_row [0] & ( !\u_core_simd4|groups_per_row [1] & ( (!\u_core_simd4|Add63~41_sumout  & 
// (!\u_core_simd4|Add63~37_sumout  & (!\u_core_simd4|Add63~33_sumout  $ (\u_core_simd4|groups_per_row [2])))) ) ) )

	.dataa(!\u_core_simd4|Add63~41_sumout ),
	.datab(!\u_core_simd4|Add63~33_sumout ),
	.datac(!\u_core_simd4|Add63~37_sumout ),
	.datad(!\u_core_simd4|groups_per_row [2]),
	.datae(!\u_core_simd4|groups_per_row [0]),
	.dataf(!\u_core_simd4|groups_per_row [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~6 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~6 .lut_mask = 64'h00008020C030C832;
defparam \u_core_simd4|LessThan12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N18
cyclonev_lcell_comb \u_core_simd4|LessThan12~5 (
// Equation(s):
// \u_core_simd4|LessThan12~5_combout  = ( \u_core_simd4|groups_per_row [4] & ( (\u_core_simd4|Add63~25_sumout  & (!\u_core_simd4|Add63~29_sumout  $ (\u_core_simd4|groups_per_row [3]))) ) ) # ( !\u_core_simd4|groups_per_row [4] & ( 
// (!\u_core_simd4|Add63~25_sumout  & (!\u_core_simd4|Add63~29_sumout  $ (\u_core_simd4|groups_per_row [3]))) ) )

	.dataa(gnd),
	.datab(!\u_core_simd4|Add63~29_sumout ),
	.datac(!\u_core_simd4|Add63~25_sumout ),
	.datad(!\u_core_simd4|groups_per_row [3]),
	.datae(gnd),
	.dataf(!\u_core_simd4|groups_per_row [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~5 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~5 .lut_mask = 64'hC030C0300C030C03;
defparam \u_core_simd4|LessThan12~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N31
dffeas \u_core_simd4|groups_per_row[7] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~333 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[7] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N37
dffeas \u_core_simd4|groups_per_row[5] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~331 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[5] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y6_N35
dffeas \u_core_simd4|groups_per_row[6] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|Mult0~332 ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|groups_per_row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|groups_per_row[6] .is_wysiwyg = "true";
defparam \u_core_simd4|groups_per_row[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N36
cyclonev_lcell_comb \u_core_simd4|LessThan12~8 (
// Equation(s):
// \u_core_simd4|LessThan12~8_combout  = ( \u_core_simd4|groups_per_row [5] & ( \u_core_simd4|groups_per_row [6] & ( (\u_core_simd4|Add63~53_sumout  & (\u_core_simd4|Add63~49_sumout  & (!\u_core_simd4|groups_per_row [7] $ (\u_core_simd4|Add63~45_sumout )))) 
// ) ) ) # ( !\u_core_simd4|groups_per_row [5] & ( \u_core_simd4|groups_per_row [6] & ( (!\u_core_simd4|Add63~53_sumout  & (\u_core_simd4|Add63~49_sumout  & (!\u_core_simd4|groups_per_row [7] $ (\u_core_simd4|Add63~45_sumout )))) ) ) ) # ( 
// \u_core_simd4|groups_per_row [5] & ( !\u_core_simd4|groups_per_row [6] & ( (\u_core_simd4|Add63~53_sumout  & (!\u_core_simd4|Add63~49_sumout  & (!\u_core_simd4|groups_per_row [7] $ (\u_core_simd4|Add63~45_sumout )))) ) ) ) # ( 
// !\u_core_simd4|groups_per_row [5] & ( !\u_core_simd4|groups_per_row [6] & ( (!\u_core_simd4|Add63~53_sumout  & (!\u_core_simd4|Add63~49_sumout  & (!\u_core_simd4|groups_per_row [7] $ (\u_core_simd4|Add63~45_sumout )))) ) ) )

	.dataa(!\u_core_simd4|groups_per_row [7]),
	.datab(!\u_core_simd4|Add63~53_sumout ),
	.datac(!\u_core_simd4|Add63~45_sumout ),
	.datad(!\u_core_simd4|Add63~49_sumout ),
	.datae(!\u_core_simd4|groups_per_row [5]),
	.dataf(!\u_core_simd4|groups_per_row [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~8 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~8 .lut_mask = 64'h8400210000840021;
defparam \u_core_simd4|LessThan12~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N30
cyclonev_lcell_comb \u_core_simd4|LessThan12~9 (
// Equation(s):
// \u_core_simd4|LessThan12~9_combout  = ( \u_core_simd4|groups_per_row [7] & ( \u_core_simd4|Add63~53_sumout  & ( (!\u_core_simd4|Add63~45_sumout ) # ((\u_core_simd4|groups_per_row [6] & !\u_core_simd4|Add63~49_sumout )) ) ) ) # ( 
// !\u_core_simd4|groups_per_row [7] & ( \u_core_simd4|Add63~53_sumout  & ( (\u_core_simd4|groups_per_row [6] & (!\u_core_simd4|Add63~45_sumout  & !\u_core_simd4|Add63~49_sumout )) ) ) ) # ( \u_core_simd4|groups_per_row [7] & ( !\u_core_simd4|Add63~53_sumout 
//  & ( (!\u_core_simd4|Add63~45_sumout ) # ((!\u_core_simd4|groups_per_row [6] & (\u_core_simd4|groups_per_row [5] & !\u_core_simd4|Add63~49_sumout )) # (\u_core_simd4|groups_per_row [6] & ((!\u_core_simd4|Add63~49_sumout ) # (\u_core_simd4|groups_per_row 
// [5])))) ) ) ) # ( !\u_core_simd4|groups_per_row [7] & ( !\u_core_simd4|Add63~53_sumout  & ( (!\u_core_simd4|Add63~45_sumout  & ((!\u_core_simd4|groups_per_row [6] & (\u_core_simd4|groups_per_row [5] & !\u_core_simd4|Add63~49_sumout )) # 
// (\u_core_simd4|groups_per_row [6] & ((!\u_core_simd4|Add63~49_sumout ) # (\u_core_simd4|groups_per_row [5]))))) ) ) )

	.dataa(!\u_core_simd4|groups_per_row [6]),
	.datab(!\u_core_simd4|groups_per_row [5]),
	.datac(!\u_core_simd4|Add63~45_sumout ),
	.datad(!\u_core_simd4|Add63~49_sumout ),
	.datae(!\u_core_simd4|groups_per_row [7]),
	.dataf(!\u_core_simd4|Add63~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~9 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~9 .lut_mask = 64'h7010F7F15000F5F0;
defparam \u_core_simd4|LessThan12~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N45
cyclonev_lcell_comb \u_core_simd4|LessThan12~10 (
// Equation(s):
// \u_core_simd4|LessThan12~10_combout  = ( !\u_core_simd4|LessThan12~9_combout  & ( (!\u_core_simd4|LessThan12~8_combout ) # ((!\u_core_simd4|LessThan12~7_combout  & ((!\u_core_simd4|LessThan12~6_combout ) # (!\u_core_simd4|LessThan12~5_combout )))) ) )

	.dataa(!\u_core_simd4|LessThan12~7_combout ),
	.datab(!\u_core_simd4|LessThan12~6_combout ),
	.datac(!\u_core_simd4|LessThan12~5_combout ),
	.datad(!\u_core_simd4|LessThan12~8_combout ),
	.datae(gnd),
	.dataf(!\u_core_simd4|LessThan12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~10 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~10 .lut_mask = 64'hFFA8FFA800000000;
defparam \u_core_simd4|LessThan12~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N18
cyclonev_lcell_comb \u_core_simd4|LessThan12~16 (
// Equation(s):
// \u_core_simd4|LessThan12~16_combout  = ( \u_core_simd4|Add63~21_sumout  & ( \u_core_simd4|LessThan12~2_combout  & ( (\u_core_simd4|LessThan12~12_combout  & (\u_core_simd4|LessThan12~15_combout  & (\u_core_simd4|groups_per_row [8] & 
// !\u_core_simd4|LessThan12~10_combout ))) ) ) ) # ( !\u_core_simd4|Add63~21_sumout  & ( \u_core_simd4|LessThan12~2_combout  & ( (\u_core_simd4|LessThan12~12_combout  & (\u_core_simd4|LessThan12~15_combout  & ((!\u_core_simd4|LessThan12~10_combout ) # 
// (\u_core_simd4|groups_per_row [8])))) ) ) ) # ( \u_core_simd4|Add63~21_sumout  & ( !\u_core_simd4|LessThan12~2_combout  & ( \u_core_simd4|LessThan12~12_combout  ) ) ) # ( !\u_core_simd4|Add63~21_sumout  & ( !\u_core_simd4|LessThan12~2_combout  & ( 
// \u_core_simd4|LessThan12~12_combout  ) ) )

	.dataa(!\u_core_simd4|LessThan12~12_combout ),
	.datab(!\u_core_simd4|LessThan12~15_combout ),
	.datac(!\u_core_simd4|groups_per_row [8]),
	.datad(!\u_core_simd4|LessThan12~10_combout ),
	.datae(!\u_core_simd4|Add63~21_sumout ),
	.dataf(!\u_core_simd4|LessThan12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~16 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~16 .lut_mask = 64'h5555555511010100;
defparam \u_core_simd4|LessThan12~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N0
cyclonev_lcell_comb \u_core_simd4|Selector114~0 (
// Equation(s):
// \u_core_simd4|Selector114~0_combout  = ( \u_core_simd4|group_x [13] & ( \u_core_simd4|Add63~5_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|always1~0_combout ) # (\u_core_simd4|LessThan12~16_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [13] & ( \u_core_simd4|Add63~5_sumout  & ( (\u_core_simd4|LessThan12~16_combout  & \u_core_simd4|state.S_ADVANCE~q ) ) ) ) # ( \u_core_simd4|group_x [13] & ( !\u_core_simd4|Add63~5_sumout 
//  & ( ((!\u_core_simd4|LessThan12~16_combout  & (\u_core_simd4|always1~0_combout  & \u_core_simd4|state.S_ADVANCE~q ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~16_combout ),
	.datab(!\u_core_simd4|WideOr5~0_combout ),
	.datac(!\u_core_simd4|always1~0_combout ),
	.datad(!\u_core_simd4|state.S_ADVANCE~q ),
	.datae(!\u_core_simd4|group_x [13]),
	.dataf(!\u_core_simd4|Add63~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector114~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector114~0 .extended_lut = "off";
defparam \u_core_simd4|Selector114~0 .lut_mask = 64'h0000333B0055337F;
defparam \u_core_simd4|Selector114~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N2
dffeas \u_core_simd4|group_x[13] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector114~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[13] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N42
cyclonev_lcell_comb \u_core_simd4|Add63~57 (
// Equation(s):
// \u_core_simd4|Add63~57_sumout  = SUM(( GND ) + ( GND ) + ( \u_core_simd4|Add63~6  ))
// \u_core_simd4|Add63~58  = CARRY(( GND ) + ( GND ) + ( \u_core_simd4|Add63~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~57_sumout ),
	.cout(\u_core_simd4|Add63~58 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~57 .extended_lut = "off";
defparam \u_core_simd4|Add63~57 .lut_mask = 64'h0000FFFF00000000;
defparam \u_core_simd4|Add63~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N45
cyclonev_lcell_comb \u_core_simd4|Add63~61 (
// Equation(s):
// \u_core_simd4|Add63~61_sumout  = SUM(( GND ) + ( GND ) + ( \u_core_simd4|Add63~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add63~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add63~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add63~61 .extended_lut = "off";
defparam \u_core_simd4|Add63~61 .lut_mask = 64'h0000FFFF00000000;
defparam \u_core_simd4|Add63~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N21
cyclonev_lcell_comb \u_core_simd4|LessThan12~12 (
// Equation(s):
// \u_core_simd4|LessThan12~12_combout  = (!\u_core_simd4|Add63~61_sumout  & !\u_core_simd4|Add63~57_sumout )

	.dataa(!\u_core_simd4|Add63~61_sumout ),
	.datab(gnd),
	.datac(!\u_core_simd4|Add63~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~12 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~12 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \u_core_simd4|LessThan12~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N15
cyclonev_lcell_comb \u_core_simd4|Selector179~0 (
// Equation(s):
// \u_core_simd4|Selector179~0_combout  = ( \u_core_simd4|state.S_ROW_INIT~q  ) # ( !\u_core_simd4|state.S_ROW_INIT~q  & ( (\u_core_simd4|LessThan12~12_combout  & (\u_core_simd4|state.S_ADVANCE~q  & ((!\u_core_simd4|LessThan12~2_combout ) # 
// (\u_core_simd4|LessThan12~11_combout )))) ) )

	.dataa(!\u_core_simd4|LessThan12~11_combout ),
	.datab(!\u_core_simd4|LessThan12~12_combout ),
	.datac(!\u_core_simd4|state.S_ADVANCE~q ),
	.datad(!\u_core_simd4|LessThan12~2_combout ),
	.datae(gnd),
	.dataf(!\u_core_simd4|state.S_ROW_INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector179~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector179~0 .extended_lut = "off";
defparam \u_core_simd4|Selector179~0 .lut_mask = 64'h03010301FFFFFFFF;
defparam \u_core_simd4|Selector179~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N16
dffeas \u_core_simd4|state.S_PIXEL_SETUP (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector179~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_PIXEL_SETUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_PIXEL_SETUP .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_PIXEL_SETUP .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N23
dffeas \u_core_simd4|state.S_READ00_A (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|state.S_PIXEL_SETUP~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_READ00_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_READ00_A .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_READ00_A .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N59
dffeas \u_core_simd4|state.S_READ00_D (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|state.S_READ00_A~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_READ00_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_READ00_D .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_READ00_D .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N29
dffeas \u_core_simd4|state.S_READ10_A (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|state.S_READ00_D~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_READ10_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_READ10_A .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_READ10_A .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N49
dffeas \u_core_simd4|state.S_READ10_D (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|state.S_READ10_A~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_READ10_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_READ10_D .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_READ10_D .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y5_N1
dffeas \u_core_simd4|state.S_READ01_A (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|state.S_READ10_D~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_READ01_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_READ01_A .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_READ01_A .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N23
dffeas \u_core_simd4|state.S_READ01_D (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|state.S_READ01_A~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_READ01_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_READ01_D .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_READ01_D .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N19
dffeas \u_core_simd4|state.S_READ11_A (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|state.S_READ01_D~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_READ11_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_READ11_A .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_READ11_A .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N40
dffeas \u_core_simd4|state.S_READ11_D (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|state.S_READ11_A~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_READ11_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_READ11_D .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_READ11_D .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N34
dffeas \u_core_simd4|state.S_MUL (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|state.S_READ11_D~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_MUL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_MUL .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_MUL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N3
cyclonev_lcell_comb \u_core_simd4|state.S_WRITE~feeder (
// Equation(s):
// \u_core_simd4|state.S_WRITE~feeder_combout  = ( \u_core_simd4|state.S_MUL~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_core_simd4|state.S_MUL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|state.S_WRITE~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|state.S_WRITE~feeder .extended_lut = "off";
defparam \u_core_simd4|state.S_WRITE~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_core_simd4|state.S_WRITE~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N5
dffeas \u_core_simd4|state.S_WRITE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|state.S_WRITE~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_WRITE .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N12
cyclonev_lcell_comb \u_core_simd4|Selector191~0 (
// Equation(s):
// \u_core_simd4|Selector191~0_combout  = ( \u_core_simd4|always1~0_combout  & ( (\u_core_simd4|LessThan12~12_combout  & (\u_core_simd4|state.S_WRITE~q  & ((!\u_core_simd4|LessThan12~2_combout ) # (\u_core_simd4|LessThan12~11_combout )))) ) ) # ( 
// !\u_core_simd4|always1~0_combout  & ( \u_core_simd4|state.S_WRITE~q  ) )

	.dataa(!\u_core_simd4|LessThan12~11_combout ),
	.datab(!\u_core_simd4|LessThan12~12_combout ),
	.datac(!\u_core_simd4|state.S_WRITE~q ),
	.datad(!\u_core_simd4|LessThan12~2_combout ),
	.datae(gnd),
	.dataf(!\u_core_simd4|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector191~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector191~0 .extended_lut = "off";
defparam \u_core_simd4|Selector191~0 .lut_mask = 64'h0F0F0F0F03010301;
defparam \u_core_simd4|Selector191~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N14
dffeas \u_core_simd4|state.S_ADVANCE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector191~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_ADVANCE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_ADVANCE .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_ADVANCE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N54
cyclonev_lcell_comb \u_core_simd4|Selector96~0 (
// Equation(s):
// \u_core_simd4|Selector96~0_combout  = ( \u_core_simd4|state.S_INIT~q  & ( \u_core_simd4|always1~0_combout  & ( !\u_core_simd4|state.S_ADVANCE~q  ) ) ) # ( \u_core_simd4|state.S_INIT~q  & ( !\u_core_simd4|always1~0_combout  & ( 
// (!\u_core_simd4|LessThan12~12_combout ) # ((!\u_core_simd4|state.S_ADVANCE~q ) # ((!\u_core_simd4|LessThan12~11_combout  & \u_core_simd4|LessThan12~2_combout ))) ) ) ) # ( !\u_core_simd4|state.S_INIT~q  & ( !\u_core_simd4|always1~0_combout  & ( 
// (\u_core_simd4|state.S_ADVANCE~q  & ((!\u_core_simd4|LessThan12~12_combout ) # ((!\u_core_simd4|LessThan12~11_combout  & \u_core_simd4|LessThan12~2_combout )))) ) ) )

	.dataa(!\u_core_simd4|LessThan12~11_combout ),
	.datab(!\u_core_simd4|LessThan12~2_combout ),
	.datac(!\u_core_simd4|LessThan12~12_combout ),
	.datad(!\u_core_simd4|state.S_ADVANCE~q ),
	.datae(!\u_core_simd4|state.S_INIT~q ),
	.dataf(!\u_core_simd4|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector96~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector96~0 .extended_lut = "off";
defparam \u_core_simd4|Selector96~0 .lut_mask = 64'h00F2FFF20000FF00;
defparam \u_core_simd4|Selector96~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N35
dffeas \u_core_simd4|oy_cur[11] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[11] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N0
cyclonev_lcell_comb \u_core_simd4|Add62~49 (
// Equation(s):
// \u_core_simd4|Add62~49_sumout  = SUM(( \u_core_simd4|oy_cur [0] ) + ( VCC ) + ( !VCC ))
// \u_core_simd4|Add62~50  = CARRY(( \u_core_simd4|oy_cur [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|oy_cur [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~49_sumout ),
	.cout(\u_core_simd4|Add62~50 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~49 .extended_lut = "off";
defparam \u_core_simd4|Add62~49 .lut_mask = 64'h0000000000000F0F;
defparam \u_core_simd4|Add62~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N1
dffeas \u_core_simd4|oy_cur[0] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~49_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[0] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N3
cyclonev_lcell_comb \u_core_simd4|Add62~45 (
// Equation(s):
// \u_core_simd4|Add62~45_sumout  = SUM(( \u_core_simd4|oy_cur [1] ) + ( GND ) + ( \u_core_simd4|Add62~50  ))
// \u_core_simd4|Add62~46  = CARRY(( \u_core_simd4|oy_cur [1] ) + ( GND ) + ( \u_core_simd4|Add62~50  ))

	.dataa(!\u_core_simd4|oy_cur [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~45_sumout ),
	.cout(\u_core_simd4|Add62~46 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~45 .extended_lut = "off";
defparam \u_core_simd4|Add62~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_simd4|Add62~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N4
dffeas \u_core_simd4|oy_cur[1] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~45_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[1] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N6
cyclonev_lcell_comb \u_core_simd4|Add62~41 (
// Equation(s):
// \u_core_simd4|Add62~41_sumout  = SUM(( \u_core_simd4|oy_cur [2] ) + ( GND ) + ( \u_core_simd4|Add62~46  ))
// \u_core_simd4|Add62~42  = CARRY(( \u_core_simd4|oy_cur [2] ) + ( GND ) + ( \u_core_simd4|Add62~46  ))

	.dataa(gnd),
	.datab(!\u_core_simd4|oy_cur [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~41_sumout ),
	.cout(\u_core_simd4|Add62~42 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~41 .extended_lut = "off";
defparam \u_core_simd4|Add62~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_simd4|Add62~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N8
dffeas \u_core_simd4|oy_cur[2] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[2] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N9
cyclonev_lcell_comb \u_core_simd4|Add62~37 (
// Equation(s):
// \u_core_simd4|Add62~37_sumout  = SUM(( \u_core_simd4|oy_cur [3] ) + ( GND ) + ( \u_core_simd4|Add62~42  ))
// \u_core_simd4|Add62~38  = CARRY(( \u_core_simd4|oy_cur [3] ) + ( GND ) + ( \u_core_simd4|Add62~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|oy_cur [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~37_sumout ),
	.cout(\u_core_simd4|Add62~38 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~37 .extended_lut = "off";
defparam \u_core_simd4|Add62~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_simd4|Add62~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N11
dffeas \u_core_simd4|oy_cur[3] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[3] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N12
cyclonev_lcell_comb \u_core_simd4|Add62~33 (
// Equation(s):
// \u_core_simd4|Add62~33_sumout  = SUM(( \u_core_simd4|oy_cur [4] ) + ( GND ) + ( \u_core_simd4|Add62~38  ))
// \u_core_simd4|Add62~34  = CARRY(( \u_core_simd4|oy_cur [4] ) + ( GND ) + ( \u_core_simd4|Add62~38  ))

	.dataa(gnd),
	.datab(!\u_core_simd4|oy_cur [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~33_sumout ),
	.cout(\u_core_simd4|Add62~34 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~33 .extended_lut = "off";
defparam \u_core_simd4|Add62~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_simd4|Add62~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N14
dffeas \u_core_simd4|oy_cur[4] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[4] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N15
cyclonev_lcell_comb \u_core_simd4|Add62~61 (
// Equation(s):
// \u_core_simd4|Add62~61_sumout  = SUM(( \u_core_simd4|oy_cur [5] ) + ( GND ) + ( \u_core_simd4|Add62~34  ))
// \u_core_simd4|Add62~62  = CARRY(( \u_core_simd4|oy_cur [5] ) + ( GND ) + ( \u_core_simd4|Add62~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|oy_cur [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~61_sumout ),
	.cout(\u_core_simd4|Add62~62 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~61 .extended_lut = "off";
defparam \u_core_simd4|Add62~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_simd4|Add62~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N17
dffeas \u_core_simd4|oy_cur[5] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~61_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[5] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N18
cyclonev_lcell_comb \u_core_simd4|Add62~57 (
// Equation(s):
// \u_core_simd4|Add62~57_sumout  = SUM(( \u_core_simd4|oy_cur [6] ) + ( GND ) + ( \u_core_simd4|Add62~62  ))
// \u_core_simd4|Add62~58  = CARRY(( \u_core_simd4|oy_cur [6] ) + ( GND ) + ( \u_core_simd4|Add62~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|oy_cur [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~57_sumout ),
	.cout(\u_core_simd4|Add62~58 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~57 .extended_lut = "off";
defparam \u_core_simd4|Add62~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_simd4|Add62~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N20
dffeas \u_core_simd4|oy_cur[6] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~57_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[6] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N21
cyclonev_lcell_comb \u_core_simd4|Add62~53 (
// Equation(s):
// \u_core_simd4|Add62~53_sumout  = SUM(( \u_core_simd4|oy_cur [7] ) + ( GND ) + ( \u_core_simd4|Add62~58  ))
// \u_core_simd4|Add62~54  = CARRY(( \u_core_simd4|oy_cur [7] ) + ( GND ) + ( \u_core_simd4|Add62~58  ))

	.dataa(!\u_core_simd4|oy_cur [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~53_sumout ),
	.cout(\u_core_simd4|Add62~54 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~53 .extended_lut = "off";
defparam \u_core_simd4|Add62~53 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_simd4|Add62~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N23
dffeas \u_core_simd4|oy_cur[7] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~53_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[7] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N24
cyclonev_lcell_comb \u_core_simd4|Add62~29 (
// Equation(s):
// \u_core_simd4|Add62~29_sumout  = SUM(( \u_core_simd4|oy_cur [8] ) + ( GND ) + ( \u_core_simd4|Add62~54  ))
// \u_core_simd4|Add62~30  = CARRY(( \u_core_simd4|oy_cur [8] ) + ( GND ) + ( \u_core_simd4|Add62~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|oy_cur [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~29_sumout ),
	.cout(\u_core_simd4|Add62~30 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~29 .extended_lut = "off";
defparam \u_core_simd4|Add62~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_simd4|Add62~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N26
dffeas \u_core_simd4|oy_cur[8] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[8] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N27
cyclonev_lcell_comb \u_core_simd4|Add62~21 (
// Equation(s):
// \u_core_simd4|Add62~21_sumout  = SUM(( \u_core_simd4|oy_cur [9] ) + ( GND ) + ( \u_core_simd4|Add62~30  ))
// \u_core_simd4|Add62~22  = CARRY(( \u_core_simd4|oy_cur [9] ) + ( GND ) + ( \u_core_simd4|Add62~30  ))

	.dataa(!\u_core_simd4|oy_cur [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~21_sumout ),
	.cout(\u_core_simd4|Add62~22 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~21 .extended_lut = "off";
defparam \u_core_simd4|Add62~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_simd4|Add62~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N29
dffeas \u_core_simd4|oy_cur[9] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[9] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N30
cyclonev_lcell_comb \u_core_simd4|Add62~25 (
// Equation(s):
// \u_core_simd4|Add62~25_sumout  = SUM(( \u_core_simd4|oy_cur [10] ) + ( GND ) + ( \u_core_simd4|Add62~22  ))
// \u_core_simd4|Add62~26  = CARRY(( \u_core_simd4|oy_cur [10] ) + ( GND ) + ( \u_core_simd4|Add62~22  ))

	.dataa(gnd),
	.datab(!\u_core_simd4|oy_cur [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~25_sumout ),
	.cout(\u_core_simd4|Add62~26 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~25 .extended_lut = "off";
defparam \u_core_simd4|Add62~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_simd4|Add62~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N32
dffeas \u_core_simd4|oy_cur[10] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[10] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N33
cyclonev_lcell_comb \u_core_simd4|Add62~17 (
// Equation(s):
// \u_core_simd4|Add62~17_sumout  = SUM(( \u_core_simd4|oy_cur [11] ) + ( GND ) + ( \u_core_simd4|Add62~26  ))
// \u_core_simd4|Add62~18  = CARRY(( \u_core_simd4|oy_cur [11] ) + ( GND ) + ( \u_core_simd4|Add62~26  ))

	.dataa(!\u_core_simd4|oy_cur [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~17_sumout ),
	.cout(\u_core_simd4|Add62~18 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~17 .extended_lut = "off";
defparam \u_core_simd4|Add62~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_simd4|Add62~17 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y6_N0
cyclonev_mac \u_core_simd4|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc,vcc,gnd,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_core_simd4|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_core_simd4|Mult1~8 .accumulate_clock = "none";
defparam \u_core_simd4|Mult1~8 .ax_clock = "none";
defparam \u_core_simd4|Mult1~8 .ax_width = 15;
defparam \u_core_simd4|Mult1~8 .ay_scan_in_clock = "none";
defparam \u_core_simd4|Mult1~8 .ay_scan_in_width = 15;
defparam \u_core_simd4|Mult1~8 .ay_use_scan_in = "false";
defparam \u_core_simd4|Mult1~8 .az_clock = "none";
defparam \u_core_simd4|Mult1~8 .bx_clock = "none";
defparam \u_core_simd4|Mult1~8 .by_clock = "none";
defparam \u_core_simd4|Mult1~8 .by_use_scan_in = "false";
defparam \u_core_simd4|Mult1~8 .bz_clock = "none";
defparam \u_core_simd4|Mult1~8 .coef_a_0 = 0;
defparam \u_core_simd4|Mult1~8 .coef_a_1 = 0;
defparam \u_core_simd4|Mult1~8 .coef_a_2 = 0;
defparam \u_core_simd4|Mult1~8 .coef_a_3 = 0;
defparam \u_core_simd4|Mult1~8 .coef_a_4 = 0;
defparam \u_core_simd4|Mult1~8 .coef_a_5 = 0;
defparam \u_core_simd4|Mult1~8 .coef_a_6 = 0;
defparam \u_core_simd4|Mult1~8 .coef_a_7 = 0;
defparam \u_core_simd4|Mult1~8 .coef_b_0 = 0;
defparam \u_core_simd4|Mult1~8 .coef_b_1 = 0;
defparam \u_core_simd4|Mult1~8 .coef_b_2 = 0;
defparam \u_core_simd4|Mult1~8 .coef_b_3 = 0;
defparam \u_core_simd4|Mult1~8 .coef_b_4 = 0;
defparam \u_core_simd4|Mult1~8 .coef_b_5 = 0;
defparam \u_core_simd4|Mult1~8 .coef_b_6 = 0;
defparam \u_core_simd4|Mult1~8 .coef_b_7 = 0;
defparam \u_core_simd4|Mult1~8 .coef_sel_a_clock = "none";
defparam \u_core_simd4|Mult1~8 .coef_sel_b_clock = "none";
defparam \u_core_simd4|Mult1~8 .delay_scan_out_ay = "false";
defparam \u_core_simd4|Mult1~8 .delay_scan_out_by = "false";
defparam \u_core_simd4|Mult1~8 .enable_double_accum = "false";
defparam \u_core_simd4|Mult1~8 .load_const_clock = "none";
defparam \u_core_simd4|Mult1~8 .load_const_value = 0;
defparam \u_core_simd4|Mult1~8 .mode_sub_location = 0;
defparam \u_core_simd4|Mult1~8 .negate_clock = "none";
defparam \u_core_simd4|Mult1~8 .operand_source_max = "input";
defparam \u_core_simd4|Mult1~8 .operand_source_may = "input";
defparam \u_core_simd4|Mult1~8 .operand_source_mbx = "input";
defparam \u_core_simd4|Mult1~8 .operand_source_mby = "input";
defparam \u_core_simd4|Mult1~8 .operation_mode = "m18x18_full";
defparam \u_core_simd4|Mult1~8 .output_clock = "none";
defparam \u_core_simd4|Mult1~8 .preadder_subtract_a = "false";
defparam \u_core_simd4|Mult1~8 .preadder_subtract_b = "false";
defparam \u_core_simd4|Mult1~8 .result_a_width = 64;
defparam \u_core_simd4|Mult1~8 .signed_max = "false";
defparam \u_core_simd4|Mult1~8 .signed_may = "false";
defparam \u_core_simd4|Mult1~8 .signed_mbx = "false";
defparam \u_core_simd4|Mult1~8 .signed_mby = "false";
defparam \u_core_simd4|Mult1~8 .sub_clock = "none";
defparam \u_core_simd4|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X85_Y6_N52
dffeas \u_core_simd4|out_h_reg[11] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [19]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[11] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N38
dffeas \u_core_simd4|oy_cur[12] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[12] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N36
cyclonev_lcell_comb \u_core_simd4|Add62~13 (
// Equation(s):
// \u_core_simd4|Add62~13_sumout  = SUM(( \u_core_simd4|oy_cur [12] ) + ( GND ) + ( \u_core_simd4|Add62~18  ))
// \u_core_simd4|Add62~14  = CARRY(( \u_core_simd4|oy_cur [12] ) + ( GND ) + ( \u_core_simd4|Add62~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|oy_cur [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~13_sumout ),
	.cout(\u_core_simd4|Add62~14 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~13 .extended_lut = "off";
defparam \u_core_simd4|Add62~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_simd4|Add62~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N44
dffeas \u_core_simd4|oy_cur[14] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[14] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N39
cyclonev_lcell_comb \u_core_simd4|Add62~9 (
// Equation(s):
// \u_core_simd4|Add62~9_sumout  = SUM(( \u_core_simd4|oy_cur [13] ) + ( GND ) + ( \u_core_simd4|Add62~14  ))
// \u_core_simd4|Add62~10  = CARRY(( \u_core_simd4|oy_cur [13] ) + ( GND ) + ( \u_core_simd4|Add62~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|oy_cur [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~9_sumout ),
	.cout(\u_core_simd4|Add62~10 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~9 .extended_lut = "off";
defparam \u_core_simd4|Add62~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_simd4|Add62~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N41
dffeas \u_core_simd4|oy_cur[13] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[13] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N42
cyclonev_lcell_comb \u_core_simd4|Add62~5 (
// Equation(s):
// \u_core_simd4|Add62~5_sumout  = SUM(( \u_core_simd4|oy_cur [14] ) + ( GND ) + ( \u_core_simd4|Add62~10  ))
// \u_core_simd4|Add62~6  = CARRY(( \u_core_simd4|oy_cur [14] ) + ( GND ) + ( \u_core_simd4|Add62~10  ))

	.dataa(gnd),
	.datab(!\u_core_simd4|oy_cur [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~5_sumout ),
	.cout(\u_core_simd4|Add62~6 ),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~5 .extended_lut = "off";
defparam \u_core_simd4|Add62~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_simd4|Add62~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N8
dffeas \u_core_simd4|out_h_reg[13] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [21]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[13] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y6_N43
dffeas \u_core_simd4|out_h_reg[12] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [20]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[12] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y6_N11
dffeas \u_core_simd4|out_h_reg[14] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [22]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[14] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N42
cyclonev_lcell_comb \u_core_simd4|LessThan11~4 (
// Equation(s):
// \u_core_simd4|LessThan11~4_combout  = ( \u_core_simd4|out_h_reg [12] & ( \u_core_simd4|out_h_reg [14] & ( (!\u_core_simd4|Add62~5_sumout ) # ((!\u_core_simd4|Add62~13_sumout  & ((!\u_core_simd4|Add62~9_sumout ) # (\u_core_simd4|out_h_reg [13]))) # 
// (\u_core_simd4|Add62~13_sumout  & (!\u_core_simd4|Add62~9_sumout  & \u_core_simd4|out_h_reg [13]))) ) ) ) # ( !\u_core_simd4|out_h_reg [12] & ( \u_core_simd4|out_h_reg [14] & ( (!\u_core_simd4|Add62~5_sumout ) # ((!\u_core_simd4|Add62~9_sumout  & 
// \u_core_simd4|out_h_reg [13])) ) ) ) # ( \u_core_simd4|out_h_reg [12] & ( !\u_core_simd4|out_h_reg [14] & ( (!\u_core_simd4|Add62~5_sumout  & ((!\u_core_simd4|Add62~13_sumout  & ((!\u_core_simd4|Add62~9_sumout ) # (\u_core_simd4|out_h_reg [13]))) # 
// (\u_core_simd4|Add62~13_sumout  & (!\u_core_simd4|Add62~9_sumout  & \u_core_simd4|out_h_reg [13])))) ) ) ) # ( !\u_core_simd4|out_h_reg [12] & ( !\u_core_simd4|out_h_reg [14] & ( (!\u_core_simd4|Add62~5_sumout  & (!\u_core_simd4|Add62~9_sumout  & 
// \u_core_simd4|out_h_reg [13])) ) ) )

	.dataa(!\u_core_simd4|Add62~13_sumout ),
	.datab(!\u_core_simd4|Add62~5_sumout ),
	.datac(!\u_core_simd4|Add62~9_sumout ),
	.datad(!\u_core_simd4|out_h_reg [13]),
	.datae(!\u_core_simd4|out_h_reg [12]),
	.dataf(!\u_core_simd4|out_h_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~4 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~4 .lut_mask = 64'h00C080C8CCFCECFE;
defparam \u_core_simd4|LessThan11~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N2
dffeas \u_core_simd4|out_h_reg[10] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [18]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[10] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N6
cyclonev_lcell_comb \u_core_simd4|LessThan11~0 (
// Equation(s):
// \u_core_simd4|LessThan11~0_combout  = ( \u_core_simd4|out_h_reg [13] & ( \u_core_simd4|out_h_reg [14] & ( (\u_core_simd4|Add62~5_sumout  & (\u_core_simd4|Add62~9_sumout  & (!\u_core_simd4|Add62~13_sumout  $ (\u_core_simd4|out_h_reg [12])))) ) ) ) # ( 
// !\u_core_simd4|out_h_reg [13] & ( \u_core_simd4|out_h_reg [14] & ( (\u_core_simd4|Add62~5_sumout  & (!\u_core_simd4|Add62~9_sumout  & (!\u_core_simd4|Add62~13_sumout  $ (\u_core_simd4|out_h_reg [12])))) ) ) ) # ( \u_core_simd4|out_h_reg [13] & ( 
// !\u_core_simd4|out_h_reg [14] & ( (!\u_core_simd4|Add62~5_sumout  & (\u_core_simd4|Add62~9_sumout  & (!\u_core_simd4|Add62~13_sumout  $ (\u_core_simd4|out_h_reg [12])))) ) ) ) # ( !\u_core_simd4|out_h_reg [13] & ( !\u_core_simd4|out_h_reg [14] & ( 
// (!\u_core_simd4|Add62~5_sumout  & (!\u_core_simd4|Add62~9_sumout  & (!\u_core_simd4|Add62~13_sumout  $ (\u_core_simd4|out_h_reg [12])))) ) ) )

	.dataa(!\u_core_simd4|Add62~13_sumout ),
	.datab(!\u_core_simd4|Add62~5_sumout ),
	.datac(!\u_core_simd4|Add62~9_sumout ),
	.datad(!\u_core_simd4|out_h_reg [12]),
	.datae(!\u_core_simd4|out_h_reg [13]),
	.dataf(!\u_core_simd4|out_h_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~0 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~0 .lut_mask = 64'h8040080420100201;
defparam \u_core_simd4|LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N36
cyclonev_lcell_comb \u_core_simd4|LessThan11~5 (
// Equation(s):
// \u_core_simd4|LessThan11~5_combout  = ( \u_core_simd4|out_h_reg [10] & ( \u_core_simd4|LessThan11~0_combout  & ( (!\u_core_simd4|LessThan11~4_combout  & ((!\u_core_simd4|Add62~17_sumout  & (!\u_core_simd4|out_h_reg [11] & \u_core_simd4|Add62~25_sumout )) 
// # (\u_core_simd4|Add62~17_sumout  & ((!\u_core_simd4|out_h_reg [11]) # (\u_core_simd4|Add62~25_sumout ))))) ) ) ) # ( !\u_core_simd4|out_h_reg [10] & ( \u_core_simd4|LessThan11~0_combout  & ( (!\u_core_simd4|LessThan11~4_combout  & 
// ((!\u_core_simd4|out_h_reg [11]) # (\u_core_simd4|Add62~17_sumout ))) ) ) ) # ( \u_core_simd4|out_h_reg [10] & ( !\u_core_simd4|LessThan11~0_combout  & ( !\u_core_simd4|LessThan11~4_combout  ) ) ) # ( !\u_core_simd4|out_h_reg [10] & ( 
// !\u_core_simd4|LessThan11~0_combout  & ( !\u_core_simd4|LessThan11~4_combout  ) ) )

	.dataa(!\u_core_simd4|Add62~17_sumout ),
	.datab(!\u_core_simd4|out_h_reg [11]),
	.datac(!\u_core_simd4|Add62~25_sumout ),
	.datad(!\u_core_simd4|LessThan11~4_combout ),
	.datae(!\u_core_simd4|out_h_reg [10]),
	.dataf(!\u_core_simd4|LessThan11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~5 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~5 .lut_mask = 64'hFF00FF00DD004D00;
defparam \u_core_simd4|LessThan11~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N14
dffeas \u_core_simd4|out_h_reg[4] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[4] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y6_N19
dffeas \u_core_simd4|out_h_reg[3] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[3] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y6_N41
dffeas \u_core_simd4|out_h_reg[2] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[2] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N18
cyclonev_lcell_comb \u_core_simd4|LessThan11~9 (
// Equation(s):
// \u_core_simd4|LessThan11~9_combout  = ( \u_core_simd4|out_h_reg [3] & ( \u_core_simd4|out_h_reg [2] & ( (!\u_core_simd4|Add62~33_sumout  & ((!\u_core_simd4|Add62~41_sumout ) # ((!\u_core_simd4|Add62~37_sumout ) # (\u_core_simd4|out_h_reg [4])))) # 
// (\u_core_simd4|Add62~33_sumout  & (\u_core_simd4|out_h_reg [4] & ((!\u_core_simd4|Add62~41_sumout ) # (!\u_core_simd4|Add62~37_sumout )))) ) ) ) # ( !\u_core_simd4|out_h_reg [3] & ( \u_core_simd4|out_h_reg [2] & ( (!\u_core_simd4|Add62~33_sumout  & 
// (((!\u_core_simd4|Add62~41_sumout  & !\u_core_simd4|Add62~37_sumout )) # (\u_core_simd4|out_h_reg [4]))) # (\u_core_simd4|Add62~33_sumout  & (!\u_core_simd4|Add62~41_sumout  & (!\u_core_simd4|Add62~37_sumout  & \u_core_simd4|out_h_reg [4]))) ) ) ) # ( 
// \u_core_simd4|out_h_reg [3] & ( !\u_core_simd4|out_h_reg [2] & ( (!\u_core_simd4|Add62~37_sumout  & ((!\u_core_simd4|Add62~33_sumout ) # (\u_core_simd4|out_h_reg [4]))) # (\u_core_simd4|Add62~37_sumout  & (!\u_core_simd4|Add62~33_sumout  & 
// \u_core_simd4|out_h_reg [4])) ) ) ) # ( !\u_core_simd4|out_h_reg [3] & ( !\u_core_simd4|out_h_reg [2] & ( (!\u_core_simd4|Add62~33_sumout  & \u_core_simd4|out_h_reg [4]) ) ) )

	.dataa(!\u_core_simd4|Add62~41_sumout ),
	.datab(!\u_core_simd4|Add62~37_sumout ),
	.datac(!\u_core_simd4|Add62~33_sumout ),
	.datad(!\u_core_simd4|out_h_reg [4]),
	.datae(!\u_core_simd4|out_h_reg [3]),
	.dataf(!\u_core_simd4|out_h_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~9 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~9 .lut_mask = 64'h00F0C0FC80F8E0FE;
defparam \u_core_simd4|LessThan11~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N52
dffeas \u_core_simd4|out_h_reg[0] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [8]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[0] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N50
dffeas \u_core_simd4|out_h_reg[1] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [9]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[1] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N48
cyclonev_lcell_comb \u_core_simd4|LessThan11~8 (
// Equation(s):
// \u_core_simd4|LessThan11~8_combout  = ( \u_core_simd4|out_h_reg [1] & ( \u_core_simd4|out_h_reg [2] & ( (\u_core_simd4|Add62~41_sumout  & ((!\u_core_simd4|Add62~45_sumout ) # ((!\u_core_simd4|Add62~49_sumout  & \u_core_simd4|out_h_reg [0])))) ) ) ) # ( 
// !\u_core_simd4|out_h_reg [1] & ( \u_core_simd4|out_h_reg [2] & ( (!\u_core_simd4|Add62~49_sumout  & (\u_core_simd4|Add62~41_sumout  & (!\u_core_simd4|Add62~45_sumout  & \u_core_simd4|out_h_reg [0]))) ) ) ) # ( \u_core_simd4|out_h_reg [1] & ( 
// !\u_core_simd4|out_h_reg [2] & ( (!\u_core_simd4|Add62~41_sumout  & ((!\u_core_simd4|Add62~45_sumout ) # ((!\u_core_simd4|Add62~49_sumout  & \u_core_simd4|out_h_reg [0])))) ) ) ) # ( !\u_core_simd4|out_h_reg [1] & ( !\u_core_simd4|out_h_reg [2] & ( 
// (!\u_core_simd4|Add62~49_sumout  & (!\u_core_simd4|Add62~41_sumout  & (!\u_core_simd4|Add62~45_sumout  & \u_core_simd4|out_h_reg [0]))) ) ) )

	.dataa(!\u_core_simd4|Add62~49_sumout ),
	.datab(!\u_core_simd4|Add62~41_sumout ),
	.datac(!\u_core_simd4|Add62~45_sumout ),
	.datad(!\u_core_simd4|out_h_reg [0]),
	.datae(!\u_core_simd4|out_h_reg [1]),
	.dataf(!\u_core_simd4|out_h_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~8 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~8 .lut_mask = 64'h0080C0C800203032;
defparam \u_core_simd4|LessThan11~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N5
dffeas \u_core_simd4|out_h_reg[8] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [16]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[8] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N3
cyclonev_lcell_comb \u_core_simd4|LessThan11~6 (
// Equation(s):
// \u_core_simd4|LessThan11~6_combout  = ( \u_core_simd4|Add62~29_sumout  & ( !\u_core_simd4|out_h_reg [8] ) ) # ( !\u_core_simd4|Add62~29_sumout  & ( \u_core_simd4|out_h_reg [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_core_simd4|out_h_reg [8]),
	.datae(gnd),
	.dataf(!\u_core_simd4|Add62~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~6 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~6 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u_core_simd4|LessThan11~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N38
dffeas \u_core_simd4|out_h_reg[7] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [15]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[7] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y6_N29
dffeas \u_core_simd4|out_h_reg[5] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [13]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[5] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N1
dffeas \u_core_simd4|out_h_reg[6] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [14]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[6] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \u_core_simd4|LessThan11~11 (
// Equation(s):
// \u_core_simd4|LessThan11~11_combout  = ( \u_core_simd4|out_h_reg [6] & ( \u_core_simd4|Add62~57_sumout  & ( (!\u_core_simd4|Add62~53_sumout  & (((\u_core_simd4|out_h_reg [5] & !\u_core_simd4|Add62~61_sumout )) # (\u_core_simd4|out_h_reg [7]))) # 
// (\u_core_simd4|Add62~53_sumout  & (\u_core_simd4|out_h_reg [7] & (\u_core_simd4|out_h_reg [5] & !\u_core_simd4|Add62~61_sumout ))) ) ) ) # ( !\u_core_simd4|out_h_reg [6] & ( \u_core_simd4|Add62~57_sumout  & ( (!\u_core_simd4|Add62~53_sumout  & 
// \u_core_simd4|out_h_reg [7]) ) ) ) # ( \u_core_simd4|out_h_reg [6] & ( !\u_core_simd4|Add62~57_sumout  & ( (!\u_core_simd4|Add62~53_sumout ) # (\u_core_simd4|out_h_reg [7]) ) ) ) # ( !\u_core_simd4|out_h_reg [6] & ( !\u_core_simd4|Add62~57_sumout  & ( 
// (!\u_core_simd4|Add62~53_sumout  & (((\u_core_simd4|out_h_reg [5] & !\u_core_simd4|Add62~61_sumout )) # (\u_core_simd4|out_h_reg [7]))) # (\u_core_simd4|Add62~53_sumout  & (\u_core_simd4|out_h_reg [7] & (\u_core_simd4|out_h_reg [5] & 
// !\u_core_simd4|Add62~61_sumout ))) ) ) )

	.dataa(!\u_core_simd4|Add62~53_sumout ),
	.datab(!\u_core_simd4|out_h_reg [7]),
	.datac(!\u_core_simd4|out_h_reg [5]),
	.datad(!\u_core_simd4|Add62~61_sumout ),
	.datae(!\u_core_simd4|out_h_reg [6]),
	.dataf(!\u_core_simd4|Add62~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~11 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~11 .lut_mask = 64'h2B22BBBB22222B22;
defparam \u_core_simd4|LessThan11~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N12
cyclonev_lcell_comb \u_core_simd4|LessThan11~7 (
// Equation(s):
// \u_core_simd4|LessThan11~7_combout  = ( \u_core_simd4|out_h_reg [3] & ( (\u_core_simd4|Add62~37_sumout  & (!\u_core_simd4|Add62~33_sumout  $ (\u_core_simd4|out_h_reg [4]))) ) ) # ( !\u_core_simd4|out_h_reg [3] & ( (!\u_core_simd4|Add62~37_sumout  & 
// (!\u_core_simd4|Add62~33_sumout  $ (\u_core_simd4|out_h_reg [4]))) ) )

	.dataa(gnd),
	.datab(!\u_core_simd4|Add62~37_sumout ),
	.datac(!\u_core_simd4|Add62~33_sumout ),
	.datad(!\u_core_simd4|out_h_reg [4]),
	.datae(gnd),
	.dataf(!\u_core_simd4|out_h_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~7 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~7 .lut_mask = 64'hC00CC00C30033003;
defparam \u_core_simd4|LessThan11~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N36
cyclonev_lcell_comb \u_core_simd4|LessThan11~10 (
// Equation(s):
// \u_core_simd4|LessThan11~10_combout  = ( \u_core_simd4|out_h_reg [7] & ( \u_core_simd4|out_h_reg [5] & ( (\u_core_simd4|Add62~53_sumout  & (\u_core_simd4|Add62~61_sumout  & (!\u_core_simd4|Add62~57_sumout  $ (\u_core_simd4|out_h_reg [6])))) ) ) ) # ( 
// !\u_core_simd4|out_h_reg [7] & ( \u_core_simd4|out_h_reg [5] & ( (!\u_core_simd4|Add62~53_sumout  & (\u_core_simd4|Add62~61_sumout  & (!\u_core_simd4|Add62~57_sumout  $ (\u_core_simd4|out_h_reg [6])))) ) ) ) # ( \u_core_simd4|out_h_reg [7] & ( 
// !\u_core_simd4|out_h_reg [5] & ( (\u_core_simd4|Add62~53_sumout  & (!\u_core_simd4|Add62~61_sumout  & (!\u_core_simd4|Add62~57_sumout  $ (\u_core_simd4|out_h_reg [6])))) ) ) ) # ( !\u_core_simd4|out_h_reg [7] & ( !\u_core_simd4|out_h_reg [5] & ( 
// (!\u_core_simd4|Add62~53_sumout  & (!\u_core_simd4|Add62~61_sumout  & (!\u_core_simd4|Add62~57_sumout  $ (\u_core_simd4|out_h_reg [6])))) ) ) )

	.dataa(!\u_core_simd4|Add62~57_sumout ),
	.datab(!\u_core_simd4|out_h_reg [6]),
	.datac(!\u_core_simd4|Add62~53_sumout ),
	.datad(!\u_core_simd4|Add62~61_sumout ),
	.datae(!\u_core_simd4|out_h_reg [7]),
	.dataf(!\u_core_simd4|out_h_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~10 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~10 .lut_mask = 64'h9000090000900009;
defparam \u_core_simd4|LessThan11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N24
cyclonev_lcell_comb \u_core_simd4|LessThan11~12 (
// Equation(s):
// \u_core_simd4|LessThan11~12_combout  = ( \u_core_simd4|LessThan11~7_combout  & ( \u_core_simd4|LessThan11~10_combout  & ( (!\u_core_simd4|LessThan11~6_combout  & (((\u_core_simd4|LessThan11~11_combout ) # (\u_core_simd4|LessThan11~8_combout )) # 
// (\u_core_simd4|LessThan11~9_combout ))) ) ) ) # ( !\u_core_simd4|LessThan11~7_combout  & ( \u_core_simd4|LessThan11~10_combout  & ( (!\u_core_simd4|LessThan11~6_combout  & ((\u_core_simd4|LessThan11~11_combout ) # (\u_core_simd4|LessThan11~9_combout ))) ) 
// ) ) # ( \u_core_simd4|LessThan11~7_combout  & ( !\u_core_simd4|LessThan11~10_combout  & ( (!\u_core_simd4|LessThan11~6_combout  & \u_core_simd4|LessThan11~11_combout ) ) ) ) # ( !\u_core_simd4|LessThan11~7_combout  & ( !\u_core_simd4|LessThan11~10_combout 
//  & ( (!\u_core_simd4|LessThan11~6_combout  & \u_core_simd4|LessThan11~11_combout ) ) ) )

	.dataa(!\u_core_simd4|LessThan11~9_combout ),
	.datab(!\u_core_simd4|LessThan11~8_combout ),
	.datac(!\u_core_simd4|LessThan11~6_combout ),
	.datad(!\u_core_simd4|LessThan11~11_combout ),
	.datae(!\u_core_simd4|LessThan11~7_combout ),
	.dataf(!\u_core_simd4|LessThan11~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~12 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~12 .lut_mask = 64'h00F000F050F070F0;
defparam \u_core_simd4|LessThan11~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N0
cyclonev_lcell_comb \u_core_simd4|LessThan11~2 (
// Equation(s):
// \u_core_simd4|LessThan11~2_combout  = ( \u_core_simd4|Add62~25_sumout  & ( !\u_core_simd4|out_h_reg [10] ) ) # ( !\u_core_simd4|Add62~25_sumout  & ( \u_core_simd4|out_h_reg [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_core_simd4|out_h_reg [10]),
	.datae(gnd),
	.dataf(!\u_core_simd4|Add62~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~2 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u_core_simd4|LessThan11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N15
cyclonev_lcell_comb \u_core_simd4|LessThan11~13 (
// Equation(s):
// \u_core_simd4|LessThan11~13_combout  = (\u_core_simd4|out_h_reg [8] & !\u_core_simd4|Add62~29_sumout )

	.dataa(!\u_core_simd4|out_h_reg [8]),
	.datab(gnd),
	.datac(!\u_core_simd4|Add62~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~13 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~13 .lut_mask = 64'h5050505050505050;
defparam \u_core_simd4|LessThan11~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N55
dffeas \u_core_simd4|out_h_reg[9] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [17]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[9] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N51
cyclonev_lcell_comb \u_core_simd4|LessThan11~1 (
// Equation(s):
// \u_core_simd4|LessThan11~1_combout  = ( \u_core_simd4|Add62~17_sumout  & ( !\u_core_simd4|out_h_reg [11] ) ) # ( !\u_core_simd4|Add62~17_sumout  & ( \u_core_simd4|out_h_reg [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_core_simd4|out_h_reg [11]),
	.datae(gnd),
	.dataf(!\u_core_simd4|Add62~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~1 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u_core_simd4|LessThan11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N54
cyclonev_lcell_comb \u_core_simd4|LessThan11~14 (
// Equation(s):
// \u_core_simd4|LessThan11~14_combout  = ( \u_core_simd4|out_h_reg [9] & ( !\u_core_simd4|LessThan11~1_combout  & ( (!\u_core_simd4|LessThan11~2_combout  & (\u_core_simd4|LessThan11~0_combout  & ((!\u_core_simd4|Add62~21_sumout ) # 
// (\u_core_simd4|LessThan11~13_combout )))) ) ) ) # ( !\u_core_simd4|out_h_reg [9] & ( !\u_core_simd4|LessThan11~1_combout  & ( (!\u_core_simd4|LessThan11~2_combout  & (\u_core_simd4|LessThan11~13_combout  & (!\u_core_simd4|Add62~21_sumout  & 
// \u_core_simd4|LessThan11~0_combout ))) ) ) )

	.dataa(!\u_core_simd4|LessThan11~2_combout ),
	.datab(!\u_core_simd4|LessThan11~13_combout ),
	.datac(!\u_core_simd4|Add62~21_sumout ),
	.datad(!\u_core_simd4|LessThan11~0_combout ),
	.datae(!\u_core_simd4|out_h_reg [9]),
	.dataf(!\u_core_simd4|LessThan11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~14 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~14 .lut_mask = 64'h002000A200000000;
defparam \u_core_simd4|LessThan11~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N47
dffeas \u_core_simd4|oy_cur[15] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Add62~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_simd4|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_simd4|Selector96~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|oy_cur [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|oy_cur[15] .is_wysiwyg = "true";
defparam \u_core_simd4|oy_cur[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N45
cyclonev_lcell_comb \u_core_simd4|Add62~1 (
// Equation(s):
// \u_core_simd4|Add62~1_sumout  = SUM(( \u_core_simd4|oy_cur [15] ) + ( GND ) + ( \u_core_simd4|Add62~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_simd4|oy_cur [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_simd4|Add62~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_simd4|Add62~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Add62~1 .extended_lut = "off";
defparam \u_core_simd4|Add62~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_simd4|Add62~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N32
dffeas \u_core_simd4|out_h_reg[15] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_simd4|mul_h [23]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_simd4|Selector177~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|out_h_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|out_h_reg[15] .is_wysiwyg = "true";
defparam \u_core_simd4|out_h_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N48
cyclonev_lcell_comb \u_core_simd4|LessThan11~3 (
// Equation(s):
// \u_core_simd4|LessThan11~3_combout  = ( \u_core_simd4|LessThan11~0_combout  & ( (!\u_core_simd4|LessThan11~2_combout  & (!\u_core_simd4|LessThan11~1_combout  & (!\u_core_simd4|out_h_reg [9] $ (\u_core_simd4|Add62~21_sumout )))) ) )

	.dataa(!\u_core_simd4|LessThan11~2_combout ),
	.datab(!\u_core_simd4|out_h_reg [9]),
	.datac(!\u_core_simd4|LessThan11~1_combout ),
	.datad(!\u_core_simd4|Add62~21_sumout ),
	.datae(gnd),
	.dataf(!\u_core_simd4|LessThan11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan11~3 .extended_lut = "off";
defparam \u_core_simd4|LessThan11~3 .lut_mask = 64'h0000000080208020;
defparam \u_core_simd4|LessThan11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N30
cyclonev_lcell_comb \u_core_simd4|always1~0 (
// Equation(s):
// \u_core_simd4|always1~0_combout  = ( \u_core_simd4|out_h_reg [15] & ( \u_core_simd4|LessThan11~3_combout  & ( (\u_core_simd4|LessThan11~5_combout  & (!\u_core_simd4|LessThan11~12_combout  & (!\u_core_simd4|LessThan11~14_combout  & 
// \u_core_simd4|Add62~1_sumout ))) ) ) ) # ( !\u_core_simd4|out_h_reg [15] & ( \u_core_simd4|LessThan11~3_combout  & ( ((\u_core_simd4|LessThan11~5_combout  & (!\u_core_simd4|LessThan11~12_combout  & !\u_core_simd4|LessThan11~14_combout ))) # 
// (\u_core_simd4|Add62~1_sumout ) ) ) ) # ( \u_core_simd4|out_h_reg [15] & ( !\u_core_simd4|LessThan11~3_combout  & ( (\u_core_simd4|LessThan11~5_combout  & (!\u_core_simd4|LessThan11~14_combout  & \u_core_simd4|Add62~1_sumout )) ) ) ) # ( 
// !\u_core_simd4|out_h_reg [15] & ( !\u_core_simd4|LessThan11~3_combout  & ( ((\u_core_simd4|LessThan11~5_combout  & !\u_core_simd4|LessThan11~14_combout )) # (\u_core_simd4|Add62~1_sumout ) ) ) )

	.dataa(!\u_core_simd4|LessThan11~5_combout ),
	.datab(!\u_core_simd4|LessThan11~12_combout ),
	.datac(!\u_core_simd4|LessThan11~14_combout ),
	.datad(!\u_core_simd4|Add62~1_sumout ),
	.datae(!\u_core_simd4|out_h_reg [15]),
	.dataf(!\u_core_simd4|LessThan11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|always1~0 .extended_lut = "off";
defparam \u_core_simd4|always1~0 .lut_mask = 64'h50FF005040FF0040;
defparam \u_core_simd4|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N48
cyclonev_lcell_comb \u_core_simd4|Selector119~0 (
// Equation(s):
// \u_core_simd4|Selector119~0_combout  = ( \u_core_simd4|group_x [8] & ( \u_core_simd4|Add63~21_sumout  & ( ((\u_core_simd4|state.S_ADVANCE~q  & ((\u_core_simd4|LessThan12~16_combout ) # (\u_core_simd4|always1~0_combout )))) # 
// (\u_core_simd4|WideOr5~0_combout ) ) ) ) # ( !\u_core_simd4|group_x [8] & ( \u_core_simd4|Add63~21_sumout  & ( (\u_core_simd4|state.S_ADVANCE~q  & \u_core_simd4|LessThan12~16_combout ) ) ) ) # ( \u_core_simd4|group_x [8] & ( !\u_core_simd4|Add63~21_sumout 
//  & ( ((\u_core_simd4|always1~0_combout  & (\u_core_simd4|state.S_ADVANCE~q  & !\u_core_simd4|LessThan12~16_combout ))) # (\u_core_simd4|WideOr5~0_combout ) ) ) )

	.dataa(!\u_core_simd4|always1~0_combout ),
	.datab(!\u_core_simd4|state.S_ADVANCE~q ),
	.datac(!\u_core_simd4|WideOr5~0_combout ),
	.datad(!\u_core_simd4|LessThan12~16_combout ),
	.datae(!\u_core_simd4|group_x [8]),
	.dataf(!\u_core_simd4|Add63~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector119~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector119~0 .extended_lut = "off";
defparam \u_core_simd4|Selector119~0 .lut_mask = 64'h00001F0F00331F3F;
defparam \u_core_simd4|Selector119~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N49
dffeas \u_core_simd4|group_x[8] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector119~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|group_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|group_x[8] .is_wysiwyg = "true";
defparam \u_core_simd4|group_x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N54
cyclonev_lcell_comb \u_core_simd4|LessThan12~11 (
// Equation(s):
// \u_core_simd4|LessThan12~11_combout  = ( \u_core_simd4|groups_per_row [8] & ( !\u_core_simd4|LessThan12~3_combout  & ( (\u_core_simd4|LessThan12~0_combout  & (!\u_core_simd4|LessThan12~4_combout  & ((!\u_core_simd4|Add63~21_sumout ) # 
// (!\u_core_simd4|LessThan12~10_combout )))) ) ) ) # ( !\u_core_simd4|groups_per_row [8] & ( !\u_core_simd4|LessThan12~3_combout  & ( (!\u_core_simd4|Add63~21_sumout  & (!\u_core_simd4|LessThan12~10_combout  & (\u_core_simd4|LessThan12~0_combout  & 
// !\u_core_simd4|LessThan12~4_combout ))) ) ) )

	.dataa(!\u_core_simd4|Add63~21_sumout ),
	.datab(!\u_core_simd4|LessThan12~10_combout ),
	.datac(!\u_core_simd4|LessThan12~0_combout ),
	.datad(!\u_core_simd4|LessThan12~4_combout ),
	.datae(!\u_core_simd4|groups_per_row [8]),
	.dataf(!\u_core_simd4|LessThan12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|LessThan12~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|LessThan12~11 .extended_lut = "off";
defparam \u_core_simd4|LessThan12~11 .lut_mask = 64'h08000E0000000000;
defparam \u_core_simd4|LessThan12~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N54
cyclonev_lcell_comb \u_core_simd4|Selector192~0 (
// Equation(s):
// \u_core_simd4|Selector192~0_combout  = ( \u_core_simd4|state.S_WRITE~q  & ( \u_core_simd4|LessThan12~12_combout  & ( (!\u_core_simd4|LessThan12~11_combout  & (\u_core_simd4|LessThan12~2_combout  & \u_core_simd4|always1~0_combout )) ) ) ) # ( 
// !\u_core_simd4|state.S_WRITE~q  & ( \u_core_simd4|LessThan12~12_combout  & ( (!\u_core_simd4|LessThan12~11_combout  & (\u_core_simd4|LessThan12~2_combout  & (\u_core_simd4|always1~0_combout  & \u_core_simd4|state.S_ADVANCE~q ))) ) ) ) # ( 
// \u_core_simd4|state.S_WRITE~q  & ( !\u_core_simd4|LessThan12~12_combout  & ( \u_core_simd4|always1~0_combout  ) ) ) # ( !\u_core_simd4|state.S_WRITE~q  & ( !\u_core_simd4|LessThan12~12_combout  & ( (\u_core_simd4|always1~0_combout  & 
// \u_core_simd4|state.S_ADVANCE~q ) ) ) )

	.dataa(!\u_core_simd4|LessThan12~11_combout ),
	.datab(!\u_core_simd4|LessThan12~2_combout ),
	.datac(!\u_core_simd4|always1~0_combout ),
	.datad(!\u_core_simd4|state.S_ADVANCE~q ),
	.datae(!\u_core_simd4|state.S_WRITE~q ),
	.dataf(!\u_core_simd4|LessThan12~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector192~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector192~0 .extended_lut = "off";
defparam \u_core_simd4|Selector192~0 .lut_mask = 64'h000F0F0F00020202;
defparam \u_core_simd4|Selector192~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N56
dffeas \u_core_simd4|state.S_DONE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector192~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_DONE .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N18
cyclonev_lcell_comb \u_core_simd4|Selector176~0 (
// Equation(s):
// \u_core_simd4|Selector176~0_combout  = ( \u_core_simd4|state.S_IDLE~q  & ( !\u_core_simd4|state.S_DONE~q  ) ) # ( !\u_core_simd4|state.S_IDLE~q  & ( !\u_core_simd4|state.S_DONE~q  & ( (!\sw_debounced_q~q  & (\mode_simd_sw~input_o  & (\sw_debounced~q  & 
// \clear_active~q ))) ) ) )

	.dataa(!\sw_debounced_q~q ),
	.datab(!\mode_simd_sw~input_o ),
	.datac(!\sw_debounced~q ),
	.datad(!\clear_active~q ),
	.datae(!\u_core_simd4|state.S_IDLE~q ),
	.dataf(!\u_core_simd4|state.S_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector176~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector176~0 .extended_lut = "off";
defparam \u_core_simd4|Selector176~0 .lut_mask = 64'h0002FFFF00000000;
defparam \u_core_simd4|Selector176~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N20
dffeas \u_core_simd4|state.S_IDLE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector176~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|state.S_IDLE .is_wysiwyg = "true";
defparam \u_core_simd4|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N9
cyclonev_lcell_comb \u_core_simd4|Selector0~0 (
// Equation(s):
// \u_core_simd4|Selector0~0_combout  = ( \u_core_simd4|state.S_DONE~q  ) # ( !\u_core_simd4|state.S_DONE~q  & ( (\u_core_simd4|state.S_IDLE~q  & \u_core_simd4|done~q ) ) )

	.dataa(!\u_core_simd4|state.S_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_core_simd4|done~q ),
	.datae(gnd),
	.dataf(!\u_core_simd4|state.S_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_simd4|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_simd4|Selector0~0 .extended_lut = "off";
defparam \u_core_simd4|Selector0~0 .lut_mask = 64'h00550055FFFFFFFF;
defparam \u_core_simd4|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N10
dffeas \u_core_simd4|done (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_simd4|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_simd4|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_simd4|done .is_wysiwyg = "true";
defparam \u_core_simd4|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N30
cyclonev_lcell_comb \u_core_seq|Selector190~0 (
// Equation(s):
// \u_core_seq|Selector190~0_combout  = ( \u_core_seq|state.S_IDLE~q  & ( \sw_debounced_q~q  & ( !\u_core_seq|state.S_DONE~q  ) ) ) # ( \u_core_seq|state.S_IDLE~q  & ( !\sw_debounced_q~q  & ( !\u_core_seq|state.S_DONE~q  ) ) ) # ( !\u_core_seq|state.S_IDLE~q 
//  & ( !\sw_debounced_q~q  & ( (!\u_core_seq|state.S_DONE~q  & (!\mode_simd_sw~input_o  & (\sw_debounced~q  & \clear_active~q ))) ) ) )

	.dataa(!\u_core_seq|state.S_DONE~q ),
	.datab(!\mode_simd_sw~input_o ),
	.datac(!\sw_debounced~q ),
	.datad(!\clear_active~q ),
	.datae(!\u_core_seq|state.S_IDLE~q ),
	.dataf(!\sw_debounced_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector190~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector190~0 .extended_lut = "off";
defparam \u_core_seq|Selector190~0 .lut_mask = 64'h0008AAAA0000AAAA;
defparam \u_core_seq|Selector190~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N32
dffeas \u_core_seq|state.S_IDLE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector190~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|state.S_IDLE .is_wysiwyg = "true";
defparam \u_core_seq|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N51
cyclonev_lcell_comb \u_core_seq|out_w_reg[15]~0 (
// Equation(s):
// \u_core_seq|out_w_reg[15]~0_combout  = ( !\mode_simd_sw~input_o  & ( \clear_active~q  & ( (\sw_debounced~q  & (!\u_core_seq|state.S_IDLE~q  & !\sw_debounced_q~q )) ) ) )

	.dataa(!\sw_debounced~q ),
	.datab(gnd),
	.datac(!\u_core_seq|state.S_IDLE~q ),
	.datad(!\sw_debounced_q~q ),
	.datae(!\mode_simd_sw~input_o ),
	.dataf(!\clear_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|out_w_reg[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|out_w_reg[15]~0 .extended_lut = "off";
defparam \u_core_seq|out_w_reg[15]~0 .lut_mask = 64'h0000000050000000;
defparam \u_core_seq|out_w_reg[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N53
dffeas \u_core_seq|state.S_INIT (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|out_w_reg[15]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|state.S_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|state.S_INIT .is_wysiwyg = "true";
defparam \u_core_seq|state.S_INIT .power_up = "low";
// synopsys translate_on

// Location: DSP_X86_Y2_N0
cyclonev_mac \u_core_seq|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc,vcc,gnd,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_core_seq|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_core_seq|Mult0~8 .accumulate_clock = "none";
defparam \u_core_seq|Mult0~8 .ax_clock = "none";
defparam \u_core_seq|Mult0~8 .ax_width = 15;
defparam \u_core_seq|Mult0~8 .ay_scan_in_clock = "none";
defparam \u_core_seq|Mult0~8 .ay_scan_in_width = 15;
defparam \u_core_seq|Mult0~8 .ay_use_scan_in = "false";
defparam \u_core_seq|Mult0~8 .az_clock = "none";
defparam \u_core_seq|Mult0~8 .bx_clock = "none";
defparam \u_core_seq|Mult0~8 .by_clock = "none";
defparam \u_core_seq|Mult0~8 .by_use_scan_in = "false";
defparam \u_core_seq|Mult0~8 .bz_clock = "none";
defparam \u_core_seq|Mult0~8 .coef_a_0 = 0;
defparam \u_core_seq|Mult0~8 .coef_a_1 = 0;
defparam \u_core_seq|Mult0~8 .coef_a_2 = 0;
defparam \u_core_seq|Mult0~8 .coef_a_3 = 0;
defparam \u_core_seq|Mult0~8 .coef_a_4 = 0;
defparam \u_core_seq|Mult0~8 .coef_a_5 = 0;
defparam \u_core_seq|Mult0~8 .coef_a_6 = 0;
defparam \u_core_seq|Mult0~8 .coef_a_7 = 0;
defparam \u_core_seq|Mult0~8 .coef_b_0 = 0;
defparam \u_core_seq|Mult0~8 .coef_b_1 = 0;
defparam \u_core_seq|Mult0~8 .coef_b_2 = 0;
defparam \u_core_seq|Mult0~8 .coef_b_3 = 0;
defparam \u_core_seq|Mult0~8 .coef_b_4 = 0;
defparam \u_core_seq|Mult0~8 .coef_b_5 = 0;
defparam \u_core_seq|Mult0~8 .coef_b_6 = 0;
defparam \u_core_seq|Mult0~8 .coef_b_7 = 0;
defparam \u_core_seq|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_core_seq|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_core_seq|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_core_seq|Mult0~8 .delay_scan_out_by = "false";
defparam \u_core_seq|Mult0~8 .enable_double_accum = "false";
defparam \u_core_seq|Mult0~8 .load_const_clock = "none";
defparam \u_core_seq|Mult0~8 .load_const_value = 0;
defparam \u_core_seq|Mult0~8 .mode_sub_location = 0;
defparam \u_core_seq|Mult0~8 .negate_clock = "none";
defparam \u_core_seq|Mult0~8 .operand_source_max = "input";
defparam \u_core_seq|Mult0~8 .operand_source_may = "input";
defparam \u_core_seq|Mult0~8 .operand_source_mbx = "input";
defparam \u_core_seq|Mult0~8 .operand_source_mby = "input";
defparam \u_core_seq|Mult0~8 .operation_mode = "m18x18_full";
defparam \u_core_seq|Mult0~8 .output_clock = "none";
defparam \u_core_seq|Mult0~8 .preadder_subtract_a = "false";
defparam \u_core_seq|Mult0~8 .preadder_subtract_b = "false";
defparam \u_core_seq|Mult0~8 .result_a_width = 64;
defparam \u_core_seq|Mult0~8 .signed_max = "false";
defparam \u_core_seq|Mult0~8 .signed_may = "false";
defparam \u_core_seq|Mult0~8 .signed_mbx = "false";
defparam \u_core_seq|Mult0~8 .signed_mby = "false";
defparam \u_core_seq|Mult0~8 .sub_clock = "none";
defparam \u_core_seq|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X85_Y3_N26
dffeas \u_core_seq|out_w_reg[9] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [17]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[9] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N39
cyclonev_lcell_comb \u_core_seq|WideOr4~0 (
// Equation(s):
// \u_core_seq|WideOr4~0_combout  = ( !\u_core_seq|state.S_ROW_INIT~q  & ( !\u_core_seq|state.S_INIT~q  & ( !\u_core_seq|state.S_ADVANCE~q  ) ) )

	.dataa(!\u_core_seq|state.S_ADVANCE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_core_seq|state.S_ROW_INIT~q ),
	.dataf(!\u_core_seq|state.S_INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|WideOr4~0 .extended_lut = "off";
defparam \u_core_seq|WideOr4~0 .lut_mask = 64'hAAAA000000000000;
defparam \u_core_seq|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N36
cyclonev_lcell_comb \u_core_seq|Selector100~0 (
// Equation(s):
// \u_core_seq|Selector100~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|ox_cur [13] & ((\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ))) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( (!\u_core_seq|WideOr4~0_combout  
// & (\u_core_seq|state.S_ADVANCE~q  & (\u_core_seq|Add23~9_sumout ))) # (\u_core_seq|WideOr4~0_combout  & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~9_sumout )) # (\u_core_seq|ox_cur [13]))) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~9_sumout ),
	.datad(!\u_core_seq|ox_cur [13]),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector100~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector100~0 .extended_lut = "off";
defparam \u_core_seq|Selector100~0 .lut_mask = 64'h0357035700770077;
defparam \u_core_seq|Selector100~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N38
dffeas \u_core_seq|ox_cur[13] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[13] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N0
cyclonev_lcell_comb \u_core_seq|Add23~49 (
// Equation(s):
// \u_core_seq|Add23~49_sumout  = SUM(( \u_core_seq|ox_cur [0] ) + ( VCC ) + ( !VCC ))
// \u_core_seq|Add23~50  = CARRY(( \u_core_seq|ox_cur [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|ox_cur [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~49_sumout ),
	.cout(\u_core_seq|Add23~50 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~49 .extended_lut = "off";
defparam \u_core_seq|Add23~49 .lut_mask = 64'h0000000000000F0F;
defparam \u_core_seq|Add23~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N54
cyclonev_lcell_comb \u_core_seq|Selector113~0 (
// Equation(s):
// \u_core_seq|Selector113~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|ox_cur [0] & ((\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ))) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( (!\u_core_seq|WideOr4~0_combout  & 
// (\u_core_seq|state.S_ADVANCE~q  & (\u_core_seq|Add23~49_sumout ))) # (\u_core_seq|WideOr4~0_combout  & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~49_sumout )) # (\u_core_seq|ox_cur [0]))) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~49_sumout ),
	.datad(!\u_core_seq|ox_cur [0]),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector113~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector113~0 .extended_lut = "off";
defparam \u_core_seq|Selector113~0 .lut_mask = 64'h0357035700770077;
defparam \u_core_seq|Selector113~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N56
dffeas \u_core_seq|ox_cur[0] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector113~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[0] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N3
cyclonev_lcell_comb \u_core_seq|Add23~45 (
// Equation(s):
// \u_core_seq|Add23~45_sumout  = SUM(( \u_core_seq|ox_cur [1] ) + ( GND ) + ( \u_core_seq|Add23~50  ))
// \u_core_seq|Add23~46  = CARRY(( \u_core_seq|ox_cur [1] ) + ( GND ) + ( \u_core_seq|Add23~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|ox_cur [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~45_sumout ),
	.cout(\u_core_seq|Add23~46 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~45 .extended_lut = "off";
defparam \u_core_seq|Add23~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add23~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N57
cyclonev_lcell_comb \u_core_seq|Selector112~0 (
// Equation(s):
// \u_core_seq|Selector112~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|ox_cur [1] & ((\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ))) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( (!\u_core_seq|WideOr4~0_combout  & 
// (\u_core_seq|state.S_ADVANCE~q  & (\u_core_seq|Add23~45_sumout ))) # (\u_core_seq|WideOr4~0_combout  & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~45_sumout )) # (\u_core_seq|ox_cur [1]))) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~45_sumout ),
	.datad(!\u_core_seq|ox_cur [1]),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector112~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector112~0 .extended_lut = "off";
defparam \u_core_seq|Selector112~0 .lut_mask = 64'h0357035700770077;
defparam \u_core_seq|Selector112~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N59
dffeas \u_core_seq|ox_cur[1] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector112~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[1] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N6
cyclonev_lcell_comb \u_core_seq|Add23~41 (
// Equation(s):
// \u_core_seq|Add23~41_sumout  = SUM(( \u_core_seq|ox_cur [2] ) + ( GND ) + ( \u_core_seq|Add23~46  ))
// \u_core_seq|Add23~42  = CARRY(( \u_core_seq|ox_cur [2] ) + ( GND ) + ( \u_core_seq|Add23~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|ox_cur [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~41_sumout ),
	.cout(\u_core_seq|Add23~42 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~41 .extended_lut = "off";
defparam \u_core_seq|Add23~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add23~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N48
cyclonev_lcell_comb \u_core_seq|Selector111~0 (
// Equation(s):
// \u_core_seq|Selector111~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|ox_cur [2] & ((\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ))) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( (!\u_core_seq|WideOr4~0_combout  & 
// (\u_core_seq|state.S_ADVANCE~q  & (\u_core_seq|Add23~41_sumout ))) # (\u_core_seq|WideOr4~0_combout  & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~41_sumout )) # (\u_core_seq|ox_cur [2]))) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~41_sumout ),
	.datad(!\u_core_seq|ox_cur [2]),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector111~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector111~0 .extended_lut = "off";
defparam \u_core_seq|Selector111~0 .lut_mask = 64'h0357035700770077;
defparam \u_core_seq|Selector111~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N50
dffeas \u_core_seq|ox_cur[2] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector111~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[2] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N9
cyclonev_lcell_comb \u_core_seq|Add23~37 (
// Equation(s):
// \u_core_seq|Add23~37_sumout  = SUM(( \u_core_seq|ox_cur [3] ) + ( GND ) + ( \u_core_seq|Add23~42  ))
// \u_core_seq|Add23~38  = CARRY(( \u_core_seq|ox_cur [3] ) + ( GND ) + ( \u_core_seq|Add23~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|ox_cur [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~37_sumout ),
	.cout(\u_core_seq|Add23~38 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~37 .extended_lut = "off";
defparam \u_core_seq|Add23~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add23~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N48
cyclonev_lcell_comb \u_core_seq|Selector110~0 (
// Equation(s):
// \u_core_seq|Selector110~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|ox_cur [3] & ((\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ))) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( (!\u_core_seq|WideOr4~0_combout  & 
// (\u_core_seq|state.S_ADVANCE~q  & (\u_core_seq|Add23~37_sumout ))) # (\u_core_seq|WideOr4~0_combout  & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~37_sumout )) # (\u_core_seq|ox_cur [3]))) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~37_sumout ),
	.datad(!\u_core_seq|ox_cur [3]),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector110~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector110~0 .extended_lut = "off";
defparam \u_core_seq|Selector110~0 .lut_mask = 64'h0357035700770077;
defparam \u_core_seq|Selector110~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N50
dffeas \u_core_seq|ox_cur[3] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector110~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[3] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N12
cyclonev_lcell_comb \u_core_seq|Add23~33 (
// Equation(s):
// \u_core_seq|Add23~33_sumout  = SUM(( \u_core_seq|ox_cur [4] ) + ( GND ) + ( \u_core_seq|Add23~38  ))
// \u_core_seq|Add23~34  = CARRY(( \u_core_seq|ox_cur [4] ) + ( GND ) + ( \u_core_seq|Add23~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|ox_cur [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~33_sumout ),
	.cout(\u_core_seq|Add23~34 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~33 .extended_lut = "off";
defparam \u_core_seq|Add23~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add23~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N30
cyclonev_lcell_comb \u_core_seq|Selector109~0 (
// Equation(s):
// \u_core_seq|Selector109~0_combout  = ( \u_core_seq|ox_cur [4] & ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|WideOr4~0_combout ) # (\u_core_seq|state.S_ADVANCE~q ) ) ) ) # ( \u_core_seq|ox_cur [4] & ( !\u_core_seq|LessThan5~15_combout  & ( 
// ((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~33_sumout )) # (\u_core_seq|WideOr4~0_combout ) ) ) ) # ( !\u_core_seq|ox_cur [4] & ( !\u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~33_sumout ) ) ) )

	.dataa(!\u_core_seq|state.S_ADVANCE~q ),
	.datab(!\u_core_seq|WideOr4~0_combout ),
	.datac(!\u_core_seq|Add23~33_sumout ),
	.datad(gnd),
	.datae(!\u_core_seq|ox_cur [4]),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector109~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector109~0 .extended_lut = "off";
defparam \u_core_seq|Selector109~0 .lut_mask = 64'h0505373700007777;
defparam \u_core_seq|Selector109~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N31
dffeas \u_core_seq|ox_cur[4] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector109~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[4] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N15
cyclonev_lcell_comb \u_core_seq|Add23~61 (
// Equation(s):
// \u_core_seq|Add23~61_sumout  = SUM(( \u_core_seq|ox_cur [5] ) + ( GND ) + ( \u_core_seq|Add23~34  ))
// \u_core_seq|Add23~62  = CARRY(( \u_core_seq|ox_cur [5] ) + ( GND ) + ( \u_core_seq|Add23~34  ))

	.dataa(!\u_core_seq|ox_cur [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~61_sumout ),
	.cout(\u_core_seq|Add23~62 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~61 .extended_lut = "off";
defparam \u_core_seq|Add23~61 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_seq|Add23~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N51
cyclonev_lcell_comb \u_core_seq|Selector108~0 (
// Equation(s):
// \u_core_seq|Selector108~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|ox_cur [5] & ((\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ))) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( (!\u_core_seq|WideOr4~0_combout  & 
// (\u_core_seq|state.S_ADVANCE~q  & (\u_core_seq|Add23~61_sumout ))) # (\u_core_seq|WideOr4~0_combout  & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~61_sumout )) # (\u_core_seq|ox_cur [5]))) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~61_sumout ),
	.datad(!\u_core_seq|ox_cur [5]),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector108~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector108~0 .extended_lut = "off";
defparam \u_core_seq|Selector108~0 .lut_mask = 64'h0357035700770077;
defparam \u_core_seq|Selector108~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N53
dffeas \u_core_seq|ox_cur[5] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector108~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[5] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N18
cyclonev_lcell_comb \u_core_seq|Add23~57 (
// Equation(s):
// \u_core_seq|Add23~57_sumout  = SUM(( \u_core_seq|ox_cur [6] ) + ( GND ) + ( \u_core_seq|Add23~62  ))
// \u_core_seq|Add23~58  = CARRY(( \u_core_seq|ox_cur [6] ) + ( GND ) + ( \u_core_seq|Add23~62  ))

	.dataa(gnd),
	.datab(!\u_core_seq|ox_cur [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~57_sumout ),
	.cout(\u_core_seq|Add23~58 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~57 .extended_lut = "off";
defparam \u_core_seq|Add23~57 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_seq|Add23~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N57
cyclonev_lcell_comb \u_core_seq|Selector107~0 (
// Equation(s):
// \u_core_seq|Selector107~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|ox_cur [6] & ((\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ))) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( (!\u_core_seq|WideOr4~0_combout  & 
// (\u_core_seq|state.S_ADVANCE~q  & (\u_core_seq|Add23~57_sumout ))) # (\u_core_seq|WideOr4~0_combout  & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~57_sumout )) # (\u_core_seq|ox_cur [6]))) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~57_sumout ),
	.datad(!\u_core_seq|ox_cur [6]),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector107~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector107~0 .extended_lut = "off";
defparam \u_core_seq|Selector107~0 .lut_mask = 64'h0357035700770077;
defparam \u_core_seq|Selector107~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N59
dffeas \u_core_seq|ox_cur[6] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector107~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[6] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N21
cyclonev_lcell_comb \u_core_seq|Add23~53 (
// Equation(s):
// \u_core_seq|Add23~53_sumout  = SUM(( \u_core_seq|ox_cur [7] ) + ( GND ) + ( \u_core_seq|Add23~58  ))
// \u_core_seq|Add23~54  = CARRY(( \u_core_seq|ox_cur [7] ) + ( GND ) + ( \u_core_seq|Add23~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|ox_cur [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~53_sumout ),
	.cout(\u_core_seq|Add23~54 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~53 .extended_lut = "off";
defparam \u_core_seq|Add23~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add23~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N54
cyclonev_lcell_comb \u_core_seq|Selector106~0 (
// Equation(s):
// \u_core_seq|Selector106~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|ox_cur [7] & ((\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ))) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( (!\u_core_seq|WideOr4~0_combout  & 
// (\u_core_seq|state.S_ADVANCE~q  & (\u_core_seq|Add23~53_sumout ))) # (\u_core_seq|WideOr4~0_combout  & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~53_sumout )) # (\u_core_seq|ox_cur [7]))) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~53_sumout ),
	.datad(!\u_core_seq|ox_cur [7]),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector106~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector106~0 .extended_lut = "off";
defparam \u_core_seq|Selector106~0 .lut_mask = 64'h0357035700770077;
defparam \u_core_seq|Selector106~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N56
dffeas \u_core_seq|ox_cur[7] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[7] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N24
cyclonev_lcell_comb \u_core_seq|Add23~29 (
// Equation(s):
// \u_core_seq|Add23~29_sumout  = SUM(( \u_core_seq|ox_cur [8] ) + ( GND ) + ( \u_core_seq|Add23~54  ))
// \u_core_seq|Add23~30  = CARRY(( \u_core_seq|ox_cur [8] ) + ( GND ) + ( \u_core_seq|Add23~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|ox_cur [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~29_sumout ),
	.cout(\u_core_seq|Add23~30 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~29 .extended_lut = "off";
defparam \u_core_seq|Add23~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add23~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N3
cyclonev_lcell_comb \u_core_seq|Selector105~0 (
// Equation(s):
// \u_core_seq|Selector105~0_combout  = ( \u_core_seq|ox_cur [8] & ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ) ) ) ) # ( \u_core_seq|ox_cur [8] & ( !\u_core_seq|LessThan5~15_combout  & ( 
// ((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~29_sumout )) # (\u_core_seq|WideOr4~0_combout ) ) ) ) # ( !\u_core_seq|ox_cur [8] & ( !\u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~29_sumout ) ) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~29_sumout ),
	.datad(gnd),
	.datae(!\u_core_seq|ox_cur [8]),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector105~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector105~0 .extended_lut = "off";
defparam \u_core_seq|Selector105~0 .lut_mask = 64'h0303575700007777;
defparam \u_core_seq|Selector105~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y3_N4
dffeas \u_core_seq|ox_cur[8] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector105~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[8] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N27
cyclonev_lcell_comb \u_core_seq|Add23~21 (
// Equation(s):
// \u_core_seq|Add23~21_sumout  = SUM(( \u_core_seq|ox_cur [9] ) + ( GND ) + ( \u_core_seq|Add23~30  ))
// \u_core_seq|Add23~22  = CARRY(( \u_core_seq|ox_cur [9] ) + ( GND ) + ( \u_core_seq|Add23~30  ))

	.dataa(!\u_core_seq|ox_cur [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~21_sumout ),
	.cout(\u_core_seq|Add23~22 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~21 .extended_lut = "off";
defparam \u_core_seq|Add23~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_seq|Add23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N51
cyclonev_lcell_comb \u_core_seq|Selector104~0 (
// Equation(s):
// \u_core_seq|Selector104~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|ox_cur [9] & ((\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ))) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( (!\u_core_seq|WideOr4~0_combout  & 
// (\u_core_seq|state.S_ADVANCE~q  & (\u_core_seq|Add23~21_sumout ))) # (\u_core_seq|WideOr4~0_combout  & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~21_sumout )) # (\u_core_seq|ox_cur [9]))) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~21_sumout ),
	.datad(!\u_core_seq|ox_cur [9]),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector104~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector104~0 .extended_lut = "off";
defparam \u_core_seq|Selector104~0 .lut_mask = 64'h0357035700770077;
defparam \u_core_seq|Selector104~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N53
dffeas \u_core_seq|ox_cur[9] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector104~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[9] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N30
cyclonev_lcell_comb \u_core_seq|Add23~25 (
// Equation(s):
// \u_core_seq|Add23~25_sumout  = SUM(( \u_core_seq|ox_cur [10] ) + ( GND ) + ( \u_core_seq|Add23~22  ))
// \u_core_seq|Add23~26  = CARRY(( \u_core_seq|ox_cur [10] ) + ( GND ) + ( \u_core_seq|Add23~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|ox_cur [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~25_sumout ),
	.cout(\u_core_seq|Add23~26 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~25 .extended_lut = "off";
defparam \u_core_seq|Add23~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add23~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N9
cyclonev_lcell_comb \u_core_seq|Selector103~0 (
// Equation(s):
// \u_core_seq|Selector103~0_combout  = ( \u_core_seq|Add23~25_sumout  & ( (!\u_core_seq|state.S_ADVANCE~q  & (((\u_core_seq|WideOr4~0_combout  & \u_core_seq|ox_cur [10])))) # (\u_core_seq|state.S_ADVANCE~q  & ((!\u_core_seq|LessThan5~15_combout ) # 
// ((\u_core_seq|ox_cur [10])))) ) ) # ( !\u_core_seq|Add23~25_sumout  & ( (\u_core_seq|ox_cur [10] & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|LessThan5~15_combout )) # (\u_core_seq|WideOr4~0_combout ))) ) )

	.dataa(!\u_core_seq|state.S_ADVANCE~q ),
	.datab(!\u_core_seq|LessThan5~15_combout ),
	.datac(!\u_core_seq|WideOr4~0_combout ),
	.datad(!\u_core_seq|ox_cur [10]),
	.datae(gnd),
	.dataf(!\u_core_seq|Add23~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector103~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector103~0 .extended_lut = "off";
defparam \u_core_seq|Selector103~0 .lut_mask = 64'h001F001F445F445F;
defparam \u_core_seq|Selector103~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N10
dffeas \u_core_seq|ox_cur[10] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[10] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N33
cyclonev_lcell_comb \u_core_seq|Add23~17 (
// Equation(s):
// \u_core_seq|Add23~17_sumout  = SUM(( \u_core_seq|ox_cur [11] ) + ( GND ) + ( \u_core_seq|Add23~26  ))
// \u_core_seq|Add23~18  = CARRY(( \u_core_seq|ox_cur [11] ) + ( GND ) + ( \u_core_seq|Add23~26  ))

	.dataa(!\u_core_seq|ox_cur [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~17_sumout ),
	.cout(\u_core_seq|Add23~18 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~17 .extended_lut = "off";
defparam \u_core_seq|Add23~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_seq|Add23~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N15
cyclonev_lcell_comb \u_core_seq|Selector102~0 (
// Equation(s):
// \u_core_seq|Selector102~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|ox_cur [11] & ((\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ))) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( (!\u_core_seq|WideOr4~0_combout  
// & (\u_core_seq|state.S_ADVANCE~q  & (\u_core_seq|Add23~17_sumout ))) # (\u_core_seq|WideOr4~0_combout  & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~17_sumout )) # (\u_core_seq|ox_cur [11]))) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~17_sumout ),
	.datad(!\u_core_seq|ox_cur [11]),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector102~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector102~0 .extended_lut = "off";
defparam \u_core_seq|Selector102~0 .lut_mask = 64'h0357035700770077;
defparam \u_core_seq|Selector102~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N17
dffeas \u_core_seq|ox_cur[11] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[11] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N36
cyclonev_lcell_comb \u_core_seq|Add23~13 (
// Equation(s):
// \u_core_seq|Add23~13_sumout  = SUM(( \u_core_seq|ox_cur [12] ) + ( GND ) + ( \u_core_seq|Add23~18  ))
// \u_core_seq|Add23~14  = CARRY(( \u_core_seq|ox_cur [12] ) + ( GND ) + ( \u_core_seq|Add23~18  ))

	.dataa(gnd),
	.datab(!\u_core_seq|ox_cur [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~13_sumout ),
	.cout(\u_core_seq|Add23~14 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~13 .extended_lut = "off";
defparam \u_core_seq|Add23~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_seq|Add23~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N12
cyclonev_lcell_comb \u_core_seq|Selector101~0 (
// Equation(s):
// \u_core_seq|Selector101~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|ox_cur [12] & ((\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ))) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( (!\u_core_seq|WideOr4~0_combout  
// & (\u_core_seq|state.S_ADVANCE~q  & (\u_core_seq|Add23~13_sumout ))) # (\u_core_seq|WideOr4~0_combout  & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~13_sumout )) # (\u_core_seq|ox_cur [12]))) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~13_sumout ),
	.datad(!\u_core_seq|ox_cur [12]),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector101~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector101~0 .extended_lut = "off";
defparam \u_core_seq|Selector101~0 .lut_mask = 64'h0357035700770077;
defparam \u_core_seq|Selector101~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N14
dffeas \u_core_seq|ox_cur[12] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[12] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N39
cyclonev_lcell_comb \u_core_seq|Add23~9 (
// Equation(s):
// \u_core_seq|Add23~9_sumout  = SUM(( \u_core_seq|ox_cur [13] ) + ( GND ) + ( \u_core_seq|Add23~14  ))
// \u_core_seq|Add23~10  = CARRY(( \u_core_seq|ox_cur [13] ) + ( GND ) + ( \u_core_seq|Add23~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|ox_cur [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~9_sumout ),
	.cout(\u_core_seq|Add23~10 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~9 .extended_lut = "off";
defparam \u_core_seq|Add23~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add23~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N5
dffeas \u_core_seq|out_w_reg[13] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [21]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[13] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y3_N41
dffeas \u_core_seq|out_w_reg[14] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [22]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[14] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y3_N14
dffeas \u_core_seq|out_w_reg[12] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [20]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[12] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N6
cyclonev_lcell_comb \u_core_seq|Selector99~0 (
// Equation(s):
// \u_core_seq|Selector99~0_combout  = ( \u_core_seq|WideOr4~0_combout  & ( ((\u_core_seq|state.S_ADVANCE~q  & (!\u_core_seq|LessThan5~15_combout  & \u_core_seq|Add23~5_sumout ))) # (\u_core_seq|ox_cur [14]) ) ) # ( !\u_core_seq|WideOr4~0_combout  & ( 
// (\u_core_seq|state.S_ADVANCE~q  & ((!\u_core_seq|LessThan5~15_combout  & (\u_core_seq|Add23~5_sumout )) # (\u_core_seq|LessThan5~15_combout  & ((\u_core_seq|ox_cur [14]))))) ) )

	.dataa(!\u_core_seq|state.S_ADVANCE~q ),
	.datab(!\u_core_seq|LessThan5~15_combout ),
	.datac(!\u_core_seq|Add23~5_sumout ),
	.datad(!\u_core_seq|ox_cur [14]),
	.datae(gnd),
	.dataf(!\u_core_seq|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector99~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector99~0 .extended_lut = "off";
defparam \u_core_seq|Selector99~0 .lut_mask = 64'h0415041504FF04FF;
defparam \u_core_seq|Selector99~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N7
dffeas \u_core_seq|ox_cur[14] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[14] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N42
cyclonev_lcell_comb \u_core_seq|Add23~5 (
// Equation(s):
// \u_core_seq|Add23~5_sumout  = SUM(( \u_core_seq|ox_cur [14] ) + ( GND ) + ( \u_core_seq|Add23~10  ))
// \u_core_seq|Add23~6  = CARRY(( \u_core_seq|ox_cur [14] ) + ( GND ) + ( \u_core_seq|Add23~10  ))

	.dataa(gnd),
	.datab(!\u_core_seq|ox_cur [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~5_sumout ),
	.cout(\u_core_seq|Add23~6 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~5 .extended_lut = "off";
defparam \u_core_seq|Add23~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_seq|Add23~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N12
cyclonev_lcell_comb \u_core_seq|LessThan5~0 (
// Equation(s):
// \u_core_seq|LessThan5~0_combout  = ( \u_core_seq|out_w_reg [12] & ( \u_core_seq|Add23~5_sumout  & ( (\u_core_seq|out_w_reg [14] & (\u_core_seq|Add23~13_sumout  & (!\u_core_seq|Add23~9_sumout  $ (\u_core_seq|out_w_reg [13])))) ) ) ) # ( 
// !\u_core_seq|out_w_reg [12] & ( \u_core_seq|Add23~5_sumout  & ( (\u_core_seq|out_w_reg [14] & (!\u_core_seq|Add23~13_sumout  & (!\u_core_seq|Add23~9_sumout  $ (\u_core_seq|out_w_reg [13])))) ) ) ) # ( \u_core_seq|out_w_reg [12] & ( 
// !\u_core_seq|Add23~5_sumout  & ( (!\u_core_seq|out_w_reg [14] & (\u_core_seq|Add23~13_sumout  & (!\u_core_seq|Add23~9_sumout  $ (\u_core_seq|out_w_reg [13])))) ) ) ) # ( !\u_core_seq|out_w_reg [12] & ( !\u_core_seq|Add23~5_sumout  & ( 
// (!\u_core_seq|out_w_reg [14] & (!\u_core_seq|Add23~13_sumout  & (!\u_core_seq|Add23~9_sumout  $ (\u_core_seq|out_w_reg [13])))) ) ) )

	.dataa(!\u_core_seq|Add23~9_sumout ),
	.datab(!\u_core_seq|out_w_reg [13]),
	.datac(!\u_core_seq|out_w_reg [14]),
	.datad(!\u_core_seq|Add23~13_sumout ),
	.datae(!\u_core_seq|out_w_reg [12]),
	.dataf(!\u_core_seq|Add23~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~0 .extended_lut = "off";
defparam \u_core_seq|LessThan5~0 .lut_mask = 64'h9000009009000009;
defparam \u_core_seq|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N52
dffeas \u_core_seq|out_w_reg[11] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [19]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[11] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N51
cyclonev_lcell_comb \u_core_seq|LessThan5~1 (
// Equation(s):
// \u_core_seq|LessThan5~1_combout  = !\u_core_seq|Add23~17_sumout  $ (!\u_core_seq|out_w_reg [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|Add23~17_sumout ),
	.datad(!\u_core_seq|out_w_reg [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~1 .extended_lut = "off";
defparam \u_core_seq|LessThan5~1 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \u_core_seq|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N50
dffeas \u_core_seq|out_w_reg[10] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [18]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[10] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N48
cyclonev_lcell_comb \u_core_seq|LessThan5~2 (
// Equation(s):
// \u_core_seq|LessThan5~2_combout  = !\u_core_seq|Add23~25_sumout  $ (!\u_core_seq|out_w_reg [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|Add23~25_sumout ),
	.datad(!\u_core_seq|out_w_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~2 .extended_lut = "off";
defparam \u_core_seq|LessThan5~2 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \u_core_seq|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N30
cyclonev_lcell_comb \u_core_seq|LessThan5~3 (
// Equation(s):
// \u_core_seq|LessThan5~3_combout  = ( !\u_core_seq|LessThan5~2_combout  & ( (\u_core_seq|LessThan5~0_combout  & (!\u_core_seq|LessThan5~1_combout  & (!\u_core_seq|out_w_reg [9] $ (\u_core_seq|Add23~21_sumout )))) ) )

	.dataa(!\u_core_seq|out_w_reg [9]),
	.datab(!\u_core_seq|LessThan5~0_combout ),
	.datac(!\u_core_seq|LessThan5~1_combout ),
	.datad(!\u_core_seq|Add23~21_sumout ),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~3 .extended_lut = "off";
defparam \u_core_seq|LessThan5~3 .lut_mask = 64'h2010201000000000;
defparam \u_core_seq|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N34
dffeas \u_core_seq|out_w_reg[8] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [16]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[8] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N33
cyclonev_lcell_comb \u_core_seq|LessThan5~13 (
// Equation(s):
// \u_core_seq|LessThan5~13_combout  = ( !\u_core_seq|Add23~29_sumout  & ( \u_core_seq|out_w_reg [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_core_seq|out_w_reg [8]),
	.datae(gnd),
	.dataf(!\u_core_seq|Add23~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~13 .extended_lut = "off";
defparam \u_core_seq|LessThan5~13 .lut_mask = 64'h00FF00FF00000000;
defparam \u_core_seq|LessThan5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N24
cyclonev_lcell_comb \u_core_seq|LessThan5~14 (
// Equation(s):
// \u_core_seq|LessThan5~14_combout  = ( \u_core_seq|out_w_reg [9] & ( \u_core_seq|LessThan5~13_combout  & ( (!\u_core_seq|LessThan5~1_combout  & (!\u_core_seq|LessThan5~2_combout  & \u_core_seq|LessThan5~0_combout )) ) ) ) # ( !\u_core_seq|out_w_reg [9] & ( 
// \u_core_seq|LessThan5~13_combout  & ( (!\u_core_seq|LessThan5~1_combout  & (!\u_core_seq|Add23~21_sumout  & (!\u_core_seq|LessThan5~2_combout  & \u_core_seq|LessThan5~0_combout ))) ) ) ) # ( \u_core_seq|out_w_reg [9] & ( !\u_core_seq|LessThan5~13_combout  
// & ( (!\u_core_seq|LessThan5~1_combout  & (!\u_core_seq|Add23~21_sumout  & (!\u_core_seq|LessThan5~2_combout  & \u_core_seq|LessThan5~0_combout ))) ) ) )

	.dataa(!\u_core_seq|LessThan5~1_combout ),
	.datab(!\u_core_seq|Add23~21_sumout ),
	.datac(!\u_core_seq|LessThan5~2_combout ),
	.datad(!\u_core_seq|LessThan5~0_combout ),
	.datae(!\u_core_seq|out_w_reg [9]),
	.dataf(!\u_core_seq|LessThan5~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~14 .extended_lut = "off";
defparam \u_core_seq|LessThan5~14 .lut_mask = 64'h00000080008000A0;
defparam \u_core_seq|LessThan5~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N39
cyclonev_lcell_comb \u_core_seq|Selector98~0 (
// Equation(s):
// \u_core_seq|Selector98~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( (\u_core_seq|ox_cur [15] & ((\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|WideOr4~0_combout ))) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( (!\u_core_seq|WideOr4~0_combout  & 
// (\u_core_seq|state.S_ADVANCE~q  & (\u_core_seq|Add23~1_sumout ))) # (\u_core_seq|WideOr4~0_combout  & (((\u_core_seq|state.S_ADVANCE~q  & \u_core_seq|Add23~1_sumout )) # (\u_core_seq|ox_cur [15]))) ) )

	.dataa(!\u_core_seq|WideOr4~0_combout ),
	.datab(!\u_core_seq|state.S_ADVANCE~q ),
	.datac(!\u_core_seq|Add23~1_sumout ),
	.datad(!\u_core_seq|ox_cur [15]),
	.datae(gnd),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector98~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector98~0 .extended_lut = "off";
defparam \u_core_seq|Selector98~0 .lut_mask = 64'h0357035700770077;
defparam \u_core_seq|Selector98~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N40
dffeas \u_core_seq|ox_cur[15] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|ox_cur [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|ox_cur[15] .is_wysiwyg = "true";
defparam \u_core_seq|ox_cur[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N45
cyclonev_lcell_comb \u_core_seq|Add23~1 (
// Equation(s):
// \u_core_seq|Add23~1_sumout  = SUM(( \u_core_seq|ox_cur [15] ) + ( GND ) + ( \u_core_seq|Add23~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|ox_cur [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add23~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add23~1 .extended_lut = "off";
defparam \u_core_seq|Add23~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N47
dffeas \u_core_seq|out_w_reg[6] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [14]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[6] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N25
dffeas \u_core_seq|out_w_reg[5] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [13]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[5] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N44
dffeas \u_core_seq|out_w_reg[7] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [15]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[7] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N24
cyclonev_lcell_comb \u_core_seq|LessThan5~10 (
// Equation(s):
// \u_core_seq|LessThan5~10_combout  = ( \u_core_seq|out_w_reg [5] & ( \u_core_seq|out_w_reg [7] & ( (\u_core_seq|Add23~53_sumout  & (\u_core_seq|Add23~61_sumout  & (!\u_core_seq|out_w_reg [6] $ (\u_core_seq|Add23~57_sumout )))) ) ) ) # ( 
// !\u_core_seq|out_w_reg [5] & ( \u_core_seq|out_w_reg [7] & ( (\u_core_seq|Add23~53_sumout  & (!\u_core_seq|Add23~61_sumout  & (!\u_core_seq|out_w_reg [6] $ (\u_core_seq|Add23~57_sumout )))) ) ) ) # ( \u_core_seq|out_w_reg [5] & ( !\u_core_seq|out_w_reg 
// [7] & ( (!\u_core_seq|Add23~53_sumout  & (\u_core_seq|Add23~61_sumout  & (!\u_core_seq|out_w_reg [6] $ (\u_core_seq|Add23~57_sumout )))) ) ) ) # ( !\u_core_seq|out_w_reg [5] & ( !\u_core_seq|out_w_reg [7] & ( (!\u_core_seq|Add23~53_sumout  & 
// (!\u_core_seq|Add23~61_sumout  & (!\u_core_seq|out_w_reg [6] $ (\u_core_seq|Add23~57_sumout )))) ) ) )

	.dataa(!\u_core_seq|out_w_reg [6]),
	.datab(!\u_core_seq|Add23~57_sumout ),
	.datac(!\u_core_seq|Add23~53_sumout ),
	.datad(!\u_core_seq|Add23~61_sumout ),
	.datae(!\u_core_seq|out_w_reg [5]),
	.dataf(!\u_core_seq|out_w_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~10 .extended_lut = "off";
defparam \u_core_seq|LessThan5~10 .lut_mask = 64'h9000009009000009;
defparam \u_core_seq|LessThan5~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N7
dffeas \u_core_seq|out_w_reg[4] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[4] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N31
dffeas \u_core_seq|out_w_reg[3] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[3] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N30
cyclonev_lcell_comb \u_core_seq|LessThan5~7 (
// Equation(s):
// \u_core_seq|LessThan5~7_combout  = (!\u_core_seq|out_w_reg [4] & (!\u_core_seq|Add23~33_sumout  & (!\u_core_seq|Add23~37_sumout  $ (\u_core_seq|out_w_reg [3])))) # (\u_core_seq|out_w_reg [4] & (\u_core_seq|Add23~33_sumout  & (!\u_core_seq|Add23~37_sumout  
// $ (\u_core_seq|out_w_reg [3]))))

	.dataa(!\u_core_seq|out_w_reg [4]),
	.datab(!\u_core_seq|Add23~37_sumout ),
	.datac(!\u_core_seq|Add23~33_sumout ),
	.datad(!\u_core_seq|out_w_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~7 .extended_lut = "off";
defparam \u_core_seq|LessThan5~7 .lut_mask = 64'h8421842184218421;
defparam \u_core_seq|LessThan5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N33
cyclonev_lcell_comb \u_core_seq|LessThan5~6 (
// Equation(s):
// \u_core_seq|LessThan5~6_combout  = !\u_core_seq|Add23~29_sumout  $ (!\u_core_seq|out_w_reg [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|Add23~29_sumout ),
	.datad(!\u_core_seq|out_w_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~6 .extended_lut = "off";
defparam \u_core_seq|LessThan5~6 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \u_core_seq|LessThan5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N42
cyclonev_lcell_comb \u_core_seq|LessThan5~11 (
// Equation(s):
// \u_core_seq|LessThan5~11_combout  = ( \u_core_seq|out_w_reg [7] & ( \u_core_seq|Add23~57_sumout  & ( (!\u_core_seq|Add23~53_sumout ) # ((\u_core_seq|out_w_reg [5] & (\u_core_seq|out_w_reg [6] & !\u_core_seq|Add23~61_sumout ))) ) ) ) # ( 
// !\u_core_seq|out_w_reg [7] & ( \u_core_seq|Add23~57_sumout  & ( (!\u_core_seq|Add23~53_sumout  & (\u_core_seq|out_w_reg [5] & (\u_core_seq|out_w_reg [6] & !\u_core_seq|Add23~61_sumout ))) ) ) ) # ( \u_core_seq|out_w_reg [7] & ( 
// !\u_core_seq|Add23~57_sumout  & ( (!\u_core_seq|Add23~53_sumout ) # (((\u_core_seq|out_w_reg [5] & !\u_core_seq|Add23~61_sumout )) # (\u_core_seq|out_w_reg [6])) ) ) ) # ( !\u_core_seq|out_w_reg [7] & ( !\u_core_seq|Add23~57_sumout  & ( 
// (!\u_core_seq|Add23~53_sumout  & (((\u_core_seq|out_w_reg [5] & !\u_core_seq|Add23~61_sumout )) # (\u_core_seq|out_w_reg [6]))) ) ) )

	.dataa(!\u_core_seq|Add23~53_sumout ),
	.datab(!\u_core_seq|out_w_reg [5]),
	.datac(!\u_core_seq|out_w_reg [6]),
	.datad(!\u_core_seq|Add23~61_sumout ),
	.datae(!\u_core_seq|out_w_reg [7]),
	.dataf(!\u_core_seq|Add23~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~11 .extended_lut = "off";
defparam \u_core_seq|LessThan5~11 .lut_mask = 64'h2A0ABFAF0200ABAA;
defparam \u_core_seq|LessThan5~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N16
dffeas \u_core_seq|out_w_reg[0] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [8]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[0] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N47
dffeas \u_core_seq|out_w_reg[2] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[2] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N20
dffeas \u_core_seq|out_w_reg[1] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [9]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[1] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N18
cyclonev_lcell_comb \u_core_seq|LessThan5~8 (
// Equation(s):
// \u_core_seq|LessThan5~8_combout  = ( \u_core_seq|out_w_reg [1] & ( \u_core_seq|Add23~49_sumout  & ( (!\u_core_seq|Add23~45_sumout  & (!\u_core_seq|out_w_reg [2] $ (\u_core_seq|Add23~41_sumout ))) ) ) ) # ( \u_core_seq|out_w_reg [1] & ( 
// !\u_core_seq|Add23~49_sumout  & ( (!\u_core_seq|out_w_reg [0] & (!\u_core_seq|Add23~45_sumout  & (!\u_core_seq|out_w_reg [2] $ (\u_core_seq|Add23~41_sumout )))) # (\u_core_seq|out_w_reg [0] & (!\u_core_seq|out_w_reg [2] $ ((\u_core_seq|Add23~41_sumout 
// )))) ) ) ) # ( !\u_core_seq|out_w_reg [1] & ( !\u_core_seq|Add23~49_sumout  & ( (\u_core_seq|out_w_reg [0] & (!\u_core_seq|Add23~45_sumout  & (!\u_core_seq|out_w_reg [2] $ (\u_core_seq|Add23~41_sumout )))) ) ) )

	.dataa(!\u_core_seq|out_w_reg [0]),
	.datab(!\u_core_seq|out_w_reg [2]),
	.datac(!\u_core_seq|Add23~41_sumout ),
	.datad(!\u_core_seq|Add23~45_sumout ),
	.datae(!\u_core_seq|out_w_reg [1]),
	.dataf(!\u_core_seq|Add23~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~8 .extended_lut = "off";
defparam \u_core_seq|LessThan5~8 .lut_mask = 64'h4100C3410000C300;
defparam \u_core_seq|LessThan5~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N6
cyclonev_lcell_comb \u_core_seq|LessThan5~9 (
// Equation(s):
// \u_core_seq|LessThan5~9_combout  = ( \u_core_seq|out_w_reg [4] & ( \u_core_seq|Add23~37_sumout  & ( (!\u_core_seq|Add23~33_sumout ) # ((!\u_core_seq|Add23~41_sumout  & (\u_core_seq|out_w_reg [2] & \u_core_seq|out_w_reg [3]))) ) ) ) # ( 
// !\u_core_seq|out_w_reg [4] & ( \u_core_seq|Add23~37_sumout  & ( (!\u_core_seq|Add23~41_sumout  & (\u_core_seq|out_w_reg [2] & (!\u_core_seq|Add23~33_sumout  & \u_core_seq|out_w_reg [3]))) ) ) ) # ( \u_core_seq|out_w_reg [4] & ( 
// !\u_core_seq|Add23~37_sumout  & ( (!\u_core_seq|Add23~33_sumout ) # (((!\u_core_seq|Add23~41_sumout  & \u_core_seq|out_w_reg [2])) # (\u_core_seq|out_w_reg [3])) ) ) ) # ( !\u_core_seq|out_w_reg [4] & ( !\u_core_seq|Add23~37_sumout  & ( 
// (!\u_core_seq|Add23~33_sumout  & (((!\u_core_seq|Add23~41_sumout  & \u_core_seq|out_w_reg [2])) # (\u_core_seq|out_w_reg [3]))) ) ) )

	.dataa(!\u_core_seq|Add23~41_sumout ),
	.datab(!\u_core_seq|out_w_reg [2]),
	.datac(!\u_core_seq|Add23~33_sumout ),
	.datad(!\u_core_seq|out_w_reg [3]),
	.datae(!\u_core_seq|out_w_reg [4]),
	.dataf(!\u_core_seq|Add23~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~9 .extended_lut = "off";
defparam \u_core_seq|LessThan5~9 .lut_mask = 64'h20F0F2FF0020F0F2;
defparam \u_core_seq|LessThan5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N0
cyclonev_lcell_comb \u_core_seq|LessThan5~12 (
// Equation(s):
// \u_core_seq|LessThan5~12_combout  = ( \u_core_seq|LessThan5~8_combout  & ( \u_core_seq|LessThan5~9_combout  & ( (!\u_core_seq|LessThan5~6_combout  & ((\u_core_seq|LessThan5~11_combout ) # (\u_core_seq|LessThan5~10_combout ))) ) ) ) # ( 
// !\u_core_seq|LessThan5~8_combout  & ( \u_core_seq|LessThan5~9_combout  & ( (!\u_core_seq|LessThan5~6_combout  & ((\u_core_seq|LessThan5~11_combout ) # (\u_core_seq|LessThan5~10_combout ))) ) ) ) # ( \u_core_seq|LessThan5~8_combout  & ( 
// !\u_core_seq|LessThan5~9_combout  & ( (!\u_core_seq|LessThan5~6_combout  & (((\u_core_seq|LessThan5~10_combout  & \u_core_seq|LessThan5~7_combout )) # (\u_core_seq|LessThan5~11_combout ))) ) ) ) # ( !\u_core_seq|LessThan5~8_combout  & ( 
// !\u_core_seq|LessThan5~9_combout  & ( (!\u_core_seq|LessThan5~6_combout  & \u_core_seq|LessThan5~11_combout ) ) ) )

	.dataa(!\u_core_seq|LessThan5~10_combout ),
	.datab(!\u_core_seq|LessThan5~7_combout ),
	.datac(!\u_core_seq|LessThan5~6_combout ),
	.datad(!\u_core_seq|LessThan5~11_combout ),
	.datae(!\u_core_seq|LessThan5~8_combout ),
	.dataf(!\u_core_seq|LessThan5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~12 .extended_lut = "off";
defparam \u_core_seq|LessThan5~12 .lut_mask = 64'h00F010F050F050F0;
defparam \u_core_seq|LessThan5~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N1
dffeas \u_core_seq|out_w_reg[15] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_w [23]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_w_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_w_reg[15] .is_wysiwyg = "true";
defparam \u_core_seq|out_w_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N6
cyclonev_lcell_comb \u_core_seq|LessThan5~4 (
// Equation(s):
// \u_core_seq|LessThan5~4_combout  = ( \u_core_seq|Add23~13_sumout  & ( \u_core_seq|out_w_reg [14] & ( (!\u_core_seq|Add23~5_sumout ) # ((!\u_core_seq|Add23~9_sumout  & \u_core_seq|out_w_reg [13])) ) ) ) # ( !\u_core_seq|Add23~13_sumout  & ( 
// \u_core_seq|out_w_reg [14] & ( (!\u_core_seq|Add23~5_sumout ) # ((!\u_core_seq|out_w_reg [12] & (!\u_core_seq|Add23~9_sumout  & \u_core_seq|out_w_reg [13])) # (\u_core_seq|out_w_reg [12] & ((!\u_core_seq|Add23~9_sumout ) # (\u_core_seq|out_w_reg [13])))) 
// ) ) ) # ( \u_core_seq|Add23~13_sumout  & ( !\u_core_seq|out_w_reg [14] & ( (!\u_core_seq|Add23~5_sumout  & (!\u_core_seq|Add23~9_sumout  & \u_core_seq|out_w_reg [13])) ) ) ) # ( !\u_core_seq|Add23~13_sumout  & ( !\u_core_seq|out_w_reg [14] & ( 
// (!\u_core_seq|Add23~5_sumout  & ((!\u_core_seq|out_w_reg [12] & (!\u_core_seq|Add23~9_sumout  & \u_core_seq|out_w_reg [13])) # (\u_core_seq|out_w_reg [12] & ((!\u_core_seq|Add23~9_sumout ) # (\u_core_seq|out_w_reg [13]))))) ) ) )

	.dataa(!\u_core_seq|Add23~5_sumout ),
	.datab(!\u_core_seq|out_w_reg [12]),
	.datac(!\u_core_seq|Add23~9_sumout ),
	.datad(!\u_core_seq|out_w_reg [13]),
	.datae(!\u_core_seq|Add23~13_sumout ),
	.dataf(!\u_core_seq|out_w_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~4 .extended_lut = "off";
defparam \u_core_seq|LessThan5~4 .lut_mask = 64'h20A200A0BAFBAAFA;
defparam \u_core_seq|LessThan5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N42
cyclonev_lcell_comb \u_core_seq|LessThan5~5 (
// Equation(s):
// \u_core_seq|LessThan5~5_combout  = ( \u_core_seq|out_w_reg [11] & ( \u_core_seq|out_w_reg [10] & ( (!\u_core_seq|LessThan5~4_combout  & ((!\u_core_seq|LessThan5~0_combout ) # ((\u_core_seq|Add23~25_sumout  & \u_core_seq|Add23~17_sumout )))) ) ) ) # ( 
// !\u_core_seq|out_w_reg [11] & ( \u_core_seq|out_w_reg [10] & ( (!\u_core_seq|LessThan5~4_combout  & (((!\u_core_seq|LessThan5~0_combout ) # (\u_core_seq|Add23~17_sumout )) # (\u_core_seq|Add23~25_sumout ))) ) ) ) # ( \u_core_seq|out_w_reg [11] & ( 
// !\u_core_seq|out_w_reg [10] & ( (!\u_core_seq|LessThan5~4_combout  & ((!\u_core_seq|LessThan5~0_combout ) # (\u_core_seq|Add23~17_sumout ))) ) ) ) # ( !\u_core_seq|out_w_reg [11] & ( !\u_core_seq|out_w_reg [10] & ( !\u_core_seq|LessThan5~4_combout  ) ) )

	.dataa(!\u_core_seq|Add23~25_sumout ),
	.datab(!\u_core_seq|LessThan5~0_combout ),
	.datac(!\u_core_seq|LessThan5~4_combout ),
	.datad(!\u_core_seq|Add23~17_sumout ),
	.datae(!\u_core_seq|out_w_reg [11]),
	.dataf(!\u_core_seq|out_w_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~5 .extended_lut = "off";
defparam \u_core_seq|LessThan5~5 .lut_mask = 64'hF0F0C0F0D0F0C0D0;
defparam \u_core_seq|LessThan5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N0
cyclonev_lcell_comb \u_core_seq|LessThan5~15 (
// Equation(s):
// \u_core_seq|LessThan5~15_combout  = ( \u_core_seq|out_w_reg [15] & ( \u_core_seq|LessThan5~5_combout  & ( (!\u_core_seq|LessThan5~14_combout  & (\u_core_seq|Add23~1_sumout  & ((!\u_core_seq|LessThan5~3_combout ) # (!\u_core_seq|LessThan5~12_combout )))) ) 
// ) ) # ( !\u_core_seq|out_w_reg [15] & ( \u_core_seq|LessThan5~5_combout  & ( ((!\u_core_seq|LessThan5~14_combout  & ((!\u_core_seq|LessThan5~3_combout ) # (!\u_core_seq|LessThan5~12_combout )))) # (\u_core_seq|Add23~1_sumout ) ) ) ) # ( 
// !\u_core_seq|out_w_reg [15] & ( !\u_core_seq|LessThan5~5_combout  & ( \u_core_seq|Add23~1_sumout  ) ) )

	.dataa(!\u_core_seq|LessThan5~3_combout ),
	.datab(!\u_core_seq|LessThan5~14_combout ),
	.datac(!\u_core_seq|Add23~1_sumout ),
	.datad(!\u_core_seq|LessThan5~12_combout ),
	.datae(!\u_core_seq|out_w_reg [15]),
	.dataf(!\u_core_seq|LessThan5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~15 .extended_lut = "off";
defparam \u_core_seq|LessThan5~15 .lut_mask = 64'h0F0F0000CF8F0C08;
defparam \u_core_seq|LessThan5~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N15
cyclonev_lcell_comb \u_core_seq|Selector114~0 (
// Equation(s):
// \u_core_seq|Selector114~0_combout  = ( \u_core_seq|state.S_ADVANCE~q  & ( \u_core_seq|LessThan5~15_combout  & ( !\u_core_seq|always1~0_combout  ) ) ) # ( !\u_core_seq|state.S_ADVANCE~q  & ( \u_core_seq|LessThan5~15_combout  & ( \u_core_seq|state.S_INIT~q  
// ) ) ) # ( !\u_core_seq|state.S_ADVANCE~q  & ( !\u_core_seq|LessThan5~15_combout  & ( \u_core_seq|state.S_INIT~q  ) ) )

	.dataa(gnd),
	.datab(!\u_core_seq|state.S_INIT~q ),
	.datac(!\u_core_seq|always1~0_combout ),
	.datad(gnd),
	.datae(!\u_core_seq|state.S_ADVANCE~q ),
	.dataf(!\u_core_seq|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector114~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector114~0 .extended_lut = "off";
defparam \u_core_seq|Selector114~0 .lut_mask = 64'h333300003333F0F0;
defparam \u_core_seq|Selector114~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N40
dffeas \u_core_seq|oy_cur[13] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[13] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N0
cyclonev_lcell_comb \u_core_seq|Add22~49 (
// Equation(s):
// \u_core_seq|Add22~49_sumout  = SUM(( \u_core_seq|oy_cur [0] ) + ( VCC ) + ( !VCC ))
// \u_core_seq|Add22~50  = CARRY(( \u_core_seq|oy_cur [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|oy_cur [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~49_sumout ),
	.cout(\u_core_seq|Add22~50 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~49 .extended_lut = "off";
defparam \u_core_seq|Add22~49 .lut_mask = 64'h0000000000000F0F;
defparam \u_core_seq|Add22~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N2
dffeas \u_core_seq|oy_cur[0] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~49_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[0] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N3
cyclonev_lcell_comb \u_core_seq|Add22~45 (
// Equation(s):
// \u_core_seq|Add22~45_sumout  = SUM(( \u_core_seq|oy_cur [1] ) + ( GND ) + ( \u_core_seq|Add22~50  ))
// \u_core_seq|Add22~46  = CARRY(( \u_core_seq|oy_cur [1] ) + ( GND ) + ( \u_core_seq|Add22~50  ))

	.dataa(!\u_core_seq|oy_cur [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~45_sumout ),
	.cout(\u_core_seq|Add22~46 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~45 .extended_lut = "off";
defparam \u_core_seq|Add22~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_seq|Add22~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N5
dffeas \u_core_seq|oy_cur[1] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~45_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[1] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N6
cyclonev_lcell_comb \u_core_seq|Add22~41 (
// Equation(s):
// \u_core_seq|Add22~41_sumout  = SUM(( \u_core_seq|oy_cur [2] ) + ( GND ) + ( \u_core_seq|Add22~46  ))
// \u_core_seq|Add22~42  = CARRY(( \u_core_seq|oy_cur [2] ) + ( GND ) + ( \u_core_seq|Add22~46  ))

	.dataa(gnd),
	.datab(!\u_core_seq|oy_cur [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~41_sumout ),
	.cout(\u_core_seq|Add22~42 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~41 .extended_lut = "off";
defparam \u_core_seq|Add22~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_seq|Add22~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N8
dffeas \u_core_seq|oy_cur[2] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[2] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N9
cyclonev_lcell_comb \u_core_seq|Add22~37 (
// Equation(s):
// \u_core_seq|Add22~37_sumout  = SUM(( \u_core_seq|oy_cur [3] ) + ( GND ) + ( \u_core_seq|Add22~42  ))
// \u_core_seq|Add22~38  = CARRY(( \u_core_seq|oy_cur [3] ) + ( GND ) + ( \u_core_seq|Add22~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|oy_cur [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~37_sumout ),
	.cout(\u_core_seq|Add22~38 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~37 .extended_lut = "off";
defparam \u_core_seq|Add22~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add22~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N11
dffeas \u_core_seq|oy_cur[3] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[3] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N12
cyclonev_lcell_comb \u_core_seq|Add22~33 (
// Equation(s):
// \u_core_seq|Add22~33_sumout  = SUM(( \u_core_seq|oy_cur [4] ) + ( GND ) + ( \u_core_seq|Add22~38  ))
// \u_core_seq|Add22~34  = CARRY(( \u_core_seq|oy_cur [4] ) + ( GND ) + ( \u_core_seq|Add22~38  ))

	.dataa(gnd),
	.datab(!\u_core_seq|oy_cur [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~33_sumout ),
	.cout(\u_core_seq|Add22~34 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~33 .extended_lut = "off";
defparam \u_core_seq|Add22~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_seq|Add22~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N14
dffeas \u_core_seq|oy_cur[4] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[4] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N15
cyclonev_lcell_comb \u_core_seq|Add22~61 (
// Equation(s):
// \u_core_seq|Add22~61_sumout  = SUM(( \u_core_seq|oy_cur [5] ) + ( GND ) + ( \u_core_seq|Add22~34  ))
// \u_core_seq|Add22~62  = CARRY(( \u_core_seq|oy_cur [5] ) + ( GND ) + ( \u_core_seq|Add22~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|oy_cur [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~61_sumout ),
	.cout(\u_core_seq|Add22~62 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~61 .extended_lut = "off";
defparam \u_core_seq|Add22~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add22~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N17
dffeas \u_core_seq|oy_cur[5] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~61_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[5] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N18
cyclonev_lcell_comb \u_core_seq|Add22~57 (
// Equation(s):
// \u_core_seq|Add22~57_sumout  = SUM(( \u_core_seq|oy_cur [6] ) + ( GND ) + ( \u_core_seq|Add22~62  ))
// \u_core_seq|Add22~58  = CARRY(( \u_core_seq|oy_cur [6] ) + ( GND ) + ( \u_core_seq|Add22~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|oy_cur [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~57_sumout ),
	.cout(\u_core_seq|Add22~58 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~57 .extended_lut = "off";
defparam \u_core_seq|Add22~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add22~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N20
dffeas \u_core_seq|oy_cur[6] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~57_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[6] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N21
cyclonev_lcell_comb \u_core_seq|Add22~53 (
// Equation(s):
// \u_core_seq|Add22~53_sumout  = SUM(( \u_core_seq|oy_cur [7] ) + ( GND ) + ( \u_core_seq|Add22~58  ))
// \u_core_seq|Add22~54  = CARRY(( \u_core_seq|oy_cur [7] ) + ( GND ) + ( \u_core_seq|Add22~58  ))

	.dataa(!\u_core_seq|oy_cur [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~53_sumout ),
	.cout(\u_core_seq|Add22~54 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~53 .extended_lut = "off";
defparam \u_core_seq|Add22~53 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_seq|Add22~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N23
dffeas \u_core_seq|oy_cur[7] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~53_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[7] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N24
cyclonev_lcell_comb \u_core_seq|Add22~29 (
// Equation(s):
// \u_core_seq|Add22~29_sumout  = SUM(( \u_core_seq|oy_cur [8] ) + ( GND ) + ( \u_core_seq|Add22~54  ))
// \u_core_seq|Add22~30  = CARRY(( \u_core_seq|oy_cur [8] ) + ( GND ) + ( \u_core_seq|Add22~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|oy_cur [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~29_sumout ),
	.cout(\u_core_seq|Add22~30 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~29 .extended_lut = "off";
defparam \u_core_seq|Add22~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add22~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N26
dffeas \u_core_seq|oy_cur[8] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[8] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N27
cyclonev_lcell_comb \u_core_seq|Add22~25 (
// Equation(s):
// \u_core_seq|Add22~25_sumout  = SUM(( \u_core_seq|oy_cur [9] ) + ( GND ) + ( \u_core_seq|Add22~30  ))
// \u_core_seq|Add22~26  = CARRY(( \u_core_seq|oy_cur [9] ) + ( GND ) + ( \u_core_seq|Add22~30  ))

	.dataa(!\u_core_seq|oy_cur [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~25_sumout ),
	.cout(\u_core_seq|Add22~26 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~25 .extended_lut = "off";
defparam \u_core_seq|Add22~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_seq|Add22~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N29
dffeas \u_core_seq|oy_cur[9] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[9] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N30
cyclonev_lcell_comb \u_core_seq|Add22~21 (
// Equation(s):
// \u_core_seq|Add22~21_sumout  = SUM(( \u_core_seq|oy_cur [10] ) + ( GND ) + ( \u_core_seq|Add22~26  ))
// \u_core_seq|Add22~22  = CARRY(( \u_core_seq|oy_cur [10] ) + ( GND ) + ( \u_core_seq|Add22~26  ))

	.dataa(gnd),
	.datab(!\u_core_seq|oy_cur [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~21_sumout ),
	.cout(\u_core_seq|Add22~22 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~21 .extended_lut = "off";
defparam \u_core_seq|Add22~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_seq|Add22~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N32
dffeas \u_core_seq|oy_cur[10] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[10] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N33
cyclonev_lcell_comb \u_core_seq|Add22~5 (
// Equation(s):
// \u_core_seq|Add22~5_sumout  = SUM(( \u_core_seq|oy_cur [11] ) + ( GND ) + ( \u_core_seq|Add22~22  ))
// \u_core_seq|Add22~6  = CARRY(( \u_core_seq|oy_cur [11] ) + ( GND ) + ( \u_core_seq|Add22~22  ))

	.dataa(!\u_core_seq|oy_cur [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~5_sumout ),
	.cout(\u_core_seq|Add22~6 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~5 .extended_lut = "off";
defparam \u_core_seq|Add22~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u_core_seq|Add22~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N35
dffeas \u_core_seq|oy_cur[11] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[11] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N36
cyclonev_lcell_comb \u_core_seq|Add22~17 (
// Equation(s):
// \u_core_seq|Add22~17_sumout  = SUM(( \u_core_seq|oy_cur [12] ) + ( GND ) + ( \u_core_seq|Add22~6  ))
// \u_core_seq|Add22~18  = CARRY(( \u_core_seq|oy_cur [12] ) + ( GND ) + ( \u_core_seq|Add22~6  ))

	.dataa(gnd),
	.datab(!\u_core_seq|oy_cur [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~17_sumout ),
	.cout(\u_core_seq|Add22~18 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~17 .extended_lut = "off";
defparam \u_core_seq|Add22~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_seq|Add22~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N37
dffeas \u_core_seq|oy_cur[12] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[12] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N39
cyclonev_lcell_comb \u_core_seq|Add22~13 (
// Equation(s):
// \u_core_seq|Add22~13_sumout  = SUM(( \u_core_seq|oy_cur [13] ) + ( GND ) + ( \u_core_seq|Add22~18  ))
// \u_core_seq|Add22~14  = CARRY(( \u_core_seq|oy_cur [13] ) + ( GND ) + ( \u_core_seq|Add22~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|oy_cur [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~13_sumout ),
	.cout(\u_core_seq|Add22~14 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~13 .extended_lut = "off";
defparam \u_core_seq|Add22~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add22~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N43
dffeas \u_core_seq|oy_cur[14] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[14] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N42
cyclonev_lcell_comb \u_core_seq|Add22~9 (
// Equation(s):
// \u_core_seq|Add22~9_sumout  = SUM(( \u_core_seq|oy_cur [14] ) + ( GND ) + ( \u_core_seq|Add22~14  ))
// \u_core_seq|Add22~10  = CARRY(( \u_core_seq|oy_cur [14] ) + ( GND ) + ( \u_core_seq|Add22~14  ))

	.dataa(gnd),
	.datab(!\u_core_seq|oy_cur [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~9_sumout ),
	.cout(\u_core_seq|Add22~10 ),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~9 .extended_lut = "off";
defparam \u_core_seq|Add22~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u_core_seq|Add22~9 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y4_N0
cyclonev_mac \u_core_seq|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc,vcc,gnd,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_core_seq|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_core_seq|Mult1~8 .accumulate_clock = "none";
defparam \u_core_seq|Mult1~8 .ax_clock = "none";
defparam \u_core_seq|Mult1~8 .ax_width = 15;
defparam \u_core_seq|Mult1~8 .ay_scan_in_clock = "none";
defparam \u_core_seq|Mult1~8 .ay_scan_in_width = 15;
defparam \u_core_seq|Mult1~8 .ay_use_scan_in = "false";
defparam \u_core_seq|Mult1~8 .az_clock = "none";
defparam \u_core_seq|Mult1~8 .bx_clock = "none";
defparam \u_core_seq|Mult1~8 .by_clock = "none";
defparam \u_core_seq|Mult1~8 .by_use_scan_in = "false";
defparam \u_core_seq|Mult1~8 .bz_clock = "none";
defparam \u_core_seq|Mult1~8 .coef_a_0 = 0;
defparam \u_core_seq|Mult1~8 .coef_a_1 = 0;
defparam \u_core_seq|Mult1~8 .coef_a_2 = 0;
defparam \u_core_seq|Mult1~8 .coef_a_3 = 0;
defparam \u_core_seq|Mult1~8 .coef_a_4 = 0;
defparam \u_core_seq|Mult1~8 .coef_a_5 = 0;
defparam \u_core_seq|Mult1~8 .coef_a_6 = 0;
defparam \u_core_seq|Mult1~8 .coef_a_7 = 0;
defparam \u_core_seq|Mult1~8 .coef_b_0 = 0;
defparam \u_core_seq|Mult1~8 .coef_b_1 = 0;
defparam \u_core_seq|Mult1~8 .coef_b_2 = 0;
defparam \u_core_seq|Mult1~8 .coef_b_3 = 0;
defparam \u_core_seq|Mult1~8 .coef_b_4 = 0;
defparam \u_core_seq|Mult1~8 .coef_b_5 = 0;
defparam \u_core_seq|Mult1~8 .coef_b_6 = 0;
defparam \u_core_seq|Mult1~8 .coef_b_7 = 0;
defparam \u_core_seq|Mult1~8 .coef_sel_a_clock = "none";
defparam \u_core_seq|Mult1~8 .coef_sel_b_clock = "none";
defparam \u_core_seq|Mult1~8 .delay_scan_out_ay = "false";
defparam \u_core_seq|Mult1~8 .delay_scan_out_by = "false";
defparam \u_core_seq|Mult1~8 .enable_double_accum = "false";
defparam \u_core_seq|Mult1~8 .load_const_clock = "none";
defparam \u_core_seq|Mult1~8 .load_const_value = 0;
defparam \u_core_seq|Mult1~8 .mode_sub_location = 0;
defparam \u_core_seq|Mult1~8 .negate_clock = "none";
defparam \u_core_seq|Mult1~8 .operand_source_max = "input";
defparam \u_core_seq|Mult1~8 .operand_source_may = "input";
defparam \u_core_seq|Mult1~8 .operand_source_mbx = "input";
defparam \u_core_seq|Mult1~8 .operand_source_mby = "input";
defparam \u_core_seq|Mult1~8 .operation_mode = "m18x18_full";
defparam \u_core_seq|Mult1~8 .output_clock = "none";
defparam \u_core_seq|Mult1~8 .preadder_subtract_a = "false";
defparam \u_core_seq|Mult1~8 .preadder_subtract_b = "false";
defparam \u_core_seq|Mult1~8 .result_a_width = 64;
defparam \u_core_seq|Mult1~8 .signed_max = "false";
defparam \u_core_seq|Mult1~8 .signed_may = "false";
defparam \u_core_seq|Mult1~8 .signed_mbx = "false";
defparam \u_core_seq|Mult1~8 .signed_mby = "false";
defparam \u_core_seq|Mult1~8 .sub_clock = "none";
defparam \u_core_seq|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X83_Y5_N29
dffeas \u_core_seq|out_h_reg[13] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [21]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[13] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N50
dffeas \u_core_seq|out_h_reg[12] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [20]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[12] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N53
dffeas \u_core_seq|out_h_reg[14] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [22]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[14] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N48
cyclonev_lcell_comb \u_core_seq|LessThan4~0 (
// Equation(s):
// \u_core_seq|LessThan4~0_combout  = ( \u_core_seq|Add22~17_sumout  & ( \u_core_seq|out_h_reg [14] & ( (\u_core_seq|Add22~9_sumout  & (\u_core_seq|out_h_reg [12] & (!\u_core_seq|Add22~13_sumout  $ (\u_core_seq|out_h_reg [13])))) ) ) ) # ( 
// !\u_core_seq|Add22~17_sumout  & ( \u_core_seq|out_h_reg [14] & ( (\u_core_seq|Add22~9_sumout  & (!\u_core_seq|out_h_reg [12] & (!\u_core_seq|Add22~13_sumout  $ (\u_core_seq|out_h_reg [13])))) ) ) ) # ( \u_core_seq|Add22~17_sumout  & ( 
// !\u_core_seq|out_h_reg [14] & ( (!\u_core_seq|Add22~9_sumout  & (\u_core_seq|out_h_reg [12] & (!\u_core_seq|Add22~13_sumout  $ (\u_core_seq|out_h_reg [13])))) ) ) ) # ( !\u_core_seq|Add22~17_sumout  & ( !\u_core_seq|out_h_reg [14] & ( 
// (!\u_core_seq|Add22~9_sumout  & (!\u_core_seq|out_h_reg [12] & (!\u_core_seq|Add22~13_sumout  $ (\u_core_seq|out_h_reg [13])))) ) ) )

	.dataa(!\u_core_seq|Add22~13_sumout ),
	.datab(!\u_core_seq|Add22~9_sumout ),
	.datac(!\u_core_seq|out_h_reg [13]),
	.datad(!\u_core_seq|out_h_reg [12]),
	.datae(!\u_core_seq|Add22~17_sumout ),
	.dataf(!\u_core_seq|out_h_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~0 .extended_lut = "off";
defparam \u_core_seq|LessThan4~0 .lut_mask = 64'h8400008421000021;
defparam \u_core_seq|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N43
dffeas \u_core_seq|out_h_reg[10] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [18]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[10] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N42
cyclonev_lcell_comb \u_core_seq|LessThan4~6 (
// Equation(s):
// \u_core_seq|LessThan4~6_combout  = !\u_core_seq|Add22~21_sumout  $ (!\u_core_seq|out_h_reg [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|Add22~21_sumout ),
	.datad(!\u_core_seq|out_h_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~6 .extended_lut = "off";
defparam \u_core_seq|LessThan4~6 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \u_core_seq|LessThan4~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N46
dffeas \u_core_seq|out_h_reg[11] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [19]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[11] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N45
cyclonev_lcell_comb \u_core_seq|LessThan4~4 (
// Equation(s):
// \u_core_seq|LessThan4~4_combout  = !\u_core_seq|Add22~5_sumout  $ (!\u_core_seq|out_h_reg [11])

	.dataa(!\u_core_seq|Add22~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_core_seq|out_h_reg [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~4 .extended_lut = "off";
defparam \u_core_seq|LessThan4~4 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \u_core_seq|LessThan4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N35
dffeas \u_core_seq|out_h_reg[9] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [17]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[9] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N15
cyclonev_lcell_comb \u_core_seq|LessThan4~16 (
// Equation(s):
// \u_core_seq|LessThan4~16_combout  = ( \u_core_seq|out_h_reg [9] & ( (\u_core_seq|LessThan4~0_combout  & (!\u_core_seq|LessThan4~6_combout  & (!\u_core_seq|LessThan4~4_combout  & \u_core_seq|Add22~25_sumout ))) ) ) # ( !\u_core_seq|out_h_reg [9] & ( 
// (\u_core_seq|LessThan4~0_combout  & (!\u_core_seq|LessThan4~6_combout  & (!\u_core_seq|LessThan4~4_combout  & !\u_core_seq|Add22~25_sumout ))) ) )

	.dataa(!\u_core_seq|LessThan4~0_combout ),
	.datab(!\u_core_seq|LessThan4~6_combout ),
	.datac(!\u_core_seq|LessThan4~4_combout ),
	.datad(!\u_core_seq|Add22~25_sumout ),
	.datae(gnd),
	.dataf(!\u_core_seq|out_h_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~16 .extended_lut = "off";
defparam \u_core_seq|LessThan4~16 .lut_mask = 64'h4000400000400040;
defparam \u_core_seq|LessThan4~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N2
dffeas \u_core_seq|out_h_reg[8] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [16]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[8] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N54
cyclonev_lcell_comb \u_core_seq|LessThan4~14 (
// Equation(s):
// \u_core_seq|LessThan4~14_combout  = (!\u_core_seq|Add22~29_sumout  & \u_core_seq|out_h_reg [8])

	.dataa(gnd),
	.datab(!\u_core_seq|Add22~29_sumout ),
	.datac(!\u_core_seq|out_h_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~14 .extended_lut = "off";
defparam \u_core_seq|LessThan4~14 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \u_core_seq|LessThan4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N24
cyclonev_lcell_comb \u_core_seq|LessThan4~17 (
// Equation(s):
// \u_core_seq|LessThan4~17_combout  = ( !\u_core_seq|LessThan4~4_combout  & ( \u_core_seq|out_h_reg [9] & ( (\u_core_seq|LessThan4~0_combout  & (!\u_core_seq|LessThan4~6_combout  & ((!\u_core_seq|Add22~25_sumout ) # (\u_core_seq|LessThan4~14_combout )))) ) 
// ) ) # ( !\u_core_seq|LessThan4~4_combout  & ( !\u_core_seq|out_h_reg [9] & ( (\u_core_seq|LessThan4~0_combout  & (!\u_core_seq|LessThan4~6_combout  & (!\u_core_seq|Add22~25_sumout  & \u_core_seq|LessThan4~14_combout ))) ) ) )

	.dataa(!\u_core_seq|LessThan4~0_combout ),
	.datab(!\u_core_seq|LessThan4~6_combout ),
	.datac(!\u_core_seq|Add22~25_sumout ),
	.datad(!\u_core_seq|LessThan4~14_combout ),
	.datae(!\u_core_seq|LessThan4~4_combout ),
	.dataf(!\u_core_seq|out_h_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~17 .extended_lut = "off";
defparam \u_core_seq|LessThan4~17 .lut_mask = 64'h0040000040440000;
defparam \u_core_seq|LessThan4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N51
cyclonev_lcell_comb \u_core_seq|LessThan4~1 (
// Equation(s):
// \u_core_seq|LessThan4~1_combout  = ( \u_core_seq|Add22~17_sumout  & ( \u_core_seq|Add22~9_sumout  & ( (\u_core_seq|out_h_reg [14] & (!\u_core_seq|Add22~13_sumout  & \u_core_seq|out_h_reg [13])) ) ) ) # ( !\u_core_seq|Add22~17_sumout  & ( 
// \u_core_seq|Add22~9_sumout  & ( (\u_core_seq|out_h_reg [14] & ((!\u_core_seq|Add22~13_sumout  & ((\u_core_seq|out_h_reg [12]) # (\u_core_seq|out_h_reg [13]))) # (\u_core_seq|Add22~13_sumout  & (\u_core_seq|out_h_reg [13] & \u_core_seq|out_h_reg [12])))) ) 
// ) ) # ( \u_core_seq|Add22~17_sumout  & ( !\u_core_seq|Add22~9_sumout  & ( ((!\u_core_seq|Add22~13_sumout  & \u_core_seq|out_h_reg [13])) # (\u_core_seq|out_h_reg [14]) ) ) ) # ( !\u_core_seq|Add22~17_sumout  & ( !\u_core_seq|Add22~9_sumout  & ( 
// ((!\u_core_seq|Add22~13_sumout  & ((\u_core_seq|out_h_reg [12]) # (\u_core_seq|out_h_reg [13]))) # (\u_core_seq|Add22~13_sumout  & (\u_core_seq|out_h_reg [13] & \u_core_seq|out_h_reg [12]))) # (\u_core_seq|out_h_reg [14]) ) ) )

	.dataa(!\u_core_seq|out_h_reg [14]),
	.datab(!\u_core_seq|Add22~13_sumout ),
	.datac(!\u_core_seq|out_h_reg [13]),
	.datad(!\u_core_seq|out_h_reg [12]),
	.datae(!\u_core_seq|Add22~17_sumout ),
	.dataf(!\u_core_seq|Add22~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~1 .extended_lut = "off";
defparam \u_core_seq|LessThan4~1 .lut_mask = 64'h5DDF5D5D04450404;
defparam \u_core_seq|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N30
cyclonev_lcell_comb \u_core_seq|LessThan4~2 (
// Equation(s):
// \u_core_seq|LessThan4~2_combout  = ( \u_core_seq|out_h_reg [10] & ( \u_core_seq|out_h_reg [11] & ( (!\u_core_seq|LessThan4~1_combout  & ((!\u_core_seq|LessThan4~0_combout ) # ((\u_core_seq|Add22~5_sumout  & \u_core_seq|Add22~21_sumout )))) ) ) ) # ( 
// !\u_core_seq|out_h_reg [10] & ( \u_core_seq|out_h_reg [11] & ( (!\u_core_seq|LessThan4~1_combout  & ((!\u_core_seq|LessThan4~0_combout ) # (\u_core_seq|Add22~5_sumout ))) ) ) ) # ( \u_core_seq|out_h_reg [10] & ( !\u_core_seq|out_h_reg [11] & ( 
// (!\u_core_seq|LessThan4~1_combout  & (((!\u_core_seq|LessThan4~0_combout ) # (\u_core_seq|Add22~21_sumout )) # (\u_core_seq|Add22~5_sumout ))) ) ) ) # ( !\u_core_seq|out_h_reg [10] & ( !\u_core_seq|out_h_reg [11] & ( !\u_core_seq|LessThan4~1_combout  ) ) 
// )

	.dataa(!\u_core_seq|Add22~5_sumout ),
	.datab(!\u_core_seq|LessThan4~1_combout ),
	.datac(!\u_core_seq|Add22~21_sumout ),
	.datad(!\u_core_seq|LessThan4~0_combout ),
	.datae(!\u_core_seq|out_h_reg [10]),
	.dataf(!\u_core_seq|out_h_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~2 .extended_lut = "off";
defparam \u_core_seq|LessThan4~2 .lut_mask = 64'hCCCCCC4CCC44CC04;
defparam \u_core_seq|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N38
dffeas \u_core_seq|out_h_reg[15] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [23]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[15] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N4
dffeas \u_core_seq|out_h_reg[4] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[4] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N41
dffeas \u_core_seq|out_h_reg[2] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[2] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N37
dffeas \u_core_seq|out_h_reg[3] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[3] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N36
cyclonev_lcell_comb \u_core_seq|LessThan4~10 (
// Equation(s):
// \u_core_seq|LessThan4~10_combout  = ( \u_core_seq|out_h_reg [3] & ( \u_core_seq|Add22~37_sumout  & ( (!\u_core_seq|out_h_reg [4] & (!\u_core_seq|Add22~41_sumout  & (!\u_core_seq|Add22~33_sumout  & \u_core_seq|out_h_reg [2]))) # (\u_core_seq|out_h_reg [4] 
// & ((!\u_core_seq|Add22~33_sumout ) # ((!\u_core_seq|Add22~41_sumout  & \u_core_seq|out_h_reg [2])))) ) ) ) # ( !\u_core_seq|out_h_reg [3] & ( \u_core_seq|Add22~37_sumout  & ( (\u_core_seq|out_h_reg [4] & !\u_core_seq|Add22~33_sumout ) ) ) ) # ( 
// \u_core_seq|out_h_reg [3] & ( !\u_core_seq|Add22~37_sumout  & ( (!\u_core_seq|Add22~33_sumout ) # (\u_core_seq|out_h_reg [4]) ) ) ) # ( !\u_core_seq|out_h_reg [3] & ( !\u_core_seq|Add22~37_sumout  & ( (!\u_core_seq|out_h_reg [4] & 
// (!\u_core_seq|Add22~41_sumout  & (!\u_core_seq|Add22~33_sumout  & \u_core_seq|out_h_reg [2]))) # (\u_core_seq|out_h_reg [4] & ((!\u_core_seq|Add22~33_sumout ) # ((!\u_core_seq|Add22~41_sumout  & \u_core_seq|out_h_reg [2])))) ) ) )

	.dataa(!\u_core_seq|Add22~41_sumout ),
	.datab(!\u_core_seq|out_h_reg [4]),
	.datac(!\u_core_seq|Add22~33_sumout ),
	.datad(!\u_core_seq|out_h_reg [2]),
	.datae(!\u_core_seq|out_h_reg [3]),
	.dataf(!\u_core_seq|Add22~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~10 .extended_lut = "off";
defparam \u_core_seq|LessThan4~10 .lut_mask = 64'h30B2F3F3303030B2;
defparam \u_core_seq|LessThan4~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N3
cyclonev_lcell_comb \u_core_seq|out_h_reg[0]~feeder (
// Equation(s):
// \u_core_seq|out_h_reg[0]~feeder_combout  = ( \u_core_seq|mul_h [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_core_seq|mul_h [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|out_h_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|out_h_reg[0]~feeder .extended_lut = "off";
defparam \u_core_seq|out_h_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_core_seq|out_h_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N5
dffeas \u_core_seq|out_h_reg[0] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|out_h_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[0] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N44
dffeas \u_core_seq|out_h_reg[1] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [9]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[1] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N42
cyclonev_lcell_comb \u_core_seq|LessThan4~9 (
// Equation(s):
// \u_core_seq|LessThan4~9_combout  = ( \u_core_seq|out_h_reg [1] & ( \u_core_seq|out_h_reg [2] & ( (\u_core_seq|Add22~41_sumout  & ((!\u_core_seq|Add22~45_sumout ) # ((!\u_core_seq|Add22~49_sumout  & \u_core_seq|out_h_reg [0])))) ) ) ) # ( 
// !\u_core_seq|out_h_reg [1] & ( \u_core_seq|out_h_reg [2] & ( (!\u_core_seq|Add22~49_sumout  & (\u_core_seq|out_h_reg [0] & (\u_core_seq|Add22~41_sumout  & !\u_core_seq|Add22~45_sumout ))) ) ) ) # ( \u_core_seq|out_h_reg [1] & ( !\u_core_seq|out_h_reg [2] 
// & ( (!\u_core_seq|Add22~41_sumout  & ((!\u_core_seq|Add22~45_sumout ) # ((!\u_core_seq|Add22~49_sumout  & \u_core_seq|out_h_reg [0])))) ) ) ) # ( !\u_core_seq|out_h_reg [1] & ( !\u_core_seq|out_h_reg [2] & ( (!\u_core_seq|Add22~49_sumout  & 
// (\u_core_seq|out_h_reg [0] & (!\u_core_seq|Add22~41_sumout  & !\u_core_seq|Add22~45_sumout ))) ) ) )

	.dataa(!\u_core_seq|Add22~49_sumout ),
	.datab(!\u_core_seq|out_h_reg [0]),
	.datac(!\u_core_seq|Add22~41_sumout ),
	.datad(!\u_core_seq|Add22~45_sumout ),
	.datae(!\u_core_seq|out_h_reg [1]),
	.dataf(!\u_core_seq|out_h_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~9 .extended_lut = "off";
defparam \u_core_seq|LessThan4~9 .lut_mask = 64'h2000F02002000F02;
defparam \u_core_seq|LessThan4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N3
cyclonev_lcell_comb \u_core_seq|LessThan4~8 (
// Equation(s):
// \u_core_seq|LessThan4~8_combout  = (!\u_core_seq|Add22~33_sumout  & (!\u_core_seq|out_h_reg [4] & (!\u_core_seq|Add22~37_sumout  $ (\u_core_seq|out_h_reg [3])))) # (\u_core_seq|Add22~33_sumout  & (\u_core_seq|out_h_reg [4] & (!\u_core_seq|Add22~37_sumout  
// $ (\u_core_seq|out_h_reg [3]))))

	.dataa(!\u_core_seq|Add22~33_sumout ),
	.datab(!\u_core_seq|Add22~37_sumout ),
	.datac(!\u_core_seq|out_h_reg [3]),
	.datad(!\u_core_seq|out_h_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~8 .extended_lut = "off";
defparam \u_core_seq|LessThan4~8 .lut_mask = 64'h8241824182418241;
defparam \u_core_seq|LessThan4~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N50
dffeas \u_core_seq|out_h_reg[7] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [15]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[7] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N36
cyclonev_lcell_comb \u_core_seq|out_h_reg[5]~feeder (
// Equation(s):
// \u_core_seq|out_h_reg[5]~feeder_combout  = ( \u_core_seq|mul_h [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_core_seq|mul_h [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|out_h_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|out_h_reg[5]~feeder .extended_lut = "off";
defparam \u_core_seq|out_h_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_core_seq|out_h_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N38
dffeas \u_core_seq|out_h_reg[5] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|out_h_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[5] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N26
dffeas \u_core_seq|out_h_reg[6] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|mul_h [14]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_core_seq|out_w_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|out_h_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|out_h_reg[6] .is_wysiwyg = "true";
defparam \u_core_seq|out_h_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N24
cyclonev_lcell_comb \u_core_seq|LessThan4~12 (
// Equation(s):
// \u_core_seq|LessThan4~12_combout  = ( \u_core_seq|out_h_reg [6] & ( \u_core_seq|Add22~61_sumout  & ( (!\u_core_seq|out_h_reg [7] & (!\u_core_seq|Add22~53_sumout  & !\u_core_seq|Add22~57_sumout )) # (\u_core_seq|out_h_reg [7] & 
// ((!\u_core_seq|Add22~53_sumout ) # (!\u_core_seq|Add22~57_sumout ))) ) ) ) # ( !\u_core_seq|out_h_reg [6] & ( \u_core_seq|Add22~61_sumout  & ( (\u_core_seq|out_h_reg [7] & !\u_core_seq|Add22~53_sumout ) ) ) ) # ( \u_core_seq|out_h_reg [6] & ( 
// !\u_core_seq|Add22~61_sumout  & ( (!\u_core_seq|out_h_reg [7] & (!\u_core_seq|Add22~53_sumout  & ((!\u_core_seq|Add22~57_sumout ) # (\u_core_seq|out_h_reg [5])))) # (\u_core_seq|out_h_reg [7] & (((!\u_core_seq|Add22~53_sumout ) # 
// (!\u_core_seq|Add22~57_sumout )) # (\u_core_seq|out_h_reg [5]))) ) ) ) # ( !\u_core_seq|out_h_reg [6] & ( !\u_core_seq|Add22~61_sumout  & ( (!\u_core_seq|out_h_reg [7] & (\u_core_seq|out_h_reg [5] & (!\u_core_seq|Add22~53_sumout  & 
// !\u_core_seq|Add22~57_sumout ))) # (\u_core_seq|out_h_reg [7] & ((!\u_core_seq|Add22~53_sumout ) # ((\u_core_seq|out_h_reg [5] & !\u_core_seq|Add22~57_sumout )))) ) ) )

	.dataa(!\u_core_seq|out_h_reg [7]),
	.datab(!\u_core_seq|out_h_reg [5]),
	.datac(!\u_core_seq|Add22~53_sumout ),
	.datad(!\u_core_seq|Add22~57_sumout ),
	.datae(!\u_core_seq|out_h_reg [6]),
	.dataf(!\u_core_seq|Add22~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~12 .extended_lut = "off";
defparam \u_core_seq|LessThan4~12 .lut_mask = 64'h7150F5715050F550;
defparam \u_core_seq|LessThan4~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N0
cyclonev_lcell_comb \u_core_seq|LessThan4~7 (
// Equation(s):
// \u_core_seq|LessThan4~7_combout  = !\u_core_seq|Add22~29_sumout  $ (!\u_core_seq|out_h_reg [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|Add22~29_sumout ),
	.datad(!\u_core_seq|out_h_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~7 .extended_lut = "off";
defparam \u_core_seq|LessThan4~7 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \u_core_seq|LessThan4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N48
cyclonev_lcell_comb \u_core_seq|LessThan4~11 (
// Equation(s):
// \u_core_seq|LessThan4~11_combout  = ( \u_core_seq|out_h_reg [7] & ( \u_core_seq|Add22~61_sumout  & ( (\u_core_seq|out_h_reg [5] & (\u_core_seq|Add22~53_sumout  & (!\u_core_seq|out_h_reg [6] $ (\u_core_seq|Add22~57_sumout )))) ) ) ) # ( 
// !\u_core_seq|out_h_reg [7] & ( \u_core_seq|Add22~61_sumout  & ( (\u_core_seq|out_h_reg [5] & (!\u_core_seq|Add22~53_sumout  & (!\u_core_seq|out_h_reg [6] $ (\u_core_seq|Add22~57_sumout )))) ) ) ) # ( \u_core_seq|out_h_reg [7] & ( 
// !\u_core_seq|Add22~61_sumout  & ( (!\u_core_seq|out_h_reg [5] & (\u_core_seq|Add22~53_sumout  & (!\u_core_seq|out_h_reg [6] $ (\u_core_seq|Add22~57_sumout )))) ) ) ) # ( !\u_core_seq|out_h_reg [7] & ( !\u_core_seq|Add22~61_sumout  & ( 
// (!\u_core_seq|out_h_reg [5] & (!\u_core_seq|Add22~53_sumout  & (!\u_core_seq|out_h_reg [6] $ (\u_core_seq|Add22~57_sumout )))) ) ) )

	.dataa(!\u_core_seq|out_h_reg [6]),
	.datab(!\u_core_seq|out_h_reg [5]),
	.datac(!\u_core_seq|Add22~53_sumout ),
	.datad(!\u_core_seq|Add22~57_sumout ),
	.datae(!\u_core_seq|out_h_reg [7]),
	.dataf(!\u_core_seq|Add22~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~11 .extended_lut = "off";
defparam \u_core_seq|LessThan4~11 .lut_mask = 64'h8040080420100201;
defparam \u_core_seq|LessThan4~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N30
cyclonev_lcell_comb \u_core_seq|LessThan4~13 (
// Equation(s):
// \u_core_seq|LessThan4~13_combout  = ( !\u_core_seq|LessThan4~7_combout  & ( \u_core_seq|LessThan4~11_combout  & ( (((\u_core_seq|LessThan4~9_combout  & \u_core_seq|LessThan4~8_combout )) # (\u_core_seq|LessThan4~12_combout )) # 
// (\u_core_seq|LessThan4~10_combout ) ) ) ) # ( !\u_core_seq|LessThan4~7_combout  & ( !\u_core_seq|LessThan4~11_combout  & ( \u_core_seq|LessThan4~12_combout  ) ) )

	.dataa(!\u_core_seq|LessThan4~10_combout ),
	.datab(!\u_core_seq|LessThan4~9_combout ),
	.datac(!\u_core_seq|LessThan4~8_combout ),
	.datad(!\u_core_seq|LessThan4~12_combout ),
	.datae(!\u_core_seq|LessThan4~7_combout ),
	.dataf(!\u_core_seq|LessThan4~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~13 .extended_lut = "off";
defparam \u_core_seq|LessThan4~13 .lut_mask = 64'h00FF000057FF0000;
defparam \u_core_seq|LessThan4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N54
cyclonev_lcell_comb \u_core_seq|always1~0 (
// Equation(s):
// \u_core_seq|always1~0_combout  = ( \u_core_seq|out_h_reg [15] & ( \u_core_seq|LessThan4~13_combout  & ( (\u_core_seq|Add22~1_sumout  & (!\u_core_seq|LessThan4~16_combout  & (!\u_core_seq|LessThan4~17_combout  & \u_core_seq|LessThan4~2_combout ))) ) ) ) # 
// ( !\u_core_seq|out_h_reg [15] & ( \u_core_seq|LessThan4~13_combout  & ( ((!\u_core_seq|LessThan4~16_combout  & (!\u_core_seq|LessThan4~17_combout  & \u_core_seq|LessThan4~2_combout ))) # (\u_core_seq|Add22~1_sumout ) ) ) ) # ( \u_core_seq|out_h_reg [15] & 
// ( !\u_core_seq|LessThan4~13_combout  & ( (\u_core_seq|Add22~1_sumout  & (!\u_core_seq|LessThan4~17_combout  & \u_core_seq|LessThan4~2_combout )) ) ) ) # ( !\u_core_seq|out_h_reg [15] & ( !\u_core_seq|LessThan4~13_combout  & ( 
// ((!\u_core_seq|LessThan4~17_combout  & \u_core_seq|LessThan4~2_combout )) # (\u_core_seq|Add22~1_sumout ) ) ) )

	.dataa(!\u_core_seq|Add22~1_sumout ),
	.datab(!\u_core_seq|LessThan4~16_combout ),
	.datac(!\u_core_seq|LessThan4~17_combout ),
	.datad(!\u_core_seq|LessThan4~2_combout ),
	.datae(!\u_core_seq|out_h_reg [15]),
	.dataf(!\u_core_seq|LessThan4~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|always1~0 .extended_lut = "off";
defparam \u_core_seq|always1~0 .lut_mask = 64'h55F5005055D50040;
defparam \u_core_seq|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N0
cyclonev_lcell_comb \u_core_seq|Selector191~0 (
// Equation(s):
// \u_core_seq|Selector191~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( \u_core_seq|state.S_INIT~q  ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( \u_core_seq|state.S_INIT~q  ) ) # ( \u_core_seq|LessThan5~15_combout  & ( !\u_core_seq|state.S_INIT~q  
// & ( (\u_core_seq|state.S_ADVANCE~q  & !\u_core_seq|always1~0_combout ) ) ) )

	.dataa(!\u_core_seq|state.S_ADVANCE~q ),
	.datab(gnd),
	.datac(!\u_core_seq|always1~0_combout ),
	.datad(gnd),
	.datae(!\u_core_seq|LessThan5~15_combout ),
	.dataf(!\u_core_seq|state.S_INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector191~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector191~0 .extended_lut = "off";
defparam \u_core_seq|Selector191~0 .lut_mask = 64'h00005050FFFFFFFF;
defparam \u_core_seq|Selector191~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N1
dffeas \u_core_seq|state.S_ROW_INIT (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector191~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|state.S_ROW_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|state.S_ROW_INIT .is_wysiwyg = "true";
defparam \u_core_seq|state.S_ROW_INIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N3
cyclonev_lcell_comb \u_core_seq|LessThan5~16 (
// Equation(s):
// \u_core_seq|LessThan5~16_combout  = ( \u_core_seq|out_w_reg [12] & ( !\u_core_seq|Add23~13_sumout  ) ) # ( !\u_core_seq|out_w_reg [12] & ( \u_core_seq|Add23~13_sumout  ) )

	.dataa(!\u_core_seq|Add23~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_core_seq|out_w_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~16 .extended_lut = "off";
defparam \u_core_seq|LessThan5~16 .lut_mask = 64'h55555555AAAAAAAA;
defparam \u_core_seq|LessThan5~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N36
cyclonev_lcell_comb \u_core_seq|LessThan5~17 (
// Equation(s):
// \u_core_seq|LessThan5~17_combout  = ( \u_core_seq|out_w_reg [14] & ( !\u_core_seq|LessThan5~1_combout  & ( (\u_core_seq|Add23~5_sumout  & (!\u_core_seq|LessThan5~16_combout  & (!\u_core_seq|Add23~9_sumout  $ (\u_core_seq|out_w_reg [13])))) ) ) ) # ( 
// !\u_core_seq|out_w_reg [14] & ( !\u_core_seq|LessThan5~1_combout  & ( (!\u_core_seq|Add23~5_sumout  & (!\u_core_seq|LessThan5~16_combout  & (!\u_core_seq|Add23~9_sumout  $ (\u_core_seq|out_w_reg [13])))) ) ) )

	.dataa(!\u_core_seq|Add23~5_sumout ),
	.datab(!\u_core_seq|LessThan5~16_combout ),
	.datac(!\u_core_seq|Add23~9_sumout ),
	.datad(!\u_core_seq|out_w_reg [13]),
	.datae(!\u_core_seq|out_w_reg [14]),
	.dataf(!\u_core_seq|LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~17 .extended_lut = "off";
defparam \u_core_seq|LessThan5~17 .lut_mask = 64'h8008400400000000;
defparam \u_core_seq|LessThan5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N18
cyclonev_lcell_comb \u_core_seq|LessThan5~18 (
// Equation(s):
// \u_core_seq|LessThan5~18_combout  = ( \u_core_seq|LessThan5~17_combout  & ( \u_core_seq|LessThan5~13_combout  & ( (!\u_core_seq|LessThan5~2_combout  & ((!\u_core_seq|Add23~21_sumout ) # (\u_core_seq|out_w_reg [9]))) ) ) ) # ( 
// \u_core_seq|LessThan5~17_combout  & ( !\u_core_seq|LessThan5~13_combout  & ( (!\u_core_seq|LessThan5~2_combout  & ((!\u_core_seq|Add23~21_sumout  & ((\u_core_seq|LessThan5~12_combout ) # (\u_core_seq|out_w_reg [9]))) # (\u_core_seq|Add23~21_sumout  & 
// (\u_core_seq|out_w_reg [9] & \u_core_seq|LessThan5~12_combout )))) ) ) )

	.dataa(!\u_core_seq|LessThan5~2_combout ),
	.datab(!\u_core_seq|Add23~21_sumout ),
	.datac(!\u_core_seq|out_w_reg [9]),
	.datad(!\u_core_seq|LessThan5~12_combout ),
	.datae(!\u_core_seq|LessThan5~17_combout ),
	.dataf(!\u_core_seq|LessThan5~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan5~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan5~18 .extended_lut = "off";
defparam \u_core_seq|LessThan5~18 .lut_mask = 64'h0000088A00008A8A;
defparam \u_core_seq|LessThan5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N54
cyclonev_lcell_comb \u_core_seq|Selector192~0 (
// Equation(s):
// \u_core_seq|Selector192~0_combout  = ( \u_core_seq|out_w_reg [15] & ( \u_core_seq|LessThan5~18_combout  & ( (\u_core_seq|state.S_ADVANCE~q ) # (\u_core_seq|state.S_ROW_INIT~q ) ) ) ) # ( !\u_core_seq|out_w_reg [15] & ( \u_core_seq|LessThan5~18_combout  & 
// ( ((!\u_core_seq|Add23~1_sumout  & \u_core_seq|state.S_ADVANCE~q )) # (\u_core_seq|state.S_ROW_INIT~q ) ) ) ) # ( \u_core_seq|out_w_reg [15] & ( !\u_core_seq|LessThan5~18_combout  & ( ((\u_core_seq|state.S_ADVANCE~q  & ((!\u_core_seq|LessThan5~5_combout ) 
// # (!\u_core_seq|Add23~1_sumout )))) # (\u_core_seq|state.S_ROW_INIT~q ) ) ) ) # ( !\u_core_seq|out_w_reg [15] & ( !\u_core_seq|LessThan5~18_combout  & ( ((!\u_core_seq|LessThan5~5_combout  & (!\u_core_seq|Add23~1_sumout  & \u_core_seq|state.S_ADVANCE~q 
// ))) # (\u_core_seq|state.S_ROW_INIT~q ) ) ) )

	.dataa(!\u_core_seq|state.S_ROW_INIT~q ),
	.datab(!\u_core_seq|LessThan5~5_combout ),
	.datac(!\u_core_seq|Add23~1_sumout ),
	.datad(!\u_core_seq|state.S_ADVANCE~q ),
	.datae(!\u_core_seq|out_w_reg [15]),
	.dataf(!\u_core_seq|LessThan5~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector192~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector192~0 .extended_lut = "off";
defparam \u_core_seq|Selector192~0 .lut_mask = 64'h55D555FD55F555FF;
defparam \u_core_seq|Selector192~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N56
dffeas \u_core_seq|state.S_PIXEL_START (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector192~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|state.S_PIXEL_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|state.S_PIXEL_START .is_wysiwyg = "true";
defparam \u_core_seq|state.S_PIXEL_START .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y3_N22
dffeas \u_core_seq|state.S_READ00 (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|state.S_PIXEL_START~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|state.S_READ00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|state.S_READ00 .is_wysiwyg = "true";
defparam \u_core_seq|state.S_READ00 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N5
dffeas \u_core_seq|state.S_READ10 (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|state.S_READ00~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|state.S_READ10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|state.S_READ10 .is_wysiwyg = "true";
defparam \u_core_seq|state.S_READ10 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N22
dffeas \u_core_seq|state.S_READ01 (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|state.S_READ10~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|state.S_READ01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|state.S_READ01 .is_wysiwyg = "true";
defparam \u_core_seq|state.S_READ01 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N35
dffeas \u_core_seq|state.S_READ11 (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|state.S_READ01~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|state.S_READ11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|state.S_READ11 .is_wysiwyg = "true";
defparam \u_core_seq|state.S_READ11 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N31
dffeas \u_core_seq|state.S_MUL (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|state.S_READ11~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|state.S_MUL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|state.S_MUL .is_wysiwyg = "true";
defparam \u_core_seq|state.S_MUL .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N13
dffeas \u_core_seq|state.S_WRITE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_core_seq|state.S_MUL~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|state.S_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|state.S_WRITE .is_wysiwyg = "true";
defparam \u_core_seq|state.S_WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N57
cyclonev_lcell_comb \u_core_seq|LessThan4~3 (
// Equation(s):
// \u_core_seq|LessThan4~3_combout  = ( \u_core_seq|out_h_reg [12] & ( !\u_core_seq|Add22~17_sumout  ) ) # ( !\u_core_seq|out_h_reg [12] & ( \u_core_seq|Add22~17_sumout  ) )

	.dataa(!\u_core_seq|Add22~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_core_seq|out_h_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~3 .extended_lut = "off";
defparam \u_core_seq|LessThan4~3 .lut_mask = 64'h55555555AAAAAAAA;
defparam \u_core_seq|LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N39
cyclonev_lcell_comb \u_core_seq|LessThan4~5 (
// Equation(s):
// \u_core_seq|LessThan4~5_combout  = ( \u_core_seq|Add22~9_sumout  & ( \u_core_seq|out_h_reg [14] & ( (!\u_core_seq|LessThan4~3_combout  & (!\u_core_seq|LessThan4~4_combout  & (!\u_core_seq|out_h_reg [13] $ (\u_core_seq|Add22~13_sumout )))) ) ) ) # ( 
// !\u_core_seq|Add22~9_sumout  & ( !\u_core_seq|out_h_reg [14] & ( (!\u_core_seq|LessThan4~3_combout  & (!\u_core_seq|LessThan4~4_combout  & (!\u_core_seq|out_h_reg [13] $ (\u_core_seq|Add22~13_sumout )))) ) ) )

	.dataa(!\u_core_seq|out_h_reg [13]),
	.datab(!\u_core_seq|LessThan4~3_combout ),
	.datac(!\u_core_seq|LessThan4~4_combout ),
	.datad(!\u_core_seq|Add22~13_sumout ),
	.datae(!\u_core_seq|Add22~9_sumout ),
	.dataf(!\u_core_seq|out_h_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~5 .extended_lut = "off";
defparam \u_core_seq|LessThan4~5 .lut_mask = 64'h8040000000008040;
defparam \u_core_seq|LessThan4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N6
cyclonev_lcell_comb \u_core_seq|LessThan4~15 (
// Equation(s):
// \u_core_seq|LessThan4~15_combout  = ( \u_core_seq|LessThan4~14_combout  & ( \u_core_seq|LessThan4~13_combout  & ( (\u_core_seq|LessThan4~5_combout  & (!\u_core_seq|LessThan4~6_combout  & ((!\u_core_seq|Add22~25_sumout ) # (\u_core_seq|out_h_reg [9])))) ) 
// ) ) # ( !\u_core_seq|LessThan4~14_combout  & ( \u_core_seq|LessThan4~13_combout  & ( (\u_core_seq|LessThan4~5_combout  & (!\u_core_seq|LessThan4~6_combout  & ((!\u_core_seq|Add22~25_sumout ) # (\u_core_seq|out_h_reg [9])))) ) ) ) # ( 
// \u_core_seq|LessThan4~14_combout  & ( !\u_core_seq|LessThan4~13_combout  & ( (\u_core_seq|LessThan4~5_combout  & (!\u_core_seq|LessThan4~6_combout  & ((!\u_core_seq|Add22~25_sumout ) # (\u_core_seq|out_h_reg [9])))) ) ) ) # ( 
// !\u_core_seq|LessThan4~14_combout  & ( !\u_core_seq|LessThan4~13_combout  & ( (!\u_core_seq|Add22~25_sumout  & (\u_core_seq|LessThan4~5_combout  & (\u_core_seq|out_h_reg [9] & !\u_core_seq|LessThan4~6_combout ))) ) ) )

	.dataa(!\u_core_seq|Add22~25_sumout ),
	.datab(!\u_core_seq|LessThan4~5_combout ),
	.datac(!\u_core_seq|out_h_reg [9]),
	.datad(!\u_core_seq|LessThan4~6_combout ),
	.datae(!\u_core_seq|LessThan4~14_combout ),
	.dataf(!\u_core_seq|LessThan4~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|LessThan4~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|LessThan4~15 .extended_lut = "off";
defparam \u_core_seq|LessThan4~15 .lut_mask = 64'h0200230023002300;
defparam \u_core_seq|LessThan4~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N18
cyclonev_lcell_comb \u_core_seq|Selector194~0 (
// Equation(s):
// \u_core_seq|Selector194~0_combout  = ( \u_core_seq|LessThan5~15_combout  & ( \u_core_seq|LessThan4~2_combout  & ( (\u_core_seq|state.S_WRITE~q  & ((!\u_core_seq|Add22~1_sumout  & ((\u_core_seq|LessThan4~15_combout ) # (\u_core_seq|out_h_reg [15]))) # 
// (\u_core_seq|Add22~1_sumout  & (\u_core_seq|out_h_reg [15] & \u_core_seq|LessThan4~15_combout )))) ) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( \u_core_seq|LessThan4~2_combout  & ( \u_core_seq|state.S_WRITE~q  ) ) ) # ( 
// \u_core_seq|LessThan5~15_combout  & ( !\u_core_seq|LessThan4~2_combout  & ( (\u_core_seq|state.S_WRITE~q  & ((!\u_core_seq|Add22~1_sumout ) # (\u_core_seq|out_h_reg [15]))) ) ) ) # ( !\u_core_seq|LessThan5~15_combout  & ( !\u_core_seq|LessThan4~2_combout  
// & ( \u_core_seq|state.S_WRITE~q  ) ) )

	.dataa(!\u_core_seq|Add22~1_sumout ),
	.datab(!\u_core_seq|state.S_WRITE~q ),
	.datac(!\u_core_seq|out_h_reg [15]),
	.datad(!\u_core_seq|LessThan4~15_combout ),
	.datae(!\u_core_seq|LessThan5~15_combout ),
	.dataf(!\u_core_seq|LessThan4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector194~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector194~0 .extended_lut = "off";
defparam \u_core_seq|Selector194~0 .lut_mask = 64'h3333232333330223;
defparam \u_core_seq|Selector194~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N20
dffeas \u_core_seq|state.S_ADVANCE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector194~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|state.S_ADVANCE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|state.S_ADVANCE .is_wysiwyg = "true";
defparam \u_core_seq|state.S_ADVANCE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N47
dffeas \u_core_seq|oy_cur[15] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Add22~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_core_seq|state.S_ADVANCE~q ),
	.sload(gnd),
	.ena(\u_core_seq|Selector114~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|oy_cur [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|oy_cur[15] .is_wysiwyg = "true";
defparam \u_core_seq|oy_cur[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N45
cyclonev_lcell_comb \u_core_seq|Add22~1 (
// Equation(s):
// \u_core_seq|Add22~1_sumout  = SUM(( \u_core_seq|oy_cur [15] ) + ( GND ) + ( \u_core_seq|Add22~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|oy_cur [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_core_seq|Add22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_core_seq|Add22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Add22~1 .extended_lut = "off";
defparam \u_core_seq|Add22~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_core_seq|Add22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N12
cyclonev_lcell_comb \u_core_seq|Selector195~0 (
// Equation(s):
// \u_core_seq|Selector195~0_combout  = ( !\u_core_seq|state.S_ADVANCE~q  & ( !\u_core_seq|state.S_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_core_seq|state.S_WRITE~q ),
	.datae(gnd),
	.dataf(!\u_core_seq|state.S_ADVANCE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector195~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector195~0 .extended_lut = "off";
defparam \u_core_seq|Selector195~0 .lut_mask = 64'hFF00FF0000000000;
defparam \u_core_seq|Selector195~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N0
cyclonev_lcell_comb \u_core_seq|Selector195~1 (
// Equation(s):
// \u_core_seq|Selector195~1_combout  = ( \u_core_seq|LessThan5~15_combout  & ( \u_core_seq|LessThan4~2_combout  & ( (!\u_core_seq|Selector195~0_combout  & ((!\u_core_seq|Add22~1_sumout  & (!\u_core_seq|out_h_reg [15] & !\u_core_seq|LessThan4~15_combout )) # 
// (\u_core_seq|Add22~1_sumout  & ((!\u_core_seq|out_h_reg [15]) # (!\u_core_seq|LessThan4~15_combout ))))) ) ) ) # ( \u_core_seq|LessThan5~15_combout  & ( !\u_core_seq|LessThan4~2_combout  & ( (\u_core_seq|Add22~1_sumout  & 
// (!\u_core_seq|Selector195~0_combout  & !\u_core_seq|out_h_reg [15])) ) ) )

	.dataa(!\u_core_seq|Add22~1_sumout ),
	.datab(!\u_core_seq|Selector195~0_combout ),
	.datac(!\u_core_seq|out_h_reg [15]),
	.datad(!\u_core_seq|LessThan4~15_combout ),
	.datae(!\u_core_seq|LessThan5~15_combout ),
	.dataf(!\u_core_seq|LessThan4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector195~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector195~1 .extended_lut = "off";
defparam \u_core_seq|Selector195~1 .lut_mask = 64'h000040400000C440;
defparam \u_core_seq|Selector195~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N1
dffeas \u_core_seq|state.S_DONE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector195~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|state.S_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|state.S_DONE .is_wysiwyg = "true";
defparam \u_core_seq|state.S_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N42
cyclonev_lcell_comb \u_core_seq|Selector0~0 (
// Equation(s):
// \u_core_seq|Selector0~0_combout  = ( \u_core_seq|done~q  & ( (\u_core_seq|state.S_IDLE~q ) # (\u_core_seq|state.S_DONE~q ) ) ) # ( !\u_core_seq|done~q  & ( \u_core_seq|state.S_DONE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_core_seq|state.S_DONE~q ),
	.datad(!\u_core_seq|state.S_IDLE~q ),
	.datae(!\u_core_seq|done~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_core_seq|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_core_seq|Selector0~0 .extended_lut = "off";
defparam \u_core_seq|Selector0~0 .lut_mask = 64'h0F0F0FFF0F0F0FFF;
defparam \u_core_seq|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N43
dffeas \u_core_seq|done (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\u_core_seq|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_core_seq|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_core_seq|done .is_wysiwyg = "true";
defparam \u_core_seq|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N0
cyclonev_lcell_comb \led_done~0 (
// Equation(s):
// \led_done~0_combout  = ( !\mode_simd_sw~input_o  & ( (!\led_done~reg0_q  & (\u_core_seq|done~q  & ((!\clear_active~q ) # ((!\sw_debounced~q ) # (\sw_debounced_q~q ))))) # (\led_done~reg0_q  & ((!\clear_active~q ) # (((!\sw_debounced~q ) # 
// (\sw_debounced_q~q ))))) ) ) # ( \mode_simd_sw~input_o  & ( (!\led_done~reg0_q  & (\u_core_simd4|done~q  & ((!\clear_active~q ) # ((!\sw_debounced~q ) # (\sw_debounced_q~q ))))) # (\led_done~reg0_q  & ((!\clear_active~q ) # (((!\sw_debounced~q ) # 
// (\sw_debounced_q~q ))))) ) )

	.dataa(!\led_done~reg0_q ),
	.datab(!\clear_active~q ),
	.datac(!\u_core_simd4|done~q ),
	.datad(!\sw_debounced~q ),
	.datae(!\mode_simd_sw~input_o ),
	.dataf(!\sw_debounced_q~q ),
	.datag(!\u_core_seq|done~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_done~0 .extended_lut = "on";
defparam \led_done~0 .lut_mask = 64'h5F4C5F4C5F5F5F5F;
defparam \led_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N2
dffeas \led_done~reg0 (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\led_done~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_done~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_done~reg0 .is_wysiwyg = "true";
defparam \led_done~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N18
cyclonev_lcell_comb \rst_cnt[0]~0 (
// Equation(s):
// \rst_cnt[0]~0_combout  = ( !rst_cnt[0] & ( \Equal1~4_combout  ) ) # ( rst_cnt[0] & ( !\Equal1~4_combout  ) ) # ( !rst_cnt[0] & ( !\Equal1~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!rst_cnt[0]),
	.dataf(!\Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[0]~0 .extended_lut = "off";
defparam \rst_cnt[0]~0 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \rst_cnt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N19
dffeas \rst_cnt[0] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[0] .is_wysiwyg = "true";
defparam \rst_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N30
cyclonev_lcell_comb \Add1~86 (
// Equation(s):
// \Add1~86_cout  = CARRY(( !rst_cnt[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rst_cnt[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~86 .extended_lut = "off";
defparam \Add1~86 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N33
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( !\rst_cnt[1]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~86_cout  ))
// \Add1~18  = CARRY(( !\rst_cnt[1]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~86_cout  ))

	.dataa(!\rst_cnt[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h000000000000AAAA;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N3
cyclonev_lcell_comb \rst_cnt[1]~5 (
// Equation(s):
// \rst_cnt[1]~5_combout  = ( !\Add1~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[1]~5 .extended_lut = "off";
defparam \rst_cnt[1]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N5
dffeas \rst_cnt[1]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[1]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \rst_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N36
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( !\rst_cnt[2]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( !\rst_cnt[2]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_cnt[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N0
cyclonev_lcell_comb \rst_cnt[2]~4 (
// Equation(s):
// \rst_cnt[2]~4_combout  = !\Add1~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[2]~4 .extended_lut = "off";
defparam \rst_cnt[2]~4 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \rst_cnt[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N2
dffeas \rst_cnt[2]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[2]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \rst_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N39
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( !rst_cnt[3] ) + ( VCC ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( !rst_cnt[3] ) + ( VCC ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rst_cnt[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N45
cyclonev_lcell_comb \rst_cnt[3]~3 (
// Equation(s):
// \rst_cnt[3]~3_combout  = ( !\Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[3]~3 .extended_lut = "off";
defparam \rst_cnt[3]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N46
dffeas \rst_cnt[3] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[3] .is_wysiwyg = "true";
defparam \rst_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N42
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( !rst_cnt[4] ) + ( VCC ) + ( \Add1~10  ))
// \Add1~42  = CARRY(( !rst_cnt[4] ) + ( VCC ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rst_cnt[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N18
cyclonev_lcell_comb \rst_cnt[4]~11 (
// Equation(s):
// \rst_cnt[4]~11_combout  = ( !\Add1~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[4]~11 .extended_lut = "off";
defparam \rst_cnt[4]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N20
dffeas \rst_cnt[4] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[4]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[4] .is_wysiwyg = "true";
defparam \rst_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N45
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( !\rst_cnt[5]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( !\rst_cnt[5]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_cnt[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N6
cyclonev_lcell_comb \rst_cnt[5]~10 (
// Equation(s):
// \rst_cnt[5]~10_combout  = !\Add1~37_sumout 

	.dataa(gnd),
	.datab(!\Add1~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[5]~10 .extended_lut = "off";
defparam \rst_cnt[5]~10 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \rst_cnt[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N8
dffeas \rst_cnt[5]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[5]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_cnt[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[5]~DUPLICATE .is_wysiwyg = "true";
defparam \rst_cnt[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N48
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( !rst_cnt[6] ) + ( VCC ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( !rst_cnt[6] ) + ( VCC ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!rst_cnt[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h000000000000CCCC;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N15
cyclonev_lcell_comb \rst_cnt[6]~9 (
// Equation(s):
// \rst_cnt[6]~9_combout  = ( !\Add1~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[6]~9 .extended_lut = "off";
defparam \rst_cnt[6]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N17
dffeas \rst_cnt[6] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[6]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[6] .is_wysiwyg = "true";
defparam \rst_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N51
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( !rst_cnt[7] ) + ( VCC ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( !rst_cnt[7] ) + ( VCC ) + ( \Add1~34  ))

	.dataa(!rst_cnt[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h000000000000AAAA;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N21
cyclonev_lcell_comb \rst_cnt[7]~8 (
// Equation(s):
// \rst_cnt[7]~8_combout  = ( !\Add1~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[7]~8 .extended_lut = "off";
defparam \rst_cnt[7]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N23
dffeas \rst_cnt[7] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[7]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[7] .is_wysiwyg = "true";
defparam \rst_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N54
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( !rst_cnt[8] ) + ( VCC ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( !rst_cnt[8] ) + ( VCC ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!rst_cnt[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h000000000000CCCC;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N12
cyclonev_lcell_comb \rst_cnt[8]~7 (
// Equation(s):
// \rst_cnt[8]~7_combout  = !\Add1~25_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[8]~7 .extended_lut = "off";
defparam \rst_cnt[8]~7 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \rst_cnt[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N14
dffeas \rst_cnt[8] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[8]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[8] .is_wysiwyg = "true";
defparam \rst_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N57
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( !rst_cnt[9] ) + ( VCC ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( !rst_cnt[9] ) + ( VCC ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rst_cnt[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N9
cyclonev_lcell_comb \rst_cnt[9]~6 (
// Equation(s):
// \rst_cnt[9]~6_combout  = !\Add1~21_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[9]~6 .extended_lut = "off";
defparam \rst_cnt[9]~6 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \rst_cnt[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N11
dffeas \rst_cnt[9] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[9]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[9] .is_wysiwyg = "true";
defparam \rst_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N0
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !rst_cnt[10] ) + ( VCC ) + ( \Add1~22  ))
// \Add1~6  = CARRY(( !rst_cnt[10] ) + ( VCC ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rst_cnt[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N9
cyclonev_lcell_comb \rst_cnt[10]~2 (
// Equation(s):
// \rst_cnt[10]~2_combout  = ( !\Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[10]~2 .extended_lut = "off";
defparam \rst_cnt[10]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N11
dffeas \rst_cnt[10] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[10]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[10] .is_wysiwyg = "true";
defparam \rst_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N3
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( !rst_cnt[11] ) + ( VCC ) + ( \Add1~6  ))
// \Add1~82  = CARRY(( !rst_cnt[11] ) + ( VCC ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rst_cnt[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N57
cyclonev_lcell_comb \rst_cnt[11]~21 (
// Equation(s):
// \rst_cnt[11]~21_combout  = !\Add1~81_sumout 

	.dataa(!\Add1~81_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[11]~21 .extended_lut = "off";
defparam \rst_cnt[11]~21 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \rst_cnt[11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N59
dffeas \rst_cnt[11] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[11]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[11] .is_wysiwyg = "true";
defparam \rst_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N6
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( !rst_cnt[12] ) + ( VCC ) + ( \Add1~82  ))
// \Add1~78  = CARRY(( !rst_cnt[12] ) + ( VCC ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rst_cnt[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N54
cyclonev_lcell_comb \rst_cnt[12]~20 (
// Equation(s):
// \rst_cnt[12]~20_combout  = ( !\Add1~77_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[12]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[12]~20 .extended_lut = "off";
defparam \rst_cnt[12]~20 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[12]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N56
dffeas \rst_cnt[12] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[12]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[12] .is_wysiwyg = "true";
defparam \rst_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N9
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( !rst_cnt[13] ) + ( VCC ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( !rst_cnt[13] ) + ( VCC ) + ( \Add1~78  ))

	.dataa(!rst_cnt[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h000000000000AAAA;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N51
cyclonev_lcell_comb \rst_cnt[13]~19 (
// Equation(s):
// \rst_cnt[13]~19_combout  = ( !\Add1~73_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[13]~19 .extended_lut = "off";
defparam \rst_cnt[13]~19 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N53
dffeas \rst_cnt[13] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[13]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[13] .is_wysiwyg = "true";
defparam \rst_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N12
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( !rst_cnt[14] ) + ( VCC ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( !rst_cnt[14] ) + ( VCC ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(!rst_cnt[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h000000000000CCCC;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N45
cyclonev_lcell_comb \rst_cnt[14]~18 (
// Equation(s):
// \rst_cnt[14]~18_combout  = ( !\Add1~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[14]~18 .extended_lut = "off";
defparam \rst_cnt[14]~18 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[14]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N47
dffeas \rst_cnt[14] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[14]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[14] .is_wysiwyg = "true";
defparam \rst_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N15
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( !rst_cnt[15] ) + ( VCC ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( !rst_cnt[15] ) + ( VCC ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rst_cnt[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N42
cyclonev_lcell_comb \rst_cnt[15]~17 (
// Equation(s):
// \rst_cnt[15]~17_combout  = ( !\Add1~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[15]~17 .extended_lut = "off";
defparam \rst_cnt[15]~17 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N44
dffeas \rst_cnt[15] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[15]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[15] .is_wysiwyg = "true";
defparam \rst_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N18
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( !rst_cnt[16] ) + ( VCC ) + ( \Add1~66  ))
// \Add1~2  = CARRY(( !rst_cnt[16] ) + ( VCC ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rst_cnt[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N3
cyclonev_lcell_comb \rst_cnt[16]~1 (
// Equation(s):
// \rst_cnt[16]~1_combout  = ( !\Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[16]~1 .extended_lut = "off";
defparam \rst_cnt[16]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N5
dffeas \rst_cnt[16] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[16]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[16] .is_wysiwyg = "true";
defparam \rst_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N7
dffeas \rst_cnt[5] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[5]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[5] .is_wysiwyg = "true";
defparam \rst_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N24
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( rst_cnt[7] & ( rst_cnt[9] & ( (rst_cnt[5] & (rst_cnt[8] & (rst_cnt[4] & rst_cnt[6]))) ) ) )

	.dataa(!rst_cnt[5]),
	.datab(!rst_cnt[8]),
	.datac(!rst_cnt[4]),
	.datad(!rst_cnt[6]),
	.datae(!rst_cnt[7]),
	.dataf(!rst_cnt[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0000000000000001;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N41
dffeas \rst_cnt[17]~DUPLICATE (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[17]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_cnt[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[17]~DUPLICATE .is_wysiwyg = "true";
defparam \rst_cnt[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N21
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( !\rst_cnt[17]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~2  ))
// \Add1~62  = CARRY(( !\rst_cnt[17]~DUPLICATE_q  ) + ( VCC ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_cnt[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N39
cyclonev_lcell_comb \rst_cnt[17]~16 (
// Equation(s):
// \rst_cnt[17]~16_combout  = !\Add1~61_sumout 

	.dataa(!\Add1~61_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[17]~16 .extended_lut = "off";
defparam \rst_cnt[17]~16 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \rst_cnt[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N40
dffeas \rst_cnt[17] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[17]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[17] .is_wysiwyg = "true";
defparam \rst_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N24
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( !rst_cnt[18] ) + ( VCC ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( !rst_cnt[18] ) + ( VCC ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(!rst_cnt[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h000000000000CCCC;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N57
cyclonev_lcell_comb \rst_cnt[18]~15 (
// Equation(s):
// \rst_cnt[18]~15_combout  = ( !\Add1~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[18]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[18]~15 .extended_lut = "off";
defparam \rst_cnt[18]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[18]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N59
dffeas \rst_cnt[18] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[18]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[18] .is_wysiwyg = "true";
defparam \rst_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N27
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( !rst_cnt[19] ) + ( VCC ) + ( \Add1~58  ))
// \Add1~54  = CARRY(( !rst_cnt[19] ) + ( VCC ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rst_cnt[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N54
cyclonev_lcell_comb \rst_cnt[19]~14 (
// Equation(s):
// \rst_cnt[19]~14_combout  = !\Add1~53_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[19]~14 .extended_lut = "off";
defparam \rst_cnt[19]~14 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \rst_cnt[19]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N56
dffeas \rst_cnt[19] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[19]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[19]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[19] .is_wysiwyg = "true";
defparam \rst_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N30
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( !rst_cnt[20] ) + ( VCC ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( !rst_cnt[20] ) + ( VCC ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(!rst_cnt[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h000000000000CCCC;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N42
cyclonev_lcell_comb \rst_cnt[20]~13 (
// Equation(s):
// \rst_cnt[20]~13_combout  = ( !\Add1~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[20]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[20]~13 .extended_lut = "off";
defparam \rst_cnt[20]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[20]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N44
dffeas \rst_cnt[20] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[20]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[20]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[20] .is_wysiwyg = "true";
defparam \rst_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N33
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( !rst_cnt[21] ) + ( VCC ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rst_cnt[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N36
cyclonev_lcell_comb \rst_cnt[21]~12 (
// Equation(s):
// \rst_cnt[21]~12_combout  = ( !\Add1~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_cnt[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_cnt[21]~12 .extended_lut = "off";
defparam \rst_cnt[21]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_cnt[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N37
dffeas \rst_cnt[21] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[21]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[21]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[21] .is_wysiwyg = "true";
defparam \rst_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N0
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( rst_cnt[21] & ( (rst_cnt[17] & (rst_cnt[18] & (rst_cnt[20] & rst_cnt[19]))) ) )

	.dataa(!rst_cnt[17]),
	.datab(!rst_cnt[18]),
	.datac(!rst_cnt[20]),
	.datad(!rst_cnt[19]),
	.datae(gnd),
	.dataf(!rst_cnt[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0000000000010001;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N4
dffeas \rst_cnt[1] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[1]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[1] .is_wysiwyg = "true";
defparam \rst_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N1
dffeas \rst_cnt[2] (
	.clk(\clk_50~inputCLKENA0_outclk ),
	.d(\rst_cnt[2]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[2] .is_wysiwyg = "true";
defparam \rst_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N6
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( rst_cnt[2] & ( (rst_cnt[0] & (rst_cnt[1] & rst_cnt[3])) ) )

	.dataa(gnd),
	.datab(!rst_cnt[0]),
	.datac(!rst_cnt[1]),
	.datad(!rst_cnt[3]),
	.datae(gnd),
	.dataf(!rst_cnt[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000000000030003;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N48
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( rst_cnt[15] & ( (rst_cnt[13] & (rst_cnt[11] & (rst_cnt[12] & rst_cnt[14]))) ) )

	.dataa(!rst_cnt[13]),
	.datab(!rst_cnt[11]),
	.datac(!rst_cnt[12]),
	.datad(!rst_cnt[14]),
	.datae(gnd),
	.dataf(!rst_cnt[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h0000000000010001;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N30
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( \Equal1~3_combout  & ( rst_cnt[10] & ( (!rst_cnt[16]) # ((!\Equal1~1_combout ) # ((!\Equal1~2_combout ) # (!\Equal1~0_combout ))) ) ) ) # ( !\Equal1~3_combout  & ( rst_cnt[10] ) ) # ( \Equal1~3_combout  & ( !rst_cnt[10] ) ) # ( 
// !\Equal1~3_combout  & ( !rst_cnt[10] ) )

	.dataa(!rst_cnt[16]),
	.datab(!\Equal1~1_combout ),
	.datac(!\Equal1~2_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\Equal1~3_combout ),
	.dataf(!rst_cnt[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y62_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
