// Seed: 1848143873
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  ;
  parameter id_4 = 1;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input wire id_9,
    output uwire id_10,
    output wand id_11,
    input wor id_12,
    input uwire id_13,
    input tri id_14,
    output supply1 id_15,
    input wand id_16,
    input supply0 id_17,
    output wire id_18,
    input wor id_19,
    output wire id_20,
    input tri id_21,
    input supply1 id_22,
    input wand id_23,
    input tri0 id_24,
    input tri1 id_25,
    input tri1 id_26,
    output tri0 id_27,
    input tri id_28,
    input tri id_29,
    input wire id_30,
    input wire id_31,
    input wand id_32
    , id_45,
    input wand id_33,
    input wand id_34,
    output logic id_35,
    input supply0 id_36,
    input wire id_37,
    input supply1 id_38,
    input wor id_39,
    input wire id_40,
    input tri0 id_41,
    input wand id_42,
    input wand id_43
);
  assign id_15 = -1'b0;
  assign id_11 = 1;
  logic id_46;
  wire  id_47;
  localparam id_48 = 1;
  initial begin : LABEL_0
    id_35 <= -1;
  end
  wire id_49;
  module_0 modCall_1 (
      id_45,
      id_48
  );
  for (id_50 = 1'b0 - 1; -1; id_35 = id_26) begin : LABEL_1
    wire id_51;
  end
endmodule
