
                                    ZeBu (R)
                                  zTargetTools

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zTargetTools zTargetTools.tcl 

# start time is Wed May 14 18:51:22 2025




# Build Date : May  7 2024 - 21:33:47
# ---------------------------System Context--------------------------- 
# Cpu        2 x bogomips - 4560.56 AMD EPYC 9754 128-Core Processor
#            Load: 1.09 0.74 0.70 4/968 1228160
#            Hostname: us01odcvde23280   OS: Linux 4.18.0-553.34.1.el8_10.x86_64
# Memory     Total: 15757 MB Free: 2374 MB
#            Swap space: 4094 MB Free Swap space: 4064 MB
#            VmSize: 92 MB VmPeak: 92 MB
# Disk Space Total: 5000 GB Available: 553 GB Used: 4447 GB
#            Free inodes: 11751051
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            8388608              unlimited            bytes     
# -------------------------------------------------------------------- 


#   step ENV.VAR : LM_LICENSE_FILE=26585@us01genlic:26585@us01snpslmd1
#   step ENV.VAR : SNPSLMD_LICENSE_FILE=26585@us01genlic:26585@us01snpslmd1
#   step ENV.VAR : VCS_HOME=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64
#   step ENV.VAR : VERDI_HOME=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10
#   step ENV.VAR : ZEBU_ACTIVATE_EMU_QUEUE=TRUE
#   step ENV.VAR : ZEBU_DEBUG_DYN_GRAPH_LOADING=1
#   step ENV.VAR : ZEBU_DEBUG_USE_AUTO_ZXF=1
#   step ENV.VAR : ZEBU_DEBUG_USE_DFS=1
#   step ENV.VAR : ZEBU_DEBUG_USE_SIMZILLA=1
#   step ENV.VAR : ZEBU_DRIVER_PATH=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/drivers
#   step ENV.VAR : ZEBU_ENABLE_DDR_DMA=true
#   step ENV.VAR : ZEBU_ENABLE_NEW_ZTDB_RB=1
#   step ENV.VAR : ZEBU_IP_ROOT=/global/apps/zebu_vs_2023.03-SP1/
#   step ENV.VAR : ZEBU_ROOT=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
#   step ENV.VAR : ZEBU_SA_ROOT=/remote/vginterfaces1/zebu_sa/ZebuSaRoot_Q-2020.03
#   step ENV.VAR : ZEBU_SERIALIZED_ZFPGATIMING_BACK_ANNOTATION=1
#   step ENV.VAR : ZEBU_SIMZILLA_VIRTUAL_SLICING=1
#   step ENV.VAR : ZEBU_SYSTEM_DIR=/remote/vginterfaces1/zebu_system_dir/CONFIG.TD/ZSE/zs5_4s.zs_0170
#   step ENV.VAR : ZEBU_XIL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/ise/ISE_DS
#   step ENV.VAR : ZEBU_XIL_VIVADO=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado/
#   step ENV.VAR : ZEBU_XIL_VIVADO_FRACTAL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_fractal/
#   step ENV.VAR : ZEBU_XIL_VIVADO_P2=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p2/
#   step ENV.VAR : ZEBU_XIL_VIVADO_P4=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/
set_backend_target default /remote/vginterfaces1/zebu_system_dir/CONFIG.TD/ZSE/zs5_4s.zs_0170/config/zse_configuration.tcl 0
set_filling_rate virtex5 low reg=50 lut=47 bram=70 dsp=40 ramlut=40 fwcip=80 fwc=40 qiwc=100
set_filling_rate virtex5 default reg=55 lut=52 bram=80 dsp=50 ramlut=40 fwcip=80 fwc=63 qiwc=100
set_filling_rate virtex5 high reg=65 lut=57 bram=90 dsp=90 ramlut=70 fwcip=80 fwc=94 qiwc=100
set_filling_rate virtex5 gtl_low reg=60 lut=57 bram=70 dsp=40 ramlut=40 fwcip=80 fwc=40 qiwc=100
set_filling_rate virtex5 gtl_default reg=65 lut=62 bram=80 dsp=50 ramlut=40 fwcip=80 fwc=63 qiwc=100
set_filling_rate virtex5 gtl_high reg=75 lut=67 bram=90 dsp=90 ramlut=70 fwcip=80 fwc=94 qiwc=100
set_filling_rate virtex6 low reg=15 lut=40 bram=70 dsp=40 ramlut=40 fwcip=80 fwc=20 qiwc=100
set_filling_rate virtex6 default reg=22 lut=50 bram=80 dsp=50 ramlut=40 fwcip=80 fwc=31 qiwc=100
set_filling_rate virtex6 high reg=23 lut=55 bram=90 dsp=90 ramlut=55 fwcip=80 fwc=47 qiwc=100
set_filling_rate virtex6 gtl_low reg=25 lut=50 bram=70 dsp=40 ramlut=40 fwcip=80 fwc=20 qiwc=100
set_filling_rate virtex6 gtl_default reg=32 lut=60 bram=80 dsp=50 ramlut=40 fwcip=80 fwc=31 qiwc=100
set_filling_rate virtex6 gtl_high reg=33 lut=65 bram=90 dsp=90 ramlut=55 fwcip=80 fwc=47 qiwc=100
set_filling_rate virtex7 low reg=15 lut=40 bram=50 dsp=40 ramlut=40 fwcip=80 fwc=10 qiwc=30
set_filling_rate virtex7 default reg=22 lut=50 bram=50 dsp=50 ramlut=40 fwcip=80 fwc=18 qiwc=40
set_filling_rate virtex7 high reg=30 lut=55 bram=90 dsp=90 ramlut=55 fwcip=80 fwc=25 qiwc=50
set_filling_rate virtex7 gtl_low reg=25 lut=50 bram=50 dsp=40 ramlut=40 fwcip=80 fwc=10 qiwc=30
set_filling_rate virtex7 gtl_default reg=32 lut=60 bram=50 dsp=50 ramlut=40 fwcip=80 fwc=18 qiwc=40
set_filling_rate virtex7 gtl_high reg=40 lut=65 bram=90 dsp=90 ramlut=55 fwcip=80 fwc=25 qiwc=50
set_filling_rate virtex8 low reg=15 lut=40 bram=50 dsp=40 ramlut=25 fwcip=80 fwc=10 qiwc=30
set_filling_rate virtex8 default reg=22 lut=50 bram=60 dsp=60 ramlut=25 fwcip=80 fwc=18 qiwc=40
set_filling_rate virtex8 high reg=30 lut=55 bram=90 dsp=90 ramlut=30 fwcip=80 fwc=25 qiwc=50
set_filling_rate virtex8 gtl_low reg=25 lut=50 bram=50 dsp=40 ramlut=25 fwcip=80 fwc=10 qiwc=30
set_filling_rate virtex8 gtl_default reg=32 lut=60 bram=60 dsp=60 ramlut=25 fwcip=80 fwc=18 qiwc=40
set_filling_rate virtex8 gtl_high reg=40 lut=65 bram=90 dsp=90 ramlut=30 fwcip=80 fwc=25 qiwc=50
set_filling_rate vu19p low reg=15 lut=40 bram=50 dsp=40 ramlut=25 fwcip=80 fwc=15 qiwc=50 uram=30
set_filling_rate vu19p default reg=22 lut=50 bram=60 dsp=60 ramlut=25 fwcip=80 fwc=30 qiwc=60 uram=40
set_filling_rate vu19p high reg=30 lut=55 bram=90 dsp=90 ramlut=30 fwcip=80 fwc=35 qiwc=70 uram=60
set_filling_rate vu19p gtl_low reg=25 lut=50 bram=50 dsp=40 ramlut=25 fwcip=80 fwc=15 qiwc=50 uram=30
set_filling_rate vu19p gtl_default reg=32 lut=60 bram=60 dsp=60 ramlut=25 fwcip=80 fwc=30 qiwc=60 uram=40
set_filling_rate vu19p gtl_high reg=40 lut=65 bram=90 dsp=90 ramlut=30 fwcip=80 fwc=35 qiwc=70 uram=60
set_filling_rate stratix10 low reg=15 lut=40 bram=50 dsp=40 ramlut=40 fwcip=80 fwc=10 qiwc=30
set_filling_rate stratix10 default reg=22 lut=50 bram=60 dsp=60 ramlut=40 fwcip=80 fwc=18 qiwc=40
set_filling_rate stratix10 high reg=30 lut=55 bram=95 dsp=95 ramlut=55 fwcip=80 fwc=25 qiwc=50
set_filling_rate stratix10 gtl_low reg=25 lut=50 bram=50 dsp=40 ramlut=40 fwcip=80 fwc=10 qiwc=30
set_filling_rate stratix10 gtl_default reg=32 lut=60 bram=60 dsp=60 ramlut=40 fwcip=80 fwc=18 qiwc=40
set_filling_rate stratix10 gtl_high reg=40 lut=65 bram=95 dsp=95 ramlut=55 fwcip=80 fwc=25 qiwc=50
set_disk_space virtex5 -ctype cstg 302
set_disk_space virtex6 -ctype cstg 302
set_disk_space virtex7 -ctype cstg 302
set_disk_space virtex8 -ctype cstg 302
set_disk_space vu19p -ctype cstg 302
set_disk_space stratix10 -ctype cstg 302
set_disk_space virtex5 -ctype csts 1.04
set_disk_space virtex6 -ctype csts 1.04
set_disk_space virtex7 -ctype csts 1.04
set_disk_space virtex8 -ctype csts 1.04
set_disk_space vu19p -ctype csts 1.04
set_disk_space stratix10 -ctype csts 1.04
set_disk_space virtex5 -ctype cstb 229
set_disk_space virtex6 -ctype cstb 229
set_disk_space virtex7 -ctype cstb 229
set_disk_space virtex8 -ctype cstb 229
set_disk_space vu19p -ctype cstb 229
set_disk_space stratix10 -ctype cstb 229
set_disk_space virtex5 -ctype cstc 164
set_disk_space virtex6 -ctype cstc 164
set_disk_space virtex7 -ctype cstc 164
set_disk_space virtex8 -ctype cstc 164
set_disk_space vu19p -ctype cstc 164
set_disk_space stratix10 -ctype cstc 164
set_disk_space virtex5 -ctype cstx 156.7
set_disk_space virtex6 -ctype cstx 156.7
set_disk_space virtex7 -ctype cstx 156.7
set_disk_space virtex8 -ctype cstx 156.7
set_disk_space vu19p -ctype cstx 156.7
set_disk_space stratix10 -ctype cstx 156.7
set_disk_space virtex5 -ctype cste 400
set_disk_space virtex6 -ctype cste 400
set_disk_space virtex7 -ctype cste 400
set_disk_space virtex8 -ctype cste 400
set_disk_space vu19p -ctype cste 400
set_disk_space stratix10 -ctype cste 400
set_disk_space virtex5 -ctype cstv 517
set_disk_space virtex6 -ctype cstv 517
set_disk_space virtex7 -ctype cstv 517
set_disk_space virtex8 -ctype cstv 517
set_disk_space vu19p -ctype cstv 517
set_disk_space stratix10 -ctype cstv 517
set_resource_max virtex5 bram=172 ramlut=5184
set_resource_max virtex6 bram=359 ramlut=13248
set_resource_max virtex7 bram=645 ramlut=34480
set_resource_max virtex8 bram=645 ramlut=34480
set_resource_max vu19p bram=540 ramlut=34480 uram=80
set_resource_max stratix10 bram=645 ramlut=34480
System quiet 
System quiet 
Component new XC5V330 
Component set XC5V330.type PROGRAMMABLE 
Component set XC5V330.usetype DESIGN 
Component set XC5V330.part 5vlx330-1-ff1760 
Component set XC5V330.die 1 
Component new XC5V110 
Component set XC5V110.type PROGRAMMABLE 
Component set XC5V110.usetype DESIGN 
Component set XC5V110.part 5vlx110-1-ff1760 
Component set XC5V110.die 1 
Component new XC5V330_IF 
Component set XC5V330_IF.type PROGRAMMABLE 
Component set XC5V330_IF.usetype IF 
Component set XC5V330_IF.part 5vlx330-1-ff1760 
Component set XC5V330_IF.die 1 
Component new XC5V110_IF 
Component set XC5V110_IF.type PROGRAMMABLE 
Component set XC5V110_IF.usetype IF 
Component set XC5V110_IF.part 5vlx110-1-ff1760 
Component set XC5V110_IF.die 1 
Component new XC6V760 
Component set XC6V760.type PROGRAMMABLE 
Component set XC6V760.usetype DESIGN 
Component set XC6V760.part 6vlx760-1-ff1760 
Component set XC6V760.die 1 
Component new XC6V760_IF 
Component set XC6V760_IF.type PROGRAMMABLE 
Component set XC6V760_IF.usetype IF 
Component set XC6V760_IF.part 6vlx760-1-ff1760 
Component set XC6V760_IF.die 1 
Component new XC6V550 
Component set XC6V550.type PROGRAMMABLE 
Component set XC6V550.usetype DESIGN 
Component set XC6V550.part 6vlx550t-1-ff1760 
Component set XC6V550.die 1 
Component new XC6V550_IF 
Component set XC6V550_IF.type PROGRAMMABLE 
Component set XC6V550_IF.usetype IF 
Component set XC6V550_IF.part 6vlx550t-1-ff1760 
Component set XC6V550_IF.die 1 
Component new XC7V2000 
Component set XC7V2000.type PROGRAMMABLE 
Component set XC7V2000.usetype DESIGN 
Component set XC7V2000.part 7vlx2000tff1925 
Component set XC7V2000.die 1 
Component new XC7V2000_DIE 
Component set XC7V2000_DIE.type PROGRAMMABLE 
Component set XC7V2000_DIE.usetype DESIGN 
Component set XC7V2000_DIE.part 7vlx2000tff1925:die 
Component set XC7V2000_DIE.die 4 
Component new XC7V2000_IF 
Component set XC7V2000_IF.type PROGRAMMABLE 
Component set XC7V2000_IF.usetype IF 
Component set XC7V2000_IF.part 7vlx2000tff1925 
Component set XC7V2000_IF.die 1 
Component new XCVU440 
Component set XCVU440.type PROGRAMMABLE 
Component set XCVU440.usetype DESIGN 
Component set XCVU440.part xcvu440flva2892 
Component set XCVU440.die 1 
Component new XCVU440_DIE 
Component set XCVU440_DIE.type PROGRAMMABLE 
Component set XCVU440_DIE.usetype DESIGN 
Component set XCVU440_DIE.part xcvu440flva2892:die 
Component set XCVU440_DIE.die 3 
Component new XCVU440_IF 
Component set XCVU440_IF.type PROGRAMMABLE 
Component set XCVU440_IF.usetype IF 
Component set XCVU440_IF.part xcvu440flva2892 
Component new M21605 
Component set M21605.type PROGRAMMABLE 
Component set M21605.usetype HUBCOMP 
Component set M21605.part MACOM21605 
Component new M23170 
Component set M23170.type PROGRAMMABLE 
Component set M23170.usetype HUBCOMP 
Component set M23170.part MACOM23170 
Component new VU19P 
Component set VU19P.type PROGRAMMABLE 
Component set VU19P.usetype DESIGN 
Component set VU19P.part xcvu19p-fsva3824-1-e 
Component set VU19P.die 1 
Component new VU3P 
Component set VU3P.type PROGRAMMABLE 
Component set VU3P.usetype DESIGN 
Component set VU3P.part xcvu3p-ffvc1517-1-e 
Component set VU3P.die 1 
Component new S10_280 
Component set S10_280.type PROGRAMMABLE 
Component set S10_280.usetype DESIGN 
Component set S10_280.part 1sg280lh2f55i2vg 
Component new S10_10M_DIE 
Component set S10_10M_DIE.type PROGRAMMABLE 
Component set S10_10M_DIE.usetype DESIGN 
Component set S10_10M_DIE.part 1sg10m_u1 
Component set S10_10M_DIE.die 1 
Component new S10_10MS1_DIE_U1 
Component set S10_10MS1_DIE_U1.type PROGRAMMABLE 
Component set S10_10MS1_DIE_U1.usetype DESIGN 
Component set S10_10MS1_DIE_U1.part 1SG10MHN3F74C2LGS1_U1 
Component set S10_10MS1_DIE_U1.die 1 
Component new S10_10MS1_DIE_U2 
Component set S10_10MS1_DIE_U2.type PROGRAMMABLE 
Component set S10_10MS1_DIE_U2.usetype DESIGN 
Component set S10_10MS1_DIE_U2.part 1SG10MHN3F74C2LGS1_U2 
Component set S10_10MS1_DIE_U2.die 1 
Component new S10_10MS2_DIE_U1 
Component set S10_10MS2_DIE_U1.type PROGRAMMABLE 
Component set S10_10MS2_DIE_U1.usetype DESIGN 
Component set S10_10MS2_DIE_U1.part 1SG10MHN3F74C2LGS2_U1 
Component set S10_10MS2_DIE_U1.die 1 
Component new S10_10MS2_DIE_U2 
Component set S10_10MS2_DIE_U2.type PROGRAMMABLE 
Component set S10_10MS2_DIE_U2.usetype DESIGN 
Component set S10_10MS2_DIE_U2.part 1SG10MHN3F74C2LGS2_U2 
Component set S10_10MS2_DIE_U2.die 1 
Component new S10_10MPROD_DIE_U1 
Component set S10_10MPROD_DIE_U1.type PROGRAMMABLE 
Component set S10_10MPROD_DIE_U1.usetype DESIGN 
Component set S10_10MPROD_DIE_U1.part 1SG10MHN3F74C2LG_U1 
Component set S10_10MPROD_DIE_U1.die 1 
Component new S10_10MPROD_DIE_U2 
Component set S10_10MPROD_DIE_U2.type PROGRAMMABLE 
Component set S10_10MPROD_DIE_U2.usetype DESIGN 
Component set S10_10MPROD_DIE_U2.part 1SG10MHN3F74C2LG_U2 
Component set S10_10MPROD_DIE_U2.die 1 
Component new S10_10M_DIE_U1 
Component set S10_10M_DIE_U1.type PROGRAMMABLE 
Component set S10_10M_DIE_U1.usetype DESIGN 
Component set S10_10M_DIE_U1.part ND7M_PART1_U1 
Component set S10_10M_DIE_U1.die 1 
Component new S10_10M_DIE_U2 
Component set S10_10M_DIE_U2.type PROGRAMMABLE 
Component set S10_10M_DIE_U2.usetype DESIGN 
Component set S10_10M_DIE_U2.part ND7M_PART1_U2 
Component set S10_10M_DIE_U2.die 1 
Component new S10_10MF_DIE_U1 
Component set S10_10MF_DIE_U1.type PROGRAMMABLE 
Component set S10_10MF_DIE_U1.usetype DESIGN 
Component set S10_10MF_DIE_U1.part ND7MF_PART_LEFT 
Component set S10_10MF_DIE_U1.die 1 
Component new S10_10MF_DIE_U2 
Component set S10_10MF_DIE_U2.type PROGRAMMABLE 
Component set S10_10MF_DIE_U2.usetype DESIGN 
Component set S10_10MF_DIE_U2.part ND7MF_PART_RIGHT 
Component set S10_10MF_DIE_U2.die 1 
Component new ZSE_ICE_CONNECTOR 
Component set ZSE_ICE_CONNECTOR.type MACRO 
Component set ZSE_ICE_CONNECTOR.part SMC_Q_50 
Component set ZSE_ICE_CONNECTOR.class DIRECT_ICE 
Component new ZSE_ZALTA_CONNECTOR 
Component set ZSE_ZALTA_CONNECTOR.type MACRO 
Component set ZSE_ZALTA_CONNECTOR.part SMC_Q_50 
Component set ZSE_ZALTA_CONNECTOR.class DIRECT_ICE 
System quiet 
Target new zebu 
Target set zebu.netlist /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/edifs/zs5_bp_4s_v1.edf.gz 
Target set zebu.top zs5_bp_4s_v1 
Target set zebu.product zs5 
Target set zebu.zparfwlib zs5_hw_zPar.edf.gz 
Target set zebu.zpargtlib zs5_hw_zPar_gt_gp.edf.gz 
Target set zebu.lancefwlib anaconda_hw_fx_pal.edf.gz 
Target set zebu.zrmfwlib zs5_hw_zrm.edf.gz 
Target set zebu.zfwfwlib zse_hw_zFW.edf.gz 
Target set zebu.clocklib zs5_hw_ts_clock.edf.gz 
Target set zebu.xtorfwlib zs5_hw_zXtor.edf.gz 
Target set zebu.zicefwlib zs5_hw_ice.edf.gz 
Target set zebu.rbipfwlib zs5_hw_rbip.edf.gz 
Target set zebu.smartzicefwlib zs5_hw_smartzice.edf.gz 
Target set zebu.mbname zs5_bp_4s_v1 
Target set zebu.id ZS5_4S 
Target set zebu.sysclock 0 mclk:min=25MHz,max=100MHz,def=50MHz 
Target set zebu.sysclock 1 xclk:min=400MHz,max=1000MHz,def=1000MHz 
Target set zebu.sysclock 2 pclk:min=1MHz,max=50MHz,def=10MHz 
Target set zebu.frequency 1000 
Target set zebu.trace off 
System quiet 
Module new zs5_vup_12c_19_v2 
Module set zs5_vup_12c_19_v2.netlist /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/edifs/zs5_vup_12c_19_v2.edf.gz 
Module set zs5_vup_12c_19_v2.serigraphy /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/configs/zs5_vup_12c_19_serigraphy_v2.tcl 
Module set zs5_vup_12c_19_v2.top zs5_vup_12c_19_v2 
Module set zs5_vup_12c_19_v2.type zse_module 
Module set zs5_vup_12c_19_v2.fwlibname zs5_xcvup_12c_19_v2 
Module set zs5_vup_12c_19_v2.id ZS5_VU19P_12C 
Module set zs5_vup_12c_19_v2.bufg 6 20 
Component new F00_VUP_12C_19_V1 
Component set F00_VUP_12C_19_V1.type VU19P 
Component set F00_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F00_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 0 F00_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 0 64x256 dram 0 0 
Component new F01_VUP_12C_19_V1 
Component set F01_VUP_12C_19_V1.type VU19P 
Component set F01_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F01_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 1 F01_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 1 128x1024 dram 0 1 
Component new F02_VUP_12C_19_V1 
Component set F02_VUP_12C_19_V1.type VU19P 
Component set F02_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F02_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 2 F02_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 2 64x256 dram 0 2 
Component new F03_VUP_12C_19_V1 
Component set F03_VUP_12C_19_V1.type VU19P 
Component set F03_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F03_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 3 F03_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 3 64x256 dram 0 3 
Component new F04_VUP_12C_19_V1 
Component set F04_VUP_12C_19_V1.type VU19P 
Component set F04_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F04_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 4 F04_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 4 128x1024 dram 0 4 
Component new F05_VUP_12C_19_V1 
Component set F05_VUP_12C_19_V1.type VU19P 
Component set F05_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F05_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 5 F05_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 5 64x256 dram 0 5 
Component new F06_VUP_12C_19_V1 
Component set F06_VUP_12C_19_V1.type VU19P 
Component set F06_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F06_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 6 F06_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 6 64x256 dram 0 6 
Component new F07_VUP_12C_19_V1 
Component set F07_VUP_12C_19_V1.type VU19P 
Component set F07_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F07_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 7 F07_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 7 128x1024 dram 0 7 
Component new F08_VUP_12C_19_V1 
Component set F08_VUP_12C_19_V1.type VU19P 
Component set F08_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F08_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 8 F08_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 8 64x256 dram 0 8 
Component new F09_VUP_12C_19_V1 
Component set F09_VUP_12C_19_V1.type VU19P 
Component set F09_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F09_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 9 F09_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 9 64x256 dram 0 9 
Component new F10_VUP_12C_19_V1 
Component set F10_VUP_12C_19_V1.type VU19P 
Component set F10_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F10_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 10 F10_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 10 128x1024 dram 0 10 
Component new F11_VUP_12C_19_V1 
Component set F11_VUP_12C_19_V1.type VU19P 
Component set F11_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F11_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 11 F11_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 11 64x256 dram 0 11 
Target set zebu.wapfwlib zs5_hw_fx_paw.edf.gz 
Target set zebu.wapfwlib4m zs5_hw_fx_paw_4m.edf.gz 
Target set zebu.module 0 U0.M0 zs5_vup_12c_19_v2  0195 
Target set zebu.module 1 U0.M1 zs5_vup_12c_19_v2  0074 
Target set zebu.module 2 U0.M2 zs5_vup_12c_19_v2  0343 
Target set zebu.module 3 U0.M3 zs5_vup_12c_19_v2  0579 
#   step TARGET INFO : Loading target informations from file '/remote/vginterfaces1/zebu_system_dir/CONFIG.TD/ZSE/zs5_4s.zs_0170/config/zse_configuration.tcl'
#   step TARGET INFO : Driving target informations in file 'zTargetTools.xcui'
