

================================================================
== Vitis HLS Report for 'forward_fcc'
================================================================
* Date:           Fri Feb  4 01:23:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        forward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|        ?|  0.145 us|         ?|   11|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 2            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 3            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_33_1   |        2|        ?|     2 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_38_2  |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_42_3   |        7|        ?|         8|          1|          1|  1 ~ ?|       yes|
        |- Loop 6            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    706|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|    1289|   1798|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    609|    -|
|Register         |        -|    -|    1507|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    5|    2796|   3209|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    2|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                       |CTRL_s_axi                      |        0|   0|  264|  424|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |gmem_m_axi_U                       |gmem_m_axi                      |        2|   0|  512|  580|    0|
    |mul_32s_32s_32_2_1_U3              |mul_32s_32s_32_2_1              |        0|   0|  165|   50|    0|
    |mul_7s_7s_7_1_1_U4                 |mul_7s_7s_7_1_1                 |        0|   0|    0|   33|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        2|   5| 1289| 1798|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |x_t_U  |x_t    |        1|  0|   0|    0|   100|   32|     1|         3200|
    |b_t_U  |x_t    |        1|  0|   0|    0|   100|   32|     1|         3200|
    |w_t_U  |x_t    |        1|  0|   0|    0|   100|   32|     1|         3200|
    |y_t_U  |y_t    |        1|  0|   0|    0|   100|   32|     1|         3200|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |       |        4|  0|   0|    0|   400|  128|     4|        12800|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_584_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln38_fu_637_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln39_fu_622_p2                 |         +|   0|  0|  14|           7|           7|
    |add_ln42_fu_643_p2                 |         +|   0|  0|  38|          31|           1|
    |empty_22_fu_442_p2                 |         +|   0|  0|  69|          62|           1|
    |empty_26_fu_493_p2                 |         +|   0|  0|  69|          62|           1|
    |empty_30_fu_548_p2                 |         +|   0|  0|  69|          62|           1|
    |empty_40_fu_684_p2                 |         +|   0|  0|  69|          62|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state34_pp2_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state58_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state61_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state66                   |       and|   0|  0|   2|           1|           1|
    |cmp83_fu_576_p2                    |      icmp|   0|  0|  18|          32|           1|
    |exitcond4410_fu_554_p2             |      icmp|   0|  0|  28|          62|          62|
    |exitcond4511_fu_499_p2             |      icmp|   0|  0|  28|          62|          62|
    |exitcond4612_fu_448_p2             |      icmp|   0|  0|  28|          62|          62|
    |exitcond4_fu_690_p2                |      icmp|   0|  0|  28|          62|          62|
    |icmp_ln29_fu_413_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln30_fu_465_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln31_fu_520_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln33_1_fu_590_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln33_fu_571_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln38_fu_613_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln42_fu_649_p2                |      icmp|   0|  0|  17|          31|          31|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 706|         879|         391|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |add1714_reg_354                   |    9|          2|   32|         64|
    |ap_NS_fsm                         |  197|         45|    1|         45|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2           |   14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter7           |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2           |    9|          2|    1|          2|
    |ap_phi_mux_add1714_phi_fu_359_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_phi_fu_346_p4        |    9|          2|   31|         62|
    |b_t_address0                      |   14|          3|    7|         21|
    |gmem_ARADDR                       |   20|          4|   32|        128|
    |gmem_ARLEN                        |   20|          4|   32|        128|
    |gmem_blk_n_AR                     |    9|          2|    1|          2|
    |gmem_blk_n_AW                     |    9|          2|    1|          2|
    |gmem_blk_n_B                      |    9|          2|    1|          2|
    |gmem_blk_n_R                      |    9|          2|    1|          2|
    |gmem_blk_n_W                      |    9|          2|    1|          2|
    |grp_fu_389_p0                     |   14|          3|   32|         96|
    |grp_fu_389_p1                     |   14|          3|   32|         96|
    |i_1_reg_367                       |    9|          2|   31|         62|
    |i_reg_331                         |    9|          2|   31|         62|
    |j_reg_342                         |    9|          2|   31|         62|
    |loop_index17_reg_320              |    9|          2|   62|        124|
    |loop_index23_reg_309              |    9|          2|   62|        124|
    |loop_index29_reg_298              |    9|          2|   62|        124|
    |loop_index_reg_378                |    9|          2|   62|        124|
    |w_t_address0                      |   14|          3|    7|         21|
    |x_t_address0                      |   14|          3|    7|         21|
    |y_t_address0                      |   20|          4|    7|         28|
    |y_t_address1                      |   14|          3|    7|         21|
    |y_t_d0                            |   20|          4|   32|        128|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  609|        134|  649|       1640|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add1714_reg_354                     |  32|   0|   32|          0|
    |add_ln33_reg_878                    |  31|   0|   31|          0|
    |add_ln38_reg_921                    |  31|   0|   31|          0|
    |ap_CS_fsm                           |  44|   0|   44|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2             |   1|   0|    1|          0|
    |b_read_reg_729                      |  32|   0|   32|          0|
    |b_t_load_reg_951                    |  32|   0|   32|          0|
    |cmp83_reg_868                       |   1|   0|    1|          0|
    |empty_25_reg_778                    |   7|   0|    7|          0|
    |empty_25_reg_778_pp0_iter1_reg      |   7|   0|    7|          0|
    |empty_29_reg_813                    |   7|   0|    7|          0|
    |empty_29_reg_813_pp1_iter1_reg      |   7|   0|    7|          0|
    |empty_33_reg_854                    |   7|   0|    7|          0|
    |empty_33_reg_854_pp2_iter1_reg      |   7|   0|    7|          0|
    |empty_35_reg_892                    |   7|   0|    7|          0|
    |exitcond4410_reg_850                |   1|   0|    1|          0|
    |exitcond4410_reg_850_pp2_iter1_reg  |   1|   0|    1|          0|
    |exitcond4511_reg_809                |   1|   0|    1|          0|
    |exitcond4511_reg_809_pp1_iter1_reg  |   1|   0|    1|          0|
    |exitcond4612_reg_774                |   1|   0|    1|          0|
    |exitcond4612_reg_774_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond4_reg_967                   |   1|   0|    1|          0|
    |exitcond4_reg_967_pp5_iter1_reg     |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_818            |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_859            |  32|   0|   32|          0|
    |gmem_addr_read_reg_783              |  32|   0|   32|          0|
    |i_1_reg_367                         |  31|   0|   31|          0|
    |i_reg_331                           |  31|   0|   31|          0|
    |icmp_ln29_reg_754                   |   1|   0|    1|          0|
    |icmp_ln30_reg_788                   |   1|   0|    1|          0|
    |icmp_ln31_reg_830                   |   1|   0|    1|          0|
    |icmp_ln38_reg_897                   |   1|   0|    1|          0|
    |icmp_ln42_reg_936                   |   1|   0|    1|          0|
    |j_reg_342                           |  31|   0|   31|          0|
    |loop_index17_reg_320                |  62|   0|   62|          0|
    |loop_index23_reg_309                |  62|   0|   62|          0|
    |loop_index29_reg_298                |  62|   0|   62|          0|
    |loop_index_reg_378                  |  62|   0|   62|          0|
    |mul_ln31_reg_823                    |  32|   0|   32|          0|
    |mul_reg_926                         |  32|   0|   32|          0|
    |reg_398                             |  32|   0|   32|          0|
    |reg_404                             |  32|   0|   32|          0|
    |sext_ln29_reg_758                   |  62|   0|   62|          0|
    |sext_ln30_reg_792                   |  62|   0|   62|          0|
    |sext_ln31_reg_834                   |  62|   0|   62|          0|
    |trunc_ln29_reg_749                  |   7|   0|    7|          0|
    |trunc_ln33_reg_872                  |  31|   0|   31|          0|
    |w_read_reg_739                      |  32|   0|   32|          0|
    |w_t_load_reg_911                    |  32|   0|   32|          0|
    |x_read_reg_744                      |  32|   0|   32|          0|
    |x_t_load_reg_916                    |  32|   0|   32|          0|
    |xdimension_read_reg_720             |  32|   0|   32|          0|
    |y_read_reg_734                      |  32|   0|   32|          0|
    |y_t_addr_1_reg_945                  |   7|   0|    7|          0|
    |y_t_addr_reg_887                    |   7|   0|    7|          0|
    |ydimension_read_reg_709             |  32|   0|   32|          0|
    |icmp_ln38_reg_897                   |  64|  32|    1|          0|
    |icmp_ln42_reg_936                   |  64|  32|    1|          0|
    |y_t_addr_1_reg_945                  |  64|  32|    7|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1507|  96| 1324|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR    |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR    |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|   forward_fcc|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|   forward_fcc|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|   forward_fcc|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

