Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 08:09:54 2018
| Host         : DESKTOP-ECK2RKS running 64-bit major release  (build 9200)
| Command      : report_drc -file convolve_drc_opted.rpt
| Design       : convolve
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_convolve
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 111
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 40         |
| DPOP-1 | Warning  | PREG Output pipelining | 30         |
| DPOP-2 | Warning  | MREG Output pipelining | 40         |
| ZPS7-1 | Warning  | PS7 block required     | 1          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U12/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U12/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U12/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U12/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U13/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U13/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U13/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U13/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U17/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U17/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U17/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U17/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U21/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U21/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U21/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U21/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U22/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U22/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U22/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U22/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U26/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U26/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U26/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U26/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U30/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U30/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U30/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U30/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U34/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U34/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U34/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U34/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U35/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U35/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U35/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U35/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U39/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U39/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U39/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U39/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U4/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U4/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U4/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U4/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U40/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U40/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U40/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U40/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U41/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U41/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U41/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U41/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U45/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U45/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U45/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U45/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U6/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U6/convolve_mul_mul_cud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP convolve_mul_mul_cud_U6/convolve_mul_mul_cud_DSP48_0_U/in00 input convolve_mul_mul_cud_U6/convolve_mul_mul_cud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/p output convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/p output convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/p output convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/p output convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/p output convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p output convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/p output convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/p output convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP convolve_mac_muladEe_U7/convolve_mac_muladEe_DSP48_1_U/p output convolve_mac_muladEe_U7/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p output convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U12/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U12/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U13/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U13/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U17/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U17/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U21/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U21/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U22/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U22/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U26/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U26/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U30/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U30/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U34/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U34/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U35/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U35/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U39/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U39/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U4/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U4/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U40/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U40/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U41/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U41/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U45/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U45/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP convolve_mul_mul_cud_U6/convolve_mul_mul_cud_DSP48_0_U/in00 output convolve_mul_mul_cud_U6/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/p multiplier stage convolve_mac_muladEe_U14/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/p multiplier stage convolve_mac_muladEe_U15/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/p multiplier stage convolve_mac_muladEe_U23/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/p multiplier stage convolve_mac_muladEe_U24/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/p multiplier stage convolve_mac_muladEe_U32/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p multiplier stage convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/p multiplier stage convolve_mac_muladEe_U42/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/p multiplier stage convolve_mac_muladEe_U43/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP convolve_mac_muladEe_U7/convolve_mac_muladEe_DSP48_1_U/p multiplier stage convolve_mac_muladEe_U7/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p multiplier stage convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U12/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U12/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U13/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U13/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U17/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U17/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U21/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U21/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U22/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U22/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U26/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U26/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U30/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U30/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U34/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U34/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U35/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U35/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U39/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U39/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U4/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U4/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U40/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U40/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U41/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U41/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U45/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U45/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP convolve_mul_mul_cud_U6/convolve_mul_mul_cud_DSP48_0_U/in00 multiplier stage convolve_mul_mul_cud_U6/convolve_mul_mul_cud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP tmp11_reg_1519_reg multiplier stage tmp11_reg_1519_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP tmp12_reg_1524_reg multiplier stage tmp12_reg_1524_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP tmp18_reg_1611_reg multiplier stage tmp18_reg_1611_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP tmp19_reg_1616_reg multiplier stage tmp19_reg_1616_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP tmp25_reg_1700_reg multiplier stage tmp25_reg_1700_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP tmp26_reg_1705_reg multiplier stage tmp26_reg_1705_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP tmp32_reg_1755_reg multiplier stage tmp32_reg_1755_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP tmp33_reg_1775_reg multiplier stage tmp33_reg_1775_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP tmp4_reg_1448_reg multiplier stage tmp4_reg_1448_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP tmp5_reg_1453_reg multiplier stage tmp5_reg_1453_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


