{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633277109265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633277109266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  3 19:05:09 2021 " "Processing started: Sun Oct  3 19:05:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633277109266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633277109266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lesson_5f_0 -c lesson_5f_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lesson_5f_0 -c lesson_5f_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633277109266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633277109408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633277109408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_5f_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_5f_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lesson_5f_0 " "Found entity 1: lesson_5f_0" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633277117891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633277117891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lesson_5f_0 " "Elaborating entity \"lesson_5f_0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633277117943 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633277118364 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "6 cnt\[23\] " "Inserted 6 logic cells for Maximum Fan-Out assignment on \"cnt\[23\]\"" {  } { { "lesson_5f_0.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 12 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1633277118672 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1633277118672 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ext\[31\] " "Logic cell \"ext\[31\]\"" {  } { { "lesson_5f_0.v" "ext\[31\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[30\] " "Logic cell \"ext\[30\]\"" {  } { { "lesson_5f_0.v" "ext\[30\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[29\] " "Logic cell \"ext\[29\]\"" {  } { { "lesson_5f_0.v" "ext\[29\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[28\] " "Logic cell \"ext\[28\]\"" {  } { { "lesson_5f_0.v" "ext\[28\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[27\] " "Logic cell \"ext\[27\]\"" {  } { { "lesson_5f_0.v" "ext\[27\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[26\] " "Logic cell \"ext\[26\]\"" {  } { { "lesson_5f_0.v" "ext\[26\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[25\] " "Logic cell \"ext\[25\]\"" {  } { { "lesson_5f_0.v" "ext\[25\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[24\] " "Logic cell \"ext\[24\]\"" {  } { { "lesson_5f_0.v" "ext\[24\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[23\] " "Logic cell \"ext\[23\]\"" {  } { { "lesson_5f_0.v" "ext\[23\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[22\] " "Logic cell \"ext\[22\]\"" {  } { { "lesson_5f_0.v" "ext\[22\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[21\] " "Logic cell \"ext\[21\]\"" {  } { { "lesson_5f_0.v" "ext\[21\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[20\] " "Logic cell \"ext\[20\]\"" {  } { { "lesson_5f_0.v" "ext\[20\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[19\] " "Logic cell \"ext\[19\]\"" {  } { { "lesson_5f_0.v" "ext\[19\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[18\] " "Logic cell \"ext\[18\]\"" {  } { { "lesson_5f_0.v" "ext\[18\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[17\] " "Logic cell \"ext\[17\]\"" {  } { { "lesson_5f_0.v" "ext\[17\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[16\] " "Logic cell \"ext\[16\]\"" {  } { { "lesson_5f_0.v" "ext\[16\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[15\] " "Logic cell \"ext\[15\]\"" {  } { { "lesson_5f_0.v" "ext\[15\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[14\] " "Logic cell \"ext\[14\]\"" {  } { { "lesson_5f_0.v" "ext\[14\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[13\] " "Logic cell \"ext\[13\]\"" {  } { { "lesson_5f_0.v" "ext\[13\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[12\] " "Logic cell \"ext\[12\]\"" {  } { { "lesson_5f_0.v" "ext\[12\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[11\] " "Logic cell \"ext\[11\]\"" {  } { { "lesson_5f_0.v" "ext\[11\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[10\] " "Logic cell \"ext\[10\]\"" {  } { { "lesson_5f_0.v" "ext\[10\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[9\] " "Logic cell \"ext\[9\]\"" {  } { { "lesson_5f_0.v" "ext\[9\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[8\] " "Logic cell \"ext\[8\]\"" {  } { { "lesson_5f_0.v" "ext\[8\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[7\] " "Logic cell \"ext\[7\]\"" {  } { { "lesson_5f_0.v" "ext\[7\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[6\] " "Logic cell \"ext\[6\]\"" {  } { { "lesson_5f_0.v" "ext\[6\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[5\] " "Logic cell \"ext\[5\]\"" {  } { { "lesson_5f_0.v" "ext\[5\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[4\] " "Logic cell \"ext\[4\]\"" {  } { { "lesson_5f_0.v" "ext\[4\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[3\] " "Logic cell \"ext\[3\]\"" {  } { { "lesson_5f_0.v" "ext\[3\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[2\] " "Logic cell \"ext\[2\]\"" {  } { { "lesson_5f_0.v" "ext\[2\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[1\] " "Logic cell \"ext\[1\]\"" {  } { { "lesson_5f_0.v" "ext\[1\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""} { "Info" "ISCL_SCL_CELL_NAME" "ext\[0\] " "Logic cell \"ext\[0\]\"" {  } { { "lesson_5f_0.v" "ext\[0\]" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_0/lesson_5f_0.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633277118677 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1633277118677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633277118740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633277118740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633277118766 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633277118766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633277118766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633277118766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633277118771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  3 19:05:18 2021 " "Processing ended: Sun Oct  3 19:05:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633277118771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633277118771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633277118771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633277118771 ""}
