git clone --depth 1 --no-tags https://github.com/apahm/VC707_lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560804018
git clone --depth 1 --no-tags https://github.com/itmr1/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561930096
git clone --depth 1 --no-tags https://github.com/gabydelaf/Practica_2_RISC_V_Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561615752
git clone --depth 1 --no-tags https://github.com/jakobveselsky/RISKVCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559658970
git clone --depth 1 --no-tags https://github.com/akshaykhandelwal0710/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560496735
git clone --depth 1 --no-tags https://github.com/LynnTaka/certified_preowned_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563118296
git clone --depth 1 --no-tags https://github.com/ser21723/Lab-10----Digital-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560876997
git clone --depth 1 --no-tags https://github.com/i4mShayan/verilog-archive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560881911
git clone --depth 1 --no-tags https://github.com/mepflynn/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561050061
git clone --depth 1 --no-tags https://github.com/visionvlsi/test_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562802656
git clone --depth 1 --no-tags https://github.com/Averydx/multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563091762
git clone --depth 1 --no-tags https://github.com/prxthxm09/DSD_Lab_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561260844
git clone --depth 1 --no-tags https://github.com/tjmeier/EECE251_FinalProject_VerilogModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563149493
git clone --depth 1 --no-tags https://github.com/KelvinMYYZJ/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560790785
git clone --depth 1 --no-tags https://github.com/navaneethans/Human_eye_pupil_detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559858821
git clone --depth 1 --no-tags https://github.com/Suriya2882002/assignment1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562700828
git clone --depth 1 --no-tags https://github.com/tjwu570/NCTU_DLAB_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562536253
git clone --depth 1 --no-tags https://github.com/LongStudy/e203_hbirdv2_nexys4_100t.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563366749
git clone --depth 1 --no-tags https://github.com/smin1018/Digital-Lock-Simulation-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559817062
git clone --depth 1 --no-tags https://github.com/KoushikAS/Project4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559357028
git clone --depth 1 --no-tags https://github.com/HaloSense/HW-Design-Team-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561440337
git clone --depth 1 --no-tags https://github.com/Sam-Wu-911117/Verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561661235
git clone --depth 1 --no-tags https://github.com/padhi-bisesh/Ceremorphic-Internship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562221943
git clone --depth 1 --no-tags https://github.com/497672776/myRSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562186771
git clone --depth 1 --no-tags https://github.com/Prekaso/CECS-301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562301349
git clone --depth 1 --no-tags https://github.com/aateske/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556081801
git clone --depth 1 --no-tags https://github.com/nqminh201/caravel_tcam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556141139
git clone --depth 1 --no-tags https://github.com/justinhuang666666/Echo-Synthesiser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560194952
git clone --depth 1 --no-tags https://github.com/IamDongmin/TimeClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558243280
git clone --depth 1 --no-tags https://github.com/mohamadalzarif/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560132007
git clone --depth 1 --no-tags https://github.com/wang-borong/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559614166
git clone --depth 1 --no-tags https://github.com/wanly13/Lab6-Multi-cycle-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559269696
git clone --depth 1 --no-tags https://github.com/traznar/DisenoDigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561411266
git clone --depth 1 --no-tags https://github.com/ChiRuiChen/face64x64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557253088
git clone --depth 1 --no-tags https://github.com/dksmuz7/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558475591
git clone --depth 1 --no-tags https://github.com/pgibson4/finalmpw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558528878
git clone --depth 1 --no-tags https://github.com/melvin1v/AHB-bridge-trial-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557959403
git clone --depth 1 --no-tags https://github.com/Darshil-2002/5-bit-LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557922041
git clone --depth 1 --no-tags https://github.com/metamong6658/AIIC_PROJECT1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557362580
git clone --depth 1 --no-tags https://github.com/silvervest/mitec2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557781688
git clone --depth 1 --no-tags https://github.com/Christopher-s-Andrew/Asteroid-Dodging-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559021225
git clone --depth 1 --no-tags https://github.com/SazinSamin/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560951166
git clone --depth 1 --no-tags https://github.com/NishantUdupa/Combination-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563567050
git clone --depth 1 --no-tags https://github.com/amimer22/RISC-V-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561882767
git clone --depth 1 --no-tags https://github.com/trabucayre/fpgalibs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560495885
git clone --depth 1 --no-tags https://github.com/osmannevfel98/Mux_to_FF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556313828
git clone --depth 1 --no-tags https://github.com/RyanNeedSleep/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559295266
git clone --depth 1 --no-tags https://github.com/Siasor88/Mips_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558844602
git clone --depth 1 --no-tags https://github.com/rupak10987/Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557117778
git clone --depth 1 --no-tags https://github.com/kuprekat/Round-Robin-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559139629
git clone --depth 1 --no-tags https://github.com/jjordanoc/multicycle-arm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559271756
git clone --depth 1 --no-tags https://github.com/aloretocornidez/verilog-computer-processor-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562305875
git clone --depth 1 --no-tags https://github.com/shbz1998/FPGA_STACK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561521960
git clone --depth 1 --no-tags https://github.com/sandchick/instrction2sp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562738671
git clone --depth 1 --no-tags https://github.com/maronuu/minicpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563185570
git clone --depth 1 --no-tags https://github.com/TanveerKahlon/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562243370
git clone --depth 1 --no-tags https://github.com/stornado/head-first-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562474964
git clone --depth 1 --no-tags https://github.com/pgibson4/practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563439094
git clone --depth 1 --no-tags https://github.com/Ri-chard-Wu/TCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556498493
git clone --depth 1 --no-tags https://github.com/arthurnamz/Designing_RAM_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556964329
git clone --depth 1 --no-tags https://github.com/mehtayash1947/EE2003_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557455256
git clone --depth 1 --no-tags https://github.com/Boulder1999/2017ICcontest-Distance-Transform-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557649134
git clone --depth 1 --no-tags https://github.com/kassiemarq/Basys3-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557698344
git clone --depth 1 --no-tags https://github.com/aandreika/wb_simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558304651
git clone --depth 1 --no-tags https://github.com/hj6hki123/logic_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558180279
git clone --depth 1 --no-tags https://github.com/gastonsartori/arq_com-tp2_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558052978
git clone --depth 1 --no-tags https://github.com/noemiabril/Specialist_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558349049
git clone --depth 1 --no-tags https://github.com/RishardAhamed/8-bit-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558202777
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/LPCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560152805
git clone --depth 1 --no-tags https://github.com/Barak-Katzir/Combinatorial_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560107809
git clone --depth 1 --no-tags https://github.com/flaviens/memv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558740564
git clone --depth 1 --no-tags https://github.com/r-zieba1/Project-hvcc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560863727
git clone --depth 1 --no-tags https://github.com/KanishR1/102210_Sequence_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561099181
git clone --depth 1 --no-tags https://github.com/shrihaxori/8bit_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562218603
git clone --depth 1 --no-tags https://github.com/jackproudfoot/chipyard-fault-injection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562225515
git clone --depth 1 --no-tags https://github.com/Ken10086/ASIC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561534641
git clone --depth 1 --no-tags https://github.com/malixian/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560445593
git clone --depth 1 --no-tags https://github.com/JiHoonSong-1994/Toy_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559452118
git clone --depth 1 --no-tags https://github.com/sumetsm/FPGA-Pong-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560426863
git clone --depth 1 --no-tags https://github.com/yogesh-byte/FSM-Extraction-From-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561378001
git clone --depth 1 --no-tags https://github.com/ParasVekariya/OpenFASOC_Synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561612040
git clone --depth 1 --no-tags https://github.com/WalterJ726/Full_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561441865
git clone --depth 1 --no-tags https://github.com/noemiabril/Gameboy_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559999068
git clone --depth 1 --no-tags https://github.com/leon-ufba/pcid_projeto_03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559672780
git clone --depth 1 --no-tags https://github.com/ElefunAi/pipelined_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559411715
git clone --depth 1 --no-tags https://github.com/dianaMess/BarrelShifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559005047
git clone --depth 1 --no-tags https://github.com/ekgh2002/buzzer_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559496093
git clone --depth 1 --no-tags https://github.com/saramostafa2001/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561095836
git clone --depth 1 --no-tags https://github.com/JoshShor/VerilogEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558341316
git clone --depth 1 --no-tags https://github.com/JiDuQiu/sigma_16p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562184989
git clone --depth 1 --no-tags https://github.com/bigzyb/ysyxrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562911997
git clone --depth 1 --no-tags https://github.com/AliBadry/Control_System_Using_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561954152
git clone --depth 1 --no-tags https://github.com/SaarAvr/Error-correction-code-peripheral-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558814979
git clone --depth 1 --no-tags https://github.com/PengPatrick/Fundamental_System_Program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559310879
git clone --depth 1 --no-tags https://github.com/ku262/computer-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558823446
git clone --depth 1 --no-tags https://github.com/Mrrrrrrrrrrr/CSexperiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559092474
git clone --depth 1 --no-tags https://github.com/rooinasuit/i2c-oled-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563061431
git clone --depth 1 --no-tags https://github.com/Murtaza-097/FPGA_Pong_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557180249
