// Seed: 3443143068
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd60
) (
    input  tri   _id_0,
    input  tri0  id_1,
    output logic id_2
);
  initial id_2 = id_0;
  wire id_4;
  ;
  logic id_5;
  wire  id_6;
  assign id_4 = id_5;
  assign id_2 = -1;
  logic ["" : -1] id_7;
  wand id_8 = -1;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_4,
      id_7,
      id_5,
      id_7,
      id_6,
      id_4
  );
  wire [id_0 : 1] id_9, id_10;
  logic id_11 = id_0;
  wire  id_12;
  wire id_13, id_14;
endmodule
