// Seed: 4257320468
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input wor id_2,
    input supply1 id_3,
    output wire id_4,
    input tri id_5,
    output uwire id_6,
    output wire id_7,
    input supply0 id_8,
    output supply0 id_9,
    output supply0 id_10,
    input wor id_11
);
  wire id_13;
  wire id_14;
  assign id_10 = 1;
  wire id_15;
endmodule
module module_1 (
    input  tri0  id_0
    , id_13,
    input  tri0  id_1,
    output wire  id_2,
    input  tri   id_3,
    output uwire id_4,
    output wire  id_5,
    input  tri   id_6,
    input  tri0  id_7,
    output uwire id_8,
    input  tri0  id_9,
    output tri1  id_10,
    input  tri0  id_11
);
  wire id_14, id_15;
  assign id_13 = id_3;
  module_0(
      id_8, id_11, id_11, id_6, id_4, id_0, id_2, id_4, id_1, id_13, id_4, id_7
  );
endmodule
