// Seed: 775275074
module module_0 (
    id_1
);
  output wire id_1;
  always begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        disable id_2;
      end
    end
  end
  assign id_1 = 1;
  assign id_1 = id_3;
  wire id_4;
  if (1) wire id_5;
  else begin : LABEL_0
    assign id_3 = 1'b0 == 1;
  end
  logic [7:0][1] id_6, id_7;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_3 = 0;
  assign id_3 = 1;
  assign id_3 = 1 - $display;
endmodule
