

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Jul  7 17:41:05 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.267 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       80|       80| 0.400 us | 0.400 us |   28|   28| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                     |                                                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                       Instance                                      |                                  Module                                  |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138            |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0            |       24|       24|  0.120 us |  0.120 us |   25|   25| function |
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144             |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s             |       11|       11| 55.000 ns | 55.000 ns |    3|    3| function |
        |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0_fu_162  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0  |       27|       27|  0.135 us |  0.135 us |   28|   28| function |
        |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_169              |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0              |       13|       13| 65.000 ns | 65.000 ns |   14|   14| function |
        |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_178         |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s               |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_187         |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s               |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       6|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        3|     91|   27081|  108424|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     187|    -|
|Register         |        -|      -|   12995|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|     91|   40076|  108617|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      5|       8|      47|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |                                       Instance                                      |                                  Module                                  | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0_fu_138            |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_0_0_0_0_0_0            |        0|     79|  25311|  104337|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_169              |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0              |        0|      1|    284|     481|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0_fu_162  |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0  |        0|      1|    355|     853|    0|
    |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_178         |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s               |        0|      0|      0|     140|    0|
    |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s_fu_187         |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s               |        0|      0|      0|      84|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144             |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s             |        3|     10|   1131|    2529|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |Total                                                                                |                                                                          |        3|     91|  27081|  108424|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-------+-----------+
    |              Name             | LUT | Input Size|  Bits | Total Bits|
    +-------------------------------+-----+-----------+-------+-----------+
    |ap_NS_fsm                      |  133|         29|      1|         29|
    |ap_enable_reg_pp0_iter0        |    9|          2|      1|          2|
    |ap_enable_reg_pp0_iter2        |    9|          2|      1|          2|
    |flatten_input_V_ap_vld_in_sig  |    9|          2|      1|          2|
    |flatten_input_V_ap_vld_preg    |    9|          2|      1|          2|
    |flatten_input_V_blk_n          |    9|          2|      1|          2|
    |flatten_input_V_in_sig         |    9|          2|  12544|      25088|
    +-------------------------------+-----+-----------+-------+-----------+
    |Total                          |  187|         41|  12550|      25127|
    +-------------------------------+-----+-----------+-------+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+-------+----+-------+-----------+
    |                                               Name                                               |   FF  | LUT|  Bits | Const Bits|
    +--------------------------------------------------------------------------------------------------+-------+----+-------+-----------+
    |ap_CS_fsm                                                                                         |     28|   0|     28|          0|
    |ap_enable_reg_pp0_iter0_reg                                                                       |      1|   0|      1|          0|
    |ap_enable_reg_pp0_iter1                                                                           |      1|   0|      1|          0|
    |ap_enable_reg_pp0_iter2                                                                           |      1|   0|      1|          0|
    |flatten_input_V_ap_vld_preg                                                                       |      1|   0|      1|          0|
    |flatten_input_V_preg                                                                              |  12544|   0|  12544|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_0_0_0_0_0_fu_169_ap_start_reg              |      1|   0|      1|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config7_0_0_0_0_0_0_0_0_0_0_0_fu_162_ap_start_reg  |      1|   0|      1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_fu_144_ap_start_reg             |      1|   0|      1|          0|
    |layer3_out_0_V_reg_348                                                                            |     16|   0|     16|          0|
    |layer3_out_1_V_reg_353                                                                            |     16|   0|     16|          0|
    |layer3_out_2_V_reg_358                                                                            |     16|   0|     16|          0|
    |layer3_out_3_V_reg_363                                                                            |     16|   0|     16|          0|
    |layer3_out_4_V_reg_368                                                                            |     16|   0|     16|          0|
    |layer4_out_0_V_reg_373                                                                            |     16|   0|     16|          0|
    |layer4_out_1_V_reg_378                                                                            |     16|   0|     16|          0|
    |layer4_out_2_V_reg_383                                                                            |     16|   0|     16|          0|
    |layer4_out_3_V_reg_388                                                                            |     16|   0|     16|          0|
    |layer4_out_4_V_reg_393                                                                            |     16|   0|     16|          0|
    |layer5_out_0_V_reg_398                                                                            |     16|   0|     16|          0|
    |layer5_out_1_V_reg_403                                                                            |     16|   0|     16|          0|
    |layer5_out_3_V_reg_408                                                                            |     16|   0|     16|          0|
    |layer6_out_0_V_reg_413                                                                            |     16|   0|     16|          0|
    |layer6_out_1_V_reg_418                                                                            |     16|   0|     16|          0|
    |layer6_out_3_V_reg_423                                                                            |     16|   0|     16|          0|
    |layer7_out_0_V_reg_428                                                                            |     16|   0|     16|          0|
    |layer7_out_1_V_reg_433                                                                            |     16|   0|     16|          0|
    |layer7_out_2_V_reg_438                                                                            |     16|   0|     16|          0|
    |layer7_out_3_V_reg_443                                                                            |     16|   0|     16|          0|
    |layer7_out_4_V_reg_448                                                                            |     16|   0|     16|          0|
    |layer7_out_5_V_reg_453                                                                            |     16|   0|     16|          0|
    |layer7_out_6_V_reg_458                                                                            |     16|   0|     16|          0|
    |layer7_out_7_V_reg_463                                                                            |     16|   0|     16|          0|
    |layer7_out_8_V_reg_468                                                                            |     16|   0|     16|          0|
    |layer7_out_9_V_reg_473                                                                            |     16|   0|     16|          0|
    +--------------------------------------------------------------------------------------------------+-------+----+-------+-----------+
    |Total                                                                                             |  12995|   0|  12995|          0|
    +--------------------------------------------------------------------------------------------------+-------+----+-------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-------+------------+-----------------+--------------+
|        RTL Ports       | Dir |  Bits |  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-------+------------+-----------------+--------------+
|ap_clk                  |  in |      1| ap_ctrl_hs |    myproject    | return value |
|ap_rst                  |  in |      1| ap_ctrl_hs |    myproject    | return value |
|ap_start                |  in |      1| ap_ctrl_hs |    myproject    | return value |
|ap_done                 | out |      1| ap_ctrl_hs |    myproject    | return value |
|ap_idle                 | out |      1| ap_ctrl_hs |    myproject    | return value |
|ap_ready                | out |      1| ap_ctrl_hs |    myproject    | return value |
|flatten_input_V         |  in |  12544|   ap_vld   | flatten_input_V |    pointer   |
|flatten_input_V_ap_vld  |  in |      1|   ap_vld   | flatten_input_V |    pointer   |
|layer8_out_0_V          | out |     16|   ap_vld   |  layer8_out_0_V |    pointer   |
|layer8_out_0_V_ap_vld   | out |      1|   ap_vld   |  layer8_out_0_V |    pointer   |
|layer8_out_1_V          | out |     16|   ap_vld   |  layer8_out_1_V |    pointer   |
|layer8_out_1_V_ap_vld   | out |      1|   ap_vld   |  layer8_out_1_V |    pointer   |
|layer8_out_2_V          | out |     16|   ap_vld   |  layer8_out_2_V |    pointer   |
|layer8_out_2_V_ap_vld   | out |      1|   ap_vld   |  layer8_out_2_V |    pointer   |
|layer8_out_3_V          | out |     16|   ap_vld   |  layer8_out_3_V |    pointer   |
|layer8_out_3_V_ap_vld   | out |      1|   ap_vld   |  layer8_out_3_V |    pointer   |
|layer8_out_4_V          | out |     16|   ap_vld   |  layer8_out_4_V |    pointer   |
|layer8_out_4_V_ap_vld   | out |      1|   ap_vld   |  layer8_out_4_V |    pointer   |
|layer8_out_5_V          | out |     16|   ap_vld   |  layer8_out_5_V |    pointer   |
|layer8_out_5_V_ap_vld   | out |      1|   ap_vld   |  layer8_out_5_V |    pointer   |
|layer8_out_6_V          | out |     16|   ap_vld   |  layer8_out_6_V |    pointer   |
|layer8_out_6_V_ap_vld   | out |      1|   ap_vld   |  layer8_out_6_V |    pointer   |
|layer8_out_7_V          | out |     16|   ap_vld   |  layer8_out_7_V |    pointer   |
|layer8_out_7_V_ap_vld   | out |      1|   ap_vld   |  layer8_out_7_V |    pointer   |
|layer8_out_8_V          | out |     16|   ap_vld   |  layer8_out_8_V |    pointer   |
|layer8_out_8_V_ap_vld   | out |      1|   ap_vld   |  layer8_out_8_V |    pointer   |
|layer8_out_9_V          | out |     16|   ap_vld   |  layer8_out_9_V |    pointer   |
|layer8_out_9_V_ap_vld   | out |      1|   ap_vld   |  layer8_out_9_V |    pointer   |
+------------------------+-----+-------+------------+-----------------+--------------+

