// Library - 16nm, Cell - Demux_3e1of4, View - schematic
// LAST TIME SAVED: Apr 18 21:45:09 2015
// NETLIST TIME: May 27 21:54:27 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module Demux_3e1of4 (A, AddrValid, \1of4_1 , \1of4_2 , \1of4_3 , En);

output  AddrValid;

input  En;

output [63:0]  A;

input [3:0]  \1of4_1 ;
input [3:0]  \1of4_2 ;
input [3:0]  \1of4_3 ;

