#ifndef MC0
#define MC0 0x0010
#endif
#ifndef MPY_
#define MPY_ __MSP430_MPY32_BASE__ + 0x00
#endif
#ifndef MPY
#define MPY __MSP430_MPY32_BASE__ + 0x00
#endif
#ifndef XCAP10PF
#define XCAP10PF 0x10
#endif
#ifndef __msp430_headers_flash_h
#define __msp430_headers_flash_h 
#endif
#ifndef TIMER0_B1_VECTOR
#define TIMER0_B1_VECTOR 24
#endif
#ifndef MC_UPDOWN
#define MC_UPDOWN MC_3
#endif
#ifndef __MSP430_HAS_PORT3_R__
#define __MSP430_HAS_PORT3_R__ 
#endif
#ifndef __MSP430_HAS_PORT3_R_
#define __MSP430_HAS_PORT3_R_ 
#endif
#ifndef __FLT_MIN__
#define __FLT_MIN__ 1.17549435e-38F
#endif
#ifndef __FLT_MIN_
#define __FLT_MIN_ 1.17549435e-38F
#endif
#ifndef LCDAPCTL0_
#define LCDAPCTL0_ 0x00AC
#endif
#ifndef LCDAPCTL0
#define LCDAPCTL0 0x00AC
#endif
#ifndef SCFQ_512K
#define SCFQ_512K 0x0F
#endif
#ifndef P1IES_
#define P1IES_ 0x0024
#endif
#ifndef P1IES
#define P1IES 0x0024
#endif
#ifndef LCDAPCTL1_
#define LCDAPCTL1_ 0x00AD
#endif
#ifndef LCDAPCTL1
#define LCDAPCTL1 0x00AD
#endif
#ifndef __ASSEMBLER__
#define __ASSEMBLER__ 1
#endif
#ifndef __ASSEMBLER_
#define __ASSEMBLER_ 1
#endif
#ifndef SD16_VECTOR
#define SD16_VECTOR 14
#endif
#ifndef __CHAR_BIT__
#define __CHAR_BIT__ 8
#endif
#ifndef __CHAR_BIT_
#define __CHAR_BIT_ 8
#endif
#ifndef P5DIR_
#define P5DIR_ 0x0032
#endif
#ifndef P5DIR
#define P5DIR 0x0032
#endif
#ifndef TBSSEL_ACLK
#define TBSSEL_ACLK TBSSEL_1
#endif
#ifndef SELM_DCO
#define SELM_DCO 0x00
#endif
#ifndef SD16CTL_
#define SD16CTL_ 0x0100
#endif
#ifndef SD16CTL
#define SD16CTL 0x0100
#endif
#ifndef SD16GAIN1
#define SD16GAIN1 0x0010
#endif
#ifndef P8OUT_
#define P8OUT_ 0x003B
#endif
#ifndef P8OUT
#define P8OUT 0x003B
#endif
#ifndef SMCLKOFF
#define SMCLKOFF 0x40
#endif
#ifndef __WINT_MAX__
#define __WINT_MAX__ 65535U
#endif
#ifndef __WINT_MAX_
#define __WINT_MAX_ 65535U
#endif
#ifndef TA0R_
#define TA0R_ 0x0170
#endif
#ifndef TA0R
#define TA0R 0x0170
#endif
#ifndef BTCTL_
#define BTCTL_ 0x0040
#endif
#ifndef BTCTL
#define BTCTL 0x0040
#endif
#ifndef RTCDAY_
#define RTCDAY_ 0x004C
#endif
#ifndef RTCDAY
#define RTCDAY 0x004C
#endif
#ifndef P8SEL_
#define P8SEL_ 0x003F
#endif
#ifndef P8SEL
#define P8SEL 0x003F
#endif
#ifndef __SIZE_MAX__
#define __SIZE_MAX__ 65535U
#endif
#ifndef __SIZE_MAX_
#define __SIZE_MAX_ 65535U
#endif
#ifndef LCDM10_
#define LCDM10_ LCD_BASE+0xA
#endif
#ifndef LCDM10
#define LCDM10 LCD_BASE+0xA
#endif
#ifndef __WCHAR_MAX__
#define __WCHAR_MAX__ 32767
#endif
#ifndef __WCHAR_MAX_
#define __WCHAR_MAX_ 32767
#endif
#ifndef RTCMON_
#define RTCMON_ 0x004D
#endif
#ifndef RTCMON
#define RTCMON 0x004D
#endif
#ifndef PAIN_
#define PAIN_ 0x0038
#endif
#ifndef PAIN
#define PAIN 0x0038
#endif
#ifndef __msp430_headers_sd16_h__
#define __msp430_headers_sd16_h__ 
#endif
#ifndef __msp430_headers_sd16_h_
#define __msp430_headers_sd16_h_ 
#endif
#ifndef LCDM11_
#define LCDM11_ LCD_BASE+0xB
#endif
#ifndef LCDM11
#define LCDM11 LCD_BASE+0xB
#endif
#ifndef UCB1I2CIE_
#define UCB1I2CIE_ 0x00DC
#endif
#ifndef UCB1I2CIE
#define UCB1I2CIE 0x00DC
#endif
#ifndef SEGWRT
#define SEGWRT 0x0080
#endif
#ifndef SCFQ_256K
#define SCFQ_256K 0x07
#endif
#ifndef LCDCPEN
#define LCDCPEN 0x08
#endif
#ifndef LCDM12_
#define LCDM12_ LCD_BASE+0xC
#endif
#ifndef LCDM12
#define LCDM12 LCD_BASE+0xC
#endif
#ifndef P3IN_
#define P3IN_ 0x0018
#endif
#ifndef P3IN
#define P3IN 0x0018
#endif
#ifndef __FLT_EVAL_METHOD__
#define __FLT_EVAL_METHOD__ 0
#endif
#ifndef __FLT_EVAL_METHOD_
#define __FLT_EVAL_METHOD_ 0
#endif
#ifndef LCDM13_
#define LCDM13_ LCD_BASE+0xD
#endif
#ifndef LCDM13
#define LCDM13 LCD_BASE+0xD
#endif
#ifndef RES0_
#define RES0_ __MSP430_MPY32_BASE__ + 0x24
#endif
#ifndef RES0
#define RES0 __MSP430_MPY32_BASE__ + 0x24
#endif
#ifndef XT2OF
#define XT2OF 0x08
#endif
#ifndef P3REN_
#define P3REN_ 0x0010
#endif
#ifndef P3REN
#define P3REN 0x0010
#endif
#ifndef FN0
#define FN0 0x0001
#endif
#ifndef FN1
#define FN1 0x0002
#endif
#ifndef FN2
#define FN2 0x0004
#endif
#ifndef FN3
#define FN3 0x0008
#endif
#ifndef FN4
#define FN4 0x0010
#endif
#ifndef FN5
#define FN5 0x0020
#endif
#ifndef SD16OSR0
#define SD16OSR0 0x0100
#endif
#ifndef SD16OSR1
#define SD16OSR1 0x0200
#endif
#ifndef LCDM14_
#define LCDM14_ LCD_BASE+0xE
#endif
#ifndef LCDM14
#define LCDM14 LCD_BASE+0xE
#endif
#ifndef RES1_
#define RES1_ __MSP430_MPY32_BASE__ + 0x26
#endif
#ifndef RES1
#define RES1 __MSP430_MPY32_BASE__ + 0x26
#endif
#ifndef LCDM15_
#define LCDM15_ LCD_BASE+0xF
#endif
#ifndef LCDM15
#define LCDM15 LCD_BASE+0xF
#endif
#ifndef RES2_
#define RES2_ __MSP430_MPY32_BASE__ + 0x28
#endif
#ifndef RES2
#define RES2 __MSP430_MPY32_BASE__ + 0x28
#endif
#ifndef SELS
#define SELS 0x04
#endif
#ifndef CM_BOTH
#define CM_BOTH CM_3
#endif
#ifndef UCA1BR0_
#define UCA1BR0_ 0x00D2
#endif
#ifndef UCA1BR0
#define UCA1BR0 0x00D2
#endif
#ifndef XCAP0PF
#define XCAP0PF 0x00
#endif
#ifndef LCDM16_
#define LCDM16_ LCD_BASE+0x10
#endif
#ifndef LCDM16
#define LCDM16 LCD_BASE+0x10
#endif
#ifndef CAIES
#define CAIES 0x04
#endif
#ifndef UCA1BR1_
#define UCA1BR1_ 0x00D3
#endif
#ifndef UCA1BR1
#define UCA1BR1 0x00D3
#endif
#ifndef LCDM17_
#define LCDM17_ LCD_BASE+0x11
#endif
#ifndef LCDM17
#define LCDM17 LCD_BASE+0x11
#endif
#ifndef CAIFG
#define CAIFG 0x01
#endif
#ifndef SD16SNGL
#define SD16SNGL 0x0400
#endif
#ifndef UCB1RXBUF_
#define UCB1RXBUF_ 0x00DE
#endif
#ifndef UCB1RXBUF
#define UCB1RXBUF 0x00DE
#endif
#ifndef __MSP430_HAS_PORT2_R__
#define __MSP430_HAS_PORT2_R__ 
#endif
#ifndef __MSP430_HAS_PORT2_R_
#define __MSP430_HAS_PORT2_R_ 
#endif
#ifndef LCDM18_
#define LCDM18_ LCD_BASE+0x12
#endif
#ifndef LCDM18
#define LCDM18 LCD_BASE+0x12
#endif
#ifndef UCSSEL_UCLKI
#define UCSSEL_UCLKI UCSSEL_0
#endif
#ifndef __FINITE_MATH_ONLY__
#define __FINITE_MATH_ONLY__ 0
#endif
#ifndef __FINITE_MATH_ONLY_
#define __FINITE_MATH_ONLY_ 0
#endif
#ifndef LCDM19_
#define LCDM19_ LCD_BASE+0x13
#endif
#ifndef LCDM19
#define LCDM19 LCD_BASE+0x13
#endif
#ifndef SD16SSEL_MCLK
#define SD16SSEL_MCLK SD16SSEL_0
#endif
#ifndef __GNUC_PATCHLEVEL__
#define __GNUC_PATCHLEVEL__ 3
#endif
#ifndef __GNUC_PATCHLEVEL_
#define __GNUC_PATCHLEVEL_ 3
#endif
#ifndef XCAP14PF
#define XCAP14PF 0x20
#endif
#ifndef TBCTL_
#define TBCTL_ 0x0180
#endif
#ifndef TBCTL
#define TBCTL 0x0180
#endif
#ifndef RESHI_
#define RESHI_ __MSP430_MPY32_BASE__ + 0x0C
#endif
#ifndef RESHI
#define RESHI __MSP430_MPY32_BASE__ + 0x0C
#endif
#ifndef FSSEL0
#define FSSEL0 0x0040
#endif
#ifndef FSSEL1
#define FSSEL1 0x0080
#endif
#ifndef P4DIR_
#define P4DIR_ 0x001E
#endif
#ifndef P4DIR
#define P4DIR 0x001E
#endif
#ifndef __DEC64_MAX_EXP__
#define __DEC64_MAX_EXP__ 385
#endif
#ifndef __DEC64_MAX_EXP_
#define __DEC64_MAX_EXP_ 385
#endif
#ifndef P2CA0
#define P2CA0 0x04
#endif
#ifndef P2CA1
#define P2CA1 0x08
#endif
#ifndef SD16SSEL0
#define SD16SSEL0 0x0010
#endif
#ifndef SD16SSEL1
#define SD16SSEL1 0x0020
#endif
#ifndef P7OUT_
#define P7OUT_ 0x003A
#endif
#ifndef P7OUT
#define P7OUT 0x003A
#endif
#ifndef __SHRT_MAX__
#define __SHRT_MAX__ 32767
#endif
#ifndef __SHRT_MAX_
#define __SHRT_MAX_ 32767
#endif
#ifndef __LDBL_MAX__
#define __LDBL_MAX__ 3.40282347e+38L
#endif
#ifndef __LDBL_MAX_
#define __LDBL_MAX_ 3.40282347e+38L
#endif
#ifndef P10REN_
#define P10REN_ 0x0017
#endif
#ifndef P10REN
#define P10REN 0x0017
#endif
#ifndef P7SEL_
#define P7SEL_ 0x003E
#endif
#ifndef P7SEL
#define P7SEL 0x003E
#endif
#ifndef __MSP430_HAS_SD16_CH2__
#define __MSP430_HAS_SD16_CH2__ 
#endif
#ifndef __MSP430_HAS_SD16_CH2_
#define __MSP430_HAS_SD16_CH2_ 
#endif
#ifndef BIT0
#define BIT0 0x0001
#endif
#ifndef BIT1
#define BIT1 0x0002
#endif
#ifndef BIT2
#define BIT2 0x0004
#endif
#ifndef BIT3
#define BIT3 0x0008
#endif
#ifndef BIT4
#define BIT4 0x0010
#endif
#ifndef BIT5
#define BIT5 0x0020
#endif
#ifndef BIT7
#define BIT7 0x0080
#endif
#ifndef BIT8
#define BIT8 0x0100
#endif
#ifndef BIT9
#define BIT9 0x0200
#endif
#ifndef LCD_BASE
#define LCD_BASE 0x90
#endif
#ifndef BITA
#define BITA 0x0400
#endif
#ifndef BITB
#define BITB 0x0800
#endif
#ifndef BITC
#define BITC 0x1000
#endif
#ifndef BITD
#define BITD 0x2000
#endif
#ifndef BITE
#define BITE 0x4000
#endif
#ifndef BITF
#define BITF 0x8000
#endif
#ifndef BT_fCLK2_DIV2
#define BT_fCLK2_DIV2 0
#endif
#ifndef __UINTMAX_TYPE__
#define __UINTMAX_TYPE__ long long unsigned int
#endif
#ifndef __UINTMAX_TYPE_
#define __UINTMAX_TYPE_ long long unsigned int
#endif
#ifndef SD16CCTL2_
#define SD16CCTL2_ 0x0106
#endif
#ifndef SD16CCTL2
#define SD16CCTL2 0x0106
#endif
#ifndef __MSP430_HAS_PORTB__
#define __MSP430_HAS_PORTB__ 
#endif
#ifndef __MSP430_HAS_PORTB_
#define __MSP430_HAS_PORTB_ 
#endif
#ifndef P2REN_
#define P2REN_ 0x002F
#endif
#ifndef P2REN
#define P2REN 0x002F
#endif
#ifndef WDTCNTCL
#define WDTCNTCL 0x0008
#endif
#ifndef __DEC32_EPSILON__
#define __DEC32_EPSILON__ 1E-6DF
#endif
#ifndef __DEC32_EPSILON_
#define __DEC32_EPSILON_ 1E-6DF
#endif
#ifndef TAIV_CCR2
#define TAIV_CCR2 0x04
#endif
#ifndef CCTL0_
#define CCTL0_ TA0CCTL0_
#endif
#ifndef CCTL0
#define CCTL0 TA0CCTL0
#endif
#ifndef MPYS_
#define MPYS_ __MSP430_MPY32_BASE__ + 0x02
#endif
#ifndef MPYS
#define MPYS __MSP430_MPY32_BASE__ + 0x02
#endif
#ifndef MPY32CTL0_
#define MPY32CTL0_ __MSP430_MPY32_BASE__ + 0x2C
#endif
#ifndef MPY32CTL0
#define MPY32CTL0 __MSP430_MPY32_BASE__ + 0x2C
#endif
#ifndef IE1_
#define IE1_ 0x0000
#endif
#ifndef IE1
#define IE1 0x0000
#endif
#ifndef __msp430_headers_usci_h__
#define __msp430_headers_usci_h__ 
#endif
#ifndef __msp430_headers_usci_h_
#define __msp430_headers_usci_h_ 
#endif
#ifndef UCA0BR0_
#define UCA0BR0_ 0x0062
#endif
#ifndef UCA0BR0
#define UCA0BR0 0x0062
#endif
#ifndef CCTL1_
#define CCTL1_ TA0CCTL1_
#endif
#ifndef CCTL1
#define CCTL1 TA0CCTL1
#endif
#ifndef TIMER0_A0_VECTOR
#define TIMER0_A0_VECTOR 12
#endif
#ifndef SVSFG
#define SVSFG 0x01
#endif
#ifndef __LDBL_MAX_EXP__
#define __LDBL_MAX_EXP__ 128
#endif
#ifndef __LDBL_MAX_EXP_
#define __LDBL_MAX_EXP_ 128
#endif
#ifndef UCA0BR1_
#define UCA0BR1_ 0x0063
#endif
#ifndef UCA0BR1
#define UCA0BR1 0x0063
#endif
#ifndef CCTL2_
#define CCTL2_ TA0CCTL2_
#endif
#ifndef CCTL2
#define CCTL2 TA0CCTL2
#endif
#ifndef __WINT_MIN__
#define __WINT_MIN__ 0U
#endif
#ifndef __WINT_MIN_
#define __WINT_MIN_ 0U
#endif
#ifndef SELM_A
#define SELM_A 0x18
#endif
#ifndef __MSP430_HAS_PORT1_R__
#define __MSP430_HAS_PORT1_R__ 
#endif
#ifndef __MSP430_HAS_PORT1_R_
#define __MSP430_HAS_PORT1_R_ 
#endif
#ifndef TBIV_NONE
#define TBIV_NONE 0x00
#endif
#ifndef P10IN_
#define P10IN_ 0x0009
#endif
#ifndef P10IN
#define P10IN 0x0009
#endif
#ifndef __SCHAR_MAX__
#define __SCHAR_MAX__ 127
#endif
#ifndef __SCHAR_MAX_
#define __SCHAR_MAX_ 127
#endif
#ifndef P2IFG_
#define P2IFG_ 0x002B
#endif
#ifndef P2IFG
#define P2IFG 0x002B
#endif
#ifndef TASSEL_ACLK
#define TASSEL_ACLK TASSEL_1
#endif
#ifndef UCB1BR0_
#define UCB1BR0_ 0x00DA
#endif
#ifndef UCB1BR0
#define UCB1BR0 0x00DA
#endif
#ifndef TACTL_
#define TACTL_ TA0CTL_
#endif
#ifndef TACTL
#define TACTL TA0CTL_
#endif
#ifndef CCR0_
#define CCR0_ TA0CCR0_
#endif
#ifndef CCR0
#define CCR0 TA0CCR0
#endif
#ifndef __DBL_DIG__
#define __DBL_DIG__ 6
#endif
#ifndef __DBL_DIG_
#define __DBL_DIG_ 6
#endif
#ifndef SD16DF
#define SD16DF 0x0010
#endif
#ifndef UCB1BR1_
#define UCB1BR1_ 0x00DB
#endif
#ifndef UCB1BR1
#define UCB1BR1 0x00DB
#endif
#ifndef CCR1_
#define CCR1_ TA0CCR1_
#endif
#ifndef CCR1
#define CCR1 TA0CCR1
#endif
#ifndef P3DIR_
#define P3DIR_ 0x001A
#endif
#ifndef P3DIR
#define P3DIR 0x001A
#endif
#ifndef DCOF
#define DCOF 0x01
#endif
#ifndef CCR2_
#define CCR2_ TA0CCR2_
#endif
#ifndef CCR2
#define CCR2 TA0CCR2
#endif
#ifndef __SIZEOF_INT__
#define __SIZEOF_INT__ 2
#endif
#ifndef __SIZEOF_INT_
#define __SIZEOF_INT_ 2
#endif
#ifndef __SIZEOF_POINTER__
#define __SIZEOF_POINTER__ 2
#endif
#ifndef __SIZEOF_POINTER_
#define __SIZEOF_POINTER_ 2
#endif
#ifndef SVSON
#define SVSON 0x04
#endif
#ifndef SVSOP
#define SVSOP 0x02
#endif
#ifndef SELM0
#define SELM0 0x08
#endif
#ifndef SELM1
#define SELM1 0x10
#endif
#ifndef TACCTL1_
#define TACCTL1_ TA0CCTL1_
#endif
#ifndef TACCTL1
#define TACCTL1 TA0CCTL1_
#endif
#ifndef SD16XOSR
#define SD16XOSR 0x0800
#endif
#ifndef XCAP18PF
#define XCAP18PF 0x30
#endif
#ifndef CAF
#define CAF 0x02
#endif
#ifndef CAP
#define CAP 0x0100
#endif
#ifndef TBIFG
#define TBIFG 0x0001
#endif
#ifndef UCB0I2COA_
#define UCB0I2COA_ 0x0118
#endif
#ifndef UCB0I2COA
#define UCB0I2COA 0x0118
#endif
#ifndef SD16IE
#define SD16IE 0x0008
#endif
#ifndef __USER_LABEL_PREFIX__
#define __USER_LABEL_PREFIX__ 
#endif
#ifndef __USER_LABEL_PREFIX_
#define __USER_LABEL_PREFIX_ 
#endif
#ifndef CCI
#define CCI 0x0008
#endif
#ifndef __STDC_HOSTED__
#define __STDC_HOSTED__ 1
#endif
#ifndef __STDC_HOSTED_
#define __STDC_HOSTED_ 1
#endif
#ifndef SD16LP
#define SD16LP 0x0100
#endif
#ifndef __LDBL_HAS_INFINITY__
#define __LDBL_HAS_INFINITY__ 1
#endif
#ifndef __LDBL_HAS_INFINITY_
#define __LDBL_HAS_INFINITY_ 1
#endif
#ifndef SD16LSBTOG
#define SD16LSBTOG 0x0080
#endif
#ifndef OUTMOD_RESET_SET
#define OUTMOD_RESET_SET OUTMOD_7
#endif
#ifndef __MSP430_HAS_USCI0__
#define __MSP430_HAS_USCI0__ 
#endif
#ifndef __MSP430_HAS_USCI0_
#define __MSP430_HAS_USCI0_ 
#endif
#ifndef P1REN_
#define P1REN_ 0x0027
#endif
#ifndef P1REN
#define P1REN 0x0027
#endif
#ifndef TASSEL_TACLK
#define TASSEL_TACLK TASSEL_0
#endif
#ifndef RTCDOW
#define RTCDOW RTCNT4
#endif
#ifndef ID_DIV1
#define ID_DIV1 ID_0
#endif
#ifndef ID_DIV2
#define ID_DIV2 ID_1
#endif
#ifndef ID_DIV4
#define ID_DIV4 ID_2
#endif
#ifndef ID_DIV8
#define ID_DIV8 ID_3
#endif
#ifndef TACLR
#define TACLR 0x0004
#endif
#ifndef SD16AE0
#define SD16AE0 0x0001
#endif
#ifndef SD16AE1
#define SD16AE1 0x0002
#endif
#ifndef SD16AE2
#define SD16AE2 0x0004
#endif
#ifndef SD16AE3
#define SD16AE3 0x0008
#endif
#ifndef SD16AE4
#define SD16AE4 0x0010
#endif
#ifndef SD16AE5
#define SD16AE5 0x0020
#endif
#ifndef SD16AE6
#define SD16AE6 0x0040
#endif
#ifndef SD16AE7
#define SD16AE7 0x0080
#endif
#ifndef RESLO_
#define RESLO_ __MSP430_MPY32_BASE__ + 0x0A
#endif
#ifndef RESLO
#define RESLO __MSP430_MPY32_BASE__ + 0x0A
#endif
#ifndef LCDS12
#define LCDS12 0x08
#endif
#ifndef __FLT_EPSILON__
#define __FLT_EPSILON__ 1.19209290e-7F
#endif
#ifndef __FLT_EPSILON_
#define __FLT_EPSILON_ 1.19209290e-7F
#endif
#ifndef LCDS16
#define LCDS16 0x10
#endif
#ifndef MERAS
#define MERAS 0x0004
#endif
#ifndef __MSP430__
#define __MSP430__ 1
#endif
#ifndef __MSP430_
#define __MSP430_ 1
#endif
#ifndef LCDS20
#define LCDS20 0x20
#endif
#ifndef LCDS24
#define LCDS24 0x40
#endif
#ifndef LCDS28
#define LCDS28 0x80
#endif
#ifndef LCDS32
#define LCDS32 0x01
#endif
#ifndef LCDS36
#define LCDS36 0x02
#endif
#ifndef P10DIR_
#define P10DIR_ 0x000D
#endif
#ifndef P10DIR
#define P10DIR 0x000D
#endif
#ifndef __LDBL_MIN__
#define __LDBL_MIN__ 1.17549435e-38L
#endif
#ifndef __LDBL_MIN_
#define __LDBL_MIN_ 1.17549435e-38L
#endif
#ifndef CAEX
#define CAEX 0x80
#endif
#ifndef __msp430_headers_system_clock_h
#define __msp430_headers_system_clock_h 
#endif
#ifndef EMEX
#define EMEX 0x0020
#endif
#ifndef __DEC32_MAX__
#define __DEC32_MAX__ 9.999999E96DF
#endif
#ifndef __DEC32_MAX_
#define __DEC32_MAX_ 9.999999E96DF
#endif
#ifndef MACS32H_
#define MACS32H_ __MSP430_MPY32_BASE__ + 0x1E
#endif
#ifndef MACS32H
#define MACS32H __MSP430_MPY32_BASE__ + 0x1E
#endif
#ifndef CM0
#define CM0 0x4000
#endif
#ifndef CM1
#define CM1 0x8000
#endif
#ifndef P1IFG_
#define P1IFG_ 0x0023
#endif
#ifndef P1IFG
#define P1IFG 0x0023
#endif
#ifndef UCB0BR0_
#define UCB0BR0_ 0x006A
#endif
#ifndef UCB0BR0
#define UCB0BR0 0x006A
#endif
#ifndef UCB0BR1_
#define UCB0BR1_ 0x006B
#endif
#ifndef UCB0BR1
#define UCB0BR1 0x006B
#endif
#ifndef CAIE
#define CAIE 0x02
#endif
#ifndef COV
#define COV 0x0002
#endif
#ifndef OUTMOD_TOGGLE
#define OUTMOD_TOGGLE OUTMOD_4
#endif
#ifndef TACTL
#define TACTL TA0CTL
#endif
#ifndef __SIZEOF_LONG__
#define __SIZEOF_LONG__ 4
#endif
#ifndef __SIZEOF_LONG_
#define __SIZEOF_LONG_ 4
#endif
#ifndef MACS32L_
#define MACS32L_ __MSP430_MPY32_BASE__ + 0x1C
#endif
#ifndef MACS32L
#define MACS32L __MSP430_MPY32_BASE__ + 0x1C
#endif
#ifndef VLDON
#define VLDON 0x10
#endif
#ifndef SCFQ_M
#define SCFQ_M 0x80
#endif
#ifndef P5OUT_
#define P5OUT_ 0x0031
#endif
#ifndef P5OUT
#define P5OUT 0x0031
#endif
#ifndef USCIAB1TX_VECTOR
#define USCIAB1TX_VECTOR 4
#endif
#ifndef __DECIMAL_DIG__
#define __DECIMAL_DIG__ 9
#endif
#ifndef __DECIMAL_DIG_
#define __DECIMAL_DIG_ 9
#endif
#ifndef TBIV_
#define TBIV_ 0x011E
#endif
#ifndef TBIV
#define TBIV 0x011E
#endif
#ifndef TAIV_NONE
#define TAIV_NONE 0x00
#endif
#ifndef SD16SSEL_SMCLK
#define SD16SSEL_SMCLK SD16SSEL_1
#endif
#ifndef FWKEY
#define FWKEY 0xA500
#endif
#ifndef TIMER0_A1_VECTOR
#define TIMER0_A1_VECTOR 10
#endif
#ifndef UCA1RXBUF_
#define UCA1RXBUF_ 0x00D6
#endif
#ifndef UCA1RXBUF
#define UCA1RXBUF 0x00D6
#endif
#ifndef TBIV_OVERFLOW
#define TBIV_OVERFLOW 0x0E
#endif
#ifndef P5SEL_
#define P5SEL_ 0x0033
#endif
#ifndef P5SEL
#define P5SEL 0x0033
#endif
#ifndef OP2H_
#define OP2H_ __MSP430_MPY32_BASE__ + 0x22
#endif
#ifndef OP2H
#define OP2H __MSP430_MPY32_BASE__ + 0x22
#endif
#ifndef KEYV
#define KEYV 0x0002
#endif
#ifndef UC1IFG_
#define UC1IFG_ 0x0007
#endif
#ifndef UC1IFG
#define UC1IFG 0x0007
#endif
#ifndef CAON
#define CAON 0x08
#endif
#ifndef __LDBL_HAS_QUIET_NAN__
#define __LDBL_HAS_QUIET_NAN__ 1
#endif
#ifndef __LDBL_HAS_QUIET_NAN_
#define __LDBL_HAS_QUIET_NAN_ 1
#endif
#ifndef LOCK
#define LOCK 0x0010
#endif
#ifndef __msp430_headers_svs_h
#define __msp430_headers_svs_h 
#endif
#ifndef UCB1TXBUF_
#define UCB1TXBUF_ 0x00DF
#endif
#ifndef UCB1TXBUF
#define UCB1TXBUF 0x00DF
#endif
#ifndef OP2L_
#define OP2L_ __MSP430_MPY32_BASE__ + 0x20
#endif
#ifndef OP2L
#define OP2L __MSP430_MPY32_BASE__ + 0x20
#endif
#ifndef RTCSEC
#define RTCSEC RTCNT1
#endif
#ifndef LCDR03EXT
#define LCDR03EXT 0x40
#endif
#ifndef __GNUC__
#define __GNUC__ 4
#endif
#ifndef __GNUC_
#define __GNUC_ 4
#endif
#ifndef UCB0I2CSA_
#define UCB0I2CSA_ 0x011A
#endif
#ifndef UCB0I2CSA
#define UCB0I2CSA 0x011A
#endif
#ifndef SD16DIV_DIV8
#define SD16DIV_DIV8 SD16DIV_3
#endif
#ifndef PORT2_VECTOR
#define PORT2_VECTOR 2
#endif
#ifndef __FLT_HAS_DENORM__
#define __FLT_HAS_DENORM__ 1
#endif
#ifndef __FLT_HAS_DENORM_
#define __FLT_HAS_DENORM_ 1
#endif
#ifndef __SIZEOF_LONG_DOUBLE__
#define __SIZEOF_LONG_DOUBLE__ 4
#endif
#ifndef __SIZEOF_LONG_DOUBLE_
#define __SIZEOF_LONG_DOUBLE_ 4
#endif
#ifndef TBSSEL_TBCLK
#define TBSSEL_TBCLK TBSSEL_0
#endif
#ifndef RTCHOUR
#define RTCHOUR RTCNT3
#endif
#ifndef FSSEL_0
#define FSSEL_0 0x0000
#endif
#ifndef FSSEL_1
#define FSSEL_1 0x0040
#endif
#ifndef FSSEL_2
#define FSSEL_2 0x0080
#endif
#ifndef FSSEL_3
#define FSSEL_3 0x00C0
#endif
#ifndef TBSSEL_SMCLK
#define TBSSEL_SMCLK TBSSEL_2
#endif
#ifndef __msp430_have_lcd_16_20
#define __msp430_have_lcd_16_20 
#endif
#ifndef __BIGGEST_ALIGNMENT__
#define __BIGGEST_ALIGNMENT__ 2
#endif
#ifndef __BIGGEST_ALIGNMENT_
#define __BIGGEST_ALIGNMENT_ 2
#endif
#ifndef __MSP430_HAS_PORT10_R__
#define __MSP430_HAS_PORT10_R__ 
#endif
#ifndef __MSP430_HAS_PORT10_R_
#define __MSP430_HAS_PORT10_R_ 
#endif
#ifndef UCA1IRRCTL_
#define UCA1IRRCTL_ 0x00CF
#endif
#ifndef UCA1IRRCTL
#define UCA1IRRCTL 0x00CF
#endif
#ifndef P9IN_
#define P9IN_ 0x0008
#endif
#ifndef P9IN
#define P9IN 0x0008
#endif
#ifndef BT_ADLY_0_064
#define BT_ADLY_0_064 0
#endif
#ifndef BTRESET
#define BTRESET 0x40
#endif
#ifndef __DBL_HAS_INFINITY__
#define __DBL_HAS_INFINITY__ 1
#endif
#ifndef __DBL_HAS_INFINITY_
#define __DBL_HAS_INFINITY_ 1
#endif
#ifndef TACCR0_
#define TACCR0_ TA0CCR0_
#endif
#ifndef TACCR0
#define TACCR0 TA0CCR0_
#endif
#ifndef CAREF_OFF
#define CAREF_OFF CAREF_0
#endif
#ifndef GIE
#define GIE 0x0008
#endif
#ifndef TAIV
#define TAIV TA0IV
#endif
#ifndef VLCDEXT
#define VLCDEXT 0x10
#endif
#ifndef TACCR1_
#define TACCR1_ TA0CCR1_
#endif
#ifndef TACCR1
#define TACCR1 TA0CCR1_
#endif
#ifndef P1DIR_
#define P1DIR_ 0x0022
#endif
#ifndef P1DIR
#define P1DIR 0x0022
#endif
#ifndef BTFRFQ0
#define BTFRFQ0 0x08
#endif
#ifndef BTFRFQ1
#define BTFRFQ1 0x10
#endif
#ifndef LCDM20_
#define LCDM20_ LCD_BASE+0x14
#endif
#ifndef LCDM20
#define LCDM20 LCD_BASE+0x14
#endif
#ifndef FLL_DIV0
#define FLL_DIV0 0x01
#endif
#ifndef FLL_DIV1
#define FLL_DIV1 0x02
#endif
#ifndef WDTIS1
#define WDTIS1 0x0002
#endif
#ifndef BLKWRT
#define BLKWRT 0x0080
#endif
#ifndef TACCR2_
#define TACCR2_ TA0CCR2_
#endif
#ifndef TACCR2
#define TACCR2 TA0CCR2_
#endif
#ifndef P4OUT_
#define P4OUT_ 0x001D
#endif
#ifndef P4OUT
#define P4OUT 0x001D
#endif
#ifndef UCA0STAT_
#define UCA0STAT_ 0x0065
#endif
#ifndef UCA0STAT
#define UCA0STAT 0x0065
#endif
#ifndef MC_CONT
#define MC_CONT MC_2
#endif
#ifndef __msp430_headers_timerb_h__
#define __msp430_headers_timerb_h__ 
#endif
#ifndef __msp430_headers_timerb_h_
#define __msp430_headers_timerb_h_ 
#endif
#ifndef UCA1ABCTL_
#define UCA1ABCTL_ 0x00CD
#endif
#ifndef UCA1ABCTL
#define UCA1ABCTL 0x00CD
#endif
#ifndef UCA0IRTCTL_
#define UCA0IRTCTL_ 0x005E
#endif
#ifndef UCA0IRTCTL
#define UCA0IRTCTL 0x005E
#endif
#ifndef SD16SC
#define SD16SC 0x0002
#endif
#ifndef UCSSEL_SMCLK
#define UCSSEL_SMCLK UCSSEL_2
#endif
#ifndef P4SEL_
#define P4SEL_ 0x001F
#endif
#ifndef P4SEL
#define P4SEL 0x001F
#endif
#ifndef VLCDREF0
#define VLCDREF0 0x02
#endif
#ifndef VLCDREF1
#define VLCDREF1 0x04
#endif
#ifndef BT_fLCD_1K
#define BT_fLCD_1K 0
#endif
#ifndef P2DIR_
#define P2DIR_ 0x002A
#endif
#ifndef P2DIR
#define P2DIR 0x002A
#endif
#ifndef LCDSON
#define LCDSON 0x04
#endif
#ifndef __LDBL_HAS_DENORM__
#define __LDBL_HAS_DENORM__ 1
#endif
#ifndef __LDBL_HAS_DENORM_
#define __LDBL_HAS_DENORM_ 1
#endif
#ifndef __DEC128_MAX__
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#endif
#ifndef __DEC128_MAX_
#define __DEC128_MAX_ 9.999999999999999999999999999999999E6144DL
#endif
#ifndef __USING_SJLJ_EXCEPTIONS__
#define __USING_SJLJ_EXCEPTIONS__ 1
#endif
#ifndef __USING_SJLJ_EXCEPTIONS_
#define __USING_SJLJ_EXCEPTIONS_ 1
#endif
#ifndef __DEC32_MIN__
#define __DEC32_MIN__ 1E-95DF
#endif
#ifndef __DEC32_MIN_
#define __DEC32_MIN_ 1E-95DF
#endif
#ifndef SVSCTL_
#define SVSCTL_ 0x0056
#endif
#ifndef SVSCTL
#define SVSCTL 0x0056
#endif
#ifndef TAR_
#define TAR_ TA0R_
#endif
#ifndef TAR
#define TAR TA0R_
#endif
#ifndef __DBL_MAX_EXP__
#define __DBL_MAX_EXP__ 128
#endif
#ifndef __DBL_MAX_EXP_
#define __DBL_MAX_EXP_ 128
#endif
#ifndef __DEC128_EPSILON__
#define __DEC128_EPSILON__ 1E-33DL
#endif
#ifndef __DEC128_EPSILON_
#define __DEC128_EPSILON_ 1E-33DL
#endif
#ifndef P9REN_
#define P9REN_ 0x0016
#endif
#ifndef P9REN
#define P9REN 0x0016
#endif
#ifndef MPY32L_
#define MPY32L_ __MSP430_MPY32_BASE__ + 0x10
#endif
#ifndef MPY32L
#define MPY32L __MSP430_MPY32_BASE__ + 0x10
#endif
#ifndef SCFQ_1M
#define SCFQ_1M 0x1F
#endif
#ifndef __PTRDIFF_MAX__
#define __PTRDIFF_MAX__ 2147483647L
#endif
#ifndef __PTRDIFF_MAX_
#define __PTRDIFF_MAX_ 2147483647L
#endif
#ifndef UCA0CTL0_
#define UCA0CTL0_ 0x0060
#endif
#ifndef UCA0CTL0
#define UCA0CTL0 0x0060
#endif
#ifndef __MSP430_HAS_WDT__
#define __MSP430_HAS_WDT__ 
#endif
#ifndef __MSP430_HAS_WDT_
#define __MSP430_HAS_WDT_ 
#endif
#ifndef SCFQ_2M
#define SCFQ_2M 0x3F
#endif
#ifndef UCA0CTL1_
#define UCA0CTL1_ 0x0061
#endif
#ifndef UCA0CTL1
#define UCA0CTL1 0x0061
#endif
#ifndef SD16INCTL0_
#define SD16INCTL0_ 0x00B0
#endif
#ifndef SD16INCTL0
#define SD16INCTL0 0x00B0
#endif
#ifndef BT_fCLK2_ACLK
#define BT_fCLK2_ACLK 0x00
#endif
#ifndef SD16INCTL1_
#define SD16INCTL1_ 0x00B1
#endif
#ifndef SD16INCTL1
#define SD16INCTL1 0x00B1
#endif
#ifndef SCFQ_4M
#define SCFQ_4M 0x7F
#endif
#ifndef SD16INCTL2_
#define SD16INCTL2_ 0x00B2
#endif
#ifndef SD16INCTL2
#define SD16INCTL2 0x00B2
#endif
#ifndef __LONG_LONG_MAX__
#define __LONG_LONG_MAX__ 9223372036854775807LL
#endif
#ifndef __LONG_LONG_MAX_
#define __LONG_LONG_MAX_ 9223372036854775807LL
#endif
#ifndef TBSSEL_INCLK
#define TBSSEL_INCLK TBSSEL_3
#endif
#ifndef __SIZEOF_SIZE_T__
#define __SIZEOF_SIZE_T__ 2
#endif
#ifndef __SIZEOF_SIZE_T_
#define __SIZEOF_SIZE_T_ 2
#endif
#ifndef OUTMOD0
#define OUTMOD0 0x0020
#endif
#ifndef OUTMOD1
#define OUTMOD1 0x0040
#endif
#ifndef OUTMOD2
#define OUTMOD2 0x0080
#endif
#ifndef MSP430_NO_HWMUL
#define MSP430_NO_HWMUL 1
#endif
#ifndef WAIT
#define WAIT 0x0008
#endif
#ifndef __SIZEOF_WINT_T__
#define __SIZEOF_WINT_T__ 2
#endif
#ifndef __SIZEOF_WINT_T_
#define __SIZEOF_WINT_T_ 2
#endif
#ifndef P9DIR_
#define P9DIR_ 0x000C
#endif
#ifndef P9DIR
#define P9DIR 0x000C
#endif
#ifndef USCIAB0TX_VECTOR
#define USCIAB0TX_VECTOR 16
#endif
#ifndef FSSEL_ACLK
#define FSSEL_ACLK FSSEL_0
#endif
#ifndef IE2_
#define IE2_ 0x0001
#endif
#ifndef IE2
#define IE2 0x0001
#endif
#ifndef P3OUT_
#define P3OUT_ 0x0019
#endif
#ifndef P3OUT
#define P3OUT 0x0019
#endif
#ifndef MPY32H_
#define MPY32H_ __MSP430_MPY32_BASE__ + 0x12
#endif
#ifndef MPY32H
#define MPY32H __MSP430_MPY32_BASE__ + 0x12
#endif
#ifndef SD16GAIN0
#define SD16GAIN0 0x0008
#endif
#ifndef __GXX_ABI_VERSION
#define __GXX_ABI_VERSION 1002
#endif
#ifndef BIT6
#define BIT6 0x0040
#endif
#ifndef __msp430_headers_timera_h__
#define __msp430_headers_timera_h__ 
#endif
#ifndef __msp430_headers_timera_h_
#define __msp430_headers_timera_h_ 
#endif
#ifndef TASSEL0
#define TASSEL0 0x0100
#endif
#ifndef TASSEL1
#define TASSEL1 0x0200
#endif
#ifndef TASSEL2
#define TASSEL2 0x0400
#endif
#ifndef P1IE_
#define P1IE_ 0x0025
#endif
#ifndef P1IE
#define P1IE 0x0025
#endif
#ifndef BUSY
#define BUSY 0x0001
#endif
#ifndef TIMERB1_VECTOR
#define TIMERB1_VECTOR TIMER0_B1_VECTOR
#endif
#ifndef TA0IV_
#define TA0IV_ 0x012E
#endif
#ifndef TA0IV
#define TA0IV 0x012E
#endif
#ifndef SD16DIV0
#define SD16DIV0 0x0040
#endif
#ifndef SD16DIV1
#define SD16DIV1 0x0080
#endif
#ifndef TBCCR0_
#define TBCCR0_ 0x0192
#endif
#ifndef TBCCR0
#define TBCCR0 0x0192
#endif
#ifndef IFG1_
#define IFG1_ 0x0002
#endif
#ifndef IFG1
#define IFG1 0x0002
#endif
#ifndef CCIFG
#define CCIFG 0x0001
#endif
#ifndef TBCCR1_
#define TBCCR1_ 0x0194
#endif
#ifndef TBCCR1
#define TBCCR1 0x0194
#endif
#ifndef MC_STOP
#define MC_STOP MC_0
#endif
#ifndef __MSP430
#define __MSP430 1
#endif
#ifndef CACTL1_
#define CACTL1_ 0x0059
#endif
#ifndef CACTL1
#define CACTL1 0x0059
#endif
#ifndef TBCCR2_
#define TBCCR2_ 0x0196
#endif
#ifndef TBCCR2
#define TBCCR2 0x0196
#endif
#ifndef CACTL24
#define CACTL24 0x10
#endif
#ifndef CACTL25
#define CACTL25 0x20
#endif
#ifndef CACTL26
#define CACTL26 0x40
#endif
#ifndef CACTL27
#define CACTL27 0x80
#endif
#ifndef CACTL2_
#define CACTL2_ 0x005A
#endif
#ifndef CACTL2
#define CACTL2 0x005A
#endif
#ifndef TBCCTL0_
#define TBCCTL0_ 0x0182
#endif
#ifndef TBCCTL0
#define TBCCTL0 0x0182
#endif
#ifndef FLL_DIV_1
#define FLL_DIV_1 0x00
#endif
#ifndef FLL_DIV_2
#define FLL_DIV_2 0x01
#endif
#ifndef FLL_DIV_4
#define FLL_DIV_4 0x02
#endif
#ifndef FLL_DIV_8
#define FLL_DIV_8 0x03
#endif
#ifndef __MSP430_IVCNT__
#define __MSP430_IVCNT__ 16
#endif
#ifndef __MSP430_IVCNT_
#define __MSP430_IVCNT_ 16
#endif
#ifndef TBCCTL1_
#define TBCCTL1_ 0x0184
#endif
#ifndef TBCCTL1
#define TBCCTL1 0x0184
#endif
#ifndef __MSP430_HAS_COMPA__
#define __MSP430_HAS_COMPA__ 
#endif
#ifndef __MSP430_HAS_COMPA_
#define __MSP430_HAS_COMPA_ 
#endif
#ifndef TBCCTL2_
#define TBCCTL2_ 0x0186
#endif
#ifndef TBCCTL2
#define TBCCTL2 0x0186
#endif
#ifndef WDTSSEL
#define WDTSSEL 0x0004
#endif
#ifndef FCTL1_
#define FCTL1_ 0x0128
#endif
#ifndef FCTL1
#define FCTL1 0x0128
#endif
#ifndef __MSP430_MPY32_BASE__
#define __MSP430_MPY32_BASE__ 0x140
#endif
#ifndef __MSP430_MPY32_BASE_
#define __MSP430_MPY32_BASE_ 0x140
#endif
#ifndef WDTIS_0
#define WDTIS_0 0x0000
#endif
#ifndef WDTIS_1
#define WDTIS_1 0x0001
#endif
#ifndef WDTIS_2
#define WDTIS_2 0x0002
#endif
#ifndef WDTIS_3
#define WDTIS_3 0x0003
#endif
#ifndef FCTL2_
#define FCTL2_ 0x012A
#endif
#ifndef FCTL2
#define FCTL2 0x012A
#endif
#ifndef FCTL3_
#define FCTL3_ 0x012C
#endif
#ifndef FCTL3
#define FCTL3 0x012C
#endif
#ifndef BTSSEL
#define BTSSEL 0x80
#endif
#ifndef P1IN_
#define P1IN_ 0x0020
#endif
#ifndef P1IN
#define P1IN 0x0020
#endif
#ifndef BTHOLD
#define BTHOLD 0x40
#endif
#ifndef P10OUT_
#define P10OUT_ 0x000B
#endif
#ifndef P10OUT
#define P10OUT 0x000B
#endif
#ifndef UCA1TXBUF_
#define UCA1TXBUF_ 0x00D7
#endif
#ifndef UCA1TXBUF
#define UCA1TXBUF 0x00D7
#endif
#ifndef CPUOFF
#define CPUOFF 0x0010
#endif
#ifndef RES3_
#define RES3_ __MSP430_MPY32_BASE__ + 0x2A
#endif
#ifndef RES3
#define RES3 __MSP430_MPY32_BASE__ + 0x2A
#endif
#ifndef WDTNMIES
#define WDTNMIES 0x0040
#endif
#ifndef UCA1CTL0_
#define UCA1CTL0_ 0x00D0
#endif
#ifndef UCA1CTL0
#define UCA1CTL0 0x00D0
#endif
#ifndef __DEC128_MIN__
#define __DEC128_MIN__ 1E-6143DL
#endif
#ifndef __DEC128_MIN_
#define __DEC128_MIN_ 1E-6143DL
#endif
#ifndef __REGISTER_PREFIX__
#define __REGISTER_PREFIX__ 
#endif
#ifndef __REGISTER_PREFIX_
#define __REGISTER_PREFIX_ 
#endif
#ifndef SD16REFON
#define SD16REFON 0x0004
#endif
#ifndef __DBL_HAS_DENORM__
#define __DBL_HAS_DENORM__ 1
#endif
#ifndef __DBL_HAS_DENORM_
#define __DBL_HAS_DENORM_ 1
#endif
#ifndef UCA1CTL1_
#define UCA1CTL1_ 0x00D1
#endif
#ifndef UCA1CTL1
#define UCA1CTL1 0x00D1
#endif
#ifndef P2OUT_
#define P2OUT_ 0x0029
#endif
#ifndef P2OUT
#define P2OUT 0x0029
#endif
#ifndef PORT1_VECTOR
#define PORT1_VECTOR 8
#endif
#ifndef FRKEY
#define FRKEY 0x9600
#endif
#ifndef __MSP430_HAS_TA3__
#define __MSP430_HAS_TA3__ 
#endif
#ifndef __MSP430_HAS_TA3_
#define __MSP430_HAS_TA3_ 
#endif
#ifndef __MSP430_HAS_FLASH__
#define __MSP430_HAS_FLASH__ 
#endif
#ifndef __MSP430_HAS_FLASH_
#define __MSP430_HAS_FLASH_ 
#endif
#ifndef LCDREXT
#define LCDREXT 0x20
#endif
#ifndef __NO_INLINE__
#define __NO_INLINE__ 1
#endif
#ifndef __NO_INLINE_
#define __NO_INLINE_ 1
#endif
#ifndef PBIN_
#define PBIN_ 0x0008
#endif
#ifndef PBIN
#define PBIN 0x0008
#endif
#ifndef __MSP430_HAS_USCI_AB0__
#define __MSP430_HAS_USCI_AB0__ 
#endif
#ifndef __MSP430_HAS_USCI_AB0_
#define __MSP430_HAS_USCI_AB0_ 
#endif
#ifndef SD16IV_
#define SD16IV_ __MSP430_SD16IV_BASE__
#endif
#ifndef SD16IV
#define SD16IV __MSP430_SD16IVBASE__
#endif
#ifndef __MSP430_HAS_USCI1__
#define __MSP430_HAS_USCI1__ 
#endif
#ifndef __MSP430_HAS_USCI1_
#define __MSP430_HAS_USCI1_ 
#endif
#ifndef UCA0IRRCTL_
#define UCA0IRRCTL_ 0x005F
#endif
#ifndef UCA0IRRCTL
#define UCA0IRRCTL 0x005F
#endif
#ifndef SCCI
#define SCCI 0x0400
#endif
#ifndef P2SEL_
#define P2SEL_ 0x002E
#endif
#ifndef P2SEL
#define P2SEL 0x002E
#endif
#ifndef __FLT_MANT_DIG__
#define __FLT_MANT_DIG__ 24
#endif
#ifndef __FLT_MANT_DIG_
#define __FLT_MANT_DIG_ 24
#endif
#ifndef SD16INCH0
#define SD16INCH0 0x0001
#endif
#ifndef SD16INCH2
#define SD16INCH2 0x0004
#endif
#ifndef __VERSION__
#define __VERSION__ "4.5.3"
#endif
#ifndef __VERSION_
#define __VERSION_ "4.5.3"
#endif
#ifndef WDTCTL_
#define WDTCTL_ 0x0120
#endif
#ifndef WDTCTL
#define WDTCTL 0x0120
#endif
#ifndef FLL_CTL0_
#define FLL_CTL0_ 0x0053
#endif
#ifndef FLL_CTL0
#define FLL_CTL0 0x0053
#endif
#ifndef SCG0
#define SCG0 0x0040
#endif
#ifndef SCG1
#define SCG1 0x0080
#endif
#ifndef FLL_CTL1_
#define FLL_CTL1_ 0x0054
#endif
#ifndef FLL_CTL1
#define FLL_CTL1 0x0054
#endif
#ifndef TA0CCTL0_
#define TA0CCTL0_ 0x0162
#endif
#ifndef TA0CCTL0
#define TA0CCTL0 0x0162
#endif
#ifndef MC_UPTO_CCR0
#define MC_UPTO_CCR0 MC_1
#endif
#ifndef MAC32H_
#define MAC32H_ __MSP430_MPY32_BASE__ + 0x1A
#endif
#ifndef MAC32H
#define MAC32H __MSP430_MPY32_BASE__ + 0x1A
#endif
#ifndef P10SEL_
#define P10SEL_ 0x000F
#endif
#ifndef P10SEL
#define P10SEL 0x000F
#endif
#ifndef TBSSEL0
#define TBSSEL0 0x0100
#endif
#ifndef TBSSEL1
#define TBSSEL1 0x0200
#endif
#ifndef TBSSEL2
#define TBSSEL2 0x0400
#endif
#ifndef TA0CCTL1_
#define TA0CCTL1_ 0x0164
#endif
#ifndef TA0CCTL1
#define TA0CCTL1 0x0164
#endif
#ifndef CAREF_0
#define CAREF_0 0x00
#endif
#ifndef CAREF_1
#define CAREF_1 0x10
#endif
#ifndef CAREF_2
#define CAREF_2 0x20
#endif
#ifndef CAREF_3
#define CAREF_3 0x30
#endif
#ifndef __IOMACROS_H_
#define __IOMACROS_H_ 
#endif
#ifndef __IOMACROS_H
#define __IOMACROS_H 
#endif
#ifndef TA0CCTL2_
#define TA0CCTL2_ 0x0166
#endif
#ifndef TA0CCTL2
#define TA0CCTL2 0x0166
#endif
#ifndef __msp430_headers_common_h
#define __msp430_headers_common_h 
#endif
#ifndef P4IN_
#define P4IN_ 0x001C
#endif
#ifndef P4IN
#define P4IN 0x001C
#endif
#ifndef VLDOFF
#define VLDOFF 0x00
#endif
#ifndef SD16XDIV0
#define SD16XDIV0 0x0200
#endif
#ifndef SD16XDIV1
#define SD16XDIV1 0x0400
#endif
#ifndef MAC32L_
#define MAC32L_ __MSP430_MPY32_BASE__ + 0x18
#endif
#ifndef MAC32L
#define MAC32L __MSP430_MPY32_BASE__ + 0x18
#endif
#ifndef TACCR0
#define TACCR0 TA0CCR0
#endif
#ifndef TACCR1
#define TACCR1 TA0CCR1
#endif
#ifndef TACCR2
#define TACCR2 TA0CCR2
#endif
#ifndef SUMEXT_
#define SUMEXT_ __MSP430_MPY32_BASE__ + 0x0E
#endif
#ifndef SUMEXT
#define SUMEXT __MSP430_MPY32_BASE__ + 0x0E
#endif
#ifndef TIMER0_B0_VECTOR
#define TIMER0_B0_VECTOR 26
#endif
#ifndef SD16OVIFG
#define SD16OVIFG 0x0020
#endif
#ifndef P1OUT_
#define P1OUT_ 0x0021
#endif
#ifndef P1OUT
#define P1OUT 0x0021
#endif
#ifndef OP2_
#define OP2_ __MSP430_MPY32_BASE__ + 0x08
#endif
#ifndef OP2
#define OP2 __MSP430_MPY32_BASE__ + 0x08
#endif
#ifndef __DEC64_EPSILON__
#define __DEC64_EPSILON__ 1E-15DD
#endif
#ifndef __DEC64_EPSILON_
#define __DEC64_EPSILON_ 1E-15DD
#endif
#ifndef P1SEL_
#define P1SEL_ 0x0026
#endif
#ifndef P1SEL
#define P1SEL 0x0026
#endif
#ifndef OUT
#define OUT 0x0004
#endif
#ifndef CM_POS
#define CM_POS CM_1
#endif
#ifndef UCB0I2CIE_
#define UCB0I2CIE_ 0x006C
#endif
#ifndef UCB0I2CIE
#define UCB0I2CIE 0x006C
#endif
#ifndef __MSP430_HAS_PORT9_R__
#define __MSP430_HAS_PORT9_R__ 
#endif
#ifndef __MSP430_HAS_PORT9_R_
#define __MSP430_HAS_PORT9_R_ 
#endif
#ifndef FSSEL_SMCLK
#define FSSEL_SMCLK FSSEL_2
#endif
#ifndef TASSEL_SMCLK
#define TASSEL_SMCLK TASSEL_2
#endif
#ifndef __SIZE_TYPE__
#define __SIZE_TYPE__ unsigned int
#endif
#ifndef __SIZE_TYPE_
#define __SIZE_TYPE_ unsigned int
#endif
#ifndef TBCLR
#define TBCLR 0x0004
#endif
#ifndef CARSEL
#define CARSEL 0x40
#endif
#ifndef LCDM1_
#define LCDM1_ LCDMEM_
#endif
#ifndef LCDM1
#define LCDM1 LCDMEM_
#endif
#ifndef SELM_XT2
#define SELM_XT2 0x10
#endif
#ifndef SD16INTDLY0
#define SD16INTDLY0 0x0040
#endif
#ifndef SD16INTDLY1
#define SD16INTDLY1 0x0080
#endif
#ifndef BTDIV
#define BTDIV 0x20
#endif
#ifndef LCDM2_
#define LCDM2_ LCD_BASE+0x2
#endif
#ifndef LCDM2
#define LCDM2 LCD_BASE+0x2
#endif
#ifndef SCS
#define SCS 0x0800
#endif
#ifndef BT_fLCD_DIV32
#define BT_fLCD_DIV32 0
#endif
#ifndef LPM0
#define LPM0 CPUOFF
#endif
#ifndef LPM2
#define LPM2 SCG1+CPUOFF
#endif
#ifndef LCDM3_
#define LCDM3_ LCD_BASE+0x3
#endif
#ifndef LCDM3
#define LCDM3 LCD_BASE+0x3
#endif
#ifndef LPM4
#define LPM4 SCG1+SCG0+OSCOFF+CPUOFF
#endif
#ifndef RTCTL_
#define RTCTL_ 0x0040
#endif
#ifndef RTCTL
#define RTCTL 0x0040
#endif
#ifndef LCDM4_
#define LCDM4_ LCD_BASE+0x4
#endif
#ifndef LCDM4
#define LCDM4 LCD_BASE+0x4
#endif
#ifndef UCB0RXBUF_
#define UCB0RXBUF_ 0x006E
#endif
#ifndef UCB0RXBUF
#define UCB0RXBUF 0x006E
#endif
#ifndef P7IN_
#define P7IN_ 0x0038
#endif
#ifndef P7IN
#define P7IN 0x0038
#endif
#ifndef __MSP430_HEADERS_MPY32_H
#define __MSP430_HEADERS_MPY32_H 
#endif
#ifndef TBIE
#define TBIE 0x0002
#endif
#ifndef __FLT_RADIX__
#define __FLT_RADIX__ 2
#endif
#ifndef __FLT_RADIX_
#define __FLT_RADIX_ 2
#endif
#ifndef LCDAVCTL0_
#define LCDAVCTL0_ 0x00AE
#endif
#ifndef LCDAVCTL0
#define LCDAVCTL0 0x00AE
#endif
#ifndef LCDM5_
#define LCDM5_ LCD_BASE+0x5
#endif
#ifndef LCDM5
#define LCDM5 LCD_BASE+0x5
#endif
#ifndef TIMERB0_VECTOR
#define TIMERB0_VECTOR TIMER0_B0_VECTOR
#endif
#ifndef __LDBL_EPSILON__
#define __LDBL_EPSILON__ 1.19209290e-7L
#endif
#ifndef __LDBL_EPSILON_
#define __LDBL_EPSILON_ 1.19209290e-7L
#endif
#ifndef OUTMOD_RESET
#define OUTMOD_RESET OUTMOD_5
#endif
#ifndef LCDAVCTL1_
#define LCDAVCTL1_ 0x00AF
#endif
#ifndef LCDAVCTL1
#define LCDAVCTL1 0x00AF
#endif
#ifndef LCDM6_
#define LCDM6_ LCD_BASE+0x6
#endif
#ifndef LCDM6
#define LCDM6 LCD_BASE+0x6
#endif
#ifndef FLLD0
#define FLLD0 0x40
#endif
#ifndef FLLD1
#define FLLD1 0x80
#endif
#ifndef LCDM7_
#define LCDM7_ LCD_BASE+0x7
#endif
#ifndef LCDM7
#define LCDM7 LCD_BASE+0x7
#endif
#ifndef LCDM8_
#define LCDM8_ LCD_BASE+0x8
#endif
#ifndef LCDM8
#define LCDM8 LCD_BASE+0x8
#endif
#ifndef SD16IFG
#define SD16IFG 0x0004
#endif
#ifndef LCDM9_
#define LCDM9_ LCD_BASE+0x9
#endif
#ifndef LCDM9
#define LCDM9 LCD_BASE+0x9
#endif
#ifndef ACCVIFG
#define ACCVIFG 0x0004
#endif
#ifndef UCSSEL_ACLK
#define UCSSEL_ACLK UCSSEL_1
#endif
#ifndef CM_NEG
#define CM_NEG CM_2
#endif
#ifndef SD16CCTL0_
#define SD16CCTL0_ 0x0102
#endif
#ifndef SD16CCTL0
#define SD16CCTL0 0x0102
#endif
#ifndef __SIZEOF_PTRDIFF_T__
#define __SIZEOF_PTRDIFF_T__ 4
#endif
#ifndef __SIZEOF_PTRDIFF_T_
#define __SIZEOF_PTRDIFF_T_ 4
#endif
#ifndef FXKEY
#define FXKEY 0x3300
#endif
#ifndef SD16CCTL1_
#define SD16CCTL1_ 0x0104
#endif
#ifndef SD16CCTL1
#define SD16CCTL1 0x0104
#endif
#ifndef SD16MEM0_
#define SD16MEM0_ __MSP430_SD16MEM_BASE__ + 0x00
#endif
#ifndef SD16MEM0
#define SD16MEM0 __MSP430_SD16MEM_BASE__ + 0x00
#endif
#ifndef SD16MEM1_
#define SD16MEM1_ __MSP430_SD16MEM_BASE__ + 0x02
#endif
#ifndef SD16MEM1
#define SD16MEM1 __MSP430_SD16MEM_BASE__ + 0x02
#endif
#ifndef PORON
#define PORON 0x08
#endif
#ifndef TBR_
#define TBR_ 0x0190
#endif
#ifndef TBR
#define TBR 0x0190
#endif
#ifndef SD16MEM2_
#define SD16MEM2_ __MSP430_SD16MEM_BASE__ + 0x04
#endif
#ifndef SD16MEM2
#define SD16MEM2 __MSP430_SD16MEM_BASE__ + 0x04
#endif
#ifndef __MSP430_HAS_BT_RTC__
#define __MSP430_HAS_BT_RTC__ 
#endif
#ifndef __MSP430_HAS_BT_RTC_
#define __MSP430_HAS_BT_RTC_ 
#endif
#ifndef __DEC32_SUBNORMAL_MIN__
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#endif
#ifndef __DEC32_SUBNORMAL_MIN_
#define __DEC32_SUBNORMAL_MIN_ 0.000001E-95DF
#endif
#ifndef NMI_VECTOR
#define NMI_VECTOR 28
#endif
#ifndef TAIV_CCR1
#define TAIV_CCR1 0x02
#endif
#ifndef __MSP430_HAS_PORT8_R__
#define __MSP430_HAS_PORT8_R__ 
#endif
#ifndef __MSP430_HAS_PORT8_R_
#define __MSP430_HAS_PORT8_R_ 
#endif
#ifndef SD16SSEL_ACLK
#define SD16SSEL_ACLK SD16SSEL_2
#endif
#ifndef LCDMA_
#define LCDMA_ LCDM10_
#endif
#ifndef LCDMA
#define LCDMA LCDM10_
#endif
#ifndef __MSP430F110__
#define __MSP430F110__ 1
#endif
#ifndef __MSP430F110_
#define __MSP430F110_ 1
#endif
#ifndef LCDMEM_
#define LCDMEM_ LCD_BASE+1
#endif
#ifndef LCDMEM
#define LCDMEM LCD_BASE+1
#endif
#ifndef LCDMB_
#define LCDMB_ LCDM11_
#endif
#ifndef LCDMB
#define LCDMB LCDM11_
#endif
#ifndef UC1IE_
#define UC1IE_ 0x0006
#endif
#ifndef UC1IE
#define UC1IE 0x0006
#endif
#ifndef LCDMC_
#define LCDMC_ LCDM12_
#endif
#ifndef LCDMC
#define LCDMC LCDM12_
#endif
#ifndef __FLT_HAS_QUIET_NAN__
#define __FLT_HAS_QUIET_NAN__ 1
#endif
#ifndef __FLT_HAS_QUIET_NAN_
#define __FLT_HAS_QUIET_NAN_ 1
#endif
#ifndef __FLT_MAX_10_EXP__
#define __FLT_MAX_10_EXP__ 38
#endif
#ifndef __FLT_MAX_10_EXP_
#define __FLT_MAX_10_EXP_ 38
#endif
#ifndef RTCMIN
#define RTCMIN RTCNT2
#endif
#ifndef LCDMD_
#define LCDMD_ LCDM13_
#endif
#ifndef LCDMD
#define LCDMD LCDM13_
#endif
#ifndef __LONG_MAX__
#define __LONG_MAX__ 2147483647L
#endif
#ifndef __LONG_MAX_
#define __LONG_MAX_ 2147483647L
#endif
#ifndef __DEC128_SUBNORMAL_MIN__
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#endif
#ifndef __DEC128_SUBNORMAL_MIN_
#define __DEC128_SUBNORMAL_MIN_ 0.000000000000000000000000000000001E-6143DL
#endif
#ifndef RTCNT1_
#define RTCNT1_ 0x0042
#endif
#ifndef RTCNT1
#define RTCNT1 0x0042
#endif
#ifndef LCDMEM
#define LCDMEM LCDMEM_
#endif
#ifndef __FLT_HAS_INFINITY__
#define __FLT_HAS_INFINITY__ 1
#endif
#ifndef __FLT_HAS_INFINITY_
#define __FLT_HAS_INFINITY_ 1
#endif
#ifndef LCDME_
#define LCDME_ LCDM14_
#endif
#ifndef LCDME
#define LCDME LCDM14_
#endif
#ifndef BT_fCLK2_MCLK
#define BT_fCLK2_MCLK BTSSEL
#endif
#ifndef SD16GAIN2
#define SD16GAIN2 0x0020
#endif
#ifndef TASSEL_INCLK
#define TASSEL_INCLK TASSEL_3
#endif
#ifndef __MSP430_HAS_FLLPLUS__
#define __MSP430_HAS_FLLPLUS__ 
#endif
#ifndef __MSP430_HAS_FLLPLUS_
#define __MSP430_HAS_FLLPLUS_ 
#endif
#ifndef __MSP430_HAS_SD16_A__
#define __MSP430_HAS_SD16_A__ 
#endif
#ifndef __MSP430_HAS_SD16_A_
#define __MSP430_HAS_SD16_A_ 
#endif
#ifndef RTCNT2_
#define RTCNT2_ 0x0043
#endif
#ifndef RTCNT2
#define RTCNT2 0x0043
#endif
#ifndef LCDMF_
#define LCDMF_ LCDM15_
#endif
#ifndef LCDMF
#define LCDMF LCDM15_
#endif
#ifndef __DEC64_MAX__
#define __DEC64_MAX__ 9.999999999999999E384DD
#endif
#ifndef __DEC64_MAX_
#define __DEC64_MAX_ 9.999999999999999E384DD
#endif
#ifndef RTCNT3_
#define RTCNT3_ 0x0044
#endif
#ifndef RTCNT3
#define RTCNT3 0x0044
#endif
#ifndef TIMERA1_VECTOR
#define TIMERA1_VECTOR TIMER0_A1_VECTOR
#endif
#ifndef __CHAR16_TYPE__
#define __CHAR16_TYPE__ short unsigned int
#endif
#ifndef __CHAR16_TYPE_
#define __CHAR16_TYPE_ short unsigned int
#endif
#ifndef TA0CCR0_
#define TA0CCR0_ 0x0172
#endif
#ifndef TA0CCR0
#define TA0CCR0 0x0172
#endif
#ifndef __PRAGMA_REDEFINE_EXTNAME
#define __PRAGMA_REDEFINE_EXTNAME 1
#endif
#ifndef RTCNT4_
#define RTCNT4_ 0x0045
#endif
#ifndef RTCNT4
#define RTCNT4 0x0045
#endif
#ifndef WDTNMI
#define WDTNMI 0x0020
#endif
#ifndef TA0CCR1_
#define TA0CCR1_ 0x0174
#endif
#ifndef TA0CCR1
#define TA0CCR1 0x0174
#endif
#ifndef OUTMOD_OUT
#define OUTMOD_OUT OUTMOD_0
#endif
#ifndef __DEC64_MANT_DIG__
#define __DEC64_MANT_DIG__ 16
#endif
#ifndef __DEC64_MANT_DIG_
#define __DEC64_MANT_DIG_ 16
#endif
#ifndef TA0CCR2_
#define TA0CCR2_ 0x0176
#endif
#ifndef TA0CCR2
#define TA0CCR2 0x0176
#endif
#ifndef FSSEL_MCLK
#define FSSEL_MCLK FSSEL_1
#endif
#ifndef P8REN_
#define P8REN_ 0x0015
#endif
#ifndef P8REN
#define P8REN 0x0015
#endif
#ifndef UCB1I2COA_
#define UCB1I2COA_ 0x017C
#endif
#ifndef UCB1I2COA
#define UCB1I2COA 0x017C
#endif
#ifndef LCD2B
#define LCD2B 0x01
#endif
#ifndef WDT_VECTOR
#define WDT_VECTOR 20
#endif
#ifndef P3SEL_
#define P3SEL_ 0x001B
#endif
#ifndef P3SEL
#define P3SEL 0x001B
#endif
#ifndef __DEC32_MAX_EXP__
#define __DEC32_MAX_EXP__ 97
#endif
#ifndef __DEC32_MAX_EXP_
#define __DEC32_MAX_EXP_ 97
#endif
#ifndef LPM1
#define LPM1 SCG0+CPUOFF
#endif
#ifndef LPM3
#define LPM3 SCG1+SCG0+CPUOFF
#endif
#ifndef __MSP430_HAS_LCD_A__
#define __MSP430_HAS_LCD_A__ 
#endif
#ifndef __MSP430_HAS_LCD_A_
#define __MSP430_HAS_LCD_A_ 
#endif
#ifndef XT2OFF
#define XT2OFF 0x20
#endif
#ifndef OUTMOD_SET
#define OUTMOD_SET OUTMOD_1
#endif
#ifndef CAREF_VT
#define CAREF_VT CAREF_3
#endif
#ifndef MPYS32H_
#define MPYS32H_ __MSP430_MPY32_BASE__ + 0x16
#endif
#ifndef MPYS32H
#define MPYS32H __MSP430_MPY32_BASE__ + 0x16
#endif
#ifndef __LDBL_MANT_DIG__
#define __LDBL_MANT_DIG__ 24
#endif
#ifndef __LDBL_MANT_DIG_
#define __LDBL_MANT_DIG_ 24
#endif
#ifndef __MSP430_HAS_PORT7_R__
#define __MSP430_HAS_PORT7_R__ 
#endif
#ifndef __MSP430_HAS_PORT7_R_
#define __MSP430_HAS_PORT7_R_ 
#endif
#ifndef SLSHR0
#define SLSHR0 0x0200
#endif
#ifndef SLSHR1
#define SLSHR1 0x0400
#endif
#ifndef __DBL_HAS_QUIET_NAN__
#define __DBL_HAS_QUIET_NAN__ 1
#endif
#ifndef __DBL_HAS_QUIET_NAN_
#define __DBL_HAS_QUIET_NAN_ 1
#endif
#ifndef SD16BUF1
#define SD16BUF1 0x4000
#endif
#ifndef MPYS32L_
#define MPYS32L_ __MSP430_MPY32_BASE__ + 0x14
#endif
#ifndef MPYS32L
#define MPYS32L __MSP430_MPY32_BASE__ + 0x14
#endif
#ifndef SD16VMIDON
#define SD16VMIDON 0x0008
#endif
#ifndef __WCHAR_TYPE__
#define __WCHAR_TYPE__ int
#endif
#ifndef __WCHAR_TYPE_
#define __WCHAR_TYPE_ int
#endif
#ifndef __SIZEOF_FLOAT__
#define __SIZEOF_FLOAT__ 4
#endif
#ifndef __SIZEOF_FLOAT_
#define __SIZEOF_FLOAT_ 4
#endif
#ifndef LCDMX0
#define LCDMX0 0x08
#endif
#ifndef LCDMX1
#define LCDMX1 0x10
#endif
#ifndef SD16UNI
#define SD16UNI 0x1000
#endif
#ifndef OUTMOD_TOGGLE_RESET
#define OUTMOD_TOGGLE_RESET OUTMOD_2
#endif
#ifndef WRT
#define WRT 0x0040
#endif
#ifndef CAREF_025
#define CAREF_025 CAREF_1
#endif
#ifndef WDTPW
#define WDTPW 0x5A00
#endif
#ifndef CAREF0
#define CAREF0 0x10
#endif
#ifndef CAREF1
#define CAREF1 0x20
#endif
#ifndef VLD_1_8V
#define VLD_1_8V 0x10
#endif
#ifndef __FLT_DIG__
#define __FLT_DIG__ 6
#endif
#ifndef __FLT_DIG_
#define __FLT_DIG_ 6
#endif
#ifndef __MSPGCC__
#define __MSPGCC__ 20110706
#endif
#ifndef __MSPGCC_
#define __MSPGCC_ 20110706
#endif
#ifndef CAREF_050
#define CAREF_050 CAREF_2
#endif
#ifndef __MSP430_HAS_USCI_AB1__
#define __MSP430_HAS_USCI_AB1__ 
#endif
#ifndef __MSP430_HAS_USCI_AB1_
#define __MSP430_HAS_USCI_AB1_ 
#endif
#ifndef LCDFREQ0
#define LCDFREQ0 0x20
#endif
#ifndef LCDFREQ1
#define LCDFREQ1 0x40
#endif
#ifndef LCDFREQ2
#define LCDFREQ2 0x80
#endif
#ifndef __INT_MAX__
#define __INT_MAX__ 32767
#endif
#ifndef __INT_MAX_
#define __INT_MAX_ 32767
#endif
#ifndef MACS_
#define MACS_ __MSP430_MPY32_BASE__ + 0x06
#endif
#ifndef MACS
#define MACS __MSP430_MPY32_BASE__ + 0x06
#endif
#ifndef CNTL0
#define CNTL0 0x0800
#endif
#ifndef CNTL1
#define CNTL1 0x1000
#endif
#ifndef WDTTMSEL
#define WDTTMSEL 0x0010
#endif
#ifndef __msp430_headers_basic_timer_h
#define __msp430_headers_basic_timer_h 
#endif
#ifndef USCIAB1RX_VECTOR
#define USCIAB1RX_VECTOR 6
#endif
#ifndef P2IE_
#define P2IE_ 0x002D
#endif
#ifndef P2IE
#define P2IE 0x002D
#endif
#ifndef P7REN_
#define P7REN_ 0x0014
#endif
#ifndef P7REN
#define P7REN 0x0014
#endif
#ifndef XTS_FLL
#define XTS_FLL 0x40
#endif
#ifndef __FLT_MAX_EXP__
#define __FLT_MAX_EXP__ 128
#endif
#ifndef __FLT_MAX_EXP_
#define __FLT_MAX_EXP_ 128
#endif
#ifndef UCA0RXBUF_
#define UCA0RXBUF_ 0x0066
#endif
#ifndef UCA0RXBUF
#define UCA0RXBUF 0x0066
#endif
#ifndef __DBL_MANT_DIG__
#define __DBL_MANT_DIG__ 24
#endif
#ifndef __DBL_MANT_DIG_
#define __DBL_MANT_DIG_ 24
#endif
#ifndef UCB1I2CSA_
#define UCB1I2CSA_ 0x017E
#endif
#ifndef UCB1I2CSA
#define UCB1I2CSA 0x017E
#endif
#ifndef __DEC64_MIN__
#define __DEC64_MIN__ 1E-383DD
#endif
#ifndef __DEC64_MIN_
#define __DEC64_MIN_ 1E-383DD
#endif
#ifndef __WINT_TYPE__
#define __WINT_TYPE__ unsigned int
#endif
#ifndef __WINT_TYPE_
#define __WINT_TYPE_ unsigned int
#endif
#ifndef __SIZEOF_SHORT__
#define __SIZEOF_SHORT__ 2
#endif
#ifndef __SIZEOF_SHORT_
#define __SIZEOF_SHORT_ 2
#endif
#ifndef UCB0TXBUF_
#define UCB0TXBUF_ 0x006F
#endif
#ifndef UCB0TXBUF
#define UCB0TXBUF 0x006F
#endif
#ifndef CAOUT
#define CAOUT 0x01
#endif
#ifndef __msp430_headers_lcd_a_h
#define __msp430_headers_lcd_a_h 
#endif
#ifndef RTCYEARH_
#define RTCYEARH_ 0x004F
#endif
#ifndef RTCYEARH
#define RTCYEARH 0x004F
#endif
#ifndef XT1OF
#define XT1OF 0x04
#endif
#ifndef __msp430_headers_gpio_h
#define __msp430_headers_gpio_h 
#endif
#ifndef CCIE
#define CCIE 0x0010
#endif
#ifndef MAC_
#define MAC_ __MSP430_MPY32_BASE__ + 0x04
#endif
#ifndef MAC
#define MAC __MSP430_MPY32_BASE__ + 0x04
#endif
#ifndef TA0CTL_
#define TA0CTL_ 0x0160
#endif
#ifndef TA0CTL
#define TA0CTL 0x0160
#endif
#ifndef IFG2_
#define IFG2_ 0x0003
#endif
#ifndef IFG2
#define IFG2 0x0003
#endif
#ifndef __MSP430_HAS_USCI__
#define __MSP430_HAS_USCI__ 
#endif
#ifndef __MSP430_HAS_USCI_
#define __MSP430_HAS_USCI_ 
#endif
#ifndef LCDON
#define LCDON 0x01
#endif
#ifndef RTCYEARL_
#define RTCYEARL_ 0x004E
#endif
#ifndef RTCYEARL
#define RTCYEARL 0x004E
#endif
#ifndef __LDBL_MAX_10_EXP__
#define __LDBL_MAX_10_EXP__ 38
#endif
#ifndef __LDBL_MAX_10_EXP_
#define __LDBL_MAX_10_EXP_ 38
#endif
#ifndef P2IN_
#define P2IN_ 0x0028
#endif
#ifndef P2IN
#define P2IN 0x0028
#endif
#ifndef P8DIR_
#define P8DIR_ 0x003D
#endif
#ifndef P8DIR
#define P8DIR 0x003D
#endif
#ifndef __MSP430_HAS_SVS__
#define __MSP430_HAS_SVS__ 
#endif
#ifndef __MSP430_HAS_SVS_
#define __MSP430_HAS_SVS_ 
#endif
#ifndef LCDS0
#define LCDS0 0x01
#endif
#ifndef LCDS4
#define LCDS4 0x02
#endif
#ifndef __SIZEOF_WCHAR_T__
#define __SIZEOF_WCHAR_T__ 2
#endif
#ifndef __SIZEOF_WCHAR_T_
#define __SIZEOF_WCHAR_T_ 2
#endif
#ifndef CLLD0
#define CLLD0 0x0200
#endif
#ifndef CLLD1
#define CLLD1 0x0400
#endif
#ifndef OUTMOD_SET_RESET
#define OUTMOD_SET_RESET OUTMOD_3
#endif
#ifndef BTCNT1_
#define BTCNT1_ 0x0046
#endif
#ifndef BTCNT1
#define BTCNT1 0x0046
#endif
#ifndef BTCNT2_
#define BTCNT2_ 0x0047
#endif
#ifndef BTCNT2
#define BTCNT2 0x0047
#endif
#ifndef OUTMOD_TOGGLE_SET
#define OUTMOD_TOGGLE_SET OUTMOD_6
#endif
#ifndef UCA1STAT_
#define UCA1STAT_ 0x00D5
#endif
#ifndef UCA1STAT
#define UCA1STAT 0x00D5
#endif
#ifndef CCTL0
#define CCTL0 TA0CCTL0
#endif
#ifndef CCTL1
#define CCTL1 TA0CCTL1
#endif
#ifndef CCTL2
#define CCTL2 TA0CCTL2
#endif
#ifndef CCR0
#define CCR0 TA0CCR0
#endif
#ifndef CCR1
#define CCR1 TA0CCR1
#endif
#ifndef CCR2
#define CCR2 TA0CCR2
#endif
#ifndef __MSP430_HAS_TB3__
#define __MSP430_HAS_TB3__ 
#endif
#ifndef __MSP430_HAS_TB3_
#define __MSP430_HAS_TB3_ 
#endif
#ifndef TAIFG
#define TAIFG 0x0001
#endif
#ifndef RTCCTL_
#define RTCCTL_ 0x0041
#endif
#ifndef RTCCTL
#define RTCCTL 0x0041
#endif
#ifndef LCDS8
#define LCDS8 0x04
#endif
#ifndef UCA0ABCTL_
#define UCA0ABCTL_ 0x005D
#endif
#ifndef UCA0ABCTL
#define UCA0ABCTL 0x005D
#endif
#ifndef ID0
#define ID0 0x0040
#endif
#ifndef ID1
#define ID1 0x0080
#endif
#ifndef CCIS0
#define CCIS0 0x1000
#endif
#ifndef CCIS1
#define CCIS1 0x2000
#endif
#ifndef TAR
#define TAR TA0R
#endif
#ifndef __MSP430_HAS_SD16_CH1__
#define __MSP430_HAS_SD16_CH1__ 
#endif
#ifndef __MSP430_HAS_SD16_CH1_
#define __MSP430_HAS_SD16_CH1_ 
#endif
#ifndef TIMERA0_VECTOR
#define TIMERA0_VECTOR TIMER0_A0_VECTOR
#endif
#ifndef SD16OVIE
#define SD16OVIE 0x0002
#endif
#ifndef __DEC_EVAL_METHOD__
#define __DEC_EVAL_METHOD__ 2
#endif
#ifndef __DEC_EVAL_METHOD_
#define __DEC_EVAL_METHOD_ 2
#endif
#ifndef LFOF
#define LFOF 0x02
#endif
#ifndef SD16PRE0_
#define SD16PRE0_ 0x00B8
#endif
#ifndef SD16PRE0
#define SD16PRE0 0x00B8
#endif
#ifndef UCB0CTL0_
#define UCB0CTL0_ 0x0068
#endif
#ifndef UCB0CTL0
#define UCB0CTL0 0x0068
#endif
#ifndef LCDACTL_
#define LCDACTL_ 0x0090
#endif
#ifndef LCDACTL
#define LCDACTL 0x0090
#endif
#ifndef __MSP430_HAS_PORTA__
#define __MSP430_HAS_PORTA__ 
#endif
#ifndef __MSP430_HAS_PORTA_
#define __MSP430_HAS_PORTA_ 
#endif
#ifndef SD16PRE1_
#define SD16PRE1_ 0x00B9
#endif
#ifndef SD16PRE1
#define SD16PRE1 0x00B9
#endif
#ifndef __MSP430_HAS_PORT5_R__
#define __MSP430_HAS_PORT5_R__ 
#endif
#ifndef __MSP430_HAS_PORT5_R_
#define __MSP430_HAS_PORT5_R_ 
#endif
#ifndef UCB0CTL1_
#define UCB0CTL1_ 0x0069
#endif
#ifndef UCB0CTL1
#define UCB0CTL1 0x0069
#endif
#ifndef TAIE
#define TAIE 0x0002
#endif
#ifndef BT_fCLK2_ACLK_DIV256
#define BT_fCLK2_ACLK_DIV256 BTDIV
#endif
#ifndef ERASE
#define ERASE 0x0002
#endif
#ifndef SD16PRE2_
#define SD16PRE2_ 0x00BA
#endif
#ifndef SD16PRE2
#define SD16PRE2 0x00BA
#endif
#ifndef SCFI0_
#define SCFI0_ 0x0050
#endif
#ifndef SCFI0
#define SCFI0 0x0050
#endif
#ifndef UCA0MCTL_
#define UCA0MCTL_ 0x0064
#endif
#ifndef UCA0MCTL
#define UCA0MCTL 0x0064
#endif
#ifndef __INTMAX_MAX__
#define __INTMAX_MAX__ 9223372036854775807LL
#endif
#ifndef __INTMAX_MAX_
#define __INTMAX_MAX_ 9223372036854775807LL
#endif
#ifndef SCFI1_
#define SCFI1_ 0x0051
#endif
#ifndef SCFI1
#define SCFI1 0x0051
#endif
#ifndef __FLT_DENORM_MIN__
#define __FLT_DENORM_MIN__ 1.40129846e-45F
#endif
#ifndef __FLT_DENORM_MIN_
#define __FLT_DENORM_MIN_ 1.40129846e-45F
#endif
#ifndef P5IN_
#define P5IN_ 0x0030
#endif
#ifndef P5IN
#define P5IN 0x0030
#endif
#ifndef P7DIR_
#define P7DIR_ 0x003C
#endif
#ifndef P7DIR
#define P7DIR 0x003C
#endif
#ifndef SCFQ_128K
#define SCFQ_128K 0x03
#endif
#ifndef __CHAR32_TYPE__
#define __CHAR32_TYPE__ unsigned int
#endif
#ifndef __CHAR32_TYPE_
#define __CHAR32_TYPE_ unsigned int
#endif
#ifndef __FLT_MAX__
#define __FLT_MAX__ 3.40282347e+38F
#endif
#ifndef __FLT_MAX_
#define __FLT_MAX_ 3.40282347e+38F
#endif
#ifndef TBCLGRP0
#define TBCLGRP0 0x2000
#endif
#ifndef TBCLGRP1
#define TBCLGRP1 0x4000
#endif
#ifndef RTCTIM0
#define RTCTIM0 RTCNT12
#endif
#ifndef RTCTIM1
#define RTCTIM1 RTCNT34
#endif
#ifndef UCB0STAT_
#define UCB0STAT_ 0x006D
#endif
#ifndef UCB0STAT
#define UCB0STAT 0x006D
#endif
#ifndef TAIV_
#define TAIV_ TA0IV_
#endif
#ifndef TAIV
#define TAIV TA0IV_
#endif
#ifndef SD16SSEL_TACLK
#define SD16SSEL_TACLK SD16SSEL_3
#endif
#ifndef USCIAB0RX_VECTOR
#define USCIAB0RX_VECTOR 18
#endif
#ifndef __SIZEOF_DOUBLE__
#define __SIZEOF_DOUBLE__ 4
#endif
#ifndef __SIZEOF_DOUBLE_
#define __SIZEOF_DOUBLE_ 4
#endif
#ifndef BASICTIMER_VECTOR
#define BASICTIMER_VECTOR 0
#endif
#ifndef WDTHOLD
#define WDTHOLD 0x0080
#endif
#ifndef __INTMAX_TYPE__
#define __INTMAX_TYPE__ long long int
#endif
#ifndef __INTMAX_TYPE_
#define __INTMAX_TYPE_ long long int
#endif
#ifndef __DEC128_MAX_EXP__
#define __DEC128_MAX_EXP__ 6145
#endif
#ifndef __DEC128_MAX_EXP_
#define __DEC128_MAX_EXP_ 6145
#endif
#ifndef SHR0
#define SHR0 0x2000
#endif
#ifndef SHR1
#define SHR1 0x4000
#endif
#ifndef FLLD_1
#define FLLD_1 0
#endif
#ifndef P5REN_
#define P5REN_ 0x0012
#endif
#ifndef P5REN
#define P5REN 0x0012
#endif
#ifndef SD16GRP
#define SD16GRP 0x0001
#endif
#ifndef UCB1STAT_
#define UCB1STAT_ 0x00DD
#endif
#ifndef UCB1STAT
#define UCB1STAT 0x00DD
#endif
#ifndef __GNUC_MINOR__
#define __GNUC_MINOR__ 5
#endif
#ifndef __GNUC_MINOR_
#define __GNUC_MINOR_ 5
#endif
#ifndef __UINTMAX_MAX__
#define __UINTMAX_MAX__ 18446744073709551615ULL
#endif
#ifndef __UINTMAX_MAX_
#define __UINTMAX_MAX_ 18446744073709551615ULL
#endif
#ifndef SD16BUF0
#define SD16BUF0 0x2000
#endif
#ifndef __DEC32_MANT_DIG__
#define __DEC32_MANT_DIG__ 7
#endif
#ifndef __DEC32_MANT_DIG_
#define __DEC32_MANT_DIG_ 7
#endif
#ifndef SD16BUFG
#define SD16BUFG 0x8000
#endif
#ifndef COMPARATORA_VECTOR
#define COMPARATORA_VECTOR 22
#endif
#ifndef __DBL_MAX_10_EXP__
#define __DBL_MAX_10_EXP__ 38
#endif
#ifndef __DBL_MAX_10_EXP_
#define __DBL_MAX_10_EXP_ 38
#endif
#ifndef __LDBL_DENORM_MIN__
#define __LDBL_DENORM_MIN__ 1.40129846e-45L
#endif
#ifndef __LDBL_DENORM_MIN_
#define __LDBL_DENORM_MIN_ 1.40129846e-45L
#endif
#ifndef UCA1IRTCTL_
#define UCA1IRTCTL_ 0x00CE
#endif
#ifndef UCA1IRTCTL
#define UCA1IRTCTL 0x00CE
#endif
#ifndef SD16INCH1
#define SD16INCH1 0x0002
#endif
#ifndef __MSP430_HAS_PORT4_R__
#define __MSP430_HAS_PORT4_R__ 
#endif
#ifndef __MSP430_HAS_PORT4_R_
#define __MSP430_HAS_PORT4_R_ 
#endif
#ifndef TACCTL0_
#define TACCTL0_ TA0CCTL0_
#endif
#ifndef TACCTL0
#define TACCTL0 TA0CCTL0_
#endif
#ifndef __STDC__
#define __STDC__ 1
#endif
#ifndef __STDC_
#define __STDC_ 1
#endif
#ifndef MC1
#define MC1 0x0020
#endif
#ifndef __PTRDIFF_TYPE__
#define __PTRDIFF_TYPE__ long int
#endif
#ifndef __PTRDIFF_TYPE_
#define __PTRDIFF_TYPE_ long int
#endif
#ifndef TAIV_OVERFLOW
#define TAIV_OVERFLOW 0x0A
#endif
#ifndef SCFQCTL_
#define SCFQCTL_ 0x0052
#endif
#ifndef SCFQCTL
#define SCFQCTL 0x0052
#endif
#ifndef P2IES_
#define P2IES_ 0x002C
#endif
#ifndef P2IES
#define P2IES 0x002C
#endif
#ifndef TACCTL2_
#define TACCTL2_ TA0CCTL2_
#endif
#ifndef TACCTL2
#define TACCTL2 TA0CCTL2_
#endif
#ifndef DCOPLUS
#define DCOPLUS 0x80
#endif
#ifndef MSP430
#define MSP430 1
#endif
#ifndef P8IN_
#define P8IN_ 0x0039
#endif
#ifndef P8IN
#define P8IN 0x0039
#endif
#ifndef SD16LSBACC
#define SD16LSBACC 0x0040
#endif
#ifndef __msp430x47xx
#define __msp430x47xx 
#endif
#ifndef __msp430_headers_compa_h
#define __msp430_headers_compa_h 
#endif
#ifndef SD16XDIV_DIV1
#define SD16XDIV_DIV1 SD16XDIV_0
#endif
#ifndef SD16XDIV_DIV2
#define SD16XDIV_DIV2 SD16XDIV_1
#endif
#ifndef SD16XDIV_DIV4
#define SD16XDIV_DIV4 SD16XDIV_2
#endif
#ifndef SD16XDIV_DIV8
#define SD16XDIV_DIV8 SD16XDIV_3
#endif
#ifndef UCB1CTL0_
#define UCB1CTL0_ 0x00D8
#endif
#ifndef UCB1CTL0
#define UCB1CTL0 0x00D8
#endif
#ifndef TBIV_CCR1
#define TBIV_CCR1 0x02
#endif
#ifndef TBIV_CCR2
#define TBIV_CCR2 0x04
#endif
#ifndef __DEC64_SUBNORMAL_MIN__
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#endif
#ifndef __DEC64_SUBNORMAL_MIN_
#define __DEC64_SUBNORMAL_MIN_ 0.000000000000001E-383DD
#endif
#ifndef __DEC128_MANT_DIG__
#define __DEC128_MANT_DIG__ 34
#endif
#ifndef __DEC128_MANT_DIG_
#define __DEC128_MANT_DIG_ 34
#endif
#ifndef UCB1CTL1_
#define UCB1CTL1_ 0x00D9
#endif
#ifndef UCB1CTL1
#define UCB1CTL1 0x00D9
#endif
#ifndef __MSP430_CPU__
#define __MSP430_CPU__ 0
#endif
#ifndef __MSP430_CPU_
#define __MSP430_CPU_ 0
#endif
#ifndef P9OUT_
#define P9OUT_ 0x000A
#endif
#ifndef P9OUT
#define P9OUT 0x000A
#endif
#ifndef VLCD0
#define VLCD0 0x02
#endif
#ifndef VLCD1
#define VLCD1 0x04
#endif
#ifndef VLCD2
#define VLCD2 0x08
#endif
#ifndef VLCD3
#define VLCD3 0x10
#endif
#ifndef __SIZEOF_LONG_LONG__
#define __SIZEOF_LONG_LONG__ 8
#endif
#ifndef __SIZEOF_LONG_LONG_
#define __SIZEOF_LONG_LONG_ 8
#endif
#ifndef UCA0TXBUF_
#define UCA0TXBUF_ 0x0067
#endif
#ifndef UCA0TXBUF
#define UCA0TXBUF 0x0067
#endif
#ifndef UCA1MCTL_
#define UCA1MCTL_ 0x00D4
#endif
#ifndef UCA1MCTL
#define UCA1MCTL 0x00D4
#endif
#ifndef FN_2
#define FN_2 0x04
#endif
#ifndef FN_3
#define FN_3 0x08
#endif
#ifndef FN_4
#define FN_4 0x10
#endif
#ifndef FN_8
#define FN_8 0x20
#endif
#ifndef CM_DISABLE
#define CM_DISABLE CM_0
#endif
#ifndef SD16DIV_DIV1
#define SD16DIV_DIV1 SD16DIV_0
#endif
#ifndef SD16DIV_DIV2
#define SD16DIV_DIV2 SD16DIV_1
#endif
#ifndef SD16DIV_DIV4
#define SD16DIV_DIV4 SD16DIV_2
#endif
#ifndef __LDBL_DIG__
#define __LDBL_DIG__ 6
#endif
#ifndef __LDBL_DIG_
#define __LDBL_DIG_ 6
#endif
#ifndef P9SEL_
#define P9SEL_ 0x000E
#endif
#ifndef P9SEL
#define P9SEL 0x000E
#endif
#ifndef OSCOFF
#define OSCOFF 0x0020
#endif
#ifndef __GNUC_GNU_INLINE__
#define __GNUC_GNU_INLINE__ 1
#endif
#ifndef __GNUC_GNU_INLINE_
#define __GNUC_GNU_INLINE_ 1
#endif
#ifndef TACCTL0
#define TACCTL0 TA0CCTL0
#endif
#ifndef TACCTL1
#define TACCTL1 TA0CCTL1
#endif
#ifndef TACCTL2
#define TACCTL2 TA0CCTL2
#endif
#ifndef BTIP0
#define BTIP0 0x01
#endif
#ifndef BTIP1
#define BTIP1 0x02
#endif
#ifndef BTIP2
#define BTIP2 0x04
#endif
#ifndef WDTIS0
#define WDTIS0 0x0001
#endif
#ifndef CAPD0
#define CAPD0 0x01
#endif
#ifndef CAPD1
#define CAPD1 0x02
#endif
#ifndef CAPD2
#define CAPD2 0x04
#endif
#ifndef CAPD3
#define CAPD3 0x08
#endif
#ifndef CAPD4
#define CAPD4 0x10
#endif
#ifndef CAPD5
#define CAPD5 0x20
#endif
#ifndef CAPD6
#define CAPD6 0x40
#endif
#ifndef CAPD7
#define CAPD7 0x80
#endif
#ifndef C
#define C 0x0001
#endif
#ifndef P4REN_
#define P4REN_ 0x0011
#endif
#ifndef P4REN
#define P4REN 0x0011
#endif
#ifndef N
#define N 0x0004
#endif
#ifndef CAPD_
#define CAPD_ 0x005B
#endif
#ifndef CAPD
#define CAPD 0x005B
#endif
#ifndef V
#define V 0x0100
#endif
#ifndef Z
#define Z 0x0002
#endif
#include "CPU/Variants/Variant.h"
#include "CPU/Variants/VariantManager.h"

class Variant_msp430x47xx : public Variant {
	public:
		Variant_msp430x47xx() {}
		virtual ~Variant_msp430x47xx() {}
		const char *getName() { return "msp430x47xx"; }

		unsigned int getP1DIR() {
#ifdef P1DIR_
			return P1DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP1IE() {
#ifdef P1IE_
			return P1IE_;
#else
			return 0;
#endif
		}


		unsigned int getP1IES() {
#ifdef P1IES_
			return P1IES_;
#else
			return 0;
#endif
		}


		unsigned int getP1IFG() {
#ifdef P1IFG_
			return P1IFG_;
#else
			return 0;
#endif
		}


		unsigned int getP1IN() {
#ifdef P1IN_
			return P1IN_;
#else
			return 0;
#endif
		}


		unsigned int getP1OUT() {
#ifdef P1OUT_
			return P1OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP1REN() {
#ifdef P1REN_
			return P1REN_;
#else
			return 0;
#endif
		}


		unsigned int getP1SEL() {
#ifdef P1SEL_
			return P1SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP2DIR() {
#ifdef P2DIR_
			return P2DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP2IE() {
#ifdef P2IE_
			return P2IE_;
#else
			return 0;
#endif
		}


		unsigned int getP2IES() {
#ifdef P2IES_
			return P2IES_;
#else
			return 0;
#endif
		}


		unsigned int getP2IFG() {
#ifdef P2IFG_
			return P2IFG_;
#else
			return 0;
#endif
		}


		unsigned int getP2IN() {
#ifdef P2IN_
			return P2IN_;
#else
			return 0;
#endif
		}


		unsigned int getP2OUT() {
#ifdef P2OUT_
			return P2OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP2REN() {
#ifdef P2REN_
			return P2REN_;
#else
			return 0;
#endif
		}


		unsigned int getP2SEL() {
#ifdef P2SEL_
			return P2SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP3DIR() {
#ifdef P3DIR_
			return P3DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP3IN() {
#ifdef P3IN_
			return P3IN_;
#else
			return 0;
#endif
		}


		unsigned int getP3OUT() {
#ifdef P3OUT_
			return P3OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP3REN() {
#ifdef P3REN_
			return P3REN_;
#else
			return 0;
#endif
		}


		unsigned int getP3SEL() {
#ifdef P3SEL_
			return P3SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP4DIR() {
#ifdef P4DIR_
			return P4DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP4IN() {
#ifdef P4IN_
			return P4IN_;
#else
			return 0;
#endif
		}


		unsigned int getP4OUT() {
#ifdef P4OUT_
			return P4OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP4REN() {
#ifdef P4REN_
			return P4REN_;
#else
			return 0;
#endif
		}


		unsigned int getP4SEL() {
#ifdef P4SEL_
			return P4SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP5DIR() {
#ifdef P5DIR_
			return P5DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP5IN() {
#ifdef P5IN_
			return P5IN_;
#else
			return 0;
#endif
		}


		unsigned int getP5OUT() {
#ifdef P5OUT_
			return P5OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP5REN() {
#ifdef P5REN_
			return P5REN_;
#else
			return 0;
#endif
		}


		unsigned int getP5SEL() {
#ifdef P5SEL_
			return P5SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP6DIR() {
#ifdef P6DIR_
			return P6DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP6IN() {
#ifdef P6IN_
			return P6IN_;
#else
			return 0;
#endif
		}


		unsigned int getP6OUT() {
#ifdef P6OUT_
			return P6OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP6REN() {
#ifdef P6REN_
			return P6REN_;
#else
			return 0;
#endif
		}


		unsigned int getP6SEL() {
#ifdef P6SEL_
			return P6SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP7DIR() {
#ifdef P7DIR_
			return P7DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP7IN() {
#ifdef P7IN_
			return P7IN_;
#else
			return 0;
#endif
		}


		unsigned int getP7OUT() {
#ifdef P7OUT_
			return P7OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP7REN() {
#ifdef P7REN_
			return P7REN_;
#else
			return 0;
#endif
		}


		unsigned int getP7SEL() {
#ifdef P7SEL_
			return P7SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP8DIR() {
#ifdef P8DIR_
			return P8DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP8IN() {
#ifdef P8IN_
			return P8IN_;
#else
			return 0;
#endif
		}


		unsigned int getP8OUT() {
#ifdef P8OUT_
			return P8OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP8REN() {
#ifdef P8REN_
			return P8REN_;
#else
			return 0;
#endif
		}


		unsigned int getP8SEL() {
#ifdef P8SEL_
			return P8SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP9DIR() {
#ifdef P9DIR_
			return P9DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP9IN() {
#ifdef P9IN_
			return P9IN_;
#else
			return 0;
#endif
		}


		unsigned int getP9OUT() {
#ifdef P9OUT_
			return P9OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP9REN() {
#ifdef P9REN_
			return P9REN_;
#else
			return 0;
#endif
		}


		unsigned int getP9SEL() {
#ifdef P9SEL_
			return P9SEL_;
#else
			return 0;
#endif
		}


		unsigned int getP10DIR() {
#ifdef P10DIR_
			return P10DIR_;
#else
			return 0;
#endif
		}


		unsigned int getP10IN() {
#ifdef P10IN_
			return P10IN_;
#else
			return 0;
#endif
		}


		unsigned int getP10OUT() {
#ifdef P10OUT_
			return P10OUT_;
#else
			return 0;
#endif
		}


		unsigned int getP10REN() {
#ifdef P10REN_
			return P10REN_;
#else
			return 0;
#endif
		}


		unsigned int getP10SEL() {
#ifdef P10SEL_
			return P10SEL_;
#else
			return 0;
#endif
		}


		unsigned int getPORT1_VECTOR() {
#ifdef PORT1_VECTOR
			return PORT1_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getPORT2_VECTOR() {
#ifdef PORT2_VECTOR
			return PORT2_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getDCOCTL() {
#ifdef DCOCTL_
			return DCOCTL_;
#else
			return 0;
#endif
		}


		unsigned int getBCSCTL1() {
#ifdef BCSCTL1_
			return BCSCTL1_;
#else
			return 0;
#endif
		}


		unsigned int getBCSCTL2() {
#ifdef BCSCTL2_
			return BCSCTL2_;
#else
			return 0;
#endif
		}


		unsigned int getBCSCTL3() {
#ifdef BCSCTL3_
			return BCSCTL3_;
#else
			return 0;
#endif
		}


		unsigned int getTA0R() {
#ifdef TA0R_
			return TA0R_;
#else
			return 0;
#endif
		}


		unsigned int getTA1R() {
#ifdef TA1R_
			return TA1R_;
#else
			return 0;
#endif
		}


		unsigned int getTACCR0() {
#ifdef TACCR0_
			return TACCR0_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CTL() {
#ifdef TA0CTL_
			return TA0CTL_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CTL() {
#ifdef TA1CTL_
			return TA1CTL_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCR0() {
#ifdef TA0CCR0_
			return TA0CCR0_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCR1() {
#ifdef TA0CCR1_
			return TA0CCR1_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCR2() {
#ifdef TA0CCR2_
			return TA0CCR2_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCR3() {
#ifdef TA0CCR3_
			return TA0CCR3_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCR4() {
#ifdef TA0CCR4_
			return TA0CCR4_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCR0() {
#ifdef TA1CCR0_
			return TA1CCR0_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCR1() {
#ifdef TA1CCR1_
			return TA1CCR1_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCR2() {
#ifdef TA1CCR2_
			return TA1CCR2_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCR3() {
#ifdef TA1CCR3_
			return TA1CCR3_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCR4() {
#ifdef TA1CCR4_
			return TA1CCR4_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCTL0() {
#ifdef TA0CCTL0_
			return TA0CCTL0_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCTL1() {
#ifdef TA0CCTL1_
			return TA0CCTL1_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCTL2() {
#ifdef TA0CCTL2_
			return TA0CCTL2_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCTL3() {
#ifdef TA0CCTL3_
			return TA0CCTL3_;
#else
			return 0;
#endif
		}


		unsigned int getTA0CCTL4() {
#ifdef TA0CCTL4_
			return TA0CCTL4_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCTL0() {
#ifdef TA1CCTL0_
			return TA1CCTL0_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCTL1() {
#ifdef TA1CCTL1_
			return TA1CCTL1_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCTL2() {
#ifdef TA1CCTL2_
			return TA1CCTL2_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCTL3() {
#ifdef TA1CCTL3_
			return TA1CCTL3_;
#else
			return 0;
#endif
		}


		unsigned int getTA1CCTL4() {
#ifdef TA1CCTL4_
			return TA1CCTL4_;
#else
			return 0;
#endif
		}


		unsigned int getTA0IV() {
#ifdef TA0IV_
			return TA0IV_;
#else
			return 0;
#endif
		}


		unsigned int getTA1IV() {
#ifdef TA1IV_
			return TA1IV_;
#else
			return 0;
#endif
		}


		unsigned int getTIMERA0_VECTOR() {
#ifdef TIMERA0_VECTOR
			return TIMERA0_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTIMERA1_VECTOR() {
#ifdef TIMERA1_VECTOR
			return TIMERA1_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTIMER0_A0_VECTOR() {
#ifdef TIMER0_A0_VECTOR
			return TIMER0_A0_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTIMER0_A1_VECTOR() {
#ifdef TIMER0_A1_VECTOR
			return TIMER0_A1_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTIMER1_A0_VECTOR() {
#ifdef TIMER1_A0_VECTOR
			return TIMER1_A0_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTIMER1_A1_VECTOR() {
#ifdef TIMER1_A1_VECTOR
			return TIMER1_A1_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTBR() {
#ifdef TBR_
			return TBR_;
#else
			return 0;
#endif
		}


		unsigned int getTBCTL() {
#ifdef TBCTL_
			return TBCTL_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR0() {
#ifdef TBCCR0_
			return TBCCR0_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR1() {
#ifdef TBCCR1_
			return TBCCR1_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR2() {
#ifdef TBCCR2_
			return TBCCR2_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR3() {
#ifdef TBCCR3_
			return TBCCR3_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR4() {
#ifdef TBCCR4_
			return TBCCR4_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR5() {
#ifdef TBCCR5_
			return TBCCR5_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCR6() {
#ifdef TBCCR6_
			return TBCCR6_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL0() {
#ifdef TBCCTL0_
			return TBCCTL0_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL1() {
#ifdef TBCCTL1_
			return TBCCTL1_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL2() {
#ifdef TBCCTL2_
			return TBCCTL2_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL3() {
#ifdef TBCCTL3_
			return TBCCTL3_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL4() {
#ifdef TBCCTL4_
			return TBCCTL4_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL5() {
#ifdef TBCCTL5_
			return TBCCTL5_;
#else
			return 0;
#endif
		}


		unsigned int getTBCCTL6() {
#ifdef TBCCTL6_
			return TBCCTL6_;
#else
			return 0;
#endif
		}


		unsigned int getTBIV() {
#ifdef TBIV_
			return TBIV_;
#else
			return 0;
#endif
		}


		unsigned int getTIMERB0_VECTOR() {
#ifdef TIMERB0_VECTOR
			return TIMERB0_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getTIMERB1_VECTOR() {
#ifdef TIMERB1_VECTOR
			return TIMERB1_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getINTVECT() {
#ifdef INTVECT
			return INTVECT;
#else
			return 0;
#endif
		}


		unsigned int getUSISR() {
#ifdef USISR_
			return USISR_;
#else
			return 0;
#endif
		}


		unsigned int getUSICTL() {
#ifdef USICTL_
			return USICTL_;
#else
			return 0;
#endif
		}


		unsigned int getUSICCTL() {
#ifdef USICCTL_
			return USICCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUSI_VECTOR() {
#ifdef USI_VECTOR
			return USI_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUCA0CTL0() {
#ifdef UCA0CTL0_
			return UCA0CTL0_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0CTL1() {
#ifdef UCA0CTL1_
			return UCA0CTL1_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0BR0() {
#ifdef UCA0BR0_
			return UCA0BR0_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0BR1() {
#ifdef UCA0BR1_
			return UCA0BR1_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0MCTL() {
#ifdef UCA0MCTL_
			return UCA0MCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0STAT() {
#ifdef UCA0STAT_
			return UCA0STAT_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0RXBUF() {
#ifdef UCA0RXBUF_
			return UCA0RXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0TXBUF() {
#ifdef UCA0TXBUF_
			return UCA0TXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0ABCTL() {
#ifdef UCA0ABCTL_
			return UCA0ABCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0IRTCTL() {
#ifdef UCA0IRTCTL_
			return UCA0IRTCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCA0IRRCTL() {
#ifdef UCA0IRRCTL_
			return UCA0IRRCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0CTL0() {
#ifdef UCB0CTL0_
			return UCB0CTL0_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0CTL1() {
#ifdef UCB0CTL1_
			return UCB0CTL1_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0BR0() {
#ifdef UCB0BR0_
			return UCB0BR0_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0BR1() {
#ifdef UCB0BR1_
			return UCB0BR1_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0MCTL() {
#ifdef UCB0MCTL_
			return UCB0MCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0I2CIE() {
#ifdef UCB0I2CIE_
			return UCB0I2CIE_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0STAT() {
#ifdef UCB0STAT_
			return UCB0STAT_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0RXBUF() {
#ifdef UCB0RXBUF_
			return UCB0RXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0TXBUF() {
#ifdef UCB0TXBUF_
			return UCB0TXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0I2COA() {
#ifdef UCB0I2COA_
			return UCB0I2COA_;
#else
			return 0;
#endif
		}


		unsigned int getUCB0I2CSA() {
#ifdef UCB0I2CSA_
			return UCB0I2CSA_;
#else
			return 0;
#endif
		}


		unsigned int getUSCIAB0TX_VECTOR() {
#ifdef USCIAB0TX_VECTOR
			return USCIAB0TX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUSCIAB0RX_VECTOR() {
#ifdef USCIAB0RX_VECTOR
			return USCIAB0RX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUCA1CTL0() {
#ifdef UCA1CTL0_
			return UCA1CTL0_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1CTL1() {
#ifdef UCA1CTL1_
			return UCA1CTL1_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1BR0() {
#ifdef UCA1BR0_
			return UCA1BR0_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1BR1() {
#ifdef UCA1BR1_
			return UCA1BR1_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1MCTL() {
#ifdef UCA1MCTL_
			return UCA1MCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1STAT() {
#ifdef UCA1STAT_
			return UCA1STAT_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1RXBUF() {
#ifdef UCA1RXBUF_
			return UCA1RXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1TXBUF() {
#ifdef UCA1TXBUF_
			return UCA1TXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1ABCTL() {
#ifdef UCA1ABCTL_
			return UCA1ABCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1IRTCTL() {
#ifdef UCA1IRTCTL_
			return UCA1IRTCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCA1IRRCTL() {
#ifdef UCA1IRRCTL_
			return UCA1IRRCTL_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1CTL0() {
#ifdef UCB1CTL0_
			return UCB1CTL0_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1CTL1() {
#ifdef UCB1CTL1_
			return UCB1CTL1_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1BR0() {
#ifdef UCB1BR0_
			return UCB1BR0_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1BR1() {
#ifdef UCB1BR1_
			return UCB1BR1_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1I2CIE() {
#ifdef UCB1I2CIE_
			return UCB1I2CIE_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1STAT() {
#ifdef UCB1STAT_
			return UCB1STAT_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1RXBUF() {
#ifdef UCB1RXBUF_
			return UCB1RXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1TXBUF() {
#ifdef UCB1TXBUF_
			return UCB1TXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1I2COA() {
#ifdef UCB1I2COA_
			return UCB1I2COA_;
#else
			return 0;
#endif
		}


		unsigned int getUCB1I2CSA() {
#ifdef UCB1I2CSA_
			return UCB1I2CSA_;
#else
			return 0;
#endif
		}


		unsigned int getUSCIAB1TX_VECTOR() {
#ifdef USCIAB1TX_VECTOR
			return USCIAB1TX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUSCIAB1RX_VECTOR() {
#ifdef USCIAB1RX_VECTOR
			return USCIAB1RX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUC0IE() {
#ifdef UC0IE
			return UC0IE;
#else
			return 0;
#endif
		}


		unsigned int getUC0IFG() {
#ifdef UC0IFG
			return UC0IFG;
#else
			return 0;
#endif
		}


		unsigned int getUC1IE() {
#ifdef UC1IE
			return UC1IE;
#else
			return 0;
#endif
		}


		unsigned int getUC1IFG() {
#ifdef UC1IFG
			return UC1IFG;
#else
			return 0;
#endif
		}


		unsigned int getU0CTL() {
#ifdef U0CTL
			return U0CTL;
#else
			return 0;
#endif
		}


		unsigned int getU0TCTL() {
#ifdef U0TCTL_
			return U0TCTL_;
#else
			return 0;
#endif
		}


		unsigned int getU0RCTL() {
#ifdef U0RCTL_
			return U0RCTL_;
#else
			return 0;
#endif
		}


		unsigned int getU0MCTL() {
#ifdef U0MCTL_
			return U0MCTL_;
#else
			return 0;
#endif
		}


		unsigned int getU0BR0() {
#ifdef U0BR0_
			return U0BR0_;
#else
			return 0;
#endif
		}


		unsigned int getU0BR1() {
#ifdef U0BR1_
			return U0BR1_;
#else
			return 0;
#endif
		}


		unsigned int getU0RXBUF() {
#ifdef U0RXBUF_
			return U0RXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getU0TXBUF() {
#ifdef U0TXBUF_
			return U0TXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getU0ME() {
#ifdef U0ME
			return U0ME;
#else
			return 0;
#endif
		}


		unsigned int getU0IE() {
#ifdef U0IE
			return U0IE;
#else
			return 0;
#endif
		}


		unsigned int getU0IFG() {
#ifdef U0IFG
			return U0IFG;
#else
			return 0;
#endif
		}


		unsigned int getUSART0TX_VECTOR() {
#ifdef USART0TX_VECTOR
			return USART0TX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUSART0RX_VECTOR() {
#ifdef USART0RX_VECTOR
			return USART0RX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getU1CTL() {
#ifdef U1CTL
			return U1CTL;
#else
			return 0;
#endif
		}


		unsigned int getU1TCTL() {
#ifdef U1TCTL_
			return U1TCTL_;
#else
			return 0;
#endif
		}


		unsigned int getU1RCTL() {
#ifdef U1RCTL_
			return U1RCTL_;
#else
			return 0;
#endif
		}


		unsigned int getU1MCTL() {
#ifdef U1MCTL_
			return U1MCTL_;
#else
			return 0;
#endif
		}


		unsigned int getU1BR0() {
#ifdef U1BR0_
			return U1BR0_;
#else
			return 0;
#endif
		}


		unsigned int getU1BR1() {
#ifdef U1BR1_
			return U1BR1_;
#else
			return 0;
#endif
		}


		unsigned int getU1RXBUF() {
#ifdef U1RXBUF_
			return U1RXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getU1TXBUF() {
#ifdef U1TXBUF_
			return U1TXBUF_;
#else
			return 0;
#endif
		}


		unsigned int getU1ME() {
#ifdef U1ME
			return U1ME;
#else
			return 0;
#endif
		}


		unsigned int getU1IE() {
#ifdef U1IE
			return U1IE;
#else
			return 0;
#endif
		}


		unsigned int getU1IFG() {
#ifdef U1IFG
			return U1IFG;
#else
			return 0;
#endif
		}


		unsigned int getUSART1TX_VECTOR() {
#ifdef USART1TX_VECTOR
			return USART1TX_VECTOR;
#else
			return 0;
#endif
		}


		unsigned int getUSART1RX_VECTOR() {
#ifdef USART1RX_VECTOR
			return USART1RX_VECTOR;
#else
			return 0;
#endif
		}


		double getSRSEL() {
#ifdef SRSEL
			return SRSEL;
#else
			return 0;
#endif
		}


		double getSDCO() {
#ifdef SDCO
			return SDCO;
#else
			return 0;
#endif
		}


		double getDCOZERO() {
#ifdef DCOZERO
			return DCOZERO;
#else
			return 0;
#endif
		}


};

MSP430_VARIANT("msp430x47xx", msp430x47xx);

