{
  "processor": "Intel 4040",
  "year": 1974,
  "specifications": {
    "data_width_bits": 4,
    "clock_mhz": 0.74,
    "transistors": 3000,
    "technology": "10\u00b5m PMOS",
    "package": "24-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      8,
      16
    ],
    "machine_cycle_clocks": 8,
    "typical_cpi": 10.5,
    "notes": "Compatible with 4004 timing, same 8/16 cycle pattern"
  },
  "validated_performance": {
    "ips_min": 50000,
    "ips_max": 92500,
    "mips_typical": 0.05
  },
  "notes": "Enhanced 4004 with interrupts",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "Intel 4040 Datasheet",
      "url": "http://datasheets.chipdb.org/Intel/MCS-4/datashts/intel-4040.pdf",
      "verified": true
    },
    {
      "type": "wikichip",
      "name": "WikiChip",
      "url": "https://en.wikichip.org/wiki/intel/mcs-4/4040",
      "verified": true
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia",
      "url": "https://en.wikipedia.org/wiki/Intel_4040",
      "verified": true
    }
  ],
  "validation_date": "2026-01-29",
  "timing_tests": [
    {
      "name": "NOP",
      "opcode": "0x00",
      "category": "control",
      "expected_cycles": 8,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "No operation, inherited from 4004"
    },
    {
      "name": "ADD",
      "opcode": "0x8x",
      "category": "alu",
      "expected_cycles": 8,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Add register to accumulator"
    },
    {
      "name": "SUB",
      "opcode": "0x9x",
      "category": "alu",
      "expected_cycles": 8,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Subtract register from accumulator"
    },
    {
      "name": "INC",
      "opcode": "0x6x",
      "category": "alu",
      "expected_cycles": 8,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Increment register"
    },
    {
      "name": "HLT",
      "opcode": "0x01",
      "category": "control",
      "expected_cycles": 8,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Halt - new instruction in 4040"
    },
    {
      "name": "LD",
      "opcode": "0xAx",
      "category": "data_transfer",
      "expected_cycles": 8,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Load register to accumulator"
    },
    {
      "name": "XCH",
      "opcode": "0xBx",
      "category": "data_transfer",
      "expected_cycles": 8,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Exchange accumulator with register"
    },
    {
      "name": "LDM",
      "opcode": "0xDx",
      "category": "data_transfer",
      "expected_cycles": 8,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Load immediate to accumulator"
    },
    {
      "name": "JUN",
      "opcode": "0x4x",
      "category": "control",
      "expected_cycles": 16,
      "machine_cycles": 2,
      "source": "datasheet",
      "notes": "Jump unconditional (12-bit address)"
    },
    {
      "name": "JCN",
      "opcode": "0x1x",
      "category": "control",
      "expected_cycles": 16,
      "machine_cycles": 2,
      "source": "datasheet",
      "notes": "Jump conditional"
    },
    {
      "name": "FIM",
      "opcode": "0x2x",
      "category": "data_transfer",
      "expected_cycles": 16,
      "machine_cycles": 2,
      "source": "datasheet",
      "notes": "Fetch immediate to register pair"
    },
    {
      "name": "JMS",
      "opcode": "0x5x",
      "category": "control",
      "expected_cycles": 16,
      "machine_cycles": 2,
      "source": "datasheet",
      "notes": "Jump to subroutine"
    },
    {
      "name": "RPL",
      "opcode": "0x03",
      "category": "control",
      "expected_cycles": 8,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Enable interrupt - new instruction in 4040"
    },
    {
      "name": "WRM",
      "opcode": "0xE0",
      "category": "memory",
      "expected_cycles": 8,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Write accumulator to RAM"
    },
    {
      "name": "RDM",
      "opcode": "0xE9",
      "category": "memory",
      "expected_cycles": 8,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Read RAM to accumulator"
    }
  ],
  "cross_validation": {
    "related_processors": [
      {
        "name": "Intel 4004",
        "relationship": "predecessor",
        "expected_similarity": "high",
        "notes": "4040 is software-compatible successor with same timing model"
      }
    ],
    "timing_consistency": {
      "single_cycle_instructions": [
        "NOP",
        "ADD",
        "SUB",
        "INC",
        "HLT",
        "LD",
        "XCH",
        "LDM",
        "RPL",
        "WRM",
        "RDM"
      ],
      "two_cycle_instructions": [
        "JUN",
        "JCN",
        "FIM",
        "JMS"
      ],
      "validation_rule": "Same 8/16 cycle timing as 4004"
    },
    "architectural_constraints": {
      "machine_cycle": "8 clock cycles at 740 kHz = 10.8 \u00b5s",
      "interrupt_support": "Added interrupt capability with RPL instruction",
      "stack_depth": "Increased to 7 levels from 4004's 3 levels"
    }
  },
  "accuracy": {
    "expected_cpi": 10.5,
    "expected_ipc": 0.0952,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 10.57,
    "cpi_error_percent": 0.67,
    "ipc_error_percent": 0.67,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29"
  },
  "instruction_mix": {
    "alu": 0.3,
    "data_transfer": 0.35,
    "control": 0.24,
    "memory": 0.11
  }
}