Classic Timing Analyzer report for Comparator
Wed Oct 23 09:03:23 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.602 ns   ; b[3] ; equal ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 10.602 ns       ; b[3] ; equal ;
; N/A   ; None              ; 10.375 ns       ; a[2] ; equal ;
; N/A   ; None              ; 10.319 ns       ; a[1] ; equal ;
; N/A   ; None              ; 10.316 ns       ; b[2] ; equal ;
; N/A   ; None              ; 9.939 ns        ; a[3] ; equal ;
; N/A   ; None              ; 9.837 ns        ; b[3] ; less  ;
; N/A   ; None              ; 9.805 ns        ; a[0] ; equal ;
; N/A   ; None              ; 9.775 ns        ; b[3] ; more  ;
; N/A   ; None              ; 9.676 ns        ; b[0] ; equal ;
; N/A   ; None              ; 9.610 ns        ; a[2] ; less  ;
; N/A   ; None              ; 9.554 ns        ; a[1] ; less  ;
; N/A   ; None              ; 9.551 ns        ; b[2] ; less  ;
; N/A   ; None              ; 9.548 ns        ; a[2] ; more  ;
; N/A   ; None              ; 9.488 ns        ; b[2] ; more  ;
; N/A   ; None              ; 9.422 ns        ; a[1] ; more  ;
; N/A   ; None              ; 9.287 ns        ; b[1] ; equal ;
; N/A   ; None              ; 9.174 ns        ; a[3] ; less  ;
; N/A   ; None              ; 9.113 ns        ; a[3] ; more  ;
; N/A   ; None              ; 9.040 ns        ; a[0] ; less  ;
; N/A   ; None              ; 8.911 ns        ; b[0] ; less  ;
; N/A   ; None              ; 8.894 ns        ; a[0] ; more  ;
; N/A   ; None              ; 8.777 ns        ; b[0] ; more  ;
; N/A   ; None              ; 8.522 ns        ; b[1] ; less  ;
; N/A   ; None              ; 8.271 ns        ; b[1] ; more  ;
+-------+-------------------+-----------------+------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Oct 23 09:03:23 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Comparator -c Comparator --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Info: Longest tpd from source pin "b[3]" to destination pin "equal" is 10.602 ns
    Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y8; Fanout = 2; PIN Node = 'b[3]'
    Info: 2: + IC(4.770 ns) + CELL(0.346 ns) = 5.963 ns; Loc. = LCCOMB_X29_Y20_N18; Fanout = 2; COMB Node = 'process_0~31'
    Info: 3: + IC(0.208 ns) + CELL(0.225 ns) = 6.396 ns; Loc. = LCCOMB_X29_Y20_N20; Fanout = 2; COMB Node = 'process_0~26'
    Info: 4: + IC(2.208 ns) + CELL(1.998 ns) = 10.602 ns; Loc. = PIN_AA11; Fanout = 0; PIN Node = 'equal'
    Info: Total cell delay = 3.416 ns ( 32.22 % )
    Info: Total interconnect delay = 7.186 ns ( 67.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Wed Oct 23 09:03:23 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


