Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  2 13:16:26 2020
| Host         : Dear running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_timing_summary_routed.rpt -pb VGA_timing_summary_routed.pb -rpx VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: vga_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.979        0.000                      0                    8        0.171        0.000                      0                    8        9.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_pin          17.979        0.000                      0                    8        0.171        0.000                      0                    8        9.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_pin
  To Clock:  clock_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.979ns  (required time - arrival time)
  Source:                 flag_jieshu_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_pin rise@20.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.766ns (37.507%)  route 1.276ns (62.493%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.688     5.205    clock_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  flag_jieshu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.723 r  flag_jieshu_reg/Q
                         net (fo=3, routed)           0.830     6.553    flag_jieshu
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.677 f  data1[5]_i_2/O
                         net (fo=1, routed)           0.446     7.123    data1[5]_i_2_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I3_O)        0.124     7.247 r  data1[5]_i_1/O
                         net (fo=1, routed)           0.000     7.247    data1[5]_i_1_n_0
    SLICE_X38Y28         FDRE                                         r  data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.568    24.906    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data1_reg[5]/C
                         clock pessimism              0.275    25.181    
                         clock uncertainty           -0.035    25.146    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)        0.081    25.227    data1_reg[5]
  -------------------------------------------------------------------
                         required time                         25.227    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                 17.979    

Slack (MET) :             18.129ns  (required time - arrival time)
  Source:                 flag_jieshu_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_pin rise@20.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.766ns (40.566%)  route 1.122ns (59.434%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.688     5.205    clock_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  flag_jieshu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.723 f  flag_jieshu_reg/Q
                         net (fo=3, routed)           0.816     6.539    flag_jieshu
    SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.663 r  data1[4]_i_2/O
                         net (fo=1, routed)           0.306     6.969    data1[4]_i_2_n_0
    SLICE_X38Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.093 r  data1[4]_i_1/O
                         net (fo=1, routed)           0.000     7.093    data1[4]_i_1_n_0
    SLICE_X38Y28         FDRE                                         r  data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.568    24.906    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data1_reg[4]/C
                         clock pessimism              0.275    25.181    
                         clock uncertainty           -0.035    25.146    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)        0.077    25.223    data1_reg[4]
  -------------------------------------------------------------------
                         required time                         25.223    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                 18.129    

Slack (MET) :             18.359ns  (required time - arrival time)
  Source:                 vga_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_pin rise@20.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.746ns (44.398%)  route 0.934ns (55.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.687     5.204    clock_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  vga_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.419     5.623 r  vga_clk_reg/Q
                         net (fo=23, routed)          0.934     6.557    clk
    SLICE_X37Y28         LUT2 (Prop_lut2_I1_O)        0.327     6.884 r  vga_clk_i_1/O
                         net (fo=1, routed)           0.000     6.884    vga_clk_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  vga_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.568    24.906    clock_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  vga_clk_reg/C
                         clock pessimism              0.298    25.204    
                         clock uncertainty           -0.035    25.169    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.075    25.244    vga_clk_reg
  -------------------------------------------------------------------
                         required time                         25.244    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                 18.359    

Slack (MET) :             18.441ns  (required time - arrival time)
  Source:                 cnt_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_pin rise@20.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.580ns (37.345%)  route 0.973ns (62.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.687     5.204    clock_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  cnt_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  cnt_clk_reg/Q
                         net (fo=2, routed)           0.973     6.633    cnt_clk
    SLICE_X37Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.757 r  cnt_clk_i_1/O
                         net (fo=1, routed)           0.000     6.757    cnt_clk_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  cnt_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.568    24.906    clock_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  cnt_clk_reg/C
                         clock pessimism              0.298    25.204    
                         clock uncertainty           -0.035    25.169    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.029    25.198    cnt_clk_reg
  -------------------------------------------------------------------
                         required time                         25.198    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                 18.441    

Slack (MET) :             18.738ns  (required time - arrival time)
  Source:                 flag_kaishi_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flag_kaishi_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_pin rise@20.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.642ns (49.111%)  route 0.665ns (50.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.688     5.205    clock_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  flag_kaishi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.723 r  flag_kaishi_reg/Q
                         net (fo=3, routed)           0.665     6.388    flag_kaishi
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.512 r  flag_kaishi_i_1/O
                         net (fo=1, routed)           0.000     6.512    flag_kaishi3_in
    SLICE_X38Y29         FDRE                                         r  flag_kaishi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.569    24.907    clock_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  flag_kaishi_reg/C
                         clock pessimism              0.298    25.205    
                         clock uncertainty           -0.035    25.170    
    SLICE_X38Y29         FDRE (Setup_fdre_C_D)        0.081    25.251    flag_kaishi_reg
  -------------------------------------------------------------------
                         required time                         25.251    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                 18.738    

Slack (MET) :             18.866ns  (required time - arrival time)
  Source:                 flag_jieshu_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flag_jieshu_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_pin rise@20.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.688     5.205    clock_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  flag_jieshu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     5.723 r  flag_jieshu_reg/Q
                         net (fo=3, routed)           0.533     6.256    flag_jieshu
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.380 r  flag_jieshu_i_1/O
                         net (fo=1, routed)           0.000     6.380    flag_jieshu_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  flag_jieshu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.569    24.907    clock_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  flag_jieshu_reg/C
                         clock pessimism              0.298    25.205    
                         clock uncertainty           -0.035    25.170    
    SLICE_X38Y29         FDRE (Setup_fdre_C_D)        0.077    25.247    flag_jieshu_reg
  -------------------------------------------------------------------
                         required time                         25.247    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                 18.866    

Slack (MET) :             19.216ns  (required time - arrival time)
  Source:                 data1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_pin rise@20.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.518ns (72.044%)  route 0.201ns (27.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.687     5.204    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.722 r  data1_reg[5]/Q
                         net (fo=2, routed)           0.201     5.923    data1[5]
    SLICE_X38Y28         FDRE                                         r  data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.568    24.906    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data_reg[5]/C
                         clock pessimism              0.298    25.204    
                         clock uncertainty           -0.035    25.169    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)       -0.030    25.139    data_reg[5]
  -------------------------------------------------------------------
                         required time                         25.139    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                 19.216    

Slack (MET) :             19.230ns  (required time - arrival time)
  Source:                 data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock_pin rise@20.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.518ns (72.044%)  route 0.201ns (27.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.687     5.204    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.722 r  data1_reg[4]/Q
                         net (fo=2, routed)           0.201     5.923    data1[4]
    SLICE_X38Y28         FDRE                                         r  data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.568    24.906    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data_reg[4]/C
                         clock pessimism              0.298    25.204    
                         clock uncertainty           -0.035    25.169    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)       -0.016    25.153    data_reg[4]
  -------------------------------------------------------------------
                         required time                         25.153    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                 19.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pin rise@0.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.438    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  data1_reg[4]/Q
                         net (fo=2, routed)           0.067     1.669    data1[4]
    SLICE_X38Y28         FDRE                                         r  data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     1.951    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data_reg[4]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.060     1.498    data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 data1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pin rise@0.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.438    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  data1_reg[5]/Q
                         net (fo=2, routed)           0.067     1.669    data1[5]
    SLICE_X38Y28         FDRE                                         r  data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     1.951    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data_reg[5]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.053     1.491    data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pin rise@0.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.438    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  data1_reg[4]/Q
                         net (fo=2, routed)           0.174     1.776    data1[4]
    SLICE_X38Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.821 r  data1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    data1[4]_i_1_n_0
    SLICE_X38Y28         FDRE                                         r  data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     1.951    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data1_reg[4]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.120     1.558    data1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 flag_jieshu_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flag_jieshu_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pin rise@0.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.439    clock_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  flag_jieshu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  flag_jieshu_reg/Q
                         net (fo=3, routed)           0.175     1.778    flag_jieshu
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  flag_jieshu_i_1/O
                         net (fo=1, routed)           0.000     1.823    flag_jieshu_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  flag_jieshu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.952    clock_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  flag_jieshu_reg/C
                         clock pessimism             -0.513     1.439    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.120     1.559    flag_jieshu_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 data1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pin rise@0.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.438    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  data1_reg[5]/Q
                         net (fo=2, routed)           0.232     1.834    data1[5]
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.879 r  data1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.879    data1[5]_i_1_n_0
    SLICE_X38Y28         FDRE                                         r  data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     1.951    clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  data1_reg[5]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.121     1.559    data1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 flag_kaishi_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flag_kaishi_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pin rise@0.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.439    clock_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  flag_kaishi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  flag_kaishi_reg/Q
                         net (fo=3, routed)           0.233     1.836    flag_kaishi
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.881 r  flag_kaishi_i_1/O
                         net (fo=1, routed)           0.000     1.881    flag_kaishi3_in
    SLICE_X38Y29         FDRE                                         r  flag_kaishi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.952    clock_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  flag_kaishi_reg/C
                         clock pessimism             -0.513     1.439    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.121     1.560    flag_kaishi_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 cnt_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pin rise@0.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.185ns (35.433%)  route 0.337ns (64.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.438    clock_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  cnt_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  cnt_clk_reg/Q
                         net (fo=2, routed)           0.337     1.916    cnt_clk
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.044     1.960 r  vga_clk_i_1/O
                         net (fo=1, routed)           0.000     1.960    vga_clk_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  vga_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     1.951    clock_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  vga_clk_reg/C
                         clock pessimism             -0.513     1.438    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.107     1.545    vga_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 cnt_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pin rise@0.000ns - clock_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.557%)  route 0.337ns (64.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.438    clock_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  cnt_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  cnt_clk_reg/Q
                         net (fo=2, routed)           0.337     1.916    cnt_clk
    SLICE_X37Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.961 r  cnt_clk_i_1/O
                         net (fo=1, routed)           0.000     1.961    cnt_clk_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  cnt_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     1.951    clock_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  cnt_clk_reg/C
                         clock pessimism             -0.513     1.438    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.091     1.529    cnt_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.432    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y28   cnt_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y28   data1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y28   data1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y28   data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y28   data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y29   flag_jieshu_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y29   flag_kaishi_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y28   vga_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y29   flag_jieshu_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y29   flag_kaishi_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y28   cnt_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y28   cnt_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y28   cnt_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y28   cnt_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data1_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data1_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y28   data_reg[5]/C



