
lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006190  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000036b0  080062a0  080062a0  000162a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009950  08009950  000200f0  2**0
                  CONTENTS
  4 .ARM          00000000  08009950  08009950  000200f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009950  08009950  000200f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009950  08009950  00019950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009954  08009954  00019954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f0  20000000  08009958  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  200000f0  08009a48  000200f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08009a48  0002024c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b4f3  00000000  00000000  00020119  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001dcc  00000000  00000000  0002b60c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000908  00000000  00000000  0002d3d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000810  00000000  00000000  0002dce0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000051a0  00000000  00000000  0002e4f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00002cec  00000000  00000000  00033690  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  0003637c  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002eb0  00000000  00000000  000363f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000f0 	.word	0x200000f0
 800012c:	00000000 	.word	0x00000000
 8000130:	08006288 	.word	0x08006288

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000f4 	.word	0x200000f4
 800014c:	08006288 	.word	0x08006288

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <LCD_SendCommand>:


//***** Functions prototypes *****//

//1. Write Command to LCD
void LCD_SendCommand(uint8_t com) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	71fb      	strb	r3, [r7, #7]
	//*(__IO uint8_t *)(0x60000000) = com;
	uint8_t tmpCmd = com;
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	73fb      	strb	r3, [r7, #15]
	//Set DC HIGH for COMMAND mode
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_RESET);
 8000a86:	4b11      	ldr	r3, [pc, #68]	; (8000acc <LCD_SendCommand+0x54>)
 8000a88:	6818      	ldr	r0, [r3, #0]
 8000a8a:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <LCD_SendCommand+0x58>)
 8000a8c:	881b      	ldrh	r3, [r3, #0]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	4619      	mov	r1, r3
 8000a92:	f002 fc3d 	bl	8003310 <HAL_GPIO_WritePin>
	//Put CS LOW
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
 8000a96:	4b0f      	ldr	r3, [pc, #60]	; (8000ad4 <LCD_SendCommand+0x5c>)
 8000a98:	6818      	ldr	r0, [r3, #0]
 8000a9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ad8 <LCD_SendCommand+0x60>)
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	f002 fc35 	bl	8003310 <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&lcdSPIhandle, &tmpCmd, 1, 5);
 8000aa6:	f107 010f 	add.w	r1, r7, #15
 8000aaa:	2305      	movs	r3, #5
 8000aac:	2201      	movs	r2, #1
 8000aae:	480b      	ldr	r0, [pc, #44]	; (8000adc <LCD_SendCommand+0x64>)
 8000ab0:	f003 fa21 	bl	8003ef6 <HAL_SPI_Transmit>
	//Bring CS HIGH
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 8000ab4:	4b07      	ldr	r3, [pc, #28]	; (8000ad4 <LCD_SendCommand+0x5c>)
 8000ab6:	6818      	ldr	r0, [r3, #0]
 8000ab8:	4b07      	ldr	r3, [pc, #28]	; (8000ad8 <LCD_SendCommand+0x60>)
 8000aba:	881b      	ldrh	r3, [r3, #0]
 8000abc:	2201      	movs	r2, #1
 8000abe:	4619      	mov	r1, r3
 8000ac0:	f002 fc26 	bl	8003310 <HAL_GPIO_WritePin>
}
 8000ac4:	bf00      	nop
 8000ac6:	3710      	adds	r7, #16
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	20000170 	.word	0x20000170
 8000ad0:	20000174 	.word	0x20000174
 8000ad4:	20000168 	.word	0x20000168
 8000ad8:	2000016c 	.word	0x2000016c
 8000adc:	20000110 	.word	0x20000110

08000ae0 <LCD_SendData>:

//2. Write data to LCD
void LCD_SendData(uint8_t data) {
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b084      	sub	sp, #16
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	71fb      	strb	r3, [r7, #7]
	//*(__IO uint8_t *)(0x60040000) = data;
	uint8_t tmpCmd = data;
 8000aea:	79fb      	ldrb	r3, [r7, #7]
 8000aec:	73fb      	strb	r3, [r7, #15]
	//Set DC LOW for DATA mode
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_SET);
 8000aee:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <LCD_SendData+0x54>)
 8000af0:	6818      	ldr	r0, [r3, #0]
 8000af2:	4b11      	ldr	r3, [pc, #68]	; (8000b38 <LCD_SendData+0x58>)
 8000af4:	881b      	ldrh	r3, [r3, #0]
 8000af6:	2201      	movs	r2, #1
 8000af8:	4619      	mov	r1, r3
 8000afa:	f002 fc09 	bl	8003310 <HAL_GPIO_WritePin>
	//Put CS LOW
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
 8000afe:	4b0f      	ldr	r3, [pc, #60]	; (8000b3c <LCD_SendData+0x5c>)
 8000b00:	6818      	ldr	r0, [r3, #0]
 8000b02:	4b0f      	ldr	r3, [pc, #60]	; (8000b40 <LCD_SendData+0x60>)
 8000b04:	881b      	ldrh	r3, [r3, #0]
 8000b06:	2200      	movs	r2, #0
 8000b08:	4619      	mov	r1, r3
 8000b0a:	f002 fc01 	bl	8003310 <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&lcdSPIhandle, &tmpCmd, 1, 5);
 8000b0e:	f107 010f 	add.w	r1, r7, #15
 8000b12:	2305      	movs	r3, #5
 8000b14:	2201      	movs	r2, #1
 8000b16:	480b      	ldr	r0, [pc, #44]	; (8000b44 <LCD_SendData+0x64>)
 8000b18:	f003 f9ed 	bl	8003ef6 <HAL_SPI_Transmit>
	//Bring CS HIGH
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 8000b1c:	4b07      	ldr	r3, [pc, #28]	; (8000b3c <LCD_SendData+0x5c>)
 8000b1e:	6818      	ldr	r0, [r3, #0]
 8000b20:	4b07      	ldr	r3, [pc, #28]	; (8000b40 <LCD_SendData+0x60>)
 8000b22:	881b      	ldrh	r3, [r3, #0]
 8000b24:	2201      	movs	r2, #1
 8000b26:	4619      	mov	r1, r3
 8000b28:	f002 fbf2 	bl	8003310 <HAL_GPIO_WritePin>
}
 8000b2c:	bf00      	nop
 8000b2e:	3710      	adds	r7, #16
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	20000170 	.word	0x20000170
 8000b38:	20000174 	.word	0x20000174
 8000b3c:	20000168 	.word	0x20000168
 8000b40:	2000016c 	.word	0x2000016c
 8000b44:	20000110 	.word	0x20000110

08000b48 <LCD_SendDataMulti>:
//2.2 Write multiple/DMA
void LCD_SendDataMulti(uint16_t Colordata, uint32_t size) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	6039      	str	r1, [r7, #0]
 8000b52:	80fb      	strh	r3, [r7, #6]
	uint8_t colorL, colorH;

	//Set DC LOW for DATA mode
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_SET);
 8000b54:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <LCD_SendDataMulti+0x54>)
 8000b56:	6818      	ldr	r0, [r3, #0]
 8000b58:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <LCD_SendDataMulti+0x58>)
 8000b5a:	881b      	ldrh	r3, [r3, #0]
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	4619      	mov	r1, r3
 8000b60:	f002 fbd6 	bl	8003310 <HAL_GPIO_WritePin>
	//Put CS LOW
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
 8000b64:	4b0f      	ldr	r3, [pc, #60]	; (8000ba4 <LCD_SendDataMulti+0x5c>)
 8000b66:	6818      	ldr	r0, [r3, #0]
 8000b68:	4b0f      	ldr	r3, [pc, #60]	; (8000ba8 <LCD_SendDataMulti+0x60>)
 8000b6a:	881b      	ldrh	r3, [r3, #0]
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	4619      	mov	r1, r3
 8000b70:	f002 fbce 	bl	8003310 <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&lcdSPIhandle, (uint8_t*) &Colordata, size, 1000);
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	b29a      	uxth	r2, r3
 8000b78:	1db9      	adds	r1, r7, #6
 8000b7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b7e:	480b      	ldr	r0, [pc, #44]	; (8000bac <LCD_SendDataMulti+0x64>)
 8000b80:	f003 f9b9 	bl	8003ef6 <HAL_SPI_Transmit>
	//Wait for end of DMA transfer
	//Bring CS HIGH
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 8000b84:	4b07      	ldr	r3, [pc, #28]	; (8000ba4 <LCD_SendDataMulti+0x5c>)
 8000b86:	6818      	ldr	r0, [r3, #0]
 8000b88:	4b07      	ldr	r3, [pc, #28]	; (8000ba8 <LCD_SendDataMulti+0x60>)
 8000b8a:	881b      	ldrh	r3, [r3, #0]
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	4619      	mov	r1, r3
 8000b90:	f002 fbbe 	bl	8003310 <HAL_GPIO_WritePin>
}
 8000b94:	bf00      	nop
 8000b96:	3708      	adds	r7, #8
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	20000170 	.word	0x20000170
 8000ba0:	20000174 	.word	0x20000174
 8000ba4:	20000168 	.word	0x20000168
 8000ba8:	2000016c 	.word	0x2000016c
 8000bac:	20000110 	.word	0x20000110

08000bb0 <LCD_SetCursorPosition>:

//3. Set cursor position
void LCD_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8000bb0:	b590      	push	{r4, r7, lr}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	4604      	mov	r4, r0
 8000bb8:	4608      	mov	r0, r1
 8000bba:	4611      	mov	r1, r2
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	4623      	mov	r3, r4
 8000bc0:	80fb      	strh	r3, [r7, #6]
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	80bb      	strh	r3, [r7, #4]
 8000bc6:	460b      	mov	r3, r1
 8000bc8:	807b      	strh	r3, [r7, #2]
 8000bca:	4613      	mov	r3, r2
 8000bcc:	803b      	strh	r3, [r7, #0]

	LCD_SendCommand(HX8357_CASET);
 8000bce:	202a      	movs	r0, #42	; 0x2a
 8000bd0:	f7ff ff52 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(x1 >> 8);
 8000bd4:	88fb      	ldrh	r3, [r7, #6]
 8000bd6:	0a1b      	lsrs	r3, r3, #8
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ff7f 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(x1 & 0xFF);
 8000be2:	88fb      	ldrh	r3, [r7, #6]
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	4618      	mov	r0, r3
 8000be8:	f7ff ff7a 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(x2 >> 8);
 8000bec:	887b      	ldrh	r3, [r7, #2]
 8000bee:	0a1b      	lsrs	r3, r3, #8
 8000bf0:	b29b      	uxth	r3, r3
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff ff73 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(x2 & 0xFF);
 8000bfa:	887b      	ldrh	r3, [r7, #2]
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f7ff ff6e 	bl	8000ae0 <LCD_SendData>

	LCD_SendCommand(HX8357_PASET);
 8000c04:	202b      	movs	r0, #43	; 0x2b
 8000c06:	f7ff ff37 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(y1 >> 8);
 8000c0a:	88bb      	ldrh	r3, [r7, #4]
 8000c0c:	0a1b      	lsrs	r3, r3, #8
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff ff64 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(y1 & 0xFF);
 8000c18:	88bb      	ldrh	r3, [r7, #4]
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff ff5f 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(y2 >> 8);
 8000c22:	883b      	ldrh	r3, [r7, #0]
 8000c24:	0a1b      	lsrs	r3, r3, #8
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff ff58 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(y2 & 0xFF);
 8000c30:	883b      	ldrh	r3, [r7, #0]
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff ff53 	bl	8000ae0 <LCD_SendData>
	LCD_SendCommand(HX8357_RAMWR);
 8000c3a:	202c      	movs	r0, #44	; 0x2c
 8000c3c:	f7ff ff1c 	bl	8000a78 <LCD_SendCommand>
}
 8000c40:	bf00      	nop
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd90      	pop	{r4, r7, pc}

08000c48 <LCD_Init>:
//4. Initialise function
void LCD_Init(SPI_HandleTypeDef *spiLcdHandle, GPIO_TypeDef *csPORT,
		uint16_t csPIN, GPIO_TypeDef *dcPORT, uint16_t dcPIN,
		GPIO_TypeDef *resetPORT, uint16_t resetPIN) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	60f8      	str	r0, [r7, #12]
 8000c50:	60b9      	str	r1, [r7, #8]
 8000c52:	603b      	str	r3, [r7, #0]
 8000c54:	4613      	mov	r3, r2
 8000c56:	80fb      	strh	r3, [r7, #6]
	//Copy SPI settings
	memcpy(&lcdSPIhandle, spiLcdHandle, sizeof(*spiLcdHandle));
 8000c58:	2258      	movs	r2, #88	; 0x58
 8000c5a:	68f9      	ldr	r1, [r7, #12]
 8000c5c:	489e      	ldr	r0, [pc, #632]	; (8000ed8 <LCD_Init+0x290>)
 8000c5e:	f003 fb31 	bl	80042c4 <memcpy>
	//CS pin
	tftCS_GPIO = csPORT;
 8000c62:	4a9e      	ldr	r2, [pc, #632]	; (8000edc <LCD_Init+0x294>)
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	6013      	str	r3, [r2, #0]
	tftCS_PIN = csPIN;
 8000c68:	4a9d      	ldr	r2, [pc, #628]	; (8000ee0 <LCD_Init+0x298>)
 8000c6a:	88fb      	ldrh	r3, [r7, #6]
 8000c6c:	8013      	strh	r3, [r2, #0]
	//DC pin
	tftDC_GPIO = dcPORT;
 8000c6e:	4a9d      	ldr	r2, [pc, #628]	; (8000ee4 <LCD_Init+0x29c>)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	6013      	str	r3, [r2, #0]
	tftDC_PIN = dcPIN;
 8000c74:	4a9c      	ldr	r2, [pc, #624]	; (8000ee8 <LCD_Init+0x2a0>)
 8000c76:	8b3b      	ldrh	r3, [r7, #24]
 8000c78:	8013      	strh	r3, [r2, #0]
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 8000c7a:	4b98      	ldr	r3, [pc, #608]	; (8000edc <LCD_Init+0x294>)
 8000c7c:	6818      	ldr	r0, [r3, #0]
 8000c7e:	4b98      	ldr	r3, [pc, #608]	; (8000ee0 <LCD_Init+0x298>)
 8000c80:	881b      	ldrh	r3, [r3, #0]
 8000c82:	2201      	movs	r2, #1
 8000c84:	4619      	mov	r1, r3
 8000c86:	f002 fb43 	bl	8003310 <HAL_GPIO_WritePin>
	//RESET pin
	tftRESET_GPIO = resetPORT;
 8000c8a:	4a98      	ldr	r2, [pc, #608]	; (8000eec <LCD_Init+0x2a4>)
 8000c8c:	69fb      	ldr	r3, [r7, #28]
 8000c8e:	6013      	str	r3, [r2, #0]
	tftRESET_PIN = resetPIN;
 8000c90:	4a97      	ldr	r2, [pc, #604]	; (8000ef0 <LCD_Init+0x2a8>)
 8000c92:	8c3b      	ldrh	r3, [r7, #32]
 8000c94:	8013      	strh	r3, [r2, #0]
	HAL_GPIO_WritePin(resetPORT, resetPIN, GPIO_PIN_SET);  //Turn LCD ON
 8000c96:	8c3b      	ldrh	r3, [r7, #32]
 8000c98:	2201      	movs	r2, #1
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	69f8      	ldr	r0, [r7, #28]
 8000c9e:	f002 fb37 	bl	8003310 <HAL_GPIO_WritePin>

	LCD_SendCommand(HX8357_SWRESET);
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	f7ff fee8 	bl	8000a78 <LCD_SendCommand>
	LCD_SendCommand(0x80);
 8000ca8:	2080      	movs	r0, #128	; 0x80
 8000caa:	f7ff fee5 	bl	8000a78 <LCD_SendCommand>
	HAL_Delay(10);
 8000cae:	200a      	movs	r0, #10
 8000cb0:	f001 fc92 	bl	80025d8 <HAL_Delay>
	LCD_SendCommand(HX8357D_SETC);
 8000cb4:	20b9      	movs	r0, #185	; 0xb9
 8000cb6:	f7ff fedf 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(0xFF);
 8000cba:	20ff      	movs	r0, #255	; 0xff
 8000cbc:	f7ff ff10 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x83);
 8000cc0:	2083      	movs	r0, #131	; 0x83
 8000cc2:	f7ff ff0d 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x57);
 8000cc6:	2057      	movs	r0, #87	; 0x57
 8000cc8:	f7ff ff0a 	bl	8000ae0 <LCD_SendData>
	LCD_SendCommand(0xFF);
 8000ccc:	20ff      	movs	r0, #255	; 0xff
 8000cce:	f7ff fed3 	bl	8000a78 <LCD_SendCommand>
	LCD_SendCommand(0x80);
 8000cd2:	2080      	movs	r0, #128	; 0x80
 8000cd4:	f7ff fed0 	bl	8000a78 <LCD_SendCommand>
	HAL_Delay(300);
 8000cd8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000cdc:	f001 fc7c 	bl	80025d8 <HAL_Delay>
	LCD_SendCommand(HX8357_SETRGB);
 8000ce0:	20b3      	movs	r0, #179	; 0xb3
 8000ce2:	f7ff fec9 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(0x80);
 8000ce6:	2080      	movs	r0, #128	; 0x80
 8000ce8:	f7ff fefa 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x00);
 8000cec:	2000      	movs	r0, #0
 8000cee:	f7ff fef7 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x06);
 8000cf2:	2006      	movs	r0, #6
 8000cf4:	f7ff fef4 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x06);
 8000cf8:	2006      	movs	r0, #6
 8000cfa:	f7ff fef1 	bl	8000ae0 <LCD_SendData>
	LCD_SendCommand(HX8357D_SETCOM);
 8000cfe:	20b6      	movs	r0, #182	; 0xb6
 8000d00:	f7ff feba 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(0x25);
 8000d04:	2025      	movs	r0, #37	; 0x25
 8000d06:	f7ff feeb 	bl	8000ae0 <LCD_SendData>
	LCD_SendCommand(HX8357_SETOSC);
 8000d0a:	20b0      	movs	r0, #176	; 0xb0
 8000d0c:	f7ff feb4 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(0x68);
 8000d10:	2068      	movs	r0, #104	; 0x68
 8000d12:	f7ff fee5 	bl	8000ae0 <LCD_SendData>
	LCD_SendCommand(HX8357_SETPANEL);
 8000d16:	20cc      	movs	r0, #204	; 0xcc
 8000d18:	f7ff feae 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(0x05);
 8000d1c:	2005      	movs	r0, #5
 8000d1e:	f7ff fedf 	bl	8000ae0 <LCD_SendData>
	LCD_SendCommand(HX8357_SETPWR1);
 8000d22:	20b1      	movs	r0, #177	; 0xb1
 8000d24:	f7ff fea8 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(0x00);
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f7ff fed9 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x15);
 8000d2e:	2015      	movs	r0, #21
 8000d30:	f7ff fed6 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x1C);
 8000d34:	201c      	movs	r0, #28
 8000d36:	f7ff fed3 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x1C);
 8000d3a:	201c      	movs	r0, #28
 8000d3c:	f7ff fed0 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x83);
 8000d40:	2083      	movs	r0, #131	; 0x83
 8000d42:	f7ff fecd 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0xAA);
 8000d46:	20aa      	movs	r0, #170	; 0xaa
 8000d48:	f7ff feca 	bl	8000ae0 <LCD_SendData>
	LCD_SendCommand(HX8357D_SETSTBA);
 8000d4c:	20c0      	movs	r0, #192	; 0xc0
 8000d4e:	f7ff fe93 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(0x50);
 8000d52:	2050      	movs	r0, #80	; 0x50
 8000d54:	f7ff fec4 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x50);
 8000d58:	2050      	movs	r0, #80	; 0x50
 8000d5a:	f7ff fec1 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x01);
 8000d5e:	2001      	movs	r0, #1
 8000d60:	f7ff febe 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x3C);
 8000d64:	203c      	movs	r0, #60	; 0x3c
 8000d66:	f7ff febb 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x1E);
 8000d6a:	201e      	movs	r0, #30
 8000d6c:	f7ff feb8 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x08);
 8000d70:	2008      	movs	r0, #8
 8000d72:	f7ff feb5 	bl	8000ae0 <LCD_SendData>
	LCD_SendCommand(HX8357D_SETCYC);
 8000d76:	20b4      	movs	r0, #180	; 0xb4
 8000d78:	f7ff fe7e 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(0x02);
 8000d7c:	2002      	movs	r0, #2
 8000d7e:	f7ff feaf 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x40);
 8000d82:	2040      	movs	r0, #64	; 0x40
 8000d84:	f7ff feac 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x00);
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f7ff fea9 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x2A);
 8000d8e:	202a      	movs	r0, #42	; 0x2a
 8000d90:	f7ff fea6 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x2A);
 8000d94:	202a      	movs	r0, #42	; 0x2a
 8000d96:	f7ff fea3 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x0D);
 8000d9a:	200d      	movs	r0, #13
 8000d9c:	f7ff fea0 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x78);
 8000da0:	2078      	movs	r0, #120	; 0x78
 8000da2:	f7ff fe9d 	bl	8000ae0 <LCD_SendData>
	LCD_SendCommand(HX8357D_SETGAMMA);
 8000da6:	20e0      	movs	r0, #224	; 0xe0
 8000da8:	f7ff fe66 	bl	8000a78 <LCD_SendCommand>

	LCD_SendData(0x02);
 8000dac:	2002      	movs	r0, #2
 8000dae:	f7ff fe97 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x0A);
 8000db2:	200a      	movs	r0, #10
 8000db4:	f7ff fe94 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x11);
 8000db8:	2011      	movs	r0, #17
 8000dba:	f7ff fe91 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x1D);
 8000dbe:	201d      	movs	r0, #29
 8000dc0:	f7ff fe8e 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x23);
 8000dc4:	2023      	movs	r0, #35	; 0x23
 8000dc6:	f7ff fe8b 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x35);
 8000dca:	2035      	movs	r0, #53	; 0x35
 8000dcc:	f7ff fe88 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x41);
 8000dd0:	2041      	movs	r0, #65	; 0x41
 8000dd2:	f7ff fe85 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x4b);
 8000dd6:	204b      	movs	r0, #75	; 0x4b
 8000dd8:	f7ff fe82 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x4b);
 8000ddc:	204b      	movs	r0, #75	; 0x4b
 8000dde:	f7ff fe7f 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x42);
 8000de2:	2042      	movs	r0, #66	; 0x42
 8000de4:	f7ff fe7c 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x3A);
 8000de8:	203a      	movs	r0, #58	; 0x3a
 8000dea:	f7ff fe79 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x27);
 8000dee:	2027      	movs	r0, #39	; 0x27
 8000df0:	f7ff fe76 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x1B);
 8000df4:	201b      	movs	r0, #27
 8000df6:	f7ff fe73 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x08);
 8000dfa:	2008      	movs	r0, #8
 8000dfc:	f7ff fe70 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x09);
 8000e00:	2009      	movs	r0, #9
 8000e02:	f7ff fe6d 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x03);
 8000e06:	2003      	movs	r0, #3
 8000e08:	f7ff fe6a 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x02);
 8000e0c:	2002      	movs	r0, #2
 8000e0e:	f7ff fe67 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x0A);
 8000e12:	200a      	movs	r0, #10
 8000e14:	f7ff fe64 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x11);
 8000e18:	2011      	movs	r0, #17
 8000e1a:	f7ff fe61 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x1d);
 8000e1e:	201d      	movs	r0, #29
 8000e20:	f7ff fe5e 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x23);
 8000e24:	2023      	movs	r0, #35	; 0x23
 8000e26:	f7ff fe5b 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x35);
 8000e2a:	2035      	movs	r0, #53	; 0x35
 8000e2c:	f7ff fe58 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x41);
 8000e30:	2041      	movs	r0, #65	; 0x41
 8000e32:	f7ff fe55 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x4b);
 8000e36:	204b      	movs	r0, #75	; 0x4b
 8000e38:	f7ff fe52 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x4b);
 8000e3c:	204b      	movs	r0, #75	; 0x4b
 8000e3e:	f7ff fe4f 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x42);
 8000e42:	2042      	movs	r0, #66	; 0x42
 8000e44:	f7ff fe4c 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x3A);
 8000e48:	203a      	movs	r0, #58	; 0x3a
 8000e4a:	f7ff fe49 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x27);
 8000e4e:	2027      	movs	r0, #39	; 0x27
 8000e50:	f7ff fe46 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x1B);
 8000e54:	201b      	movs	r0, #27
 8000e56:	f7ff fe43 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x08);
 8000e5a:	2008      	movs	r0, #8
 8000e5c:	f7ff fe40 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x09);
 8000e60:	2009      	movs	r0, #9
 8000e62:	f7ff fe3d 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x03);
 8000e66:	2003      	movs	r0, #3
 8000e68:	f7ff fe3a 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x00);
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	f7ff fe37 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(0x01);
 8000e72:	2001      	movs	r0, #1
 8000e74:	f7ff fe34 	bl	8000ae0 <LCD_SendData>

	LCD_SendCommand(HX8357_COLMOD);
 8000e78:	203a      	movs	r0, #58	; 0x3a
 8000e7a:	f7ff fdfd 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(0x55);
 8000e7e:	2055      	movs	r0, #85	; 0x55
 8000e80:	f7ff fe2e 	bl	8000ae0 <LCD_SendData>
	LCD_SendCommand(HX8357_MADCTL);
 8000e84:	2036      	movs	r0, #54	; 0x36
 8000e86:	f7ff fdf7 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(0xC0);
 8000e8a:	20c0      	movs	r0, #192	; 0xc0
 8000e8c:	f7ff fe28 	bl	8000ae0 <LCD_SendData>
	LCD_SendCommand(HX8357_TEON);
 8000e90:	2035      	movs	r0, #53	; 0x35
 8000e92:	f7ff fdf1 	bl	8000a78 <LCD_SendCommand>
	LCD_SendData(0x00);
 8000e96:	2000      	movs	r0, #0
 8000e98:	f7ff fe22 	bl	8000ae0 <LCD_SendData>
	LCD_SendCommand(HX8357_TEARLINE);
 8000e9c:	2044      	movs	r0, #68	; 0x44
 8000e9e:	f7ff fdeb 	bl	8000a78 <LCD_SendCommand>
	LCD_SendDataMulti(0x00, 0x02);
 8000ea2:	2102      	movs	r1, #2
 8000ea4:	2000      	movs	r0, #0
 8000ea6:	f7ff fe4f 	bl	8000b48 <LCD_SendDataMulti>
	LCD_SendCommand(HX8357_SLPOUT);
 8000eaa:	2011      	movs	r0, #17
 8000eac:	f7ff fde4 	bl	8000a78 <LCD_SendCommand>
	LCD_SendCommand(0x80);
 8000eb0:	2080      	movs	r0, #128	; 0x80
 8000eb2:	f7ff fde1 	bl	8000a78 <LCD_SendCommand>
	HAL_Delay(150);
 8000eb6:	2096      	movs	r0, #150	; 0x96
 8000eb8:	f001 fb8e 	bl	80025d8 <HAL_Delay>
	LCD_SendCommand(HX8357_DISPON);
 8000ebc:	2029      	movs	r0, #41	; 0x29
 8000ebe:	f7ff fddb 	bl	8000a78 <LCD_SendCommand>
	LCD_SendCommand(0x80);
 8000ec2:	2080      	movs	r0, #128	; 0x80
 8000ec4:	f7ff fdd8 	bl	8000a78 <LCD_SendCommand>
	HAL_Delay(50);
 8000ec8:	2032      	movs	r0, #50	; 0x32
 8000eca:	f001 fb85 	bl	80025d8 <HAL_Delay>
}
 8000ece:	bf00      	nop
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20000110 	.word	0x20000110
 8000edc:	20000168 	.word	0x20000168
 8000ee0:	2000016c 	.word	0x2000016c
 8000ee4:	20000170 	.word	0x20000170
 8000ee8:	20000174 	.word	0x20000174
 8000eec:	20000178 	.word	0x20000178
 8000ef0:	2000017c 	.word	0x2000017c

08000ef4 <LCD_DrawPixel>:

//5. Write data to a single pixel
void LCD_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	80fb      	strh	r3, [r7, #6]
 8000efe:	460b      	mov	r3, r1
 8000f00:	80bb      	strh	r3, [r7, #4]
 8000f02:	4613      	mov	r3, r2
 8000f04:	807b      	strh	r3, [r7, #2]
	LCD_SetCursorPosition(x, y, x, y);
 8000f06:	88bb      	ldrh	r3, [r7, #4]
 8000f08:	88fa      	ldrh	r2, [r7, #6]
 8000f0a:	88b9      	ldrh	r1, [r7, #4]
 8000f0c:	88f8      	ldrh	r0, [r7, #6]
 8000f0e:	f7ff fe4f 	bl	8000bb0 <LCD_SetCursorPosition>
	LCD_SendData(color >> 8);
 8000f12:	887b      	ldrh	r3, [r7, #2]
 8000f14:	0a1b      	lsrs	r3, r3, #8
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fde0 	bl	8000ae0 <LCD_SendData>
	LCD_SendData(color & 0xFF);
 8000f20:	887b      	ldrh	r3, [r7, #2]
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff fddb 	bl	8000ae0 <LCD_SendData>
}
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <LCD_Fill>:

//6. Fill the entire screen with a background color
void LCD_Fill(uint16_t color) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80fb      	strh	r3, [r7, #6]
	uint32_t n = LCD_PIXEL_COUNT;
 8000f3e:	f44f 3316 	mov.w	r3, #153600	; 0x25800
 8000f42:	60fb      	str	r3, [r7, #12]
	uint16_t myColor = 0xFF;
 8000f44:	23ff      	movs	r3, #255	; 0xff
 8000f46:	817b      	strh	r3, [r7, #10]

	if (rotationNum == 1 || rotationNum == 3) {
 8000f48:	4b1b      	ldr	r3, [pc, #108]	; (8000fb8 <LCD_Fill+0x84>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d003      	beq.n	8000f58 <LCD_Fill+0x24>
 8000f50:	4b19      	ldr	r3, [pc, #100]	; (8000fb8 <LCD_Fill+0x84>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b03      	cmp	r3, #3
 8000f56:	d108      	bne.n	8000f6a <LCD_Fill+0x36>
		LCD_SetCursorPosition(0, 0, HX8357_TFTWIDTH - 1, HX8357_TFTHEIGHT - 1);
 8000f58:	f240 13df 	movw	r3, #479	; 0x1df
 8000f5c:	f240 123f 	movw	r2, #319	; 0x13f
 8000f60:	2100      	movs	r1, #0
 8000f62:	2000      	movs	r0, #0
 8000f64:	f7ff fe24 	bl	8000bb0 <LCD_SetCursorPosition>
 8000f68:	e00f      	b.n	8000f8a <LCD_Fill+0x56>
	} else if (rotationNum == 2 || rotationNum == 4) {
 8000f6a:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <LCD_Fill+0x84>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d003      	beq.n	8000f7a <LCD_Fill+0x46>
 8000f72:	4b11      	ldr	r3, [pc, #68]	; (8000fb8 <LCD_Fill+0x84>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b04      	cmp	r3, #4
 8000f78:	d117      	bne.n	8000faa <LCD_Fill+0x76>
		LCD_SetCursorPosition(0, 0, HX8357_TFTHEIGHT - 1, HX8357_TFTWIDTH - 1);
 8000f7a:	f240 133f 	movw	r3, #319	; 0x13f
 8000f7e:	f240 12df 	movw	r2, #479	; 0x1df
 8000f82:	2100      	movs	r1, #0
 8000f84:	2000      	movs	r0, #0
 8000f86:	f7ff fe13 	bl	8000bb0 <LCD_SetCursorPosition>
	}

	while (n) {
 8000f8a:	e00e      	b.n	8000faa <LCD_Fill+0x76>
		n--;
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	60fb      	str	r3, [r7, #12]
		LCD_SendData(color >> 8);
 8000f92:	88fb      	ldrh	r3, [r7, #6]
 8000f94:	0a1b      	lsrs	r3, r3, #8
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fda0 	bl	8000ae0 <LCD_SendData>
		LCD_SendData(color & 0xff);
 8000fa0:	88fb      	ldrh	r3, [r7, #6]
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fd9b 	bl	8000ae0 <LCD_SendData>
	while (n) {
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d1ed      	bne.n	8000f8c <LCD_Fill+0x58>
	}
}
 8000fb0:	bf00      	nop
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000000 	.word	0x20000000

08000fbc <LCD_Fill_Rect>:
//7. Rectangle drawing functions
void LCD_Fill_Rect(unsigned int x0, unsigned int y0, unsigned int x1,
		unsigned int y1, uint16_t color) {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
 8000fc8:	603b      	str	r3, [r7, #0]
	uint32_t n = ((x1 + 1) - x0) * ((y1 + 1) - y0);
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	6839      	ldr	r1, [r7, #0]
 8000fd4:	68ba      	ldr	r2, [r7, #8]
 8000fd6:	1a8a      	subs	r2, r1, r2
 8000fd8:	3201      	adds	r2, #1
 8000fda:	fb02 f303 	mul.w	r3, r2, r3
 8000fde:	617b      	str	r3, [r7, #20]
	if (n > LCD_PIXEL_COUNT)
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	f5b3 3f16 	cmp.w	r3, #153600	; 0x25800
 8000fe6:	d902      	bls.n	8000fee <LCD_Fill_Rect+0x32>
		n = LCD_PIXEL_COUNT;
 8000fe8:	f44f 3316 	mov.w	r3, #153600	; 0x25800
 8000fec:	617b      	str	r3, [r7, #20]
	LCD_SetCursorPosition(x0, y0, x1, y1);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	b298      	uxth	r0, r3
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	b299      	uxth	r1, r3
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	f7ff fdd7 	bl	8000bb0 <LCD_SetCursorPosition>
	while (n) {
 8001002:	e00e      	b.n	8001022 <LCD_Fill_Rect+0x66>
		n--;
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	3b01      	subs	r3, #1
 8001008:	617b      	str	r3, [r7, #20]
		LCD_SendData(color >> 8);
 800100a:	8c3b      	ldrh	r3, [r7, #32]
 800100c:	0a1b      	lsrs	r3, r3, #8
 800100e:	b29b      	uxth	r3, r3
 8001010:	b2db      	uxtb	r3, r3
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fd64 	bl	8000ae0 <LCD_SendData>
		LCD_SendData(color & 0xff);
 8001018:	8c3b      	ldrh	r3, [r7, #32]
 800101a:	b2db      	uxtb	r3, r3
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff fd5f 	bl	8000ae0 <LCD_SendData>
	while (n) {
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d1ed      	bne.n	8001004 <LCD_Fill_Rect+0x48>
	}
}
 8001028:	bf00      	nop
 800102a:	3718      	adds	r7, #24
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <LCD_drawCircle>:

//8. Circle drawing functions
void LCD_drawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8001030:	b590      	push	{r4, r7, lr}
 8001032:	b087      	sub	sp, #28
 8001034:	af00      	add	r7, sp, #0
 8001036:	4604      	mov	r4, r0
 8001038:	4608      	mov	r0, r1
 800103a:	4611      	mov	r1, r2
 800103c:	461a      	mov	r2, r3
 800103e:	4623      	mov	r3, r4
 8001040:	80fb      	strh	r3, [r7, #6]
 8001042:	4603      	mov	r3, r0
 8001044:	80bb      	strh	r3, [r7, #4]
 8001046:	460b      	mov	r3, r1
 8001048:	807b      	strh	r3, [r7, #2]
 800104a:	4613      	mov	r3, r2
 800104c:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 800104e:	887b      	ldrh	r3, [r7, #2]
 8001050:	f1c3 0301 	rsb	r3, r3, #1
 8001054:	b29b      	uxth	r3, r3
 8001056:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8001058:	2301      	movs	r3, #1
 800105a:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 800105c:	887b      	ldrh	r3, [r7, #2]
 800105e:	461a      	mov	r2, r3
 8001060:	03d2      	lsls	r2, r2, #15
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	b29b      	uxth	r3, r3
 8001068:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 800106e:	887b      	ldrh	r3, [r7, #2]
 8001070:	81fb      	strh	r3, [r7, #14]

	LCD_DrawPixel(x0, y0 + r, color);
 8001072:	88f8      	ldrh	r0, [r7, #6]
 8001074:	88ba      	ldrh	r2, [r7, #4]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	4413      	add	r3, r2
 800107a:	b29b      	uxth	r3, r3
 800107c:	883a      	ldrh	r2, [r7, #0]
 800107e:	4619      	mov	r1, r3
 8001080:	f7ff ff38 	bl	8000ef4 <LCD_DrawPixel>
	LCD_DrawPixel(x0, y0 - r, color);
 8001084:	88f8      	ldrh	r0, [r7, #6]
 8001086:	88ba      	ldrh	r2, [r7, #4]
 8001088:	887b      	ldrh	r3, [r7, #2]
 800108a:	1ad3      	subs	r3, r2, r3
 800108c:	b29b      	uxth	r3, r3
 800108e:	883a      	ldrh	r2, [r7, #0]
 8001090:	4619      	mov	r1, r3
 8001092:	f7ff ff2f 	bl	8000ef4 <LCD_DrawPixel>
	LCD_DrawPixel(x0 + r, y0, color);
 8001096:	88fa      	ldrh	r2, [r7, #6]
 8001098:	887b      	ldrh	r3, [r7, #2]
 800109a:	4413      	add	r3, r2
 800109c:	b29b      	uxth	r3, r3
 800109e:	88b9      	ldrh	r1, [r7, #4]
 80010a0:	883a      	ldrh	r2, [r7, #0]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff ff26 	bl	8000ef4 <LCD_DrawPixel>
	LCD_DrawPixel(x0 - r, y0, color);
 80010a8:	88fa      	ldrh	r2, [r7, #6]
 80010aa:	887b      	ldrh	r3, [r7, #2]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	88b9      	ldrh	r1, [r7, #4]
 80010b2:	883a      	ldrh	r2, [r7, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff1d 	bl	8000ef4 <LCD_DrawPixel>

	while (x < y) {
 80010ba:	e081      	b.n	80011c0 <LCD_drawCircle+0x190>
		if (f >= 0) {
 80010bc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	db0e      	blt.n	80010e2 <LCD_drawCircle+0xb2>
			y--;
 80010c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	3b01      	subs	r3, #1
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	81fb      	strh	r3, [r7, #14]
			ddF_y += 2;
 80010d0:	8a7b      	ldrh	r3, [r7, #18]
 80010d2:	3302      	adds	r3, #2
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	827b      	strh	r3, [r7, #18]
			f += ddF_y;
 80010d8:	8afa      	ldrh	r2, [r7, #22]
 80010da:	8a7b      	ldrh	r3, [r7, #18]
 80010dc:	4413      	add	r3, r2
 80010de:	b29b      	uxth	r3, r3
 80010e0:	82fb      	strh	r3, [r7, #22]
		}
		x++;
 80010e2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	3301      	adds	r3, #1
 80010ea:	b29b      	uxth	r3, r3
 80010ec:	823b      	strh	r3, [r7, #16]
		ddF_x += 2;
 80010ee:	8abb      	ldrh	r3, [r7, #20]
 80010f0:	3302      	adds	r3, #2
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	82bb      	strh	r3, [r7, #20]
		f += ddF_x;
 80010f6:	8afa      	ldrh	r2, [r7, #22]
 80010f8:	8abb      	ldrh	r3, [r7, #20]
 80010fa:	4413      	add	r3, r2
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	82fb      	strh	r3, [r7, #22]

		LCD_DrawPixel(x0 + x, y0 + y, color);
 8001100:	88fa      	ldrh	r2, [r7, #6]
 8001102:	8a3b      	ldrh	r3, [r7, #16]
 8001104:	4413      	add	r3, r2
 8001106:	b298      	uxth	r0, r3
 8001108:	88ba      	ldrh	r2, [r7, #4]
 800110a:	89fb      	ldrh	r3, [r7, #14]
 800110c:	4413      	add	r3, r2
 800110e:	b29b      	uxth	r3, r3
 8001110:	883a      	ldrh	r2, [r7, #0]
 8001112:	4619      	mov	r1, r3
 8001114:	f7ff feee 	bl	8000ef4 <LCD_DrawPixel>
		LCD_DrawPixel(x0 - x, y0 + y, color);
 8001118:	88fa      	ldrh	r2, [r7, #6]
 800111a:	8a3b      	ldrh	r3, [r7, #16]
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	b298      	uxth	r0, r3
 8001120:	88ba      	ldrh	r2, [r7, #4]
 8001122:	89fb      	ldrh	r3, [r7, #14]
 8001124:	4413      	add	r3, r2
 8001126:	b29b      	uxth	r3, r3
 8001128:	883a      	ldrh	r2, [r7, #0]
 800112a:	4619      	mov	r1, r3
 800112c:	f7ff fee2 	bl	8000ef4 <LCD_DrawPixel>
		LCD_DrawPixel(x0 + x, y0 - y, color);
 8001130:	88fa      	ldrh	r2, [r7, #6]
 8001132:	8a3b      	ldrh	r3, [r7, #16]
 8001134:	4413      	add	r3, r2
 8001136:	b298      	uxth	r0, r3
 8001138:	88ba      	ldrh	r2, [r7, #4]
 800113a:	89fb      	ldrh	r3, [r7, #14]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	b29b      	uxth	r3, r3
 8001140:	883a      	ldrh	r2, [r7, #0]
 8001142:	4619      	mov	r1, r3
 8001144:	f7ff fed6 	bl	8000ef4 <LCD_DrawPixel>
		LCD_DrawPixel(x0 - x, y0 - y, color);
 8001148:	88fa      	ldrh	r2, [r7, #6]
 800114a:	8a3b      	ldrh	r3, [r7, #16]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	b298      	uxth	r0, r3
 8001150:	88ba      	ldrh	r2, [r7, #4]
 8001152:	89fb      	ldrh	r3, [r7, #14]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	b29b      	uxth	r3, r3
 8001158:	883a      	ldrh	r2, [r7, #0]
 800115a:	4619      	mov	r1, r3
 800115c:	f7ff feca 	bl	8000ef4 <LCD_DrawPixel>
		LCD_DrawPixel(x0 + y, y0 + x, color);
 8001160:	88fa      	ldrh	r2, [r7, #6]
 8001162:	89fb      	ldrh	r3, [r7, #14]
 8001164:	4413      	add	r3, r2
 8001166:	b298      	uxth	r0, r3
 8001168:	88ba      	ldrh	r2, [r7, #4]
 800116a:	8a3b      	ldrh	r3, [r7, #16]
 800116c:	4413      	add	r3, r2
 800116e:	b29b      	uxth	r3, r3
 8001170:	883a      	ldrh	r2, [r7, #0]
 8001172:	4619      	mov	r1, r3
 8001174:	f7ff febe 	bl	8000ef4 <LCD_DrawPixel>
		LCD_DrawPixel(x0 - y, y0 + x, color);
 8001178:	88fa      	ldrh	r2, [r7, #6]
 800117a:	89fb      	ldrh	r3, [r7, #14]
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	b298      	uxth	r0, r3
 8001180:	88ba      	ldrh	r2, [r7, #4]
 8001182:	8a3b      	ldrh	r3, [r7, #16]
 8001184:	4413      	add	r3, r2
 8001186:	b29b      	uxth	r3, r3
 8001188:	883a      	ldrh	r2, [r7, #0]
 800118a:	4619      	mov	r1, r3
 800118c:	f7ff feb2 	bl	8000ef4 <LCD_DrawPixel>
		LCD_DrawPixel(x0 + y, y0 - x, color);
 8001190:	88fa      	ldrh	r2, [r7, #6]
 8001192:	89fb      	ldrh	r3, [r7, #14]
 8001194:	4413      	add	r3, r2
 8001196:	b298      	uxth	r0, r3
 8001198:	88ba      	ldrh	r2, [r7, #4]
 800119a:	8a3b      	ldrh	r3, [r7, #16]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	b29b      	uxth	r3, r3
 80011a0:	883a      	ldrh	r2, [r7, #0]
 80011a2:	4619      	mov	r1, r3
 80011a4:	f7ff fea6 	bl	8000ef4 <LCD_DrawPixel>
		LCD_DrawPixel(x0 - y, y0 - x, color);
 80011a8:	88fa      	ldrh	r2, [r7, #6]
 80011aa:	89fb      	ldrh	r3, [r7, #14]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	b298      	uxth	r0, r3
 80011b0:	88ba      	ldrh	r2, [r7, #4]
 80011b2:	8a3b      	ldrh	r3, [r7, #16]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	883a      	ldrh	r2, [r7, #0]
 80011ba:	4619      	mov	r1, r3
 80011bc:	f7ff fe9a 	bl	8000ef4 <LCD_DrawPixel>
	while (x < y) {
 80011c0:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80011c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	f6ff af77 	blt.w	80010bc <LCD_drawCircle+0x8c>
	}
}
 80011ce:	bf00      	nop
 80011d0:	371c      	adds	r7, #28
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd90      	pop	{r4, r7, pc}

080011d6 <LCD_drawLine>:
	fillCircleHelper(x0, y0, r, 3, 0, color);
}

//9. Line drawing functions
void LCD_drawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1,
		uint16_t color) {
 80011d6:	b590      	push	{r4, r7, lr}
 80011d8:	b089      	sub	sp, #36	; 0x24
 80011da:	af00      	add	r7, sp, #0
 80011dc:	4604      	mov	r4, r0
 80011de:	4608      	mov	r0, r1
 80011e0:	4611      	mov	r1, r2
 80011e2:	461a      	mov	r2, r3
 80011e4:	4623      	mov	r3, r4
 80011e6:	80fb      	strh	r3, [r7, #6]
 80011e8:	4603      	mov	r3, r0
 80011ea:	80bb      	strh	r3, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	807b      	strh	r3, [r7, #2]
 80011f0:	4613      	mov	r3, r2
 80011f2:	803b      	strh	r3, [r7, #0]
	int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80011f4:	f9b7 2000 	ldrsh.w	r2, [r7]
 80011f8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001202:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001206:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800120a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800120e:	1acb      	subs	r3, r1, r3
 8001210:	2b00      	cmp	r3, #0
 8001212:	bfb8      	it	lt
 8001214:	425b      	neglt	r3, r3
 8001216:	429a      	cmp	r2, r3
 8001218:	bfcc      	ite	gt
 800121a:	2301      	movgt	r3, #1
 800121c:	2300      	movle	r3, #0
 800121e:	b2db      	uxtb	r3, r3
 8001220:	837b      	strh	r3, [r7, #26]
	if (steep) {
 8001222:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d00b      	beq.n	8001242 <LCD_drawLine+0x6c>
		swap(x0, y0);
 800122a:	88fb      	ldrh	r3, [r7, #6]
 800122c:	833b      	strh	r3, [r7, #24]
 800122e:	88bb      	ldrh	r3, [r7, #4]
 8001230:	80fb      	strh	r3, [r7, #6]
 8001232:	8b3b      	ldrh	r3, [r7, #24]
 8001234:	80bb      	strh	r3, [r7, #4]
		swap(x1, y1);
 8001236:	887b      	ldrh	r3, [r7, #2]
 8001238:	82fb      	strh	r3, [r7, #22]
 800123a:	883b      	ldrh	r3, [r7, #0]
 800123c:	807b      	strh	r3, [r7, #2]
 800123e:	8afb      	ldrh	r3, [r7, #22]
 8001240:	803b      	strh	r3, [r7, #0]
	}

	if (x0 > x1) {
 8001242:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001246:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800124a:	429a      	cmp	r2, r3
 800124c:	dd0b      	ble.n	8001266 <LCD_drawLine+0x90>
		swap(x0, x1);
 800124e:	88fb      	ldrh	r3, [r7, #6]
 8001250:	82bb      	strh	r3, [r7, #20]
 8001252:	887b      	ldrh	r3, [r7, #2]
 8001254:	80fb      	strh	r3, [r7, #6]
 8001256:	8abb      	ldrh	r3, [r7, #20]
 8001258:	807b      	strh	r3, [r7, #2]
		swap(y0, y1);
 800125a:	88bb      	ldrh	r3, [r7, #4]
 800125c:	827b      	strh	r3, [r7, #18]
 800125e:	883b      	ldrh	r3, [r7, #0]
 8001260:	80bb      	strh	r3, [r7, #4]
 8001262:	8a7b      	ldrh	r3, [r7, #18]
 8001264:	803b      	strh	r3, [r7, #0]
	}

	int16_t dx, dy;
	dx = x1 - x0;
 8001266:	887a      	ldrh	r2, [r7, #2]
 8001268:	88fb      	ldrh	r3, [r7, #6]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	b29b      	uxth	r3, r3
 800126e:	823b      	strh	r3, [r7, #16]
	dy = abs(y1 - y0);
 8001270:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001274:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	bfb8      	it	lt
 800127e:	425b      	neglt	r3, r3
 8001280:	81fb      	strh	r3, [r7, #14]

	int16_t err = dx / 2;
 8001282:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001286:	0fda      	lsrs	r2, r3, #31
 8001288:	4413      	add	r3, r2
 800128a:	105b      	asrs	r3, r3, #1
 800128c:	83fb      	strh	r3, [r7, #30]
	int16_t ystep;

	if (y0 < y1) {
 800128e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001292:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001296:	429a      	cmp	r2, r3
 8001298:	da02      	bge.n	80012a0 <LCD_drawLine+0xca>
		ystep = 1;
 800129a:	2301      	movs	r3, #1
 800129c:	83bb      	strh	r3, [r7, #28]
 800129e:	e02d      	b.n	80012fc <LCD_drawLine+0x126>
	} else {
		ystep = -1;
 80012a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012a4:	83bb      	strh	r3, [r7, #28]
	}

	for (; x0 <= x1; x0++) {
 80012a6:	e029      	b.n	80012fc <LCD_drawLine+0x126>
		if (steep) {
 80012a8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d006      	beq.n	80012be <LCD_drawLine+0xe8>
			LCD_DrawPixel(y0, x0, color);
 80012b0:	88bb      	ldrh	r3, [r7, #4]
 80012b2:	88f9      	ldrh	r1, [r7, #6]
 80012b4:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fe1c 	bl	8000ef4 <LCD_DrawPixel>
 80012bc:	e005      	b.n	80012ca <LCD_drawLine+0xf4>
		} else {
			LCD_DrawPixel(x0, y0, color);
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	88b9      	ldrh	r1, [r7, #4]
 80012c2:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff fe15 	bl	8000ef4 <LCD_DrawPixel>
		}
		err -= dy;
 80012ca:	8bfa      	ldrh	r2, [r7, #30]
 80012cc:	89fb      	ldrh	r3, [r7, #14]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	83fb      	strh	r3, [r7, #30]
		if (err < 0) {
 80012d4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	da09      	bge.n	80012f0 <LCD_drawLine+0x11a>
			y0 += ystep;
 80012dc:	88ba      	ldrh	r2, [r7, #4]
 80012de:	8bbb      	ldrh	r3, [r7, #28]
 80012e0:	4413      	add	r3, r2
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	80bb      	strh	r3, [r7, #4]
			err += dx;
 80012e6:	8bfa      	ldrh	r2, [r7, #30]
 80012e8:	8a3b      	ldrh	r3, [r7, #16]
 80012ea:	4413      	add	r3, r2
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	83fb      	strh	r3, [r7, #30]
	for (; x0 <= x1; x0++) {
 80012f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	3301      	adds	r3, #1
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	80fb      	strh	r3, [r7, #6]
 80012fc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001300:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001304:	429a      	cmp	r2, r3
 8001306:	ddcf      	ble.n	80012a8 <LCD_drawLine+0xd2>
		}
	}
}
 8001308:	bf00      	nop
 800130a:	3724      	adds	r7, #36	; 0x24
 800130c:	46bd      	mov	sp, r7
 800130e:	bd90      	pop	{r4, r7, pc}

08001310 <LCD_drawChar>:
	}
}

//11. Text printing functions
void LCD_drawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t size)
{
 8001310:	b5b0      	push	{r4, r5, r7, lr}
 8001312:	b086      	sub	sp, #24
 8001314:	af02      	add	r7, sp, #8
 8001316:	4604      	mov	r4, r0
 8001318:	4608      	mov	r0, r1
 800131a:	4611      	mov	r1, r2
 800131c:	461a      	mov	r2, r3
 800131e:	4623      	mov	r3, r4
 8001320:	80fb      	strh	r3, [r7, #6]
 8001322:	4603      	mov	r3, r0
 8001324:	80bb      	strh	r3, [r7, #4]
 8001326:	460b      	mov	r3, r1
 8001328:	70fb      	strb	r3, [r7, #3]
 800132a:	4613      	mov	r3, r2
 800132c:	803b      	strh	r3, [r7, #0]
	if(rotationNum == 1 || rotationNum ==3)
 800132e:	4b9b      	ldr	r3, [pc, #620]	; (800159c <LCD_drawChar+0x28c>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d003      	beq.n	800133e <LCD_drawChar+0x2e>
 8001336:	4b99      	ldr	r3, [pc, #612]	; (800159c <LCD_drawChar+0x28c>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b03      	cmp	r3, #3
 800133c:	d122      	bne.n	8001384 <LCD_drawChar+0x74>
	{
		if((x >= HX8357_TFTWIDTH)            || // Clip right
 800133e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001342:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001346:	f280 8122 	bge.w	800158e <LCD_drawChar+0x27e>
 800134a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800134e:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001352:	f280 811c 	bge.w	800158e <LCD_drawChar+0x27e>
     (y >= HX8357_TFTHEIGHT)           || // Clip bottom
     ((x + 6 * size - 1) < 0) || // Clip left
 8001356:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800135a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800135e:	4613      	mov	r3, r2
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	4413      	add	r3, r2
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	440b      	add	r3, r1
 8001368:	3b01      	subs	r3, #1
     (y >= HX8357_TFTHEIGHT)           || // Clip bottom
 800136a:	2b00      	cmp	r3, #0
 800136c:	f2c0 810f 	blt.w	800158e <LCD_drawChar+0x27e>
     ((y + 8 * size - 1) < 0))   // Clip top
 8001370:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001374:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001378:	00db      	lsls	r3, r3, #3
 800137a:	4413      	add	r3, r2
 800137c:	3b01      	subs	r3, #1
     ((x + 6 * size - 1) < 0) || // Clip left
 800137e:	2b00      	cmp	r3, #0
 8001380:	da24      	bge.n	80013cc <LCD_drawChar+0xbc>
    return;
 8001382:	e104      	b.n	800158e <LCD_drawChar+0x27e>
	}
	else
	{
		if((y >= HX8357_TFTWIDTH)            || // Clip right
 8001384:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001388:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800138c:	f280 8101 	bge.w	8001592 <LCD_drawChar+0x282>
 8001390:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001394:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001398:	f280 80fb 	bge.w	8001592 <LCD_drawChar+0x282>
     (x >= HX8357_TFTHEIGHT)           || // Clip bottom
     ((y + 6 * size - 1) < 0) || // Clip left
 800139c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80013a0:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80013a4:	4613      	mov	r3, r2
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	4413      	add	r3, r2
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	440b      	add	r3, r1
 80013ae:	3b01      	subs	r3, #1
     (x >= HX8357_TFTHEIGHT)           || // Clip bottom
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	f2c0 80ee 	blt.w	8001592 <LCD_drawChar+0x282>
     ((x + 8 * size - 1) < 0))   // Clip top
 80013b6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80013ba:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80013be:	00db      	lsls	r3, r3, #3
 80013c0:	4413      	add	r3, r2
 80013c2:	3b01      	subs	r3, #1
     ((y + 6 * size - 1) < 0) || // Clip left
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	f2c0 80e4 	blt.w	8001592 <LCD_drawChar+0x282>
 80013ca:	e000      	b.n	80013ce <LCD_drawChar+0xbe>
		if((x >= HX8357_TFTWIDTH)            || // Clip right
 80013cc:	bf00      	nop
    return;
	}


  if(!_cp437 && (c >= 176)) c++; // Handle 'classic' charset behavior
 80013ce:	4b74      	ldr	r3, [pc, #464]	; (80015a0 <LCD_drawChar+0x290>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	f083 0301 	eor.w	r3, r3, #1
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d005      	beq.n	80013e8 <LCD_drawChar+0xd8>
 80013dc:	78fb      	ldrb	r3, [r7, #3]
 80013de:	2baf      	cmp	r3, #175	; 0xaf
 80013e0:	d902      	bls.n	80013e8 <LCD_drawChar+0xd8>
 80013e2:	78fb      	ldrb	r3, [r7, #3]
 80013e4:	3301      	adds	r3, #1
 80013e6:	70fb      	strb	r3, [r7, #3]

  for (int8_t i=0; i<6; i++ ) {
 80013e8:	2300      	movs	r3, #0
 80013ea:	73fb      	strb	r3, [r7, #15]
 80013ec:	e0c9      	b.n	8001582 <LCD_drawChar+0x272>
    uint8_t line;
    if (i == 5)
 80013ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013f2:	2b05      	cmp	r3, #5
 80013f4:	d102      	bne.n	80013fc <LCD_drawChar+0xec>
      line = 0x0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	73bb      	strb	r3, [r7, #14]
 80013fa:	e00b      	b.n	8001414 <LCD_drawChar+0x104>
    else
      line = pgm_read_byte(font1+(c*5)+i);
 80013fc:	78fa      	ldrb	r2, [r7, #3]
 80013fe:	4613      	mov	r3, r2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	4413      	add	r3, r2
 8001404:	461a      	mov	r2, r3
 8001406:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800140a:	4413      	add	r3, r2
 800140c:	4a65      	ldr	r2, [pc, #404]	; (80015a4 <LCD_drawChar+0x294>)
 800140e:	4413      	add	r3, r2
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	73bb      	strb	r3, [r7, #14]
    for (int8_t j = 0; j<8; j++) {
 8001414:	2300      	movs	r3, #0
 8001416:	737b      	strb	r3, [r7, #13]
 8001418:	e0a8      	b.n	800156c <LCD_drawChar+0x25c>
      if (line & 0x1) {
 800141a:	7bbb      	ldrb	r3, [r7, #14]
 800141c:	f003 0301 	and.w	r3, r3, #1
 8001420:	2b00      	cmp	r3, #0
 8001422:	d04b      	beq.n	80014bc <LCD_drawChar+0x1ac>
        if (size == 1) // default size
 8001424:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001428:	2b01      	cmp	r3, #1
 800142a:	d110      	bne.n	800144e <LCD_drawChar+0x13e>
          LCD_DrawPixel(x+i, y+j, color);
 800142c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001430:	b29a      	uxth	r2, r3
 8001432:	88fb      	ldrh	r3, [r7, #6]
 8001434:	4413      	add	r3, r2
 8001436:	b298      	uxth	r0, r3
 8001438:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800143c:	b29a      	uxth	r2, r3
 800143e:	88bb      	ldrh	r3, [r7, #4]
 8001440:	4413      	add	r3, r2
 8001442:	b29b      	uxth	r3, r3
 8001444:	883a      	ldrh	r2, [r7, #0]
 8001446:	4619      	mov	r1, r3
 8001448:	f7ff fd54 	bl	8000ef4 <LCD_DrawPixel>
 800144c:	e085      	b.n	800155a <LCD_drawChar+0x24a>
        else {  // big size
          LCD_Fill_Rect(x+(i*size), y+(j*size), size + x+(i*size), size+1 + y+(j*size), color);
 800144e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001456:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 800145a:	fb01 f303 	mul.w	r3, r1, r3
 800145e:	4413      	add	r3, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001466:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800146a:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 800146e:	fb01 f303 	mul.w	r3, r1, r3
 8001472:	4413      	add	r3, r2
 8001474:	461c      	mov	r4, r3
 8001476:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800147a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800147e:	441a      	add	r2, r3
 8001480:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001484:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8001488:	fb01 f303 	mul.w	r3, r1, r3
 800148c:	4413      	add	r3, r2
 800148e:	461d      	mov	r5, r3
 8001490:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001494:	1c5a      	adds	r2, r3, #1
 8001496:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800149a:	441a      	add	r2, r3
 800149c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80014a0:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80014a4:	fb01 f303 	mul.w	r3, r1, r3
 80014a8:	4413      	add	r3, r2
 80014aa:	461a      	mov	r2, r3
 80014ac:	883b      	ldrh	r3, [r7, #0]
 80014ae:	9300      	str	r3, [sp, #0]
 80014b0:	4613      	mov	r3, r2
 80014b2:	462a      	mov	r2, r5
 80014b4:	4621      	mov	r1, r4
 80014b6:	f7ff fd81 	bl	8000fbc <LCD_Fill_Rect>
 80014ba:	e04e      	b.n	800155a <LCD_drawChar+0x24a>
        }
      } else if (bg != color) {
 80014bc:	8c3a      	ldrh	r2, [r7, #32]
 80014be:	883b      	ldrh	r3, [r7, #0]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d04a      	beq.n	800155a <LCD_drawChar+0x24a>
        if (size == 1) // default size
 80014c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d110      	bne.n	80014ee <LCD_drawChar+0x1de>
          LCD_DrawPixel(x+i, y+j, bg);
 80014cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	88fb      	ldrh	r3, [r7, #6]
 80014d4:	4413      	add	r3, r2
 80014d6:	b298      	uxth	r0, r3
 80014d8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80014dc:	b29a      	uxth	r2, r3
 80014de:	88bb      	ldrh	r3, [r7, #4]
 80014e0:	4413      	add	r3, r2
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	8c3a      	ldrh	r2, [r7, #32]
 80014e6:	4619      	mov	r1, r3
 80014e8:	f7ff fd04 	bl	8000ef4 <LCD_DrawPixel>
 80014ec:	e035      	b.n	800155a <LCD_drawChar+0x24a>
        else {  // big size
          LCD_Fill_Rect(x+i*size, y+j*size, size + x+i*size, size+1 + y+j*size, bg);
 80014ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014f6:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80014fa:	fb01 f303 	mul.w	r3, r1, r3
 80014fe:	4413      	add	r3, r2
 8001500:	4618      	mov	r0, r3
 8001502:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001506:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800150a:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 800150e:	fb01 f303 	mul.w	r3, r1, r3
 8001512:	4413      	add	r3, r2
 8001514:	461c      	mov	r4, r3
 8001516:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800151a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800151e:	441a      	add	r2, r3
 8001520:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001524:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8001528:	fb01 f303 	mul.w	r3, r1, r3
 800152c:	4413      	add	r3, r2
 800152e:	461d      	mov	r5, r3
 8001530:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001534:	1c5a      	adds	r2, r3, #1
 8001536:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800153a:	441a      	add	r2, r3
 800153c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001540:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8001544:	fb01 f303 	mul.w	r3, r1, r3
 8001548:	4413      	add	r3, r2
 800154a:	461a      	mov	r2, r3
 800154c:	8c3b      	ldrh	r3, [r7, #32]
 800154e:	9300      	str	r3, [sp, #0]
 8001550:	4613      	mov	r3, r2
 8001552:	462a      	mov	r2, r5
 8001554:	4621      	mov	r1, r4
 8001556:	f7ff fd31 	bl	8000fbc <LCD_Fill_Rect>
        }
      }
      line >>= 1;
 800155a:	7bbb      	ldrb	r3, [r7, #14]
 800155c:	085b      	lsrs	r3, r3, #1
 800155e:	73bb      	strb	r3, [r7, #14]
    for (int8_t j = 0; j<8; j++) {
 8001560:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001564:	b2db      	uxtb	r3, r3
 8001566:	3301      	adds	r3, #1
 8001568:	b2db      	uxtb	r3, r3
 800156a:	737b      	strb	r3, [r7, #13]
 800156c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001570:	2b07      	cmp	r3, #7
 8001572:	f77f af52 	ble.w	800141a <LCD_drawChar+0x10a>
  for (int8_t i=0; i<6; i++ ) {
 8001576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800157a:	b2db      	uxtb	r3, r3
 800157c:	3301      	adds	r3, #1
 800157e:	b2db      	uxtb	r3, r3
 8001580:	73fb      	strb	r3, [r7, #15]
 8001582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001586:	2b05      	cmp	r3, #5
 8001588:	f77f af31 	ble.w	80013ee <LCD_drawChar+0xde>
 800158c:	e002      	b.n	8001594 <LCD_drawChar+0x284>
    return;
 800158e:	bf00      	nop
 8001590:	e000      	b.n	8001594 <LCD_drawChar+0x284>
    return;
 8001592:	bf00      	nop
    }
  }
}
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bdb0      	pop	{r4, r5, r7, pc}
 800159a:	bf00      	nop
 800159c:	20000000 	.word	0x20000000
 80015a0:	2000010c 	.word	0x2000010c
 80015a4:	08006358 	.word	0x08006358

080015a8 <LCD_printText>:
void LCD_printText(char text[], int16_t x, int16_t y, uint16_t color, uint16_t bg, uint8_t size)
{
 80015a8:	b590      	push	{r4, r7, lr}
 80015aa:	b089      	sub	sp, #36	; 0x24
 80015ac:	af02      	add	r7, sp, #8
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	4608      	mov	r0, r1
 80015b2:	4611      	mov	r1, r2
 80015b4:	461a      	mov	r2, r3
 80015b6:	4603      	mov	r3, r0
 80015b8:	817b      	strh	r3, [r7, #10]
 80015ba:	460b      	mov	r3, r1
 80015bc:	813b      	strh	r3, [r7, #8]
 80015be:	4613      	mov	r3, r2
 80015c0:	80fb      	strh	r3, [r7, #6]
	int16_t offset;
	offset = size*6;
 80015c2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015c6:	b29b      	uxth	r3, r3
 80015c8:	461a      	mov	r2, r3
 80015ca:	0052      	lsls	r2, r2, #1
 80015cc:	4413      	add	r3, r2
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i=0; i<40 && text[i]!=NULL; i++)
 80015d4:	2300      	movs	r3, #0
 80015d6:	82fb      	strh	r3, [r7, #22]
 80015d8:	e01a      	b.n	8001610 <LCD_printText+0x68>
	{
		LCD_drawChar(x+(offset*i), y, text[i],color,bg,size);
 80015da:	8abb      	ldrh	r3, [r7, #20]
 80015dc:	8afa      	ldrh	r2, [r7, #22]
 80015de:	fb02 f303 	mul.w	r3, r2, r3
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	897b      	ldrh	r3, [r7, #10]
 80015e6:	4413      	add	r3, r2
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	b218      	sxth	r0, r3
 80015ec:	8afb      	ldrh	r3, [r7, #22]
 80015ee:	68fa      	ldr	r2, [r7, #12]
 80015f0:	4413      	add	r3, r2
 80015f2:	781a      	ldrb	r2, [r3, #0]
 80015f4:	88fc      	ldrh	r4, [r7, #6]
 80015f6:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80015fa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015fe:	9301      	str	r3, [sp, #4]
 8001600:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001602:	9300      	str	r3, [sp, #0]
 8001604:	4623      	mov	r3, r4
 8001606:	f7ff fe83 	bl	8001310 <LCD_drawChar>
	for(uint16_t i=0; i<40 && text[i]!=NULL; i++)
 800160a:	8afb      	ldrh	r3, [r7, #22]
 800160c:	3301      	adds	r3, #1
 800160e:	82fb      	strh	r3, [r7, #22]
 8001610:	8afb      	ldrh	r3, [r7, #22]
 8001612:	2b27      	cmp	r3, #39	; 0x27
 8001614:	d805      	bhi.n	8001622 <LCD_printText+0x7a>
 8001616:	8afb      	ldrh	r3, [r7, #22]
 8001618:	68fa      	ldr	r2, [r7, #12]
 800161a:	4413      	add	r3, r2
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1db      	bne.n	80015da <LCD_printText+0x32>
	}
}
 8001622:	bf00      	nop
 8001624:	371c      	adds	r7, #28
 8001626:	46bd      	mov	sp, r7
 8001628:	bd90      	pop	{r4, r7, pc}

0800162a <LCD_printIcon>:

void LCD_printIcon(uint16_t x, uint16_t y, uint16_t w, uint8_t *data,
		uint32_t size) {
 800162a:	b580      	push	{r7, lr}
 800162c:	b086      	sub	sp, #24
 800162e:	af00      	add	r7, sp, #0
 8001630:	607b      	str	r3, [r7, #4]
 8001632:	4603      	mov	r3, r0
 8001634:	81fb      	strh	r3, [r7, #14]
 8001636:	460b      	mov	r3, r1
 8001638:	81bb      	strh	r3, [r7, #12]
 800163a:	4613      	mov	r3, r2
 800163c:	817b      	strh	r3, [r7, #10]
	uint32_t n = size;
 800163e:	6a3b      	ldr	r3, [r7, #32]
 8001640:	613b      	str	r3, [r7, #16]
	LCD_SetCursorPosition(x, y, w-1, y);
 8001642:	897b      	ldrh	r3, [r7, #10]
 8001644:	3b01      	subs	r3, #1
 8001646:	b29a      	uxth	r2, r3
 8001648:	89bb      	ldrh	r3, [r7, #12]
 800164a:	89b9      	ldrh	r1, [r7, #12]
 800164c:	89f8      	ldrh	r0, [r7, #14]
 800164e:	f7ff faaf 	bl	8000bb0 <LCD_SetCursorPosition>

	for (uint32_t i = 0; i < n; i++) {
 8001652:	2300      	movs	r3, #0
 8001654:	617b      	str	r3, [r7, #20]
 8001656:	e009      	b.n	800166c <LCD_printIcon+0x42>
		LCD_SendData(data[i]);
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	4413      	add	r3, r2
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff fa3d 	bl	8000ae0 <LCD_SendData>
	for (uint32_t i = 0; i < n; i++) {
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	3301      	adds	r3, #1
 800166a:	617b      	str	r3, [r7, #20]
 800166c:	697a      	ldr	r2, [r7, #20]
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	429a      	cmp	r2, r3
 8001672:	d3f1      	bcc.n	8001658 <LCD_printIcon+0x2e>
	}

	LCD_SendData(data[size-1] & 0xFF);
 8001674:	6a3b      	ldr	r3, [r7, #32]
 8001676:	3b01      	subs	r3, #1
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	4413      	add	r3, r2
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff fa2e 	bl	8000ae0 <LCD_SendData>
}
 8001684:	bf00      	nop
 8001686:	3718      	adds	r7, #24
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <LCD_setRotation>:

	LCD_SendData(data[size-1] & 0xFF);
}

//13. Set screen rotation
void LCD_setRotation(uint8_t rotate) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	71fb      	strb	r3, [r7, #7]
	switch (rotate) {
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	3b01      	subs	r3, #1
 800169a:	2b03      	cmp	r3, #3
 800169c:	d832      	bhi.n	8001704 <LCD_setRotation+0x78>
 800169e:	a201      	add	r2, pc, #4	; (adr r2, 80016a4 <LCD_setRotation+0x18>)
 80016a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a4:	080016b5 	.word	0x080016b5
 80016a8:	080016c9 	.word	0x080016c9
 80016ac:	080016dd 	.word	0x080016dd
 80016b0:	080016f1 	.word	0x080016f1
	case 1:
		rotationNum = 1;
 80016b4:	4b1a      	ldr	r3, [pc, #104]	; (8001720 <LCD_setRotation+0x94>)
 80016b6:	2201      	movs	r2, #1
 80016b8:	701a      	strb	r2, [r3, #0]
		LCD_SendCommand(HX8357_MADCTL);
 80016ba:	2036      	movs	r0, #54	; 0x36
 80016bc:	f7ff f9dc 	bl	8000a78 <LCD_SendCommand>
		LCD_SendData(MADCTL_MX | MADCTL_MY | MADCTL_RGB);
 80016c0:	20c0      	movs	r0, #192	; 0xc0
 80016c2:	f7ff fa0d 	bl	8000ae0 <LCD_SendData>
		break;
 80016c6:	e027      	b.n	8001718 <LCD_setRotation+0x8c>
	case 2:
		rotationNum = 2;
 80016c8:	4b15      	ldr	r3, [pc, #84]	; (8001720 <LCD_setRotation+0x94>)
 80016ca:	2202      	movs	r2, #2
 80016cc:	701a      	strb	r2, [r3, #0]
		LCD_SendCommand(HX8357_MADCTL);
 80016ce:	2036      	movs	r0, #54	; 0x36
 80016d0:	f7ff f9d2 	bl	8000a78 <LCD_SendCommand>
		LCD_SendData(MADCTL_MV | MADCTL_MY | MADCTL_RGB);
 80016d4:	20a0      	movs	r0, #160	; 0xa0
 80016d6:	f7ff fa03 	bl	8000ae0 <LCD_SendData>
		break;
 80016da:	e01d      	b.n	8001718 <LCD_setRotation+0x8c>
	case 3:
		rotationNum = 3;
 80016dc:	4b10      	ldr	r3, [pc, #64]	; (8001720 <LCD_setRotation+0x94>)
 80016de:	2203      	movs	r2, #3
 80016e0:	701a      	strb	r2, [r3, #0]
		LCD_SendCommand(HX8357_MADCTL);
 80016e2:	2036      	movs	r0, #54	; 0x36
 80016e4:	f7ff f9c8 	bl	8000a78 <LCD_SendCommand>
		LCD_SendData(MADCTL_RGB);
 80016e8:	2000      	movs	r0, #0
 80016ea:	f7ff f9f9 	bl	8000ae0 <LCD_SendData>
		break;
 80016ee:	e013      	b.n	8001718 <LCD_setRotation+0x8c>
	case 4:
		rotationNum = 4;
 80016f0:	4b0b      	ldr	r3, [pc, #44]	; (8001720 <LCD_setRotation+0x94>)
 80016f2:	2204      	movs	r2, #4
 80016f4:	701a      	strb	r2, [r3, #0]
		LCD_SendCommand(HX8357_MADCTL);
 80016f6:	2036      	movs	r0, #54	; 0x36
 80016f8:	f7ff f9be 	bl	8000a78 <LCD_SendCommand>
		LCD_SendData(MADCTL_MX | MADCTL_MV | MADCTL_RGB);
 80016fc:	2060      	movs	r0, #96	; 0x60
 80016fe:	f7ff f9ef 	bl	8000ae0 <LCD_SendData>
		break;
 8001702:	e009      	b.n	8001718 <LCD_setRotation+0x8c>
	default:
		rotationNum = 1;
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <LCD_setRotation+0x94>)
 8001706:	2201      	movs	r2, #1
 8001708:	701a      	strb	r2, [r3, #0]
		LCD_SendCommand(HX8357_MADCTL);
 800170a:	2036      	movs	r0, #54	; 0x36
 800170c:	f7ff f9b4 	bl	8000a78 <LCD_SendCommand>
		LCD_SendData(MADCTL_MY | MADCTL_BGR);
 8001710:	2088      	movs	r0, #136	; 0x88
 8001712:	f7ff f9e5 	bl	8000ae0 <LCD_SendData>
		break;
 8001716:	bf00      	nop
	}
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000000 	.word	0x20000000

08001724 <map>:
static uint16_t ym_PIN = YMIN_Pin;
static uint16_t xm_PIN = XMIN_Pin;
static uint16_t yp_PIN = YPLUS_Pin;
static uint16_t xp_PIN = XPLUS_Pin;

int map(int x, int in_min, int in_max, int out_min, int out_max) {
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
 800172a:	60f8      	str	r0, [r7, #12]
 800172c:	60b9      	str	r1, [r7, #8]
 800172e:	607a      	str	r2, [r7, #4]
 8001730:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001732:	68fa      	ldr	r2, [r7, #12]
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	69b9      	ldr	r1, [r7, #24]
 800173a:	683a      	ldr	r2, [r7, #0]
 800173c:	1a8a      	subs	r2, r1, r2
 800173e:	fb02 f203 	mul.w	r2, r2, r3
 8001742:	6879      	ldr	r1, [r7, #4]
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	1acb      	subs	r3, r1, r3
 8001748:	fb92 f2f3 	sdiv	r2, r2, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	4413      	add	r3, r2
}
 8001750:	4618      	mov	r0, r3
 8001752:	3714      	adds	r7, #20
 8001754:	46bd      	mov	sp, r7
 8001756:	bc80      	pop	{r7}
 8001758:	4770      	bx	lr
	...

0800175c <Touch_Init>:

void Touch_Init(ADC_HandleTypeDef *adc) {
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
	memcpy(&adcHandle, adc, sizeof(*adc));
 8001764:	2230      	movs	r2, #48	; 0x30
 8001766:	6879      	ldr	r1, [r7, #4]
 8001768:	4803      	ldr	r0, [pc, #12]	; (8001778 <Touch_Init+0x1c>)
 800176a:	f002 fdab 	bl	80042c4 <memcpy>
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20000180 	.word	0x20000180

0800177c <setupForReadY>:

bool isTouch();
uint16_t getPressure();

void setupForReadY() {
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.Pin = yp_PIN;
 8001782:	4b2c      	ldr	r3, [pc, #176]	; (8001834 <setupForReadY+0xb8>)
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8001788:	2301      	movs	r3, #1
 800178a:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 800178c:	2301      	movs	r3, #1
 800178e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001790:	2303      	movs	r3, #3
 8001792:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init( yp , &GPIO_InitStructure );
 8001794:	4b28      	ldr	r3, [pc, #160]	; (8001838 <setupForReadY+0xbc>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	463a      	mov	r2, r7
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f001 fc5d 	bl	800305c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(yp, yp_PIN, GPIO_PIN_SET);
 80017a2:	4b25      	ldr	r3, [pc, #148]	; (8001838 <setupForReadY+0xbc>)
 80017a4:	6818      	ldr	r0, [r3, #0]
 80017a6:	4b23      	ldr	r3, [pc, #140]	; (8001834 <setupForReadY+0xb8>)
 80017a8:	881b      	ldrh	r3, [r3, #0]
 80017aa:	2201      	movs	r2, #1
 80017ac:	4619      	mov	r1, r3
 80017ae:	f001 fdaf 	bl	8003310 <HAL_GPIO_WritePin>

	GPIO_InitStructure.Pin = ym_PIN;
 80017b2:	4b22      	ldr	r3, [pc, #136]	; (800183c <setupForReadY+0xc0>)
 80017b4:	881b      	ldrh	r3, [r3, #0]
 80017b6:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80017b8:	2301      	movs	r3, #1
 80017ba:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 80017bc:	2302      	movs	r3, #2
 80017be:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 80017c0:	2303      	movs	r3, #3
 80017c2:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init( ym , &GPIO_InitStructure );
 80017c4:	4b1e      	ldr	r3, [pc, #120]	; (8001840 <setupForReadY+0xc4>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	463a      	mov	r2, r7
 80017ca:	4611      	mov	r1, r2
 80017cc:	4618      	mov	r0, r3
 80017ce:	f001 fc45 	bl	800305c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(ym, ym_PIN, GPIO_PIN_RESET);
 80017d2:	4b1b      	ldr	r3, [pc, #108]	; (8001840 <setupForReadY+0xc4>)
 80017d4:	6818      	ldr	r0, [r3, #0]
 80017d6:	4b19      	ldr	r3, [pc, #100]	; (800183c <setupForReadY+0xc0>)
 80017d8:	881b      	ldrh	r3, [r3, #0]
 80017da:	2200      	movs	r2, #0
 80017dc:	4619      	mov	r1, r3
 80017de:	f001 fd97 	bl	8003310 <HAL_GPIO_WritePin>

	GPIO_InitStructure.Pin = xp_PIN;
 80017e2:	4b18      	ldr	r3, [pc, #96]	; (8001844 <setupForReadY+0xc8>)
 80017e4:	881b      	ldrh	r3, [r3, #0]
 80017e6:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80017e8:	2300      	movs	r3, #0
 80017ea:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 80017ec:	2302      	movs	r3, #2
 80017ee:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init( xp , &GPIO_InitStructure );
 80017f0:	4b15      	ldr	r3, [pc, #84]	; (8001848 <setupForReadY+0xcc>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	463a      	mov	r2, r7
 80017f6:	4611      	mov	r1, r2
 80017f8:	4618      	mov	r0, r3
 80017fa:	f001 fc2f 	bl	800305c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(xp, xp_PIN, GPIO_PIN_RESET);
 80017fe:	4b12      	ldr	r3, [pc, #72]	; (8001848 <setupForReadY+0xcc>)
 8001800:	6818      	ldr	r0, [r3, #0]
 8001802:	4b10      	ldr	r3, [pc, #64]	; (8001844 <setupForReadY+0xc8>)
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	2200      	movs	r2, #0
 8001808:	4619      	mov	r1, r3
 800180a:	f001 fd81 	bl	8003310 <HAL_GPIO_WritePin>

	GPIO_InitStructure.Pin = xm_PIN;
 800180e:	4b0f      	ldr	r3, [pc, #60]	; (800184c <setupForReadY+0xd0>)
 8001810:	881b      	ldrh	r3, [r3, #0]
 8001812:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 8001814:	2303      	movs	r3, #3
 8001816:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init( xm , &GPIO_InitStructure );
 800181c:	4b0c      	ldr	r3, [pc, #48]	; (8001850 <setupForReadY+0xd4>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	463a      	mov	r2, r7
 8001822:	4611      	mov	r1, r2
 8001824:	4618      	mov	r0, r3
 8001826:	f001 fc19 	bl	800305c <HAL_GPIO_Init>
}
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000018 	.word	0x20000018
 8001838:	2000000c 	.word	0x2000000c
 800183c:	20000014 	.word	0x20000014
 8001840:	20000004 	.word	0x20000004
 8001844:	2000001a 	.word	0x2000001a
 8001848:	20000010 	.word	0x20000010
 800184c:	20000016 	.word	0x20000016
 8001850:	20000008 	.word	0x20000008

08001854 <setupForReadX>:

void setupForReadX() {
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.Pin = xp_PIN;
 800185a:	4b2c      	ldr	r3, [pc, #176]	; (800190c <setupForReadX+0xb8>)
 800185c:	881b      	ldrh	r3, [r3, #0]
 800185e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8001860:	2301      	movs	r3, #1
 8001862:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 8001864:	2301      	movs	r3, #1
 8001866:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001868:	2303      	movs	r3, #3
 800186a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init( xp , &GPIO_InitStructure );
 800186c:	4b28      	ldr	r3, [pc, #160]	; (8001910 <setupForReadX+0xbc>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	463a      	mov	r2, r7
 8001872:	4611      	mov	r1, r2
 8001874:	4618      	mov	r0, r3
 8001876:	f001 fbf1 	bl	800305c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(xp, xp_PIN, GPIO_PIN_SET);
 800187a:	4b25      	ldr	r3, [pc, #148]	; (8001910 <setupForReadX+0xbc>)
 800187c:	6818      	ldr	r0, [r3, #0]
 800187e:	4b23      	ldr	r3, [pc, #140]	; (800190c <setupForReadX+0xb8>)
 8001880:	881b      	ldrh	r3, [r3, #0]
 8001882:	2201      	movs	r2, #1
 8001884:	4619      	mov	r1, r3
 8001886:	f001 fd43 	bl	8003310 <HAL_GPIO_WritePin>

	GPIO_InitStructure.Pin = xm_PIN;
 800188a:	4b22      	ldr	r3, [pc, #136]	; (8001914 <setupForReadX+0xc0>)
 800188c:	881b      	ldrh	r3, [r3, #0]
 800188e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8001890:	2301      	movs	r3, #1
 8001892:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 8001894:	2302      	movs	r3, #2
 8001896:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001898:	2303      	movs	r3, #3
 800189a:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_Init( xm , &GPIO_InitStructure );
 800189c:	4b1e      	ldr	r3, [pc, #120]	; (8001918 <setupForReadX+0xc4>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	463a      	mov	r2, r7
 80018a2:	4611      	mov	r1, r2
 80018a4:	4618      	mov	r0, r3
 80018a6:	f001 fbd9 	bl	800305c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(xm, xm_PIN, GPIO_PIN_RESET);
 80018aa:	4b1b      	ldr	r3, [pc, #108]	; (8001918 <setupForReadX+0xc4>)
 80018ac:	6818      	ldr	r0, [r3, #0]
 80018ae:	4b19      	ldr	r3, [pc, #100]	; (8001914 <setupForReadX+0xc0>)
 80018b0:	881b      	ldrh	r3, [r3, #0]
 80018b2:	2200      	movs	r2, #0
 80018b4:	4619      	mov	r1, r3
 80018b6:	f001 fd2b 	bl	8003310 <HAL_GPIO_WritePin>

	GPIO_InitStructure.Pin = ym_PIN;
 80018ba:	4b18      	ldr	r3, [pc, #96]	; (800191c <setupForReadX+0xc8>)
 80018bc:	881b      	ldrh	r3, [r3, #0]
 80018be:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80018c0:	2300      	movs	r3, #0
 80018c2:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 80018c4:	2302      	movs	r3, #2
 80018c6:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init( ym , &GPIO_InitStructure );
 80018c8:	4b15      	ldr	r3, [pc, #84]	; (8001920 <setupForReadX+0xcc>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	463a      	mov	r2, r7
 80018ce:	4611      	mov	r1, r2
 80018d0:	4618      	mov	r0, r3
 80018d2:	f001 fbc3 	bl	800305c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(ym, ym_PIN, GPIO_PIN_RESET);
 80018d6:	4b12      	ldr	r3, [pc, #72]	; (8001920 <setupForReadX+0xcc>)
 80018d8:	6818      	ldr	r0, [r3, #0]
 80018da:	4b10      	ldr	r3, [pc, #64]	; (800191c <setupForReadX+0xc8>)
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	2200      	movs	r2, #0
 80018e0:	4619      	mov	r1, r3
 80018e2:	f001 fd15 	bl	8003310 <HAL_GPIO_WritePin>

	GPIO_InitStructure.Pin = yp_PIN;
 80018e6:	4b0f      	ldr	r3, [pc, #60]	; (8001924 <setupForReadX+0xd0>)
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 80018ec:	2303      	movs	r3, #3
 80018ee:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init( yp , &GPIO_InitStructure );
 80018f4:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <setupForReadX+0xd4>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	463a      	mov	r2, r7
 80018fa:	4611      	mov	r1, r2
 80018fc:	4618      	mov	r0, r3
 80018fe:	f001 fbad 	bl	800305c <HAL_GPIO_Init>
}
 8001902:	bf00      	nop
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	2000001a 	.word	0x2000001a
 8001910:	20000010 	.word	0x20000010
 8001914:	20000016 	.word	0x20000016
 8001918:	20000008 	.word	0x20000008
 800191c:	20000014 	.word	0x20000014
 8001920:	20000004 	.word	0x20000004
 8001924:	20000018 	.word	0x20000018
 8001928:	2000000c 	.word	0x2000000c

0800192c <readChannelXMin>:

int readChannelXMin() {
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig;
	sConfig.Channel = ADC_CHANNEL_13;
 8001932:	230d      	movs	r3, #13
 8001934:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001936:	2301      	movs	r3, #1
 8001938:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800193a:	2307      	movs	r3, #7
 800193c:	60fb      	str	r3, [r7, #12]
	int config = HAL_ADC_ConfigChannel(&adcHandle, &sConfig);
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	4619      	mov	r1, r3
 8001942:	480f      	ldr	r0, [pc, #60]	; (8001980 <readChannelXMin+0x54>)
 8001944:	f001 f922 	bl	8002b8c <HAL_ADC_ConfigChannel>
 8001948:	4603      	mov	r3, r0
 800194a:	613b      	str	r3, [r7, #16]
	if (config != HAL_OK)
	{
		//
	}
	HAL_Delay(10);
 800194c:	200a      	movs	r0, #10
 800194e:	f000 fe43 	bl	80025d8 <HAL_Delay>
	HAL_ADC_Start(&adcHandle);
 8001952:	480b      	ldr	r0, [pc, #44]	; (8001980 <readChannelXMin+0x54>)
 8001954:	f000 ff3a 	bl	80027cc <HAL_ADC_Start>
	uint32_t ADCValue;
	if(HAL_ADC_PollForConversion(&adcHandle, 5) == HAL_OK) {
 8001958:	2105      	movs	r1, #5
 800195a:	4809      	ldr	r0, [pc, #36]	; (8001980 <readChannelXMin+0x54>)
 800195c:	f001 f810 	bl	8002980 <HAL_ADC_PollForConversion>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d103      	bne.n	800196e <readChannelXMin+0x42>
		ADCValue = HAL_ADC_GetValue(&adcHandle);
 8001966:	4806      	ldr	r0, [pc, #24]	; (8001980 <readChannelXMin+0x54>)
 8001968:	f001 f904 	bl	8002b74 <HAL_ADC_GetValue>
 800196c:	6178      	str	r0, [r7, #20]
	}
	HAL_ADC_Stop(&adcHandle);
 800196e:	4804      	ldr	r0, [pc, #16]	; (8001980 <readChannelXMin+0x54>)
 8001970:	f000 ffda 	bl	8002928 <HAL_ADC_Stop>
	return ADCValue;
 8001974:	697b      	ldr	r3, [r7, #20]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20000180 	.word	0x20000180

08001984 <readTouchY>:

int readTouchY() {
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af02      	add	r7, sp, #8
	setupForReadY();
 800198a:	f7ff fef7 	bl	800177c <setupForReadY>
	//return readChannelXMin();
	return map(readChannelXMin(), TS_MINY, TS_MAXY, 0, 480);
 800198e:	f7ff ffcd 	bl	800192c <readChannelXMin>
 8001992:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	2300      	movs	r3, #0
 800199a:	f640 629c 	movw	r2, #3740	; 0xe9c
 800199e:	f240 1127 	movw	r1, #295	; 0x127
 80019a2:	f7ff febf 	bl	8001724 <map>
 80019a6:	4603      	mov	r3, r0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
	...

080019b0 <readChannelYPlus>:

int readChannelYPlus() {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b086      	sub	sp, #24
 80019b4:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig;
	sConfig.Channel = ADC_CHANNEL_12;
 80019b6:	230c      	movs	r3, #12
 80019b8:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80019ba:	2301      	movs	r3, #1
 80019bc:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80019be:	2307      	movs	r3, #7
 80019c0:	60fb      	str	r3, [r7, #12]
	int config = HAL_ADC_ConfigChannel(&adcHandle, &sConfig);
 80019c2:	1d3b      	adds	r3, r7, #4
 80019c4:	4619      	mov	r1, r3
 80019c6:	480f      	ldr	r0, [pc, #60]	; (8001a04 <readChannelYPlus+0x54>)
 80019c8:	f001 f8e0 	bl	8002b8c <HAL_ADC_ConfigChannel>
 80019cc:	4603      	mov	r3, r0
 80019ce:	613b      	str	r3, [r7, #16]
	if (config != HAL_OK)
	{
		//
	}
	HAL_Delay(10);
 80019d0:	200a      	movs	r0, #10
 80019d2:	f000 fe01 	bl	80025d8 <HAL_Delay>
	HAL_ADC_Start(&adcHandle);
 80019d6:	480b      	ldr	r0, [pc, #44]	; (8001a04 <readChannelYPlus+0x54>)
 80019d8:	f000 fef8 	bl	80027cc <HAL_ADC_Start>
	uint32_t ADCValue;
	if(HAL_ADC_PollForConversion(&adcHandle, 5) == HAL_OK) {
 80019dc:	2105      	movs	r1, #5
 80019de:	4809      	ldr	r0, [pc, #36]	; (8001a04 <readChannelYPlus+0x54>)
 80019e0:	f000 ffce 	bl	8002980 <HAL_ADC_PollForConversion>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d103      	bne.n	80019f2 <readChannelYPlus+0x42>
		ADCValue = HAL_ADC_GetValue(&adcHandle);
 80019ea:	4806      	ldr	r0, [pc, #24]	; (8001a04 <readChannelYPlus+0x54>)
 80019ec:	f001 f8c2 	bl	8002b74 <HAL_ADC_GetValue>
 80019f0:	6178      	str	r0, [r7, #20]
	}
	HAL_ADC_Stop(&adcHandle);
 80019f2:	4804      	ldr	r0, [pc, #16]	; (8001a04 <readChannelYPlus+0x54>)
 80019f4:	f000 ff98 	bl	8002928 <HAL_ADC_Stop>
	return ADCValue;
 80019f8:	697b      	ldr	r3, [r7, #20]
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3718      	adds	r7, #24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000180 	.word	0x20000180

08001a08 <readTouchX>:

int readTouchX() {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af02      	add	r7, sp, #8
	setupForReadX();
 8001a0e:	f7ff ff21 	bl	8001854 <setupForReadX>
	//return readChannelYPlus();
	return map(readChannelYPlus(), TS_MINX, TS_MAXX, 0, 320);
 8001a12:	f7ff ffcd 	bl	80019b0 <readChannelYPlus>
 8001a16:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001a1a:	9300      	str	r3, [sp, #0]
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8001a22:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 8001a26:	f7ff fe7d 	bl	8001724 <map>
 8001a2a:	4603      	mov	r3, r0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001a32:	b480      	push	{r7}
 8001a34:	b083      	sub	sp, #12
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001a3a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a3e:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d013      	beq.n	8001a72 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001a4a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a4e:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001a52:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d00b      	beq.n	8001a72 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001a5a:	e000      	b.n	8001a5e <ITM_SendChar+0x2c>
    {
      __NOP();
 8001a5c:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001a5e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d0f9      	beq.n	8001a5c <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001a68:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	b2d2      	uxtb	r2, r2
 8001a70:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001a72:	687b      	ldr	r3, [r7, #4]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr

08001a7e <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b086      	sub	sp, #24
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	60f8      	str	r0, [r7, #12]
 8001a86:	60b9      	str	r1, [r7, #8]
 8001a88:	607a      	str	r2, [r7, #4]
	int i = 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]
	for (i = 0; i < len; i++)
 8001a8e:	2300      	movs	r3, #0
 8001a90:	617b      	str	r3, [r7, #20]
 8001a92:	e009      	b.n	8001aa8 <_write+0x2a>
		ITM_SendChar((*ptr++));
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	1c5a      	adds	r2, r3, #1
 8001a98:	60ba      	str	r2, [r7, #8]
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff ffc8 	bl	8001a32 <ITM_SendChar>
	for (i = 0; i < len; i++)
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	697a      	ldr	r2, [r7, #20]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	dbf1      	blt.n	8001a94 <_write+0x16>
	return len;
 8001ab0:	687b      	ldr	r3, [r7, #4]
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <drawStruct>:
	int start_x, start_y, end_x, end_y;
	uint8_t action;
	const uint8_t * icon;
};

void drawStruct(struct Button * p) {
 8001abc:	b590      	push	{r4, r7, lr}
 8001abe:	b089      	sub	sp, #36	; 0x24
 8001ac0:	af02      	add	r7, sp, #8
 8001ac2:	6078      	str	r0, [r7, #4]
	uint16_t color;
	switch(p->action) {
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	7c1b      	ldrb	r3, [r3, #16]
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d009      	beq.n	8001ae0 <drawStruct+0x24>
 8001acc:	2b03      	cmp	r3, #3
 8001ace:	d00e      	beq.n	8001aee <drawStruct+0x32>
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d113      	bne.n	8001afc <drawStruct+0x40>
	case 1: color = HX8357_BLUE; p->icon = line_icon; break;
 8001ad4:	231f      	movs	r3, #31
 8001ad6:	82fb      	strh	r3, [r7, #22]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a29      	ldr	r2, [pc, #164]	; (8001b80 <drawStruct+0xc4>)
 8001adc:	615a      	str	r2, [r3, #20]
 8001ade:	e014      	b.n	8001b0a <drawStruct+0x4e>
	case 2: color= HX8357_RED;  p->icon = circle_icon; break;
 8001ae0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001ae4:	82fb      	strh	r3, [r7, #22]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a26      	ldr	r2, [pc, #152]	; (8001b84 <drawStruct+0xc8>)
 8001aea:	615a      	str	r2, [r3, #20]
 8001aec:	e00d      	b.n	8001b0a <drawStruct+0x4e>
	case 3: color = HX8357_GREEN;  p->icon = graph_icon; break;
 8001aee:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001af2:	82fb      	strh	r3, [r7, #22]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a24      	ldr	r2, [pc, #144]	; (8001b88 <drawStruct+0xcc>)
 8001af8:	615a      	str	r2, [r3, #20]
 8001afa:	e006      	b.n	8001b0a <drawStruct+0x4e>
	default: color = HX8357_YELLOW;  p->icon = trash_icon; break;
 8001afc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001b00:	82fb      	strh	r3, [r7, #22]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a21      	ldr	r2, [pc, #132]	; (8001b8c <drawStruct+0xd0>)
 8001b06:	615a      	str	r2, [r3, #20]
 8001b08:	bf00      	nop
	}

	int center_x = abs(p->end_x - p->start_x);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	689a      	ldr	r2, [r3, #8]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	bfb8      	it	lt
 8001b18:	425b      	neglt	r3, r3
 8001b1a:	613b      	str	r3, [r7, #16]
	int center_y = abs(p->end_y - p->start_y);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	68da      	ldr	r2, [r3, #12]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	bfb8      	it	lt
 8001b2a:	425b      	neglt	r3, r3
 8001b2c:	60fb      	str	r3, [r7, #12]
	// 32 bit
	center_x -= 16;
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	3b10      	subs	r3, #16
 8001b32:	613b      	str	r3, [r7, #16]
	center_y -= 16;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	3b10      	subs	r3, #16
 8001b38:	60fb      	str	r3, [r7, #12]
	LCD_printIcon(center_x, center_y, 32, p->icon, 3072);
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	b298      	uxth	r0, r3
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	b299      	uxth	r1, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	695a      	ldr	r2, [r3, #20]
 8001b46:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	2220      	movs	r2, #32
 8001b50:	f7ff fd6b 	bl	800162a <LCD_printIcon>
	LCD_Fill_Rect(p->start_x, p->start_y, p->end_x, p->end_y, color);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	4619      	mov	r1, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	461a      	mov	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	461c      	mov	r4, r3
 8001b6c:	8afb      	ldrh	r3, [r7, #22]
 8001b6e:	9300      	str	r3, [sp, #0]
 8001b70:	4623      	mov	r3, r4
 8001b72:	f7ff fa23 	bl	8000fbc <LCD_Fill_Rect>
}
 8001b76:	bf00      	nop
 8001b78:	371c      	adds	r7, #28
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd90      	pop	{r4, r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	08007458 	.word	0x08007458
 8001b84:	08006858 	.word	0x08006858
 8001b88:	08008058 	.word	0x08008058
 8001b8c:	08008c58 	.word	0x08008c58

08001b90 <checkIfInBoundary>:

uint8_t checkIfInBoundary(struct Button * p, int x_coor) {
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
	if(x_coor >= p->start_x && x_coor <= p->end_x) {
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	683a      	ldr	r2, [r7, #0]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	db06      	blt.n	8001bb2 <checkIfInBoundary+0x22>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	683a      	ldr	r2, [r7, #0]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	dc01      	bgt.n	8001bb2 <checkIfInBoundary+0x22>
		return 1;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e000      	b.n	8001bb4 <checkIfInBoundary+0x24>
	}

	return 0;
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bc80      	pop	{r7}
 8001bbc:	4770      	bx	lr
	...

08001bc0 <default_screen>:
struct Button line_button = {20, 400, 60, 480, 1 };
struct Button circle_button  = {80, 400, 120, 480, 2 };
struct Button polygon_button  = {140, 400, 180, 480, 3 };
struct Button clear_button  = {200, 400, 240, 480, 4 };

void default_screen() {
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
	LCD_Fill(HX8357_BLACK);
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	f7ff f9b5 	bl	8000f34 <LCD_Fill>
	drawStruct(&line_button);
 8001bca:	4807      	ldr	r0, [pc, #28]	; (8001be8 <default_screen+0x28>)
 8001bcc:	f7ff ff76 	bl	8001abc <drawStruct>
	drawStruct(&circle_button);
 8001bd0:	4806      	ldr	r0, [pc, #24]	; (8001bec <default_screen+0x2c>)
 8001bd2:	f7ff ff73 	bl	8001abc <drawStruct>
	drawStruct(&polygon_button);
 8001bd6:	4806      	ldr	r0, [pc, #24]	; (8001bf0 <default_screen+0x30>)
 8001bd8:	f7ff ff70 	bl	8001abc <drawStruct>
	drawStruct(&clear_button);
 8001bdc:	4805      	ldr	r0, [pc, #20]	; (8001bf4 <default_screen+0x34>)
 8001bde:	f7ff ff6d 	bl	8001abc <drawStruct>
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	2000001c 	.word	0x2000001c
 8001bec:	20000034 	.word	0x20000034
 8001bf0:	2000004c 	.word	0x2000004c
 8001bf4:	20000064 	.word	0x20000064

08001bf8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001bf8:	b590      	push	{r4, r7, lr}
 8001bfa:	b095      	sub	sp, #84	; 0x54
 8001bfc:	af04      	add	r7, sp, #16


	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001bfe:	f000 fc89 	bl	8002514 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001c02:	f000 f953 	bl	8001eac <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001c06:	f000 fa21 	bl	800204c <MX_GPIO_Init>
	MX_ADC1_Init();
 8001c0a:	f000 f9ab 	bl	8001f64 <MX_ADC1_Init>
	MX_SPI1_Init();
 8001c0e:	f000 f9e7 	bl	8001fe0 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	Touch_Init(&hadc1);
 8001c12:	4896      	ldr	r0, [pc, #600]	; (8001e6c <main+0x274>)
 8001c14:	f7ff fda2 	bl	800175c <Touch_Init>
	LCD_Init(&hspi1, LCD_CS_GPIO_Port, LCD_CS_Pin, LCD_DC_GPIO_Port, LCD_DC_Pin, LCD_RST_GPIO_Port, LCD_RST_Pin);
 8001c18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c1c:	9302      	str	r3, [sp, #8]
 8001c1e:	4b94      	ldr	r3, [pc, #592]	; (8001e70 <main+0x278>)
 8001c20:	9301      	str	r3, [sp, #4]
 8001c22:	2380      	movs	r3, #128	; 0x80
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	4b93      	ldr	r3, [pc, #588]	; (8001e74 <main+0x27c>)
 8001c28:	2240      	movs	r2, #64	; 0x40
 8001c2a:	4993      	ldr	r1, [pc, #588]	; (8001e78 <main+0x280>)
 8001c2c:	4893      	ldr	r0, [pc, #588]	; (8001e7c <main+0x284>)
 8001c2e:	f7ff f80b 	bl	8000c48 <LCD_Init>
	LCD_setRotation(3);
 8001c32:	2003      	movs	r0, #3
 8001c34:	f7ff fd2a 	bl	800168c <LCD_setRotation>
	default_screen();
 8001c38:	f7ff ffc2 	bl	8001bc0 <default_screen>
	int current_x, current_y, radius, x_diff, y_diff;
	int previous_x, previous_y = 0;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	63bb      	str	r3, [r7, #56]	; 0x38
	uint8_t enabled_action = 0;
 8001c40:	2300      	movs	r3, #0
 8001c42:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint8_t in_button;
	int text_coords[2] = {300, 40};
 8001c46:	4a8e      	ldr	r2, [pc, #568]	; (8001e80 <main+0x288>)
 8001c48:	f107 0318 	add.w	r3, r7, #24
 8001c4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c50:	e883 0003 	stmia.w	r3, {r0, r1}
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		current_x = readTouchX();
 8001c54:	f7ff fed8 	bl	8001a08 <readTouchX>
 8001c58:	6338      	str	r0, [r7, #48]	; 0x30
		current_y = readTouchY();
 8001c5a:	f7ff fe93 	bl	8001984 <readTouchY>
 8001c5e:	62f8      	str	r0, [r7, #44]	; 0x2c
		printf("TAPPED: (%d, %d)\n", current_x, current_y);
 8001c60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c62:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c64:	4887      	ldr	r0, [pc, #540]	; (8001e84 <main+0x28c>)
 8001c66:	f002 fb41 	bl	80042ec <iprintf>
		if(current_x > 0 && current_y > 0) {
 8001c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	f340 80f9 	ble.w	8001e64 <main+0x26c>
 8001c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	f340 80f5 	ble.w	8001e64 <main+0x26c>
			// 1. Check if in boundary of button
			// 2. Also determine action
			if(current_y >= 400 && current_y <= 480) {
 8001c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c7c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001c80:	db5a      	blt.n	8001d38 <main+0x140>
 8001c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c84:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001c88:	dc56      	bgt.n	8001d38 <main+0x140>
				in_button = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
				if(checkIfInBoundary(&line_button, current_x)) {
 8001c90:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c92:	487d      	ldr	r0, [pc, #500]	; (8001e88 <main+0x290>)
 8001c94:	f7ff ff7c 	bl	8001b90 <checkIfInBoundary>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d016      	beq.n	8001ccc <main+0xd4>
					in_button = 1;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
					enabled_action = line_button.action;
 8001ca4:	4b78      	ldr	r3, [pc, #480]	; (8001e88 <main+0x290>)
 8001ca6:	7c1b      	ldrb	r3, [r3, #16]
 8001ca8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					LCD_printText("LINE", text_coords[0], text_coords[1], HX8357_WHITE, HX8357_BLACK, 4);
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	b219      	sxth	r1, r3
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	b21a      	sxth	r2, r3
 8001cb4:	2304      	movs	r3, #4
 8001cb6:	9301      	str	r3, [sp, #4]
 8001cb8:	2300      	movs	r3, #0
 8001cba:	9300      	str	r3, [sp, #0]
 8001cbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cc0:	4872      	ldr	r0, [pc, #456]	; (8001e8c <main+0x294>)
 8001cc2:	f7ff fc71 	bl	80015a8 <LCD_printText>
					printf("User tapped line button\n");
 8001cc6:	4872      	ldr	r0, [pc, #456]	; (8001e90 <main+0x298>)
 8001cc8:	f002 fb84 	bl	80043d4 <puts>
				}

				if(checkIfInBoundary(&circle_button, current_x)) {
 8001ccc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001cce:	4871      	ldr	r0, [pc, #452]	; (8001e94 <main+0x29c>)
 8001cd0:	f7ff ff5e 	bl	8001b90 <checkIfInBoundary>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d009      	beq.n	8001cee <main+0xf6>
					in_button = 1;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
					enabled_action = circle_button.action;
 8001ce0:	4b6c      	ldr	r3, [pc, #432]	; (8001e94 <main+0x29c>)
 8001ce2:	7c1b      	ldrb	r3, [r3, #16]
 8001ce4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					printf("User tapped circle button\n");
 8001ce8:	486b      	ldr	r0, [pc, #428]	; (8001e98 <main+0x2a0>)
 8001cea:	f002 fb73 	bl	80043d4 <puts>
				}

				if(checkIfInBoundary(&polygon_button, current_x)) {
 8001cee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001cf0:	486a      	ldr	r0, [pc, #424]	; (8001e9c <main+0x2a4>)
 8001cf2:	f7ff ff4d 	bl	8001b90 <checkIfInBoundary>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d009      	beq.n	8001d10 <main+0x118>
					in_button = 1;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
					enabled_action = polygon_button.action;
 8001d02:	4b66      	ldr	r3, [pc, #408]	; (8001e9c <main+0x2a4>)
 8001d04:	7c1b      	ldrb	r3, [r3, #16]
 8001d06:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					printf("User tapped polygon button\n");
 8001d0a:	4865      	ldr	r0, [pc, #404]	; (8001ea0 <main+0x2a8>)
 8001d0c:	f002 fb62 	bl	80043d4 <puts>
				}
				if(checkIfInBoundary(&clear_button, current_x)) {
 8001d10:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001d12:	4864      	ldr	r0, [pc, #400]	; (8001ea4 <main+0x2ac>)
 8001d14:	f7ff ff3c 	bl	8001b90 <checkIfInBoundary>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d00f      	beq.n	8001d3e <main+0x146>
					in_button = 1;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
					enabled_action = clear_button.action;
 8001d24:	4b5f      	ldr	r3, [pc, #380]	; (8001ea4 <main+0x2ac>)
 8001d26:	7c1b      	ldrb	r3, [r3, #16]
 8001d28:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					default_screen();
 8001d2c:	f7ff ff48 	bl	8001bc0 <default_screen>
					printf("User tapped clear button\n");
 8001d30:	485d      	ldr	r0, [pc, #372]	; (8001ea8 <main+0x2b0>)
 8001d32:	f002 fb4f 	bl	80043d4 <puts>
				if(checkIfInBoundary(&clear_button, current_x)) {
 8001d36:	e002      	b.n	8001d3e <main+0x146>
				}

			} else {
				in_button = 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
			}

			if(in_button) {
 8001d3e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d004      	beq.n	8001d50 <main+0x158>
				previous_x = 0;
 8001d46:	2300      	movs	r3, #0
 8001d48:	63fb      	str	r3, [r7, #60]	; 0x3c
				previous_y = 0;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d4e:	e089      	b.n	8001e64 <main+0x26c>
			} else {
				if(previous_x > 0 && previous_y > 0) {
 8001d50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	f340 8082 	ble.w	8001e5c <main+0x264>
 8001d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	dd7e      	ble.n	8001e5c <main+0x264>
					switch(enabled_action) {
 8001d5e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001d62:	3b01      	subs	r3, #1
 8001d64:	2b03      	cmp	r3, #3
 8001d66:	d869      	bhi.n	8001e3c <main+0x244>
 8001d68:	a201      	add	r2, pc, #4	; (adr r2, 8001d70 <main+0x178>)
 8001d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d6e:	bf00      	nop
 8001d70:	08001d81 	.word	0x08001d81
 8001d74:	08001d9f 	.word	0x08001d9f
 8001d78:	08001e51 	.word	0x08001e51
 8001d7c:	08001e51 	.word	0x08001e51
					// 1 = line, 2 = circle, 3 = polygon
					case 1:
						LCD_drawLine(previous_x, previous_y, current_x, current_y, HX8357_WHITE);
 8001d80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d82:	b218      	sxth	r0, r3
 8001d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d86:	b219      	sxth	r1, r3
 8001d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d8a:	b21a      	sxth	r2, r3
 8001d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d8e:	b21c      	sxth	r4, r3
 8001d90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	4623      	mov	r3, r4
 8001d98:	f7ff fa1d 	bl	80011d6 <LCD_drawLine>
						break;
 8001d9c:	e059      	b.n	8001e52 <main+0x25a>
					case 2:
						// Get distance
						x_diff = abs(current_x - previous_x);
 8001d9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001da0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	bfb8      	it	lt
 8001da8:	425b      	neglt	r3, r3
 8001daa:	62bb      	str	r3, [r7, #40]	; 0x28
						y_diff = abs(current_y - previous_y);
 8001dac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	bfb8      	it	lt
 8001db6:	425b      	neglt	r3, r3
 8001db8:	627b      	str	r3, [r7, #36]	; 0x24
						x_diff = pow(x_diff, 2);
 8001dba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001dbc:	f7fe fb1a 	bl	80003f4 <__aeabi_i2d>
 8001dc0:	f04f 0200 	mov.w	r2, #0
 8001dc4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dc8:	f003 f9e2 	bl	8005190 <pow>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	460c      	mov	r4, r1
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	4621      	mov	r1, r4
 8001dd4:	f7fe fe28 	bl	8000a28 <__aeabi_d2iz>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	62bb      	str	r3, [r7, #40]	; 0x28
						y_diff = pow(y_diff, 2);
 8001ddc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001dde:	f7fe fb09 	bl	80003f4 <__aeabi_i2d>
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dea:	f003 f9d1 	bl	8005190 <pow>
 8001dee:	4603      	mov	r3, r0
 8001df0:	460c      	mov	r4, r1
 8001df2:	4618      	mov	r0, r3
 8001df4:	4621      	mov	r1, r4
 8001df6:	f7fe fe17 	bl	8000a28 <__aeabi_d2iz>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	627b      	str	r3, [r7, #36]	; 0x24
						radius = sqrt((x_diff + y_diff));
 8001dfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e02:	4413      	add	r3, r2
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe faf5 	bl	80003f4 <__aeabi_i2d>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	460c      	mov	r4, r1
 8001e0e:	4618      	mov	r0, r3
 8001e10:	4621      	mov	r1, r4
 8001e12:	f003 fb19 	bl	8005448 <sqrt>
 8001e16:	4603      	mov	r3, r0
 8001e18:	460c      	mov	r4, r1
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	4621      	mov	r1, r4
 8001e1e:	f7fe fe03 	bl	8000a28 <__aeabi_d2iz>
 8001e22:	4603      	mov	r3, r0
 8001e24:	623b      	str	r3, [r7, #32]
						LCD_drawCircle(previous_x, previous_y, radius, HX8357_WHITE);
 8001e26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e28:	b218      	sxth	r0, r3
 8001e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e2c:	b219      	sxth	r1, r3
 8001e2e:	6a3b      	ldr	r3, [r7, #32]
 8001e30:	b21a      	sxth	r2, r3
 8001e32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e36:	f7ff f8fb 	bl	8001030 <LCD_drawCircle>
						break;
 8001e3a:	e00a      	b.n	8001e52 <main+0x25a>
					case 3:
						break;
					case 4:
						break;
					default: LCD_DrawPixel(current_x, current_y, HX8357_WHITE); break;
 8001e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e42:	b291      	uxth	r1, r2
 8001e44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff f853 	bl	8000ef4 <LCD_DrawPixel>
 8001e4e:	e000      	b.n	8001e52 <main+0x25a>
						break;
 8001e50:	bf00      	nop
					}

					// Action finished
					previous_x = 0;
 8001e52:	2300      	movs	r3, #0
 8001e54:	63fb      	str	r3, [r7, #60]	; 0x3c
					previous_y = 0;
 8001e56:	2300      	movs	r3, #0
 8001e58:	63bb      	str	r3, [r7, #56]	; 0x38
 8001e5a:	e003      	b.n	8001e64 <main+0x26c>
				} else {
					previous_x = current_x;
 8001e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
					previous_y = current_y;
 8001e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e62:	63bb      	str	r3, [r7, #56]	; 0x38
				}
			}
		}

		// Kind of like dender relay for push button
		HAL_Delay(50);
 8001e64:	2032      	movs	r0, #50	; 0x32
 8001e66:	f000 fbb7 	bl	80025d8 <HAL_Delay>
		current_x = readTouchX();
 8001e6a:	e6f3      	b.n	8001c54 <main+0x5c>
 8001e6c:	200001bc 	.word	0x200001bc
 8001e70:	40010800 	.word	0x40010800
 8001e74:	40011000 	.word	0x40011000
 8001e78:	40010c00 	.word	0x40010c00
 8001e7c:	200001ec 	.word	0x200001ec
 8001e80:	08006328 	.word	0x08006328
 8001e84:	080062a0 	.word	0x080062a0
 8001e88:	2000001c 	.word	0x2000001c
 8001e8c:	080062b4 	.word	0x080062b4
 8001e90:	080062bc 	.word	0x080062bc
 8001e94:	20000034 	.word	0x20000034
 8001e98:	080062d4 	.word	0x080062d4
 8001e9c:	2000004c 	.word	0x2000004c
 8001ea0:	080062f0 	.word	0x080062f0
 8001ea4:	20000064 	.word	0x20000064
 8001ea8:	0800630c 	.word	0x0800630c

08001eac <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b094      	sub	sp, #80	; 0x50
 8001eb0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eb6:	2228      	movs	r2, #40	; 0x28
 8001eb8:	2100      	movs	r1, #0
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f002 fa0d 	bl	80042da <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ec0:	f107 0314 	add.w	r3, r7, #20
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	60da      	str	r2, [r3, #12]
 8001ece:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ed0:	1d3b      	adds	r3, r7, #4
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
 8001ed6:	605a      	str	r2, [r3, #4]
 8001ed8:	609a      	str	r2, [r3, #8]
 8001eda:	60da      	str	r2, [r3, #12]

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001edc:	2301      	movs	r3, #1
 8001ede:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ee0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001eea:	2301      	movs	r3, #1
 8001eec:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ef2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ef6:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ef8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001efc:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001efe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f02:	4618      	mov	r0, r3
 8001f04:	f001 fa1c 	bl	8003340 <HAL_RCC_OscConfig>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <SystemClock_Config+0x66>
	{
		Error_Handler();
 8001f0e:	f000 f945 	bl	800219c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f12:	230f      	movs	r3, #15
 8001f14:	617b      	str	r3, [r7, #20]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f16:	2302      	movs	r3, #2
 8001f18:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f22:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f24:	2300      	movs	r3, #0
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f28:	f107 0314 	add.w	r3, r7, #20
 8001f2c:	2102      	movs	r1, #2
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f001 fc86 	bl	8003840 <HAL_RCC_ClockConfig>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <SystemClock_Config+0x92>
	{
		Error_Handler();
 8001f3a:	f000 f92f 	bl	800219c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001f3e:	2302      	movs	r3, #2
 8001f40:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001f42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f46:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f48:	1d3b      	adds	r3, r7, #4
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f001 fe00 	bl	8003b50 <HAL_RCCEx_PeriphCLKConfig>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <SystemClock_Config+0xae>
	{
		Error_Handler();
 8001f56:	f000 f921 	bl	800219c <Error_Handler>
	}
}
 8001f5a:	bf00      	nop
 8001f5c:	3750      	adds	r7, #80	; 0x50
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
	...

08001f64 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	605a      	str	r2, [r3, #4]
 8001f72:	609a      	str	r2, [r3, #8]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Common config
	 */
	hadc1.Instance = ADC1;
 8001f74:	4b18      	ldr	r3, [pc, #96]	; (8001fd8 <MX_ADC1_Init+0x74>)
 8001f76:	4a19      	ldr	r2, [pc, #100]	; (8001fdc <MX_ADC1_Init+0x78>)
 8001f78:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001f7a:	4b17      	ldr	r3, [pc, #92]	; (8001fd8 <MX_ADC1_Init+0x74>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001f80:	4b15      	ldr	r3, [pc, #84]	; (8001fd8 <MX_ADC1_Init+0x74>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f86:	4b14      	ldr	r3, [pc, #80]	; (8001fd8 <MX_ADC1_Init+0x74>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f8c:	4b12      	ldr	r3, [pc, #72]	; (8001fd8 <MX_ADC1_Init+0x74>)
 8001f8e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001f92:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f94:	4b10      	ldr	r3, [pc, #64]	; (8001fd8 <MX_ADC1_Init+0x74>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 8001f9a:	4b0f      	ldr	r3, [pc, #60]	; (8001fd8 <MX_ADC1_Init+0x74>)
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001fa0:	480d      	ldr	r0, [pc, #52]	; (8001fd8 <MX_ADC1_Init+0x74>)
 8001fa2:	f000 fb3b 	bl	800261c <HAL_ADC_Init>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <MX_ADC1_Init+0x4c>
	{
		Error_Handler();
 8001fac:	f000 f8f6 	bl	800219c <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 8001fb0:	230c      	movs	r3, #12
 8001fb2:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fbc:	1d3b      	adds	r3, r7, #4
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4805      	ldr	r0, [pc, #20]	; (8001fd8 <MX_ADC1_Init+0x74>)
 8001fc2:	f000 fde3 	bl	8002b8c <HAL_ADC_ConfigChannel>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_ADC1_Init+0x6c>
	{
		Error_Handler();
 8001fcc:	f000 f8e6 	bl	800219c <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001fd0:	bf00      	nop
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	200001bc 	.word	0x200001bc
 8001fdc:	40012400 	.word	0x40012400

08001fe0 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001fe4:	4b17      	ldr	r3, [pc, #92]	; (8002044 <MX_SPI1_Init+0x64>)
 8001fe6:	4a18      	ldr	r2, [pc, #96]	; (8002048 <MX_SPI1_Init+0x68>)
 8001fe8:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001fea:	4b16      	ldr	r3, [pc, #88]	; (8002044 <MX_SPI1_Init+0x64>)
 8001fec:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ff0:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ff2:	4b14      	ldr	r3, [pc, #80]	; (8002044 <MX_SPI1_Init+0x64>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ff8:	4b12      	ldr	r3, [pc, #72]	; (8002044 <MX_SPI1_Init+0x64>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ffe:	4b11      	ldr	r3, [pc, #68]	; (8002044 <MX_SPI1_Init+0x64>)
 8002000:	2200      	movs	r2, #0
 8002002:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002004:	4b0f      	ldr	r3, [pc, #60]	; (8002044 <MX_SPI1_Init+0x64>)
 8002006:	2200      	movs	r2, #0
 8002008:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800200a:	4b0e      	ldr	r3, [pc, #56]	; (8002044 <MX_SPI1_Init+0x64>)
 800200c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002010:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002012:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <MX_SPI1_Init+0x64>)
 8002014:	2208      	movs	r2, #8
 8002016:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002018:	4b0a      	ldr	r3, [pc, #40]	; (8002044 <MX_SPI1_Init+0x64>)
 800201a:	2200      	movs	r2, #0
 800201c:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800201e:	4b09      	ldr	r3, [pc, #36]	; (8002044 <MX_SPI1_Init+0x64>)
 8002020:	2200      	movs	r2, #0
 8002022:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002024:	4b07      	ldr	r3, [pc, #28]	; (8002044 <MX_SPI1_Init+0x64>)
 8002026:	2200      	movs	r2, #0
 8002028:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 800202a:	4b06      	ldr	r3, [pc, #24]	; (8002044 <MX_SPI1_Init+0x64>)
 800202c:	220a      	movs	r2, #10
 800202e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002030:	4804      	ldr	r0, [pc, #16]	; (8002044 <MX_SPI1_Init+0x64>)
 8002032:	f001 feff 	bl	8003e34 <HAL_SPI_Init>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 800203c:	f000 f8ae 	bl	800219c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8002040:	bf00      	nop
 8002042:	bd80      	pop	{r7, pc}
 8002044:	200001ec 	.word	0x200001ec
 8002048:	40013000 	.word	0x40013000

0800204c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b088      	sub	sp, #32
 8002050:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002052:	f107 0310 	add.w	r3, r7, #16
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	605a      	str	r2, [r3, #4]
 800205c:	609a      	str	r2, [r3, #8]
 800205e:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002060:	4b4a      	ldr	r3, [pc, #296]	; (800218c <MX_GPIO_Init+0x140>)
 8002062:	699b      	ldr	r3, [r3, #24]
 8002064:	4a49      	ldr	r2, [pc, #292]	; (800218c <MX_GPIO_Init+0x140>)
 8002066:	f043 0320 	orr.w	r3, r3, #32
 800206a:	6193      	str	r3, [r2, #24]
 800206c:	4b47      	ldr	r3, [pc, #284]	; (800218c <MX_GPIO_Init+0x140>)
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	f003 0320 	and.w	r3, r3, #32
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002078:	4b44      	ldr	r3, [pc, #272]	; (800218c <MX_GPIO_Init+0x140>)
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	4a43      	ldr	r2, [pc, #268]	; (800218c <MX_GPIO_Init+0x140>)
 800207e:	f043 0310 	orr.w	r3, r3, #16
 8002082:	6193      	str	r3, [r2, #24]
 8002084:	4b41      	ldr	r3, [pc, #260]	; (800218c <MX_GPIO_Init+0x140>)
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	f003 0310 	and.w	r3, r3, #16
 800208c:	60bb      	str	r3, [r7, #8]
 800208e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002090:	4b3e      	ldr	r3, [pc, #248]	; (800218c <MX_GPIO_Init+0x140>)
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	4a3d      	ldr	r2, [pc, #244]	; (800218c <MX_GPIO_Init+0x140>)
 8002096:	f043 0304 	orr.w	r3, r3, #4
 800209a:	6193      	str	r3, [r2, #24]
 800209c:	4b3b      	ldr	r3, [pc, #236]	; (800218c <MX_GPIO_Init+0x140>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	607b      	str	r3, [r7, #4]
 80020a6:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80020a8:	4b38      	ldr	r3, [pc, #224]	; (800218c <MX_GPIO_Init+0x140>)
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	4a37      	ldr	r2, [pc, #220]	; (800218c <MX_GPIO_Init+0x140>)
 80020ae:	f043 0308 	orr.w	r3, r3, #8
 80020b2:	6193      	str	r3, [r2, #24]
 80020b4:	4b35      	ldr	r3, [pc, #212]	; (800218c <MX_GPIO_Init+0x140>)
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	f003 0308 	and.w	r3, r3, #8
 80020bc:	603b      	str	r3, [r7, #0]
 80020be:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 80020c0:	2200      	movs	r2, #0
 80020c2:	2180      	movs	r1, #128	; 0x80
 80020c4:	4832      	ldr	r0, [pc, #200]	; (8002190 <MX_GPIO_Init+0x144>)
 80020c6:	f001 f923 	bl	8003310 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LCD_RST_Pin|YMIN_Pin, GPIO_PIN_RESET);
 80020ca:	2200      	movs	r2, #0
 80020cc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80020d0:	4830      	ldr	r0, [pc, #192]	; (8002194 <MX_GPIO_Init+0x148>)
 80020d2:	f001 f91d 	bl	8003310 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80020d6:	2200      	movs	r2, #0
 80020d8:	2140      	movs	r1, #64	; 0x40
 80020da:	482f      	ldr	r0, [pc, #188]	; (8002198 <MX_GPIO_Init+0x14c>)
 80020dc:	f001 f918 	bl	8003310 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : XMIN_Pin */
	GPIO_InitStruct.Pin = XMIN_Pin;
 80020e0:	2308      	movs	r3, #8
 80020e2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(XMIN_GPIO_Port, &GPIO_InitStruct);
 80020ec:	f107 0310 	add.w	r3, r7, #16
 80020f0:	4619      	mov	r1, r3
 80020f2:	4827      	ldr	r0, [pc, #156]	; (8002190 <MX_GPIO_Init+0x144>)
 80020f4:	f000 ffb2 	bl	800305c <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_DC_Pin */
	GPIO_InitStruct.Pin = LCD_DC_Pin;
 80020f8:	2380      	movs	r3, #128	; 0x80
 80020fa:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020fc:	2301      	movs	r3, #1
 80020fe:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002104:	2302      	movs	r3, #2
 8002106:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 8002108:	f107 0310 	add.w	r3, r7, #16
 800210c:	4619      	mov	r1, r3
 800210e:	4820      	ldr	r0, [pc, #128]	; (8002190 <MX_GPIO_Init+0x144>)
 8002110:	f000 ffa4 	bl	800305c <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_RST_Pin */
	GPIO_InitStruct.Pin = LCD_RST_Pin;
 8002114:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002118:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800211a:	2301      	movs	r3, #1
 800211c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002122:	2302      	movs	r3, #2
 8002124:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8002126:	f107 0310 	add.w	r3, r7, #16
 800212a:	4619      	mov	r1, r3
 800212c:	4819      	ldr	r0, [pc, #100]	; (8002194 <MX_GPIO_Init+0x148>)
 800212e:	f000 ff95 	bl	800305c <HAL_GPIO_Init>

	/*Configure GPIO pin : YMIN_Pin */
	GPIO_InitStruct.Pin = YMIN_Pin;
 8002132:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002136:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002138:	2301      	movs	r3, #1
 800213a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800213c:	2302      	movs	r3, #2
 800213e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002140:	2303      	movs	r3, #3
 8002142:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(YMIN_GPIO_Port, &GPIO_InitStruct);
 8002144:	f107 0310 	add.w	r3, r7, #16
 8002148:	4619      	mov	r1, r3
 800214a:	4812      	ldr	r0, [pc, #72]	; (8002194 <MX_GPIO_Init+0x148>)
 800214c:	f000 ff86 	bl	800305c <HAL_GPIO_Init>

	/*Configure GPIO pin : XPLUS_Pin */
	GPIO_InitStruct.Pin = XPLUS_Pin;
 8002150:	2320      	movs	r3, #32
 8002152:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002154:	2300      	movs	r3, #0
 8002156:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002158:	2302      	movs	r3, #2
 800215a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(XPLUS_GPIO_Port, &GPIO_InitStruct);
 800215c:	f107 0310 	add.w	r3, r7, #16
 8002160:	4619      	mov	r1, r3
 8002162:	480d      	ldr	r0, [pc, #52]	; (8002198 <MX_GPIO_Init+0x14c>)
 8002164:	f000 ff7a 	bl	800305c <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_CS_Pin */
	GPIO_InitStruct.Pin = LCD_CS_Pin;
 8002168:	2340      	movs	r3, #64	; 0x40
 800216a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800216c:	2301      	movs	r3, #1
 800216e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002170:	2300      	movs	r3, #0
 8002172:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002174:	2302      	movs	r3, #2
 8002176:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8002178:	f107 0310 	add.w	r3, r7, #16
 800217c:	4619      	mov	r1, r3
 800217e:	4806      	ldr	r0, [pc, #24]	; (8002198 <MX_GPIO_Init+0x14c>)
 8002180:	f000 ff6c 	bl	800305c <HAL_GPIO_Init>

}
 8002184:	bf00      	nop
 8002186:	3720      	adds	r7, #32
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	40021000 	.word	0x40021000
 8002190:	40011000 	.word	0x40011000
 8002194:	40010800 	.word	0x40010800
 8002198:	40010c00 	.word	0x40010c00

0800219c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80021a0:	bf00      	nop
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bc80      	pop	{r7}
 80021a6:	4770      	bx	lr

080021a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80021ae:	4b15      	ldr	r3, [pc, #84]	; (8002204 <HAL_MspInit+0x5c>)
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	4a14      	ldr	r2, [pc, #80]	; (8002204 <HAL_MspInit+0x5c>)
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	6193      	str	r3, [r2, #24]
 80021ba:	4b12      	ldr	r3, [pc, #72]	; (8002204 <HAL_MspInit+0x5c>)
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	60bb      	str	r3, [r7, #8]
 80021c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021c6:	4b0f      	ldr	r3, [pc, #60]	; (8002204 <HAL_MspInit+0x5c>)
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	4a0e      	ldr	r2, [pc, #56]	; (8002204 <HAL_MspInit+0x5c>)
 80021cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021d0:	61d3      	str	r3, [r2, #28]
 80021d2:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <HAL_MspInit+0x5c>)
 80021d4:	69db      	ldr	r3, [r3, #28]
 80021d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021da:	607b      	str	r3, [r7, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021de:	4b0a      	ldr	r3, [pc, #40]	; (8002208 <HAL_MspInit+0x60>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021f2:	60fb      	str	r3, [r7, #12]
 80021f4:	4a04      	ldr	r2, [pc, #16]	; (8002208 <HAL_MspInit+0x60>)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021fa:	bf00      	nop
 80021fc:	3714      	adds	r7, #20
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr
 8002204:	40021000 	.word	0x40021000
 8002208:	40010000 	.word	0x40010000

0800220c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b088      	sub	sp, #32
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002214:	f107 0310 	add.w	r3, r7, #16
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a14      	ldr	r2, [pc, #80]	; (8002278 <HAL_ADC_MspInit+0x6c>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d121      	bne.n	8002270 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800222c:	4b13      	ldr	r3, [pc, #76]	; (800227c <HAL_ADC_MspInit+0x70>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	4a12      	ldr	r2, [pc, #72]	; (800227c <HAL_ADC_MspInit+0x70>)
 8002232:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002236:	6193      	str	r3, [r2, #24]
 8002238:	4b10      	ldr	r3, [pc, #64]	; (800227c <HAL_ADC_MspInit+0x70>)
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002240:	60fb      	str	r3, [r7, #12]
 8002242:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002244:	4b0d      	ldr	r3, [pc, #52]	; (800227c <HAL_ADC_MspInit+0x70>)
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	4a0c      	ldr	r2, [pc, #48]	; (800227c <HAL_ADC_MspInit+0x70>)
 800224a:	f043 0310 	orr.w	r3, r3, #16
 800224e:	6193      	str	r3, [r2, #24]
 8002250:	4b0a      	ldr	r3, [pc, #40]	; (800227c <HAL_ADC_MspInit+0x70>)
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	f003 0310 	and.w	r3, r3, #16
 8002258:	60bb      	str	r3, [r7, #8]
 800225a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PC2     ------> ADC1_IN12 
    */
    GPIO_InitStruct.Pin = YPLUS_Pin;
 800225c:	2304      	movs	r3, #4
 800225e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002260:	2303      	movs	r3, #3
 8002262:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(YPLUS_GPIO_Port, &GPIO_InitStruct);
 8002264:	f107 0310 	add.w	r3, r7, #16
 8002268:	4619      	mov	r1, r3
 800226a:	4805      	ldr	r0, [pc, #20]	; (8002280 <HAL_ADC_MspInit+0x74>)
 800226c:	f000 fef6 	bl	800305c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002270:	bf00      	nop
 8002272:	3720      	adds	r7, #32
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	40012400 	.word	0x40012400
 800227c:	40021000 	.word	0x40021000
 8002280:	40011000 	.word	0x40011000

08002284 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b088      	sub	sp, #32
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228c:	f107 0310 	add.w	r3, r7, #16
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a1b      	ldr	r2, [pc, #108]	; (800230c <HAL_SPI_MspInit+0x88>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d12f      	bne.n	8002304 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022a4:	4b1a      	ldr	r3, [pc, #104]	; (8002310 <HAL_SPI_MspInit+0x8c>)
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	4a19      	ldr	r2, [pc, #100]	; (8002310 <HAL_SPI_MspInit+0x8c>)
 80022aa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022ae:	6193      	str	r3, [r2, #24]
 80022b0:	4b17      	ldr	r3, [pc, #92]	; (8002310 <HAL_SPI_MspInit+0x8c>)
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022bc:	4b14      	ldr	r3, [pc, #80]	; (8002310 <HAL_SPI_MspInit+0x8c>)
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	4a13      	ldr	r2, [pc, #76]	; (8002310 <HAL_SPI_MspInit+0x8c>)
 80022c2:	f043 0304 	orr.w	r3, r3, #4
 80022c6:	6193      	str	r3, [r2, #24]
 80022c8:	4b11      	ldr	r3, [pc, #68]	; (8002310 <HAL_SPI_MspInit+0x8c>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	60bb      	str	r3, [r7, #8]
 80022d2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80022d4:	23a0      	movs	r3, #160	; 0xa0
 80022d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d8:	2302      	movs	r3, #2
 80022da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022dc:	2303      	movs	r3, #3
 80022de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e0:	f107 0310 	add.w	r3, r7, #16
 80022e4:	4619      	mov	r1, r3
 80022e6:	480b      	ldr	r0, [pc, #44]	; (8002314 <HAL_SPI_MspInit+0x90>)
 80022e8:	f000 feb8 	bl	800305c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80022ec:	2340      	movs	r3, #64	; 0x40
 80022ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f0:	2300      	movs	r3, #0
 80022f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f8:	f107 0310 	add.w	r3, r7, #16
 80022fc:	4619      	mov	r1, r3
 80022fe:	4805      	ldr	r0, [pc, #20]	; (8002314 <HAL_SPI_MspInit+0x90>)
 8002300:	f000 feac 	bl	800305c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002304:	bf00      	nop
 8002306:	3720      	adds	r7, #32
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40013000 	.word	0x40013000
 8002310:	40021000 	.word	0x40021000
 8002314:	40010800 	.word	0x40010800

08002318 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr

08002324 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002328:	e7fe      	b.n	8002328 <HardFault_Handler+0x4>

0800232a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800232a:	b480      	push	{r7}
 800232c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800232e:	e7fe      	b.n	800232e <MemManage_Handler+0x4>

08002330 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002334:	e7fe      	b.n	8002334 <BusFault_Handler+0x4>

08002336 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002336:	b480      	push	{r7}
 8002338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800233a:	e7fe      	b.n	800233a <UsageFault_Handler+0x4>

0800233c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002340:	bf00      	nop
 8002342:	46bd      	mov	sp, r7
 8002344:	bc80      	pop	{r7}
 8002346:	4770      	bx	lr

08002348 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr

08002354 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr

08002360 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002364:	f000 f91c 	bl	80025a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002368:	bf00      	nop
 800236a:	bd80      	pop	{r7, pc}

0800236c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002378:	2300      	movs	r3, #0
 800237a:	617b      	str	r3, [r7, #20]
 800237c:	e00a      	b.n	8002394 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800237e:	f3af 8000 	nop.w
 8002382:	4601      	mov	r1, r0
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	1c5a      	adds	r2, r3, #1
 8002388:	60ba      	str	r2, [r7, #8]
 800238a:	b2ca      	uxtb	r2, r1
 800238c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	3301      	adds	r3, #1
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	697a      	ldr	r2, [r7, #20]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	429a      	cmp	r2, r3
 800239a:	dbf0      	blt.n	800237e <_read+0x12>
	}

return len;
 800239c:	687b      	ldr	r3, [r7, #4]
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3718      	adds	r7, #24
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b083      	sub	sp, #12
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
	return -1;
 80023ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr

080023bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023cc:	605a      	str	r2, [r3, #4]
	return 0;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bc80      	pop	{r7}
 80023d8:	4770      	bx	lr

080023da <_isatty>:

int _isatty(int file)
{
 80023da:	b480      	push	{r7}
 80023dc:	b083      	sub	sp, #12
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
	return 1;
 80023e2:	2301      	movs	r3, #1
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bc80      	pop	{r7}
 80023ec:	4770      	bx	lr

080023ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023ee:	b480      	push	{r7}
 80023f0:	b085      	sub	sp, #20
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	60f8      	str	r0, [r7, #12]
 80023f6:	60b9      	str	r1, [r7, #8]
 80023f8:	607a      	str	r2, [r7, #4]
	return 0;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3714      	adds	r7, #20
 8002400:	46bd      	mov	sp, r7
 8002402:	bc80      	pop	{r7}
 8002404:	4770      	bx	lr
	...

08002408 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002410:	4b11      	ldr	r3, [pc, #68]	; (8002458 <_sbrk+0x50>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d102      	bne.n	800241e <_sbrk+0x16>
		heap_end = &end;
 8002418:	4b0f      	ldr	r3, [pc, #60]	; (8002458 <_sbrk+0x50>)
 800241a:	4a10      	ldr	r2, [pc, #64]	; (800245c <_sbrk+0x54>)
 800241c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800241e:	4b0e      	ldr	r3, [pc, #56]	; (8002458 <_sbrk+0x50>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002424:	4b0c      	ldr	r3, [pc, #48]	; (8002458 <_sbrk+0x50>)
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4413      	add	r3, r2
 800242c:	466a      	mov	r2, sp
 800242e:	4293      	cmp	r3, r2
 8002430:	d907      	bls.n	8002442 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002432:	f001 ff1d 	bl	8004270 <__errno>
 8002436:	4602      	mov	r2, r0
 8002438:	230c      	movs	r3, #12
 800243a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800243c:	f04f 33ff 	mov.w	r3, #4294967295
 8002440:	e006      	b.n	8002450 <_sbrk+0x48>
	}

	heap_end += incr;
 8002442:	4b05      	ldr	r3, [pc, #20]	; (8002458 <_sbrk+0x50>)
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4413      	add	r3, r2
 800244a:	4a03      	ldr	r2, [pc, #12]	; (8002458 <_sbrk+0x50>)
 800244c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800244e:	68fb      	ldr	r3, [r7, #12]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	200001b0 	.word	0x200001b0
 800245c:	20000250 	.word	0x20000250

08002460 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002464:	4b15      	ldr	r3, [pc, #84]	; (80024bc <SystemInit+0x5c>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a14      	ldr	r2, [pc, #80]	; (80024bc <SystemInit+0x5c>)
 800246a:	f043 0301 	orr.w	r3, r3, #1
 800246e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002470:	4b12      	ldr	r3, [pc, #72]	; (80024bc <SystemInit+0x5c>)
 8002472:	685a      	ldr	r2, [r3, #4]
 8002474:	4911      	ldr	r1, [pc, #68]	; (80024bc <SystemInit+0x5c>)
 8002476:	4b12      	ldr	r3, [pc, #72]	; (80024c0 <SystemInit+0x60>)
 8002478:	4013      	ands	r3, r2
 800247a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800247c:	4b0f      	ldr	r3, [pc, #60]	; (80024bc <SystemInit+0x5c>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a0e      	ldr	r2, [pc, #56]	; (80024bc <SystemInit+0x5c>)
 8002482:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002486:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800248a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800248c:	4b0b      	ldr	r3, [pc, #44]	; (80024bc <SystemInit+0x5c>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a0a      	ldr	r2, [pc, #40]	; (80024bc <SystemInit+0x5c>)
 8002492:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002496:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002498:	4b08      	ldr	r3, [pc, #32]	; (80024bc <SystemInit+0x5c>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	4a07      	ldr	r2, [pc, #28]	; (80024bc <SystemInit+0x5c>)
 800249e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80024a2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80024a4:	4b05      	ldr	r3, [pc, #20]	; (80024bc <SystemInit+0x5c>)
 80024a6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80024aa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80024ac:	4b05      	ldr	r3, [pc, #20]	; (80024c4 <SystemInit+0x64>)
 80024ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024b2:	609a      	str	r2, [r3, #8]
#endif 
}
 80024b4:	bf00      	nop
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr
 80024bc:	40021000 	.word	0x40021000
 80024c0:	f8ff0000 	.word	0xf8ff0000
 80024c4:	e000ed00 	.word	0xe000ed00

080024c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80024c8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80024ca:	e003      	b.n	80024d4 <LoopCopyDataInit>

080024cc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80024cc:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80024ce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80024d0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80024d2:	3104      	adds	r1, #4

080024d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80024d4:	480a      	ldr	r0, [pc, #40]	; (8002500 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80024d6:	4b0b      	ldr	r3, [pc, #44]	; (8002504 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80024d8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80024da:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80024dc:	d3f6      	bcc.n	80024cc <CopyDataInit>
  ldr r2, =_sbss
 80024de:	4a0a      	ldr	r2, [pc, #40]	; (8002508 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80024e0:	e002      	b.n	80024e8 <LoopFillZerobss>

080024e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80024e2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80024e4:	f842 3b04 	str.w	r3, [r2], #4

080024e8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80024e8:	4b08      	ldr	r3, [pc, #32]	; (800250c <LoopFillZerobss+0x24>)
  cmp r2, r3
 80024ea:	429a      	cmp	r2, r3
  bcc FillZerobss
 80024ec:	d3f9      	bcc.n	80024e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80024ee:	f7ff ffb7 	bl	8002460 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024f2:	f001 fec3 	bl	800427c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80024f6:	f7ff fb7f 	bl	8001bf8 <main>
  bx lr
 80024fa:	4770      	bx	lr
  ldr r3, =_sidata
 80024fc:	08009958 	.word	0x08009958
  ldr r0, =_sdata
 8002500:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002504:	200000f0 	.word	0x200000f0
  ldr r2, =_sbss
 8002508:	200000f0 	.word	0x200000f0
  ldr r3, = _ebss
 800250c:	2000024c 	.word	0x2000024c

08002510 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002510:	e7fe      	b.n	8002510 <ADC1_2_IRQHandler>
	...

08002514 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002518:	4b08      	ldr	r3, [pc, #32]	; (800253c <HAL_Init+0x28>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a07      	ldr	r2, [pc, #28]	; (800253c <HAL_Init+0x28>)
 800251e:	f043 0310 	orr.w	r3, r3, #16
 8002522:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002524:	2003      	movs	r0, #3
 8002526:	f000 fd65 	bl	8002ff4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800252a:	2000      	movs	r0, #0
 800252c:	f000 f808 	bl	8002540 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002530:	f7ff fe3a 	bl	80021a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	40022000 	.word	0x40022000

08002540 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002548:	4b12      	ldr	r3, [pc, #72]	; (8002594 <HAL_InitTick+0x54>)
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4b12      	ldr	r3, [pc, #72]	; (8002598 <HAL_InitTick+0x58>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	4619      	mov	r1, r3
 8002552:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002556:	fbb3 f3f1 	udiv	r3, r3, r1
 800255a:	fbb2 f3f3 	udiv	r3, r2, r3
 800255e:	4618      	mov	r0, r3
 8002560:	f000 fd6f 	bl	8003042 <HAL_SYSTICK_Config>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e00e      	b.n	800258c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b0f      	cmp	r3, #15
 8002572:	d80a      	bhi.n	800258a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002574:	2200      	movs	r2, #0
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	f04f 30ff 	mov.w	r0, #4294967295
 800257c:	f000 fd45 	bl	800300a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002580:	4a06      	ldr	r2, [pc, #24]	; (800259c <HAL_InitTick+0x5c>)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002586:	2300      	movs	r3, #0
 8002588:	e000      	b.n	800258c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
}
 800258c:	4618      	mov	r0, r3
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	2000007c 	.word	0x2000007c
 8002598:	20000084 	.word	0x20000084
 800259c:	20000080 	.word	0x20000080

080025a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025a4:	4b05      	ldr	r3, [pc, #20]	; (80025bc <HAL_IncTick+0x1c>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	461a      	mov	r2, r3
 80025aa:	4b05      	ldr	r3, [pc, #20]	; (80025c0 <HAL_IncTick+0x20>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4413      	add	r3, r2
 80025b0:	4a03      	ldr	r2, [pc, #12]	; (80025c0 <HAL_IncTick+0x20>)
 80025b2:	6013      	str	r3, [r2, #0]
}
 80025b4:	bf00      	nop
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr
 80025bc:	20000084 	.word	0x20000084
 80025c0:	20000244 	.word	0x20000244

080025c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  return uwTick;
 80025c8:	4b02      	ldr	r3, [pc, #8]	; (80025d4 <HAL_GetTick+0x10>)
 80025ca:	681b      	ldr	r3, [r3, #0]
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bc80      	pop	{r7}
 80025d2:	4770      	bx	lr
 80025d4:	20000244 	.word	0x20000244

080025d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025e0:	f7ff fff0 	bl	80025c4 <HAL_GetTick>
 80025e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f0:	d005      	beq.n	80025fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025f2:	4b09      	ldr	r3, [pc, #36]	; (8002618 <HAL_Delay+0x40>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	461a      	mov	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4413      	add	r3, r2
 80025fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025fe:	bf00      	nop
 8002600:	f7ff ffe0 	bl	80025c4 <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	429a      	cmp	r2, r3
 800260e:	d8f7      	bhi.n	8002600 <HAL_Delay+0x28>
  {
  }
}
 8002610:	bf00      	nop
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	20000084 	.word	0x20000084

0800261c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002624:	2300      	movs	r3, #0
 8002626:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002628:	2300      	movs	r3, #0
 800262a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800262c:	2300      	movs	r3, #0
 800262e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002630:	2300      	movs	r3, #0
 8002632:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d101      	bne.n	800263e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e0be      	b.n	80027bc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002648:	2b00      	cmp	r3, #0
 800264a:	d109      	bne.n	8002660 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2200      	movs	r2, #0
 8002650:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f7ff fdd6 	bl	800220c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f000 fbdd 	bl	8002e20 <ADC_ConversionStop_Disable>
 8002666:	4603      	mov	r3, r0
 8002668:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800266e:	f003 0310 	and.w	r3, r3, #16
 8002672:	2b00      	cmp	r3, #0
 8002674:	f040 8099 	bne.w	80027aa <HAL_ADC_Init+0x18e>
 8002678:	7dfb      	ldrb	r3, [r7, #23]
 800267a:	2b00      	cmp	r3, #0
 800267c:	f040 8095 	bne.w	80027aa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002684:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002688:	f023 0302 	bic.w	r3, r3, #2
 800268c:	f043 0202 	orr.w	r2, r3, #2
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800269c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	7b1b      	ldrb	r3, [r3, #12]
 80026a2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80026a4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026a6:	68ba      	ldr	r2, [r7, #8]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026b4:	d003      	beq.n	80026be <HAL_ADC_Init+0xa2>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d102      	bne.n	80026c4 <HAL_ADC_Init+0xa8>
 80026be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026c2:	e000      	b.n	80026c6 <HAL_ADC_Init+0xaa>
 80026c4:	2300      	movs	r3, #0
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	7d1b      	ldrb	r3, [r3, #20]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d119      	bne.n	8002708 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	7b1b      	ldrb	r3, [r3, #12]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d109      	bne.n	80026f0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	3b01      	subs	r3, #1
 80026e2:	035a      	lsls	r2, r3, #13
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026ec:	613b      	str	r3, [r7, #16]
 80026ee:	e00b      	b.n	8002708 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f4:	f043 0220 	orr.w	r2, r3, #32
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002700:	f043 0201 	orr.w	r2, r3, #1
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	430a      	orrs	r2, r1
 800271a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	4b28      	ldr	r3, [pc, #160]	; (80027c4 <HAL_ADC_Init+0x1a8>)
 8002724:	4013      	ands	r3, r2
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	6812      	ldr	r2, [r2, #0]
 800272a:	68b9      	ldr	r1, [r7, #8]
 800272c:	430b      	orrs	r3, r1
 800272e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002738:	d003      	beq.n	8002742 <HAL_ADC_Init+0x126>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d104      	bne.n	800274c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	3b01      	subs	r3, #1
 8002748:	051b      	lsls	r3, r3, #20
 800274a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002752:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	430a      	orrs	r2, r1
 800275e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	689a      	ldr	r2, [r3, #8]
 8002766:	4b18      	ldr	r3, [pc, #96]	; (80027c8 <HAL_ADC_Init+0x1ac>)
 8002768:	4013      	ands	r3, r2
 800276a:	68ba      	ldr	r2, [r7, #8]
 800276c:	429a      	cmp	r2, r3
 800276e:	d10b      	bne.n	8002788 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277a:	f023 0303 	bic.w	r3, r3, #3
 800277e:	f043 0201 	orr.w	r2, r3, #1
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002786:	e018      	b.n	80027ba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278c:	f023 0312 	bic.w	r3, r3, #18
 8002790:	f043 0210 	orr.w	r2, r3, #16
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279c:	f043 0201 	orr.w	r2, r3, #1
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80027a8:	e007      	b.n	80027ba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ae:	f043 0210 	orr.w	r2, r3, #16
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3718      	adds	r7, #24
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	ffe1f7fd 	.word	0xffe1f7fd
 80027c8:	ff1f0efe 	.word	0xff1f0efe

080027cc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027d4:	2300      	movs	r3, #0
 80027d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d101      	bne.n	80027e6 <HAL_ADC_Start+0x1a>
 80027e2:	2302      	movs	r3, #2
 80027e4:	e098      	b.n	8002918 <HAL_ADC_Start+0x14c>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 fac4 	bl	8002d7c <ADC_Enable>
 80027f4:	4603      	mov	r3, r0
 80027f6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80027f8:	7bfb      	ldrb	r3, [r7, #15]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f040 8087 	bne.w	800290e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002804:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002808:	f023 0301 	bic.w	r3, r3, #1
 800280c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a41      	ldr	r2, [pc, #260]	; (8002920 <HAL_ADC_Start+0x154>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d105      	bne.n	800282a <HAL_ADC_Start+0x5e>
 800281e:	4b41      	ldr	r3, [pc, #260]	; (8002924 <HAL_ADC_Start+0x158>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d115      	bne.n	8002856 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002840:	2b00      	cmp	r3, #0
 8002842:	d026      	beq.n	8002892 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002848:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800284c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002854:	e01d      	b.n	8002892 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a2f      	ldr	r2, [pc, #188]	; (8002924 <HAL_ADC_Start+0x158>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d004      	beq.n	8002876 <HAL_ADC_Start+0xaa>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a2b      	ldr	r2, [pc, #172]	; (8002920 <HAL_ADC_Start+0x154>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d10d      	bne.n	8002892 <HAL_ADC_Start+0xc6>
 8002876:	4b2b      	ldr	r3, [pc, #172]	; (8002924 <HAL_ADC_Start+0x158>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800287e:	2b00      	cmp	r3, #0
 8002880:	d007      	beq.n	8002892 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002886:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800288a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002896:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d006      	beq.n	80028ac <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a2:	f023 0206 	bic.w	r2, r3, #6
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80028aa:	e002      	b.n	80028b2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f06f 0202 	mvn.w	r2, #2
 80028c2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80028ce:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80028d2:	d113      	bne.n	80028fc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80028d8:	4a11      	ldr	r2, [pc, #68]	; (8002920 <HAL_ADC_Start+0x154>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d105      	bne.n	80028ea <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80028de:	4b11      	ldr	r3, [pc, #68]	; (8002924 <HAL_ADC_Start+0x158>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d108      	bne.n	80028fc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80028f8:	609a      	str	r2, [r3, #8]
 80028fa:	e00c      	b.n	8002916 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800290a:	609a      	str	r2, [r3, #8]
 800290c:	e003      	b.n	8002916 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002916:	7bfb      	ldrb	r3, [r7, #15]
}
 8002918:	4618      	mov	r0, r3
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40012800 	.word	0x40012800
 8002924:	40012400 	.word	0x40012400

08002928 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002930:	2300      	movs	r3, #0
 8002932:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800293a:	2b01      	cmp	r3, #1
 800293c:	d101      	bne.n	8002942 <HAL_ADC_Stop+0x1a>
 800293e:	2302      	movs	r3, #2
 8002940:	e01a      	b.n	8002978 <HAL_ADC_Stop+0x50>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2201      	movs	r2, #1
 8002946:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 fa68 	bl	8002e20 <ADC_ConversionStop_Disable>
 8002950:	4603      	mov	r3, r0
 8002952:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002954:	7bfb      	ldrb	r3, [r7, #15]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d109      	bne.n	800296e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002962:	f023 0301 	bic.w	r3, r3, #1
 8002966:	f043 0201 	orr.w	r2, r3, #1
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002976:	7bfb      	ldrb	r3, [r7, #15]
}
 8002978:	4618      	mov	r0, r3
 800297a:	3710      	adds	r7, #16
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002980:	b590      	push	{r4, r7, lr}
 8002982:	b087      	sub	sp, #28
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800298a:	2300      	movs	r3, #0
 800298c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800298e:	2300      	movs	r3, #0
 8002990:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002992:	2300      	movs	r3, #0
 8002994:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002996:	f7ff fe15 	bl	80025c4 <HAL_GetTick>
 800299a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00b      	beq.n	80029c2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ae:	f043 0220 	orr.w	r2, r3, #32
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e0c8      	b.n	8002b54 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d12a      	bne.n	8002a26 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d123      	bne.n	8002a26 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80029de:	e01a      	b.n	8002a16 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e6:	d016      	beq.n	8002a16 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d007      	beq.n	80029fe <HAL_ADC_PollForConversion+0x7e>
 80029ee:	f7ff fde9 	bl	80025c4 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	683a      	ldr	r2, [r7, #0]
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d20b      	bcs.n	8002a16 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a02:	f043 0204 	orr.w	r2, r3, #4
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e09e      	b.n	8002b54 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d0dd      	beq.n	80029e0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002a24:	e06c      	b.n	8002b00 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002a26:	4b4d      	ldr	r3, [pc, #308]	; (8002b5c <HAL_ADC_PollForConversion+0x1dc>)
 8002a28:	681c      	ldr	r4, [r3, #0]
 8002a2a:	2002      	movs	r0, #2
 8002a2c:	f001 f946 	bl	8003cbc <HAL_RCCEx_GetPeriphCLKFreq>
 8002a30:	4603      	mov	r3, r0
 8002a32:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	6919      	ldr	r1, [r3, #16]
 8002a3c:	4b48      	ldr	r3, [pc, #288]	; (8002b60 <HAL_ADC_PollForConversion+0x1e0>)
 8002a3e:	400b      	ands	r3, r1
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d118      	bne.n	8002a76 <HAL_ADC_PollForConversion+0xf6>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68d9      	ldr	r1, [r3, #12]
 8002a4a:	4b46      	ldr	r3, [pc, #280]	; (8002b64 <HAL_ADC_PollForConversion+0x1e4>)
 8002a4c:	400b      	ands	r3, r1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d111      	bne.n	8002a76 <HAL_ADC_PollForConversion+0xf6>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	6919      	ldr	r1, [r3, #16]
 8002a58:	4b43      	ldr	r3, [pc, #268]	; (8002b68 <HAL_ADC_PollForConversion+0x1e8>)
 8002a5a:	400b      	ands	r3, r1
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d108      	bne.n	8002a72 <HAL_ADC_PollForConversion+0xf2>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68d9      	ldr	r1, [r3, #12]
 8002a66:	4b41      	ldr	r3, [pc, #260]	; (8002b6c <HAL_ADC_PollForConversion+0x1ec>)
 8002a68:	400b      	ands	r3, r1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_ADC_PollForConversion+0xf2>
 8002a6e:	2314      	movs	r3, #20
 8002a70:	e020      	b.n	8002ab4 <HAL_ADC_PollForConversion+0x134>
 8002a72:	2329      	movs	r3, #41	; 0x29
 8002a74:	e01e      	b.n	8002ab4 <HAL_ADC_PollForConversion+0x134>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	6919      	ldr	r1, [r3, #16]
 8002a7c:	4b3a      	ldr	r3, [pc, #232]	; (8002b68 <HAL_ADC_PollForConversion+0x1e8>)
 8002a7e:	400b      	ands	r3, r1
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d106      	bne.n	8002a92 <HAL_ADC_PollForConversion+0x112>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68d9      	ldr	r1, [r3, #12]
 8002a8a:	4b38      	ldr	r3, [pc, #224]	; (8002b6c <HAL_ADC_PollForConversion+0x1ec>)
 8002a8c:	400b      	ands	r3, r1
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00d      	beq.n	8002aae <HAL_ADC_PollForConversion+0x12e>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6919      	ldr	r1, [r3, #16]
 8002a98:	4b35      	ldr	r3, [pc, #212]	; (8002b70 <HAL_ADC_PollForConversion+0x1f0>)
 8002a9a:	400b      	ands	r3, r1
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d108      	bne.n	8002ab2 <HAL_ADC_PollForConversion+0x132>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68d9      	ldr	r1, [r3, #12]
 8002aa6:	4b32      	ldr	r3, [pc, #200]	; (8002b70 <HAL_ADC_PollForConversion+0x1f0>)
 8002aa8:	400b      	ands	r3, r1
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <HAL_ADC_PollForConversion+0x132>
 8002aae:	2354      	movs	r3, #84	; 0x54
 8002ab0:	e000      	b.n	8002ab4 <HAL_ADC_PollForConversion+0x134>
 8002ab2:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002ab4:	fb02 f303 	mul.w	r3, r2, r3
 8002ab8:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002aba:	e01d      	b.n	8002af8 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac2:	d016      	beq.n	8002af2 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d007      	beq.n	8002ada <HAL_ADC_PollForConversion+0x15a>
 8002aca:	f7ff fd7b 	bl	80025c4 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	683a      	ldr	r2, [r7, #0]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d20b      	bcs.n	8002af2 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ade:	f043 0204 	orr.w	r2, r3, #4
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e030      	b.n	8002b54 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	3301      	adds	r3, #1
 8002af6:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d8dd      	bhi.n	8002abc <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f06f 0212 	mvn.w	r2, #18
 8002b08:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002b20:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002b24:	d115      	bne.n	8002b52 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d111      	bne.n	8002b52 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d105      	bne.n	8002b52 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b4a:	f043 0201 	orr.w	r2, r3, #1
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	371c      	adds	r7, #28
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd90      	pop	{r4, r7, pc}
 8002b5c:	2000007c 	.word	0x2000007c
 8002b60:	24924924 	.word	0x24924924
 8002b64:	00924924 	.word	0x00924924
 8002b68:	12492492 	.word	0x12492492
 8002b6c:	00492492 	.word	0x00492492
 8002b70:	00249249 	.word	0x00249249

08002b74 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bc80      	pop	{r7}
 8002b8a:	4770      	bx	lr

08002b8c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002b8c:	b480      	push	{r7}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b96:	2300      	movs	r3, #0
 8002b98:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d101      	bne.n	8002bac <HAL_ADC_ConfigChannel+0x20>
 8002ba8:	2302      	movs	r3, #2
 8002baa:	e0dc      	b.n	8002d66 <HAL_ADC_ConfigChannel+0x1da>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	2b06      	cmp	r3, #6
 8002bba:	d81c      	bhi.n	8002bf6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685a      	ldr	r2, [r3, #4]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	4413      	add	r3, r2
 8002bcc:	3b05      	subs	r3, #5
 8002bce:	221f      	movs	r2, #31
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	43db      	mvns	r3, r3
 8002bd6:	4019      	ands	r1, r3
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	6818      	ldr	r0, [r3, #0]
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685a      	ldr	r2, [r3, #4]
 8002be0:	4613      	mov	r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	4413      	add	r3, r2
 8002be6:	3b05      	subs	r3, #5
 8002be8:	fa00 f203 	lsl.w	r2, r0, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	635a      	str	r2, [r3, #52]	; 0x34
 8002bf4:	e03c      	b.n	8002c70 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2b0c      	cmp	r3, #12
 8002bfc:	d81c      	bhi.n	8002c38 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	4413      	add	r3, r2
 8002c0e:	3b23      	subs	r3, #35	; 0x23
 8002c10:	221f      	movs	r2, #31
 8002c12:	fa02 f303 	lsl.w	r3, r2, r3
 8002c16:	43db      	mvns	r3, r3
 8002c18:	4019      	ands	r1, r3
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	6818      	ldr	r0, [r3, #0]
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	685a      	ldr	r2, [r3, #4]
 8002c22:	4613      	mov	r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	4413      	add	r3, r2
 8002c28:	3b23      	subs	r3, #35	; 0x23
 8002c2a:	fa00 f203 	lsl.w	r2, r0, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	430a      	orrs	r2, r1
 8002c34:	631a      	str	r2, [r3, #48]	; 0x30
 8002c36:	e01b      	b.n	8002c70 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	4613      	mov	r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	4413      	add	r3, r2
 8002c48:	3b41      	subs	r3, #65	; 0x41
 8002c4a:	221f      	movs	r2, #31
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	43db      	mvns	r3, r3
 8002c52:	4019      	ands	r1, r3
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	6818      	ldr	r0, [r3, #0]
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	685a      	ldr	r2, [r3, #4]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	4413      	add	r3, r2
 8002c62:	3b41      	subs	r3, #65	; 0x41
 8002c64:	fa00 f203 	lsl.w	r2, r0, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2b09      	cmp	r3, #9
 8002c76:	d91c      	bls.n	8002cb2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68d9      	ldr	r1, [r3, #12]
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	4613      	mov	r3, r2
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	4413      	add	r3, r2
 8002c88:	3b1e      	subs	r3, #30
 8002c8a:	2207      	movs	r2, #7
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	43db      	mvns	r3, r3
 8002c92:	4019      	ands	r1, r3
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	6898      	ldr	r0, [r3, #8]
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	4413      	add	r3, r2
 8002ca2:	3b1e      	subs	r3, #30
 8002ca4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	430a      	orrs	r2, r1
 8002cae:	60da      	str	r2, [r3, #12]
 8002cb0:	e019      	b.n	8002ce6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	6919      	ldr	r1, [r3, #16]
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	4413      	add	r3, r2
 8002cc2:	2207      	movs	r2, #7
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	4019      	ands	r1, r3
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	6898      	ldr	r0, [r3, #8]
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	4413      	add	r3, r2
 8002cda:	fa00 f203 	lsl.w	r2, r0, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2b10      	cmp	r3, #16
 8002cec:	d003      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002cf2:	2b11      	cmp	r3, #17
 8002cf4:	d132      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a1d      	ldr	r2, [pc, #116]	; (8002d70 <HAL_ADC_ConfigChannel+0x1e4>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d125      	bne.n	8002d4c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d126      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002d1c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2b10      	cmp	r3, #16
 8002d24:	d11a      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d26:	4b13      	ldr	r3, [pc, #76]	; (8002d74 <HAL_ADC_ConfigChannel+0x1e8>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a13      	ldr	r2, [pc, #76]	; (8002d78 <HAL_ADC_ConfigChannel+0x1ec>)
 8002d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d30:	0c9a      	lsrs	r2, r3, #18
 8002d32:	4613      	mov	r3, r2
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	4413      	add	r3, r2
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d3c:	e002      	b.n	8002d44 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	3b01      	subs	r3, #1
 8002d42:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d1f9      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x1b2>
 8002d4a:	e007      	b.n	8002d5c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d50:	f043 0220 	orr.w	r2, r3, #32
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3714      	adds	r7, #20
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr
 8002d70:	40012400 	.word	0x40012400
 8002d74:	2000007c 	.word	0x2000007c
 8002d78:	431bde83 	.word	0x431bde83

08002d7c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d039      	beq.n	8002e0e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	689a      	ldr	r2, [r3, #8]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f042 0201 	orr.w	r2, r2, #1
 8002da8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002daa:	4b1b      	ldr	r3, [pc, #108]	; (8002e18 <ADC_Enable+0x9c>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a1b      	ldr	r2, [pc, #108]	; (8002e1c <ADC_Enable+0xa0>)
 8002db0:	fba2 2303 	umull	r2, r3, r2, r3
 8002db4:	0c9b      	lsrs	r3, r3, #18
 8002db6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002db8:	e002      	b.n	8002dc0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1f9      	bne.n	8002dba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002dc6:	f7ff fbfd 	bl	80025c4 <HAL_GetTick>
 8002dca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002dcc:	e018      	b.n	8002e00 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002dce:	f7ff fbf9 	bl	80025c4 <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d911      	bls.n	8002e00 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de0:	f043 0210 	orr.w	r2, r3, #16
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dec:	f043 0201 	orr.w	r2, r3, #1
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e007      	b.n	8002e10 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d1df      	bne.n	8002dce <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3710      	adds	r7, #16
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	2000007c 	.word	0x2000007c
 8002e1c:	431bde83 	.word	0x431bde83

08002e20 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d127      	bne.n	8002e8a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689a      	ldr	r2, [r3, #8]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 0201 	bic.w	r2, r2, #1
 8002e48:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e4a:	f7ff fbbb 	bl	80025c4 <HAL_GetTick>
 8002e4e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e50:	e014      	b.n	8002e7c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e52:	f7ff fbb7 	bl	80025c4 <HAL_GetTick>
 8002e56:	4602      	mov	r2, r0
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	d90d      	bls.n	8002e7c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e64:	f043 0210 	orr.w	r2, r3, #16
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e70:	f043 0201 	orr.w	r2, r3, #1
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e007      	b.n	8002e8c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d0e3      	beq.n	8002e52 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e8a:	2300      	movs	r3, #0
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3710      	adds	r7, #16
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <__NVIC_SetPriorityGrouping>:
{
 8002e94:	b480      	push	{r7}
 8002e96:	b085      	sub	sp, #20
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f003 0307 	and.w	r3, r3, #7
 8002ea2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ea4:	4b0c      	ldr	r3, [pc, #48]	; (8002ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eaa:	68ba      	ldr	r2, [r7, #8]
 8002eac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ebc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ec0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ec4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ec6:	4a04      	ldr	r2, [pc, #16]	; (8002ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	60d3      	str	r3, [r2, #12]
}
 8002ecc:	bf00      	nop
 8002ece:	3714      	adds	r7, #20
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bc80      	pop	{r7}
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	e000ed00 	.word	0xe000ed00

08002edc <__NVIC_GetPriorityGrouping>:
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ee0:	4b04      	ldr	r3, [pc, #16]	; (8002ef4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	0a1b      	lsrs	r3, r3, #8
 8002ee6:	f003 0307 	and.w	r3, r3, #7
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bc80      	pop	{r7}
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	e000ed00 	.word	0xe000ed00

08002ef8 <__NVIC_SetPriority>:
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	4603      	mov	r3, r0
 8002f00:	6039      	str	r1, [r7, #0]
 8002f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	db0a      	blt.n	8002f22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	b2da      	uxtb	r2, r3
 8002f10:	490c      	ldr	r1, [pc, #48]	; (8002f44 <__NVIC_SetPriority+0x4c>)
 8002f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f16:	0112      	lsls	r2, r2, #4
 8002f18:	b2d2      	uxtb	r2, r2
 8002f1a:	440b      	add	r3, r1
 8002f1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002f20:	e00a      	b.n	8002f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	b2da      	uxtb	r2, r3
 8002f26:	4908      	ldr	r1, [pc, #32]	; (8002f48 <__NVIC_SetPriority+0x50>)
 8002f28:	79fb      	ldrb	r3, [r7, #7]
 8002f2a:	f003 030f 	and.w	r3, r3, #15
 8002f2e:	3b04      	subs	r3, #4
 8002f30:	0112      	lsls	r2, r2, #4
 8002f32:	b2d2      	uxtb	r2, r2
 8002f34:	440b      	add	r3, r1
 8002f36:	761a      	strb	r2, [r3, #24]
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bc80      	pop	{r7}
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	e000e100 	.word	0xe000e100
 8002f48:	e000ed00 	.word	0xe000ed00

08002f4c <NVIC_EncodePriority>:
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b089      	sub	sp, #36	; 0x24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f003 0307 	and.w	r3, r3, #7
 8002f5e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	f1c3 0307 	rsb	r3, r3, #7
 8002f66:	2b04      	cmp	r3, #4
 8002f68:	bf28      	it	cs
 8002f6a:	2304      	movcs	r3, #4
 8002f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	3304      	adds	r3, #4
 8002f72:	2b06      	cmp	r3, #6
 8002f74:	d902      	bls.n	8002f7c <NVIC_EncodePriority+0x30>
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	3b03      	subs	r3, #3
 8002f7a:	e000      	b.n	8002f7e <NVIC_EncodePriority+0x32>
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f80:	f04f 32ff 	mov.w	r2, #4294967295
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	43da      	mvns	r2, r3
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	401a      	ands	r2, r3
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f94:	f04f 31ff 	mov.w	r1, #4294967295
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9e:	43d9      	mvns	r1, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fa4:	4313      	orrs	r3, r2
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3724      	adds	r7, #36	; 0x24
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bc80      	pop	{r7}
 8002fae:	4770      	bx	lr

08002fb0 <SysTick_Config>:
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fc0:	d301      	bcc.n	8002fc6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e00f      	b.n	8002fe6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fc6:	4a0a      	ldr	r2, [pc, #40]	; (8002ff0 <SysTick_Config+0x40>)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fce:	210f      	movs	r1, #15
 8002fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8002fd4:	f7ff ff90 	bl	8002ef8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fd8:	4b05      	ldr	r3, [pc, #20]	; (8002ff0 <SysTick_Config+0x40>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fde:	4b04      	ldr	r3, [pc, #16]	; (8002ff0 <SysTick_Config+0x40>)
 8002fe0:	2207      	movs	r2, #7
 8002fe2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	e000e010 	.word	0xe000e010

08002ff4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f7ff ff49 	bl	8002e94 <__NVIC_SetPriorityGrouping>
}
 8003002:	bf00      	nop
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800300a:	b580      	push	{r7, lr}
 800300c:	b086      	sub	sp, #24
 800300e:	af00      	add	r7, sp, #0
 8003010:	4603      	mov	r3, r0
 8003012:	60b9      	str	r1, [r7, #8]
 8003014:	607a      	str	r2, [r7, #4]
 8003016:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003018:	2300      	movs	r3, #0
 800301a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800301c:	f7ff ff5e 	bl	8002edc <__NVIC_GetPriorityGrouping>
 8003020:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	68b9      	ldr	r1, [r7, #8]
 8003026:	6978      	ldr	r0, [r7, #20]
 8003028:	f7ff ff90 	bl	8002f4c <NVIC_EncodePriority>
 800302c:	4602      	mov	r2, r0
 800302e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003032:	4611      	mov	r1, r2
 8003034:	4618      	mov	r0, r3
 8003036:	f7ff ff5f 	bl	8002ef8 <__NVIC_SetPriority>
}
 800303a:	bf00      	nop
 800303c:	3718      	adds	r7, #24
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003042:	b580      	push	{r7, lr}
 8003044:	b082      	sub	sp, #8
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f7ff ffb0 	bl	8002fb0 <SysTick_Config>
 8003050:	4603      	mov	r3, r0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
	...

0800305c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800305c:	b480      	push	{r7}
 800305e:	b08b      	sub	sp, #44	; 0x2c
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003066:	2300      	movs	r3, #0
 8003068:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800306a:	2300      	movs	r3, #0
 800306c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800306e:	e127      	b.n	80032c0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003070:	2201      	movs	r2, #1
 8003072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	69fa      	ldr	r2, [r7, #28]
 8003080:	4013      	ands	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	429a      	cmp	r2, r3
 800308a:	f040 8116 	bne.w	80032ba <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	2b12      	cmp	r3, #18
 8003094:	d034      	beq.n	8003100 <HAL_GPIO_Init+0xa4>
 8003096:	2b12      	cmp	r3, #18
 8003098:	d80d      	bhi.n	80030b6 <HAL_GPIO_Init+0x5a>
 800309a:	2b02      	cmp	r3, #2
 800309c:	d02b      	beq.n	80030f6 <HAL_GPIO_Init+0x9a>
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d804      	bhi.n	80030ac <HAL_GPIO_Init+0x50>
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d031      	beq.n	800310a <HAL_GPIO_Init+0xae>
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d01c      	beq.n	80030e4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030aa:	e048      	b.n	800313e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80030ac:	2b03      	cmp	r3, #3
 80030ae:	d043      	beq.n	8003138 <HAL_GPIO_Init+0xdc>
 80030b0:	2b11      	cmp	r3, #17
 80030b2:	d01b      	beq.n	80030ec <HAL_GPIO_Init+0x90>
          break;
 80030b4:	e043      	b.n	800313e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80030b6:	4a89      	ldr	r2, [pc, #548]	; (80032dc <HAL_GPIO_Init+0x280>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d026      	beq.n	800310a <HAL_GPIO_Init+0xae>
 80030bc:	4a87      	ldr	r2, [pc, #540]	; (80032dc <HAL_GPIO_Init+0x280>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d806      	bhi.n	80030d0 <HAL_GPIO_Init+0x74>
 80030c2:	4a87      	ldr	r2, [pc, #540]	; (80032e0 <HAL_GPIO_Init+0x284>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d020      	beq.n	800310a <HAL_GPIO_Init+0xae>
 80030c8:	4a86      	ldr	r2, [pc, #536]	; (80032e4 <HAL_GPIO_Init+0x288>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d01d      	beq.n	800310a <HAL_GPIO_Init+0xae>
          break;
 80030ce:	e036      	b.n	800313e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80030d0:	4a85      	ldr	r2, [pc, #532]	; (80032e8 <HAL_GPIO_Init+0x28c>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d019      	beq.n	800310a <HAL_GPIO_Init+0xae>
 80030d6:	4a85      	ldr	r2, [pc, #532]	; (80032ec <HAL_GPIO_Init+0x290>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d016      	beq.n	800310a <HAL_GPIO_Init+0xae>
 80030dc:	4a84      	ldr	r2, [pc, #528]	; (80032f0 <HAL_GPIO_Init+0x294>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d013      	beq.n	800310a <HAL_GPIO_Init+0xae>
          break;
 80030e2:	e02c      	b.n	800313e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	623b      	str	r3, [r7, #32]
          break;
 80030ea:	e028      	b.n	800313e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	3304      	adds	r3, #4
 80030f2:	623b      	str	r3, [r7, #32]
          break;
 80030f4:	e023      	b.n	800313e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	3308      	adds	r3, #8
 80030fc:	623b      	str	r3, [r7, #32]
          break;
 80030fe:	e01e      	b.n	800313e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	330c      	adds	r3, #12
 8003106:	623b      	str	r3, [r7, #32]
          break;
 8003108:	e019      	b.n	800313e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d102      	bne.n	8003118 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003112:	2304      	movs	r3, #4
 8003114:	623b      	str	r3, [r7, #32]
          break;
 8003116:	e012      	b.n	800313e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	2b01      	cmp	r3, #1
 800311e:	d105      	bne.n	800312c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003120:	2308      	movs	r3, #8
 8003122:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	69fa      	ldr	r2, [r7, #28]
 8003128:	611a      	str	r2, [r3, #16]
          break;
 800312a:	e008      	b.n	800313e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800312c:	2308      	movs	r3, #8
 800312e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	69fa      	ldr	r2, [r7, #28]
 8003134:	615a      	str	r2, [r3, #20]
          break;
 8003136:	e002      	b.n	800313e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003138:	2300      	movs	r3, #0
 800313a:	623b      	str	r3, [r7, #32]
          break;
 800313c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	2bff      	cmp	r3, #255	; 0xff
 8003142:	d801      	bhi.n	8003148 <HAL_GPIO_Init+0xec>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	e001      	b.n	800314c <HAL_GPIO_Init+0xf0>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	3304      	adds	r3, #4
 800314c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	2bff      	cmp	r3, #255	; 0xff
 8003152:	d802      	bhi.n	800315a <HAL_GPIO_Init+0xfe>
 8003154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	e002      	b.n	8003160 <HAL_GPIO_Init+0x104>
 800315a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315c:	3b08      	subs	r3, #8
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	210f      	movs	r1, #15
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	fa01 f303 	lsl.w	r3, r1, r3
 800316e:	43db      	mvns	r3, r3
 8003170:	401a      	ands	r2, r3
 8003172:	6a39      	ldr	r1, [r7, #32]
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	fa01 f303 	lsl.w	r3, r1, r3
 800317a:	431a      	orrs	r2, r3
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003188:	2b00      	cmp	r3, #0
 800318a:	f000 8096 	beq.w	80032ba <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800318e:	4b59      	ldr	r3, [pc, #356]	; (80032f4 <HAL_GPIO_Init+0x298>)
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	4a58      	ldr	r2, [pc, #352]	; (80032f4 <HAL_GPIO_Init+0x298>)
 8003194:	f043 0301 	orr.w	r3, r3, #1
 8003198:	6193      	str	r3, [r2, #24]
 800319a:	4b56      	ldr	r3, [pc, #344]	; (80032f4 <HAL_GPIO_Init+0x298>)
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	60bb      	str	r3, [r7, #8]
 80031a4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80031a6:	4a54      	ldr	r2, [pc, #336]	; (80032f8 <HAL_GPIO_Init+0x29c>)
 80031a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031aa:	089b      	lsrs	r3, r3, #2
 80031ac:	3302      	adds	r3, #2
 80031ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031b2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80031b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b6:	f003 0303 	and.w	r3, r3, #3
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	220f      	movs	r2, #15
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	43db      	mvns	r3, r3
 80031c4:	68fa      	ldr	r2, [r7, #12]
 80031c6:	4013      	ands	r3, r2
 80031c8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a4b      	ldr	r2, [pc, #300]	; (80032fc <HAL_GPIO_Init+0x2a0>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d013      	beq.n	80031fa <HAL_GPIO_Init+0x19e>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a4a      	ldr	r2, [pc, #296]	; (8003300 <HAL_GPIO_Init+0x2a4>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d00d      	beq.n	80031f6 <HAL_GPIO_Init+0x19a>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a49      	ldr	r2, [pc, #292]	; (8003304 <HAL_GPIO_Init+0x2a8>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d007      	beq.n	80031f2 <HAL_GPIO_Init+0x196>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a48      	ldr	r2, [pc, #288]	; (8003308 <HAL_GPIO_Init+0x2ac>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d101      	bne.n	80031ee <HAL_GPIO_Init+0x192>
 80031ea:	2303      	movs	r3, #3
 80031ec:	e006      	b.n	80031fc <HAL_GPIO_Init+0x1a0>
 80031ee:	2304      	movs	r3, #4
 80031f0:	e004      	b.n	80031fc <HAL_GPIO_Init+0x1a0>
 80031f2:	2302      	movs	r3, #2
 80031f4:	e002      	b.n	80031fc <HAL_GPIO_Init+0x1a0>
 80031f6:	2301      	movs	r3, #1
 80031f8:	e000      	b.n	80031fc <HAL_GPIO_Init+0x1a0>
 80031fa:	2300      	movs	r3, #0
 80031fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031fe:	f002 0203 	and.w	r2, r2, #3
 8003202:	0092      	lsls	r2, r2, #2
 8003204:	4093      	lsls	r3, r2
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	4313      	orrs	r3, r2
 800320a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800320c:	493a      	ldr	r1, [pc, #232]	; (80032f8 <HAL_GPIO_Init+0x29c>)
 800320e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003210:	089b      	lsrs	r3, r3, #2
 8003212:	3302      	adds	r3, #2
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d006      	beq.n	8003234 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003226:	4b39      	ldr	r3, [pc, #228]	; (800330c <HAL_GPIO_Init+0x2b0>)
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	4938      	ldr	r1, [pc, #224]	; (800330c <HAL_GPIO_Init+0x2b0>)
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	4313      	orrs	r3, r2
 8003230:	600b      	str	r3, [r1, #0]
 8003232:	e006      	b.n	8003242 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003234:	4b35      	ldr	r3, [pc, #212]	; (800330c <HAL_GPIO_Init+0x2b0>)
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	43db      	mvns	r3, r3
 800323c:	4933      	ldr	r1, [pc, #204]	; (800330c <HAL_GPIO_Init+0x2b0>)
 800323e:	4013      	ands	r3, r2
 8003240:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d006      	beq.n	800325c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800324e:	4b2f      	ldr	r3, [pc, #188]	; (800330c <HAL_GPIO_Init+0x2b0>)
 8003250:	685a      	ldr	r2, [r3, #4]
 8003252:	492e      	ldr	r1, [pc, #184]	; (800330c <HAL_GPIO_Init+0x2b0>)
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	4313      	orrs	r3, r2
 8003258:	604b      	str	r3, [r1, #4]
 800325a:	e006      	b.n	800326a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800325c:	4b2b      	ldr	r3, [pc, #172]	; (800330c <HAL_GPIO_Init+0x2b0>)
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	43db      	mvns	r3, r3
 8003264:	4929      	ldr	r1, [pc, #164]	; (800330c <HAL_GPIO_Init+0x2b0>)
 8003266:	4013      	ands	r3, r2
 8003268:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d006      	beq.n	8003284 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003276:	4b25      	ldr	r3, [pc, #148]	; (800330c <HAL_GPIO_Init+0x2b0>)
 8003278:	689a      	ldr	r2, [r3, #8]
 800327a:	4924      	ldr	r1, [pc, #144]	; (800330c <HAL_GPIO_Init+0x2b0>)
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	4313      	orrs	r3, r2
 8003280:	608b      	str	r3, [r1, #8]
 8003282:	e006      	b.n	8003292 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003284:	4b21      	ldr	r3, [pc, #132]	; (800330c <HAL_GPIO_Init+0x2b0>)
 8003286:	689a      	ldr	r2, [r3, #8]
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	43db      	mvns	r3, r3
 800328c:	491f      	ldr	r1, [pc, #124]	; (800330c <HAL_GPIO_Init+0x2b0>)
 800328e:	4013      	ands	r3, r2
 8003290:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d006      	beq.n	80032ac <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800329e:	4b1b      	ldr	r3, [pc, #108]	; (800330c <HAL_GPIO_Init+0x2b0>)
 80032a0:	68da      	ldr	r2, [r3, #12]
 80032a2:	491a      	ldr	r1, [pc, #104]	; (800330c <HAL_GPIO_Init+0x2b0>)
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	60cb      	str	r3, [r1, #12]
 80032aa:	e006      	b.n	80032ba <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032ac:	4b17      	ldr	r3, [pc, #92]	; (800330c <HAL_GPIO_Init+0x2b0>)
 80032ae:	68da      	ldr	r2, [r3, #12]
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	43db      	mvns	r3, r3
 80032b4:	4915      	ldr	r1, [pc, #84]	; (800330c <HAL_GPIO_Init+0x2b0>)
 80032b6:	4013      	ands	r3, r2
 80032b8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80032ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032bc:	3301      	adds	r3, #1
 80032be:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c6:	fa22 f303 	lsr.w	r3, r2, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f47f aed0 	bne.w	8003070 <HAL_GPIO_Init+0x14>
  }
}
 80032d0:	bf00      	nop
 80032d2:	372c      	adds	r7, #44	; 0x2c
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bc80      	pop	{r7}
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	10210000 	.word	0x10210000
 80032e0:	10110000 	.word	0x10110000
 80032e4:	10120000 	.word	0x10120000
 80032e8:	10310000 	.word	0x10310000
 80032ec:	10320000 	.word	0x10320000
 80032f0:	10220000 	.word	0x10220000
 80032f4:	40021000 	.word	0x40021000
 80032f8:	40010000 	.word	0x40010000
 80032fc:	40010800 	.word	0x40010800
 8003300:	40010c00 	.word	0x40010c00
 8003304:	40011000 	.word	0x40011000
 8003308:	40011400 	.word	0x40011400
 800330c:	40010400 	.word	0x40010400

08003310 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	460b      	mov	r3, r1
 800331a:	807b      	strh	r3, [r7, #2]
 800331c:	4613      	mov	r3, r2
 800331e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003320:	787b      	ldrb	r3, [r7, #1]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003326:	887a      	ldrh	r2, [r7, #2]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800332c:	e003      	b.n	8003336 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800332e:	887b      	ldrh	r3, [r7, #2]
 8003330:	041a      	lsls	r2, r3, #16
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	611a      	str	r2, [r3, #16]
}
 8003336:	bf00      	nop
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	bc80      	pop	{r7}
 800333e:	4770      	bx	lr

08003340 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e26c      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b00      	cmp	r3, #0
 800335c:	f000 8087 	beq.w	800346e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003360:	4b92      	ldr	r3, [pc, #584]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f003 030c 	and.w	r3, r3, #12
 8003368:	2b04      	cmp	r3, #4
 800336a:	d00c      	beq.n	8003386 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800336c:	4b8f      	ldr	r3, [pc, #572]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f003 030c 	and.w	r3, r3, #12
 8003374:	2b08      	cmp	r3, #8
 8003376:	d112      	bne.n	800339e <HAL_RCC_OscConfig+0x5e>
 8003378:	4b8c      	ldr	r3, [pc, #560]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003380:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003384:	d10b      	bne.n	800339e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003386:	4b89      	ldr	r3, [pc, #548]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d06c      	beq.n	800346c <HAL_RCC_OscConfig+0x12c>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d168      	bne.n	800346c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e246      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033a6:	d106      	bne.n	80033b6 <HAL_RCC_OscConfig+0x76>
 80033a8:	4b80      	ldr	r3, [pc, #512]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a7f      	ldr	r2, [pc, #508]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80033ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033b2:	6013      	str	r3, [r2, #0]
 80033b4:	e02e      	b.n	8003414 <HAL_RCC_OscConfig+0xd4>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10c      	bne.n	80033d8 <HAL_RCC_OscConfig+0x98>
 80033be:	4b7b      	ldr	r3, [pc, #492]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a7a      	ldr	r2, [pc, #488]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80033c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033c8:	6013      	str	r3, [r2, #0]
 80033ca:	4b78      	ldr	r3, [pc, #480]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a77      	ldr	r2, [pc, #476]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80033d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033d4:	6013      	str	r3, [r2, #0]
 80033d6:	e01d      	b.n	8003414 <HAL_RCC_OscConfig+0xd4>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80033e0:	d10c      	bne.n	80033fc <HAL_RCC_OscConfig+0xbc>
 80033e2:	4b72      	ldr	r3, [pc, #456]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a71      	ldr	r2, [pc, #452]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80033e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033ec:	6013      	str	r3, [r2, #0]
 80033ee:	4b6f      	ldr	r3, [pc, #444]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a6e      	ldr	r2, [pc, #440]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80033f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033f8:	6013      	str	r3, [r2, #0]
 80033fa:	e00b      	b.n	8003414 <HAL_RCC_OscConfig+0xd4>
 80033fc:	4b6b      	ldr	r3, [pc, #428]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a6a      	ldr	r2, [pc, #424]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 8003402:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003406:	6013      	str	r3, [r2, #0]
 8003408:	4b68      	ldr	r3, [pc, #416]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a67      	ldr	r2, [pc, #412]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 800340e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003412:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d013      	beq.n	8003444 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800341c:	f7ff f8d2 	bl	80025c4 <HAL_GetTick>
 8003420:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003422:	e008      	b.n	8003436 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003424:	f7ff f8ce 	bl	80025c4 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b64      	cmp	r3, #100	; 0x64
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e1fa      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003436:	4b5d      	ldr	r3, [pc, #372]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d0f0      	beq.n	8003424 <HAL_RCC_OscConfig+0xe4>
 8003442:	e014      	b.n	800346e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003444:	f7ff f8be 	bl	80025c4 <HAL_GetTick>
 8003448:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800344a:	e008      	b.n	800345e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800344c:	f7ff f8ba 	bl	80025c4 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b64      	cmp	r3, #100	; 0x64
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e1e6      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800345e:	4b53      	ldr	r3, [pc, #332]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1f0      	bne.n	800344c <HAL_RCC_OscConfig+0x10c>
 800346a:	e000      	b.n	800346e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800346c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d063      	beq.n	8003542 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800347a:	4b4c      	ldr	r3, [pc, #304]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f003 030c 	and.w	r3, r3, #12
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00b      	beq.n	800349e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003486:	4b49      	ldr	r3, [pc, #292]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f003 030c 	and.w	r3, r3, #12
 800348e:	2b08      	cmp	r3, #8
 8003490:	d11c      	bne.n	80034cc <HAL_RCC_OscConfig+0x18c>
 8003492:	4b46      	ldr	r3, [pc, #280]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d116      	bne.n	80034cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800349e:	4b43      	ldr	r3, [pc, #268]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0302 	and.w	r3, r3, #2
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d005      	beq.n	80034b6 <HAL_RCC_OscConfig+0x176>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d001      	beq.n	80034b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e1ba      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034b6:	4b3d      	ldr	r3, [pc, #244]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	00db      	lsls	r3, r3, #3
 80034c4:	4939      	ldr	r1, [pc, #228]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ca:	e03a      	b.n	8003542 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d020      	beq.n	8003516 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034d4:	4b36      	ldr	r3, [pc, #216]	; (80035b0 <HAL_RCC_OscConfig+0x270>)
 80034d6:	2201      	movs	r2, #1
 80034d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034da:	f7ff f873 	bl	80025c4 <HAL_GetTick>
 80034de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034e0:	e008      	b.n	80034f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034e2:	f7ff f86f 	bl	80025c4 <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d901      	bls.n	80034f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e19b      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034f4:	4b2d      	ldr	r3, [pc, #180]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0302 	and.w	r3, r3, #2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d0f0      	beq.n	80034e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003500:	4b2a      	ldr	r3, [pc, #168]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	695b      	ldr	r3, [r3, #20]
 800350c:	00db      	lsls	r3, r3, #3
 800350e:	4927      	ldr	r1, [pc, #156]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 8003510:	4313      	orrs	r3, r2
 8003512:	600b      	str	r3, [r1, #0]
 8003514:	e015      	b.n	8003542 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003516:	4b26      	ldr	r3, [pc, #152]	; (80035b0 <HAL_RCC_OscConfig+0x270>)
 8003518:	2200      	movs	r2, #0
 800351a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351c:	f7ff f852 	bl	80025c4 <HAL_GetTick>
 8003520:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003522:	e008      	b.n	8003536 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003524:	f7ff f84e 	bl	80025c4 <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b02      	cmp	r3, #2
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e17a      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003536:	4b1d      	ldr	r3, [pc, #116]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1f0      	bne.n	8003524 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0308 	and.w	r3, r3, #8
 800354a:	2b00      	cmp	r3, #0
 800354c:	d03a      	beq.n	80035c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d019      	beq.n	800358a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003556:	4b17      	ldr	r3, [pc, #92]	; (80035b4 <HAL_RCC_OscConfig+0x274>)
 8003558:	2201      	movs	r2, #1
 800355a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800355c:	f7ff f832 	bl	80025c4 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003564:	f7ff f82e 	bl	80025c4 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e15a      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003576:	4b0d      	ldr	r3, [pc, #52]	; (80035ac <HAL_RCC_OscConfig+0x26c>)
 8003578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d0f0      	beq.n	8003564 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003582:	2001      	movs	r0, #1
 8003584:	f000 fac6 	bl	8003b14 <RCC_Delay>
 8003588:	e01c      	b.n	80035c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800358a:	4b0a      	ldr	r3, [pc, #40]	; (80035b4 <HAL_RCC_OscConfig+0x274>)
 800358c:	2200      	movs	r2, #0
 800358e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003590:	f7ff f818 	bl	80025c4 <HAL_GetTick>
 8003594:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003596:	e00f      	b.n	80035b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003598:	f7ff f814 	bl	80025c4 <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d908      	bls.n	80035b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e140      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
 80035aa:	bf00      	nop
 80035ac:	40021000 	.word	0x40021000
 80035b0:	42420000 	.word	0x42420000
 80035b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035b8:	4b9e      	ldr	r3, [pc, #632]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 80035ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d1e9      	bne.n	8003598 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0304 	and.w	r3, r3, #4
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	f000 80a6 	beq.w	800371e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035d2:	2300      	movs	r3, #0
 80035d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035d6:	4b97      	ldr	r3, [pc, #604]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 80035d8:	69db      	ldr	r3, [r3, #28]
 80035da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10d      	bne.n	80035fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035e2:	4b94      	ldr	r3, [pc, #592]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 80035e4:	69db      	ldr	r3, [r3, #28]
 80035e6:	4a93      	ldr	r2, [pc, #588]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 80035e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035ec:	61d3      	str	r3, [r2, #28]
 80035ee:	4b91      	ldr	r3, [pc, #580]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035f6:	60bb      	str	r3, [r7, #8]
 80035f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035fa:	2301      	movs	r3, #1
 80035fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035fe:	4b8e      	ldr	r3, [pc, #568]	; (8003838 <HAL_RCC_OscConfig+0x4f8>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003606:	2b00      	cmp	r3, #0
 8003608:	d118      	bne.n	800363c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800360a:	4b8b      	ldr	r3, [pc, #556]	; (8003838 <HAL_RCC_OscConfig+0x4f8>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a8a      	ldr	r2, [pc, #552]	; (8003838 <HAL_RCC_OscConfig+0x4f8>)
 8003610:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003614:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003616:	f7fe ffd5 	bl	80025c4 <HAL_GetTick>
 800361a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800361c:	e008      	b.n	8003630 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800361e:	f7fe ffd1 	bl	80025c4 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	2b64      	cmp	r3, #100	; 0x64
 800362a:	d901      	bls.n	8003630 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e0fd      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003630:	4b81      	ldr	r3, [pc, #516]	; (8003838 <HAL_RCC_OscConfig+0x4f8>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003638:	2b00      	cmp	r3, #0
 800363a:	d0f0      	beq.n	800361e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d106      	bne.n	8003652 <HAL_RCC_OscConfig+0x312>
 8003644:	4b7b      	ldr	r3, [pc, #492]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	4a7a      	ldr	r2, [pc, #488]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 800364a:	f043 0301 	orr.w	r3, r3, #1
 800364e:	6213      	str	r3, [r2, #32]
 8003650:	e02d      	b.n	80036ae <HAL_RCC_OscConfig+0x36e>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10c      	bne.n	8003674 <HAL_RCC_OscConfig+0x334>
 800365a:	4b76      	ldr	r3, [pc, #472]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 800365c:	6a1b      	ldr	r3, [r3, #32]
 800365e:	4a75      	ldr	r2, [pc, #468]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003660:	f023 0301 	bic.w	r3, r3, #1
 8003664:	6213      	str	r3, [r2, #32]
 8003666:	4b73      	ldr	r3, [pc, #460]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	4a72      	ldr	r2, [pc, #456]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 800366c:	f023 0304 	bic.w	r3, r3, #4
 8003670:	6213      	str	r3, [r2, #32]
 8003672:	e01c      	b.n	80036ae <HAL_RCC_OscConfig+0x36e>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	2b05      	cmp	r3, #5
 800367a:	d10c      	bne.n	8003696 <HAL_RCC_OscConfig+0x356>
 800367c:	4b6d      	ldr	r3, [pc, #436]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 800367e:	6a1b      	ldr	r3, [r3, #32]
 8003680:	4a6c      	ldr	r2, [pc, #432]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003682:	f043 0304 	orr.w	r3, r3, #4
 8003686:	6213      	str	r3, [r2, #32]
 8003688:	4b6a      	ldr	r3, [pc, #424]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 800368a:	6a1b      	ldr	r3, [r3, #32]
 800368c:	4a69      	ldr	r2, [pc, #420]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 800368e:	f043 0301 	orr.w	r3, r3, #1
 8003692:	6213      	str	r3, [r2, #32]
 8003694:	e00b      	b.n	80036ae <HAL_RCC_OscConfig+0x36e>
 8003696:	4b67      	ldr	r3, [pc, #412]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003698:	6a1b      	ldr	r3, [r3, #32]
 800369a:	4a66      	ldr	r2, [pc, #408]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 800369c:	f023 0301 	bic.w	r3, r3, #1
 80036a0:	6213      	str	r3, [r2, #32]
 80036a2:	4b64      	ldr	r3, [pc, #400]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 80036a4:	6a1b      	ldr	r3, [r3, #32]
 80036a6:	4a63      	ldr	r2, [pc, #396]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 80036a8:	f023 0304 	bic.w	r3, r3, #4
 80036ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d015      	beq.n	80036e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036b6:	f7fe ff85 	bl	80025c4 <HAL_GetTick>
 80036ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036bc:	e00a      	b.n	80036d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036be:	f7fe ff81 	bl	80025c4 <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d901      	bls.n	80036d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e0ab      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d4:	4b57      	ldr	r3, [pc, #348]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 80036d6:	6a1b      	ldr	r3, [r3, #32]
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d0ee      	beq.n	80036be <HAL_RCC_OscConfig+0x37e>
 80036e0:	e014      	b.n	800370c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036e2:	f7fe ff6f 	bl	80025c4 <HAL_GetTick>
 80036e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036e8:	e00a      	b.n	8003700 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ea:	f7fe ff6b 	bl	80025c4 <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d901      	bls.n	8003700 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80036fc:	2303      	movs	r3, #3
 80036fe:	e095      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003700:	4b4c      	ldr	r3, [pc, #304]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d1ee      	bne.n	80036ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800370c:	7dfb      	ldrb	r3, [r7, #23]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d105      	bne.n	800371e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003712:	4b48      	ldr	r3, [pc, #288]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003714:	69db      	ldr	r3, [r3, #28]
 8003716:	4a47      	ldr	r2, [pc, #284]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003718:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800371c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	69db      	ldr	r3, [r3, #28]
 8003722:	2b00      	cmp	r3, #0
 8003724:	f000 8081 	beq.w	800382a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003728:	4b42      	ldr	r3, [pc, #264]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f003 030c 	and.w	r3, r3, #12
 8003730:	2b08      	cmp	r3, #8
 8003732:	d061      	beq.n	80037f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	69db      	ldr	r3, [r3, #28]
 8003738:	2b02      	cmp	r3, #2
 800373a:	d146      	bne.n	80037ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800373c:	4b3f      	ldr	r3, [pc, #252]	; (800383c <HAL_RCC_OscConfig+0x4fc>)
 800373e:	2200      	movs	r2, #0
 8003740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003742:	f7fe ff3f 	bl	80025c4 <HAL_GetTick>
 8003746:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003748:	e008      	b.n	800375c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800374a:	f7fe ff3b 	bl	80025c4 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	2b02      	cmp	r3, #2
 8003756:	d901      	bls.n	800375c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003758:	2303      	movs	r3, #3
 800375a:	e067      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800375c:	4b35      	ldr	r3, [pc, #212]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d1f0      	bne.n	800374a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6a1b      	ldr	r3, [r3, #32]
 800376c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003770:	d108      	bne.n	8003784 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003772:	4b30      	ldr	r3, [pc, #192]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	492d      	ldr	r1, [pc, #180]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003780:	4313      	orrs	r3, r2
 8003782:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003784:	4b2b      	ldr	r3, [pc, #172]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a19      	ldr	r1, [r3, #32]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003794:	430b      	orrs	r3, r1
 8003796:	4927      	ldr	r1, [pc, #156]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003798:	4313      	orrs	r3, r2
 800379a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800379c:	4b27      	ldr	r3, [pc, #156]	; (800383c <HAL_RCC_OscConfig+0x4fc>)
 800379e:	2201      	movs	r2, #1
 80037a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a2:	f7fe ff0f 	bl	80025c4 <HAL_GetTick>
 80037a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037a8:	e008      	b.n	80037bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037aa:	f7fe ff0b 	bl	80025c4 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d901      	bls.n	80037bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	e037      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037bc:	4b1d      	ldr	r3, [pc, #116]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d0f0      	beq.n	80037aa <HAL_RCC_OscConfig+0x46a>
 80037c8:	e02f      	b.n	800382a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037ca:	4b1c      	ldr	r3, [pc, #112]	; (800383c <HAL_RCC_OscConfig+0x4fc>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d0:	f7fe fef8 	bl	80025c4 <HAL_GetTick>
 80037d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037d6:	e008      	b.n	80037ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037d8:	f7fe fef4 	bl	80025c4 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d901      	bls.n	80037ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e020      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037ea:	4b12      	ldr	r3, [pc, #72]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1f0      	bne.n	80037d8 <HAL_RCC_OscConfig+0x498>
 80037f6:	e018      	b.n	800382a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	69db      	ldr	r3, [r3, #28]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d101      	bne.n	8003804 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e013      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003804:	4b0b      	ldr	r3, [pc, #44]	; (8003834 <HAL_RCC_OscConfig+0x4f4>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	429a      	cmp	r2, r3
 8003816:	d106      	bne.n	8003826 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003822:	429a      	cmp	r2, r3
 8003824:	d001      	beq.n	800382a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e000      	b.n	800382c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800382a:	2300      	movs	r3, #0
}
 800382c:	4618      	mov	r0, r3
 800382e:	3718      	adds	r7, #24
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}
 8003834:	40021000 	.word	0x40021000
 8003838:	40007000 	.word	0x40007000
 800383c:	42420060 	.word	0x42420060

08003840 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d101      	bne.n	8003854 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e0d0      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003854:	4b6a      	ldr	r3, [pc, #424]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0307 	and.w	r3, r3, #7
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d910      	bls.n	8003884 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003862:	4b67      	ldr	r3, [pc, #412]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f023 0207 	bic.w	r2, r3, #7
 800386a:	4965      	ldr	r1, [pc, #404]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	4313      	orrs	r3, r2
 8003870:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003872:	4b63      	ldr	r3, [pc, #396]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0307 	and.w	r3, r3, #7
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	429a      	cmp	r2, r3
 800387e:	d001      	beq.n	8003884 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e0b8      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d020      	beq.n	80038d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0304 	and.w	r3, r3, #4
 8003898:	2b00      	cmp	r3, #0
 800389a:	d005      	beq.n	80038a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800389c:	4b59      	ldr	r3, [pc, #356]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	4a58      	ldr	r2, [pc, #352]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80038a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80038a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0308 	and.w	r3, r3, #8
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d005      	beq.n	80038c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038b4:	4b53      	ldr	r3, [pc, #332]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	4a52      	ldr	r2, [pc, #328]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80038ba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80038be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038c0:	4b50      	ldr	r3, [pc, #320]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	494d      	ldr	r1, [pc, #308]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d040      	beq.n	8003960 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d107      	bne.n	80038f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038e6:	4b47      	ldr	r3, [pc, #284]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d115      	bne.n	800391e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e07f      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d107      	bne.n	800390e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038fe:	4b41      	ldr	r3, [pc, #260]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d109      	bne.n	800391e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e073      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800390e:	4b3d      	ldr	r3, [pc, #244]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	2b00      	cmp	r3, #0
 8003918:	d101      	bne.n	800391e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e06b      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800391e:	4b39      	ldr	r3, [pc, #228]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f023 0203 	bic.w	r2, r3, #3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	4936      	ldr	r1, [pc, #216]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 800392c:	4313      	orrs	r3, r2
 800392e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003930:	f7fe fe48 	bl	80025c4 <HAL_GetTick>
 8003934:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003936:	e00a      	b.n	800394e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003938:	f7fe fe44 	bl	80025c4 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	f241 3288 	movw	r2, #5000	; 0x1388
 8003946:	4293      	cmp	r3, r2
 8003948:	d901      	bls.n	800394e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e053      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800394e:	4b2d      	ldr	r3, [pc, #180]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f003 020c 	and.w	r2, r3, #12
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	429a      	cmp	r2, r3
 800395e:	d1eb      	bne.n	8003938 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003960:	4b27      	ldr	r3, [pc, #156]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0307 	and.w	r3, r3, #7
 8003968:	683a      	ldr	r2, [r7, #0]
 800396a:	429a      	cmp	r2, r3
 800396c:	d210      	bcs.n	8003990 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800396e:	4b24      	ldr	r3, [pc, #144]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f023 0207 	bic.w	r2, r3, #7
 8003976:	4922      	ldr	r1, [pc, #136]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	4313      	orrs	r3, r2
 800397c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800397e:	4b20      	ldr	r3, [pc, #128]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0307 	and.w	r3, r3, #7
 8003986:	683a      	ldr	r2, [r7, #0]
 8003988:	429a      	cmp	r2, r3
 800398a:	d001      	beq.n	8003990 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e032      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0304 	and.w	r3, r3, #4
 8003998:	2b00      	cmp	r3, #0
 800399a:	d008      	beq.n	80039ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800399c:	4b19      	ldr	r3, [pc, #100]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	4916      	ldr	r1, [pc, #88]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d009      	beq.n	80039ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80039ba:	4b12      	ldr	r3, [pc, #72]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	490e      	ldr	r1, [pc, #56]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039ce:	f000 f821 	bl	8003a14 <HAL_RCC_GetSysClockFreq>
 80039d2:	4601      	mov	r1, r0
 80039d4:	4b0b      	ldr	r3, [pc, #44]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	091b      	lsrs	r3, r3, #4
 80039da:	f003 030f 	and.w	r3, r3, #15
 80039de:	4a0a      	ldr	r2, [pc, #40]	; (8003a08 <HAL_RCC_ClockConfig+0x1c8>)
 80039e0:	5cd3      	ldrb	r3, [r2, r3]
 80039e2:	fa21 f303 	lsr.w	r3, r1, r3
 80039e6:	4a09      	ldr	r2, [pc, #36]	; (8003a0c <HAL_RCC_ClockConfig+0x1cc>)
 80039e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80039ea:	4b09      	ldr	r3, [pc, #36]	; (8003a10 <HAL_RCC_ClockConfig+0x1d0>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fe fda6 	bl	8002540 <HAL_InitTick>

  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	40022000 	.word	0x40022000
 8003a04:	40021000 	.word	0x40021000
 8003a08:	08009858 	.word	0x08009858
 8003a0c:	2000007c 	.word	0x2000007c
 8003a10:	20000080 	.word	0x20000080

08003a14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a14:	b490      	push	{r4, r7}
 8003a16:	b08a      	sub	sp, #40	; 0x28
 8003a18:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003a1a:	4b2a      	ldr	r3, [pc, #168]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a1c:	1d3c      	adds	r4, r7, #4
 8003a1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003a24:	4b28      	ldr	r3, [pc, #160]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a26:	881b      	ldrh	r3, [r3, #0]
 8003a28:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61fb      	str	r3, [r7, #28]
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61bb      	str	r3, [r7, #24]
 8003a32:	2300      	movs	r3, #0
 8003a34:	627b      	str	r3, [r7, #36]	; 0x24
 8003a36:	2300      	movs	r3, #0
 8003a38:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a3e:	4b23      	ldr	r3, [pc, #140]	; (8003acc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	f003 030c 	and.w	r3, r3, #12
 8003a4a:	2b04      	cmp	r3, #4
 8003a4c:	d002      	beq.n	8003a54 <HAL_RCC_GetSysClockFreq+0x40>
 8003a4e:	2b08      	cmp	r3, #8
 8003a50:	d003      	beq.n	8003a5a <HAL_RCC_GetSysClockFreq+0x46>
 8003a52:	e02d      	b.n	8003ab0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a54:	4b1e      	ldr	r3, [pc, #120]	; (8003ad0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a56:	623b      	str	r3, [r7, #32]
      break;
 8003a58:	e02d      	b.n	8003ab6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	0c9b      	lsrs	r3, r3, #18
 8003a5e:	f003 030f 	and.w	r3, r3, #15
 8003a62:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a66:	4413      	add	r3, r2
 8003a68:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003a6c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d013      	beq.n	8003aa0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a78:	4b14      	ldr	r3, [pc, #80]	; (8003acc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	0c5b      	lsrs	r3, r3, #17
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a86:	4413      	add	r3, r2
 8003a88:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003a8c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	4a0f      	ldr	r2, [pc, #60]	; (8003ad0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a92:	fb02 f203 	mul.w	r2, r2, r3
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a9c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a9e:	e004      	b.n	8003aaa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	4a0c      	ldr	r2, [pc, #48]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003aa4:	fb02 f303 	mul.w	r3, r2, r3
 8003aa8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aac:	623b      	str	r3, [r7, #32]
      break;
 8003aae:	e002      	b.n	8003ab6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ab0:	4b07      	ldr	r3, [pc, #28]	; (8003ad0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ab2:	623b      	str	r3, [r7, #32]
      break;
 8003ab4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3728      	adds	r7, #40	; 0x28
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bc90      	pop	{r4, r7}
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	08006330 	.word	0x08006330
 8003ac8:	08006340 	.word	0x08006340
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	007a1200 	.word	0x007a1200
 8003ad4:	003d0900 	.word	0x003d0900

08003ad8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003adc:	4b02      	ldr	r3, [pc, #8]	; (8003ae8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003ade:	681b      	ldr	r3, [r3, #0]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bc80      	pop	{r7}
 8003ae6:	4770      	bx	lr
 8003ae8:	2000007c 	.word	0x2000007c

08003aec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003af0:	f7ff fff2 	bl	8003ad8 <HAL_RCC_GetHCLKFreq>
 8003af4:	4601      	mov	r1, r0
 8003af6:	4b05      	ldr	r3, [pc, #20]	; (8003b0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	0adb      	lsrs	r3, r3, #11
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	4a03      	ldr	r2, [pc, #12]	; (8003b10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b02:	5cd3      	ldrb	r3, [r2, r3]
 8003b04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	08009868 	.word	0x08009868

08003b14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b1c:	4b0a      	ldr	r3, [pc, #40]	; (8003b48 <RCC_Delay+0x34>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a0a      	ldr	r2, [pc, #40]	; (8003b4c <RCC_Delay+0x38>)
 8003b22:	fba2 2303 	umull	r2, r3, r2, r3
 8003b26:	0a5b      	lsrs	r3, r3, #9
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b30:	bf00      	nop
  }
  while (Delay --);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	1e5a      	subs	r2, r3, #1
 8003b36:	60fa      	str	r2, [r7, #12]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d1f9      	bne.n	8003b30 <RCC_Delay+0x1c>
}
 8003b3c:	bf00      	nop
 8003b3e:	3714      	adds	r7, #20
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bc80      	pop	{r7}
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	2000007c 	.word	0x2000007c
 8003b4c:	10624dd3 	.word	0x10624dd3

08003b50 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	613b      	str	r3, [r7, #16]
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d07d      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b70:	4b4f      	ldr	r3, [pc, #316]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b72:	69db      	ldr	r3, [r3, #28]
 8003b74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d10d      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b7c:	4b4c      	ldr	r3, [pc, #304]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b7e:	69db      	ldr	r3, [r3, #28]
 8003b80:	4a4b      	ldr	r2, [pc, #300]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b86:	61d3      	str	r3, [r2, #28]
 8003b88:	4b49      	ldr	r3, [pc, #292]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b8a:	69db      	ldr	r3, [r3, #28]
 8003b8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b90:	60bb      	str	r3, [r7, #8]
 8003b92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b94:	2301      	movs	r3, #1
 8003b96:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b98:	4b46      	ldr	r3, [pc, #280]	; (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d118      	bne.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ba4:	4b43      	ldr	r3, [pc, #268]	; (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a42      	ldr	r2, [pc, #264]	; (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003baa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bb0:	f7fe fd08 	bl	80025c4 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb6:	e008      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bb8:	f7fe fd04 	bl	80025c4 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b64      	cmp	r3, #100	; 0x64
 8003bc4:	d901      	bls.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e06d      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bca:	4b3a      	ldr	r3, [pc, #232]	; (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d0f0      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003bd6:	4b36      	ldr	r3, [pc, #216]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bd8:	6a1b      	ldr	r3, [r3, #32]
 8003bda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bde:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d02e      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d027      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003bf4:	4b2e      	ldr	r3, [pc, #184]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf6:	6a1b      	ldr	r3, [r3, #32]
 8003bf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bfc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003bfe:	4b2e      	ldr	r3, [pc, #184]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c00:	2201      	movs	r2, #1
 8003c02:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c04:	4b2c      	ldr	r3, [pc, #176]	; (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c0a:	4a29      	ldr	r2, [pc, #164]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d014      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c1a:	f7fe fcd3 	bl	80025c4 <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c20:	e00a      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c22:	f7fe fccf 	bl	80025c4 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d901      	bls.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e036      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c38:	4b1d      	ldr	r3, [pc, #116]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c3a:	6a1b      	ldr	r3, [r3, #32]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d0ee      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c44:	4b1a      	ldr	r3, [pc, #104]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	4917      	ldr	r1, [pc, #92]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c56:	7dfb      	ldrb	r3, [r7, #23]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d105      	bne.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c5c:	4b14      	ldr	r3, [pc, #80]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	4a13      	ldr	r2, [pc, #76]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c66:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0302 	and.w	r3, r3, #2
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d008      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c74:	4b0e      	ldr	r3, [pc, #56]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	490b      	ldr	r1, [pc, #44]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0310 	and.w	r3, r3, #16
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d008      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c92:	4b07      	ldr	r3, [pc, #28]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	4904      	ldr	r1, [pc, #16]	; (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3718      	adds	r7, #24
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	40007000 	.word	0x40007000
 8003cb8:	42420440 	.word	0x42420440

08003cbc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003cbc:	b590      	push	{r4, r7, lr}
 8003cbe:	b08d      	sub	sp, #52	; 0x34
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003cc4:	4b55      	ldr	r3, [pc, #340]	; (8003e1c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003cc6:	f107 040c 	add.w	r4, r7, #12
 8003cca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ccc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003cd0:	4b53      	ldr	r3, [pc, #332]	; (8003e20 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003cd2:	881b      	ldrh	r3, [r3, #0]
 8003cd4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	627b      	str	r3, [r7, #36]	; 0x24
 8003cda:	2300      	movs	r3, #0
 8003cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cde:	2300      	movs	r3, #0
 8003ce0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	61fb      	str	r3, [r7, #28]
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d07f      	beq.n	8003df0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003cf0:	2b10      	cmp	r3, #16
 8003cf2:	d002      	beq.n	8003cfa <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d048      	beq.n	8003d8a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003cf8:	e08b      	b.n	8003e12 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8003cfa:	4b4a      	ldr	r3, [pc, #296]	; (8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003d00:	4b48      	ldr	r3, [pc, #288]	; (8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d07f      	beq.n	8003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	0c9b      	lsrs	r3, r3, #18
 8003d10:	f003 030f 	and.w	r3, r3, #15
 8003d14:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003d18:	4413      	add	r3, r2
 8003d1a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003d1e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d018      	beq.n	8003d5c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d2a:	4b3e      	ldr	r3, [pc, #248]	; (8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	0c5b      	lsrs	r3, r3, #17
 8003d30:	f003 0301 	and.w	r3, r3, #1
 8003d34:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003d38:	4413      	add	r3, r2
 8003d3a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003d3e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00d      	beq.n	8003d66 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003d4a:	4a37      	ldr	r2, [pc, #220]	; (8003e28 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d52:	6a3b      	ldr	r3, [r7, #32]
 8003d54:	fb02 f303 	mul.w	r3, r2, r3
 8003d58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d5a:	e004      	b.n	8003d66 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003d5c:	6a3b      	ldr	r3, [r7, #32]
 8003d5e:	4a33      	ldr	r2, [pc, #204]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003d60:	fb02 f303 	mul.w	r3, r2, r3
 8003d64:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003d66:	4b2f      	ldr	r3, [pc, #188]	; (8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d72:	d102      	bne.n	8003d7a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8003d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d76:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003d78:	e048      	b.n	8003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8003d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	4a2c      	ldr	r2, [pc, #176]	; (8003e30 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003d80:	fba2 2303 	umull	r2, r3, r2, r3
 8003d84:	085b      	lsrs	r3, r3, #1
 8003d86:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003d88:	e040      	b.n	8003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8003d8a:	4b26      	ldr	r3, [pc, #152]	; (8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d9a:	d108      	bne.n	8003dae <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d003      	beq.n	8003dae <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8003da6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003daa:	62bb      	str	r3, [r7, #40]	; 0x28
 8003dac:	e01f      	b.n	8003dee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003db4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003db8:	d109      	bne.n	8003dce <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8003dba:	4b1a      	ldr	r3, [pc, #104]	; (8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8003dc6:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003dca:	62bb      	str	r3, [r7, #40]	; 0x28
 8003dcc:	e00f      	b.n	8003dee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003dd8:	d11a      	bne.n	8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003dda:	4b12      	ldr	r3, [pc, #72]	; (8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d014      	beq.n	8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8003de6:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003dea:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003dec:	e010      	b.n	8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003dee:	e00f      	b.n	8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003df0:	f7ff fe7c 	bl	8003aec <HAL_RCC_GetPCLK2Freq>
 8003df4:	4602      	mov	r2, r0
 8003df6:	4b0b      	ldr	r3, [pc, #44]	; (8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	0b9b      	lsrs	r3, r3, #14
 8003dfc:	f003 0303 	and.w	r3, r3, #3
 8003e00:	3301      	adds	r3, #1
 8003e02:	005b      	lsls	r3, r3, #1
 8003e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e08:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003e0a:	e002      	b.n	8003e12 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003e0c:	bf00      	nop
 8003e0e:	e000      	b.n	8003e12 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003e10:	bf00      	nop
    }
  }
  return (frequency);
 8003e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3734      	adds	r7, #52	; 0x34
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd90      	pop	{r4, r7, pc}
 8003e1c:	08006344 	.word	0x08006344
 8003e20:	08006354 	.word	0x08006354
 8003e24:	40021000 	.word	0x40021000
 8003e28:	007a1200 	.word	0x007a1200
 8003e2c:	003d0900 	.word	0x003d0900
 8003e30:	aaaaaaab 	.word	0xaaaaaaab

08003e34 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d101      	bne.n	8003e46 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e053      	b.n	8003eee <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d106      	bne.n	8003e66 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f7fe fa0f 	bl	8002284 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2202      	movs	r2, #2
 8003e6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e7c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685a      	ldr	r2, [r3, #4]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	431a      	orrs	r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	431a      	orrs	r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	431a      	orrs	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	695b      	ldr	r3, [r3, #20]
 8003e98:	431a      	orrs	r2, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	431a      	orrs	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	ea42 0103 	orr.w	r1, r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	0c1a      	lsrs	r2, r3, #16
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f002 0204 	and.w	r2, r2, #4
 8003ecc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	69da      	ldr	r2, [r3, #28]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003edc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3708      	adds	r7, #8
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	b088      	sub	sp, #32
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	60f8      	str	r0, [r7, #12]
 8003efe:	60b9      	str	r1, [r7, #8]
 8003f00:	603b      	str	r3, [r7, #0]
 8003f02:	4613      	mov	r3, r2
 8003f04:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f06:	2300      	movs	r3, #0
 8003f08:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d101      	bne.n	8003f18 <HAL_SPI_Transmit+0x22>
 8003f14:	2302      	movs	r3, #2
 8003f16:	e11e      	b.n	8004156 <HAL_SPI_Transmit+0x260>
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f20:	f7fe fb50 	bl	80025c4 <HAL_GetTick>
 8003f24:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003f26:	88fb      	ldrh	r3, [r7, #6]
 8003f28:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d002      	beq.n	8003f3c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003f36:	2302      	movs	r3, #2
 8003f38:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f3a:	e103      	b.n	8004144 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d002      	beq.n	8003f48 <HAL_SPI_Transmit+0x52>
 8003f42:	88fb      	ldrh	r3, [r7, #6]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d102      	bne.n	8003f4e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f4c:	e0fa      	b.n	8004144 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2203      	movs	r2, #3
 8003f52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	68ba      	ldr	r2, [r7, #8]
 8003f60:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	88fa      	ldrh	r2, [r7, #6]
 8003f66:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	88fa      	ldrh	r2, [r7, #6]
 8003f6c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2200      	movs	r2, #0
 8003f72:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f94:	d107      	bne.n	8003fa6 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003fa4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fb0:	2b40      	cmp	r3, #64	; 0x40
 8003fb2:	d007      	beq.n	8003fc4 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003fc2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fcc:	d14b      	bne.n	8004066 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d002      	beq.n	8003fdc <HAL_SPI_Transmit+0xe6>
 8003fd6:	8afb      	ldrh	r3, [r7, #22]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d13e      	bne.n	800405a <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe0:	881a      	ldrh	r2, [r3, #0]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fec:	1c9a      	adds	r2, r3, #2
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	3b01      	subs	r3, #1
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004000:	e02b      	b.n	800405a <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f003 0302 	and.w	r3, r3, #2
 800400c:	2b02      	cmp	r3, #2
 800400e:	d112      	bne.n	8004036 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004014:	881a      	ldrh	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004020:	1c9a      	adds	r2, r3, #2
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800402a:	b29b      	uxth	r3, r3
 800402c:	3b01      	subs	r3, #1
 800402e:	b29a      	uxth	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	86da      	strh	r2, [r3, #54]	; 0x36
 8004034:	e011      	b.n	800405a <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004036:	f7fe fac5 	bl	80025c4 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	429a      	cmp	r2, r3
 8004044:	d803      	bhi.n	800404e <HAL_SPI_Transmit+0x158>
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800404c:	d102      	bne.n	8004054 <HAL_SPI_Transmit+0x15e>
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d102      	bne.n	800405a <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004058:	e074      	b.n	8004144 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800405e:	b29b      	uxth	r3, r3
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1ce      	bne.n	8004002 <HAL_SPI_Transmit+0x10c>
 8004064:	e04c      	b.n	8004100 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d002      	beq.n	8004074 <HAL_SPI_Transmit+0x17e>
 800406e:	8afb      	ldrh	r3, [r7, #22]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d140      	bne.n	80040f6 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	330c      	adds	r3, #12
 800407e:	7812      	ldrb	r2, [r2, #0]
 8004080:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004086:	1c5a      	adds	r2, r3, #1
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004090:	b29b      	uxth	r3, r3
 8004092:	3b01      	subs	r3, #1
 8004094:	b29a      	uxth	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800409a:	e02c      	b.n	80040f6 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d113      	bne.n	80040d2 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	330c      	adds	r3, #12
 80040b4:	7812      	ldrb	r2, [r2, #0]
 80040b6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040bc:	1c5a      	adds	r2, r3, #1
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	3b01      	subs	r3, #1
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	86da      	strh	r2, [r3, #54]	; 0x36
 80040d0:	e011      	b.n	80040f6 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040d2:	f7fe fa77 	bl	80025c4 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	683a      	ldr	r2, [r7, #0]
 80040de:	429a      	cmp	r2, r3
 80040e0:	d803      	bhi.n	80040ea <HAL_SPI_Transmit+0x1f4>
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040e8:	d102      	bne.n	80040f0 <HAL_SPI_Transmit+0x1fa>
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d102      	bne.n	80040f6 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80040f4:	e026      	b.n	8004144 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1cd      	bne.n	800409c <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004100:	69ba      	ldr	r2, [r7, #24]
 8004102:	6839      	ldr	r1, [r7, #0]
 8004104:	68f8      	ldr	r0, [r7, #12]
 8004106:	f000 f894 	bl	8004232 <SPI_EndRxTxTransaction>
 800410a:	4603      	mov	r3, r0
 800410c:	2b00      	cmp	r3, #0
 800410e:	d002      	beq.n	8004116 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2220      	movs	r2, #32
 8004114:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10a      	bne.n	8004134 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800411e:	2300      	movs	r3, #0
 8004120:	613b      	str	r3, [r7, #16]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	613b      	str	r3, [r7, #16]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004138:	2b00      	cmp	r3, #0
 800413a:	d002      	beq.n	8004142 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	77fb      	strb	r3, [r7, #31]
 8004140:	e000      	b.n	8004144 <HAL_SPI_Transmit+0x24e>
  }

error:
 8004142:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004154:	7ffb      	ldrb	r3, [r7, #31]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3720      	adds	r7, #32
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b084      	sub	sp, #16
 8004162:	af00      	add	r7, sp, #0
 8004164:	60f8      	str	r0, [r7, #12]
 8004166:	60b9      	str	r1, [r7, #8]
 8004168:	603b      	str	r3, [r7, #0]
 800416a:	4613      	mov	r3, r2
 800416c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800416e:	e04c      	b.n	800420a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004176:	d048      	beq.n	800420a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004178:	f7fe fa24 	bl	80025c4 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	683a      	ldr	r2, [r7, #0]
 8004184:	429a      	cmp	r2, r3
 8004186:	d902      	bls.n	800418e <SPI_WaitFlagStateUntilTimeout+0x30>
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d13d      	bne.n	800420a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800419c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041a6:	d111      	bne.n	80041cc <SPI_WaitFlagStateUntilTimeout+0x6e>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041b0:	d004      	beq.n	80041bc <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041ba:	d107      	bne.n	80041cc <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041d4:	d10f      	bne.n	80041f6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041e4:	601a      	str	r2, [r3, #0]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80041f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e00f      	b.n	800422a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	4013      	ands	r3, r2
 8004214:	68ba      	ldr	r2, [r7, #8]
 8004216:	429a      	cmp	r2, r3
 8004218:	bf0c      	ite	eq
 800421a:	2301      	moveq	r3, #1
 800421c:	2300      	movne	r3, #0
 800421e:	b2db      	uxtb	r3, r3
 8004220:	461a      	mov	r2, r3
 8004222:	79fb      	ldrb	r3, [r7, #7]
 8004224:	429a      	cmp	r2, r3
 8004226:	d1a3      	bne.n	8004170 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004228:	2300      	movs	r3, #0
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	b086      	sub	sp, #24
 8004236:	af02      	add	r7, sp, #8
 8004238:	60f8      	str	r0, [r7, #12]
 800423a:	60b9      	str	r1, [r7, #8]
 800423c:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	2200      	movs	r2, #0
 8004246:	2180      	movs	r1, #128	; 0x80
 8004248:	68f8      	ldr	r0, [r7, #12]
 800424a:	f7ff ff88 	bl	800415e <SPI_WaitFlagStateUntilTimeout>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d007      	beq.n	8004264 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004258:	f043 0220 	orr.w	r2, r3, #32
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e000      	b.n	8004266 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3710      	adds	r7, #16
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
	...

08004270 <__errno>:
 8004270:	4b01      	ldr	r3, [pc, #4]	; (8004278 <__errno+0x8>)
 8004272:	6818      	ldr	r0, [r3, #0]
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	20000088 	.word	0x20000088

0800427c <__libc_init_array>:
 800427c:	b570      	push	{r4, r5, r6, lr}
 800427e:	2500      	movs	r5, #0
 8004280:	4e0c      	ldr	r6, [pc, #48]	; (80042b4 <__libc_init_array+0x38>)
 8004282:	4c0d      	ldr	r4, [pc, #52]	; (80042b8 <__libc_init_array+0x3c>)
 8004284:	1ba4      	subs	r4, r4, r6
 8004286:	10a4      	asrs	r4, r4, #2
 8004288:	42a5      	cmp	r5, r4
 800428a:	d109      	bne.n	80042a0 <__libc_init_array+0x24>
 800428c:	f001 fffc 	bl	8006288 <_init>
 8004290:	2500      	movs	r5, #0
 8004292:	4e0a      	ldr	r6, [pc, #40]	; (80042bc <__libc_init_array+0x40>)
 8004294:	4c0a      	ldr	r4, [pc, #40]	; (80042c0 <__libc_init_array+0x44>)
 8004296:	1ba4      	subs	r4, r4, r6
 8004298:	10a4      	asrs	r4, r4, #2
 800429a:	42a5      	cmp	r5, r4
 800429c:	d105      	bne.n	80042aa <__libc_init_array+0x2e>
 800429e:	bd70      	pop	{r4, r5, r6, pc}
 80042a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042a4:	4798      	blx	r3
 80042a6:	3501      	adds	r5, #1
 80042a8:	e7ee      	b.n	8004288 <__libc_init_array+0xc>
 80042aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042ae:	4798      	blx	r3
 80042b0:	3501      	adds	r5, #1
 80042b2:	e7f2      	b.n	800429a <__libc_init_array+0x1e>
 80042b4:	08009950 	.word	0x08009950
 80042b8:	08009950 	.word	0x08009950
 80042bc:	08009950 	.word	0x08009950
 80042c0:	08009954 	.word	0x08009954

080042c4 <memcpy>:
 80042c4:	b510      	push	{r4, lr}
 80042c6:	1e43      	subs	r3, r0, #1
 80042c8:	440a      	add	r2, r1
 80042ca:	4291      	cmp	r1, r2
 80042cc:	d100      	bne.n	80042d0 <memcpy+0xc>
 80042ce:	bd10      	pop	{r4, pc}
 80042d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80042d8:	e7f7      	b.n	80042ca <memcpy+0x6>

080042da <memset>:
 80042da:	4603      	mov	r3, r0
 80042dc:	4402      	add	r2, r0
 80042de:	4293      	cmp	r3, r2
 80042e0:	d100      	bne.n	80042e4 <memset+0xa>
 80042e2:	4770      	bx	lr
 80042e4:	f803 1b01 	strb.w	r1, [r3], #1
 80042e8:	e7f9      	b.n	80042de <memset+0x4>
	...

080042ec <iprintf>:
 80042ec:	b40f      	push	{r0, r1, r2, r3}
 80042ee:	4b0a      	ldr	r3, [pc, #40]	; (8004318 <iprintf+0x2c>)
 80042f0:	b513      	push	{r0, r1, r4, lr}
 80042f2:	681c      	ldr	r4, [r3, #0]
 80042f4:	b124      	cbz	r4, 8004300 <iprintf+0x14>
 80042f6:	69a3      	ldr	r3, [r4, #24]
 80042f8:	b913      	cbnz	r3, 8004300 <iprintf+0x14>
 80042fa:	4620      	mov	r0, r4
 80042fc:	f000 fa22 	bl	8004744 <__sinit>
 8004300:	ab05      	add	r3, sp, #20
 8004302:	9a04      	ldr	r2, [sp, #16]
 8004304:	68a1      	ldr	r1, [r4, #8]
 8004306:	4620      	mov	r0, r4
 8004308:	9301      	str	r3, [sp, #4]
 800430a:	f000 fbd7 	bl	8004abc <_vfiprintf_r>
 800430e:	b002      	add	sp, #8
 8004310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004314:	b004      	add	sp, #16
 8004316:	4770      	bx	lr
 8004318:	20000088 	.word	0x20000088

0800431c <_puts_r>:
 800431c:	b570      	push	{r4, r5, r6, lr}
 800431e:	460e      	mov	r6, r1
 8004320:	4605      	mov	r5, r0
 8004322:	b118      	cbz	r0, 800432c <_puts_r+0x10>
 8004324:	6983      	ldr	r3, [r0, #24]
 8004326:	b90b      	cbnz	r3, 800432c <_puts_r+0x10>
 8004328:	f000 fa0c 	bl	8004744 <__sinit>
 800432c:	69ab      	ldr	r3, [r5, #24]
 800432e:	68ac      	ldr	r4, [r5, #8]
 8004330:	b913      	cbnz	r3, 8004338 <_puts_r+0x1c>
 8004332:	4628      	mov	r0, r5
 8004334:	f000 fa06 	bl	8004744 <__sinit>
 8004338:	4b23      	ldr	r3, [pc, #140]	; (80043c8 <_puts_r+0xac>)
 800433a:	429c      	cmp	r4, r3
 800433c:	d117      	bne.n	800436e <_puts_r+0x52>
 800433e:	686c      	ldr	r4, [r5, #4]
 8004340:	89a3      	ldrh	r3, [r4, #12]
 8004342:	071b      	lsls	r3, r3, #28
 8004344:	d51d      	bpl.n	8004382 <_puts_r+0x66>
 8004346:	6923      	ldr	r3, [r4, #16]
 8004348:	b1db      	cbz	r3, 8004382 <_puts_r+0x66>
 800434a:	3e01      	subs	r6, #1
 800434c:	68a3      	ldr	r3, [r4, #8]
 800434e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004352:	3b01      	subs	r3, #1
 8004354:	60a3      	str	r3, [r4, #8]
 8004356:	b9e9      	cbnz	r1, 8004394 <_puts_r+0x78>
 8004358:	2b00      	cmp	r3, #0
 800435a:	da2e      	bge.n	80043ba <_puts_r+0x9e>
 800435c:	4622      	mov	r2, r4
 800435e:	210a      	movs	r1, #10
 8004360:	4628      	mov	r0, r5
 8004362:	f000 f83f 	bl	80043e4 <__swbuf_r>
 8004366:	3001      	adds	r0, #1
 8004368:	d011      	beq.n	800438e <_puts_r+0x72>
 800436a:	200a      	movs	r0, #10
 800436c:	e011      	b.n	8004392 <_puts_r+0x76>
 800436e:	4b17      	ldr	r3, [pc, #92]	; (80043cc <_puts_r+0xb0>)
 8004370:	429c      	cmp	r4, r3
 8004372:	d101      	bne.n	8004378 <_puts_r+0x5c>
 8004374:	68ac      	ldr	r4, [r5, #8]
 8004376:	e7e3      	b.n	8004340 <_puts_r+0x24>
 8004378:	4b15      	ldr	r3, [pc, #84]	; (80043d0 <_puts_r+0xb4>)
 800437a:	429c      	cmp	r4, r3
 800437c:	bf08      	it	eq
 800437e:	68ec      	ldreq	r4, [r5, #12]
 8004380:	e7de      	b.n	8004340 <_puts_r+0x24>
 8004382:	4621      	mov	r1, r4
 8004384:	4628      	mov	r0, r5
 8004386:	f000 f87f 	bl	8004488 <__swsetup_r>
 800438a:	2800      	cmp	r0, #0
 800438c:	d0dd      	beq.n	800434a <_puts_r+0x2e>
 800438e:	f04f 30ff 	mov.w	r0, #4294967295
 8004392:	bd70      	pop	{r4, r5, r6, pc}
 8004394:	2b00      	cmp	r3, #0
 8004396:	da04      	bge.n	80043a2 <_puts_r+0x86>
 8004398:	69a2      	ldr	r2, [r4, #24]
 800439a:	429a      	cmp	r2, r3
 800439c:	dc06      	bgt.n	80043ac <_puts_r+0x90>
 800439e:	290a      	cmp	r1, #10
 80043a0:	d004      	beq.n	80043ac <_puts_r+0x90>
 80043a2:	6823      	ldr	r3, [r4, #0]
 80043a4:	1c5a      	adds	r2, r3, #1
 80043a6:	6022      	str	r2, [r4, #0]
 80043a8:	7019      	strb	r1, [r3, #0]
 80043aa:	e7cf      	b.n	800434c <_puts_r+0x30>
 80043ac:	4622      	mov	r2, r4
 80043ae:	4628      	mov	r0, r5
 80043b0:	f000 f818 	bl	80043e4 <__swbuf_r>
 80043b4:	3001      	adds	r0, #1
 80043b6:	d1c9      	bne.n	800434c <_puts_r+0x30>
 80043b8:	e7e9      	b.n	800438e <_puts_r+0x72>
 80043ba:	200a      	movs	r0, #10
 80043bc:	6823      	ldr	r3, [r4, #0]
 80043be:	1c5a      	adds	r2, r3, #1
 80043c0:	6022      	str	r2, [r4, #0]
 80043c2:	7018      	strb	r0, [r3, #0]
 80043c4:	e7e5      	b.n	8004392 <_puts_r+0x76>
 80043c6:	bf00      	nop
 80043c8:	08009894 	.word	0x08009894
 80043cc:	080098b4 	.word	0x080098b4
 80043d0:	08009874 	.word	0x08009874

080043d4 <puts>:
 80043d4:	4b02      	ldr	r3, [pc, #8]	; (80043e0 <puts+0xc>)
 80043d6:	4601      	mov	r1, r0
 80043d8:	6818      	ldr	r0, [r3, #0]
 80043da:	f7ff bf9f 	b.w	800431c <_puts_r>
 80043de:	bf00      	nop
 80043e0:	20000088 	.word	0x20000088

080043e4 <__swbuf_r>:
 80043e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043e6:	460e      	mov	r6, r1
 80043e8:	4614      	mov	r4, r2
 80043ea:	4605      	mov	r5, r0
 80043ec:	b118      	cbz	r0, 80043f6 <__swbuf_r+0x12>
 80043ee:	6983      	ldr	r3, [r0, #24]
 80043f0:	b90b      	cbnz	r3, 80043f6 <__swbuf_r+0x12>
 80043f2:	f000 f9a7 	bl	8004744 <__sinit>
 80043f6:	4b21      	ldr	r3, [pc, #132]	; (800447c <__swbuf_r+0x98>)
 80043f8:	429c      	cmp	r4, r3
 80043fa:	d12a      	bne.n	8004452 <__swbuf_r+0x6e>
 80043fc:	686c      	ldr	r4, [r5, #4]
 80043fe:	69a3      	ldr	r3, [r4, #24]
 8004400:	60a3      	str	r3, [r4, #8]
 8004402:	89a3      	ldrh	r3, [r4, #12]
 8004404:	071a      	lsls	r2, r3, #28
 8004406:	d52e      	bpl.n	8004466 <__swbuf_r+0x82>
 8004408:	6923      	ldr	r3, [r4, #16]
 800440a:	b363      	cbz	r3, 8004466 <__swbuf_r+0x82>
 800440c:	6923      	ldr	r3, [r4, #16]
 800440e:	6820      	ldr	r0, [r4, #0]
 8004410:	b2f6      	uxtb	r6, r6
 8004412:	1ac0      	subs	r0, r0, r3
 8004414:	6963      	ldr	r3, [r4, #20]
 8004416:	4637      	mov	r7, r6
 8004418:	4283      	cmp	r3, r0
 800441a:	dc04      	bgt.n	8004426 <__swbuf_r+0x42>
 800441c:	4621      	mov	r1, r4
 800441e:	4628      	mov	r0, r5
 8004420:	f000 f926 	bl	8004670 <_fflush_r>
 8004424:	bb28      	cbnz	r0, 8004472 <__swbuf_r+0x8e>
 8004426:	68a3      	ldr	r3, [r4, #8]
 8004428:	3001      	adds	r0, #1
 800442a:	3b01      	subs	r3, #1
 800442c:	60a3      	str	r3, [r4, #8]
 800442e:	6823      	ldr	r3, [r4, #0]
 8004430:	1c5a      	adds	r2, r3, #1
 8004432:	6022      	str	r2, [r4, #0]
 8004434:	701e      	strb	r6, [r3, #0]
 8004436:	6963      	ldr	r3, [r4, #20]
 8004438:	4283      	cmp	r3, r0
 800443a:	d004      	beq.n	8004446 <__swbuf_r+0x62>
 800443c:	89a3      	ldrh	r3, [r4, #12]
 800443e:	07db      	lsls	r3, r3, #31
 8004440:	d519      	bpl.n	8004476 <__swbuf_r+0x92>
 8004442:	2e0a      	cmp	r6, #10
 8004444:	d117      	bne.n	8004476 <__swbuf_r+0x92>
 8004446:	4621      	mov	r1, r4
 8004448:	4628      	mov	r0, r5
 800444a:	f000 f911 	bl	8004670 <_fflush_r>
 800444e:	b190      	cbz	r0, 8004476 <__swbuf_r+0x92>
 8004450:	e00f      	b.n	8004472 <__swbuf_r+0x8e>
 8004452:	4b0b      	ldr	r3, [pc, #44]	; (8004480 <__swbuf_r+0x9c>)
 8004454:	429c      	cmp	r4, r3
 8004456:	d101      	bne.n	800445c <__swbuf_r+0x78>
 8004458:	68ac      	ldr	r4, [r5, #8]
 800445a:	e7d0      	b.n	80043fe <__swbuf_r+0x1a>
 800445c:	4b09      	ldr	r3, [pc, #36]	; (8004484 <__swbuf_r+0xa0>)
 800445e:	429c      	cmp	r4, r3
 8004460:	bf08      	it	eq
 8004462:	68ec      	ldreq	r4, [r5, #12]
 8004464:	e7cb      	b.n	80043fe <__swbuf_r+0x1a>
 8004466:	4621      	mov	r1, r4
 8004468:	4628      	mov	r0, r5
 800446a:	f000 f80d 	bl	8004488 <__swsetup_r>
 800446e:	2800      	cmp	r0, #0
 8004470:	d0cc      	beq.n	800440c <__swbuf_r+0x28>
 8004472:	f04f 37ff 	mov.w	r7, #4294967295
 8004476:	4638      	mov	r0, r7
 8004478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800447a:	bf00      	nop
 800447c:	08009894 	.word	0x08009894
 8004480:	080098b4 	.word	0x080098b4
 8004484:	08009874 	.word	0x08009874

08004488 <__swsetup_r>:
 8004488:	4b32      	ldr	r3, [pc, #200]	; (8004554 <__swsetup_r+0xcc>)
 800448a:	b570      	push	{r4, r5, r6, lr}
 800448c:	681d      	ldr	r5, [r3, #0]
 800448e:	4606      	mov	r6, r0
 8004490:	460c      	mov	r4, r1
 8004492:	b125      	cbz	r5, 800449e <__swsetup_r+0x16>
 8004494:	69ab      	ldr	r3, [r5, #24]
 8004496:	b913      	cbnz	r3, 800449e <__swsetup_r+0x16>
 8004498:	4628      	mov	r0, r5
 800449a:	f000 f953 	bl	8004744 <__sinit>
 800449e:	4b2e      	ldr	r3, [pc, #184]	; (8004558 <__swsetup_r+0xd0>)
 80044a0:	429c      	cmp	r4, r3
 80044a2:	d10f      	bne.n	80044c4 <__swsetup_r+0x3c>
 80044a4:	686c      	ldr	r4, [r5, #4]
 80044a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	0715      	lsls	r5, r2, #28
 80044ae:	d42c      	bmi.n	800450a <__swsetup_r+0x82>
 80044b0:	06d0      	lsls	r0, r2, #27
 80044b2:	d411      	bmi.n	80044d8 <__swsetup_r+0x50>
 80044b4:	2209      	movs	r2, #9
 80044b6:	6032      	str	r2, [r6, #0]
 80044b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044bc:	81a3      	strh	r3, [r4, #12]
 80044be:	f04f 30ff 	mov.w	r0, #4294967295
 80044c2:	e03e      	b.n	8004542 <__swsetup_r+0xba>
 80044c4:	4b25      	ldr	r3, [pc, #148]	; (800455c <__swsetup_r+0xd4>)
 80044c6:	429c      	cmp	r4, r3
 80044c8:	d101      	bne.n	80044ce <__swsetup_r+0x46>
 80044ca:	68ac      	ldr	r4, [r5, #8]
 80044cc:	e7eb      	b.n	80044a6 <__swsetup_r+0x1e>
 80044ce:	4b24      	ldr	r3, [pc, #144]	; (8004560 <__swsetup_r+0xd8>)
 80044d0:	429c      	cmp	r4, r3
 80044d2:	bf08      	it	eq
 80044d4:	68ec      	ldreq	r4, [r5, #12]
 80044d6:	e7e6      	b.n	80044a6 <__swsetup_r+0x1e>
 80044d8:	0751      	lsls	r1, r2, #29
 80044da:	d512      	bpl.n	8004502 <__swsetup_r+0x7a>
 80044dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044de:	b141      	cbz	r1, 80044f2 <__swsetup_r+0x6a>
 80044e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044e4:	4299      	cmp	r1, r3
 80044e6:	d002      	beq.n	80044ee <__swsetup_r+0x66>
 80044e8:	4630      	mov	r0, r6
 80044ea:	f000 fa19 	bl	8004920 <_free_r>
 80044ee:	2300      	movs	r3, #0
 80044f0:	6363      	str	r3, [r4, #52]	; 0x34
 80044f2:	89a3      	ldrh	r3, [r4, #12]
 80044f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80044f8:	81a3      	strh	r3, [r4, #12]
 80044fa:	2300      	movs	r3, #0
 80044fc:	6063      	str	r3, [r4, #4]
 80044fe:	6923      	ldr	r3, [r4, #16]
 8004500:	6023      	str	r3, [r4, #0]
 8004502:	89a3      	ldrh	r3, [r4, #12]
 8004504:	f043 0308 	orr.w	r3, r3, #8
 8004508:	81a3      	strh	r3, [r4, #12]
 800450a:	6923      	ldr	r3, [r4, #16]
 800450c:	b94b      	cbnz	r3, 8004522 <__swsetup_r+0x9a>
 800450e:	89a3      	ldrh	r3, [r4, #12]
 8004510:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004514:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004518:	d003      	beq.n	8004522 <__swsetup_r+0x9a>
 800451a:	4621      	mov	r1, r4
 800451c:	4630      	mov	r0, r6
 800451e:	f000 f9bf 	bl	80048a0 <__smakebuf_r>
 8004522:	89a2      	ldrh	r2, [r4, #12]
 8004524:	f012 0301 	ands.w	r3, r2, #1
 8004528:	d00c      	beq.n	8004544 <__swsetup_r+0xbc>
 800452a:	2300      	movs	r3, #0
 800452c:	60a3      	str	r3, [r4, #8]
 800452e:	6963      	ldr	r3, [r4, #20]
 8004530:	425b      	negs	r3, r3
 8004532:	61a3      	str	r3, [r4, #24]
 8004534:	6923      	ldr	r3, [r4, #16]
 8004536:	b953      	cbnz	r3, 800454e <__swsetup_r+0xc6>
 8004538:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800453c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004540:	d1ba      	bne.n	80044b8 <__swsetup_r+0x30>
 8004542:	bd70      	pop	{r4, r5, r6, pc}
 8004544:	0792      	lsls	r2, r2, #30
 8004546:	bf58      	it	pl
 8004548:	6963      	ldrpl	r3, [r4, #20]
 800454a:	60a3      	str	r3, [r4, #8]
 800454c:	e7f2      	b.n	8004534 <__swsetup_r+0xac>
 800454e:	2000      	movs	r0, #0
 8004550:	e7f7      	b.n	8004542 <__swsetup_r+0xba>
 8004552:	bf00      	nop
 8004554:	20000088 	.word	0x20000088
 8004558:	08009894 	.word	0x08009894
 800455c:	080098b4 	.word	0x080098b4
 8004560:	08009874 	.word	0x08009874

08004564 <__sflush_r>:
 8004564:	898a      	ldrh	r2, [r1, #12]
 8004566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800456a:	4605      	mov	r5, r0
 800456c:	0710      	lsls	r0, r2, #28
 800456e:	460c      	mov	r4, r1
 8004570:	d458      	bmi.n	8004624 <__sflush_r+0xc0>
 8004572:	684b      	ldr	r3, [r1, #4]
 8004574:	2b00      	cmp	r3, #0
 8004576:	dc05      	bgt.n	8004584 <__sflush_r+0x20>
 8004578:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800457a:	2b00      	cmp	r3, #0
 800457c:	dc02      	bgt.n	8004584 <__sflush_r+0x20>
 800457e:	2000      	movs	r0, #0
 8004580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004584:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004586:	2e00      	cmp	r6, #0
 8004588:	d0f9      	beq.n	800457e <__sflush_r+0x1a>
 800458a:	2300      	movs	r3, #0
 800458c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004590:	682f      	ldr	r7, [r5, #0]
 8004592:	6a21      	ldr	r1, [r4, #32]
 8004594:	602b      	str	r3, [r5, #0]
 8004596:	d032      	beq.n	80045fe <__sflush_r+0x9a>
 8004598:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800459a:	89a3      	ldrh	r3, [r4, #12]
 800459c:	075a      	lsls	r2, r3, #29
 800459e:	d505      	bpl.n	80045ac <__sflush_r+0x48>
 80045a0:	6863      	ldr	r3, [r4, #4]
 80045a2:	1ac0      	subs	r0, r0, r3
 80045a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80045a6:	b10b      	cbz	r3, 80045ac <__sflush_r+0x48>
 80045a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045aa:	1ac0      	subs	r0, r0, r3
 80045ac:	2300      	movs	r3, #0
 80045ae:	4602      	mov	r2, r0
 80045b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045b2:	6a21      	ldr	r1, [r4, #32]
 80045b4:	4628      	mov	r0, r5
 80045b6:	47b0      	blx	r6
 80045b8:	1c43      	adds	r3, r0, #1
 80045ba:	89a3      	ldrh	r3, [r4, #12]
 80045bc:	d106      	bne.n	80045cc <__sflush_r+0x68>
 80045be:	6829      	ldr	r1, [r5, #0]
 80045c0:	291d      	cmp	r1, #29
 80045c2:	d848      	bhi.n	8004656 <__sflush_r+0xf2>
 80045c4:	4a29      	ldr	r2, [pc, #164]	; (800466c <__sflush_r+0x108>)
 80045c6:	40ca      	lsrs	r2, r1
 80045c8:	07d6      	lsls	r6, r2, #31
 80045ca:	d544      	bpl.n	8004656 <__sflush_r+0xf2>
 80045cc:	2200      	movs	r2, #0
 80045ce:	6062      	str	r2, [r4, #4]
 80045d0:	6922      	ldr	r2, [r4, #16]
 80045d2:	04d9      	lsls	r1, r3, #19
 80045d4:	6022      	str	r2, [r4, #0]
 80045d6:	d504      	bpl.n	80045e2 <__sflush_r+0x7e>
 80045d8:	1c42      	adds	r2, r0, #1
 80045da:	d101      	bne.n	80045e0 <__sflush_r+0x7c>
 80045dc:	682b      	ldr	r3, [r5, #0]
 80045de:	b903      	cbnz	r3, 80045e2 <__sflush_r+0x7e>
 80045e0:	6560      	str	r0, [r4, #84]	; 0x54
 80045e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80045e4:	602f      	str	r7, [r5, #0]
 80045e6:	2900      	cmp	r1, #0
 80045e8:	d0c9      	beq.n	800457e <__sflush_r+0x1a>
 80045ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80045ee:	4299      	cmp	r1, r3
 80045f0:	d002      	beq.n	80045f8 <__sflush_r+0x94>
 80045f2:	4628      	mov	r0, r5
 80045f4:	f000 f994 	bl	8004920 <_free_r>
 80045f8:	2000      	movs	r0, #0
 80045fa:	6360      	str	r0, [r4, #52]	; 0x34
 80045fc:	e7c0      	b.n	8004580 <__sflush_r+0x1c>
 80045fe:	2301      	movs	r3, #1
 8004600:	4628      	mov	r0, r5
 8004602:	47b0      	blx	r6
 8004604:	1c41      	adds	r1, r0, #1
 8004606:	d1c8      	bne.n	800459a <__sflush_r+0x36>
 8004608:	682b      	ldr	r3, [r5, #0]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d0c5      	beq.n	800459a <__sflush_r+0x36>
 800460e:	2b1d      	cmp	r3, #29
 8004610:	d001      	beq.n	8004616 <__sflush_r+0xb2>
 8004612:	2b16      	cmp	r3, #22
 8004614:	d101      	bne.n	800461a <__sflush_r+0xb6>
 8004616:	602f      	str	r7, [r5, #0]
 8004618:	e7b1      	b.n	800457e <__sflush_r+0x1a>
 800461a:	89a3      	ldrh	r3, [r4, #12]
 800461c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004620:	81a3      	strh	r3, [r4, #12]
 8004622:	e7ad      	b.n	8004580 <__sflush_r+0x1c>
 8004624:	690f      	ldr	r7, [r1, #16]
 8004626:	2f00      	cmp	r7, #0
 8004628:	d0a9      	beq.n	800457e <__sflush_r+0x1a>
 800462a:	0793      	lsls	r3, r2, #30
 800462c:	bf18      	it	ne
 800462e:	2300      	movne	r3, #0
 8004630:	680e      	ldr	r6, [r1, #0]
 8004632:	bf08      	it	eq
 8004634:	694b      	ldreq	r3, [r1, #20]
 8004636:	eba6 0807 	sub.w	r8, r6, r7
 800463a:	600f      	str	r7, [r1, #0]
 800463c:	608b      	str	r3, [r1, #8]
 800463e:	f1b8 0f00 	cmp.w	r8, #0
 8004642:	dd9c      	ble.n	800457e <__sflush_r+0x1a>
 8004644:	4643      	mov	r3, r8
 8004646:	463a      	mov	r2, r7
 8004648:	6a21      	ldr	r1, [r4, #32]
 800464a:	4628      	mov	r0, r5
 800464c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800464e:	47b0      	blx	r6
 8004650:	2800      	cmp	r0, #0
 8004652:	dc06      	bgt.n	8004662 <__sflush_r+0xfe>
 8004654:	89a3      	ldrh	r3, [r4, #12]
 8004656:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800465a:	81a3      	strh	r3, [r4, #12]
 800465c:	f04f 30ff 	mov.w	r0, #4294967295
 8004660:	e78e      	b.n	8004580 <__sflush_r+0x1c>
 8004662:	4407      	add	r7, r0
 8004664:	eba8 0800 	sub.w	r8, r8, r0
 8004668:	e7e9      	b.n	800463e <__sflush_r+0xda>
 800466a:	bf00      	nop
 800466c:	20400001 	.word	0x20400001

08004670 <_fflush_r>:
 8004670:	b538      	push	{r3, r4, r5, lr}
 8004672:	690b      	ldr	r3, [r1, #16]
 8004674:	4605      	mov	r5, r0
 8004676:	460c      	mov	r4, r1
 8004678:	b1db      	cbz	r3, 80046b2 <_fflush_r+0x42>
 800467a:	b118      	cbz	r0, 8004684 <_fflush_r+0x14>
 800467c:	6983      	ldr	r3, [r0, #24]
 800467e:	b90b      	cbnz	r3, 8004684 <_fflush_r+0x14>
 8004680:	f000 f860 	bl	8004744 <__sinit>
 8004684:	4b0c      	ldr	r3, [pc, #48]	; (80046b8 <_fflush_r+0x48>)
 8004686:	429c      	cmp	r4, r3
 8004688:	d109      	bne.n	800469e <_fflush_r+0x2e>
 800468a:	686c      	ldr	r4, [r5, #4]
 800468c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004690:	b17b      	cbz	r3, 80046b2 <_fflush_r+0x42>
 8004692:	4621      	mov	r1, r4
 8004694:	4628      	mov	r0, r5
 8004696:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800469a:	f7ff bf63 	b.w	8004564 <__sflush_r>
 800469e:	4b07      	ldr	r3, [pc, #28]	; (80046bc <_fflush_r+0x4c>)
 80046a0:	429c      	cmp	r4, r3
 80046a2:	d101      	bne.n	80046a8 <_fflush_r+0x38>
 80046a4:	68ac      	ldr	r4, [r5, #8]
 80046a6:	e7f1      	b.n	800468c <_fflush_r+0x1c>
 80046a8:	4b05      	ldr	r3, [pc, #20]	; (80046c0 <_fflush_r+0x50>)
 80046aa:	429c      	cmp	r4, r3
 80046ac:	bf08      	it	eq
 80046ae:	68ec      	ldreq	r4, [r5, #12]
 80046b0:	e7ec      	b.n	800468c <_fflush_r+0x1c>
 80046b2:	2000      	movs	r0, #0
 80046b4:	bd38      	pop	{r3, r4, r5, pc}
 80046b6:	bf00      	nop
 80046b8:	08009894 	.word	0x08009894
 80046bc:	080098b4 	.word	0x080098b4
 80046c0:	08009874 	.word	0x08009874

080046c4 <std>:
 80046c4:	2300      	movs	r3, #0
 80046c6:	b510      	push	{r4, lr}
 80046c8:	4604      	mov	r4, r0
 80046ca:	e9c0 3300 	strd	r3, r3, [r0]
 80046ce:	6083      	str	r3, [r0, #8]
 80046d0:	8181      	strh	r1, [r0, #12]
 80046d2:	6643      	str	r3, [r0, #100]	; 0x64
 80046d4:	81c2      	strh	r2, [r0, #14]
 80046d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80046da:	6183      	str	r3, [r0, #24]
 80046dc:	4619      	mov	r1, r3
 80046de:	2208      	movs	r2, #8
 80046e0:	305c      	adds	r0, #92	; 0x5c
 80046e2:	f7ff fdfa 	bl	80042da <memset>
 80046e6:	4b05      	ldr	r3, [pc, #20]	; (80046fc <std+0x38>)
 80046e8:	6224      	str	r4, [r4, #32]
 80046ea:	6263      	str	r3, [r4, #36]	; 0x24
 80046ec:	4b04      	ldr	r3, [pc, #16]	; (8004700 <std+0x3c>)
 80046ee:	62a3      	str	r3, [r4, #40]	; 0x28
 80046f0:	4b04      	ldr	r3, [pc, #16]	; (8004704 <std+0x40>)
 80046f2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80046f4:	4b04      	ldr	r3, [pc, #16]	; (8004708 <std+0x44>)
 80046f6:	6323      	str	r3, [r4, #48]	; 0x30
 80046f8:	bd10      	pop	{r4, pc}
 80046fa:	bf00      	nop
 80046fc:	08005019 	.word	0x08005019
 8004700:	0800503b 	.word	0x0800503b
 8004704:	08005073 	.word	0x08005073
 8004708:	08005097 	.word	0x08005097

0800470c <_cleanup_r>:
 800470c:	4901      	ldr	r1, [pc, #4]	; (8004714 <_cleanup_r+0x8>)
 800470e:	f000 b885 	b.w	800481c <_fwalk_reent>
 8004712:	bf00      	nop
 8004714:	08004671 	.word	0x08004671

08004718 <__sfmoreglue>:
 8004718:	b570      	push	{r4, r5, r6, lr}
 800471a:	2568      	movs	r5, #104	; 0x68
 800471c:	1e4a      	subs	r2, r1, #1
 800471e:	4355      	muls	r5, r2
 8004720:	460e      	mov	r6, r1
 8004722:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004726:	f000 f947 	bl	80049b8 <_malloc_r>
 800472a:	4604      	mov	r4, r0
 800472c:	b140      	cbz	r0, 8004740 <__sfmoreglue+0x28>
 800472e:	2100      	movs	r1, #0
 8004730:	e9c0 1600 	strd	r1, r6, [r0]
 8004734:	300c      	adds	r0, #12
 8004736:	60a0      	str	r0, [r4, #8]
 8004738:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800473c:	f7ff fdcd 	bl	80042da <memset>
 8004740:	4620      	mov	r0, r4
 8004742:	bd70      	pop	{r4, r5, r6, pc}

08004744 <__sinit>:
 8004744:	6983      	ldr	r3, [r0, #24]
 8004746:	b510      	push	{r4, lr}
 8004748:	4604      	mov	r4, r0
 800474a:	bb33      	cbnz	r3, 800479a <__sinit+0x56>
 800474c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004750:	6503      	str	r3, [r0, #80]	; 0x50
 8004752:	4b12      	ldr	r3, [pc, #72]	; (800479c <__sinit+0x58>)
 8004754:	4a12      	ldr	r2, [pc, #72]	; (80047a0 <__sinit+0x5c>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	6282      	str	r2, [r0, #40]	; 0x28
 800475a:	4298      	cmp	r0, r3
 800475c:	bf04      	itt	eq
 800475e:	2301      	moveq	r3, #1
 8004760:	6183      	streq	r3, [r0, #24]
 8004762:	f000 f81f 	bl	80047a4 <__sfp>
 8004766:	6060      	str	r0, [r4, #4]
 8004768:	4620      	mov	r0, r4
 800476a:	f000 f81b 	bl	80047a4 <__sfp>
 800476e:	60a0      	str	r0, [r4, #8]
 8004770:	4620      	mov	r0, r4
 8004772:	f000 f817 	bl	80047a4 <__sfp>
 8004776:	2200      	movs	r2, #0
 8004778:	60e0      	str	r0, [r4, #12]
 800477a:	2104      	movs	r1, #4
 800477c:	6860      	ldr	r0, [r4, #4]
 800477e:	f7ff ffa1 	bl	80046c4 <std>
 8004782:	2201      	movs	r2, #1
 8004784:	2109      	movs	r1, #9
 8004786:	68a0      	ldr	r0, [r4, #8]
 8004788:	f7ff ff9c 	bl	80046c4 <std>
 800478c:	2202      	movs	r2, #2
 800478e:	2112      	movs	r1, #18
 8004790:	68e0      	ldr	r0, [r4, #12]
 8004792:	f7ff ff97 	bl	80046c4 <std>
 8004796:	2301      	movs	r3, #1
 8004798:	61a3      	str	r3, [r4, #24]
 800479a:	bd10      	pop	{r4, pc}
 800479c:	08009870 	.word	0x08009870
 80047a0:	0800470d 	.word	0x0800470d

080047a4 <__sfp>:
 80047a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047a6:	4b1b      	ldr	r3, [pc, #108]	; (8004814 <__sfp+0x70>)
 80047a8:	4607      	mov	r7, r0
 80047aa:	681e      	ldr	r6, [r3, #0]
 80047ac:	69b3      	ldr	r3, [r6, #24]
 80047ae:	b913      	cbnz	r3, 80047b6 <__sfp+0x12>
 80047b0:	4630      	mov	r0, r6
 80047b2:	f7ff ffc7 	bl	8004744 <__sinit>
 80047b6:	3648      	adds	r6, #72	; 0x48
 80047b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80047bc:	3b01      	subs	r3, #1
 80047be:	d503      	bpl.n	80047c8 <__sfp+0x24>
 80047c0:	6833      	ldr	r3, [r6, #0]
 80047c2:	b133      	cbz	r3, 80047d2 <__sfp+0x2e>
 80047c4:	6836      	ldr	r6, [r6, #0]
 80047c6:	e7f7      	b.n	80047b8 <__sfp+0x14>
 80047c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80047cc:	b16d      	cbz	r5, 80047ea <__sfp+0x46>
 80047ce:	3468      	adds	r4, #104	; 0x68
 80047d0:	e7f4      	b.n	80047bc <__sfp+0x18>
 80047d2:	2104      	movs	r1, #4
 80047d4:	4638      	mov	r0, r7
 80047d6:	f7ff ff9f 	bl	8004718 <__sfmoreglue>
 80047da:	6030      	str	r0, [r6, #0]
 80047dc:	2800      	cmp	r0, #0
 80047de:	d1f1      	bne.n	80047c4 <__sfp+0x20>
 80047e0:	230c      	movs	r3, #12
 80047e2:	4604      	mov	r4, r0
 80047e4:	603b      	str	r3, [r7, #0]
 80047e6:	4620      	mov	r0, r4
 80047e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047ea:	4b0b      	ldr	r3, [pc, #44]	; (8004818 <__sfp+0x74>)
 80047ec:	6665      	str	r5, [r4, #100]	; 0x64
 80047ee:	e9c4 5500 	strd	r5, r5, [r4]
 80047f2:	60a5      	str	r5, [r4, #8]
 80047f4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80047f8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80047fc:	2208      	movs	r2, #8
 80047fe:	4629      	mov	r1, r5
 8004800:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004804:	f7ff fd69 	bl	80042da <memset>
 8004808:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800480c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004810:	e7e9      	b.n	80047e6 <__sfp+0x42>
 8004812:	bf00      	nop
 8004814:	08009870 	.word	0x08009870
 8004818:	ffff0001 	.word	0xffff0001

0800481c <_fwalk_reent>:
 800481c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004820:	4680      	mov	r8, r0
 8004822:	4689      	mov	r9, r1
 8004824:	2600      	movs	r6, #0
 8004826:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800482a:	b914      	cbnz	r4, 8004832 <_fwalk_reent+0x16>
 800482c:	4630      	mov	r0, r6
 800482e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004832:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004836:	3f01      	subs	r7, #1
 8004838:	d501      	bpl.n	800483e <_fwalk_reent+0x22>
 800483a:	6824      	ldr	r4, [r4, #0]
 800483c:	e7f5      	b.n	800482a <_fwalk_reent+0xe>
 800483e:	89ab      	ldrh	r3, [r5, #12]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d907      	bls.n	8004854 <_fwalk_reent+0x38>
 8004844:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004848:	3301      	adds	r3, #1
 800484a:	d003      	beq.n	8004854 <_fwalk_reent+0x38>
 800484c:	4629      	mov	r1, r5
 800484e:	4640      	mov	r0, r8
 8004850:	47c8      	blx	r9
 8004852:	4306      	orrs	r6, r0
 8004854:	3568      	adds	r5, #104	; 0x68
 8004856:	e7ee      	b.n	8004836 <_fwalk_reent+0x1a>

08004858 <__swhatbuf_r>:
 8004858:	b570      	push	{r4, r5, r6, lr}
 800485a:	460e      	mov	r6, r1
 800485c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004860:	b096      	sub	sp, #88	; 0x58
 8004862:	2900      	cmp	r1, #0
 8004864:	4614      	mov	r4, r2
 8004866:	461d      	mov	r5, r3
 8004868:	da07      	bge.n	800487a <__swhatbuf_r+0x22>
 800486a:	2300      	movs	r3, #0
 800486c:	602b      	str	r3, [r5, #0]
 800486e:	89b3      	ldrh	r3, [r6, #12]
 8004870:	061a      	lsls	r2, r3, #24
 8004872:	d410      	bmi.n	8004896 <__swhatbuf_r+0x3e>
 8004874:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004878:	e00e      	b.n	8004898 <__swhatbuf_r+0x40>
 800487a:	466a      	mov	r2, sp
 800487c:	f000 fc32 	bl	80050e4 <_fstat_r>
 8004880:	2800      	cmp	r0, #0
 8004882:	dbf2      	blt.n	800486a <__swhatbuf_r+0x12>
 8004884:	9a01      	ldr	r2, [sp, #4]
 8004886:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800488a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800488e:	425a      	negs	r2, r3
 8004890:	415a      	adcs	r2, r3
 8004892:	602a      	str	r2, [r5, #0]
 8004894:	e7ee      	b.n	8004874 <__swhatbuf_r+0x1c>
 8004896:	2340      	movs	r3, #64	; 0x40
 8004898:	2000      	movs	r0, #0
 800489a:	6023      	str	r3, [r4, #0]
 800489c:	b016      	add	sp, #88	; 0x58
 800489e:	bd70      	pop	{r4, r5, r6, pc}

080048a0 <__smakebuf_r>:
 80048a0:	898b      	ldrh	r3, [r1, #12]
 80048a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80048a4:	079d      	lsls	r5, r3, #30
 80048a6:	4606      	mov	r6, r0
 80048a8:	460c      	mov	r4, r1
 80048aa:	d507      	bpl.n	80048bc <__smakebuf_r+0x1c>
 80048ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80048b0:	6023      	str	r3, [r4, #0]
 80048b2:	6123      	str	r3, [r4, #16]
 80048b4:	2301      	movs	r3, #1
 80048b6:	6163      	str	r3, [r4, #20]
 80048b8:	b002      	add	sp, #8
 80048ba:	bd70      	pop	{r4, r5, r6, pc}
 80048bc:	ab01      	add	r3, sp, #4
 80048be:	466a      	mov	r2, sp
 80048c0:	f7ff ffca 	bl	8004858 <__swhatbuf_r>
 80048c4:	9900      	ldr	r1, [sp, #0]
 80048c6:	4605      	mov	r5, r0
 80048c8:	4630      	mov	r0, r6
 80048ca:	f000 f875 	bl	80049b8 <_malloc_r>
 80048ce:	b948      	cbnz	r0, 80048e4 <__smakebuf_r+0x44>
 80048d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048d4:	059a      	lsls	r2, r3, #22
 80048d6:	d4ef      	bmi.n	80048b8 <__smakebuf_r+0x18>
 80048d8:	f023 0303 	bic.w	r3, r3, #3
 80048dc:	f043 0302 	orr.w	r3, r3, #2
 80048e0:	81a3      	strh	r3, [r4, #12]
 80048e2:	e7e3      	b.n	80048ac <__smakebuf_r+0xc>
 80048e4:	4b0d      	ldr	r3, [pc, #52]	; (800491c <__smakebuf_r+0x7c>)
 80048e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80048e8:	89a3      	ldrh	r3, [r4, #12]
 80048ea:	6020      	str	r0, [r4, #0]
 80048ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048f0:	81a3      	strh	r3, [r4, #12]
 80048f2:	9b00      	ldr	r3, [sp, #0]
 80048f4:	6120      	str	r0, [r4, #16]
 80048f6:	6163      	str	r3, [r4, #20]
 80048f8:	9b01      	ldr	r3, [sp, #4]
 80048fa:	b15b      	cbz	r3, 8004914 <__smakebuf_r+0x74>
 80048fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004900:	4630      	mov	r0, r6
 8004902:	f000 fc01 	bl	8005108 <_isatty_r>
 8004906:	b128      	cbz	r0, 8004914 <__smakebuf_r+0x74>
 8004908:	89a3      	ldrh	r3, [r4, #12]
 800490a:	f023 0303 	bic.w	r3, r3, #3
 800490e:	f043 0301 	orr.w	r3, r3, #1
 8004912:	81a3      	strh	r3, [r4, #12]
 8004914:	89a3      	ldrh	r3, [r4, #12]
 8004916:	431d      	orrs	r5, r3
 8004918:	81a5      	strh	r5, [r4, #12]
 800491a:	e7cd      	b.n	80048b8 <__smakebuf_r+0x18>
 800491c:	0800470d 	.word	0x0800470d

08004920 <_free_r>:
 8004920:	b538      	push	{r3, r4, r5, lr}
 8004922:	4605      	mov	r5, r0
 8004924:	2900      	cmp	r1, #0
 8004926:	d043      	beq.n	80049b0 <_free_r+0x90>
 8004928:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800492c:	1f0c      	subs	r4, r1, #4
 800492e:	2b00      	cmp	r3, #0
 8004930:	bfb8      	it	lt
 8004932:	18e4      	addlt	r4, r4, r3
 8004934:	f000 fc18 	bl	8005168 <__malloc_lock>
 8004938:	4a1e      	ldr	r2, [pc, #120]	; (80049b4 <_free_r+0x94>)
 800493a:	6813      	ldr	r3, [r2, #0]
 800493c:	4610      	mov	r0, r2
 800493e:	b933      	cbnz	r3, 800494e <_free_r+0x2e>
 8004940:	6063      	str	r3, [r4, #4]
 8004942:	6014      	str	r4, [r2, #0]
 8004944:	4628      	mov	r0, r5
 8004946:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800494a:	f000 bc0e 	b.w	800516a <__malloc_unlock>
 800494e:	42a3      	cmp	r3, r4
 8004950:	d90b      	bls.n	800496a <_free_r+0x4a>
 8004952:	6821      	ldr	r1, [r4, #0]
 8004954:	1862      	adds	r2, r4, r1
 8004956:	4293      	cmp	r3, r2
 8004958:	bf01      	itttt	eq
 800495a:	681a      	ldreq	r2, [r3, #0]
 800495c:	685b      	ldreq	r3, [r3, #4]
 800495e:	1852      	addeq	r2, r2, r1
 8004960:	6022      	streq	r2, [r4, #0]
 8004962:	6063      	str	r3, [r4, #4]
 8004964:	6004      	str	r4, [r0, #0]
 8004966:	e7ed      	b.n	8004944 <_free_r+0x24>
 8004968:	4613      	mov	r3, r2
 800496a:	685a      	ldr	r2, [r3, #4]
 800496c:	b10a      	cbz	r2, 8004972 <_free_r+0x52>
 800496e:	42a2      	cmp	r2, r4
 8004970:	d9fa      	bls.n	8004968 <_free_r+0x48>
 8004972:	6819      	ldr	r1, [r3, #0]
 8004974:	1858      	adds	r0, r3, r1
 8004976:	42a0      	cmp	r0, r4
 8004978:	d10b      	bne.n	8004992 <_free_r+0x72>
 800497a:	6820      	ldr	r0, [r4, #0]
 800497c:	4401      	add	r1, r0
 800497e:	1858      	adds	r0, r3, r1
 8004980:	4282      	cmp	r2, r0
 8004982:	6019      	str	r1, [r3, #0]
 8004984:	d1de      	bne.n	8004944 <_free_r+0x24>
 8004986:	6810      	ldr	r0, [r2, #0]
 8004988:	6852      	ldr	r2, [r2, #4]
 800498a:	4401      	add	r1, r0
 800498c:	6019      	str	r1, [r3, #0]
 800498e:	605a      	str	r2, [r3, #4]
 8004990:	e7d8      	b.n	8004944 <_free_r+0x24>
 8004992:	d902      	bls.n	800499a <_free_r+0x7a>
 8004994:	230c      	movs	r3, #12
 8004996:	602b      	str	r3, [r5, #0]
 8004998:	e7d4      	b.n	8004944 <_free_r+0x24>
 800499a:	6820      	ldr	r0, [r4, #0]
 800499c:	1821      	adds	r1, r4, r0
 800499e:	428a      	cmp	r2, r1
 80049a0:	bf01      	itttt	eq
 80049a2:	6811      	ldreq	r1, [r2, #0]
 80049a4:	6852      	ldreq	r2, [r2, #4]
 80049a6:	1809      	addeq	r1, r1, r0
 80049a8:	6021      	streq	r1, [r4, #0]
 80049aa:	6062      	str	r2, [r4, #4]
 80049ac:	605c      	str	r4, [r3, #4]
 80049ae:	e7c9      	b.n	8004944 <_free_r+0x24>
 80049b0:	bd38      	pop	{r3, r4, r5, pc}
 80049b2:	bf00      	nop
 80049b4:	200001b4 	.word	0x200001b4

080049b8 <_malloc_r>:
 80049b8:	b570      	push	{r4, r5, r6, lr}
 80049ba:	1ccd      	adds	r5, r1, #3
 80049bc:	f025 0503 	bic.w	r5, r5, #3
 80049c0:	3508      	adds	r5, #8
 80049c2:	2d0c      	cmp	r5, #12
 80049c4:	bf38      	it	cc
 80049c6:	250c      	movcc	r5, #12
 80049c8:	2d00      	cmp	r5, #0
 80049ca:	4606      	mov	r6, r0
 80049cc:	db01      	blt.n	80049d2 <_malloc_r+0x1a>
 80049ce:	42a9      	cmp	r1, r5
 80049d0:	d903      	bls.n	80049da <_malloc_r+0x22>
 80049d2:	230c      	movs	r3, #12
 80049d4:	6033      	str	r3, [r6, #0]
 80049d6:	2000      	movs	r0, #0
 80049d8:	bd70      	pop	{r4, r5, r6, pc}
 80049da:	f000 fbc5 	bl	8005168 <__malloc_lock>
 80049de:	4a21      	ldr	r2, [pc, #132]	; (8004a64 <_malloc_r+0xac>)
 80049e0:	6814      	ldr	r4, [r2, #0]
 80049e2:	4621      	mov	r1, r4
 80049e4:	b991      	cbnz	r1, 8004a0c <_malloc_r+0x54>
 80049e6:	4c20      	ldr	r4, [pc, #128]	; (8004a68 <_malloc_r+0xb0>)
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	b91b      	cbnz	r3, 80049f4 <_malloc_r+0x3c>
 80049ec:	4630      	mov	r0, r6
 80049ee:	f000 fb03 	bl	8004ff8 <_sbrk_r>
 80049f2:	6020      	str	r0, [r4, #0]
 80049f4:	4629      	mov	r1, r5
 80049f6:	4630      	mov	r0, r6
 80049f8:	f000 fafe 	bl	8004ff8 <_sbrk_r>
 80049fc:	1c43      	adds	r3, r0, #1
 80049fe:	d124      	bne.n	8004a4a <_malloc_r+0x92>
 8004a00:	230c      	movs	r3, #12
 8004a02:	4630      	mov	r0, r6
 8004a04:	6033      	str	r3, [r6, #0]
 8004a06:	f000 fbb0 	bl	800516a <__malloc_unlock>
 8004a0a:	e7e4      	b.n	80049d6 <_malloc_r+0x1e>
 8004a0c:	680b      	ldr	r3, [r1, #0]
 8004a0e:	1b5b      	subs	r3, r3, r5
 8004a10:	d418      	bmi.n	8004a44 <_malloc_r+0x8c>
 8004a12:	2b0b      	cmp	r3, #11
 8004a14:	d90f      	bls.n	8004a36 <_malloc_r+0x7e>
 8004a16:	600b      	str	r3, [r1, #0]
 8004a18:	18cc      	adds	r4, r1, r3
 8004a1a:	50cd      	str	r5, [r1, r3]
 8004a1c:	4630      	mov	r0, r6
 8004a1e:	f000 fba4 	bl	800516a <__malloc_unlock>
 8004a22:	f104 000b 	add.w	r0, r4, #11
 8004a26:	1d23      	adds	r3, r4, #4
 8004a28:	f020 0007 	bic.w	r0, r0, #7
 8004a2c:	1ac3      	subs	r3, r0, r3
 8004a2e:	d0d3      	beq.n	80049d8 <_malloc_r+0x20>
 8004a30:	425a      	negs	r2, r3
 8004a32:	50e2      	str	r2, [r4, r3]
 8004a34:	e7d0      	b.n	80049d8 <_malloc_r+0x20>
 8004a36:	684b      	ldr	r3, [r1, #4]
 8004a38:	428c      	cmp	r4, r1
 8004a3a:	bf16      	itet	ne
 8004a3c:	6063      	strne	r3, [r4, #4]
 8004a3e:	6013      	streq	r3, [r2, #0]
 8004a40:	460c      	movne	r4, r1
 8004a42:	e7eb      	b.n	8004a1c <_malloc_r+0x64>
 8004a44:	460c      	mov	r4, r1
 8004a46:	6849      	ldr	r1, [r1, #4]
 8004a48:	e7cc      	b.n	80049e4 <_malloc_r+0x2c>
 8004a4a:	1cc4      	adds	r4, r0, #3
 8004a4c:	f024 0403 	bic.w	r4, r4, #3
 8004a50:	42a0      	cmp	r0, r4
 8004a52:	d005      	beq.n	8004a60 <_malloc_r+0xa8>
 8004a54:	1a21      	subs	r1, r4, r0
 8004a56:	4630      	mov	r0, r6
 8004a58:	f000 face 	bl	8004ff8 <_sbrk_r>
 8004a5c:	3001      	adds	r0, #1
 8004a5e:	d0cf      	beq.n	8004a00 <_malloc_r+0x48>
 8004a60:	6025      	str	r5, [r4, #0]
 8004a62:	e7db      	b.n	8004a1c <_malloc_r+0x64>
 8004a64:	200001b4 	.word	0x200001b4
 8004a68:	200001b8 	.word	0x200001b8

08004a6c <__sfputc_r>:
 8004a6c:	6893      	ldr	r3, [r2, #8]
 8004a6e:	b410      	push	{r4}
 8004a70:	3b01      	subs	r3, #1
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	6093      	str	r3, [r2, #8]
 8004a76:	da07      	bge.n	8004a88 <__sfputc_r+0x1c>
 8004a78:	6994      	ldr	r4, [r2, #24]
 8004a7a:	42a3      	cmp	r3, r4
 8004a7c:	db01      	blt.n	8004a82 <__sfputc_r+0x16>
 8004a7e:	290a      	cmp	r1, #10
 8004a80:	d102      	bne.n	8004a88 <__sfputc_r+0x1c>
 8004a82:	bc10      	pop	{r4}
 8004a84:	f7ff bcae 	b.w	80043e4 <__swbuf_r>
 8004a88:	6813      	ldr	r3, [r2, #0]
 8004a8a:	1c58      	adds	r0, r3, #1
 8004a8c:	6010      	str	r0, [r2, #0]
 8004a8e:	7019      	strb	r1, [r3, #0]
 8004a90:	4608      	mov	r0, r1
 8004a92:	bc10      	pop	{r4}
 8004a94:	4770      	bx	lr

08004a96 <__sfputs_r>:
 8004a96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a98:	4606      	mov	r6, r0
 8004a9a:	460f      	mov	r7, r1
 8004a9c:	4614      	mov	r4, r2
 8004a9e:	18d5      	adds	r5, r2, r3
 8004aa0:	42ac      	cmp	r4, r5
 8004aa2:	d101      	bne.n	8004aa8 <__sfputs_r+0x12>
 8004aa4:	2000      	movs	r0, #0
 8004aa6:	e007      	b.n	8004ab8 <__sfputs_r+0x22>
 8004aa8:	463a      	mov	r2, r7
 8004aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004aae:	4630      	mov	r0, r6
 8004ab0:	f7ff ffdc 	bl	8004a6c <__sfputc_r>
 8004ab4:	1c43      	adds	r3, r0, #1
 8004ab6:	d1f3      	bne.n	8004aa0 <__sfputs_r+0xa>
 8004ab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004abc <_vfiprintf_r>:
 8004abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ac0:	460c      	mov	r4, r1
 8004ac2:	b09d      	sub	sp, #116	; 0x74
 8004ac4:	4617      	mov	r7, r2
 8004ac6:	461d      	mov	r5, r3
 8004ac8:	4606      	mov	r6, r0
 8004aca:	b118      	cbz	r0, 8004ad4 <_vfiprintf_r+0x18>
 8004acc:	6983      	ldr	r3, [r0, #24]
 8004ace:	b90b      	cbnz	r3, 8004ad4 <_vfiprintf_r+0x18>
 8004ad0:	f7ff fe38 	bl	8004744 <__sinit>
 8004ad4:	4b7c      	ldr	r3, [pc, #496]	; (8004cc8 <_vfiprintf_r+0x20c>)
 8004ad6:	429c      	cmp	r4, r3
 8004ad8:	d158      	bne.n	8004b8c <_vfiprintf_r+0xd0>
 8004ada:	6874      	ldr	r4, [r6, #4]
 8004adc:	89a3      	ldrh	r3, [r4, #12]
 8004ade:	0718      	lsls	r0, r3, #28
 8004ae0:	d55e      	bpl.n	8004ba0 <_vfiprintf_r+0xe4>
 8004ae2:	6923      	ldr	r3, [r4, #16]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d05b      	beq.n	8004ba0 <_vfiprintf_r+0xe4>
 8004ae8:	2300      	movs	r3, #0
 8004aea:	9309      	str	r3, [sp, #36]	; 0x24
 8004aec:	2320      	movs	r3, #32
 8004aee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004af2:	2330      	movs	r3, #48	; 0x30
 8004af4:	f04f 0b01 	mov.w	fp, #1
 8004af8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004afc:	9503      	str	r5, [sp, #12]
 8004afe:	46b8      	mov	r8, r7
 8004b00:	4645      	mov	r5, r8
 8004b02:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004b06:	b10b      	cbz	r3, 8004b0c <_vfiprintf_r+0x50>
 8004b08:	2b25      	cmp	r3, #37	; 0x25
 8004b0a:	d154      	bne.n	8004bb6 <_vfiprintf_r+0xfa>
 8004b0c:	ebb8 0a07 	subs.w	sl, r8, r7
 8004b10:	d00b      	beq.n	8004b2a <_vfiprintf_r+0x6e>
 8004b12:	4653      	mov	r3, sl
 8004b14:	463a      	mov	r2, r7
 8004b16:	4621      	mov	r1, r4
 8004b18:	4630      	mov	r0, r6
 8004b1a:	f7ff ffbc 	bl	8004a96 <__sfputs_r>
 8004b1e:	3001      	adds	r0, #1
 8004b20:	f000 80c2 	beq.w	8004ca8 <_vfiprintf_r+0x1ec>
 8004b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b26:	4453      	add	r3, sl
 8004b28:	9309      	str	r3, [sp, #36]	; 0x24
 8004b2a:	f898 3000 	ldrb.w	r3, [r8]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f000 80ba 	beq.w	8004ca8 <_vfiprintf_r+0x1ec>
 8004b34:	2300      	movs	r3, #0
 8004b36:	f04f 32ff 	mov.w	r2, #4294967295
 8004b3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b3e:	9304      	str	r3, [sp, #16]
 8004b40:	9307      	str	r3, [sp, #28]
 8004b42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b46:	931a      	str	r3, [sp, #104]	; 0x68
 8004b48:	46a8      	mov	r8, r5
 8004b4a:	2205      	movs	r2, #5
 8004b4c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8004b50:	485e      	ldr	r0, [pc, #376]	; (8004ccc <_vfiprintf_r+0x210>)
 8004b52:	f000 fafb 	bl	800514c <memchr>
 8004b56:	9b04      	ldr	r3, [sp, #16]
 8004b58:	bb78      	cbnz	r0, 8004bba <_vfiprintf_r+0xfe>
 8004b5a:	06d9      	lsls	r1, r3, #27
 8004b5c:	bf44      	itt	mi
 8004b5e:	2220      	movmi	r2, #32
 8004b60:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004b64:	071a      	lsls	r2, r3, #28
 8004b66:	bf44      	itt	mi
 8004b68:	222b      	movmi	r2, #43	; 0x2b
 8004b6a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004b6e:	782a      	ldrb	r2, [r5, #0]
 8004b70:	2a2a      	cmp	r2, #42	; 0x2a
 8004b72:	d02a      	beq.n	8004bca <_vfiprintf_r+0x10e>
 8004b74:	46a8      	mov	r8, r5
 8004b76:	2000      	movs	r0, #0
 8004b78:	250a      	movs	r5, #10
 8004b7a:	9a07      	ldr	r2, [sp, #28]
 8004b7c:	4641      	mov	r1, r8
 8004b7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b82:	3b30      	subs	r3, #48	; 0x30
 8004b84:	2b09      	cmp	r3, #9
 8004b86:	d969      	bls.n	8004c5c <_vfiprintf_r+0x1a0>
 8004b88:	b360      	cbz	r0, 8004be4 <_vfiprintf_r+0x128>
 8004b8a:	e024      	b.n	8004bd6 <_vfiprintf_r+0x11a>
 8004b8c:	4b50      	ldr	r3, [pc, #320]	; (8004cd0 <_vfiprintf_r+0x214>)
 8004b8e:	429c      	cmp	r4, r3
 8004b90:	d101      	bne.n	8004b96 <_vfiprintf_r+0xda>
 8004b92:	68b4      	ldr	r4, [r6, #8]
 8004b94:	e7a2      	b.n	8004adc <_vfiprintf_r+0x20>
 8004b96:	4b4f      	ldr	r3, [pc, #316]	; (8004cd4 <_vfiprintf_r+0x218>)
 8004b98:	429c      	cmp	r4, r3
 8004b9a:	bf08      	it	eq
 8004b9c:	68f4      	ldreq	r4, [r6, #12]
 8004b9e:	e79d      	b.n	8004adc <_vfiprintf_r+0x20>
 8004ba0:	4621      	mov	r1, r4
 8004ba2:	4630      	mov	r0, r6
 8004ba4:	f7ff fc70 	bl	8004488 <__swsetup_r>
 8004ba8:	2800      	cmp	r0, #0
 8004baa:	d09d      	beq.n	8004ae8 <_vfiprintf_r+0x2c>
 8004bac:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb0:	b01d      	add	sp, #116	; 0x74
 8004bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bb6:	46a8      	mov	r8, r5
 8004bb8:	e7a2      	b.n	8004b00 <_vfiprintf_r+0x44>
 8004bba:	4a44      	ldr	r2, [pc, #272]	; (8004ccc <_vfiprintf_r+0x210>)
 8004bbc:	4645      	mov	r5, r8
 8004bbe:	1a80      	subs	r0, r0, r2
 8004bc0:	fa0b f000 	lsl.w	r0, fp, r0
 8004bc4:	4318      	orrs	r0, r3
 8004bc6:	9004      	str	r0, [sp, #16]
 8004bc8:	e7be      	b.n	8004b48 <_vfiprintf_r+0x8c>
 8004bca:	9a03      	ldr	r2, [sp, #12]
 8004bcc:	1d11      	adds	r1, r2, #4
 8004bce:	6812      	ldr	r2, [r2, #0]
 8004bd0:	9103      	str	r1, [sp, #12]
 8004bd2:	2a00      	cmp	r2, #0
 8004bd4:	db01      	blt.n	8004bda <_vfiprintf_r+0x11e>
 8004bd6:	9207      	str	r2, [sp, #28]
 8004bd8:	e004      	b.n	8004be4 <_vfiprintf_r+0x128>
 8004bda:	4252      	negs	r2, r2
 8004bdc:	f043 0302 	orr.w	r3, r3, #2
 8004be0:	9207      	str	r2, [sp, #28]
 8004be2:	9304      	str	r3, [sp, #16]
 8004be4:	f898 3000 	ldrb.w	r3, [r8]
 8004be8:	2b2e      	cmp	r3, #46	; 0x2e
 8004bea:	d10e      	bne.n	8004c0a <_vfiprintf_r+0x14e>
 8004bec:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004bf0:	2b2a      	cmp	r3, #42	; 0x2a
 8004bf2:	d138      	bne.n	8004c66 <_vfiprintf_r+0x1aa>
 8004bf4:	9b03      	ldr	r3, [sp, #12]
 8004bf6:	f108 0802 	add.w	r8, r8, #2
 8004bfa:	1d1a      	adds	r2, r3, #4
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	9203      	str	r2, [sp, #12]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	bfb8      	it	lt
 8004c04:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c08:	9305      	str	r3, [sp, #20]
 8004c0a:	4d33      	ldr	r5, [pc, #204]	; (8004cd8 <_vfiprintf_r+0x21c>)
 8004c0c:	2203      	movs	r2, #3
 8004c0e:	f898 1000 	ldrb.w	r1, [r8]
 8004c12:	4628      	mov	r0, r5
 8004c14:	f000 fa9a 	bl	800514c <memchr>
 8004c18:	b140      	cbz	r0, 8004c2c <_vfiprintf_r+0x170>
 8004c1a:	2340      	movs	r3, #64	; 0x40
 8004c1c:	1b40      	subs	r0, r0, r5
 8004c1e:	fa03 f000 	lsl.w	r0, r3, r0
 8004c22:	9b04      	ldr	r3, [sp, #16]
 8004c24:	f108 0801 	add.w	r8, r8, #1
 8004c28:	4303      	orrs	r3, r0
 8004c2a:	9304      	str	r3, [sp, #16]
 8004c2c:	f898 1000 	ldrb.w	r1, [r8]
 8004c30:	2206      	movs	r2, #6
 8004c32:	482a      	ldr	r0, [pc, #168]	; (8004cdc <_vfiprintf_r+0x220>)
 8004c34:	f108 0701 	add.w	r7, r8, #1
 8004c38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c3c:	f000 fa86 	bl	800514c <memchr>
 8004c40:	2800      	cmp	r0, #0
 8004c42:	d037      	beq.n	8004cb4 <_vfiprintf_r+0x1f8>
 8004c44:	4b26      	ldr	r3, [pc, #152]	; (8004ce0 <_vfiprintf_r+0x224>)
 8004c46:	bb1b      	cbnz	r3, 8004c90 <_vfiprintf_r+0x1d4>
 8004c48:	9b03      	ldr	r3, [sp, #12]
 8004c4a:	3307      	adds	r3, #7
 8004c4c:	f023 0307 	bic.w	r3, r3, #7
 8004c50:	3308      	adds	r3, #8
 8004c52:	9303      	str	r3, [sp, #12]
 8004c54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c56:	444b      	add	r3, r9
 8004c58:	9309      	str	r3, [sp, #36]	; 0x24
 8004c5a:	e750      	b.n	8004afe <_vfiprintf_r+0x42>
 8004c5c:	fb05 3202 	mla	r2, r5, r2, r3
 8004c60:	2001      	movs	r0, #1
 8004c62:	4688      	mov	r8, r1
 8004c64:	e78a      	b.n	8004b7c <_vfiprintf_r+0xc0>
 8004c66:	2300      	movs	r3, #0
 8004c68:	250a      	movs	r5, #10
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	f108 0801 	add.w	r8, r8, #1
 8004c70:	9305      	str	r3, [sp, #20]
 8004c72:	4640      	mov	r0, r8
 8004c74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c78:	3a30      	subs	r2, #48	; 0x30
 8004c7a:	2a09      	cmp	r2, #9
 8004c7c:	d903      	bls.n	8004c86 <_vfiprintf_r+0x1ca>
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d0c3      	beq.n	8004c0a <_vfiprintf_r+0x14e>
 8004c82:	9105      	str	r1, [sp, #20]
 8004c84:	e7c1      	b.n	8004c0a <_vfiprintf_r+0x14e>
 8004c86:	fb05 2101 	mla	r1, r5, r1, r2
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	4680      	mov	r8, r0
 8004c8e:	e7f0      	b.n	8004c72 <_vfiprintf_r+0x1b6>
 8004c90:	ab03      	add	r3, sp, #12
 8004c92:	9300      	str	r3, [sp, #0]
 8004c94:	4622      	mov	r2, r4
 8004c96:	4b13      	ldr	r3, [pc, #76]	; (8004ce4 <_vfiprintf_r+0x228>)
 8004c98:	a904      	add	r1, sp, #16
 8004c9a:	4630      	mov	r0, r6
 8004c9c:	f3af 8000 	nop.w
 8004ca0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004ca4:	4681      	mov	r9, r0
 8004ca6:	d1d5      	bne.n	8004c54 <_vfiprintf_r+0x198>
 8004ca8:	89a3      	ldrh	r3, [r4, #12]
 8004caa:	065b      	lsls	r3, r3, #25
 8004cac:	f53f af7e 	bmi.w	8004bac <_vfiprintf_r+0xf0>
 8004cb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cb2:	e77d      	b.n	8004bb0 <_vfiprintf_r+0xf4>
 8004cb4:	ab03      	add	r3, sp, #12
 8004cb6:	9300      	str	r3, [sp, #0]
 8004cb8:	4622      	mov	r2, r4
 8004cba:	4b0a      	ldr	r3, [pc, #40]	; (8004ce4 <_vfiprintf_r+0x228>)
 8004cbc:	a904      	add	r1, sp, #16
 8004cbe:	4630      	mov	r0, r6
 8004cc0:	f000 f888 	bl	8004dd4 <_printf_i>
 8004cc4:	e7ec      	b.n	8004ca0 <_vfiprintf_r+0x1e4>
 8004cc6:	bf00      	nop
 8004cc8:	08009894 	.word	0x08009894
 8004ccc:	080098d4 	.word	0x080098d4
 8004cd0:	080098b4 	.word	0x080098b4
 8004cd4:	08009874 	.word	0x08009874
 8004cd8:	080098da 	.word	0x080098da
 8004cdc:	080098de 	.word	0x080098de
 8004ce0:	00000000 	.word	0x00000000
 8004ce4:	08004a97 	.word	0x08004a97

08004ce8 <_printf_common>:
 8004ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cec:	4691      	mov	r9, r2
 8004cee:	461f      	mov	r7, r3
 8004cf0:	688a      	ldr	r2, [r1, #8]
 8004cf2:	690b      	ldr	r3, [r1, #16]
 8004cf4:	4606      	mov	r6, r0
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	bfb8      	it	lt
 8004cfa:	4613      	movlt	r3, r2
 8004cfc:	f8c9 3000 	str.w	r3, [r9]
 8004d00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d04:	460c      	mov	r4, r1
 8004d06:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d0a:	b112      	cbz	r2, 8004d12 <_printf_common+0x2a>
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	f8c9 3000 	str.w	r3, [r9]
 8004d12:	6823      	ldr	r3, [r4, #0]
 8004d14:	0699      	lsls	r1, r3, #26
 8004d16:	bf42      	ittt	mi
 8004d18:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004d1c:	3302      	addmi	r3, #2
 8004d1e:	f8c9 3000 	strmi.w	r3, [r9]
 8004d22:	6825      	ldr	r5, [r4, #0]
 8004d24:	f015 0506 	ands.w	r5, r5, #6
 8004d28:	d107      	bne.n	8004d3a <_printf_common+0x52>
 8004d2a:	f104 0a19 	add.w	sl, r4, #25
 8004d2e:	68e3      	ldr	r3, [r4, #12]
 8004d30:	f8d9 2000 	ldr.w	r2, [r9]
 8004d34:	1a9b      	subs	r3, r3, r2
 8004d36:	42ab      	cmp	r3, r5
 8004d38:	dc29      	bgt.n	8004d8e <_printf_common+0xa6>
 8004d3a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004d3e:	6822      	ldr	r2, [r4, #0]
 8004d40:	3300      	adds	r3, #0
 8004d42:	bf18      	it	ne
 8004d44:	2301      	movne	r3, #1
 8004d46:	0692      	lsls	r2, r2, #26
 8004d48:	d42e      	bmi.n	8004da8 <_printf_common+0xc0>
 8004d4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d4e:	4639      	mov	r1, r7
 8004d50:	4630      	mov	r0, r6
 8004d52:	47c0      	blx	r8
 8004d54:	3001      	adds	r0, #1
 8004d56:	d021      	beq.n	8004d9c <_printf_common+0xb4>
 8004d58:	6823      	ldr	r3, [r4, #0]
 8004d5a:	68e5      	ldr	r5, [r4, #12]
 8004d5c:	f003 0306 	and.w	r3, r3, #6
 8004d60:	2b04      	cmp	r3, #4
 8004d62:	bf18      	it	ne
 8004d64:	2500      	movne	r5, #0
 8004d66:	f8d9 2000 	ldr.w	r2, [r9]
 8004d6a:	f04f 0900 	mov.w	r9, #0
 8004d6e:	bf08      	it	eq
 8004d70:	1aad      	subeq	r5, r5, r2
 8004d72:	68a3      	ldr	r3, [r4, #8]
 8004d74:	6922      	ldr	r2, [r4, #16]
 8004d76:	bf08      	it	eq
 8004d78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	bfc4      	itt	gt
 8004d80:	1a9b      	subgt	r3, r3, r2
 8004d82:	18ed      	addgt	r5, r5, r3
 8004d84:	341a      	adds	r4, #26
 8004d86:	454d      	cmp	r5, r9
 8004d88:	d11a      	bne.n	8004dc0 <_printf_common+0xd8>
 8004d8a:	2000      	movs	r0, #0
 8004d8c:	e008      	b.n	8004da0 <_printf_common+0xb8>
 8004d8e:	2301      	movs	r3, #1
 8004d90:	4652      	mov	r2, sl
 8004d92:	4639      	mov	r1, r7
 8004d94:	4630      	mov	r0, r6
 8004d96:	47c0      	blx	r8
 8004d98:	3001      	adds	r0, #1
 8004d9a:	d103      	bne.n	8004da4 <_printf_common+0xbc>
 8004d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004da4:	3501      	adds	r5, #1
 8004da6:	e7c2      	b.n	8004d2e <_printf_common+0x46>
 8004da8:	2030      	movs	r0, #48	; 0x30
 8004daa:	18e1      	adds	r1, r4, r3
 8004dac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004db0:	1c5a      	adds	r2, r3, #1
 8004db2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004db6:	4422      	add	r2, r4
 8004db8:	3302      	adds	r3, #2
 8004dba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004dbe:	e7c4      	b.n	8004d4a <_printf_common+0x62>
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	4622      	mov	r2, r4
 8004dc4:	4639      	mov	r1, r7
 8004dc6:	4630      	mov	r0, r6
 8004dc8:	47c0      	blx	r8
 8004dca:	3001      	adds	r0, #1
 8004dcc:	d0e6      	beq.n	8004d9c <_printf_common+0xb4>
 8004dce:	f109 0901 	add.w	r9, r9, #1
 8004dd2:	e7d8      	b.n	8004d86 <_printf_common+0x9e>

08004dd4 <_printf_i>:
 8004dd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004dd8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004ddc:	460c      	mov	r4, r1
 8004dde:	7e09      	ldrb	r1, [r1, #24]
 8004de0:	b085      	sub	sp, #20
 8004de2:	296e      	cmp	r1, #110	; 0x6e
 8004de4:	4617      	mov	r7, r2
 8004de6:	4606      	mov	r6, r0
 8004de8:	4698      	mov	r8, r3
 8004dea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004dec:	f000 80b3 	beq.w	8004f56 <_printf_i+0x182>
 8004df0:	d822      	bhi.n	8004e38 <_printf_i+0x64>
 8004df2:	2963      	cmp	r1, #99	; 0x63
 8004df4:	d036      	beq.n	8004e64 <_printf_i+0x90>
 8004df6:	d80a      	bhi.n	8004e0e <_printf_i+0x3a>
 8004df8:	2900      	cmp	r1, #0
 8004dfa:	f000 80b9 	beq.w	8004f70 <_printf_i+0x19c>
 8004dfe:	2958      	cmp	r1, #88	; 0x58
 8004e00:	f000 8083 	beq.w	8004f0a <_printf_i+0x136>
 8004e04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e08:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004e0c:	e032      	b.n	8004e74 <_printf_i+0xa0>
 8004e0e:	2964      	cmp	r1, #100	; 0x64
 8004e10:	d001      	beq.n	8004e16 <_printf_i+0x42>
 8004e12:	2969      	cmp	r1, #105	; 0x69
 8004e14:	d1f6      	bne.n	8004e04 <_printf_i+0x30>
 8004e16:	6820      	ldr	r0, [r4, #0]
 8004e18:	6813      	ldr	r3, [r2, #0]
 8004e1a:	0605      	lsls	r5, r0, #24
 8004e1c:	f103 0104 	add.w	r1, r3, #4
 8004e20:	d52a      	bpl.n	8004e78 <_printf_i+0xa4>
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	6011      	str	r1, [r2, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	da03      	bge.n	8004e32 <_printf_i+0x5e>
 8004e2a:	222d      	movs	r2, #45	; 0x2d
 8004e2c:	425b      	negs	r3, r3
 8004e2e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004e32:	486f      	ldr	r0, [pc, #444]	; (8004ff0 <_printf_i+0x21c>)
 8004e34:	220a      	movs	r2, #10
 8004e36:	e039      	b.n	8004eac <_printf_i+0xd8>
 8004e38:	2973      	cmp	r1, #115	; 0x73
 8004e3a:	f000 809d 	beq.w	8004f78 <_printf_i+0x1a4>
 8004e3e:	d808      	bhi.n	8004e52 <_printf_i+0x7e>
 8004e40:	296f      	cmp	r1, #111	; 0x6f
 8004e42:	d020      	beq.n	8004e86 <_printf_i+0xb2>
 8004e44:	2970      	cmp	r1, #112	; 0x70
 8004e46:	d1dd      	bne.n	8004e04 <_printf_i+0x30>
 8004e48:	6823      	ldr	r3, [r4, #0]
 8004e4a:	f043 0320 	orr.w	r3, r3, #32
 8004e4e:	6023      	str	r3, [r4, #0]
 8004e50:	e003      	b.n	8004e5a <_printf_i+0x86>
 8004e52:	2975      	cmp	r1, #117	; 0x75
 8004e54:	d017      	beq.n	8004e86 <_printf_i+0xb2>
 8004e56:	2978      	cmp	r1, #120	; 0x78
 8004e58:	d1d4      	bne.n	8004e04 <_printf_i+0x30>
 8004e5a:	2378      	movs	r3, #120	; 0x78
 8004e5c:	4865      	ldr	r0, [pc, #404]	; (8004ff4 <_printf_i+0x220>)
 8004e5e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e62:	e055      	b.n	8004f10 <_printf_i+0x13c>
 8004e64:	6813      	ldr	r3, [r2, #0]
 8004e66:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e6a:	1d19      	adds	r1, r3, #4
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	6011      	str	r1, [r2, #0]
 8004e70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e74:	2301      	movs	r3, #1
 8004e76:	e08c      	b.n	8004f92 <_printf_i+0x1be>
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e7e:	6011      	str	r1, [r2, #0]
 8004e80:	bf18      	it	ne
 8004e82:	b21b      	sxthne	r3, r3
 8004e84:	e7cf      	b.n	8004e26 <_printf_i+0x52>
 8004e86:	6813      	ldr	r3, [r2, #0]
 8004e88:	6825      	ldr	r5, [r4, #0]
 8004e8a:	1d18      	adds	r0, r3, #4
 8004e8c:	6010      	str	r0, [r2, #0]
 8004e8e:	0628      	lsls	r0, r5, #24
 8004e90:	d501      	bpl.n	8004e96 <_printf_i+0xc2>
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	e002      	b.n	8004e9c <_printf_i+0xc8>
 8004e96:	0668      	lsls	r0, r5, #25
 8004e98:	d5fb      	bpl.n	8004e92 <_printf_i+0xbe>
 8004e9a:	881b      	ldrh	r3, [r3, #0]
 8004e9c:	296f      	cmp	r1, #111	; 0x6f
 8004e9e:	bf14      	ite	ne
 8004ea0:	220a      	movne	r2, #10
 8004ea2:	2208      	moveq	r2, #8
 8004ea4:	4852      	ldr	r0, [pc, #328]	; (8004ff0 <_printf_i+0x21c>)
 8004ea6:	2100      	movs	r1, #0
 8004ea8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004eac:	6865      	ldr	r5, [r4, #4]
 8004eae:	2d00      	cmp	r5, #0
 8004eb0:	60a5      	str	r5, [r4, #8]
 8004eb2:	f2c0 8095 	blt.w	8004fe0 <_printf_i+0x20c>
 8004eb6:	6821      	ldr	r1, [r4, #0]
 8004eb8:	f021 0104 	bic.w	r1, r1, #4
 8004ebc:	6021      	str	r1, [r4, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d13d      	bne.n	8004f3e <_printf_i+0x16a>
 8004ec2:	2d00      	cmp	r5, #0
 8004ec4:	f040 808e 	bne.w	8004fe4 <_printf_i+0x210>
 8004ec8:	4665      	mov	r5, ip
 8004eca:	2a08      	cmp	r2, #8
 8004ecc:	d10b      	bne.n	8004ee6 <_printf_i+0x112>
 8004ece:	6823      	ldr	r3, [r4, #0]
 8004ed0:	07db      	lsls	r3, r3, #31
 8004ed2:	d508      	bpl.n	8004ee6 <_printf_i+0x112>
 8004ed4:	6923      	ldr	r3, [r4, #16]
 8004ed6:	6862      	ldr	r2, [r4, #4]
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	bfde      	ittt	le
 8004edc:	2330      	movle	r3, #48	; 0x30
 8004ede:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ee2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ee6:	ebac 0305 	sub.w	r3, ip, r5
 8004eea:	6123      	str	r3, [r4, #16]
 8004eec:	f8cd 8000 	str.w	r8, [sp]
 8004ef0:	463b      	mov	r3, r7
 8004ef2:	aa03      	add	r2, sp, #12
 8004ef4:	4621      	mov	r1, r4
 8004ef6:	4630      	mov	r0, r6
 8004ef8:	f7ff fef6 	bl	8004ce8 <_printf_common>
 8004efc:	3001      	adds	r0, #1
 8004efe:	d14d      	bne.n	8004f9c <_printf_i+0x1c8>
 8004f00:	f04f 30ff 	mov.w	r0, #4294967295
 8004f04:	b005      	add	sp, #20
 8004f06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f0a:	4839      	ldr	r0, [pc, #228]	; (8004ff0 <_printf_i+0x21c>)
 8004f0c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004f10:	6813      	ldr	r3, [r2, #0]
 8004f12:	6821      	ldr	r1, [r4, #0]
 8004f14:	1d1d      	adds	r5, r3, #4
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6015      	str	r5, [r2, #0]
 8004f1a:	060a      	lsls	r2, r1, #24
 8004f1c:	d50b      	bpl.n	8004f36 <_printf_i+0x162>
 8004f1e:	07ca      	lsls	r2, r1, #31
 8004f20:	bf44      	itt	mi
 8004f22:	f041 0120 	orrmi.w	r1, r1, #32
 8004f26:	6021      	strmi	r1, [r4, #0]
 8004f28:	b91b      	cbnz	r3, 8004f32 <_printf_i+0x15e>
 8004f2a:	6822      	ldr	r2, [r4, #0]
 8004f2c:	f022 0220 	bic.w	r2, r2, #32
 8004f30:	6022      	str	r2, [r4, #0]
 8004f32:	2210      	movs	r2, #16
 8004f34:	e7b7      	b.n	8004ea6 <_printf_i+0xd2>
 8004f36:	064d      	lsls	r5, r1, #25
 8004f38:	bf48      	it	mi
 8004f3a:	b29b      	uxthmi	r3, r3
 8004f3c:	e7ef      	b.n	8004f1e <_printf_i+0x14a>
 8004f3e:	4665      	mov	r5, ip
 8004f40:	fbb3 f1f2 	udiv	r1, r3, r2
 8004f44:	fb02 3311 	mls	r3, r2, r1, r3
 8004f48:	5cc3      	ldrb	r3, [r0, r3]
 8004f4a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004f4e:	460b      	mov	r3, r1
 8004f50:	2900      	cmp	r1, #0
 8004f52:	d1f5      	bne.n	8004f40 <_printf_i+0x16c>
 8004f54:	e7b9      	b.n	8004eca <_printf_i+0xf6>
 8004f56:	6813      	ldr	r3, [r2, #0]
 8004f58:	6825      	ldr	r5, [r4, #0]
 8004f5a:	1d18      	adds	r0, r3, #4
 8004f5c:	6961      	ldr	r1, [r4, #20]
 8004f5e:	6010      	str	r0, [r2, #0]
 8004f60:	0628      	lsls	r0, r5, #24
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	d501      	bpl.n	8004f6a <_printf_i+0x196>
 8004f66:	6019      	str	r1, [r3, #0]
 8004f68:	e002      	b.n	8004f70 <_printf_i+0x19c>
 8004f6a:	066a      	lsls	r2, r5, #25
 8004f6c:	d5fb      	bpl.n	8004f66 <_printf_i+0x192>
 8004f6e:	8019      	strh	r1, [r3, #0]
 8004f70:	2300      	movs	r3, #0
 8004f72:	4665      	mov	r5, ip
 8004f74:	6123      	str	r3, [r4, #16]
 8004f76:	e7b9      	b.n	8004eec <_printf_i+0x118>
 8004f78:	6813      	ldr	r3, [r2, #0]
 8004f7a:	1d19      	adds	r1, r3, #4
 8004f7c:	6011      	str	r1, [r2, #0]
 8004f7e:	681d      	ldr	r5, [r3, #0]
 8004f80:	6862      	ldr	r2, [r4, #4]
 8004f82:	2100      	movs	r1, #0
 8004f84:	4628      	mov	r0, r5
 8004f86:	f000 f8e1 	bl	800514c <memchr>
 8004f8a:	b108      	cbz	r0, 8004f90 <_printf_i+0x1bc>
 8004f8c:	1b40      	subs	r0, r0, r5
 8004f8e:	6060      	str	r0, [r4, #4]
 8004f90:	6863      	ldr	r3, [r4, #4]
 8004f92:	6123      	str	r3, [r4, #16]
 8004f94:	2300      	movs	r3, #0
 8004f96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f9a:	e7a7      	b.n	8004eec <_printf_i+0x118>
 8004f9c:	6923      	ldr	r3, [r4, #16]
 8004f9e:	462a      	mov	r2, r5
 8004fa0:	4639      	mov	r1, r7
 8004fa2:	4630      	mov	r0, r6
 8004fa4:	47c0      	blx	r8
 8004fa6:	3001      	adds	r0, #1
 8004fa8:	d0aa      	beq.n	8004f00 <_printf_i+0x12c>
 8004faa:	6823      	ldr	r3, [r4, #0]
 8004fac:	079b      	lsls	r3, r3, #30
 8004fae:	d413      	bmi.n	8004fd8 <_printf_i+0x204>
 8004fb0:	68e0      	ldr	r0, [r4, #12]
 8004fb2:	9b03      	ldr	r3, [sp, #12]
 8004fb4:	4298      	cmp	r0, r3
 8004fb6:	bfb8      	it	lt
 8004fb8:	4618      	movlt	r0, r3
 8004fba:	e7a3      	b.n	8004f04 <_printf_i+0x130>
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	464a      	mov	r2, r9
 8004fc0:	4639      	mov	r1, r7
 8004fc2:	4630      	mov	r0, r6
 8004fc4:	47c0      	blx	r8
 8004fc6:	3001      	adds	r0, #1
 8004fc8:	d09a      	beq.n	8004f00 <_printf_i+0x12c>
 8004fca:	3501      	adds	r5, #1
 8004fcc:	68e3      	ldr	r3, [r4, #12]
 8004fce:	9a03      	ldr	r2, [sp, #12]
 8004fd0:	1a9b      	subs	r3, r3, r2
 8004fd2:	42ab      	cmp	r3, r5
 8004fd4:	dcf2      	bgt.n	8004fbc <_printf_i+0x1e8>
 8004fd6:	e7eb      	b.n	8004fb0 <_printf_i+0x1dc>
 8004fd8:	2500      	movs	r5, #0
 8004fda:	f104 0919 	add.w	r9, r4, #25
 8004fde:	e7f5      	b.n	8004fcc <_printf_i+0x1f8>
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d1ac      	bne.n	8004f3e <_printf_i+0x16a>
 8004fe4:	7803      	ldrb	r3, [r0, #0]
 8004fe6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004fee:	e76c      	b.n	8004eca <_printf_i+0xf6>
 8004ff0:	080098e5 	.word	0x080098e5
 8004ff4:	080098f6 	.word	0x080098f6

08004ff8 <_sbrk_r>:
 8004ff8:	b538      	push	{r3, r4, r5, lr}
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	4c05      	ldr	r4, [pc, #20]	; (8005014 <_sbrk_r+0x1c>)
 8004ffe:	4605      	mov	r5, r0
 8005000:	4608      	mov	r0, r1
 8005002:	6023      	str	r3, [r4, #0]
 8005004:	f7fd fa00 	bl	8002408 <_sbrk>
 8005008:	1c43      	adds	r3, r0, #1
 800500a:	d102      	bne.n	8005012 <_sbrk_r+0x1a>
 800500c:	6823      	ldr	r3, [r4, #0]
 800500e:	b103      	cbz	r3, 8005012 <_sbrk_r+0x1a>
 8005010:	602b      	str	r3, [r5, #0]
 8005012:	bd38      	pop	{r3, r4, r5, pc}
 8005014:	20000248 	.word	0x20000248

08005018 <__sread>:
 8005018:	b510      	push	{r4, lr}
 800501a:	460c      	mov	r4, r1
 800501c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005020:	f000 f8a4 	bl	800516c <_read_r>
 8005024:	2800      	cmp	r0, #0
 8005026:	bfab      	itete	ge
 8005028:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800502a:	89a3      	ldrhlt	r3, [r4, #12]
 800502c:	181b      	addge	r3, r3, r0
 800502e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005032:	bfac      	ite	ge
 8005034:	6563      	strge	r3, [r4, #84]	; 0x54
 8005036:	81a3      	strhlt	r3, [r4, #12]
 8005038:	bd10      	pop	{r4, pc}

0800503a <__swrite>:
 800503a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800503e:	461f      	mov	r7, r3
 8005040:	898b      	ldrh	r3, [r1, #12]
 8005042:	4605      	mov	r5, r0
 8005044:	05db      	lsls	r3, r3, #23
 8005046:	460c      	mov	r4, r1
 8005048:	4616      	mov	r6, r2
 800504a:	d505      	bpl.n	8005058 <__swrite+0x1e>
 800504c:	2302      	movs	r3, #2
 800504e:	2200      	movs	r2, #0
 8005050:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005054:	f000 f868 	bl	8005128 <_lseek_r>
 8005058:	89a3      	ldrh	r3, [r4, #12]
 800505a:	4632      	mov	r2, r6
 800505c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005060:	81a3      	strh	r3, [r4, #12]
 8005062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005066:	463b      	mov	r3, r7
 8005068:	4628      	mov	r0, r5
 800506a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800506e:	f000 b817 	b.w	80050a0 <_write_r>

08005072 <__sseek>:
 8005072:	b510      	push	{r4, lr}
 8005074:	460c      	mov	r4, r1
 8005076:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800507a:	f000 f855 	bl	8005128 <_lseek_r>
 800507e:	1c43      	adds	r3, r0, #1
 8005080:	89a3      	ldrh	r3, [r4, #12]
 8005082:	bf15      	itete	ne
 8005084:	6560      	strne	r0, [r4, #84]	; 0x54
 8005086:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800508a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800508e:	81a3      	strheq	r3, [r4, #12]
 8005090:	bf18      	it	ne
 8005092:	81a3      	strhne	r3, [r4, #12]
 8005094:	bd10      	pop	{r4, pc}

08005096 <__sclose>:
 8005096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800509a:	f000 b813 	b.w	80050c4 <_close_r>
	...

080050a0 <_write_r>:
 80050a0:	b538      	push	{r3, r4, r5, lr}
 80050a2:	4605      	mov	r5, r0
 80050a4:	4608      	mov	r0, r1
 80050a6:	4611      	mov	r1, r2
 80050a8:	2200      	movs	r2, #0
 80050aa:	4c05      	ldr	r4, [pc, #20]	; (80050c0 <_write_r+0x20>)
 80050ac:	6022      	str	r2, [r4, #0]
 80050ae:	461a      	mov	r2, r3
 80050b0:	f7fc fce5 	bl	8001a7e <_write>
 80050b4:	1c43      	adds	r3, r0, #1
 80050b6:	d102      	bne.n	80050be <_write_r+0x1e>
 80050b8:	6823      	ldr	r3, [r4, #0]
 80050ba:	b103      	cbz	r3, 80050be <_write_r+0x1e>
 80050bc:	602b      	str	r3, [r5, #0]
 80050be:	bd38      	pop	{r3, r4, r5, pc}
 80050c0:	20000248 	.word	0x20000248

080050c4 <_close_r>:
 80050c4:	b538      	push	{r3, r4, r5, lr}
 80050c6:	2300      	movs	r3, #0
 80050c8:	4c05      	ldr	r4, [pc, #20]	; (80050e0 <_close_r+0x1c>)
 80050ca:	4605      	mov	r5, r0
 80050cc:	4608      	mov	r0, r1
 80050ce:	6023      	str	r3, [r4, #0]
 80050d0:	f7fd f969 	bl	80023a6 <_close>
 80050d4:	1c43      	adds	r3, r0, #1
 80050d6:	d102      	bne.n	80050de <_close_r+0x1a>
 80050d8:	6823      	ldr	r3, [r4, #0]
 80050da:	b103      	cbz	r3, 80050de <_close_r+0x1a>
 80050dc:	602b      	str	r3, [r5, #0]
 80050de:	bd38      	pop	{r3, r4, r5, pc}
 80050e0:	20000248 	.word	0x20000248

080050e4 <_fstat_r>:
 80050e4:	b538      	push	{r3, r4, r5, lr}
 80050e6:	2300      	movs	r3, #0
 80050e8:	4c06      	ldr	r4, [pc, #24]	; (8005104 <_fstat_r+0x20>)
 80050ea:	4605      	mov	r5, r0
 80050ec:	4608      	mov	r0, r1
 80050ee:	4611      	mov	r1, r2
 80050f0:	6023      	str	r3, [r4, #0]
 80050f2:	f7fd f963 	bl	80023bc <_fstat>
 80050f6:	1c43      	adds	r3, r0, #1
 80050f8:	d102      	bne.n	8005100 <_fstat_r+0x1c>
 80050fa:	6823      	ldr	r3, [r4, #0]
 80050fc:	b103      	cbz	r3, 8005100 <_fstat_r+0x1c>
 80050fe:	602b      	str	r3, [r5, #0]
 8005100:	bd38      	pop	{r3, r4, r5, pc}
 8005102:	bf00      	nop
 8005104:	20000248 	.word	0x20000248

08005108 <_isatty_r>:
 8005108:	b538      	push	{r3, r4, r5, lr}
 800510a:	2300      	movs	r3, #0
 800510c:	4c05      	ldr	r4, [pc, #20]	; (8005124 <_isatty_r+0x1c>)
 800510e:	4605      	mov	r5, r0
 8005110:	4608      	mov	r0, r1
 8005112:	6023      	str	r3, [r4, #0]
 8005114:	f7fd f961 	bl	80023da <_isatty>
 8005118:	1c43      	adds	r3, r0, #1
 800511a:	d102      	bne.n	8005122 <_isatty_r+0x1a>
 800511c:	6823      	ldr	r3, [r4, #0]
 800511e:	b103      	cbz	r3, 8005122 <_isatty_r+0x1a>
 8005120:	602b      	str	r3, [r5, #0]
 8005122:	bd38      	pop	{r3, r4, r5, pc}
 8005124:	20000248 	.word	0x20000248

08005128 <_lseek_r>:
 8005128:	b538      	push	{r3, r4, r5, lr}
 800512a:	4605      	mov	r5, r0
 800512c:	4608      	mov	r0, r1
 800512e:	4611      	mov	r1, r2
 8005130:	2200      	movs	r2, #0
 8005132:	4c05      	ldr	r4, [pc, #20]	; (8005148 <_lseek_r+0x20>)
 8005134:	6022      	str	r2, [r4, #0]
 8005136:	461a      	mov	r2, r3
 8005138:	f7fd f959 	bl	80023ee <_lseek>
 800513c:	1c43      	adds	r3, r0, #1
 800513e:	d102      	bne.n	8005146 <_lseek_r+0x1e>
 8005140:	6823      	ldr	r3, [r4, #0]
 8005142:	b103      	cbz	r3, 8005146 <_lseek_r+0x1e>
 8005144:	602b      	str	r3, [r5, #0]
 8005146:	bd38      	pop	{r3, r4, r5, pc}
 8005148:	20000248 	.word	0x20000248

0800514c <memchr>:
 800514c:	b510      	push	{r4, lr}
 800514e:	b2c9      	uxtb	r1, r1
 8005150:	4402      	add	r2, r0
 8005152:	4290      	cmp	r0, r2
 8005154:	4603      	mov	r3, r0
 8005156:	d101      	bne.n	800515c <memchr+0x10>
 8005158:	2300      	movs	r3, #0
 800515a:	e003      	b.n	8005164 <memchr+0x18>
 800515c:	781c      	ldrb	r4, [r3, #0]
 800515e:	3001      	adds	r0, #1
 8005160:	428c      	cmp	r4, r1
 8005162:	d1f6      	bne.n	8005152 <memchr+0x6>
 8005164:	4618      	mov	r0, r3
 8005166:	bd10      	pop	{r4, pc}

08005168 <__malloc_lock>:
 8005168:	4770      	bx	lr

0800516a <__malloc_unlock>:
 800516a:	4770      	bx	lr

0800516c <_read_r>:
 800516c:	b538      	push	{r3, r4, r5, lr}
 800516e:	4605      	mov	r5, r0
 8005170:	4608      	mov	r0, r1
 8005172:	4611      	mov	r1, r2
 8005174:	2200      	movs	r2, #0
 8005176:	4c05      	ldr	r4, [pc, #20]	; (800518c <_read_r+0x20>)
 8005178:	6022      	str	r2, [r4, #0]
 800517a:	461a      	mov	r2, r3
 800517c:	f7fd f8f6 	bl	800236c <_read>
 8005180:	1c43      	adds	r3, r0, #1
 8005182:	d102      	bne.n	800518a <_read_r+0x1e>
 8005184:	6823      	ldr	r3, [r4, #0]
 8005186:	b103      	cbz	r3, 800518a <_read_r+0x1e>
 8005188:	602b      	str	r3, [r5, #0]
 800518a:	bd38      	pop	{r3, r4, r5, pc}
 800518c:	20000248 	.word	0x20000248

08005190 <pow>:
 8005190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005194:	b08f      	sub	sp, #60	; 0x3c
 8005196:	461d      	mov	r5, r3
 8005198:	4680      	mov	r8, r0
 800519a:	4689      	mov	r9, r1
 800519c:	4614      	mov	r4, r2
 800519e:	f000 f9a7 	bl	80054f0 <__ieee754_pow>
 80051a2:	4fa1      	ldr	r7, [pc, #644]	; (8005428 <pow+0x298>)
 80051a4:	e9cd 0100 	strd	r0, r1, [sp]
 80051a8:	f997 3000 	ldrsb.w	r3, [r7]
 80051ac:	463e      	mov	r6, r7
 80051ae:	9302      	str	r3, [sp, #8]
 80051b0:	3301      	adds	r3, #1
 80051b2:	d05f      	beq.n	8005274 <pow+0xe4>
 80051b4:	4622      	mov	r2, r4
 80051b6:	462b      	mov	r3, r5
 80051b8:	4620      	mov	r0, r4
 80051ba:	4629      	mov	r1, r5
 80051bc:	f7fb fc1e 	bl	80009fc <__aeabi_dcmpun>
 80051c0:	4682      	mov	sl, r0
 80051c2:	2800      	cmp	r0, #0
 80051c4:	d156      	bne.n	8005274 <pow+0xe4>
 80051c6:	4642      	mov	r2, r8
 80051c8:	464b      	mov	r3, r9
 80051ca:	4640      	mov	r0, r8
 80051cc:	4649      	mov	r1, r9
 80051ce:	f7fb fc15 	bl	80009fc <__aeabi_dcmpun>
 80051d2:	9003      	str	r0, [sp, #12]
 80051d4:	b1e8      	cbz	r0, 8005212 <pow+0x82>
 80051d6:	2200      	movs	r2, #0
 80051d8:	2300      	movs	r3, #0
 80051da:	4620      	mov	r0, r4
 80051dc:	4629      	mov	r1, r5
 80051de:	f7fb fbdb 	bl	8000998 <__aeabi_dcmpeq>
 80051e2:	2800      	cmp	r0, #0
 80051e4:	d046      	beq.n	8005274 <pow+0xe4>
 80051e6:	2301      	movs	r3, #1
 80051e8:	2200      	movs	r2, #0
 80051ea:	9304      	str	r3, [sp, #16]
 80051ec:	4b8f      	ldr	r3, [pc, #572]	; (800542c <pow+0x29c>)
 80051ee:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80051f2:	9305      	str	r3, [sp, #20]
 80051f4:	4b8e      	ldr	r3, [pc, #568]	; (8005430 <pow+0x2a0>)
 80051f6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80051fa:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80051fe:	9b02      	ldr	r3, [sp, #8]
 8005200:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005204:	2b02      	cmp	r3, #2
 8005206:	d031      	beq.n	800526c <pow+0xdc>
 8005208:	a804      	add	r0, sp, #16
 800520a:	f000 ff31 	bl	8006070 <matherr>
 800520e:	bb38      	cbnz	r0, 8005260 <pow+0xd0>
 8005210:	e058      	b.n	80052c4 <pow+0x134>
 8005212:	f04f 0a00 	mov.w	sl, #0
 8005216:	f04f 0b00 	mov.w	fp, #0
 800521a:	4652      	mov	r2, sl
 800521c:	465b      	mov	r3, fp
 800521e:	4640      	mov	r0, r8
 8005220:	4649      	mov	r1, r9
 8005222:	f7fb fbb9 	bl	8000998 <__aeabi_dcmpeq>
 8005226:	2800      	cmp	r0, #0
 8005228:	d051      	beq.n	80052ce <pow+0x13e>
 800522a:	4652      	mov	r2, sl
 800522c:	465b      	mov	r3, fp
 800522e:	4620      	mov	r0, r4
 8005230:	4629      	mov	r1, r5
 8005232:	f7fb fbb1 	bl	8000998 <__aeabi_dcmpeq>
 8005236:	4606      	mov	r6, r0
 8005238:	b308      	cbz	r0, 800527e <pow+0xee>
 800523a:	2301      	movs	r3, #1
 800523c:	9304      	str	r3, [sp, #16]
 800523e:	4b7b      	ldr	r3, [pc, #492]	; (800542c <pow+0x29c>)
 8005240:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005244:	9305      	str	r3, [sp, #20]
 8005246:	9b03      	ldr	r3, [sp, #12]
 8005248:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800524c:	930c      	str	r3, [sp, #48]	; 0x30
 800524e:	9b02      	ldr	r3, [sp, #8]
 8005250:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8005254:	2b00      	cmp	r3, #0
 8005256:	d0d7      	beq.n	8005208 <pow+0x78>
 8005258:	2200      	movs	r2, #0
 800525a:	4b75      	ldr	r3, [pc, #468]	; (8005430 <pow+0x2a0>)
 800525c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005260:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005262:	b11b      	cbz	r3, 800526c <pow+0xdc>
 8005264:	f7ff f804 	bl	8004270 <__errno>
 8005268:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800526a:	6003      	str	r3, [r0, #0]
 800526c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8005270:	e9cd 3400 	strd	r3, r4, [sp]
 8005274:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005278:	b00f      	add	sp, #60	; 0x3c
 800527a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800527e:	4620      	mov	r0, r4
 8005280:	4629      	mov	r1, r5
 8005282:	f000 feef 	bl	8006064 <finite>
 8005286:	2800      	cmp	r0, #0
 8005288:	d0f4      	beq.n	8005274 <pow+0xe4>
 800528a:	4652      	mov	r2, sl
 800528c:	465b      	mov	r3, fp
 800528e:	4620      	mov	r0, r4
 8005290:	4629      	mov	r1, r5
 8005292:	f7fb fb8b 	bl	80009ac <__aeabi_dcmplt>
 8005296:	2800      	cmp	r0, #0
 8005298:	d0ec      	beq.n	8005274 <pow+0xe4>
 800529a:	2301      	movs	r3, #1
 800529c:	9304      	str	r3, [sp, #16]
 800529e:	4b63      	ldr	r3, [pc, #396]	; (800542c <pow+0x29c>)
 80052a0:	960c      	str	r6, [sp, #48]	; 0x30
 80052a2:	9305      	str	r3, [sp, #20]
 80052a4:	f997 3000 	ldrsb.w	r3, [r7]
 80052a8:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80052ac:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80052b0:	b913      	cbnz	r3, 80052b8 <pow+0x128>
 80052b2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80052b6:	e7a7      	b.n	8005208 <pow+0x78>
 80052b8:	2000      	movs	r0, #0
 80052ba:	495e      	ldr	r1, [pc, #376]	; (8005434 <pow+0x2a4>)
 80052bc:	2b02      	cmp	r3, #2
 80052be:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80052c2:	d1a1      	bne.n	8005208 <pow+0x78>
 80052c4:	f7fe ffd4 	bl	8004270 <__errno>
 80052c8:	2321      	movs	r3, #33	; 0x21
 80052ca:	6003      	str	r3, [r0, #0]
 80052cc:	e7c8      	b.n	8005260 <pow+0xd0>
 80052ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80052d2:	f000 fec7 	bl	8006064 <finite>
 80052d6:	9002      	str	r0, [sp, #8]
 80052d8:	2800      	cmp	r0, #0
 80052da:	d177      	bne.n	80053cc <pow+0x23c>
 80052dc:	4640      	mov	r0, r8
 80052de:	4649      	mov	r1, r9
 80052e0:	f000 fec0 	bl	8006064 <finite>
 80052e4:	2800      	cmp	r0, #0
 80052e6:	d071      	beq.n	80053cc <pow+0x23c>
 80052e8:	4620      	mov	r0, r4
 80052ea:	4629      	mov	r1, r5
 80052ec:	f000 feba 	bl	8006064 <finite>
 80052f0:	2800      	cmp	r0, #0
 80052f2:	d06b      	beq.n	80053cc <pow+0x23c>
 80052f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80052f8:	4619      	mov	r1, r3
 80052fa:	4610      	mov	r0, r2
 80052fc:	f7fb fb7e 	bl	80009fc <__aeabi_dcmpun>
 8005300:	f997 7000 	ldrsb.w	r7, [r7]
 8005304:	4b49      	ldr	r3, [pc, #292]	; (800542c <pow+0x29c>)
 8005306:	b1a0      	cbz	r0, 8005332 <pow+0x1a2>
 8005308:	2201      	movs	r2, #1
 800530a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800530e:	9b02      	ldr	r3, [sp, #8]
 8005310:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005314:	930c      	str	r3, [sp, #48]	; 0x30
 8005316:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800531a:	2f00      	cmp	r7, #0
 800531c:	d0c9      	beq.n	80052b2 <pow+0x122>
 800531e:	4652      	mov	r2, sl
 8005320:	465b      	mov	r3, fp
 8005322:	4650      	mov	r0, sl
 8005324:	4659      	mov	r1, fp
 8005326:	f7fb f9f9 	bl	800071c <__aeabi_ddiv>
 800532a:	2f02      	cmp	r7, #2
 800532c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005330:	e7c7      	b.n	80052c2 <pow+0x132>
 8005332:	2203      	movs	r2, #3
 8005334:	900c      	str	r0, [sp, #48]	; 0x30
 8005336:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800533a:	4620      	mov	r0, r4
 800533c:	4629      	mov	r1, r5
 800533e:	2200      	movs	r2, #0
 8005340:	4b3d      	ldr	r3, [pc, #244]	; (8005438 <pow+0x2a8>)
 8005342:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005346:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800534a:	f7fb f8bd 	bl	80004c8 <__aeabi_dmul>
 800534e:	4604      	mov	r4, r0
 8005350:	460d      	mov	r5, r1
 8005352:	bb17      	cbnz	r7, 800539a <pow+0x20a>
 8005354:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005358:	4b38      	ldr	r3, [pc, #224]	; (800543c <pow+0x2ac>)
 800535a:	4640      	mov	r0, r8
 800535c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005360:	4649      	mov	r1, r9
 8005362:	4652      	mov	r2, sl
 8005364:	465b      	mov	r3, fp
 8005366:	f7fb fb21 	bl	80009ac <__aeabi_dcmplt>
 800536a:	2800      	cmp	r0, #0
 800536c:	d054      	beq.n	8005418 <pow+0x288>
 800536e:	4620      	mov	r0, r4
 8005370:	4629      	mov	r1, r5
 8005372:	f000 fe85 	bl	8006080 <rint>
 8005376:	4622      	mov	r2, r4
 8005378:	462b      	mov	r3, r5
 800537a:	f7fb fb0d 	bl	8000998 <__aeabi_dcmpeq>
 800537e:	b920      	cbnz	r0, 800538a <pow+0x1fa>
 8005380:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005384:	4b2e      	ldr	r3, [pc, #184]	; (8005440 <pow+0x2b0>)
 8005386:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800538a:	f996 3000 	ldrsb.w	r3, [r6]
 800538e:	2b02      	cmp	r3, #2
 8005390:	d142      	bne.n	8005418 <pow+0x288>
 8005392:	f7fe ff6d 	bl	8004270 <__errno>
 8005396:	2322      	movs	r3, #34	; 0x22
 8005398:	e797      	b.n	80052ca <pow+0x13a>
 800539a:	2200      	movs	r2, #0
 800539c:	4b29      	ldr	r3, [pc, #164]	; (8005444 <pow+0x2b4>)
 800539e:	4640      	mov	r0, r8
 80053a0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80053a4:	4649      	mov	r1, r9
 80053a6:	4652      	mov	r2, sl
 80053a8:	465b      	mov	r3, fp
 80053aa:	f7fb faff 	bl	80009ac <__aeabi_dcmplt>
 80053ae:	2800      	cmp	r0, #0
 80053b0:	d0eb      	beq.n	800538a <pow+0x1fa>
 80053b2:	4620      	mov	r0, r4
 80053b4:	4629      	mov	r1, r5
 80053b6:	f000 fe63 	bl	8006080 <rint>
 80053ba:	4622      	mov	r2, r4
 80053bc:	462b      	mov	r3, r5
 80053be:	f7fb faeb 	bl	8000998 <__aeabi_dcmpeq>
 80053c2:	2800      	cmp	r0, #0
 80053c4:	d1e1      	bne.n	800538a <pow+0x1fa>
 80053c6:	2200      	movs	r2, #0
 80053c8:	4b1a      	ldr	r3, [pc, #104]	; (8005434 <pow+0x2a4>)
 80053ca:	e7dc      	b.n	8005386 <pow+0x1f6>
 80053cc:	2200      	movs	r2, #0
 80053ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80053d2:	2300      	movs	r3, #0
 80053d4:	f7fb fae0 	bl	8000998 <__aeabi_dcmpeq>
 80053d8:	2800      	cmp	r0, #0
 80053da:	f43f af4b 	beq.w	8005274 <pow+0xe4>
 80053de:	4640      	mov	r0, r8
 80053e0:	4649      	mov	r1, r9
 80053e2:	f000 fe3f 	bl	8006064 <finite>
 80053e6:	2800      	cmp	r0, #0
 80053e8:	f43f af44 	beq.w	8005274 <pow+0xe4>
 80053ec:	4620      	mov	r0, r4
 80053ee:	4629      	mov	r1, r5
 80053f0:	f000 fe38 	bl	8006064 <finite>
 80053f4:	2800      	cmp	r0, #0
 80053f6:	f43f af3d 	beq.w	8005274 <pow+0xe4>
 80053fa:	2304      	movs	r3, #4
 80053fc:	9304      	str	r3, [sp, #16]
 80053fe:	4b0b      	ldr	r3, [pc, #44]	; (800542c <pow+0x29c>)
 8005400:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005404:	9305      	str	r3, [sp, #20]
 8005406:	2300      	movs	r3, #0
 8005408:	2400      	movs	r4, #0
 800540a:	930c      	str	r3, [sp, #48]	; 0x30
 800540c:	2300      	movs	r3, #0
 800540e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005412:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8005416:	e7b8      	b.n	800538a <pow+0x1fa>
 8005418:	a804      	add	r0, sp, #16
 800541a:	f000 fe29 	bl	8006070 <matherr>
 800541e:	2800      	cmp	r0, #0
 8005420:	f47f af1e 	bne.w	8005260 <pow+0xd0>
 8005424:	e7b5      	b.n	8005392 <pow+0x202>
 8005426:	bf00      	nop
 8005428:	200000ec 	.word	0x200000ec
 800542c:	08009907 	.word	0x08009907
 8005430:	3ff00000 	.word	0x3ff00000
 8005434:	fff00000 	.word	0xfff00000
 8005438:	3fe00000 	.word	0x3fe00000
 800543c:	47efffff 	.word	0x47efffff
 8005440:	c7efffff 	.word	0xc7efffff
 8005444:	7ff00000 	.word	0x7ff00000

08005448 <sqrt>:
 8005448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800544c:	b08b      	sub	sp, #44	; 0x2c
 800544e:	4604      	mov	r4, r0
 8005450:	460d      	mov	r5, r1
 8005452:	f000 fd57 	bl	8005f04 <__ieee754_sqrt>
 8005456:	4b24      	ldr	r3, [pc, #144]	; (80054e8 <sqrt+0xa0>)
 8005458:	4680      	mov	r8, r0
 800545a:	f993 a000 	ldrsb.w	sl, [r3]
 800545e:	4689      	mov	r9, r1
 8005460:	f1ba 3fff 	cmp.w	sl, #4294967295
 8005464:	d02b      	beq.n	80054be <sqrt+0x76>
 8005466:	4622      	mov	r2, r4
 8005468:	462b      	mov	r3, r5
 800546a:	4620      	mov	r0, r4
 800546c:	4629      	mov	r1, r5
 800546e:	f7fb fac5 	bl	80009fc <__aeabi_dcmpun>
 8005472:	4683      	mov	fp, r0
 8005474:	bb18      	cbnz	r0, 80054be <sqrt+0x76>
 8005476:	2600      	movs	r6, #0
 8005478:	2700      	movs	r7, #0
 800547a:	4632      	mov	r2, r6
 800547c:	463b      	mov	r3, r7
 800547e:	4620      	mov	r0, r4
 8005480:	4629      	mov	r1, r5
 8005482:	f7fb fa93 	bl	80009ac <__aeabi_dcmplt>
 8005486:	b1d0      	cbz	r0, 80054be <sqrt+0x76>
 8005488:	2301      	movs	r3, #1
 800548a:	9300      	str	r3, [sp, #0]
 800548c:	4b17      	ldr	r3, [pc, #92]	; (80054ec <sqrt+0xa4>)
 800548e:	f8cd b020 	str.w	fp, [sp, #32]
 8005492:	9301      	str	r3, [sp, #4]
 8005494:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8005498:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800549c:	f1ba 0f00 	cmp.w	sl, #0
 80054a0:	d112      	bne.n	80054c8 <sqrt+0x80>
 80054a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80054a6:	4668      	mov	r0, sp
 80054a8:	f000 fde2 	bl	8006070 <matherr>
 80054ac:	b1b8      	cbz	r0, 80054de <sqrt+0x96>
 80054ae:	9b08      	ldr	r3, [sp, #32]
 80054b0:	b11b      	cbz	r3, 80054ba <sqrt+0x72>
 80054b2:	f7fe fedd 	bl	8004270 <__errno>
 80054b6:	9b08      	ldr	r3, [sp, #32]
 80054b8:	6003      	str	r3, [r0, #0]
 80054ba:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 80054be:	4640      	mov	r0, r8
 80054c0:	4649      	mov	r1, r9
 80054c2:	b00b      	add	sp, #44	; 0x2c
 80054c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054c8:	4632      	mov	r2, r6
 80054ca:	463b      	mov	r3, r7
 80054cc:	4630      	mov	r0, r6
 80054ce:	4639      	mov	r1, r7
 80054d0:	f7fb f924 	bl	800071c <__aeabi_ddiv>
 80054d4:	f1ba 0f02 	cmp.w	sl, #2
 80054d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80054dc:	d1e3      	bne.n	80054a6 <sqrt+0x5e>
 80054de:	f7fe fec7 	bl	8004270 <__errno>
 80054e2:	2321      	movs	r3, #33	; 0x21
 80054e4:	6003      	str	r3, [r0, #0]
 80054e6:	e7e2      	b.n	80054ae <sqrt+0x66>
 80054e8:	200000ec 	.word	0x200000ec
 80054ec:	0800990b 	.word	0x0800990b

080054f0 <__ieee754_pow>:
 80054f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f4:	b091      	sub	sp, #68	; 0x44
 80054f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80054fa:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 80054fe:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8005502:	ea55 0302 	orrs.w	r3, r5, r2
 8005506:	4607      	mov	r7, r0
 8005508:	4688      	mov	r8, r1
 800550a:	f000 84b7 	beq.w	8005e7c <__ieee754_pow+0x98c>
 800550e:	4b80      	ldr	r3, [pc, #512]	; (8005710 <__ieee754_pow+0x220>)
 8005510:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8005514:	429c      	cmp	r4, r3
 8005516:	4689      	mov	r9, r1
 8005518:	4682      	mov	sl, r0
 800551a:	dc09      	bgt.n	8005530 <__ieee754_pow+0x40>
 800551c:	d103      	bne.n	8005526 <__ieee754_pow+0x36>
 800551e:	b938      	cbnz	r0, 8005530 <__ieee754_pow+0x40>
 8005520:	42a5      	cmp	r5, r4
 8005522:	dc0d      	bgt.n	8005540 <__ieee754_pow+0x50>
 8005524:	e001      	b.n	800552a <__ieee754_pow+0x3a>
 8005526:	429d      	cmp	r5, r3
 8005528:	dc02      	bgt.n	8005530 <__ieee754_pow+0x40>
 800552a:	429d      	cmp	r5, r3
 800552c:	d10e      	bne.n	800554c <__ieee754_pow+0x5c>
 800552e:	b16a      	cbz	r2, 800554c <__ieee754_pow+0x5c>
 8005530:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005534:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005538:	ea54 030a 	orrs.w	r3, r4, sl
 800553c:	f000 849e 	beq.w	8005e7c <__ieee754_pow+0x98c>
 8005540:	4874      	ldr	r0, [pc, #464]	; (8005714 <__ieee754_pow+0x224>)
 8005542:	b011      	add	sp, #68	; 0x44
 8005544:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005548:	f000 bd94 	b.w	8006074 <nan>
 800554c:	f1b9 0f00 	cmp.w	r9, #0
 8005550:	da53      	bge.n	80055fa <__ieee754_pow+0x10a>
 8005552:	4b71      	ldr	r3, [pc, #452]	; (8005718 <__ieee754_pow+0x228>)
 8005554:	429d      	cmp	r5, r3
 8005556:	dc4e      	bgt.n	80055f6 <__ieee754_pow+0x106>
 8005558:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800555c:	429d      	cmp	r5, r3
 800555e:	dd4c      	ble.n	80055fa <__ieee754_pow+0x10a>
 8005560:	152b      	asrs	r3, r5, #20
 8005562:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005566:	2b14      	cmp	r3, #20
 8005568:	dd28      	ble.n	80055bc <__ieee754_pow+0xcc>
 800556a:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800556e:	fa22 f103 	lsr.w	r1, r2, r3
 8005572:	fa01 f303 	lsl.w	r3, r1, r3
 8005576:	4293      	cmp	r3, r2
 8005578:	d13f      	bne.n	80055fa <__ieee754_pow+0x10a>
 800557a:	f001 0101 	and.w	r1, r1, #1
 800557e:	f1c1 0302 	rsb	r3, r1, #2
 8005582:	9300      	str	r3, [sp, #0]
 8005584:	2a00      	cmp	r2, #0
 8005586:	d15c      	bne.n	8005642 <__ieee754_pow+0x152>
 8005588:	4b61      	ldr	r3, [pc, #388]	; (8005710 <__ieee754_pow+0x220>)
 800558a:	429d      	cmp	r5, r3
 800558c:	d126      	bne.n	80055dc <__ieee754_pow+0xec>
 800558e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005592:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005596:	ea53 030a 	orrs.w	r3, r3, sl
 800559a:	f000 846f 	beq.w	8005e7c <__ieee754_pow+0x98c>
 800559e:	4b5f      	ldr	r3, [pc, #380]	; (800571c <__ieee754_pow+0x22c>)
 80055a0:	429c      	cmp	r4, r3
 80055a2:	dd2c      	ble.n	80055fe <__ieee754_pow+0x10e>
 80055a4:	2e00      	cmp	r6, #0
 80055a6:	f280 846f 	bge.w	8005e88 <__ieee754_pow+0x998>
 80055aa:	f04f 0b00 	mov.w	fp, #0
 80055ae:	f04f 0c00 	mov.w	ip, #0
 80055b2:	4658      	mov	r0, fp
 80055b4:	4661      	mov	r1, ip
 80055b6:	b011      	add	sp, #68	; 0x44
 80055b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055bc:	2a00      	cmp	r2, #0
 80055be:	d13e      	bne.n	800563e <__ieee754_pow+0x14e>
 80055c0:	f1c3 0314 	rsb	r3, r3, #20
 80055c4:	fa45 f103 	asr.w	r1, r5, r3
 80055c8:	fa01 f303 	lsl.w	r3, r1, r3
 80055cc:	42ab      	cmp	r3, r5
 80055ce:	f040 8463 	bne.w	8005e98 <__ieee754_pow+0x9a8>
 80055d2:	f001 0101 	and.w	r1, r1, #1
 80055d6:	f1c1 0302 	rsb	r3, r1, #2
 80055da:	9300      	str	r3, [sp, #0]
 80055dc:	4b50      	ldr	r3, [pc, #320]	; (8005720 <__ieee754_pow+0x230>)
 80055de:	429d      	cmp	r5, r3
 80055e0:	d114      	bne.n	800560c <__ieee754_pow+0x11c>
 80055e2:	2e00      	cmp	r6, #0
 80055e4:	f280 8454 	bge.w	8005e90 <__ieee754_pow+0x9a0>
 80055e8:	463a      	mov	r2, r7
 80055ea:	4643      	mov	r3, r8
 80055ec:	2000      	movs	r0, #0
 80055ee:	494c      	ldr	r1, [pc, #304]	; (8005720 <__ieee754_pow+0x230>)
 80055f0:	f7fb f894 	bl	800071c <__aeabi_ddiv>
 80055f4:	e013      	b.n	800561e <__ieee754_pow+0x12e>
 80055f6:	2302      	movs	r3, #2
 80055f8:	e7c3      	b.n	8005582 <__ieee754_pow+0x92>
 80055fa:	2300      	movs	r3, #0
 80055fc:	e7c1      	b.n	8005582 <__ieee754_pow+0x92>
 80055fe:	2e00      	cmp	r6, #0
 8005600:	dad3      	bge.n	80055aa <__ieee754_pow+0xba>
 8005602:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8005606:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800560a:	e7d2      	b.n	80055b2 <__ieee754_pow+0xc2>
 800560c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8005610:	d108      	bne.n	8005624 <__ieee754_pow+0x134>
 8005612:	463a      	mov	r2, r7
 8005614:	4643      	mov	r3, r8
 8005616:	4638      	mov	r0, r7
 8005618:	4641      	mov	r1, r8
 800561a:	f7fa ff55 	bl	80004c8 <__aeabi_dmul>
 800561e:	4683      	mov	fp, r0
 8005620:	468c      	mov	ip, r1
 8005622:	e7c6      	b.n	80055b2 <__ieee754_pow+0xc2>
 8005624:	4b3f      	ldr	r3, [pc, #252]	; (8005724 <__ieee754_pow+0x234>)
 8005626:	429e      	cmp	r6, r3
 8005628:	d10b      	bne.n	8005642 <__ieee754_pow+0x152>
 800562a:	f1b9 0f00 	cmp.w	r9, #0
 800562e:	db08      	blt.n	8005642 <__ieee754_pow+0x152>
 8005630:	4638      	mov	r0, r7
 8005632:	4641      	mov	r1, r8
 8005634:	b011      	add	sp, #68	; 0x44
 8005636:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800563a:	f000 bc63 	b.w	8005f04 <__ieee754_sqrt>
 800563e:	2300      	movs	r3, #0
 8005640:	9300      	str	r3, [sp, #0]
 8005642:	4638      	mov	r0, r7
 8005644:	4641      	mov	r1, r8
 8005646:	f000 fd09 	bl	800605c <fabs>
 800564a:	4683      	mov	fp, r0
 800564c:	468c      	mov	ip, r1
 800564e:	f1ba 0f00 	cmp.w	sl, #0
 8005652:	d12b      	bne.n	80056ac <__ieee754_pow+0x1bc>
 8005654:	b124      	cbz	r4, 8005660 <__ieee754_pow+0x170>
 8005656:	4b32      	ldr	r3, [pc, #200]	; (8005720 <__ieee754_pow+0x230>)
 8005658:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800565c:	429a      	cmp	r2, r3
 800565e:	d125      	bne.n	80056ac <__ieee754_pow+0x1bc>
 8005660:	2e00      	cmp	r6, #0
 8005662:	da07      	bge.n	8005674 <__ieee754_pow+0x184>
 8005664:	465a      	mov	r2, fp
 8005666:	4663      	mov	r3, ip
 8005668:	2000      	movs	r0, #0
 800566a:	492d      	ldr	r1, [pc, #180]	; (8005720 <__ieee754_pow+0x230>)
 800566c:	f7fb f856 	bl	800071c <__aeabi_ddiv>
 8005670:	4683      	mov	fp, r0
 8005672:	468c      	mov	ip, r1
 8005674:	f1b9 0f00 	cmp.w	r9, #0
 8005678:	da9b      	bge.n	80055b2 <__ieee754_pow+0xc2>
 800567a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800567e:	9b00      	ldr	r3, [sp, #0]
 8005680:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005684:	4323      	orrs	r3, r4
 8005686:	d108      	bne.n	800569a <__ieee754_pow+0x1aa>
 8005688:	465a      	mov	r2, fp
 800568a:	4663      	mov	r3, ip
 800568c:	4658      	mov	r0, fp
 800568e:	4661      	mov	r1, ip
 8005690:	f7fa fd62 	bl	8000158 <__aeabi_dsub>
 8005694:	4602      	mov	r2, r0
 8005696:	460b      	mov	r3, r1
 8005698:	e7aa      	b.n	80055f0 <__ieee754_pow+0x100>
 800569a:	9b00      	ldr	r3, [sp, #0]
 800569c:	2b01      	cmp	r3, #1
 800569e:	d188      	bne.n	80055b2 <__ieee754_pow+0xc2>
 80056a0:	4658      	mov	r0, fp
 80056a2:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80056a6:	4683      	mov	fp, r0
 80056a8:	469c      	mov	ip, r3
 80056aa:	e782      	b.n	80055b2 <__ieee754_pow+0xc2>
 80056ac:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 80056b0:	f109 33ff 	add.w	r3, r9, #4294967295
 80056b4:	930d      	str	r3, [sp, #52]	; 0x34
 80056b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80056b8:	9b00      	ldr	r3, [sp, #0]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	d104      	bne.n	80056c8 <__ieee754_pow+0x1d8>
 80056be:	463a      	mov	r2, r7
 80056c0:	4643      	mov	r3, r8
 80056c2:	4638      	mov	r0, r7
 80056c4:	4641      	mov	r1, r8
 80056c6:	e7e3      	b.n	8005690 <__ieee754_pow+0x1a0>
 80056c8:	4b17      	ldr	r3, [pc, #92]	; (8005728 <__ieee754_pow+0x238>)
 80056ca:	429d      	cmp	r5, r3
 80056cc:	f340 80fe 	ble.w	80058cc <__ieee754_pow+0x3dc>
 80056d0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80056d4:	429d      	cmp	r5, r3
 80056d6:	dd0b      	ble.n	80056f0 <__ieee754_pow+0x200>
 80056d8:	4b10      	ldr	r3, [pc, #64]	; (800571c <__ieee754_pow+0x22c>)
 80056da:	429c      	cmp	r4, r3
 80056dc:	dc0e      	bgt.n	80056fc <__ieee754_pow+0x20c>
 80056de:	2e00      	cmp	r6, #0
 80056e0:	f6bf af63 	bge.w	80055aa <__ieee754_pow+0xba>
 80056e4:	a308      	add	r3, pc, #32	; (adr r3, 8005708 <__ieee754_pow+0x218>)
 80056e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ea:	4610      	mov	r0, r2
 80056ec:	4619      	mov	r1, r3
 80056ee:	e794      	b.n	800561a <__ieee754_pow+0x12a>
 80056f0:	4b0e      	ldr	r3, [pc, #56]	; (800572c <__ieee754_pow+0x23c>)
 80056f2:	429c      	cmp	r4, r3
 80056f4:	ddf3      	ble.n	80056de <__ieee754_pow+0x1ee>
 80056f6:	4b0a      	ldr	r3, [pc, #40]	; (8005720 <__ieee754_pow+0x230>)
 80056f8:	429c      	cmp	r4, r3
 80056fa:	dd19      	ble.n	8005730 <__ieee754_pow+0x240>
 80056fc:	2e00      	cmp	r6, #0
 80056fe:	dcf1      	bgt.n	80056e4 <__ieee754_pow+0x1f4>
 8005700:	e753      	b.n	80055aa <__ieee754_pow+0xba>
 8005702:	bf00      	nop
 8005704:	f3af 8000 	nop.w
 8005708:	8800759c 	.word	0x8800759c
 800570c:	7e37e43c 	.word	0x7e37e43c
 8005710:	7ff00000 	.word	0x7ff00000
 8005714:	080098d9 	.word	0x080098d9
 8005718:	433fffff 	.word	0x433fffff
 800571c:	3fefffff 	.word	0x3fefffff
 8005720:	3ff00000 	.word	0x3ff00000
 8005724:	3fe00000 	.word	0x3fe00000
 8005728:	41e00000 	.word	0x41e00000
 800572c:	3feffffe 	.word	0x3feffffe
 8005730:	4661      	mov	r1, ip
 8005732:	2200      	movs	r2, #0
 8005734:	4b60      	ldr	r3, [pc, #384]	; (80058b8 <__ieee754_pow+0x3c8>)
 8005736:	4658      	mov	r0, fp
 8005738:	f7fa fd0e 	bl	8000158 <__aeabi_dsub>
 800573c:	a354      	add	r3, pc, #336	; (adr r3, 8005890 <__ieee754_pow+0x3a0>)
 800573e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005742:	4604      	mov	r4, r0
 8005744:	460d      	mov	r5, r1
 8005746:	f7fa febf 	bl	80004c8 <__aeabi_dmul>
 800574a:	a353      	add	r3, pc, #332	; (adr r3, 8005898 <__ieee754_pow+0x3a8>)
 800574c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005750:	4606      	mov	r6, r0
 8005752:	460f      	mov	r7, r1
 8005754:	4620      	mov	r0, r4
 8005756:	4629      	mov	r1, r5
 8005758:	f7fa feb6 	bl	80004c8 <__aeabi_dmul>
 800575c:	2200      	movs	r2, #0
 800575e:	4682      	mov	sl, r0
 8005760:	468b      	mov	fp, r1
 8005762:	4b56      	ldr	r3, [pc, #344]	; (80058bc <__ieee754_pow+0x3cc>)
 8005764:	4620      	mov	r0, r4
 8005766:	4629      	mov	r1, r5
 8005768:	f7fa feae 	bl	80004c8 <__aeabi_dmul>
 800576c:	4602      	mov	r2, r0
 800576e:	460b      	mov	r3, r1
 8005770:	a14b      	add	r1, pc, #300	; (adr r1, 80058a0 <__ieee754_pow+0x3b0>)
 8005772:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005776:	f7fa fcef 	bl	8000158 <__aeabi_dsub>
 800577a:	4622      	mov	r2, r4
 800577c:	462b      	mov	r3, r5
 800577e:	f7fa fea3 	bl	80004c8 <__aeabi_dmul>
 8005782:	4602      	mov	r2, r0
 8005784:	460b      	mov	r3, r1
 8005786:	2000      	movs	r0, #0
 8005788:	494d      	ldr	r1, [pc, #308]	; (80058c0 <__ieee754_pow+0x3d0>)
 800578a:	f7fa fce5 	bl	8000158 <__aeabi_dsub>
 800578e:	4622      	mov	r2, r4
 8005790:	462b      	mov	r3, r5
 8005792:	4680      	mov	r8, r0
 8005794:	4689      	mov	r9, r1
 8005796:	4620      	mov	r0, r4
 8005798:	4629      	mov	r1, r5
 800579a:	f7fa fe95 	bl	80004c8 <__aeabi_dmul>
 800579e:	4602      	mov	r2, r0
 80057a0:	460b      	mov	r3, r1
 80057a2:	4640      	mov	r0, r8
 80057a4:	4649      	mov	r1, r9
 80057a6:	f7fa fe8f 	bl	80004c8 <__aeabi_dmul>
 80057aa:	a33f      	add	r3, pc, #252	; (adr r3, 80058a8 <__ieee754_pow+0x3b8>)
 80057ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b0:	f7fa fe8a 	bl	80004c8 <__aeabi_dmul>
 80057b4:	4602      	mov	r2, r0
 80057b6:	460b      	mov	r3, r1
 80057b8:	4650      	mov	r0, sl
 80057ba:	4659      	mov	r1, fp
 80057bc:	f7fa fccc 	bl	8000158 <__aeabi_dsub>
 80057c0:	4602      	mov	r2, r0
 80057c2:	460b      	mov	r3, r1
 80057c4:	4604      	mov	r4, r0
 80057c6:	460d      	mov	r5, r1
 80057c8:	4630      	mov	r0, r6
 80057ca:	4639      	mov	r1, r7
 80057cc:	f7fa fcc6 	bl	800015c <__adddf3>
 80057d0:	2000      	movs	r0, #0
 80057d2:	468b      	mov	fp, r1
 80057d4:	4682      	mov	sl, r0
 80057d6:	4632      	mov	r2, r6
 80057d8:	463b      	mov	r3, r7
 80057da:	f7fa fcbd 	bl	8000158 <__aeabi_dsub>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	4620      	mov	r0, r4
 80057e4:	4629      	mov	r1, r5
 80057e6:	f7fa fcb7 	bl	8000158 <__aeabi_dsub>
 80057ea:	9b00      	ldr	r3, [sp, #0]
 80057ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80057ee:	3b01      	subs	r3, #1
 80057f0:	4313      	orrs	r3, r2
 80057f2:	f04f 0300 	mov.w	r3, #0
 80057f6:	bf0c      	ite	eq
 80057f8:	4c32      	ldreq	r4, [pc, #200]	; (80058c4 <__ieee754_pow+0x3d4>)
 80057fa:	4c2f      	ldrne	r4, [pc, #188]	; (80058b8 <__ieee754_pow+0x3c8>)
 80057fc:	4606      	mov	r6, r0
 80057fe:	e9cd 3400 	strd	r3, r4, [sp]
 8005802:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005806:	2400      	movs	r4, #0
 8005808:	460f      	mov	r7, r1
 800580a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800580e:	4622      	mov	r2, r4
 8005810:	462b      	mov	r3, r5
 8005812:	f7fa fca1 	bl	8000158 <__aeabi_dsub>
 8005816:	4652      	mov	r2, sl
 8005818:	465b      	mov	r3, fp
 800581a:	f7fa fe55 	bl	80004c8 <__aeabi_dmul>
 800581e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005822:	4680      	mov	r8, r0
 8005824:	4689      	mov	r9, r1
 8005826:	4630      	mov	r0, r6
 8005828:	4639      	mov	r1, r7
 800582a:	f7fa fe4d 	bl	80004c8 <__aeabi_dmul>
 800582e:	4602      	mov	r2, r0
 8005830:	460b      	mov	r3, r1
 8005832:	4640      	mov	r0, r8
 8005834:	4649      	mov	r1, r9
 8005836:	f7fa fc91 	bl	800015c <__adddf3>
 800583a:	4622      	mov	r2, r4
 800583c:	462b      	mov	r3, r5
 800583e:	4680      	mov	r8, r0
 8005840:	4689      	mov	r9, r1
 8005842:	4650      	mov	r0, sl
 8005844:	4659      	mov	r1, fp
 8005846:	f7fa fe3f 	bl	80004c8 <__aeabi_dmul>
 800584a:	4604      	mov	r4, r0
 800584c:	460d      	mov	r5, r1
 800584e:	460b      	mov	r3, r1
 8005850:	4602      	mov	r2, r0
 8005852:	4649      	mov	r1, r9
 8005854:	4640      	mov	r0, r8
 8005856:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800585a:	f7fa fc7f 	bl	800015c <__adddf3>
 800585e:	4b1a      	ldr	r3, [pc, #104]	; (80058c8 <__ieee754_pow+0x3d8>)
 8005860:	4682      	mov	sl, r0
 8005862:	4299      	cmp	r1, r3
 8005864:	460f      	mov	r7, r1
 8005866:	460e      	mov	r6, r1
 8005868:	f340 82e1 	ble.w	8005e2e <__ieee754_pow+0x93e>
 800586c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005870:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005874:	4303      	orrs	r3, r0
 8005876:	f000 81db 	beq.w	8005c30 <__ieee754_pow+0x740>
 800587a:	a30d      	add	r3, pc, #52	; (adr r3, 80058b0 <__ieee754_pow+0x3c0>)
 800587c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005880:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005884:	f7fa fe20 	bl	80004c8 <__aeabi_dmul>
 8005888:	a309      	add	r3, pc, #36	; (adr r3, 80058b0 <__ieee754_pow+0x3c0>)
 800588a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588e:	e6c4      	b.n	800561a <__ieee754_pow+0x12a>
 8005890:	60000000 	.word	0x60000000
 8005894:	3ff71547 	.word	0x3ff71547
 8005898:	f85ddf44 	.word	0xf85ddf44
 800589c:	3e54ae0b 	.word	0x3e54ae0b
 80058a0:	55555555 	.word	0x55555555
 80058a4:	3fd55555 	.word	0x3fd55555
 80058a8:	652b82fe 	.word	0x652b82fe
 80058ac:	3ff71547 	.word	0x3ff71547
 80058b0:	8800759c 	.word	0x8800759c
 80058b4:	7e37e43c 	.word	0x7e37e43c
 80058b8:	3ff00000 	.word	0x3ff00000
 80058bc:	3fd00000 	.word	0x3fd00000
 80058c0:	3fe00000 	.word	0x3fe00000
 80058c4:	bff00000 	.word	0xbff00000
 80058c8:	408fffff 	.word	0x408fffff
 80058cc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80058d0:	f04f 0200 	mov.w	r2, #0
 80058d4:	da08      	bge.n	80058e8 <__ieee754_pow+0x3f8>
 80058d6:	4658      	mov	r0, fp
 80058d8:	4bcd      	ldr	r3, [pc, #820]	; (8005c10 <__ieee754_pow+0x720>)
 80058da:	4661      	mov	r1, ip
 80058dc:	f7fa fdf4 	bl	80004c8 <__aeabi_dmul>
 80058e0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80058e4:	4683      	mov	fp, r0
 80058e6:	460c      	mov	r4, r1
 80058e8:	1523      	asrs	r3, r4, #20
 80058ea:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80058ee:	4413      	add	r3, r2
 80058f0:	930c      	str	r3, [sp, #48]	; 0x30
 80058f2:	4bc8      	ldr	r3, [pc, #800]	; (8005c14 <__ieee754_pow+0x724>)
 80058f4:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80058f8:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80058fc:	429c      	cmp	r4, r3
 80058fe:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005902:	dd08      	ble.n	8005916 <__ieee754_pow+0x426>
 8005904:	4bc4      	ldr	r3, [pc, #784]	; (8005c18 <__ieee754_pow+0x728>)
 8005906:	429c      	cmp	r4, r3
 8005908:	f340 815b 	ble.w	8005bc2 <__ieee754_pow+0x6d2>
 800590c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800590e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005912:	3301      	adds	r3, #1
 8005914:	930c      	str	r3, [sp, #48]	; 0x30
 8005916:	f04f 0800 	mov.w	r8, #0
 800591a:	4658      	mov	r0, fp
 800591c:	4629      	mov	r1, r5
 800591e:	4bbf      	ldr	r3, [pc, #764]	; (8005c1c <__ieee754_pow+0x72c>)
 8005920:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8005924:	444b      	add	r3, r9
 8005926:	e9d3 3400 	ldrd	r3, r4, [r3]
 800592a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800592e:	461a      	mov	r2, r3
 8005930:	4623      	mov	r3, r4
 8005932:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005936:	f7fa fc0f 	bl	8000158 <__aeabi_dsub>
 800593a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800593e:	4606      	mov	r6, r0
 8005940:	460f      	mov	r7, r1
 8005942:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005946:	f7fa fc09 	bl	800015c <__adddf3>
 800594a:	4602      	mov	r2, r0
 800594c:	460b      	mov	r3, r1
 800594e:	2000      	movs	r0, #0
 8005950:	49b3      	ldr	r1, [pc, #716]	; (8005c20 <__ieee754_pow+0x730>)
 8005952:	f7fa fee3 	bl	800071c <__aeabi_ddiv>
 8005956:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800595a:	4602      	mov	r2, r0
 800595c:	460b      	mov	r3, r1
 800595e:	4630      	mov	r0, r6
 8005960:	4639      	mov	r1, r7
 8005962:	f7fa fdb1 	bl	80004c8 <__aeabi_dmul>
 8005966:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800596a:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800596e:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005972:	2300      	movs	r3, #0
 8005974:	2200      	movs	r2, #0
 8005976:	106d      	asrs	r5, r5, #1
 8005978:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800597c:	9304      	str	r3, [sp, #16]
 800597e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005982:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8005986:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 800598a:	4650      	mov	r0, sl
 800598c:	4659      	mov	r1, fp
 800598e:	4614      	mov	r4, r2
 8005990:	461d      	mov	r5, r3
 8005992:	f7fa fd99 	bl	80004c8 <__aeabi_dmul>
 8005996:	4602      	mov	r2, r0
 8005998:	460b      	mov	r3, r1
 800599a:	4630      	mov	r0, r6
 800599c:	4639      	mov	r1, r7
 800599e:	f7fa fbdb 	bl	8000158 <__aeabi_dsub>
 80059a2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80059a6:	4606      	mov	r6, r0
 80059a8:	460f      	mov	r7, r1
 80059aa:	4620      	mov	r0, r4
 80059ac:	4629      	mov	r1, r5
 80059ae:	f7fa fbd3 	bl	8000158 <__aeabi_dsub>
 80059b2:	4602      	mov	r2, r0
 80059b4:	460b      	mov	r3, r1
 80059b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80059ba:	f7fa fbcd 	bl	8000158 <__aeabi_dsub>
 80059be:	4652      	mov	r2, sl
 80059c0:	465b      	mov	r3, fp
 80059c2:	f7fa fd81 	bl	80004c8 <__aeabi_dmul>
 80059c6:	4602      	mov	r2, r0
 80059c8:	460b      	mov	r3, r1
 80059ca:	4630      	mov	r0, r6
 80059cc:	4639      	mov	r1, r7
 80059ce:	f7fa fbc3 	bl	8000158 <__aeabi_dsub>
 80059d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80059d6:	f7fa fd77 	bl	80004c8 <__aeabi_dmul>
 80059da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80059de:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80059e2:	4610      	mov	r0, r2
 80059e4:	4619      	mov	r1, r3
 80059e6:	f7fa fd6f 	bl	80004c8 <__aeabi_dmul>
 80059ea:	a377      	add	r3, pc, #476	; (adr r3, 8005bc8 <__ieee754_pow+0x6d8>)
 80059ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f0:	4604      	mov	r4, r0
 80059f2:	460d      	mov	r5, r1
 80059f4:	f7fa fd68 	bl	80004c8 <__aeabi_dmul>
 80059f8:	a375      	add	r3, pc, #468	; (adr r3, 8005bd0 <__ieee754_pow+0x6e0>)
 80059fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059fe:	f7fa fbad 	bl	800015c <__adddf3>
 8005a02:	4622      	mov	r2, r4
 8005a04:	462b      	mov	r3, r5
 8005a06:	f7fa fd5f 	bl	80004c8 <__aeabi_dmul>
 8005a0a:	a373      	add	r3, pc, #460	; (adr r3, 8005bd8 <__ieee754_pow+0x6e8>)
 8005a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a10:	f7fa fba4 	bl	800015c <__adddf3>
 8005a14:	4622      	mov	r2, r4
 8005a16:	462b      	mov	r3, r5
 8005a18:	f7fa fd56 	bl	80004c8 <__aeabi_dmul>
 8005a1c:	a370      	add	r3, pc, #448	; (adr r3, 8005be0 <__ieee754_pow+0x6f0>)
 8005a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a22:	f7fa fb9b 	bl	800015c <__adddf3>
 8005a26:	4622      	mov	r2, r4
 8005a28:	462b      	mov	r3, r5
 8005a2a:	f7fa fd4d 	bl	80004c8 <__aeabi_dmul>
 8005a2e:	a36e      	add	r3, pc, #440	; (adr r3, 8005be8 <__ieee754_pow+0x6f8>)
 8005a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a34:	f7fa fb92 	bl	800015c <__adddf3>
 8005a38:	4622      	mov	r2, r4
 8005a3a:	462b      	mov	r3, r5
 8005a3c:	f7fa fd44 	bl	80004c8 <__aeabi_dmul>
 8005a40:	a36b      	add	r3, pc, #428	; (adr r3, 8005bf0 <__ieee754_pow+0x700>)
 8005a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a46:	f7fa fb89 	bl	800015c <__adddf3>
 8005a4a:	4622      	mov	r2, r4
 8005a4c:	4606      	mov	r6, r0
 8005a4e:	460f      	mov	r7, r1
 8005a50:	462b      	mov	r3, r5
 8005a52:	4620      	mov	r0, r4
 8005a54:	4629      	mov	r1, r5
 8005a56:	f7fa fd37 	bl	80004c8 <__aeabi_dmul>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	4630      	mov	r0, r6
 8005a60:	4639      	mov	r1, r7
 8005a62:	f7fa fd31 	bl	80004c8 <__aeabi_dmul>
 8005a66:	4604      	mov	r4, r0
 8005a68:	460d      	mov	r5, r1
 8005a6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a6e:	4652      	mov	r2, sl
 8005a70:	465b      	mov	r3, fp
 8005a72:	f7fa fb73 	bl	800015c <__adddf3>
 8005a76:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005a7a:	f7fa fd25 	bl	80004c8 <__aeabi_dmul>
 8005a7e:	4622      	mov	r2, r4
 8005a80:	462b      	mov	r3, r5
 8005a82:	f7fa fb6b 	bl	800015c <__adddf3>
 8005a86:	4652      	mov	r2, sl
 8005a88:	4606      	mov	r6, r0
 8005a8a:	460f      	mov	r7, r1
 8005a8c:	465b      	mov	r3, fp
 8005a8e:	4650      	mov	r0, sl
 8005a90:	4659      	mov	r1, fp
 8005a92:	f7fa fd19 	bl	80004c8 <__aeabi_dmul>
 8005a96:	2200      	movs	r2, #0
 8005a98:	4b62      	ldr	r3, [pc, #392]	; (8005c24 <__ieee754_pow+0x734>)
 8005a9a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005a9e:	f7fa fb5d 	bl	800015c <__adddf3>
 8005aa2:	4632      	mov	r2, r6
 8005aa4:	463b      	mov	r3, r7
 8005aa6:	f7fa fb59 	bl	800015c <__adddf3>
 8005aaa:	9804      	ldr	r0, [sp, #16]
 8005aac:	460d      	mov	r5, r1
 8005aae:	4604      	mov	r4, r0
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	4650      	mov	r0, sl
 8005ab6:	4659      	mov	r1, fp
 8005ab8:	f7fa fd06 	bl	80004c8 <__aeabi_dmul>
 8005abc:	2200      	movs	r2, #0
 8005abe:	4682      	mov	sl, r0
 8005ac0:	468b      	mov	fp, r1
 8005ac2:	4b58      	ldr	r3, [pc, #352]	; (8005c24 <__ieee754_pow+0x734>)
 8005ac4:	4620      	mov	r0, r4
 8005ac6:	4629      	mov	r1, r5
 8005ac8:	f7fa fb46 	bl	8000158 <__aeabi_dsub>
 8005acc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005ad0:	f7fa fb42 	bl	8000158 <__aeabi_dsub>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	4630      	mov	r0, r6
 8005ada:	4639      	mov	r1, r7
 8005adc:	f7fa fb3c 	bl	8000158 <__aeabi_dsub>
 8005ae0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005ae4:	f7fa fcf0 	bl	80004c8 <__aeabi_dmul>
 8005ae8:	4622      	mov	r2, r4
 8005aea:	4606      	mov	r6, r0
 8005aec:	460f      	mov	r7, r1
 8005aee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005af2:	462b      	mov	r3, r5
 8005af4:	f7fa fce8 	bl	80004c8 <__aeabi_dmul>
 8005af8:	4602      	mov	r2, r0
 8005afa:	460b      	mov	r3, r1
 8005afc:	4630      	mov	r0, r6
 8005afe:	4639      	mov	r1, r7
 8005b00:	f7fa fb2c 	bl	800015c <__adddf3>
 8005b04:	4606      	mov	r6, r0
 8005b06:	460f      	mov	r7, r1
 8005b08:	4602      	mov	r2, r0
 8005b0a:	460b      	mov	r3, r1
 8005b0c:	4650      	mov	r0, sl
 8005b0e:	4659      	mov	r1, fp
 8005b10:	f7fa fb24 	bl	800015c <__adddf3>
 8005b14:	a338      	add	r3, pc, #224	; (adr r3, 8005bf8 <__ieee754_pow+0x708>)
 8005b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1a:	9804      	ldr	r0, [sp, #16]
 8005b1c:	460d      	mov	r5, r1
 8005b1e:	4604      	mov	r4, r0
 8005b20:	f7fa fcd2 	bl	80004c8 <__aeabi_dmul>
 8005b24:	4652      	mov	r2, sl
 8005b26:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005b2a:	465b      	mov	r3, fp
 8005b2c:	4620      	mov	r0, r4
 8005b2e:	4629      	mov	r1, r5
 8005b30:	f7fa fb12 	bl	8000158 <__aeabi_dsub>
 8005b34:	4602      	mov	r2, r0
 8005b36:	460b      	mov	r3, r1
 8005b38:	4630      	mov	r0, r6
 8005b3a:	4639      	mov	r1, r7
 8005b3c:	f7fa fb0c 	bl	8000158 <__aeabi_dsub>
 8005b40:	a32f      	add	r3, pc, #188	; (adr r3, 8005c00 <__ieee754_pow+0x710>)
 8005b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b46:	f7fa fcbf 	bl	80004c8 <__aeabi_dmul>
 8005b4a:	a32f      	add	r3, pc, #188	; (adr r3, 8005c08 <__ieee754_pow+0x718>)
 8005b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b50:	4606      	mov	r6, r0
 8005b52:	460f      	mov	r7, r1
 8005b54:	4620      	mov	r0, r4
 8005b56:	4629      	mov	r1, r5
 8005b58:	f7fa fcb6 	bl	80004c8 <__aeabi_dmul>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	460b      	mov	r3, r1
 8005b60:	4630      	mov	r0, r6
 8005b62:	4639      	mov	r1, r7
 8005b64:	f7fa fafa 	bl	800015c <__adddf3>
 8005b68:	4b2f      	ldr	r3, [pc, #188]	; (8005c28 <__ieee754_pow+0x738>)
 8005b6a:	444b      	add	r3, r9
 8005b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b70:	f7fa faf4 	bl	800015c <__adddf3>
 8005b74:	4604      	mov	r4, r0
 8005b76:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005b78:	460d      	mov	r5, r1
 8005b7a:	f7fa fc3b 	bl	80003f4 <__aeabi_i2d>
 8005b7e:	4606      	mov	r6, r0
 8005b80:	460f      	mov	r7, r1
 8005b82:	4b2a      	ldr	r3, [pc, #168]	; (8005c2c <__ieee754_pow+0x73c>)
 8005b84:	4622      	mov	r2, r4
 8005b86:	444b      	add	r3, r9
 8005b88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b8c:	462b      	mov	r3, r5
 8005b8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b92:	f7fa fae3 	bl	800015c <__adddf3>
 8005b96:	4642      	mov	r2, r8
 8005b98:	464b      	mov	r3, r9
 8005b9a:	f7fa fadf 	bl	800015c <__adddf3>
 8005b9e:	4632      	mov	r2, r6
 8005ba0:	463b      	mov	r3, r7
 8005ba2:	f7fa fadb 	bl	800015c <__adddf3>
 8005ba6:	9804      	ldr	r0, [sp, #16]
 8005ba8:	4632      	mov	r2, r6
 8005baa:	463b      	mov	r3, r7
 8005bac:	4682      	mov	sl, r0
 8005bae:	468b      	mov	fp, r1
 8005bb0:	f7fa fad2 	bl	8000158 <__aeabi_dsub>
 8005bb4:	4642      	mov	r2, r8
 8005bb6:	464b      	mov	r3, r9
 8005bb8:	f7fa face 	bl	8000158 <__aeabi_dsub>
 8005bbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005bc0:	e60b      	b.n	80057da <__ieee754_pow+0x2ea>
 8005bc2:	f04f 0801 	mov.w	r8, #1
 8005bc6:	e6a8      	b.n	800591a <__ieee754_pow+0x42a>
 8005bc8:	4a454eef 	.word	0x4a454eef
 8005bcc:	3fca7e28 	.word	0x3fca7e28
 8005bd0:	93c9db65 	.word	0x93c9db65
 8005bd4:	3fcd864a 	.word	0x3fcd864a
 8005bd8:	a91d4101 	.word	0xa91d4101
 8005bdc:	3fd17460 	.word	0x3fd17460
 8005be0:	518f264d 	.word	0x518f264d
 8005be4:	3fd55555 	.word	0x3fd55555
 8005be8:	db6fabff 	.word	0xdb6fabff
 8005bec:	3fdb6db6 	.word	0x3fdb6db6
 8005bf0:	33333303 	.word	0x33333303
 8005bf4:	3fe33333 	.word	0x3fe33333
 8005bf8:	e0000000 	.word	0xe0000000
 8005bfc:	3feec709 	.word	0x3feec709
 8005c00:	dc3a03fd 	.word	0xdc3a03fd
 8005c04:	3feec709 	.word	0x3feec709
 8005c08:	145b01f5 	.word	0x145b01f5
 8005c0c:	be3e2fe0 	.word	0xbe3e2fe0
 8005c10:	43400000 	.word	0x43400000
 8005c14:	0003988e 	.word	0x0003988e
 8005c18:	000bb679 	.word	0x000bb679
 8005c1c:	08009910 	.word	0x08009910
 8005c20:	3ff00000 	.word	0x3ff00000
 8005c24:	40080000 	.word	0x40080000
 8005c28:	08009930 	.word	0x08009930
 8005c2c:	08009920 	.word	0x08009920
 8005c30:	a39b      	add	r3, pc, #620	; (adr r3, 8005ea0 <__ieee754_pow+0x9b0>)
 8005c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c36:	4640      	mov	r0, r8
 8005c38:	4649      	mov	r1, r9
 8005c3a:	f7fa fa8f 	bl	800015c <__adddf3>
 8005c3e:	4622      	mov	r2, r4
 8005c40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c44:	462b      	mov	r3, r5
 8005c46:	4650      	mov	r0, sl
 8005c48:	4639      	mov	r1, r7
 8005c4a:	f7fa fa85 	bl	8000158 <__aeabi_dsub>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	460b      	mov	r3, r1
 8005c52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c56:	f7fa fec7 	bl	80009e8 <__aeabi_dcmpgt>
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	f47f ae0d 	bne.w	800587a <__ieee754_pow+0x38a>
 8005c60:	4aa3      	ldr	r2, [pc, #652]	; (8005ef0 <__ieee754_pow+0xa00>)
 8005c62:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8005c66:	4293      	cmp	r3, r2
 8005c68:	f340 8103 	ble.w	8005e72 <__ieee754_pow+0x982>
 8005c6c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005c70:	2000      	movs	r0, #0
 8005c72:	151b      	asrs	r3, r3, #20
 8005c74:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005c78:	fa4a f303 	asr.w	r3, sl, r3
 8005c7c:	4433      	add	r3, r6
 8005c7e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8005c82:	4f9c      	ldr	r7, [pc, #624]	; (8005ef4 <__ieee754_pow+0xa04>)
 8005c84:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005c88:	4117      	asrs	r7, r2
 8005c8a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8005c8e:	ea23 0107 	bic.w	r1, r3, r7
 8005c92:	f1c2 0214 	rsb	r2, r2, #20
 8005c96:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005c9a:	fa4a fa02 	asr.w	sl, sl, r2
 8005c9e:	2e00      	cmp	r6, #0
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	460b      	mov	r3, r1
 8005ca4:	4620      	mov	r0, r4
 8005ca6:	4629      	mov	r1, r5
 8005ca8:	bfb8      	it	lt
 8005caa:	f1ca 0a00 	rsblt	sl, sl, #0
 8005cae:	f7fa fa53 	bl	8000158 <__aeabi_dsub>
 8005cb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cba:	4642      	mov	r2, r8
 8005cbc:	464b      	mov	r3, r9
 8005cbe:	f7fa fa4d 	bl	800015c <__adddf3>
 8005cc2:	a379      	add	r3, pc, #484	; (adr r3, 8005ea8 <__ieee754_pow+0x9b8>)
 8005cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc8:	2000      	movs	r0, #0
 8005cca:	460d      	mov	r5, r1
 8005ccc:	4604      	mov	r4, r0
 8005cce:	f7fa fbfb 	bl	80004c8 <__aeabi_dmul>
 8005cd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005cd6:	4606      	mov	r6, r0
 8005cd8:	460f      	mov	r7, r1
 8005cda:	4620      	mov	r0, r4
 8005cdc:	4629      	mov	r1, r5
 8005cde:	f7fa fa3b 	bl	8000158 <__aeabi_dsub>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	4640      	mov	r0, r8
 8005ce8:	4649      	mov	r1, r9
 8005cea:	f7fa fa35 	bl	8000158 <__aeabi_dsub>
 8005cee:	a370      	add	r3, pc, #448	; (adr r3, 8005eb0 <__ieee754_pow+0x9c0>)
 8005cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf4:	f7fa fbe8 	bl	80004c8 <__aeabi_dmul>
 8005cf8:	a36f      	add	r3, pc, #444	; (adr r3, 8005eb8 <__ieee754_pow+0x9c8>)
 8005cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cfe:	4680      	mov	r8, r0
 8005d00:	4689      	mov	r9, r1
 8005d02:	4620      	mov	r0, r4
 8005d04:	4629      	mov	r1, r5
 8005d06:	f7fa fbdf 	bl	80004c8 <__aeabi_dmul>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	460b      	mov	r3, r1
 8005d0e:	4640      	mov	r0, r8
 8005d10:	4649      	mov	r1, r9
 8005d12:	f7fa fa23 	bl	800015c <__adddf3>
 8005d16:	4604      	mov	r4, r0
 8005d18:	460d      	mov	r5, r1
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	4630      	mov	r0, r6
 8005d20:	4639      	mov	r1, r7
 8005d22:	f7fa fa1b 	bl	800015c <__adddf3>
 8005d26:	4632      	mov	r2, r6
 8005d28:	463b      	mov	r3, r7
 8005d2a:	4680      	mov	r8, r0
 8005d2c:	4689      	mov	r9, r1
 8005d2e:	f7fa fa13 	bl	8000158 <__aeabi_dsub>
 8005d32:	4602      	mov	r2, r0
 8005d34:	460b      	mov	r3, r1
 8005d36:	4620      	mov	r0, r4
 8005d38:	4629      	mov	r1, r5
 8005d3a:	f7fa fa0d 	bl	8000158 <__aeabi_dsub>
 8005d3e:	4642      	mov	r2, r8
 8005d40:	4606      	mov	r6, r0
 8005d42:	460f      	mov	r7, r1
 8005d44:	464b      	mov	r3, r9
 8005d46:	4640      	mov	r0, r8
 8005d48:	4649      	mov	r1, r9
 8005d4a:	f7fa fbbd 	bl	80004c8 <__aeabi_dmul>
 8005d4e:	a35c      	add	r3, pc, #368	; (adr r3, 8005ec0 <__ieee754_pow+0x9d0>)
 8005d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d54:	4604      	mov	r4, r0
 8005d56:	460d      	mov	r5, r1
 8005d58:	f7fa fbb6 	bl	80004c8 <__aeabi_dmul>
 8005d5c:	a35a      	add	r3, pc, #360	; (adr r3, 8005ec8 <__ieee754_pow+0x9d8>)
 8005d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d62:	f7fa f9f9 	bl	8000158 <__aeabi_dsub>
 8005d66:	4622      	mov	r2, r4
 8005d68:	462b      	mov	r3, r5
 8005d6a:	f7fa fbad 	bl	80004c8 <__aeabi_dmul>
 8005d6e:	a358      	add	r3, pc, #352	; (adr r3, 8005ed0 <__ieee754_pow+0x9e0>)
 8005d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d74:	f7fa f9f2 	bl	800015c <__adddf3>
 8005d78:	4622      	mov	r2, r4
 8005d7a:	462b      	mov	r3, r5
 8005d7c:	f7fa fba4 	bl	80004c8 <__aeabi_dmul>
 8005d80:	a355      	add	r3, pc, #340	; (adr r3, 8005ed8 <__ieee754_pow+0x9e8>)
 8005d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d86:	f7fa f9e7 	bl	8000158 <__aeabi_dsub>
 8005d8a:	4622      	mov	r2, r4
 8005d8c:	462b      	mov	r3, r5
 8005d8e:	f7fa fb9b 	bl	80004c8 <__aeabi_dmul>
 8005d92:	a353      	add	r3, pc, #332	; (adr r3, 8005ee0 <__ieee754_pow+0x9f0>)
 8005d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d98:	f7fa f9e0 	bl	800015c <__adddf3>
 8005d9c:	4622      	mov	r2, r4
 8005d9e:	462b      	mov	r3, r5
 8005da0:	f7fa fb92 	bl	80004c8 <__aeabi_dmul>
 8005da4:	4602      	mov	r2, r0
 8005da6:	460b      	mov	r3, r1
 8005da8:	4640      	mov	r0, r8
 8005daa:	4649      	mov	r1, r9
 8005dac:	f7fa f9d4 	bl	8000158 <__aeabi_dsub>
 8005db0:	4604      	mov	r4, r0
 8005db2:	460d      	mov	r5, r1
 8005db4:	4602      	mov	r2, r0
 8005db6:	460b      	mov	r3, r1
 8005db8:	4640      	mov	r0, r8
 8005dba:	4649      	mov	r1, r9
 8005dbc:	f7fa fb84 	bl	80004c8 <__aeabi_dmul>
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005dc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005dca:	4620      	mov	r0, r4
 8005dcc:	4629      	mov	r1, r5
 8005dce:	f7fa f9c3 	bl	8000158 <__aeabi_dsub>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005dda:	f7fa fc9f 	bl	800071c <__aeabi_ddiv>
 8005dde:	4632      	mov	r2, r6
 8005de0:	4604      	mov	r4, r0
 8005de2:	460d      	mov	r5, r1
 8005de4:	463b      	mov	r3, r7
 8005de6:	4640      	mov	r0, r8
 8005de8:	4649      	mov	r1, r9
 8005dea:	f7fa fb6d 	bl	80004c8 <__aeabi_dmul>
 8005dee:	4632      	mov	r2, r6
 8005df0:	463b      	mov	r3, r7
 8005df2:	f7fa f9b3 	bl	800015c <__adddf3>
 8005df6:	4602      	mov	r2, r0
 8005df8:	460b      	mov	r3, r1
 8005dfa:	4620      	mov	r0, r4
 8005dfc:	4629      	mov	r1, r5
 8005dfe:	f7fa f9ab 	bl	8000158 <__aeabi_dsub>
 8005e02:	4642      	mov	r2, r8
 8005e04:	464b      	mov	r3, r9
 8005e06:	f7fa f9a7 	bl	8000158 <__aeabi_dsub>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	2000      	movs	r0, #0
 8005e10:	4939      	ldr	r1, [pc, #228]	; (8005ef8 <__ieee754_pow+0xa08>)
 8005e12:	f7fa f9a1 	bl	8000158 <__aeabi_dsub>
 8005e16:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8005e1a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005e1e:	da2b      	bge.n	8005e78 <__ieee754_pow+0x988>
 8005e20:	4652      	mov	r2, sl
 8005e22:	f000 f9b9 	bl	8006198 <scalbn>
 8005e26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005e2a:	f7ff bbf6 	b.w	800561a <__ieee754_pow+0x12a>
 8005e2e:	4b33      	ldr	r3, [pc, #204]	; (8005efc <__ieee754_pow+0xa0c>)
 8005e30:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8005e34:	429f      	cmp	r7, r3
 8005e36:	f77f af13 	ble.w	8005c60 <__ieee754_pow+0x770>
 8005e3a:	4b31      	ldr	r3, [pc, #196]	; (8005f00 <__ieee754_pow+0xa10>)
 8005e3c:	440b      	add	r3, r1
 8005e3e:	4303      	orrs	r3, r0
 8005e40:	d00b      	beq.n	8005e5a <__ieee754_pow+0x96a>
 8005e42:	a329      	add	r3, pc, #164	; (adr r3, 8005ee8 <__ieee754_pow+0x9f8>)
 8005e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e4c:	f7fa fb3c 	bl	80004c8 <__aeabi_dmul>
 8005e50:	a325      	add	r3, pc, #148	; (adr r3, 8005ee8 <__ieee754_pow+0x9f8>)
 8005e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e56:	f7ff bbe0 	b.w	800561a <__ieee754_pow+0x12a>
 8005e5a:	4622      	mov	r2, r4
 8005e5c:	462b      	mov	r3, r5
 8005e5e:	f7fa f97b 	bl	8000158 <__aeabi_dsub>
 8005e62:	4642      	mov	r2, r8
 8005e64:	464b      	mov	r3, r9
 8005e66:	f7fa fdb5 	bl	80009d4 <__aeabi_dcmpge>
 8005e6a:	2800      	cmp	r0, #0
 8005e6c:	f43f aef8 	beq.w	8005c60 <__ieee754_pow+0x770>
 8005e70:	e7e7      	b.n	8005e42 <__ieee754_pow+0x952>
 8005e72:	f04f 0a00 	mov.w	sl, #0
 8005e76:	e71e      	b.n	8005cb6 <__ieee754_pow+0x7c6>
 8005e78:	4621      	mov	r1, r4
 8005e7a:	e7d4      	b.n	8005e26 <__ieee754_pow+0x936>
 8005e7c:	f04f 0b00 	mov.w	fp, #0
 8005e80:	f8df c074 	ldr.w	ip, [pc, #116]	; 8005ef8 <__ieee754_pow+0xa08>
 8005e84:	f7ff bb95 	b.w	80055b2 <__ieee754_pow+0xc2>
 8005e88:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8005e8c:	f7ff bb91 	b.w	80055b2 <__ieee754_pow+0xc2>
 8005e90:	4638      	mov	r0, r7
 8005e92:	4641      	mov	r1, r8
 8005e94:	f7ff bbc3 	b.w	800561e <__ieee754_pow+0x12e>
 8005e98:	9200      	str	r2, [sp, #0]
 8005e9a:	f7ff bb9f 	b.w	80055dc <__ieee754_pow+0xec>
 8005e9e:	bf00      	nop
 8005ea0:	652b82fe 	.word	0x652b82fe
 8005ea4:	3c971547 	.word	0x3c971547
 8005ea8:	00000000 	.word	0x00000000
 8005eac:	3fe62e43 	.word	0x3fe62e43
 8005eb0:	fefa39ef 	.word	0xfefa39ef
 8005eb4:	3fe62e42 	.word	0x3fe62e42
 8005eb8:	0ca86c39 	.word	0x0ca86c39
 8005ebc:	be205c61 	.word	0xbe205c61
 8005ec0:	72bea4d0 	.word	0x72bea4d0
 8005ec4:	3e663769 	.word	0x3e663769
 8005ec8:	c5d26bf1 	.word	0xc5d26bf1
 8005ecc:	3ebbbd41 	.word	0x3ebbbd41
 8005ed0:	af25de2c 	.word	0xaf25de2c
 8005ed4:	3f11566a 	.word	0x3f11566a
 8005ed8:	16bebd93 	.word	0x16bebd93
 8005edc:	3f66c16c 	.word	0x3f66c16c
 8005ee0:	5555553e 	.word	0x5555553e
 8005ee4:	3fc55555 	.word	0x3fc55555
 8005ee8:	c2f8f359 	.word	0xc2f8f359
 8005eec:	01a56e1f 	.word	0x01a56e1f
 8005ef0:	3fe00000 	.word	0x3fe00000
 8005ef4:	000fffff 	.word	0x000fffff
 8005ef8:	3ff00000 	.word	0x3ff00000
 8005efc:	4090cbff 	.word	0x4090cbff
 8005f00:	3f6f3400 	.word	0x3f6f3400

08005f04 <__ieee754_sqrt>:
 8005f04:	4b54      	ldr	r3, [pc, #336]	; (8006058 <__ieee754_sqrt+0x154>)
 8005f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f0a:	438b      	bics	r3, r1
 8005f0c:	4606      	mov	r6, r0
 8005f0e:	460d      	mov	r5, r1
 8005f10:	460a      	mov	r2, r1
 8005f12:	460c      	mov	r4, r1
 8005f14:	d10f      	bne.n	8005f36 <__ieee754_sqrt+0x32>
 8005f16:	4602      	mov	r2, r0
 8005f18:	460b      	mov	r3, r1
 8005f1a:	f7fa fad5 	bl	80004c8 <__aeabi_dmul>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	460b      	mov	r3, r1
 8005f22:	4630      	mov	r0, r6
 8005f24:	4629      	mov	r1, r5
 8005f26:	f7fa f919 	bl	800015c <__adddf3>
 8005f2a:	4606      	mov	r6, r0
 8005f2c:	460d      	mov	r5, r1
 8005f2e:	4630      	mov	r0, r6
 8005f30:	4629      	mov	r1, r5
 8005f32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f36:	2900      	cmp	r1, #0
 8005f38:	4607      	mov	r7, r0
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	dc0e      	bgt.n	8005f5c <__ieee754_sqrt+0x58>
 8005f3e:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8005f42:	ea5c 0707 	orrs.w	r7, ip, r7
 8005f46:	d0f2      	beq.n	8005f2e <__ieee754_sqrt+0x2a>
 8005f48:	b141      	cbz	r1, 8005f5c <__ieee754_sqrt+0x58>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	f7fa f903 	bl	8000158 <__aeabi_dsub>
 8005f52:	4602      	mov	r2, r0
 8005f54:	460b      	mov	r3, r1
 8005f56:	f7fa fbe1 	bl	800071c <__aeabi_ddiv>
 8005f5a:	e7e6      	b.n	8005f2a <__ieee754_sqrt+0x26>
 8005f5c:	1512      	asrs	r2, r2, #20
 8005f5e:	d074      	beq.n	800604a <__ieee754_sqrt+0x146>
 8005f60:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005f64:	07d5      	lsls	r5, r2, #31
 8005f66:	f04f 0500 	mov.w	r5, #0
 8005f6a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005f6e:	bf48      	it	mi
 8005f70:	0fd9      	lsrmi	r1, r3, #31
 8005f72:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8005f76:	bf44      	itt	mi
 8005f78:	005b      	lslmi	r3, r3, #1
 8005f7a:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8005f7e:	1051      	asrs	r1, r2, #1
 8005f80:	0fda      	lsrs	r2, r3, #31
 8005f82:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8005f86:	4628      	mov	r0, r5
 8005f88:	2216      	movs	r2, #22
 8005f8a:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005f8e:	005b      	lsls	r3, r3, #1
 8005f90:	1987      	adds	r7, r0, r6
 8005f92:	42a7      	cmp	r7, r4
 8005f94:	bfde      	ittt	le
 8005f96:	19b8      	addle	r0, r7, r6
 8005f98:	1be4      	suble	r4, r4, r7
 8005f9a:	19ad      	addle	r5, r5, r6
 8005f9c:	0fdf      	lsrs	r7, r3, #31
 8005f9e:	3a01      	subs	r2, #1
 8005fa0:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8005fa4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005fa8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005fac:	d1f0      	bne.n	8005f90 <__ieee754_sqrt+0x8c>
 8005fae:	f04f 0c20 	mov.w	ip, #32
 8005fb2:	4696      	mov	lr, r2
 8005fb4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005fb8:	4284      	cmp	r4, r0
 8005fba:	eb06 070e 	add.w	r7, r6, lr
 8005fbe:	dc02      	bgt.n	8005fc6 <__ieee754_sqrt+0xc2>
 8005fc0:	d112      	bne.n	8005fe8 <__ieee754_sqrt+0xe4>
 8005fc2:	429f      	cmp	r7, r3
 8005fc4:	d810      	bhi.n	8005fe8 <__ieee754_sqrt+0xe4>
 8005fc6:	2f00      	cmp	r7, #0
 8005fc8:	eb07 0e06 	add.w	lr, r7, r6
 8005fcc:	da42      	bge.n	8006054 <__ieee754_sqrt+0x150>
 8005fce:	f1be 0f00 	cmp.w	lr, #0
 8005fd2:	db3f      	blt.n	8006054 <__ieee754_sqrt+0x150>
 8005fd4:	f100 0801 	add.w	r8, r0, #1
 8005fd8:	1a24      	subs	r4, r4, r0
 8005fda:	4640      	mov	r0, r8
 8005fdc:	429f      	cmp	r7, r3
 8005fde:	bf88      	it	hi
 8005fe0:	f104 34ff 	addhi.w	r4, r4, #4294967295
 8005fe4:	1bdb      	subs	r3, r3, r7
 8005fe6:	4432      	add	r2, r6
 8005fe8:	0064      	lsls	r4, r4, #1
 8005fea:	f1bc 0c01 	subs.w	ip, ip, #1
 8005fee:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8005ff2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005ff6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005ffa:	d1dd      	bne.n	8005fb8 <__ieee754_sqrt+0xb4>
 8005ffc:	4323      	orrs	r3, r4
 8005ffe:	d006      	beq.n	800600e <__ieee754_sqrt+0x10a>
 8006000:	1c54      	adds	r4, r2, #1
 8006002:	bf0b      	itete	eq
 8006004:	4662      	moveq	r2, ip
 8006006:	3201      	addne	r2, #1
 8006008:	3501      	addeq	r5, #1
 800600a:	f022 0201 	bicne.w	r2, r2, #1
 800600e:	106b      	asrs	r3, r5, #1
 8006010:	0852      	lsrs	r2, r2, #1
 8006012:	07e8      	lsls	r0, r5, #31
 8006014:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006018:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800601c:	bf48      	it	mi
 800601e:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8006022:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 8006026:	4616      	mov	r6, r2
 8006028:	e781      	b.n	8005f2e <__ieee754_sqrt+0x2a>
 800602a:	0adc      	lsrs	r4, r3, #11
 800602c:	3915      	subs	r1, #21
 800602e:	055b      	lsls	r3, r3, #21
 8006030:	2c00      	cmp	r4, #0
 8006032:	d0fa      	beq.n	800602a <__ieee754_sqrt+0x126>
 8006034:	02e6      	lsls	r6, r4, #11
 8006036:	d50a      	bpl.n	800604e <__ieee754_sqrt+0x14a>
 8006038:	f1c2 0020 	rsb	r0, r2, #32
 800603c:	fa23 f000 	lsr.w	r0, r3, r0
 8006040:	1e55      	subs	r5, r2, #1
 8006042:	4093      	lsls	r3, r2
 8006044:	4304      	orrs	r4, r0
 8006046:	1b4a      	subs	r2, r1, r5
 8006048:	e78a      	b.n	8005f60 <__ieee754_sqrt+0x5c>
 800604a:	4611      	mov	r1, r2
 800604c:	e7f0      	b.n	8006030 <__ieee754_sqrt+0x12c>
 800604e:	0064      	lsls	r4, r4, #1
 8006050:	3201      	adds	r2, #1
 8006052:	e7ef      	b.n	8006034 <__ieee754_sqrt+0x130>
 8006054:	4680      	mov	r8, r0
 8006056:	e7bf      	b.n	8005fd8 <__ieee754_sqrt+0xd4>
 8006058:	7ff00000 	.word	0x7ff00000

0800605c <fabs>:
 800605c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006060:	4619      	mov	r1, r3
 8006062:	4770      	bx	lr

08006064 <finite>:
 8006064:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8006068:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 800606c:	0fc0      	lsrs	r0, r0, #31
 800606e:	4770      	bx	lr

08006070 <matherr>:
 8006070:	2000      	movs	r0, #0
 8006072:	4770      	bx	lr

08006074 <nan>:
 8006074:	2000      	movs	r0, #0
 8006076:	4901      	ldr	r1, [pc, #4]	; (800607c <nan+0x8>)
 8006078:	4770      	bx	lr
 800607a:	bf00      	nop
 800607c:	7ff80000 	.word	0x7ff80000

08006080 <rint>:
 8006080:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006082:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006086:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 800608a:	f1bc 0f13 	cmp.w	ip, #19
 800608e:	4604      	mov	r4, r0
 8006090:	460d      	mov	r5, r1
 8006092:	460b      	mov	r3, r1
 8006094:	4606      	mov	r6, r0
 8006096:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 800609a:	dc5a      	bgt.n	8006152 <rint+0xd2>
 800609c:	f1bc 0f00 	cmp.w	ip, #0
 80060a0:	da2b      	bge.n	80060fa <rint+0x7a>
 80060a2:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80060a6:	4302      	orrs	r2, r0
 80060a8:	d023      	beq.n	80060f2 <rint+0x72>
 80060aa:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80060ae:	4302      	orrs	r2, r0
 80060b0:	4256      	negs	r6, r2
 80060b2:	4316      	orrs	r6, r2
 80060b4:	0c4b      	lsrs	r3, r1, #17
 80060b6:	0b36      	lsrs	r6, r6, #12
 80060b8:	4934      	ldr	r1, [pc, #208]	; (800618c <rint+0x10c>)
 80060ba:	045b      	lsls	r3, r3, #17
 80060bc:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 80060c0:	ea46 0503 	orr.w	r5, r6, r3
 80060c4:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 80060c8:	4602      	mov	r2, r0
 80060ca:	462b      	mov	r3, r5
 80060cc:	e9d1 4500 	ldrd	r4, r5, [r1]
 80060d0:	4620      	mov	r0, r4
 80060d2:	4629      	mov	r1, r5
 80060d4:	f7fa f842 	bl	800015c <__adddf3>
 80060d8:	e9cd 0100 	strd	r0, r1, [sp]
 80060dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80060e0:	462b      	mov	r3, r5
 80060e2:	4622      	mov	r2, r4
 80060e4:	f7fa f838 	bl	8000158 <__aeabi_dsub>
 80060e8:	4604      	mov	r4, r0
 80060ea:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80060ee:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 80060f2:	4620      	mov	r0, r4
 80060f4:	4629      	mov	r1, r5
 80060f6:	b003      	add	sp, #12
 80060f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060fa:	4a25      	ldr	r2, [pc, #148]	; (8006190 <rint+0x110>)
 80060fc:	fa42 f20c 	asr.w	r2, r2, ip
 8006100:	4011      	ands	r1, r2
 8006102:	4301      	orrs	r1, r0
 8006104:	d0f5      	beq.n	80060f2 <rint+0x72>
 8006106:	0852      	lsrs	r2, r2, #1
 8006108:	ea05 0102 	and.w	r1, r5, r2
 800610c:	ea50 0601 	orrs.w	r6, r0, r1
 8006110:	d00c      	beq.n	800612c <rint+0xac>
 8006112:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006116:	f1bc 0f13 	cmp.w	ip, #19
 800611a:	bf0c      	ite	eq
 800611c:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8006120:	2600      	movne	r6, #0
 8006122:	ea25 0202 	bic.w	r2, r5, r2
 8006126:	fa43 f30c 	asr.w	r3, r3, ip
 800612a:	4313      	orrs	r3, r2
 800612c:	4917      	ldr	r1, [pc, #92]	; (800618c <rint+0x10c>)
 800612e:	4632      	mov	r2, r6
 8006130:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8006134:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006138:	4620      	mov	r0, r4
 800613a:	4629      	mov	r1, r5
 800613c:	f7fa f80e 	bl	800015c <__adddf3>
 8006140:	e9cd 0100 	strd	r0, r1, [sp]
 8006144:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006148:	4622      	mov	r2, r4
 800614a:	462b      	mov	r3, r5
 800614c:	f7fa f804 	bl	8000158 <__aeabi_dsub>
 8006150:	e008      	b.n	8006164 <rint+0xe4>
 8006152:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 8006156:	dd08      	ble.n	800616a <rint+0xea>
 8006158:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 800615c:	d1c9      	bne.n	80060f2 <rint+0x72>
 800615e:	4602      	mov	r2, r0
 8006160:	f7f9 fffc 	bl	800015c <__adddf3>
 8006164:	4604      	mov	r4, r0
 8006166:	460d      	mov	r5, r1
 8006168:	e7c3      	b.n	80060f2 <rint+0x72>
 800616a:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 800616e:	f04f 32ff 	mov.w	r2, #4294967295
 8006172:	40ca      	lsrs	r2, r1
 8006174:	4210      	tst	r0, r2
 8006176:	d0bc      	beq.n	80060f2 <rint+0x72>
 8006178:	0852      	lsrs	r2, r2, #1
 800617a:	4210      	tst	r0, r2
 800617c:	bf1f      	itttt	ne
 800617e:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 8006182:	ea20 0202 	bicne.w	r2, r0, r2
 8006186:	410e      	asrne	r6, r1
 8006188:	4316      	orrne	r6, r2
 800618a:	e7cf      	b.n	800612c <rint+0xac>
 800618c:	08009940 	.word	0x08009940
 8006190:	000fffff 	.word	0x000fffff
 8006194:	00000000 	.word	0x00000000

08006198 <scalbn>:
 8006198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800619a:	4616      	mov	r6, r2
 800619c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80061a0:	4604      	mov	r4, r0
 80061a2:	460d      	mov	r5, r1
 80061a4:	460b      	mov	r3, r1
 80061a6:	b982      	cbnz	r2, 80061ca <scalbn+0x32>
 80061a8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80061ac:	4303      	orrs	r3, r0
 80061ae:	d034      	beq.n	800621a <scalbn+0x82>
 80061b0:	4b2d      	ldr	r3, [pc, #180]	; (8006268 <scalbn+0xd0>)
 80061b2:	2200      	movs	r2, #0
 80061b4:	f7fa f988 	bl	80004c8 <__aeabi_dmul>
 80061b8:	4b2c      	ldr	r3, [pc, #176]	; (800626c <scalbn+0xd4>)
 80061ba:	4604      	mov	r4, r0
 80061bc:	429e      	cmp	r6, r3
 80061be:	460d      	mov	r5, r1
 80061c0:	da0d      	bge.n	80061de <scalbn+0x46>
 80061c2:	a325      	add	r3, pc, #148	; (adr r3, 8006258 <scalbn+0xc0>)
 80061c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061c8:	e01c      	b.n	8006204 <scalbn+0x6c>
 80061ca:	f240 77ff 	movw	r7, #2047	; 0x7ff
 80061ce:	42ba      	cmp	r2, r7
 80061d0:	d109      	bne.n	80061e6 <scalbn+0x4e>
 80061d2:	4602      	mov	r2, r0
 80061d4:	f7f9 ffc2 	bl	800015c <__adddf3>
 80061d8:	4604      	mov	r4, r0
 80061da:	460d      	mov	r5, r1
 80061dc:	e01d      	b.n	800621a <scalbn+0x82>
 80061de:	460b      	mov	r3, r1
 80061e0:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80061e4:	3a36      	subs	r2, #54	; 0x36
 80061e6:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80061ea:	4432      	add	r2, r6
 80061ec:	428a      	cmp	r2, r1
 80061ee:	dd0c      	ble.n	800620a <scalbn+0x72>
 80061f0:	4622      	mov	r2, r4
 80061f2:	462b      	mov	r3, r5
 80061f4:	a11a      	add	r1, pc, #104	; (adr r1, 8006260 <scalbn+0xc8>)
 80061f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80061fa:	f000 f83b 	bl	8006274 <copysign>
 80061fe:	a318      	add	r3, pc, #96	; (adr r3, 8006260 <scalbn+0xc8>)
 8006200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006204:	f7fa f960 	bl	80004c8 <__aeabi_dmul>
 8006208:	e7e6      	b.n	80061d8 <scalbn+0x40>
 800620a:	2a00      	cmp	r2, #0
 800620c:	dd08      	ble.n	8006220 <scalbn+0x88>
 800620e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006212:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006216:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800621a:	4620      	mov	r0, r4
 800621c:	4629      	mov	r1, r5
 800621e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006220:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006224:	da0b      	bge.n	800623e <scalbn+0xa6>
 8006226:	f24c 3350 	movw	r3, #50000	; 0xc350
 800622a:	429e      	cmp	r6, r3
 800622c:	4622      	mov	r2, r4
 800622e:	462b      	mov	r3, r5
 8006230:	dce0      	bgt.n	80061f4 <scalbn+0x5c>
 8006232:	a109      	add	r1, pc, #36	; (adr r1, 8006258 <scalbn+0xc0>)
 8006234:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006238:	f000 f81c 	bl	8006274 <copysign>
 800623c:	e7c1      	b.n	80061c2 <scalbn+0x2a>
 800623e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006242:	3236      	adds	r2, #54	; 0x36
 8006244:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006248:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800624c:	4620      	mov	r0, r4
 800624e:	4629      	mov	r1, r5
 8006250:	2200      	movs	r2, #0
 8006252:	4b07      	ldr	r3, [pc, #28]	; (8006270 <scalbn+0xd8>)
 8006254:	e7d6      	b.n	8006204 <scalbn+0x6c>
 8006256:	bf00      	nop
 8006258:	c2f8f359 	.word	0xc2f8f359
 800625c:	01a56e1f 	.word	0x01a56e1f
 8006260:	8800759c 	.word	0x8800759c
 8006264:	7e37e43c 	.word	0x7e37e43c
 8006268:	43500000 	.word	0x43500000
 800626c:	ffff3cb0 	.word	0xffff3cb0
 8006270:	3c900000 	.word	0x3c900000

08006274 <copysign>:
 8006274:	b530      	push	{r4, r5, lr}
 8006276:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800627a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800627e:	ea42 0503 	orr.w	r5, r2, r3
 8006282:	4629      	mov	r1, r5
 8006284:	bd30      	pop	{r4, r5, pc}
	...

08006288 <_init>:
 8006288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800628a:	bf00      	nop
 800628c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800628e:	bc08      	pop	{r3}
 8006290:	469e      	mov	lr, r3
 8006292:	4770      	bx	lr

08006294 <_fini>:
 8006294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006296:	bf00      	nop
 8006298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800629a:	bc08      	pop	{r3}
 800629c:	469e      	mov	lr, r3
 800629e:	4770      	bx	lr
