{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726800151873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726800151874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 10:42:30 2024 " "Processing started: Fri Sep 20 10:42:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726800151874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800151874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tlc549_drive -c tlc549_drive " "Command: quartus_map --read_settings_files=on --write_settings_files=off tlc549_drive -c tlc549_drive" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800151874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726800152435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726800152435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800161897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800161897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_ctrl " "Found entity 1: ad_ctrl" {  } { { "../rtl/ad_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800161900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800161900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/seven_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/seven_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube " "Found entity 1: seven_tube" {  } { { "../rtl/seven_tube.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/seven_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800161903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800161903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/seg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800161906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800161906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/flag_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/flag_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_led " "Found entity 1: flag_led" {  } { { "../rtl/flag_led.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/flag_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800161910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800161910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/clk_div_2khz.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/clk_div_2khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_2khz " "Found entity 1: clk_div_2khz" {  } { { "../rtl/clk_div_2khz.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/clk_div_2khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800161912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800161912 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/tlc549_top.v " "Can't analyze file -- file ../rtl/tlc549_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726800161919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800161922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800161922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/tlc549_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/tlc549_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlc549_drive " "Found entity 1: tlc549_drive" {  } { { "../rtl/tlc549_drive.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/tlc549_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800161925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800161925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_voltmeter " "Found entity 1: digital_voltmeter" {  } { { "../rtl/digital_voltmeter.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726800161928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800161928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_voltmeter " "Elaborating entity \"digital_voltmeter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726800161971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst\"" {  } { { "../rtl/digital_voltmeter.v" "key_filter_inst" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800161987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlc549_drive tlc549_drive:tlc549_drive_inst " "Elaborating entity \"tlc549_drive\" for hierarchy \"tlc549_drive:tlc549_drive_inst\"" {  } { { "../rtl/digital_voltmeter.v" "tlc549_drive_inst" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800162004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_ctrl ad_ctrl:ad_ctrl_inst " "Elaborating entity \"ad_ctrl\" for hierarchy \"ad_ctrl:ad_ctrl_inst\"" {  } { { "../rtl/digital_voltmeter.v" "ad_ctrl_inst" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800162007 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_REAL" "ad_ctrl.v(13) " "Verilog HDL unsupported feature error at ad_ctrl.v(13): real variable data type values are not supported" {  } { { "../rtl/ad_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 13 0 0 } }  } 0 10172 "Verilog HDL unsupported feature error at %1!s!: real variable data type values are not supported" 0 0 "Analysis & Synthesis" 0 -1 1726800162007 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_USE_OF_REAL_NUMBER" "ad_ctrl.v(13) " "Verilog HDL unsupported feature error at ad_ctrl.v(13): real numbers are not supported" {  } { { "../rtl/ad_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 13 0 0 } }  } 0 10127 "Verilog HDL unsupported feature error at %1!s!: real numbers are not supported" 0 0 "Analysis & Synthesis" 0 -1 1726800162007 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cal_data ad_ctrl.v(9) " "Verilog HDL Always Construct warning at ad_ctrl.v(9): inferring latch(es) for variable \"cal_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ad_ctrl.v" "" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/ad_ctrl.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726800162007 "|digital_voltmeter|ad_ctrl:ad_ctrl_inst"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ad_ctrl:ad_ctrl_inst " "Can't elaborate user hierarchy \"ad_ctrl:ad_ctrl_inst\"" {  } { { "../rtl/digital_voltmeter.v" "ad_ctrl_inst" { Text "D:/git-repository/fpga_training/tlc549_drive/rtl/digital_voltmeter.v" 42 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726800162008 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726800162086 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 20 10:42:42 2024 " "Processing ended: Fri Sep 20 10:42:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726800162086 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726800162086 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726800162086 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800162086 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726800162720 ""}
