#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 10 23:47:12 2024
# Process ID: 2572
# Current directory: C:/Users/s9707/Downloads/fpga/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22188 C:\Users\s9707\Downloads\fpga\UART\UART.xpr
# Log file: C:/Users/s9707/Downloads/fpga/UART/vivado.log
# Journal file: C:/Users/s9707/Downloads/fpga/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/s9707/Downloads/fpga/UART/UART.xpr
INFO: [Project 1-313] Project file moved from 'C:/Xilinx/vivado/UART' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 771.730 ; gain = 93.801
launch_sdk -workspace C:/Users/s9707/Downloads/fpga/UART/UART.sdk -hwspec C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/s9707/Downloads/fpga/UART/UART.sdk -hwspec C:/Users/s9707/Downloads/fpga/UART/UART.sdk/UART_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 23:49:26 2024...
