{
   guistr: "# # String gsaved with Nlview version 6.3.3  2013-08-16 bk=1.2871 VDI=33 GEI=35
#  -string -flagsOSRD
preplace port Clk_in -pg 1 -y 650 -defaultsOSRD
preplace port load_data_out -pg 1 -y 1580 -defaultsOSRD
preplace port display_reset -pg 1 -y 390 -defaultsOSRD
preplace port DDR -pg 1 -y 610 -defaultsOSRD -left
preplace port control_rdy_II -pg 1 -y 1480 -defaultsOSRD
preplace port MZ_Happy -pg 1 -y 1780 -defaultsOSRD
preplace port sync24 -pg 1 -y 360 -defaultsOSRD
preplace port sync -pg 1 -y 340 -defaultsOSRD
preplace port Outtt -pg 1 -y 570 -defaultsOSRD
preplace port reset_clk -pg 1 -y 950 -defaultsOSRD
preplace port backup_clk_in_use -pg 1 -y 550 -defaultsOSRD
preplace port gt_in -pg 1 -y 310 -defaultsOSRD
preplace port read_data_in -pg 1 -y 630 -defaultsOSRD
preplace port read_clk_out -pg 1 -y 1600 -defaultsOSRD
preplace port mtcamimic_rdy -pg 1 -y 1520 -defaultsOSRD
preplace port tellie_delay_in -pg 1 -y 1560 -defaultsOSRD
preplace port generic_delay_in -pg 1 -y 1530 -defaultsOSRD
preplace port tellie_delay_out -pg 1 -y 170 -defaultsOSRD
preplace port caen_rdy -pg 1 -y 1500 -defaultsOSRD
preplace port clocks_rdy -pg 1 -y 1540 -defaultsOSRD
preplace port control_rdy -pg 1 -y 1460 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 570 -defaultsOSRD -left
preplace port load_clk_out -pg 1 -y 1560 -defaultsOSRD
preplace port smellie_delay_in -pg 1 -y 1580 -defaultsOSRD
preplace port display_latch -pg 1 -y 480 -defaultsOSRD
preplace port generic_delay_out -pg 1 -y 1640 -defaultsOSRD
preplace port enablemux -pg 1 -y 1440 -defaultsOSRD
preplace port Outt -pg 1 -y 110 -defaultsOSRD
preplace port delay_gt -pg 1 -y 860 -defaultsOSRD
preplace port smellie_delay_out -pg 1 -y 1680 -defaultsOSRD
preplace port display_count -pg 1 -y 500 -defaultsOSRD
preplace port trig_out -pg 1 -y 80 -defaultsOSRD
preplace portBus muxer -pg 1 -y 1420 -defaultsOSRD
preplace portBus mtca_mimic_in -pg 1 -y 270 -defaultsOSRD
preplace portBus speaker -pg 1 -y 260 -defaultsOSRD
preplace portBus ext_trig_in -pg 1 -y 290 -defaultsOSRD
preplace portBus generic_pulser_out -pg 1 -y 1620 -defaultsOSRD
preplace portBus smellie_pulser_out -pg 1 -y 1700 -defaultsOSRD
preplace portBus tellie_pulser_out -pg 1 -y 1660 -defaultsOSRD
preplace inst tellieDelay -pg 1 -lvl 8 -y 1350 -defaultsOSRD
preplace inst util_reduced_logic_6 -pg 1 -lvl 7 -y 260 -defaultsOSRD
preplace inst util_vector_logic_8 -pg 1 -lvl 4 -y 220 -defaultsOSRD
preplace inst prescaleSignal_0 -pg 1 -lvl 14 -y 250 -defaultsOSRD
preplace inst gtDelay -pg 1 -lvl 13 -y 860 -defaultsOSRD
preplace inst genericPulser -pg 1 -lvl 4 -y 1170 -defaultsOSRD
preplace inst MZ_Happy -pg 1 -lvl 4 -y 1940 -defaultsOSRD
preplace inst util_vector_logic_10 -pg 1 -lvl 5 -y 1600 -defaultsOSRD
preplace inst util_vector_logic_9 -pg 1 -lvl 8 -y 390 -defaultsOSRD
preplace inst prescaleSignal_1 -pg 1 -lvl 7 -y 1100 -defaultsOSRD
preplace inst comboTrigger_0 -pg 1 -lvl 6 -y 480 -defaultsOSRD
preplace inst triggers_0 -pg 1 -lvl 11 -y 620 -defaultsOSRD
preplace inst util_vector_logic_11 -pg 1 -lvl 6 -y 1740 -defaultsOSRD
preplace inst smellieDelay -pg 1 -lvl 8 -y 1550 -defaultsOSRD
preplace inst genericDelay -pg 1 -lvl 11 -y 1560 -defaultsOSRD
preplace inst telliePulser -pg 1 -lvl 4 -y 1370 -defaultsOSRD
preplace inst util_vector_logic_12 -pg 1 -lvl 5 -y 1750 -defaultsOSRD
preplace inst oneshot_pulse_0 -pg 1 -lvl 12 -y 1390 -defaultsOSRD
preplace inst smelliePulser -pg 1 -lvl 4 -y 1570 -defaultsOSRD
preplace inst util_vector_logic_13 -pg 1 -lvl 7 -y 1620 -defaultsOSRD
preplace inst oneshot_pulse_1 -pg 1 -lvl 14 -y 440 -defaultsOSRD
preplace inst countDisplay_0 -pg 1 -lvl 15 -y 410 -defaultsOSRD
preplace inst prescaleTrigger_0 -pg 1 -lvl 6 -y 810 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -y 320 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 12 -y 60 -defaultsOSRD
preplace inst trigwordfifo_0 -pg 1 -lvl 10 -y 390 -defaultsOSRD
preplace inst clockLogic_0 -pg 1 -lvl 12 -y 980 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 12 -y 300 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 11 -y 80 -defaultsOSRD
preplace inst ShiftRegisters_0 -pg 1 -lvl 13 -y 1620 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 12 -y 430 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 13 -y 60 -defaultsOSRD
preplace inst testPulser_0 -pg 1 -lvl 6 -y 1070 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 15 -y 260 -defaultsOSRD
preplace inst util_reduced_logic_1 -pg 1 -lvl 13 -y 300 -defaultsOSRD
preplace inst burstTrigger_0 -pg 1 -lvl 6 -y 90 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 12 -y 170 -defaultsOSRD
preplace inst util_reduced_logic_2 -pg 1 -lvl 13 -y 430 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 940 -defaultsOSRD
preplace inst ellie_control_0 -pg 1 -lvl 4 -y 1750 -defaultsOSRD
preplace inst util_vector_logic_5 -pg 1 -lvl 7 -y 790 -defaultsOSRD
preplace inst util_reduced_logic_3 -pg 1 -lvl 13 -y 170 -defaultsOSRD
preplace inst implement_gtid_0 -pg 1 -lvl 13 -y 640 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 14 -y 1020 -defaultsOSRD
preplace inst fifo_generator_1 -pg 1 -lvl 11 -y 360 -defaultsOSRD
preplace inst util_vector_logic_6 -pg 1 -lvl 9 -y 720 -defaultsOSRD
preplace inst util_reduced_logic_4 -pg 1 -lvl 8 -y 820 -defaultsOSRD
preplace inst util_reduced_logic_5 -pg 1 -lvl 4 -y 90 -defaultsOSRD
preplace inst util_vector_logic_7 -pg 1 -lvl 3 -y 110 -defaultsOSRD
preplace inst fifo_readout_0 -pg 1 -lvl 13 -y 1170 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 490 -defaultsOSRD
preplace netloc axi_interconnect_0_M13_AXI 1 2 10 1240 990 NJ 990 NJ 990 NJ 680 NJ 620 NJ 620 NJ 620 NJ 1360 NJ 1360 NJ
preplace netloc axi_interconnect_0_M08_AXI 1 2 11 1350 1020 NJ 1020 NJ 1020 NJ 710 NJ 650 NJ 650 NJ 650 NJ 1540 NJ 1430 NJ 900 NJ
preplace netloc util_vector_logic_8_Res 1 4 3 2080 320 NJ 320 NJ
preplace netloc triggers_0_trigger_async_mask 1 11 1 4580
preplace netloc util_reduced_logic_3_Res 1 13 3 NJ 170 NJ 170 N
preplace netloc triggers_0_gtid_out 1 11 2 NJ 650 4940
preplace netloc clockLogic_0_reset_clk 1 12 4 NJ 980 NJ 870 NJ 870 5930
preplace netloc MZ_Happy_pulser_out 1 4 12 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 5950
preplace netloc triggerOut_0_trig_out 1 13 3 NJ 60 NJ 60 5950
preplace netloc axi_interconnect_0_M07_AXI 1 2 12 1310 640 NJ 640 NJ 640 NJ 640 NJ 550 NJ 550 NJ 550 NJ 770 NJ 770 NJ 770 NJ 550 NJ
preplace netloc backup_clk_in_use_1 1 0 12 NJ 660 NJ 1520 NJ 1300 NJ 1070 NJ 1070 NJ 990 NJ 990 NJ 990 NJ 990 NJ 1560 NJ 1450 4600
preplace netloc trigwordfifo_0_wr_enable 1 10 1 4170
preplace netloc prescaleSignal_0_output 1 14 1 N
preplace netloc util_vector_logic_0_Res 1 12 1 N
preplace netloc processing_system7_0_FIXED_IO 1 0 2 NJ 600 610
preplace netloc countDisplay_0_display_latch 1 15 1 5950
preplace netloc triggers_0_counter_mask 1 11 1 4610
preplace netloc gt_in_1 1 0 11 NJ 310 NJ 290 NJ 310 NJ 310 NJ 310 NJ 310 NJ 190 NJ 190 NJ 190 NJ 190 4230
preplace netloc prescaleTrigger_0_s00_axi_trigout 1 8 2 3580 600 3770
preplace netloc axi_interconnect_0_M04_AXI 1 2 9 1230 590 NJ 590 NJ 590 NJ 590 NJ 500 NJ 500 NJ 500 NJ 550 NJ
preplace netloc util_reduced_logic_6_Res 1 7 1 3290
preplace netloc prescaleTrigger_0_prescale_rate 1 6 1 2840
preplace netloc fifo_generator_0_empty 1 12 2 5030 1060 NJ
preplace netloc axi_interconnect_0_M22_AXI 1 2 4 1200 1310 NJ 1080 NJ 1080 NJ
preplace netloc axi_interconnect_0_M18_AXI 1 2 2 1170 1920 NJ
preplace netloc util_vector_logic_5_Res 1 7 1 3270
preplace netloc xlconcat_1_dout 1 11 1 4610
preplace netloc axi_interconnect_0_M12_AXI 1 2 2 1220 1330 NJ
preplace netloc fifo_generator_1_dout 1 10 1 4240
preplace netloc prescaleTrigger_0_prescale_mask 1 6 1 N
preplace netloc triggers_0_speaker 1 1 14 700 310 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 200 NJ 200 NJ 200 NJ 200 NJ 370 NJ 370 5320 340 NJ
preplace netloc testPulser_0_pulser_out 1 4 12 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1580 NJ 1480 NJ 1310 NJ 1310 NJ 1310 NJ 1310 5950
preplace netloc xlconcat_0_dout 1 9 3 NJ 320 4170 160 4580
preplace netloc fifo_readout_0_renable 1 13 1 5320
preplace netloc burstTrigger_0_burst_slave_mask 1 3 4 1710 40 NJ 190 NJ 190 2810
preplace netloc util_reduced_logic_4_Res 1 1 8 710 1650 NJ 1650 NJ 1650 NJ 1530 NJ 1530 3000 1190 NJ 1190 3580
preplace netloc ShiftRegs_0_mtcamimic_rdy 1 13 3 NJ 1720 NJ 1720 5960
preplace netloc axi_interconnect_0_M16_AXI 1 2 6 1240 1040 NJ 1040 NJ 1040 NJ 730 NJ 720 NJ
preplace netloc triggers_0_speaker_scale 1 11 3 NJ 630 NJ 520 5310
preplace netloc s00_axi_userin_2_1 1 0 6 NJ 1680 NJ 1680 NJ 1680 NJ 1680 NJ 1690 2440
preplace netloc processing_system7_0_DDR 1 0 2 NJ 610 630
preplace netloc axi_interconnect_0_M23_AXI 1 2 5 1190 1320 NJ 1100 NJ 1160 NJ 1160 NJ
preplace netloc util_vector_logic_7_Res 1 3 1 1660
preplace netloc axi_interconnect_0_M01_AXI 1 2 4 1210 450 NJ 450 NJ 450 NJ
preplace netloc axi_interconnect_0_M02_AXI 1 2 4 1280 1060 NJ 1060 NJ 1060 NJ
preplace netloc testDelay_2_s00_axi_userout 1 8 1 3560
preplace netloc testDelay_0_s00_axi_userout1 1 13 3 NJ 860 NJ 860 N
preplace netloc sync_1 1 0 11 NJ 630 NJ 330 NJ 600 NJ 600 NJ 600 NJ 600 NJ 510 NJ 510 NJ 510 NJ 560 4190
preplace netloc util_vector_logic_13_Res 1 7 1 3270
preplace netloc oneshot_pulse_1_pulse_o 1 14 1 5610
preplace netloc fifo_generator_0_dout 1 12 2 5040 1040 NJ
preplace netloc testDelay_3_s00_axi_userout 1 8 8 3550 1660 NJ 1660 NJ 1660 NJ 1490 NJ 1490 NJ 1680 NJ 1680 NJ
preplace netloc axi_interconnect_0_M20_AXI 1 2 8 1260 580 NJ 580 NJ 580 NJ 580 NJ 470 NJ 470 NJ 470 NJ
preplace netloc triggers_0_speaker_mask 1 11 1 4590
preplace netloc axi_interconnect_0_M05_AXI 1 2 11 N 810 NJ 810 NJ 810 NJ 670 NJ 610 NJ 610 NJ 610 NJ 880 NJ 880 NJ 880 NJ
preplace netloc axi_interconnect_0_M19_AXI 1 2 2 1180 1600 NJ
preplace netloc burstTrigger_0_burst_master_mask 1 2 5 1360 30 NJ 30 NJ 180 NJ 180 2820
preplace netloc testPulser_0_pulser_out1 1 4 12 2070 1680 NJ 1680 NJ 1770 NJ 1770 NJ 1770 NJ 1770 NJ 1770 NJ 1770 NJ 1770 NJ 1770 NJ 1770 NJ
preplace netloc util_vector_logic_12_Res 1 5 1 N
preplace netloc testPulser_0_pulser_out2 1 6 3 2880 900 NJ 900 NJ
preplace netloc ShiftRegs_0_control_rdy 1 13 3 5390 1470 NJ 1470 6000
preplace netloc axi_interconnect_0_M09_AXI 1 2 13 1300 620 NJ 620 NJ 620 NJ 620 NJ 530 NJ 530 NJ 530 NJ 750 NJ 750 NJ 750 NJ 530 NJ 580 NJ
preplace netloc oneshot_pulse_0_pulse_o 1 12 4 NJ 1390 NJ 1390 NJ 1390 5930
preplace netloc s00_axi_userin_1 1 0 11 NJ 1590 NJ 1590 NJ 1590 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1640 NJ 1640 NJ 1640 4240
preplace netloc axi_interconnect_0_M10_AXI 1 2 10 1250 1030 NJ 1030 NJ 1030 NJ 720 NJ 660 NJ 660 NJ 660 NJ 1550 NJ 1440 NJ
preplace netloc triggerOut_0_counter 1 13 1 N
preplace netloc ShiftRegs_0_muxer 1 13 3 5370 1690 NJ 1690 NJ
preplace netloc implement_gtid_0_gtid 1 10 4 4240 810 NJ 810 NJ 730 5320
preplace netloc mtca_mimic_in_1 1 0 9 NJ 330 NJ 320 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 330 3530
preplace netloc sync24_1 1 0 11 NJ 640 NJ 340 NJ 610 NJ 610 NJ 610 NJ 610 NJ 520 NJ 520 NJ 520 NJ 570 4170
preplace netloc processing_system7_0_FCLK_CLK0 1 0 15 250 620 670 1740 NJ 1740 1710 1660 NJ 1540 2420 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1570 NJ 1460 4610 1070 5000 780 5380 530 NJ
preplace netloc axi_interconnect_0_M06_AXI 1 2 2 1230 1730 NJ
preplace netloc triggerOut_0_tubii_word 1 11 3 4580 1090 NJ 990 NJ
preplace netloc ShiftRegs_0_caen_rdy 1 13 3 5350 1710 NJ 1710 NJ
preplace netloc axi_interconnect_0_M17_AXI 1 2 6 N 1050 NJ 1050 NJ 1050 NJ 740 NJ 730 NJ
preplace netloc fifo_generator_0_full 1 12 2 5020 1000 NJ
preplace netloc ShiftRegs_0_clk_out 1 13 3 NJ 1740 NJ 1740 5980
preplace netloc ext_trig_in_1 1 0 9 NJ 320 NJ 300 1350 470 NJ 470 NJ 470 2450 570 2920 460 NJ 460 NJ
preplace netloc readShift_0_clk_out 1 13 3 NJ 1760 NJ 1760 6000
preplace netloc util_vector_logic_10_Res 1 5 2 NJ 1600 2820
preplace netloc util_vector_logic_1_Res 1 12 1 N
preplace netloc util_vector_logic_11_Res 1 6 1 3000
preplace netloc util_vector_logic_3_Res 1 15 1 N
preplace netloc axi_interconnect_0_M14_AXI 1 2 2 1210 1350 NJ
preplace netloc ShiftRegs_0_enablemux 1 13 3 5360 1700 NJ 1700 NJ
preplace netloc countDisplay_0_display_pulse_o 1 15 1 5930
preplace netloc trigwordfifo_0_rd_enable 1 10 1 4220
preplace netloc M00_ARESETN_1 1 1 14 680 360 NJ 1070 1660 300 NJ 300 2470 1150 3010 1200 3290 580 NJ 580 3940 690 4170 790 4560 1080 4980 560 5360 360 NJ
preplace netloc axi_interconnect_0_M15_AXI 1 2 9 N 1010 NJ 1010 NJ 1010 NJ 700 NJ 640 NJ 640 NJ 640 NJ 1530 NJ
preplace netloc fifo_readout_0_read 1 13 1 5390
preplace netloc ellie_control_0_tellie_control 1 4 1 2110
preplace netloc util_vector_logic_2_Res 1 12 1 N
preplace netloc ShiftRegs_0_data_out 1 13 3 NJ 1750 NJ 1750 5990
preplace netloc axi_interconnect_0_M21_AXI 1 2 11 1360 660 NJ 660 NJ 660 NJ 660 NJ 570 NJ 570 NJ 570 NJ 800 NJ 800 NJ 800 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 660
preplace netloc util_reduced_logic_5_Res 1 4 2 2070 80 NJ
preplace netloc fifo_readout_0_reset 1 13 1 5370
preplace netloc testDelay_0_s00_axi_userout 1 11 1 4640
preplace netloc trigwordfifo_0_reset 1 10 1 4170
preplace netloc triggers_0_trigger_mask 1 11 1 4550
preplace netloc comboTrigger_0_s00_axi_trigout 1 6 3 2830 180 NJ 180 NJ
preplace netloc util_vector_logic_4_Res 1 12 1 N
preplace netloc burstTrigger_0_s00_axi_trigout1 1 6 2 NJ 70 3300
preplace netloc util_vector_logic_9_Res 1 8 1 3520
preplace netloc ShiftRegs_0_clocks_rdy 1 13 3 NJ 1730 NJ 1730 5970
preplace netloc data_in_1 1 0 13 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1560 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 5040
preplace netloc prescaleSignal_1_output 1 7 2 3260 730 NJ
preplace netloc testPulser_1_pulser_out 1 4 12 NJ 1520 NJ 1520 NJ 1520 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1480 NJ 1480 NJ 1480 NJ 1480 5920
preplace netloc axi_interconnect_0_M03_AXI 1 2 12 1240 630 NJ 630 NJ 630 NJ 630 NJ 540 NJ 540 NJ 540 NJ 760 NJ 760 NJ 760 NJ 540 NJ
preplace netloc axi_interconnect_0_M11_AXI 1 2 11 1270 1000 NJ 1000 NJ 1000 NJ 690 NJ 630 NJ 630 NJ 630 NJ 1370 NJ 1370 NJ 890 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 4 1200 290 NJ 290 NJ 290 NJ
preplace netloc triggerOut_0_gtrigout 1 1 15 710 350 NJ 650 NJ 650 NJ 650 NJ 650 NJ 560 NJ 560 NJ 560 NJ 780 NJ 780 4550 670 4960 950 5390 570 NJ 570 NJ
preplace netloc clk_in 1 0 14 NJ 650 690 1530 NJ 1340 1710 1090 NJ 1090 2450 890 NJ 890 3300 590 NJ 590 3800 590 4220 1470 NJ 1200 5010 1070 NJ
preplace netloc s00_axi_userin_3_1 1 0 8 NJ 1580 NJ 1580 NJ 1580 NJ 1490 NJ 1490 NJ 1490 NJ 1490 3240
preplace netloc countDisplay_0_display_clr 1 15 1 N
levelinfo -pg 1 160 430 1060 1560 1940 2280 2660 3110 3410 3680 4060 4400 4790 5180 5510 5780 6030
",
}
{
   da_axi4_cnt: "2",
}