------------------------------------------------------------------------------
-- **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
------------------------------------------------------------------------------
-- QUALCOMM Proprietary
-- Copyright QUALCOMM Incorporated.  All rights reserved.
--
-- All data and information contained in or disclosed by this document are
-- confidential and proprietary information of QUALCOMM Incorporated, and
-- all rights therein are expressly reserved. By accepting this material,
-- the recipient agrees that this material and the information contained
-- therein are held in confidence and in trust and will not be used,
-- copied, reproduced in whole or in part, nor its contents revealed in
-- any manner to others without the express written permission of QUALCOMM
-- Incorporated.
--
-- This technology was exported from the United States in accordance with
-- the Export Administration Regulations. Diversion contrary to U.S. law
-- prohibited.
------------------------------------------------------------------------------
-- RCS File        : -USE CVS LOG-
-- Revision        : -USE CVS LOG-
-- Last Check In   : -USE CVS LOG-
------------------------------------------------------------------------------
-- Description     : Top Address File, Flattened
------------------------------------------------------------------------------
-----------------------------------------------------------------
-- Automatically generated by SCALe Autoreg GenAddrFile module.
-----------------------------------------------------------------
-- !! WARNING !! DO NOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-- !! WARNING !! OR JUST DOO'T MANUALLY EDIT THIS FILE AT ALL.
-----------------------------------------------------------------

----------------------------------------------------------------------------------------
-- Memory: A7SS_L2
----------------------------------------------------------------------------------------
A7SS_L2_BASE BASE 0x68000000 a7ss_l2_startaddr 31:0
A7SS_L2_END BASE 0x6803FFFF a7ss_l2_endaddr 31:0
A7SS_L2_SIZE BASE 0x00040000 a7ss_l2_size 31:0
----------------------------------------------------------------------------------------
-- Memory: IMEM
----------------------------------------------------------------------------------------
IMEM_BASE BASE 0x68600000 imem_startaddr 31:0
IMEM_END BASE 0x68603FFF imem_endaddr 31:0
IMEM_SIZE BASE 0x00004000 imem_size 31:0
----------------------------------------------------------------------------------------
-- Memory: LPASS_LPM
----------------------------------------------------------------------------------------
LPASS_LPM_BASE BASE 0x67718000 lpass_lpm_startaddr 31:0
LPASS_LPM_END BASE 0x67718FFF lpass_lpm_endaddr 31:0
LPASS_LPM_SIZE BASE 0x00001000 lpass_lpm_size 31:0
----------------------------------------------------------------------------------------
-- Memory: MSS_TCM
----------------------------------------------------------------------------------------
MSS_TCM_BASE BASE 0x64400000 mss_tcm_startaddr 31:0
MSS_TCM_END BASE 0x647FFFFF mss_tcm_endaddr 31:0
MSS_TCM_SIZE BASE 0x00400000 mss_tcm_size 31:0
----------------------------------------------------------------------------------------
-- Memory: BOOT_ROM
----------------------------------------------------------------------------------------
BOOT_ROM_START_ADDRESS BASE 0x60100000 boot_rom_startaddr 31:0
BOOT_ROM_END_ADDRESS BASE 0x60123FFF boot_rom_endaddr 31:0
BOOT_ROM_SIZE BASE 0x00024000 boot_rom_size 31:0
----------------------------------------------------------------------------------------
-- Memory: RPM_CODE_RAM
----------------------------------------------------------------------------------------
RPM_CODE_RAM_START_ADDRESS BASE 0x60200000 rpm_code_ram_startaddr 31:0
RPM_CODE_RAM_END_ADDRESS BASE 0x6027FFFF rpm_code_ram_endaddr 31:0
RPM_CODE_RAM_SIZE BASE 0x00080000 rpm_code_ram_size 31:0
----------------------------------------------------------------------------------------
-- Memory: RPM_SS_MSG_RAM
----------------------------------------------------------------------------------------
RPM_SS_MSG_RAM_START_ADDRESS BASE 0x60060000 rpm_ss_msg_ram_startaddr 31:0
RPM_SS_MSG_RAM_END_ADDRESS BASE 0x60067FFF rpm_ss_msg_ram_endaddr 31:0
RPM_SS_MSG_RAM_SIZE BASE 0x00008000 rpm_ss_msg_ram_size 31:0
BOOT_ROM BASE 0x60100000 boot_romaddr 31:0

boot_rom_mpu1032_3_m20l12_ahb MODULE OFFSET=BOOT_ROM+0x000FF000 MAX=BOOT_ROM+0x000FF37F APRE=BOOT_ROM_ SPRE=BOOT_ROM_ FPRE=BOOT_ROM_ BPRE=BOOT_ROM_ ABPRE=BOOT_ROM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BOOT_ROM.BOOT_ROM_MPU1032_3_M20L12_AHB
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[20:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[20:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[20:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[20:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x140C2802
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(2,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTn_START0(n):(0)-(2) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x001FF000
        ADDR BIT[20:12]

XPU_PRTn_END0(n):(0)-(2) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x001FF000
        ADDR BIT[20:12]

XPU_PRTn_SCR(n):(0)-(2) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_PRTn_MCR(n):(0)-(2) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(2) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(2) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

BIMC BASE 0x60400000 bimcaddr 31:0

bimc_misc MODULE OFFSET=BIMC+0x00000000 MAX=BIMC+0x00000FFF APRE=BIMC_ SPRE=BIMC_ FPRE=BIMC_ BPRE=BIMC_ ABPRE=BIMC_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_MISC
HW_VERSION ADDRESS 0x0000 R
HW_VERSION RESET_VALUE 0x20010009
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

CORE_INFO ADDRESS 0x0004 R
CORE_INFO RESET_VALUE 0x00000001
        ID BIT[31:0]

HW_INFO ADDRESS 0x0008 R
HW_INFO RESET_VALUE 0x01000104
        MAJOR BIT[31:24]
        BRANCH BIT[23:16]
        MINOR BIT[15:8]
        ECO BIT[7:0]

CORE_CLK_SEL ADDRESS 0x0020 RW
CORE_CLK_SEL RESET_VALUE 0x00000000
        CLK_2X_MODE BIT[1]
        CLK_2X_MODE_CTRL_EN BIT[0]

CORE_CLK_PERIOD ADDRESS 0x0024 RW
CORE_CLK_PERIOD RESET_VALUE 0x00000000
        CLK_PERIOD_RESOLUTION BIT[28]
        PERIOD BIT[16:0]

SCMOn_LOCAL_CGC_THRESHOLD(n):(0)-(0) ARRAY 0x00000100+0x4*n
SCMO0_LOCAL_CGC_THRESHOLD ADDRESS 0x0100 RW
SCMO0_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD_ENA BIT[28]
        THRESHOLD_VAL BIT[7:0]

DPEn_LOCAL_CGC_THRESHOLD(n):(0)-(0) ARRAY 0x00000140+0x4*n
DPE0_LOCAL_CGC_THRESHOLD ADDRESS 0x0140 RW
DPE0_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD_ENA BIT[28]
        THRESHOLD_VAL BIT[7:0]

MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD ADDRESS 0x0180 RW
MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD_ENA BIT[28]
        THRESHOLD_VAL BIT[7:0]

MPORTn_CLK_LOCAL_CGC_THRESHOLD(n):(0)-(5) ARRAY 0x000001C0+0x4*n
MPORT0_CLK_LOCAL_CGC_THRESHOLD ADDRESS 0x01C0 RW
MPORT0_CLK_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD_ENA BIT[28]
        THRESHOLD_VAL BIT[7:0]

SWAY_LOCAL_CGC_THRESHOLD ADDRESS 0x0200 RW
SWAY_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD_ENA BIT[28]
        THRESHOLD_VAL BIT[7:0]

SCMOn_CGC_CFG(n):(0)-(0) ARRAY 0x00000240+0x4*n
SCMO0_CGC_CFG ADDRESS 0x0240 RW
SCMO0_CGC_CFG RESET_VALUE 0x00000000
        CLK_DIS BIT[28]
        THRESHOLD_ENA BIT[24]
        THRESHOLD_VAL BIT[7:0]

DPEn_CGC_CFG(n):(0)-(0) ARRAY 0x00000280+0x4*n
DPE0_CGC_CFG ADDRESS 0x0280 RW
DPE0_CGC_CFG RESET_VALUE 0x00000000
        CLK_DIS BIT[28]
        THRESHOLD_ENA BIT[24]
        THRESHOLD_VAL BIT[7:0]

CALIBRATION_CFG ADDRESS 0x0400 RW
CALIBRATION_CFG RESET_VALUE 0x00000000
        RAPID_CAL_ENA BIT[28]
        COUNT_VAL BIT[23:0]

DFIn_LP_CFG(n):(0)-(0) ARRAY 0x00000600+0x4*n
DFI0_LP_CFG ADDRESS 0x0600 RW
DFI0_LP_CFG RESET_VALUE 0x00000000
        RFU BIT[15:12]
        LP_ACK BIT[8]
        LP_REQ BIT[4]
        LP_WAKEUP BIT[3:0]

HFSC_CFG ADDRESS 0x0800 RW
HFSC_CFG RESET_VALUE 0x00000000
        DISABLE BIT[0]

HFSC_STATUS ADDRESS 0x080C R
HFSC_STATUS RESET_VALUE 0x00000000
        BUSY BIT[0]

HFSC_STAGE1_CTRL ADDRESS 0x0840 RW
HFSC_STAGE1_CTRL RESET_VALUE 0x00000000
        ACK BIT[4]
        REQ BIT[0]

HFSC_STAGE2_CTRL ADDRESS 0x0860 RW
HFSC_STAGE2_CTRL RESET_VALUE 0x00000000
        ACK BIT[4]
        REQ BIT[0]

global1 MODULE OFFSET=BIMC+0x00001000 MAX=BIMC+0x00001FFF APRE=BIMC_ SPRE=BIMC_ FPRE=BIMC_ BPRE=BIMC_ ABPRE=BIMC_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.GLOBAL1
BRIC_GLOBAL1_COMPONENT_INFO ADDRESS 0x0000 R
BRIC_GLOBAL1_COMPONENT_INFO RESET_VALUE 0x00000101
        SUB_TYPE BIT[15:8]
                GLOBAL1 VALUE 0x01
        TYPE BIT[7:0]
                GLOBAL VALUE 0x01

BRIC_HW_INFO ADDRESS 0x0010 R
BRIC_HW_INFO RESET_VALUE 0x01020307
        MAJOR BIT[31:24]
        BRANCH BIT[23:16]
        MINOR BIT[15:8]
        ECO BIT[7:0]

BRIC_HW_VERSION ADDRESS 0x0014 R
BRIC_HW_VERSION RESET_VALUE 0x01020307
        MAJOR BIT[31:24]
        BRANCH BIT[23:16]
        MINOR BIT[15:8]
        ECO BIT[7:0]

BRIC_CONFIGURATION_INFO_0 ADDRESS 0x0020 R
BRIC_CONFIGURATION_INFO_0 RESET_VALUE 0x20020306
        ADDR_WIDTH BIT[31:24]
        BUSID BIT[23:16]
        NUM_SWAYS BIT[15:8]
        NUM_MPORTS BIT[7:0]

BRIC_CONFIGURATION_INFO_1 ADDRESS 0x0030 R
BRIC_CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        DATA_WIDTH BIT[31:16]
        TID_WIDTH BIT[15:8]
        MID_WIDTH BIT[7:0]

BRIC_CONFIGURATION_INFO_2A ADDRESS 0x0040 R
BRIC_CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
        CFG_ADDR_BASE_GLOBAL BIT[31:0]

BRIC_CONFIGURATION_INFO_2B ADDRESS 0x0044 R
BRIC_CONFIGURATION_INFO_2B RESET_VALUE 0x00008000
        CFG_ADDR_BASE_MPORTS BIT[31:0]

BRIC_CONFIGURATION_INFO_2C ADDRESS 0x0048 R
BRIC_CONFIGURATION_INFO_2C RESET_VALUE 0x00048000
        CFG_ADDR_BASE_SWAYS BIT[31:0]

BRIC_CONFIGURATION_INFO_2D ADDRESS 0x004C R
BRIC_CONFIGURATION_INFO_2D RESET_VALUE 0x00000306
        CFG_NUM_SWAYS_LARGE BIT[23:16]
        CFG_NUM_SWAYS BIT[15:8]
        CFG_NUM_MPORTS BIT[7:0]

BRIC_INTERRUPT_0_STATUS_0 ADDRESS 0x0100 R
BRIC_INTERRUPT_0_STATUS_0 RESET_VALUE 0x00000000
        MPORT BIT[5:0]

BRIC_INTERRUPT_0_CLEAR_0 ADDRESS 0x0108 W
BRIC_INTERRUPT_0_CLEAR_0 RESET_VALUE 0x00000000
        MPORT BIT[5:0]

BRIC_INTERRUPT_0_ENABLE_0 ADDRESS 0x010C RW
BRIC_INTERRUPT_0_ENABLE_0 RESET_VALUE 0x00000000
        MPORT BIT[5:0]

BRIC_INTERRUPT_0_STATUS_1 ADDRESS 0x0110 R
BRIC_INTERRUPT_0_STATUS_1 RESET_VALUE 0x00000000
        SWAY_0 BIT[2:0]

BRIC_INTERRUPT_0_CLEAR_1 ADDRESS 0x0118 W
BRIC_INTERRUPT_0_CLEAR_1 RESET_VALUE 0x00000000
        SWAY_0 BIT[2:0]

BRIC_INTERRUPT_0_ENABLE_1 ADDRESS 0x011C RW
BRIC_INTERRUPT_0_ENABLE_1 RESET_VALUE 0x00000000
        SWAY_0 BIT[2:0]

BRIC_INTERRUPT_0_STATUS_2 ADDRESS 0x0120 R
BRIC_INTERRUPT_0_STATUS_2 RESET_VALUE 0x00000000
        SWAY_1 BIT[2:0]

BRIC_INTERRUPT_0_CLEAR_2 ADDRESS 0x0128 W
BRIC_INTERRUPT_0_CLEAR_2 RESET_VALUE 0x00000000
        SWAY_1 BIT[2:0]

BRIC_INTERRUPT_0_ENABLE_2 ADDRESS 0x012C RW
BRIC_INTERRUPT_0_ENABLE_2 RESET_VALUE 0x00000000
        SWAY_1 BIT[2:0]

BRIC_INTERRUPT_0_STATUS_3 ADDRESS 0x0130 R
BRIC_INTERRUPT_0_STATUS_3 RESET_VALUE 0x00000000
        SWAY_2 BIT[2:0]

BRIC_INTERRUPT_0_CLEAR_3 ADDRESS 0x0138 W
BRIC_INTERRUPT_0_CLEAR_3 RESET_VALUE 0x00000000
        SWAY_2 BIT[2:0]

BRIC_INTERRUPT_0_ENABLE_3 ADDRESS 0x013C RW
BRIC_INTERRUPT_0_ENABLE_3 RESET_VALUE 0x00000000
        SWAY_2 BIT[2:0]

BRIC_INTERRUPT_0_STATUS_4 ADDRESS 0x0140 R
BRIC_INTERRUPT_0_STATUS_4 RESET_VALUE 0x00000000
        ARB BIT[2:0]

BRIC_INTERRUPT_0_CLEAR_4 ADDRESS 0x0148 W
BRIC_INTERRUPT_0_CLEAR_4 RESET_VALUE 0x00000000
        ARB BIT[2:0]

BRIC_INTERRUPT_0_ENABLE_4 ADDRESS 0x014C RW
BRIC_INTERRUPT_0_ENABLE_4 RESET_VALUE 0x00000000
        ARB BIT[2:0]

BRIC_INTERRUPT_2_STATUS_0 ADDRESS 0x0180 R
BRIC_INTERRUPT_2_STATUS_0 RESET_VALUE 0x00000000
        MPORT BIT[5:0]

BRIC_INTERRUPT_2_CLEAR_0 ADDRESS 0x0188 W
BRIC_INTERRUPT_2_CLEAR_0 RESET_VALUE 0x00000000
        MPORT BIT[5:0]

BRIC_INTERRUPT_2_ENABLE_0 ADDRESS 0x018C RW
BRIC_INTERRUPT_2_ENABLE_0 RESET_VALUE 0x00000000
        MPORT BIT[5:0]

BRIC_INTERRUPT_2_STATUS_1 ADDRESS 0x0190 R
BRIC_INTERRUPT_2_STATUS_1 RESET_VALUE 0x00000000
        SWAY_0 BIT[2:0]

BRIC_INTERRUPT_2_CLEAR_1 ADDRESS 0x0198 W
BRIC_INTERRUPT_2_CLEAR_1 RESET_VALUE 0x00000000
        SWAY_0 BIT[2:0]

BRIC_INTERRUPT_2_ENABLE_1 ADDRESS 0x019C RW
BRIC_INTERRUPT_2_ENABLE_1 RESET_VALUE 0x00000000
        SWAY_0 BIT[2:0]

BRIC_INTERRUPT_2_STATUS_2 ADDRESS 0x01A0 R
BRIC_INTERRUPT_2_STATUS_2 RESET_VALUE 0x00000000
        SWAY_1 BIT[2:0]

BRIC_INTERRUPT_2_CLEAR_2 ADDRESS 0x01A8 W
BRIC_INTERRUPT_2_CLEAR_2 RESET_VALUE 0x00000000
        SWAY_1 BIT[2:0]

BRIC_INTERRUPT_2_ENABLE_2 ADDRESS 0x01AC RW
BRIC_INTERRUPT_2_ENABLE_2 RESET_VALUE 0x00000000
        SWAY_1 BIT[2:0]

BRIC_INTERRUPT_2_STATUS_3 ADDRESS 0x01B0 R
BRIC_INTERRUPT_2_STATUS_3 RESET_VALUE 0x00000000
        SWAY_2 BIT[2:0]

BRIC_INTERRUPT_2_CLEAR_3 ADDRESS 0x01B8 W
BRIC_INTERRUPT_2_CLEAR_3 RESET_VALUE 0x00000000
        SWAY_2 BIT[2:0]

BRIC_INTERRUPT_2_ENABLE_3 ADDRESS 0x01BC RW
BRIC_INTERRUPT_2_ENABLE_3 RESET_VALUE 0x00000000
        SWAY_2 BIT[2:0]

BRIC_INTERRUPT_2_STATUS_4 ADDRESS 0x01C0 R
BRIC_INTERRUPT_2_STATUS_4 RESET_VALUE 0x00000000
        ARB BIT[2:0]

BRIC_INTERRUPT_2_CLEAR_4 ADDRESS 0x01C8 W
BRIC_INTERRUPT_2_CLEAR_4 RESET_VALUE 0x00000000
        ARB BIT[2:0]

BRIC_INTERRUPT_2_ENABLE_4 ADDRESS 0x01CC RW
BRIC_INTERRUPT_2_ENABLE_4 RESET_VALUE 0x00000000
        ARB BIT[2:0]

BRIC_REF_TIMER_INTERVAL ADDRESS 0x0200 RW
BRIC_REF_TIMER_INTERVAL RESET_VALUE 0x00000000
        INTERVAL BIT[15:0]

BRIC_DEBUG_SELECT ADDRESS 0x0210 RW
BRIC_DEBUG_SELECT RESET_VALUE 0x00000000
        COMPONENT BIT[31:24]
                RESERVED VALUE 0x00
                CONFIG VALUE 0x01
                MASTERPORT VALUE 0x02
                SLAVEWAY VALUE 0x03
                ARBITER VALUE 0x04
                PERFMON VALUE 0x05
                OTHER VALUE 0x06
        INSTANCE BIT[23:16]
        SELECT BIT[15:0]

BRIC_MSA_LOCKS ADDRESS 0x0300 RW
BRIC_MSA_LOCKS RESET_VALUE 0x00000000
        LOCK BIT[31:0]

BRIC_PROTNS_LOCKS ADDRESS 0x0310 RW
BRIC_PROTNS_LOCKS RESET_VALUE 0x00000000
        LOCK BIT[31:0]

global2 MODULE OFFSET=BIMC+0x00002000 MAX=BIMC+0x00002FFF APRE=BIMC_ SPRE=BIMC_ FPRE=BIMC_ BPRE=BIMC_ ABPRE=BIMC_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.GLOBAL2
BRIC_GLOBAL2_COMPONENT_INFO ADDRESS 0x0000 R
BRIC_GLOBAL2_COMPONENT_INFO RESET_VALUE 0x00000201
        SUB_TYPE BIT[15:8]
                GLOBAL2 VALUE 0x02
        TYPE BIT[7:0]
                GLOBAL VALUE 0x01

BRIC_INTERRUPT_1_STATUS_0 ADDRESS 0x0100 R
BRIC_INTERRUPT_1_STATUS_0 RESET_VALUE 0x00000000
        MPORT BIT[5:0]

BRIC_INTERRUPT_1_CLEAR_0 ADDRESS 0x0108 W
BRIC_INTERRUPT_1_CLEAR_0 RESET_VALUE 0x00000000
        MPORT BIT[5:0]

BRIC_INTERRUPT_1_ENABLE_0 ADDRESS 0x010C RW
BRIC_INTERRUPT_1_ENABLE_0 RESET_VALUE 0x00000000
        MPORT BIT[5:0]

BRIC_INTERRUPT_1_STATUS_1 ADDRESS 0x0110 R
BRIC_INTERRUPT_1_STATUS_1 RESET_VALUE 0x00000000
        SWAY_0 BIT[2:0]

BRIC_INTERRUPT_1_CLEAR_1 ADDRESS 0x0118 W
BRIC_INTERRUPT_1_CLEAR_1 RESET_VALUE 0x00000000
        SWAY_0 BIT[2:0]

BRIC_INTERRUPT_1_ENABLE_1 ADDRESS 0x011C RW
BRIC_INTERRUPT_1_ENABLE_1 RESET_VALUE 0x00000000
        SWAY_0 BIT[2:0]

BRIC_INTERRUPT_1_STATUS_2 ADDRESS 0x0120 R
BRIC_INTERRUPT_1_STATUS_2 RESET_VALUE 0x00000000
        SWAY_1 BIT[2:0]

BRIC_INTERRUPT_1_CLEAR_2 ADDRESS 0x0128 W
BRIC_INTERRUPT_1_CLEAR_2 RESET_VALUE 0x00000000
        SWAY_1 BIT[2:0]

BRIC_INTERRUPT_1_ENABLE_2 ADDRESS 0x012C RW
BRIC_INTERRUPT_1_ENABLE_2 RESET_VALUE 0x00000000
        SWAY_1 BIT[2:0]

BRIC_INTERRUPT_1_STATUS_3 ADDRESS 0x0130 R
BRIC_INTERRUPT_1_STATUS_3 RESET_VALUE 0x00000000
        SWAY_2 BIT[2:0]

BRIC_INTERRUPT_1_CLEAR_3 ADDRESS 0x0138 W
BRIC_INTERRUPT_1_CLEAR_3 RESET_VALUE 0x00000000
        SWAY_2 BIT[2:0]

BRIC_INTERRUPT_1_ENABLE_3 ADDRESS 0x013C RW
BRIC_INTERRUPT_1_ENABLE_3 RESET_VALUE 0x00000000
        SWAY_2 BIT[2:0]

BRIC_INTERRUPT_1_STATUS_4 ADDRESS 0x0140 R
BRIC_INTERRUPT_1_STATUS_4 RESET_VALUE 0x00000000
        ARB BIT[2:0]

BRIC_INTERRUPT_1_CLEAR_4 ADDRESS 0x0148 W
BRIC_INTERRUPT_1_CLEAR_4 RESET_VALUE 0x00000000
        ARB BIT[2:0]

BRIC_INTERRUPT_1_ENABLE_4 ADDRESS 0x014C RW
BRIC_INTERRUPT_1_ENABLE_4 RESET_VALUE 0x00000000
        ARB BIT[2:0]

BRIC_DEFAULT_SEGMENT ADDRESS 0x01F0 RW
BRIC_DEFAULT_SEGMENT RESET_VALUE 0x80020002
        REDIRECT_EN BIT[31]
        REDIRECT BIT[19:16]
        DEFAULT BIT[3:0]

BRIC_SEGMENTn_ADDR_BASE_A_LOWER(n):(0)-(2) ARRAY 0x00000200+0x80*n
BRIC_SEGMENT0_ADDR_BASE_A_LOWER ADDRESS 0x0200 RW
BRIC_SEGMENT0_ADDR_BASE_A_LOWER RESET_VALUE 0x00000000
        BASE_31_20 BIT[31:20]
        BASE_10 BIT[10]
        RFU BIT[3:2]
        TYPE BIT[1]
        ENABLE BIT[0]

BRIC_SEGMENTn_ADDR_BASE_A_UPPER(n):(0)-(2) ARRAY 0x00000204+0x80*n
BRIC_SEGMENT0_ADDR_BASE_A_UPPER ADDRESS 0x0204 R
BRIC_SEGMENT0_ADDR_BASE_A_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

BRIC_SEGMENTn_ADDR_MASK_A_LOWER(n):(0)-(2) ARRAY 0x00000208+0x80*n
BRIC_SEGMENT0_ADDR_MASK_A_LOWER ADDRESS 0x0208 RW
BRIC_SEGMENT0_ADDR_MASK_A_LOWER RESET_VALUE 0x00000000
        MASK_31_20 BIT[31:20]
        MASK_10 BIT[10]

BRIC_SEGMENTn_ADDR_MASK_A_UPPER(n):(0)-(2) ARRAY 0x0000020C+0x80*n
BRIC_SEGMENT0_ADDR_MASK_A_UPPER ADDRESS 0x020C R
BRIC_SEGMENT0_ADDR_MASK_A_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

BRIC_SEGMENTn_ADDR_BASE_B_LOWER(n):(0)-(2) ARRAY 0x00000210+0x80*n
BRIC_SEGMENT0_ADDR_BASE_B_LOWER ADDRESS 0x0210 RW
BRIC_SEGMENT0_ADDR_BASE_B_LOWER RESET_VALUE 0x00000000
        BASE_31_20 BIT[31:20]
        BASE_10 BIT[10]
        RFU BIT[3:2]
        TYPE BIT[1]
        ENABLE BIT[0]

BRIC_SEGMENTn_ADDR_BASE_B_UPPER(n):(0)-(2) ARRAY 0x00000214+0x80*n
BRIC_SEGMENT0_ADDR_BASE_B_UPPER ADDRESS 0x0214 R
BRIC_SEGMENT0_ADDR_BASE_B_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

BRIC_SEGMENTn_ADDR_MASK_B_LOWER(n):(0)-(2) ARRAY 0x00000218+0x80*n
BRIC_SEGMENT0_ADDR_MASK_B_LOWER ADDRESS 0x0218 RW
BRIC_SEGMENT0_ADDR_MASK_B_LOWER RESET_VALUE 0x00000000
        MASK_31_20 BIT[31:20]
        MASK_10 BIT[10]

BRIC_SEGMENTn_ADDR_MASK_B_UPPER(n):(0)-(2) ARRAY 0x0000021C+0x80*n
BRIC_SEGMENT0_ADDR_MASK_B_UPPER ADDRESS 0x021C R
BRIC_SEGMENT0_ADDR_MASK_B_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

BRIC_SEGMENTn_ADDR_BASE_C_LOWER(n):(0)-(2) ARRAY 0x00000220+0x80*n
BRIC_SEGMENT0_ADDR_BASE_C_LOWER ADDRESS 0x0220 RW
BRIC_SEGMENT0_ADDR_BASE_C_LOWER RESET_VALUE 0x00000000
        BASE_31_20 BIT[31:20]
        BASE_10 BIT[10]
        RFU BIT[3:2]
        TYPE BIT[1]
        ENABLE BIT[0]

BRIC_SEGMENTn_ADDR_BASE_C_UPPER(n):(0)-(2) ARRAY 0x00000224+0x80*n
BRIC_SEGMENT0_ADDR_BASE_C_UPPER ADDRESS 0x0224 R
BRIC_SEGMENT0_ADDR_BASE_C_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

BRIC_SEGMENTn_ADDR_MASK_C_LOWER(n):(0)-(2) ARRAY 0x00000228+0x80*n
BRIC_SEGMENT0_ADDR_MASK_C_LOWER ADDRESS 0x0228 RW
BRIC_SEGMENT0_ADDR_MASK_C_LOWER RESET_VALUE 0x00000000
        MASK_31_20 BIT[31:20]
        MASK_10 BIT[10]

BRIC_SEGMENTn_ADDR_MASK_C_UPPER(n):(0)-(2) ARRAY 0x0000022C+0x80*n
BRIC_SEGMENT0_ADDR_MASK_C_UPPER ADDRESS 0x022C R
BRIC_SEGMENT0_ADDR_MASK_C_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

BRIC_REMAPn_ADDR_BASE_LOWER(n):(0)-(3) ARRAY 0x00000A00+0x40*n
BRIC_REMAP0_ADDR_BASE_LOWER ADDRESS 0x0A00 RW
BRIC_REMAP0_ADDR_BASE_LOWER RESET_VALUE 0x00000000
        BASE_31_28 BIT[31:28]
        BASE_10 BIT[10]
        RFU BIT[3:1]
        ENABLE BIT[0]

BRIC_REMAPn_ADDR_BASE_UPPER(n):(0)-(3) ARRAY 0x00000A04+0x40*n
BRIC_REMAP0_ADDR_BASE_UPPER ADDRESS 0x0A04 R
BRIC_REMAP0_ADDR_BASE_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

BRIC_REMAPn_ADDR_MASK_LOWER(n):(0)-(3) ARRAY 0x00000A08+0x40*n
BRIC_REMAP0_ADDR_MASK_LOWER ADDRESS 0x0A08 RW
BRIC_REMAP0_ADDR_MASK_LOWER RESET_VALUE 0x00000000
        MASK_31_28 BIT[31:28]
        MASK_10 BIT[10]

BRIC_REMAPn_ADDR_MASK_UPPER(n):(0)-(3) ARRAY 0x00000A0C+0x40*n
BRIC_REMAP0_ADDR_MASK_UPPER ADDRESS 0x0A0C R
BRIC_REMAP0_ADDR_MASK_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

BRIC_REMAPn_OP0(n):(0)-(3) ARRAY 0x00000A20+0x40*n
BRIC_REMAP0_OP0 ADDRESS 0x0A20 RW
BRIC_REMAP0_OP0 RESET_VALUE 0x000A0000
        OPERAND BIT[23:16]
                GRANULARITY_1KB VALUE 0x0A
        OPCODE BIT[4]
                DE_INTERLEAVE VALUE 0x0
        OPCODE_ENABLE BIT[0]

BRIC_REMAPn_OP1(n):(0)-(3) ARRAY 0x00000A24+0x40*n
BRIC_REMAP0_OP1 ADDRESS 0x0A24 RW
BRIC_REMAP0_OP1 RESET_VALUE 0x00000010
        OPERAND BIT[23:16]
        OPCODE BIT[4]
                OFFSET VALUE 0x1
        OPCODE_ENABLE BIT[0]

bimc_perfmon MODULE OFFSET=BIMC+0x00003000 MAX=BIMC+0x00003FFF APRE=BIMC_PERFMON_ SPRE=BIMC_PERFMON_ FPRE=BIMC_PERFMON_ BPRE=BIMC_PERFMON_ ABPRE=BIMC_PERFMON_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_PERFMON
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000301
        SUB_TYPE BIT[15:8]
                PERFMON VALUE 0x03
        TYPE BIT[7:0]
                GLOBAL VALUE 0x01

CONFIGURATION_INFO ADDRESS 0x0020 R
CONFIGURATION_INFO RESET_VALUE 0x00090020
        NUM_EVENT_PORTS BIT[23:16]
        NUM_COUNTERS BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        ATB_CLOCK_GATING_EN BIT[1]
        CORE_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
        ATB_EN BIT[31]
        ATB_ATID BIT[22:16]
        MONITOR_EN BIT[15]
        MONITOR_MODE BIT[1:0]
                MANUAL_MODE VALUE 0x0
                TIMED_MODE VALUE 0x1
                EXTERNAL_TRIGGER_MODE VALUE 0x2

DUMP ADDRESS 0x0214 W
DUMP RESET_VALUE 0x00000000
        MONITOR_DUMP BIT[0]

TIMED_MODE_INTERVAL ADDRESS 0x0220 RW
TIMED_MODE_INTERVAL RESET_VALUE 0x00000000
        INTERVAL BIT[31:0]

TIMED_MODE_ITERATIONS ADDRESS 0x0230 RW
TIMED_MODE_ITERATIONS RESET_VALUE 0x00000000
        ITERATIONS BIT[15:0]

STATUS ADDRESS 0x02F0 R
STATUS RESET_VALUE 0x00000000
        TRIGGER_OUT_ACK BIT[29:28]
        TRIGGER_OUT BIT[25:24]
        TRIGGER_IN_ACK BIT[21:20]
        TRIGGER_IN BIT[17:16]
        ATB_ACTIVE BIT[1]
        MONITORING_ACTIVE BIT[0]

COUNTER_n_CONFIG(n):(0)-(31) ARRAY 0x00000300+0x10*n
COUNTER_0_CONFIG ADDRESS 0x0300 RW
COUNTER_0_CONFIG RESET_VALUE 0x00000000
        CLEAR_ON_ENABLE BIT[31]
        CLEAR_ON_DUMP BIT[30]
        FREEZE_ON_SATURATE BIT[29]
        EVENT_SELECT BIT[20:16]
        EVENT_PORT_SELECT BIT[3:0]

COUNTER_n(n):(0)-(31) ARRAY 0x00000308+0x10*n
COUNTER_0 ADDRESS 0x0308 R
COUNTER_0 RESET_VALUE 0x00000000
        COUNTER BIT[31:0]

COUNTER_n_OVERFLOW(n):(0)-(31) ARRAY 0x0000030C+0x10*n
COUNTER_0_OVERFLOW ADDRESS 0x030C R
COUNTER_0_OVERFLOW RESET_VALUE 0x00000000
        OVERFLOW BIT[31]

bimc_dte MODULE OFFSET=BIMC+0x00006000 MAX=BIMC+0x0000605B APRE=BIMC_DTE_ SPRE=BIMC_DTE_ FPRE=BIMC_DTE_ BPRE=BIMC_DTE_ ABPRE=BIMC_DTE_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_DTE
HW_INFO ADDRESS 0x0000 R
HW_INFO RESET_VALUE 0x02010000
        MAJOR_REVISION BIT[31:24]
        BRANCH_REVISION BIT[23:16]
        MINOR_REVISION BIT[15:8]
        ECO_REVISION BIT[7:0]

GLOBAL_CNTL ADDRESS 0x0004 RW
GLOBAL_CNTL RESET_VALUE 0x00000000
        TARGET_DDR_CHANNEL BIT[2]
                DDR_CHANNEL_0 VALUE 0x0
                DDR_CHANNEL_1 VALUE 0x1
        TARGET_DOMAIN BIT[1]
                REGISTERS_IN_DDR_DOMAIN VALUE 0x0
                REGISTERS_IN_QSB_DOMAIN VALUE 0x1
        TEST_EN BIT[0]
                DISABLE_DTE VALUE 0x0
                ENABLE_DTE VALUE 0x1

PROGRAM_CNTL ADDRESS 0x000C RW
PROGRAM_CNTL RESET_VALUE 0x00000000
        LOAD_ADDR BIT[17]
                NO_ACTION VALUE 0x0
                LOAD_PROGRAM_COUNTER VALUE 0x1
        GO BIT[16]
                STOP_EXECUTING_THE_CURRENT_RUNNING_TEST_PROGRAM VALUE 0x0
                CONTINUE_EXECUTING_A_TEST_PROGRAM_FROM_CURRENT_LOCATION VALUE 0x1
        START_ADDR BIT[15:0]

REG_CNTL ADDRESS 0x0010 RW
REG_CNTL RESET_VALUE 0x00000000
        MODE BIT[24:20]
        SET_MODE BIT[18]
                NO_SET_MODE VALUE 0x0
                SET_MODE VALUE 0x1
        RD BIT[17]
                NO_READ VALUE 0x0
                READ VALUE 0x1
        WR BIT[16]
                NO_WRITE VALUE 0x0
                WRITE VALUE 0x1
        REG_LIST BIT[15:0]

REG_DATA ADDRESS 0x0014 RW
REG_DATA RESET_VALUE 0x00000000
        DATA BIT[31:0]

TEST_STATUS_DDR ADDRESS 0x0020 R
TEST_STATUS_DDR RESET_VALUE 0x0000003F
        GPIO_OUT BIT[31:30]
        DMA_IN_PROGRESS BIT[15]
                DMA_ENGINE_IS_NOT_RUNNING VALUE 0x0
                DMA_ENGINE_IS_RUNNING VALUE 0x1
        PROGRAM_FINISHED BIT[14]
                PROGRAM_IN_NOT_FINISHED VALUE 0x0
                PROGRAM_IS_FINISHED VALUE 0x1
        GPIO_IN1 BIT[13]
                CURRENT_VALUE_OF_GPIO_INPUT_1_IS_0 VALUE 0x0
                CURRENT_VALUE_OF_GPIO_INPUT_1_IS_1 VALUE 0x1
        GPIO_IN0 BIT[12]
                CURRENT_VALUE_OF_GPIO_INPUT_0_IS_0 VALUE 0x0
                CURRENT_VALUE_OF_GPIO_INPUT_0_IS_1 VALUE 0x1
        TGR_EQUAL_MRD_MWD BIT[5]
                CONTENT_OF_TGR_MRD0_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD0_OR_CONTENT_OF_TGR_MRD1_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD1_OR_CONTENT_OF_TGR_MRD2_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD2_OR_CONTENT_OF_TGR_MRD3_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD3 VALUE 0x0
                CONTENT_OF_TGR_MRD0_EQUALS_TO_CONTENT_OF_TGR_MWD0_AND_CONTENT_OF_TGR_MRD1_EQUALS_TO_CONTENT_OF_TGR_MWD1_AND_CONTENT_OF_TGR_MRD2_EQUALS_TO_CONTENT_OF_TGR_MWD2_AND_CONTENT_OF_TGR_MRD3_EQUALS_TO_CONTENT_OF_TGR_MWD3 VALUE 0x1
        TGR_EQUAL_MIA BIT[4]
                CONTENTS_OF_TGR_MIA0_NOT_EQUAL_TO_TGR_MIA1 VALUE 0x0
                CONTENTS_OF_TGR_MIA0_EQUALS_TO_TGR_MIA1 VALUE 0x1
        TGR_IS_ZERO_MIA1 BIT[3]
                CONTENTS_OF_TGR_MIA1_IS_NOT_ZERO VALUE 0x0
                CONTENTS_OF_TGR_MIA1_IS_ZERO VALUE 0x1
        TGR_IS_ZERO_MIA0 BIT[2]
                CONTENTS_OF_TGR_MIA0_IS_NOT_ZERO VALUE 0x0
                CONTENTS_OF_TGR_MIA0_IS_ZERO VALUE 0x1
        TGR_IS_ZERO_MIC BIT[1]
                CONTENTS_OF_TGR_MIC_IS_NOT_ZERO VALUE 0x0
                CONTENTS_OF_TGR_MIC_IS_ZERO VALUE 0x1
        TGR_IS_ZERO_MRD BIT[0]
                CONTENTS_OF_TGR_MRD0_OR_TGR_MRD1OR_TGR_MRD2_OR_TGR_MRD3_ARE_NOT_ZERO VALUE 0x0
                CONTENTS_OF_TGR_MRD0_AND_TGR_MRD1_AND_TGR_MRD2_AND_TGR_MRD3_ARE_ZERO VALUE 0x1

TEST_STATUS_QSB ADDRESS 0x0024 R
TEST_STATUS_QSB RESET_VALUE 0x0000003F
        GPIO_OUT BIT[31:30]
        DMA_IN_PROGRESS BIT[15]
                DMA_ENGINE_IS_NOT_RUNNING VALUE 0x0
                DMA_ENGINE_IS_RUNNING VALUE 0x1
        PROGRAM_FINISHED BIT[14]
                PROGRAM_IN_NOT_FINISHED VALUE 0x0
                PROGRAM_IS_FINISHED VALUE 0x1
        GPIO_IN1 BIT[13]
                CURRENT_VALUE_OF_GPIO_INPUT_1_IS_0 VALUE 0x0
                CURRENT_VALUE_OF_GPIO_INPUT_1_IS_1 VALUE 0x1
        GPIO_IN0 BIT[12]
                CURRENT_VALUE_OF_GPIO_INPUT_0_IS_0 VALUE 0x0
                CURRENT_VALUE_OF_GPIO_INPUT_0_IS_1 VALUE 0x1
        QSB_RRESP BIT[11:10]
        QSB_BRESP BIT[9:8]
        QTG_WDATA_DONE BIT[7]
                CURRENT_QSB_WRITE_DATA_HAS_BEEN_SENT VALUE 0x0
                CURRENT_QSB_WRITE_DATA_IS_STILL_BEING_SENT VALUE 0x1
        QTG_CMD_DONE BIT[6]
                CURRENT_COMMAND_IS_FINISHED VALUE 0x0
                CURRENT_COMMAND_IS_STILL_BEING_EXECUTED VALUE 0x1
        TGR_EQUAL_QRD_QWD BIT[5]
                CONTENT_OF_TGR_QRD0_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD0_OR_CONTENT_OF_TGR_QRD1_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD1_OR_CONTENT_OF_TGR_QRD2_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD2_OR_CONTENT_OF_TGR_QRD3_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD3 VALUE 0x0
                CONTENT_OF_TGR_QRD0_EQUALS_TO_CONTENT_OF_TGR_QWD0_AND_CONTENT_OF_TGR_QRD1_EQUALS_TO_CONTENT_OF_TGR_QWD1_AND_CONTENT_OF_TGR_QRD2_EQUALS_TO_CONTENT_OF_TGR_QWD2_AND_CONTENT_OF_TGR_QRD3_EQUALS_TO_CONTENT_OF_TGR_QWD3 VALUE 0x1
        TGR_EQUAL_QIA BIT[4]
                CONTENTS_OF_TGR_QIA0_NOT_EQUAL_TO_TGR_QIA1 VALUE 0x0
                CONTENTS_OF_TGR_QIA0_EQUALS_TO_TGR_QIA1 VALUE 0x1
        TGR_IS_ZERO_QIA1 BIT[3]
                CONTENTS_OF_TGR_QIA1_IS_NOT_ZERO VALUE 0x0
                CONTENTS_OF_TGR_QIA1_IS_ZERO VALUE 0x1
        TGR_IS_ZERO_QIA0 BIT[2]
                CONTENTS_OF_TGR_QIA0_IS_NOT_ZERO VALUE 0x0
                CONTENTS_OF_TGR_QIA0_IS_ZERO VALUE 0x1
        TGR_IS_ZERO_QIC BIT[1]
                CONTENTS_OF_TGR_QIC_IS_NOT_ZERO VALUE 0x0
                CONTENTS_OF_TGR_QIC_IS_ZERO VALUE 0x1
        TGR_IS_ZERO_QRD BIT[0]
                CONTENTS_OF_TGR_QRD0_OR_TGR_QRD1_OR_TGR_QRD2_OR_TGR_QRD3_ARE_NOT_ZERO VALUE 0x0
                CONTENTS_OF_TGR_QRD0_AND_TGR_QRD1_AND_TGR_QRD2_AND_TGR_QRD3_ARE_ZERO VALUE 0x1

TEST_MEM_CNTL ADDRESS 0x0030 RW
TEST_MEM_CNTL RESET_VALUE 0x00000000
        AUTO_ADDR_INC BIT[18]
                REGULAR_MEMORY_ACCESS_MODE VALUE 0x0
                AUTO_ADDRESS_INCREMENTING_MODE VALUE 0x1
        WR BIT[17]
                NO_WRITE VALUE 0x0
                WRITE VALUE 0x1
        RD BIT[16]
                NO_READ VALUE 0x0
                READ VALUE 0x1
        ADDR BIT[15:0]

TEST_MEM_DATA_0 ADDRESS 0x0038 RW
TEST_MEM_DATA_0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

TEST_MEM_DATA_1 ADDRESS 0x003C RW
TEST_MEM_DATA_1 RESET_VALUE 0x00000000
        DATA BIT[31:0]

bimc_m_app_mport MODULE OFFSET=BIMC+0x00008000 MAX=BIMC+0x00008FFF APRE=BIMC_M_APP_MPORT_ SPRE=BIMC_M_APP_MPORT_ FPRE=BIMC_M_APP_MPORT_ BPRE=BIMC_M_APP_MPORT_ ABPRE=BIMC_M_APP_MPORT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_M_APP_MPORT
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000102
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                MASTERPORT VALUE 0x01
        TYPE BIT[7:0]
                MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
        SYNC_MODE BIT[31:24]
                ASYNC VALUE 0x00
                SYNC VALUE 0x01
                ISOSYNC VALUE 0x02
        CONNECTION_TYPE BIT[15:8]
                DIRECT VALUE 0x00
                CASCADE VALUE 0x01
        FUNCTIONALITY BIT[7:0]
                STUB VALUE 0x00
                OOO_ONLY VALUE 0x01
                INORDER VALUE 0x02
                REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        SWAY_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2A ADDRESS 0x0040 R
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
        M_DATA_WIDTH BIT[31:16]
        M_TID_WIDTH BIT[15:8]
        M_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_2B ADDRESS 0x0044 R
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
        C_DATA_WIDTH BIT[15:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
        RCH_DEPTH BIT[31:24]
        BCH_DEPTH BIT[23:16]
        WCH_DEPTH BIT[15:8]
        ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
        REORDER_BUFFER_DEPTH BIT[15:8]
        REORDER_TABLE_DEPTH BIT[7:0]

CONFIGURATION_INFO_5A ADDRESS 0x0070 R
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
        ACH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5B ADDRESS 0x0074 R
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
        WCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5C ADDRESS 0x0078 R
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
        BCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5D ADDRESS 0x007C R
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
        RCH_PIPELINE_STAGES BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        MASTER_CLOCK_GATING_EN BIT[1]
        CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
        MASTER_CLOCK_DEMETA_SEL BIT[1]
        CORE_CLOCK_DEMETA_SEL BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000012
        WR_GATHER_BEATS BIT[31:28]
        RD_GATHER_BEATS BIT[19:16]
        RCSSH BIT[15]
        RCOSH BIT[14]
        RCISH BIT[13]
        RCNSH BIT[12]
        RNCSSH BIT[11]
        RNCOSH BIT[10]
        RNCISH BIT[9]
        RNCNSH BIT[8]
        NARROW_WRITES BIT[4]
        FIODV BIT[2]
        FIOSO BIT[1]
        ORDERING_MODEL BIT[0]
                RELAXED VALUE 0x0
                STRICT VALUE 0x1

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
        REG BIT[2:0]

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
        PRIORITYLVL BIT[9:8]
        OVERRIDE_PRIORITYLVL BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        AREQPRIORITY BIT[25:24]
        AMEMTYPE BIT[18:16]
        ATRANSIENT BIT[12]
        ASHARED BIT[11]
        AREDIRECT BIT[10]
        AOOO BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_AREQPRIORITY BIT[6]
        OVERRIDE_AMEMTYPE BIT[5]
        OVERRIDE_ATRANSIENT BIT[4]
        OVERRIDE_ASHARED BIT[3]
        OVERRIDE_AREDIRECT BIT[2]
        OVERRIDE_AOOO BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0250 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        AREQPRIORITY BIT[25:24]
        AMEMTYPE BIT[18:16]
        ATRANSIENT BIT[12]
        ASHARED BIT[11]
        AREDIRECT BIT[10]
        AOOO BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_AREQPRIORITY BIT[6]
        OVERRIDE_AMEMTYPE BIT[5]
        OVERRIDE_ATRANSIENT BIT[4]
        OVERRIDE_ASHARED BIT[3]
        OVERRIDE_AREDIRECT BIT[2]
        OVERRIDE_AOOO BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x00043210
        INDEX BIT[19:0]

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x00043210
        INDEX BIT[19:0]

BWMON_ENABLE ADDRESS 0x0280 RW
BWMON_ENABLE RESET_VALUE 0x80000000
        CLEAR_ON_INTR BIT[31]
        ENABLE BIT[0]

BWMON_CLEAR ADDRESS 0x0284 W
BWMON_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[0]

BWMON_BYTE_COUNT ADDRESS 0x0288 R
BWMON_BYTE_COUNT RESET_VALUE 0x00000000
        BYTE_COUNT BIT[31:0]

BWMON_THRESHOLD ADDRESS 0x0290 RW
BWMON_THRESHOLD RESET_VALUE 0xFFFFFFFF
        THRESHOLD BIT[31:0]

BWMON_MID_MASK ADDRESS 0x0298 RW
BWMON_MID_MASK RESET_VALUE 0x00000000
        MASK BIT[15:0]

BWMON_MID_MATCH ADDRESS 0x029C RW
BWMON_MID_MATCH RESET_VALUE 0x00000000
        MATCH BIT[15:0]

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0xFF0F0000
        QOS_POLICY_SEL BIT[31:24]
        QOS_POLICY_SYNC_RATE BIT[19:16]
        ENABLE BIT[0]

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

STATUS_2A ADDRESS 0x0420 R
STATUS_2A RESET_VALUE 0x00000000
        WR_PENDING_PRE_BUF BIT[23:16]
        RD_PENDING_PRE_BUF BIT[7:0]

STATUS_2B ADDRESS 0x0424 R
STATUS_2B RESET_VALUE 0x00000000
        WR_PENDING_POST_BUF BIT[23:16]
        RD_PENDING_POST_BUF BIT[7:0]

STATUS_3A ADDRESS 0x0430 R
STATUS_3A RESET_VALUE 0x55111111
        RCB_DATA_RD_FULL BIT[31]
        RCB_DATA_RD_EMPTY BIT[30]
        RCB_CTRL_RD_FULL BIT[29]
        RCB_CTRL_RD_EMPTY BIT[28]
        RCB_DATA_WR_FULL BIT[27]
        RCB_DATA_WR_EMPTY BIT[26]
        RCB_CTRL_WR_FULL BIT[25]
        RCB_CTRL_WR_EMPTY BIT[24]
        BCB_RD_FULL BIT[21]
        BCB_RD_EMPTY BIT[20]
        BCB_WR_FULL BIT[17]
        BCB_WR_EMPTY BIT[16]
        WCB_RD_FULL BIT[13]
        WCB_RD_EMPTY BIT[12]
        WCB_WR_FULL BIT[9]
        WCB_WR_EMPTY BIT[8]
        ACB_RD_FULL BIT[5]
        ACB_RD_EMPTY BIT[4]
        ACB_WR_FULL BIT[1]
        ACB_WR_EMPTY BIT[0]

STATUS_3B ADDRESS 0x0434 R
STATUS_3B RESET_VALUE 0x00111111
        RGB_RD_FULL BIT[21]
        RGB_RD_EMPTY BIT[20]
        RGB_WR_FULL BIT[17]
        RGB_WR_EMPTY BIT[16]
        W2AB_RD_FULL BIT[13]
        W2AB_RD_EMPTY BIT[12]
        W2AB_WR_FULL BIT[9]
        W2AB_WR_EMPTY BIT[8]
        A2WB_RD_FULL BIT[5]
        A2WB_RD_EMPTY BIT[4]
        A2WB_WR_FULL BIT[1]
        A2WB_WR_EMPTY BIT[0]

BKE1_ENABLE ADDRESS 0x0800 RW
BKE1_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE1_GRANT_PERIOD ADDRESS 0x0804 RW
BKE1_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE1_GRANT_COUNT ADDRESS 0x0808 RW
BKE1_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE1_THRESHOLD_HIGH ADDRESS 0x0820 RW
BKE1_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_THRESHOLD_MEDIUM ADDRESS 0x0824 RW
BKE1_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_THRESHOLD_LOW ADDRESS 0x0828 RW
BKE1_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_HEALTH_0 ADDRESS 0x0840 RW
BKE1_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_1 ADDRESS 0x0844 RW
BKE1_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_2 ADDRESS 0x0848 RW
BKE1_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_3 ADDRESS 0x084C RW
BKE1_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_ENABLE ADDRESS 0x0900 RW
BKE2_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE2_GRANT_PERIOD ADDRESS 0x0904 RW
BKE2_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE2_GRANT_COUNT ADDRESS 0x0908 RW
BKE2_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE2_THRESHOLD_HIGH ADDRESS 0x0920 RW
BKE2_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_THRESHOLD_MEDIUM ADDRESS 0x0924 RW
BKE2_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_THRESHOLD_LOW ADDRESS 0x0928 RW
BKE2_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_HEALTH_0 ADDRESS 0x0940 RW
BKE2_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_1 ADDRESS 0x0944 RW
BKE2_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_2 ADDRESS 0x0948 RW
BKE2_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_3 ADDRESS 0x094C RW
BKE2_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_ENABLE ADDRESS 0x0A00 RW
BKE3_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE3_GRANT_PERIOD ADDRESS 0x0A04 RW
BKE3_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE3_GRANT_COUNT ADDRESS 0x0A08 RW
BKE3_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE3_THRESHOLD_HIGH ADDRESS 0x0A20 RW
BKE3_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_THRESHOLD_MEDIUM ADDRESS 0x0A24 RW
BKE3_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_THRESHOLD_LOW ADDRESS 0x0A28 RW
BKE3_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_HEALTH_0 ADDRESS 0x0A40 RW
BKE3_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_1 ADDRESS 0x0A44 RW
BKE3_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_2 ADDRESS 0x0A48 RW
BKE3_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_3 ADDRESS 0x0A4C RW
BKE3_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

bimc_m_app_prof MODULE OFFSET=BIMC+0x00009000 MAX=BIMC+0x00009FFF APRE=BIMC_M_APP_PROF_ SPRE=BIMC_M_APP_PROF_ FPRE=BIMC_M_APP_PROF_ BPRE=BIMC_M_APP_PROF_ ABPRE=BIMC_M_APP_PROF_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_M_APP_PROF
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000202
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                PROFILING VALUE 0x02
        TYPE BIT[7:0]
                MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
        TENURE_WIDTH BIT[31:24]
        TRACKING_TABLE_DEPTH BIT[23:16]
        SCALING_FACTOR BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        PIPE2_ACH_DEPTH BIT[23:16]
        PIPE1_ACH_DEPTH BIT[15:8]
        PIPE0_ACH_DEPTH BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        TENURE_CLOCK_GATING_EN BIT[1]
        EVENT_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
        WR_TENURE_MODE BIT[25:24]
                WR_CMD_TO_BRESP VALUE 0x0
                WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
                WR_CMD_HANDSHAKE VALUE 0x2
                WR_RESP_HANDSHAKE VALUE 0x3
        RD_TENURE_MODE BIT[17:16]
                RD_CMD_TO_FIRST_RDATA VALUE 0x0
                RD_CMD_TO_LAST_RDATA VALUE 0x1
                RD_CMD_HANDSHAKE VALUE 0x2
                RD_DATA_HANDSHAKE VALUE 0x3
        PROFILING_EN BIT[0]

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

SWAY_SELECT ADDRESS 0x0220 RW
SWAY_SELECT RESET_VALUE 0x00000000
        SWAY BIT[2:0]

MID_MASK ADDRESS 0x0230 RW
MID_MASK RESET_VALUE 0x00000000
        MID_MASK BIT[15:0]

MID_MATCH ADDRESS 0x0234 RW
MID_MATCH RESET_VALUE 0x00000000
        MID_MATCH BIT[15:0]

MID_INV_MATCH ADDRESS 0x0238 RW
MID_INV_MATCH RESET_VALUE 0x00000000
        MID_INV_MATCH BIT[0]

ADDR_MASK_LOWER ADDRESS 0x0240 RW
ADDR_MASK_LOWER RESET_VALUE 0x00000000
        ADDR_MASK_LOWER BIT[31:10]

ADDR_MASK_UPPER ADDRESS 0x0244 R
ADDR_MASK_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

ADDR_MATCH_LOWER ADDRESS 0x0248 RW
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
        ADDR_MATCH_LOWER BIT[31:10]

ADDR_MATCH_UPPER ADDRESS 0x024C R
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

ADDR_INV_MATCH ADDRESS 0x0250 RW
ADDR_INV_MATCH RESET_VALUE 0x00000000
        ADDR_INV_MATCH BIT[0]

ACH_MASK_0 ADDRESS 0x0260 RW
ACH_MASK_0 RESET_VALUE 0x00000000
        AINNERSHARED_MASK BIT[24]
        AFULL_MASK BIT[16]
        AEXCLUSIVE_MASK BIT[8]
        ABURST_MASK BIT[0]

ACH_MATCH_0 ADDRESS 0x0264 RW
ACH_MATCH_0 RESET_VALUE 0x00000000
        AINNERSHARED_MATCH BIT[24]
        AFULL_MATCH BIT[16]
        AEXCLUSIVE_MATCH BIT[8]
        ABURST_MATCH BIT[0]

ACH_MASK_1 ADDRESS 0x0270 RW
ACH_MASK_1 RESET_VALUE 0x00000000
        AMSSSELFAUTH_MASK BIT[24]
        AMEMTYPE_MASK BIT[18:16]
        ALEN_MASK BIT[11:8]
        AINST_MASK BIT[0]

ACH_MATCH_1 ADDRESS 0x0274 RW
ACH_MATCH_1 RESET_VALUE 0x00000000
        AMSSSELFAUTH_MATCH BIT[24]
        AMEMTYPE_MATCH BIT[18:16]
        ALEN_MATCH BIT[11:8]
        AINST_MATCH BIT[0]

ACH_INV_MATCH_1 ADDRESS 0x0278 RW
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
        AMEMTYPE_INV_MATCH BIT[16]
        ALEN_INV_MATCH BIT[8]

ACH_MASK_2 ADDRESS 0x0280 RW
ACH_MASK_2 RESET_VALUE 0x00000000
        APROTNS_MASK BIT[24]
        APRIV_MASK BIT[16]
        AOOO_MASK BIT[8]
        ANOALLOCATE_MASK BIT[0]

ACH_MATCH_2 ADDRESS 0x0284 RW
ACH_MATCH_2 RESET_VALUE 0x00000000
        APROTNS_MATCH BIT[24]
        APRIV_MATCH BIT[16]
        AOOO_MATCH BIT[8]
        ANOALLOCATE_MATCH BIT[0]

ACH_MASK_3 ADDRESS 0x0290 RW
ACH_MASK_3 RESET_VALUE 0x00000000
        ASHARED_MASK BIT[24]
        AREQPRIORITY_MASK BIT[17:16]
        AREDIRECT_MASK BIT[8]
        ARDBEATNDXEN_MASK BIT[0]

ACH_MATCH_3 ADDRESS 0x0294 RW
ACH_MATCH_3 RESET_VALUE 0x00000000
        ASHARED_MATCH BIT[24]
        AREQPRIORITY_MATCH BIT[17:16]
        AREDIRECT_MATCH BIT[8]
        ARDBEATNDXEN_MATCH BIT[0]

ACH_INV_MATCH_3 ADDRESS 0x0298 RW
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
        AREQPRIORITY_INV_MATCH BIT[16]

ACH_MASK_4 ADDRESS 0x02A0 RW
ACH_MASK_4 RESET_VALUE 0x00000000
        AWRITE_MASK BIT[24]
        AVMID_MASK BIT[20:16]
        ATRANSIENT_MASK BIT[8]
        ASIZE_MASK BIT[2:0]

ACH_MATCH_4 ADDRESS 0x02A4 RW
ACH_MATCH_4 RESET_VALUE 0x00000000
        AWRITE_MATCH BIT[24]
        AVMID_MATCH BIT[20:16]
        ATRANSIENT_MATCH BIT[8]
        ASIZE_MATCH BIT[2:0]

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
        AVMID_INV_MATCH BIT[16]
        ASIZE_INV_MATCH BIT[0]

BCH_MASK ADDRESS 0x0300 RW
BCH_MASK RESET_VALUE 0x00000000
        BRESP_MASK BIT[1:0]

BCH_MATCH ADDRESS 0x0304 RW
BCH_MATCH RESET_VALUE 0x00000000
        BRESP_MATCH BIT[1:0]

BCH_INV_MATCH ADDRESS 0x0308 RW
BCH_INV_MATCH RESET_VALUE 0x00000000
        BRESP_INV_MATCH BIT[0]

RCH_MASK ADDRESS 0x0340 RW
RCH_MASK RESET_VALUE 0x00000000
        RLAST_MASK BIT[8]
        RRESP_MASK BIT[1:0]

RCH_MATCH ADDRESS 0x0344 RW
RCH_MATCH RESET_VALUE 0x00000000
        RLAST_MATCH BIT[8]
        RRESP_MATCH BIT[1:0]

RCH_INV_MATCH ADDRESS 0x0348 RW
RCH_INV_MATCH RESET_VALUE 0x00000000
        RRESP_INV_MATCH BIT[0]

RD_STATUS_n(n):(0)-(0) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R
RD_STATUS_0 RESET_VALUE 0x00000000
        RD_OUTSTANDING_OVERFLOW BIT[31]
        RD_OUTSTANDING_UNDERFLOW BIT[30]
        RD_OUTSTANDING_MAX BIT[7:0]

WR_STATUS_n(n):(0)-(0) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R
WR_STATUS_0 RESET_VALUE 0x00000000
        WR_OUTSTANDING_OVERFLOW BIT[31]
        WR_OUTSTANDING_UNDERFLOW BIT[30]
        WR_OUTSTANDING_MAX BIT[7:0]

bimc_m_dsp_mport MODULE OFFSET=BIMC+0x0000C000 MAX=BIMC+0x0000CFFF APRE=BIMC_M_DSP_MPORT_ SPRE=BIMC_M_DSP_MPORT_ FPRE=BIMC_M_DSP_MPORT_ BPRE=BIMC_M_DSP_MPORT_ ABPRE=BIMC_M_DSP_MPORT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_M_DSP_MPORT
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000102
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                MASTERPORT VALUE 0x01
        TYPE BIT[7:0]
                MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
        SYNC_MODE BIT[31:24]
                ASYNC VALUE 0x00
                SYNC VALUE 0x01
                ISOSYNC VALUE 0x02
        CONNECTION_TYPE BIT[15:8]
                DIRECT VALUE 0x00
                CASCADE VALUE 0x01
        FUNCTIONALITY BIT[7:0]
                STUB VALUE 0x00
                OOO_ONLY VALUE 0x01
                INORDER VALUE 0x02
                REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        SWAY_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2A ADDRESS 0x0040 R
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
        M_DATA_WIDTH BIT[31:16]
        M_TID_WIDTH BIT[15:8]
        M_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_2B ADDRESS 0x0044 R
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
        C_DATA_WIDTH BIT[15:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
        RCH_DEPTH BIT[31:24]
        BCH_DEPTH BIT[23:16]
        WCH_DEPTH BIT[15:8]
        ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
        REORDER_BUFFER_DEPTH BIT[15:8]
        REORDER_TABLE_DEPTH BIT[7:0]

CONFIGURATION_INFO_5A ADDRESS 0x0070 R
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
        ACH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5B ADDRESS 0x0074 R
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
        WCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5C ADDRESS 0x0078 R
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
        BCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5D ADDRESS 0x007C R
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
        RCH_PIPELINE_STAGES BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        MASTER_CLOCK_GATING_EN BIT[1]
        CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
        MASTER_CLOCK_DEMETA_SEL BIT[1]
        CORE_CLOCK_DEMETA_SEL BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000012
        WR_GATHER_BEATS BIT[31:28]
        RD_GATHER_BEATS BIT[19:16]
        RCSSH BIT[15]
        RCOSH BIT[14]
        RCISH BIT[13]
        RCNSH BIT[12]
        RNCSSH BIT[11]
        RNCOSH BIT[10]
        RNCISH BIT[9]
        RNCNSH BIT[8]
        NARROW_WRITES BIT[4]
        FIODV BIT[2]
        FIOSO BIT[1]
        ORDERING_MODEL BIT[0]
                RELAXED VALUE 0x0
                STRICT VALUE 0x1

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
        REG BIT[2:0]

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
        PRIORITYLVL BIT[9:8]
        OVERRIDE_PRIORITYLVL BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        AREQPRIORITY BIT[25:24]
        AMEMTYPE BIT[18:16]
        ATRANSIENT BIT[12]
        ASHARED BIT[11]
        AREDIRECT BIT[10]
        AOOO BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_AREQPRIORITY BIT[6]
        OVERRIDE_AMEMTYPE BIT[5]
        OVERRIDE_ATRANSIENT BIT[4]
        OVERRIDE_ASHARED BIT[3]
        OVERRIDE_AREDIRECT BIT[2]
        OVERRIDE_AOOO BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0250 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        AREQPRIORITY BIT[25:24]
        AMEMTYPE BIT[18:16]
        ATRANSIENT BIT[12]
        ASHARED BIT[11]
        AREDIRECT BIT[10]
        AOOO BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_AREQPRIORITY BIT[6]
        OVERRIDE_AMEMTYPE BIT[5]
        OVERRIDE_ATRANSIENT BIT[4]
        OVERRIDE_ASHARED BIT[3]
        OVERRIDE_AREDIRECT BIT[2]
        OVERRIDE_AOOO BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x00043210
        INDEX BIT[19:0]

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x00043210
        INDEX BIT[19:0]

BWMON_ENABLE ADDRESS 0x0280 RW
BWMON_ENABLE RESET_VALUE 0x80000000
        CLEAR_ON_INTR BIT[31]
        ENABLE BIT[0]

BWMON_CLEAR ADDRESS 0x0284 W
BWMON_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[0]

BWMON_BYTE_COUNT ADDRESS 0x0288 R
BWMON_BYTE_COUNT RESET_VALUE 0x00000000
        BYTE_COUNT BIT[31:0]

BWMON_THRESHOLD ADDRESS 0x0290 RW
BWMON_THRESHOLD RESET_VALUE 0xFFFFFFFF
        THRESHOLD BIT[31:0]

BWMON_MID_MASK ADDRESS 0x0298 RW
BWMON_MID_MASK RESET_VALUE 0x00000000
        MASK BIT[15:0]

BWMON_MID_MATCH ADDRESS 0x029C RW
BWMON_MID_MATCH RESET_VALUE 0x00000000
        MATCH BIT[15:0]

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0xFF0F0000
        QOS_POLICY_SEL BIT[31:24]
        QOS_POLICY_SYNC_RATE BIT[19:16]
        ENABLE BIT[0]

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

STATUS_2A ADDRESS 0x0420 R
STATUS_2A RESET_VALUE 0x00000000
        WR_PENDING_PRE_BUF BIT[23:16]
        RD_PENDING_PRE_BUF BIT[7:0]

STATUS_2B ADDRESS 0x0424 R
STATUS_2B RESET_VALUE 0x00000000
        WR_PENDING_POST_BUF BIT[23:16]
        RD_PENDING_POST_BUF BIT[7:0]

STATUS_3A ADDRESS 0x0430 R
STATUS_3A RESET_VALUE 0x55111111
        RCB_DATA_RD_FULL BIT[31]
        RCB_DATA_RD_EMPTY BIT[30]
        RCB_CTRL_RD_FULL BIT[29]
        RCB_CTRL_RD_EMPTY BIT[28]
        RCB_DATA_WR_FULL BIT[27]
        RCB_DATA_WR_EMPTY BIT[26]
        RCB_CTRL_WR_FULL BIT[25]
        RCB_CTRL_WR_EMPTY BIT[24]
        BCB_RD_FULL BIT[21]
        BCB_RD_EMPTY BIT[20]
        BCB_WR_FULL BIT[17]
        BCB_WR_EMPTY BIT[16]
        WCB_RD_FULL BIT[13]
        WCB_RD_EMPTY BIT[12]
        WCB_WR_FULL BIT[9]
        WCB_WR_EMPTY BIT[8]
        ACB_RD_FULL BIT[5]
        ACB_RD_EMPTY BIT[4]
        ACB_WR_FULL BIT[1]
        ACB_WR_EMPTY BIT[0]

STATUS_3B ADDRESS 0x0434 R
STATUS_3B RESET_VALUE 0x00111111
        RGB_RD_FULL BIT[21]
        RGB_RD_EMPTY BIT[20]
        RGB_WR_FULL BIT[17]
        RGB_WR_EMPTY BIT[16]
        W2AB_RD_FULL BIT[13]
        W2AB_RD_EMPTY BIT[12]
        W2AB_WR_FULL BIT[9]
        W2AB_WR_EMPTY BIT[8]
        A2WB_RD_FULL BIT[5]
        A2WB_RD_EMPTY BIT[4]
        A2WB_WR_FULL BIT[1]
        A2WB_WR_EMPTY BIT[0]

BKE1_ENABLE ADDRESS 0x0800 RW
BKE1_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE1_GRANT_PERIOD ADDRESS 0x0804 RW
BKE1_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE1_GRANT_COUNT ADDRESS 0x0808 RW
BKE1_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE1_THRESHOLD_HIGH ADDRESS 0x0820 RW
BKE1_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_THRESHOLD_MEDIUM ADDRESS 0x0824 RW
BKE1_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_THRESHOLD_LOW ADDRESS 0x0828 RW
BKE1_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_HEALTH_0 ADDRESS 0x0840 RW
BKE1_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_1 ADDRESS 0x0844 RW
BKE1_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_2 ADDRESS 0x0848 RW
BKE1_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_3 ADDRESS 0x084C RW
BKE1_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_ENABLE ADDRESS 0x0900 RW
BKE2_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE2_GRANT_PERIOD ADDRESS 0x0904 RW
BKE2_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE2_GRANT_COUNT ADDRESS 0x0908 RW
BKE2_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE2_THRESHOLD_HIGH ADDRESS 0x0920 RW
BKE2_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_THRESHOLD_MEDIUM ADDRESS 0x0924 RW
BKE2_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_THRESHOLD_LOW ADDRESS 0x0928 RW
BKE2_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_HEALTH_0 ADDRESS 0x0940 RW
BKE2_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_1 ADDRESS 0x0944 RW
BKE2_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_2 ADDRESS 0x0948 RW
BKE2_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_3 ADDRESS 0x094C RW
BKE2_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_ENABLE ADDRESS 0x0A00 RW
BKE3_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE3_GRANT_PERIOD ADDRESS 0x0A04 RW
BKE3_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE3_GRANT_COUNT ADDRESS 0x0A08 RW
BKE3_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE3_THRESHOLD_HIGH ADDRESS 0x0A20 RW
BKE3_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_THRESHOLD_MEDIUM ADDRESS 0x0A24 RW
BKE3_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_THRESHOLD_LOW ADDRESS 0x0A28 RW
BKE3_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_HEALTH_0 ADDRESS 0x0A40 RW
BKE3_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_1 ADDRESS 0x0A44 RW
BKE3_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_2 ADDRESS 0x0A48 RW
BKE3_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_3 ADDRESS 0x0A4C RW
BKE3_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

bimc_m_dsp_prof MODULE OFFSET=BIMC+0x0000D000 MAX=BIMC+0x0000DFFF APRE=BIMC_M_DSP_PROF_ SPRE=BIMC_M_DSP_PROF_ FPRE=BIMC_M_DSP_PROF_ BPRE=BIMC_M_DSP_PROF_ ABPRE=BIMC_M_DSP_PROF_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_M_DSP_PROF
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000202
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                PROFILING VALUE 0x02
        TYPE BIT[7:0]
                MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
        TENURE_WIDTH BIT[31:24]
        TRACKING_TABLE_DEPTH BIT[23:16]
        SCALING_FACTOR BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        PIPE2_ACH_DEPTH BIT[23:16]
        PIPE1_ACH_DEPTH BIT[15:8]
        PIPE0_ACH_DEPTH BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        TENURE_CLOCK_GATING_EN BIT[1]
        EVENT_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
        WR_TENURE_MODE BIT[25:24]
                WR_CMD_TO_BRESP VALUE 0x0
                WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
                WR_CMD_HANDSHAKE VALUE 0x2
                WR_RESP_HANDSHAKE VALUE 0x3
        RD_TENURE_MODE BIT[17:16]
                RD_CMD_TO_FIRST_RDATA VALUE 0x0
                RD_CMD_TO_LAST_RDATA VALUE 0x1
                RD_CMD_HANDSHAKE VALUE 0x2
                RD_DATA_HANDSHAKE VALUE 0x3
        PROFILING_EN BIT[0]

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

SWAY_SELECT ADDRESS 0x0220 RW
SWAY_SELECT RESET_VALUE 0x00000000
        SWAY BIT[2:0]

MID_MASK ADDRESS 0x0230 RW
MID_MASK RESET_VALUE 0x00000000
        MID_MASK BIT[15:0]

MID_MATCH ADDRESS 0x0234 RW
MID_MATCH RESET_VALUE 0x00000000
        MID_MATCH BIT[15:0]

MID_INV_MATCH ADDRESS 0x0238 RW
MID_INV_MATCH RESET_VALUE 0x00000000
        MID_INV_MATCH BIT[0]

ADDR_MASK_LOWER ADDRESS 0x0240 RW
ADDR_MASK_LOWER RESET_VALUE 0x00000000
        ADDR_MASK_LOWER BIT[31:10]

ADDR_MASK_UPPER ADDRESS 0x0244 R
ADDR_MASK_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

ADDR_MATCH_LOWER ADDRESS 0x0248 RW
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
        ADDR_MATCH_LOWER BIT[31:10]

ADDR_MATCH_UPPER ADDRESS 0x024C R
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

ADDR_INV_MATCH ADDRESS 0x0250 RW
ADDR_INV_MATCH RESET_VALUE 0x00000000
        ADDR_INV_MATCH BIT[0]

ACH_MASK_0 ADDRESS 0x0260 RW
ACH_MASK_0 RESET_VALUE 0x00000000
        AINNERSHARED_MASK BIT[24]
        AFULL_MASK BIT[16]
        AEXCLUSIVE_MASK BIT[8]
        ABURST_MASK BIT[0]

ACH_MATCH_0 ADDRESS 0x0264 RW
ACH_MATCH_0 RESET_VALUE 0x00000000
        AINNERSHARED_MATCH BIT[24]
        AFULL_MATCH BIT[16]
        AEXCLUSIVE_MATCH BIT[8]
        ABURST_MATCH BIT[0]

ACH_MASK_1 ADDRESS 0x0270 RW
ACH_MASK_1 RESET_VALUE 0x00000000
        AMSSSELFAUTH_MASK BIT[24]
        AMEMTYPE_MASK BIT[18:16]
        ALEN_MASK BIT[11:8]
        AINST_MASK BIT[0]

ACH_MATCH_1 ADDRESS 0x0274 RW
ACH_MATCH_1 RESET_VALUE 0x00000000
        AMSSSELFAUTH_MATCH BIT[24]
        AMEMTYPE_MATCH BIT[18:16]
        ALEN_MATCH BIT[11:8]
        AINST_MATCH BIT[0]

ACH_INV_MATCH_1 ADDRESS 0x0278 RW
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
        AMEMTYPE_INV_MATCH BIT[16]
        ALEN_INV_MATCH BIT[8]

ACH_MASK_2 ADDRESS 0x0280 RW
ACH_MASK_2 RESET_VALUE 0x00000000
        APROTNS_MASK BIT[24]
        APRIV_MASK BIT[16]
        AOOO_MASK BIT[8]
        ANOALLOCATE_MASK BIT[0]

ACH_MATCH_2 ADDRESS 0x0284 RW
ACH_MATCH_2 RESET_VALUE 0x00000000
        APROTNS_MATCH BIT[24]
        APRIV_MATCH BIT[16]
        AOOO_MATCH BIT[8]
        ANOALLOCATE_MATCH BIT[0]

ACH_MASK_3 ADDRESS 0x0290 RW
ACH_MASK_3 RESET_VALUE 0x00000000
        ASHARED_MASK BIT[24]
        AREQPRIORITY_MASK BIT[17:16]
        AREDIRECT_MASK BIT[8]
        ARDBEATNDXEN_MASK BIT[0]

ACH_MATCH_3 ADDRESS 0x0294 RW
ACH_MATCH_3 RESET_VALUE 0x00000000
        ASHARED_MATCH BIT[24]
        AREQPRIORITY_MATCH BIT[17:16]
        AREDIRECT_MATCH BIT[8]
        ARDBEATNDXEN_MATCH BIT[0]

ACH_INV_MATCH_3 ADDRESS 0x0298 RW
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
        AREQPRIORITY_INV_MATCH BIT[16]

ACH_MASK_4 ADDRESS 0x02A0 RW
ACH_MASK_4 RESET_VALUE 0x00000000
        AWRITE_MASK BIT[24]
        AVMID_MASK BIT[20:16]
        ATRANSIENT_MASK BIT[8]
        ASIZE_MASK BIT[2:0]

ACH_MATCH_4 ADDRESS 0x02A4 RW
ACH_MATCH_4 RESET_VALUE 0x00000000
        AWRITE_MATCH BIT[24]
        AVMID_MATCH BIT[20:16]
        ATRANSIENT_MATCH BIT[8]
        ASIZE_MATCH BIT[2:0]

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
        AVMID_INV_MATCH BIT[16]
        ASIZE_INV_MATCH BIT[0]

BCH_MASK ADDRESS 0x0300 RW
BCH_MASK RESET_VALUE 0x00000000
        BRESP_MASK BIT[1:0]

BCH_MATCH ADDRESS 0x0304 RW
BCH_MATCH RESET_VALUE 0x00000000
        BRESP_MATCH BIT[1:0]

BCH_INV_MATCH ADDRESS 0x0308 RW
BCH_INV_MATCH RESET_VALUE 0x00000000
        BRESP_INV_MATCH BIT[0]

RCH_MASK ADDRESS 0x0340 RW
RCH_MASK RESET_VALUE 0x00000000
        RLAST_MASK BIT[8]
        RRESP_MASK BIT[1:0]

RCH_MATCH ADDRESS 0x0344 RW
RCH_MATCH RESET_VALUE 0x00000000
        RLAST_MATCH BIT[8]
        RRESP_MATCH BIT[1:0]

RCH_INV_MATCH ADDRESS 0x0348 RW
RCH_INV_MATCH RESET_VALUE 0x00000000
        RRESP_INV_MATCH BIT[0]

RD_STATUS_n(n):(0)-(0) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R
RD_STATUS_0 RESET_VALUE 0x00000000
        RD_OUTSTANDING_OVERFLOW BIT[31]
        RD_OUTSTANDING_UNDERFLOW BIT[30]
        RD_OUTSTANDING_MAX BIT[7:0]

WR_STATUS_n(n):(0)-(0) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R
WR_STATUS_0 RESET_VALUE 0x00000000
        WR_OUTSTANDING_OVERFLOW BIT[31]
        WR_OUTSTANDING_UNDERFLOW BIT[30]
        WR_OUTSTANDING_MAX BIT[7:0]

bimc_m_mcdma_mport MODULE OFFSET=BIMC+0x00010000 MAX=BIMC+0x00010FFF APRE=BIMC_M_MCDMA_MPORT_ SPRE=BIMC_M_MCDMA_MPORT_ FPRE=BIMC_M_MCDMA_MPORT_ BPRE=BIMC_M_MCDMA_MPORT_ ABPRE=BIMC_M_MCDMA_MPORT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_M_MCDMA_MPORT
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000102
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                MASTERPORT VALUE 0x01
        TYPE BIT[7:0]
                MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
        SYNC_MODE BIT[31:24]
                ASYNC VALUE 0x00
                SYNC VALUE 0x01
                ISOSYNC VALUE 0x02
        CONNECTION_TYPE BIT[15:8]
                DIRECT VALUE 0x00
                CASCADE VALUE 0x01
        FUNCTIONALITY BIT[7:0]
                STUB VALUE 0x00
                OOO_ONLY VALUE 0x01
                INORDER VALUE 0x02
                REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        SWAY_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2A ADDRESS 0x0040 R
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
        M_DATA_WIDTH BIT[31:16]
        M_TID_WIDTH BIT[15:8]
        M_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_2B ADDRESS 0x0044 R
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
        C_DATA_WIDTH BIT[15:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
        RCH_DEPTH BIT[31:24]
        BCH_DEPTH BIT[23:16]
        WCH_DEPTH BIT[15:8]
        ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
        REORDER_BUFFER_DEPTH BIT[15:8]
        REORDER_TABLE_DEPTH BIT[7:0]

CONFIGURATION_INFO_5A ADDRESS 0x0070 R
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
        ACH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5B ADDRESS 0x0074 R
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
        WCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5C ADDRESS 0x0078 R
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
        BCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5D ADDRESS 0x007C R
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
        RCH_PIPELINE_STAGES BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        MASTER_CLOCK_GATING_EN BIT[1]
        CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
        MASTER_CLOCK_DEMETA_SEL BIT[1]
        CORE_CLOCK_DEMETA_SEL BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000012
        WR_GATHER_BEATS BIT[31:28]
        RD_GATHER_BEATS BIT[19:16]
        RCSSH BIT[15]
        RCOSH BIT[14]
        RCISH BIT[13]
        RCNSH BIT[12]
        RNCSSH BIT[11]
        RNCOSH BIT[10]
        RNCISH BIT[9]
        RNCNSH BIT[8]
        NARROW_WRITES BIT[4]
        FIODV BIT[2]
        FIOSO BIT[1]
        ORDERING_MODEL BIT[0]
                RELAXED VALUE 0x0
                STRICT VALUE 0x1

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
        REG BIT[2:0]

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
        PRIORITYLVL BIT[9:8]
        OVERRIDE_PRIORITYLVL BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        AREQPRIORITY BIT[25:24]
        AMEMTYPE BIT[18:16]
        ATRANSIENT BIT[12]
        ASHARED BIT[11]
        AREDIRECT BIT[10]
        AOOO BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_AREQPRIORITY BIT[6]
        OVERRIDE_AMEMTYPE BIT[5]
        OVERRIDE_ATRANSIENT BIT[4]
        OVERRIDE_ASHARED BIT[3]
        OVERRIDE_AREDIRECT BIT[2]
        OVERRIDE_AOOO BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0250 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        AREQPRIORITY BIT[25:24]
        AMEMTYPE BIT[18:16]
        ATRANSIENT BIT[12]
        ASHARED BIT[11]
        AREDIRECT BIT[10]
        AOOO BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_AREQPRIORITY BIT[6]
        OVERRIDE_AMEMTYPE BIT[5]
        OVERRIDE_ATRANSIENT BIT[4]
        OVERRIDE_ASHARED BIT[3]
        OVERRIDE_AREDIRECT BIT[2]
        OVERRIDE_AOOO BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x00043210
        INDEX BIT[19:0]

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x00043210
        INDEX BIT[19:0]

BWMON_ENABLE ADDRESS 0x0280 RW
BWMON_ENABLE RESET_VALUE 0x80000000
        CLEAR_ON_INTR BIT[31]
        ENABLE BIT[0]

BWMON_CLEAR ADDRESS 0x0284 W
BWMON_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[0]

BWMON_BYTE_COUNT ADDRESS 0x0288 R
BWMON_BYTE_COUNT RESET_VALUE 0x00000000
        BYTE_COUNT BIT[31:0]

BWMON_THRESHOLD ADDRESS 0x0290 RW
BWMON_THRESHOLD RESET_VALUE 0xFFFFFFFF
        THRESHOLD BIT[31:0]

BWMON_MID_MASK ADDRESS 0x0298 RW
BWMON_MID_MASK RESET_VALUE 0x00000000
        MASK BIT[15:0]

BWMON_MID_MATCH ADDRESS 0x029C RW
BWMON_MID_MATCH RESET_VALUE 0x00000000
        MATCH BIT[15:0]

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0xFF0F0000
        QOS_POLICY_SEL BIT[31:24]
        QOS_POLICY_SYNC_RATE BIT[19:16]
        ENABLE BIT[0]

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

STATUS_2A ADDRESS 0x0420 R
STATUS_2A RESET_VALUE 0x00000000
        WR_PENDING_PRE_BUF BIT[23:16]
        RD_PENDING_PRE_BUF BIT[7:0]

STATUS_2B ADDRESS 0x0424 R
STATUS_2B RESET_VALUE 0x00000000
        WR_PENDING_POST_BUF BIT[23:16]
        RD_PENDING_POST_BUF BIT[7:0]

STATUS_3A ADDRESS 0x0430 R
STATUS_3A RESET_VALUE 0x55111111
        RCB_DATA_RD_FULL BIT[31]
        RCB_DATA_RD_EMPTY BIT[30]
        RCB_CTRL_RD_FULL BIT[29]
        RCB_CTRL_RD_EMPTY BIT[28]
        RCB_DATA_WR_FULL BIT[27]
        RCB_DATA_WR_EMPTY BIT[26]
        RCB_CTRL_WR_FULL BIT[25]
        RCB_CTRL_WR_EMPTY BIT[24]
        BCB_RD_FULL BIT[21]
        BCB_RD_EMPTY BIT[20]
        BCB_WR_FULL BIT[17]
        BCB_WR_EMPTY BIT[16]
        WCB_RD_FULL BIT[13]
        WCB_RD_EMPTY BIT[12]
        WCB_WR_FULL BIT[9]
        WCB_WR_EMPTY BIT[8]
        ACB_RD_FULL BIT[5]
        ACB_RD_EMPTY BIT[4]
        ACB_WR_FULL BIT[1]
        ACB_WR_EMPTY BIT[0]

STATUS_3B ADDRESS 0x0434 R
STATUS_3B RESET_VALUE 0x00111111
        RGB_RD_FULL BIT[21]
        RGB_RD_EMPTY BIT[20]
        RGB_WR_FULL BIT[17]
        RGB_WR_EMPTY BIT[16]
        W2AB_RD_FULL BIT[13]
        W2AB_RD_EMPTY BIT[12]
        W2AB_WR_FULL BIT[9]
        W2AB_WR_EMPTY BIT[8]
        A2WB_RD_FULL BIT[5]
        A2WB_RD_EMPTY BIT[4]
        A2WB_WR_FULL BIT[1]
        A2WB_WR_EMPTY BIT[0]

BKE1_ENABLE ADDRESS 0x0800 RW
BKE1_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE1_GRANT_PERIOD ADDRESS 0x0804 RW
BKE1_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE1_GRANT_COUNT ADDRESS 0x0808 RW
BKE1_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE1_THRESHOLD_HIGH ADDRESS 0x0820 RW
BKE1_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_THRESHOLD_MEDIUM ADDRESS 0x0824 RW
BKE1_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_THRESHOLD_LOW ADDRESS 0x0828 RW
BKE1_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_HEALTH_0 ADDRESS 0x0840 RW
BKE1_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_1 ADDRESS 0x0844 RW
BKE1_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_2 ADDRESS 0x0848 RW
BKE1_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_3 ADDRESS 0x084C RW
BKE1_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_ENABLE ADDRESS 0x0900 RW
BKE2_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE2_GRANT_PERIOD ADDRESS 0x0904 RW
BKE2_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE2_GRANT_COUNT ADDRESS 0x0908 RW
BKE2_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE2_THRESHOLD_HIGH ADDRESS 0x0920 RW
BKE2_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_THRESHOLD_MEDIUM ADDRESS 0x0924 RW
BKE2_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_THRESHOLD_LOW ADDRESS 0x0928 RW
BKE2_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_HEALTH_0 ADDRESS 0x0940 RW
BKE2_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_1 ADDRESS 0x0944 RW
BKE2_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_2 ADDRESS 0x0948 RW
BKE2_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_3 ADDRESS 0x094C RW
BKE2_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_ENABLE ADDRESS 0x0A00 RW
BKE3_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE3_GRANT_PERIOD ADDRESS 0x0A04 RW
BKE3_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE3_GRANT_COUNT ADDRESS 0x0A08 RW
BKE3_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE3_THRESHOLD_HIGH ADDRESS 0x0A20 RW
BKE3_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_THRESHOLD_MEDIUM ADDRESS 0x0A24 RW
BKE3_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_THRESHOLD_LOW ADDRESS 0x0A28 RW
BKE3_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_HEALTH_0 ADDRESS 0x0A40 RW
BKE3_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_1 ADDRESS 0x0A44 RW
BKE3_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_2 ADDRESS 0x0A48 RW
BKE3_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_3 ADDRESS 0x0A4C RW
BKE3_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

bimc_m_mcdma_prof MODULE OFFSET=BIMC+0x00011000 MAX=BIMC+0x00011FFF APRE=BIMC_M_MCDMA_PROF_ SPRE=BIMC_M_MCDMA_PROF_ FPRE=BIMC_M_MCDMA_PROF_ BPRE=BIMC_M_MCDMA_PROF_ ABPRE=BIMC_M_MCDMA_PROF_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_M_MCDMA_PROF
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000202
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                PROFILING VALUE 0x02
        TYPE BIT[7:0]
                MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
        TENURE_WIDTH BIT[31:24]
        TRACKING_TABLE_DEPTH BIT[23:16]
        SCALING_FACTOR BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        PIPE2_ACH_DEPTH BIT[23:16]
        PIPE1_ACH_DEPTH BIT[15:8]
        PIPE0_ACH_DEPTH BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        TENURE_CLOCK_GATING_EN BIT[1]
        EVENT_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
        WR_TENURE_MODE BIT[25:24]
                WR_CMD_TO_BRESP VALUE 0x0
                WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
                WR_CMD_HANDSHAKE VALUE 0x2
                WR_RESP_HANDSHAKE VALUE 0x3
        RD_TENURE_MODE BIT[17:16]
                RD_CMD_TO_FIRST_RDATA VALUE 0x0
                RD_CMD_TO_LAST_RDATA VALUE 0x1
                RD_CMD_HANDSHAKE VALUE 0x2
                RD_DATA_HANDSHAKE VALUE 0x3
        PROFILING_EN BIT[0]

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

SWAY_SELECT ADDRESS 0x0220 RW
SWAY_SELECT RESET_VALUE 0x00000000
        SWAY BIT[2:0]

MID_MASK ADDRESS 0x0230 RW
MID_MASK RESET_VALUE 0x00000000
        MID_MASK BIT[15:0]

MID_MATCH ADDRESS 0x0234 RW
MID_MATCH RESET_VALUE 0x00000000
        MID_MATCH BIT[15:0]

MID_INV_MATCH ADDRESS 0x0238 RW
MID_INV_MATCH RESET_VALUE 0x00000000
        MID_INV_MATCH BIT[0]

ADDR_MASK_LOWER ADDRESS 0x0240 RW
ADDR_MASK_LOWER RESET_VALUE 0x00000000
        ADDR_MASK_LOWER BIT[31:10]

ADDR_MASK_UPPER ADDRESS 0x0244 R
ADDR_MASK_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

ADDR_MATCH_LOWER ADDRESS 0x0248 RW
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
        ADDR_MATCH_LOWER BIT[31:10]

ADDR_MATCH_UPPER ADDRESS 0x024C R
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

ADDR_INV_MATCH ADDRESS 0x0250 RW
ADDR_INV_MATCH RESET_VALUE 0x00000000
        ADDR_INV_MATCH BIT[0]

ACH_MASK_0 ADDRESS 0x0260 RW
ACH_MASK_0 RESET_VALUE 0x00000000
        AINNERSHARED_MASK BIT[24]
        AFULL_MASK BIT[16]
        AEXCLUSIVE_MASK BIT[8]
        ABURST_MASK BIT[0]

ACH_MATCH_0 ADDRESS 0x0264 RW
ACH_MATCH_0 RESET_VALUE 0x00000000
        AINNERSHARED_MATCH BIT[24]
        AFULL_MATCH BIT[16]
        AEXCLUSIVE_MATCH BIT[8]
        ABURST_MATCH BIT[0]

ACH_MASK_1 ADDRESS 0x0270 RW
ACH_MASK_1 RESET_VALUE 0x00000000
        AMSSSELFAUTH_MASK BIT[24]
        AMEMTYPE_MASK BIT[18:16]
        ALEN_MASK BIT[11:8]
        AINST_MASK BIT[0]

ACH_MATCH_1 ADDRESS 0x0274 RW
ACH_MATCH_1 RESET_VALUE 0x00000000
        AMSSSELFAUTH_MATCH BIT[24]
        AMEMTYPE_MATCH BIT[18:16]
        ALEN_MATCH BIT[11:8]
        AINST_MATCH BIT[0]

ACH_INV_MATCH_1 ADDRESS 0x0278 RW
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
        AMEMTYPE_INV_MATCH BIT[16]
        ALEN_INV_MATCH BIT[8]

ACH_MASK_2 ADDRESS 0x0280 RW
ACH_MASK_2 RESET_VALUE 0x00000000
        APROTNS_MASK BIT[24]
        APRIV_MASK BIT[16]
        AOOO_MASK BIT[8]
        ANOALLOCATE_MASK BIT[0]

ACH_MATCH_2 ADDRESS 0x0284 RW
ACH_MATCH_2 RESET_VALUE 0x00000000
        APROTNS_MATCH BIT[24]
        APRIV_MATCH BIT[16]
        AOOO_MATCH BIT[8]
        ANOALLOCATE_MATCH BIT[0]

ACH_MASK_3 ADDRESS 0x0290 RW
ACH_MASK_3 RESET_VALUE 0x00000000
        ASHARED_MASK BIT[24]
        AREQPRIORITY_MASK BIT[17:16]
        AREDIRECT_MASK BIT[8]
        ARDBEATNDXEN_MASK BIT[0]

ACH_MATCH_3 ADDRESS 0x0294 RW
ACH_MATCH_3 RESET_VALUE 0x00000000
        ASHARED_MATCH BIT[24]
        AREQPRIORITY_MATCH BIT[17:16]
        AREDIRECT_MATCH BIT[8]
        ARDBEATNDXEN_MATCH BIT[0]

ACH_INV_MATCH_3 ADDRESS 0x0298 RW
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
        AREQPRIORITY_INV_MATCH BIT[16]

ACH_MASK_4 ADDRESS 0x02A0 RW
ACH_MASK_4 RESET_VALUE 0x00000000
        AWRITE_MASK BIT[24]
        AVMID_MASK BIT[20:16]
        ATRANSIENT_MASK BIT[8]
        ASIZE_MASK BIT[2:0]

ACH_MATCH_4 ADDRESS 0x02A4 RW
ACH_MATCH_4 RESET_VALUE 0x00000000
        AWRITE_MATCH BIT[24]
        AVMID_MATCH BIT[20:16]
        ATRANSIENT_MATCH BIT[8]
        ASIZE_MATCH BIT[2:0]

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
        AVMID_INV_MATCH BIT[16]
        ASIZE_INV_MATCH BIT[0]

BCH_MASK ADDRESS 0x0300 RW
BCH_MASK RESET_VALUE 0x00000000
        BRESP_MASK BIT[1:0]

BCH_MATCH ADDRESS 0x0304 RW
BCH_MATCH RESET_VALUE 0x00000000
        BRESP_MATCH BIT[1:0]

BCH_INV_MATCH ADDRESS 0x0308 RW
BCH_INV_MATCH RESET_VALUE 0x00000000
        BRESP_INV_MATCH BIT[0]

RCH_MASK ADDRESS 0x0340 RW
RCH_MASK RESET_VALUE 0x00000000
        RLAST_MASK BIT[8]
        RRESP_MASK BIT[1:0]

RCH_MATCH ADDRESS 0x0344 RW
RCH_MATCH RESET_VALUE 0x00000000
        RLAST_MATCH BIT[8]
        RRESP_MATCH BIT[1:0]

RCH_INV_MATCH ADDRESS 0x0348 RW
RCH_INV_MATCH RESET_VALUE 0x00000000
        RRESP_INV_MATCH BIT[0]

RD_STATUS_n(n):(0)-(0) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R
RD_STATUS_0 RESET_VALUE 0x00000000
        RD_OUTSTANDING_OVERFLOW BIT[31]
        RD_OUTSTANDING_UNDERFLOW BIT[30]
        RD_OUTSTANDING_MAX BIT[7:0]

WR_STATUS_n(n):(0)-(0) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R
WR_STATUS_0 RESET_VALUE 0x00000000
        WR_OUTSTANDING_OVERFLOW BIT[31]
        WR_OUTSTANDING_UNDERFLOW BIT[30]
        WR_OUTSTANDING_MAX BIT[7:0]

bimc_m_nav_mport MODULE OFFSET=BIMC+0x00014000 MAX=BIMC+0x00014FFF APRE=BIMC_M_NAV_MPORT_ SPRE=BIMC_M_NAV_MPORT_ FPRE=BIMC_M_NAV_MPORT_ BPRE=BIMC_M_NAV_MPORT_ ABPRE=BIMC_M_NAV_MPORT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_M_NAV_MPORT
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000102
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                MASTERPORT VALUE 0x01
        TYPE BIT[7:0]
                MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
        SYNC_MODE BIT[31:24]
                ASYNC VALUE 0x00
                SYNC VALUE 0x01
                ISOSYNC VALUE 0x02
        CONNECTION_TYPE BIT[15:8]
                DIRECT VALUE 0x00
                CASCADE VALUE 0x01
        FUNCTIONALITY BIT[7:0]
                STUB VALUE 0x00
                OOO_ONLY VALUE 0x01
                INORDER VALUE 0x02
                REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        SWAY_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2A ADDRESS 0x0040 R
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
        M_DATA_WIDTH BIT[31:16]
        M_TID_WIDTH BIT[15:8]
        M_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_2B ADDRESS 0x0044 R
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
        C_DATA_WIDTH BIT[15:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
        RCH_DEPTH BIT[31:24]
        BCH_DEPTH BIT[23:16]
        WCH_DEPTH BIT[15:8]
        ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
        REORDER_BUFFER_DEPTH BIT[15:8]
        REORDER_TABLE_DEPTH BIT[7:0]

CONFIGURATION_INFO_5A ADDRESS 0x0070 R
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
        ACH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5B ADDRESS 0x0074 R
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
        WCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5C ADDRESS 0x0078 R
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
        BCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5D ADDRESS 0x007C R
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
        RCH_PIPELINE_STAGES BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        MASTER_CLOCK_GATING_EN BIT[1]
        CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
        MASTER_CLOCK_DEMETA_SEL BIT[1]
        CORE_CLOCK_DEMETA_SEL BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000012
        WR_GATHER_BEATS BIT[31:28]
        RD_GATHER_BEATS BIT[19:16]
        RCSSH BIT[15]
        RCOSH BIT[14]
        RCISH BIT[13]
        RCNSH BIT[12]
        RNCSSH BIT[11]
        RNCOSH BIT[10]
        RNCISH BIT[9]
        RNCNSH BIT[8]
        NARROW_WRITES BIT[4]
        FIODV BIT[2]
        FIOSO BIT[1]
        ORDERING_MODEL BIT[0]
                RELAXED VALUE 0x0
                STRICT VALUE 0x1

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
        REG BIT[2:0]

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
        PRIORITYLVL BIT[9:8]
        OVERRIDE_PRIORITYLVL BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        AREQPRIORITY BIT[25:24]
        AMEMTYPE BIT[18:16]
        ATRANSIENT BIT[12]
        ASHARED BIT[11]
        AREDIRECT BIT[10]
        AOOO BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_AREQPRIORITY BIT[6]
        OVERRIDE_AMEMTYPE BIT[5]
        OVERRIDE_ATRANSIENT BIT[4]
        OVERRIDE_ASHARED BIT[3]
        OVERRIDE_AREDIRECT BIT[2]
        OVERRIDE_AOOO BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0250 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        AREQPRIORITY BIT[25:24]
        AMEMTYPE BIT[18:16]
        ATRANSIENT BIT[12]
        ASHARED BIT[11]
        AREDIRECT BIT[10]
        AOOO BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_AREQPRIORITY BIT[6]
        OVERRIDE_AMEMTYPE BIT[5]
        OVERRIDE_ATRANSIENT BIT[4]
        OVERRIDE_ASHARED BIT[3]
        OVERRIDE_AREDIRECT BIT[2]
        OVERRIDE_AOOO BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x00043210
        INDEX BIT[19:0]

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x00043210
        INDEX BIT[19:0]

BWMON_ENABLE ADDRESS 0x0280 RW
BWMON_ENABLE RESET_VALUE 0x80000000
        CLEAR_ON_INTR BIT[31]
        ENABLE BIT[0]

BWMON_CLEAR ADDRESS 0x0284 W
BWMON_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[0]

BWMON_BYTE_COUNT ADDRESS 0x0288 R
BWMON_BYTE_COUNT RESET_VALUE 0x00000000
        BYTE_COUNT BIT[31:0]

BWMON_THRESHOLD ADDRESS 0x0290 RW
BWMON_THRESHOLD RESET_VALUE 0xFFFFFFFF
        THRESHOLD BIT[31:0]

BWMON_MID_MASK ADDRESS 0x0298 RW
BWMON_MID_MASK RESET_VALUE 0x00000000
        MASK BIT[15:0]

BWMON_MID_MATCH ADDRESS 0x029C RW
BWMON_MID_MATCH RESET_VALUE 0x00000000
        MATCH BIT[15:0]

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0xFF0F0000
        QOS_POLICY_SEL BIT[31:24]
        QOS_POLICY_SYNC_RATE BIT[19:16]
        ENABLE BIT[0]

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

STATUS_2A ADDRESS 0x0420 R
STATUS_2A RESET_VALUE 0x00000000
        WR_PENDING_PRE_BUF BIT[23:16]
        RD_PENDING_PRE_BUF BIT[7:0]

STATUS_2B ADDRESS 0x0424 R
STATUS_2B RESET_VALUE 0x00000000
        WR_PENDING_POST_BUF BIT[23:16]
        RD_PENDING_POST_BUF BIT[7:0]

STATUS_3A ADDRESS 0x0430 R
STATUS_3A RESET_VALUE 0x55111111
        RCB_DATA_RD_FULL BIT[31]
        RCB_DATA_RD_EMPTY BIT[30]
        RCB_CTRL_RD_FULL BIT[29]
        RCB_CTRL_RD_EMPTY BIT[28]
        RCB_DATA_WR_FULL BIT[27]
        RCB_DATA_WR_EMPTY BIT[26]
        RCB_CTRL_WR_FULL BIT[25]
        RCB_CTRL_WR_EMPTY BIT[24]
        BCB_RD_FULL BIT[21]
        BCB_RD_EMPTY BIT[20]
        BCB_WR_FULL BIT[17]
        BCB_WR_EMPTY BIT[16]
        WCB_RD_FULL BIT[13]
        WCB_RD_EMPTY BIT[12]
        WCB_WR_FULL BIT[9]
        WCB_WR_EMPTY BIT[8]
        ACB_RD_FULL BIT[5]
        ACB_RD_EMPTY BIT[4]
        ACB_WR_FULL BIT[1]
        ACB_WR_EMPTY BIT[0]

STATUS_3B ADDRESS 0x0434 R
STATUS_3B RESET_VALUE 0x00111111
        RGB_RD_FULL BIT[21]
        RGB_RD_EMPTY BIT[20]
        RGB_WR_FULL BIT[17]
        RGB_WR_EMPTY BIT[16]
        W2AB_RD_FULL BIT[13]
        W2AB_RD_EMPTY BIT[12]
        W2AB_WR_FULL BIT[9]
        W2AB_WR_EMPTY BIT[8]
        A2WB_RD_FULL BIT[5]
        A2WB_RD_EMPTY BIT[4]
        A2WB_WR_FULL BIT[1]
        A2WB_WR_EMPTY BIT[0]

BKE1_ENABLE ADDRESS 0x0800 RW
BKE1_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE1_GRANT_PERIOD ADDRESS 0x0804 RW
BKE1_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE1_GRANT_COUNT ADDRESS 0x0808 RW
BKE1_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE1_THRESHOLD_HIGH ADDRESS 0x0820 RW
BKE1_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_THRESHOLD_MEDIUM ADDRESS 0x0824 RW
BKE1_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_THRESHOLD_LOW ADDRESS 0x0828 RW
BKE1_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_HEALTH_0 ADDRESS 0x0840 RW
BKE1_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_1 ADDRESS 0x0844 RW
BKE1_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_2 ADDRESS 0x0848 RW
BKE1_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_3 ADDRESS 0x084C RW
BKE1_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_ENABLE ADDRESS 0x0900 RW
BKE2_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE2_GRANT_PERIOD ADDRESS 0x0904 RW
BKE2_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE2_GRANT_COUNT ADDRESS 0x0908 RW
BKE2_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE2_THRESHOLD_HIGH ADDRESS 0x0920 RW
BKE2_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_THRESHOLD_MEDIUM ADDRESS 0x0924 RW
BKE2_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_THRESHOLD_LOW ADDRESS 0x0928 RW
BKE2_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_HEALTH_0 ADDRESS 0x0940 RW
BKE2_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_1 ADDRESS 0x0944 RW
BKE2_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_2 ADDRESS 0x0948 RW
BKE2_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_3 ADDRESS 0x094C RW
BKE2_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_ENABLE ADDRESS 0x0A00 RW
BKE3_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE3_GRANT_PERIOD ADDRESS 0x0A04 RW
BKE3_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE3_GRANT_COUNT ADDRESS 0x0A08 RW
BKE3_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE3_THRESHOLD_HIGH ADDRESS 0x0A20 RW
BKE3_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_THRESHOLD_MEDIUM ADDRESS 0x0A24 RW
BKE3_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_THRESHOLD_LOW ADDRESS 0x0A28 RW
BKE3_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_HEALTH_0 ADDRESS 0x0A40 RW
BKE3_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_1 ADDRESS 0x0A44 RW
BKE3_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_2 ADDRESS 0x0A48 RW
BKE3_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_3 ADDRESS 0x0A4C RW
BKE3_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

bimc_m_nav_prof MODULE OFFSET=BIMC+0x00015000 MAX=BIMC+0x00015FFF APRE=BIMC_M_NAV_PROF_ SPRE=BIMC_M_NAV_PROF_ FPRE=BIMC_M_NAV_PROF_ BPRE=BIMC_M_NAV_PROF_ ABPRE=BIMC_M_NAV_PROF_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_M_NAV_PROF
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000202
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                PROFILING VALUE 0x02
        TYPE BIT[7:0]
                MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
        TENURE_WIDTH BIT[31:24]
        TRACKING_TABLE_DEPTH BIT[23:16]
        SCALING_FACTOR BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        PIPE2_ACH_DEPTH BIT[23:16]
        PIPE1_ACH_DEPTH BIT[15:8]
        PIPE0_ACH_DEPTH BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        TENURE_CLOCK_GATING_EN BIT[1]
        EVENT_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
        WR_TENURE_MODE BIT[25:24]
                WR_CMD_TO_BRESP VALUE 0x0
                WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
                WR_CMD_HANDSHAKE VALUE 0x2
                WR_RESP_HANDSHAKE VALUE 0x3
        RD_TENURE_MODE BIT[17:16]
                RD_CMD_TO_FIRST_RDATA VALUE 0x0
                RD_CMD_TO_LAST_RDATA VALUE 0x1
                RD_CMD_HANDSHAKE VALUE 0x2
                RD_DATA_HANDSHAKE VALUE 0x3
        PROFILING_EN BIT[0]

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

SWAY_SELECT ADDRESS 0x0220 RW
SWAY_SELECT RESET_VALUE 0x00000000
        SWAY BIT[2:0]

MID_MASK ADDRESS 0x0230 RW
MID_MASK RESET_VALUE 0x00000000
        MID_MASK BIT[15:0]

MID_MATCH ADDRESS 0x0234 RW
MID_MATCH RESET_VALUE 0x00000000
        MID_MATCH BIT[15:0]

MID_INV_MATCH ADDRESS 0x0238 RW
MID_INV_MATCH RESET_VALUE 0x00000000
        MID_INV_MATCH BIT[0]

ADDR_MASK_LOWER ADDRESS 0x0240 RW
ADDR_MASK_LOWER RESET_VALUE 0x00000000
        ADDR_MASK_LOWER BIT[31:10]

ADDR_MASK_UPPER ADDRESS 0x0244 R
ADDR_MASK_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

ADDR_MATCH_LOWER ADDRESS 0x0248 RW
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
        ADDR_MATCH_LOWER BIT[31:10]

ADDR_MATCH_UPPER ADDRESS 0x024C R
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

ADDR_INV_MATCH ADDRESS 0x0250 RW
ADDR_INV_MATCH RESET_VALUE 0x00000000
        ADDR_INV_MATCH BIT[0]

ACH_MASK_0 ADDRESS 0x0260 RW
ACH_MASK_0 RESET_VALUE 0x00000000
        AINNERSHARED_MASK BIT[24]
        AFULL_MASK BIT[16]
        AEXCLUSIVE_MASK BIT[8]
        ABURST_MASK BIT[0]

ACH_MATCH_0 ADDRESS 0x0264 RW
ACH_MATCH_0 RESET_VALUE 0x00000000
        AINNERSHARED_MATCH BIT[24]
        AFULL_MATCH BIT[16]
        AEXCLUSIVE_MATCH BIT[8]
        ABURST_MATCH BIT[0]

ACH_MASK_1 ADDRESS 0x0270 RW
ACH_MASK_1 RESET_VALUE 0x00000000
        AMSSSELFAUTH_MASK BIT[24]
        AMEMTYPE_MASK BIT[18:16]
        ALEN_MASK BIT[11:8]
        AINST_MASK BIT[0]

ACH_MATCH_1 ADDRESS 0x0274 RW
ACH_MATCH_1 RESET_VALUE 0x00000000
        AMSSSELFAUTH_MATCH BIT[24]
        AMEMTYPE_MATCH BIT[18:16]
        ALEN_MATCH BIT[11:8]
        AINST_MATCH BIT[0]

ACH_INV_MATCH_1 ADDRESS 0x0278 RW
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
        AMEMTYPE_INV_MATCH BIT[16]
        ALEN_INV_MATCH BIT[8]

ACH_MASK_2 ADDRESS 0x0280 RW
ACH_MASK_2 RESET_VALUE 0x00000000
        APROTNS_MASK BIT[24]
        APRIV_MASK BIT[16]
        AOOO_MASK BIT[8]
        ANOALLOCATE_MASK BIT[0]

ACH_MATCH_2 ADDRESS 0x0284 RW
ACH_MATCH_2 RESET_VALUE 0x00000000
        APROTNS_MATCH BIT[24]
        APRIV_MATCH BIT[16]
        AOOO_MATCH BIT[8]
        ANOALLOCATE_MATCH BIT[0]

ACH_MASK_3 ADDRESS 0x0290 RW
ACH_MASK_3 RESET_VALUE 0x00000000
        ASHARED_MASK BIT[24]
        AREQPRIORITY_MASK BIT[17:16]
        AREDIRECT_MASK BIT[8]
        ARDBEATNDXEN_MASK BIT[0]

ACH_MATCH_3 ADDRESS 0x0294 RW
ACH_MATCH_3 RESET_VALUE 0x00000000
        ASHARED_MATCH BIT[24]
        AREQPRIORITY_MATCH BIT[17:16]
        AREDIRECT_MATCH BIT[8]
        ARDBEATNDXEN_MATCH BIT[0]

ACH_INV_MATCH_3 ADDRESS 0x0298 RW
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
        AREQPRIORITY_INV_MATCH BIT[16]

ACH_MASK_4 ADDRESS 0x02A0 RW
ACH_MASK_4 RESET_VALUE 0x00000000
        AWRITE_MASK BIT[24]
        AVMID_MASK BIT[20:16]
        ATRANSIENT_MASK BIT[8]
        ASIZE_MASK BIT[2:0]

ACH_MATCH_4 ADDRESS 0x02A4 RW
ACH_MATCH_4 RESET_VALUE 0x00000000
        AWRITE_MATCH BIT[24]
        AVMID_MATCH BIT[20:16]
        ATRANSIENT_MATCH BIT[8]
        ASIZE_MATCH BIT[2:0]

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
        AVMID_INV_MATCH BIT[16]
        ASIZE_INV_MATCH BIT[0]

BCH_MASK ADDRESS 0x0300 RW
BCH_MASK RESET_VALUE 0x00000000
        BRESP_MASK BIT[1:0]

BCH_MATCH ADDRESS 0x0304 RW
BCH_MATCH RESET_VALUE 0x00000000
        BRESP_MATCH BIT[1:0]

BCH_INV_MATCH ADDRESS 0x0308 RW
BCH_INV_MATCH RESET_VALUE 0x00000000
        BRESP_INV_MATCH BIT[0]

RCH_MASK ADDRESS 0x0340 RW
RCH_MASK RESET_VALUE 0x00000000
        RLAST_MASK BIT[8]
        RRESP_MASK BIT[1:0]

RCH_MATCH ADDRESS 0x0344 RW
RCH_MATCH RESET_VALUE 0x00000000
        RLAST_MATCH BIT[8]
        RRESP_MATCH BIT[1:0]

RCH_INV_MATCH ADDRESS 0x0348 RW
RCH_INV_MATCH RESET_VALUE 0x00000000
        RRESP_INV_MATCH BIT[0]

RD_STATUS_n(n):(0)-(0) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R
RD_STATUS_0 RESET_VALUE 0x00000000
        RD_OUTSTANDING_OVERFLOW BIT[31]
        RD_OUTSTANDING_UNDERFLOW BIT[30]
        RD_OUTSTANDING_MAX BIT[7:0]

WR_STATUS_n(n):(0)-(0) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R
WR_STATUS_0 RESET_VALUE 0x00000000
        WR_OUTSTANDING_OVERFLOW BIT[31]
        WR_OUTSTANDING_UNDERFLOW BIT[30]
        WR_OUTSTANDING_MAX BIT[7:0]

bimc_m_sys_mport MODULE OFFSET=BIMC+0x00018000 MAX=BIMC+0x00018FFF APRE=BIMC_M_SYS_MPORT_ SPRE=BIMC_M_SYS_MPORT_ FPRE=BIMC_M_SYS_MPORT_ BPRE=BIMC_M_SYS_MPORT_ ABPRE=BIMC_M_SYS_MPORT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_M_SYS_MPORT
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000102
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                MASTERPORT VALUE 0x01
        TYPE BIT[7:0]
                MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
        SYNC_MODE BIT[31:24]
                ASYNC VALUE 0x00
                SYNC VALUE 0x01
                ISOSYNC VALUE 0x02
        CONNECTION_TYPE BIT[15:8]
                DIRECT VALUE 0x00
                CASCADE VALUE 0x01
        FUNCTIONALITY BIT[7:0]
                STUB VALUE 0x00
                OOO_ONLY VALUE 0x01
                INORDER VALUE 0x02
                REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        SWAY_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2A ADDRESS 0x0040 R
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
        M_DATA_WIDTH BIT[31:16]
        M_TID_WIDTH BIT[15:8]
        M_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_2B ADDRESS 0x0044 R
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
        C_DATA_WIDTH BIT[15:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
        RCH_DEPTH BIT[31:24]
        BCH_DEPTH BIT[23:16]
        WCH_DEPTH BIT[15:8]
        ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
        REORDER_BUFFER_DEPTH BIT[15:8]
        REORDER_TABLE_DEPTH BIT[7:0]

CONFIGURATION_INFO_5A ADDRESS 0x0070 R
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
        ACH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5B ADDRESS 0x0074 R
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
        WCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5C ADDRESS 0x0078 R
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
        BCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5D ADDRESS 0x007C R
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
        RCH_PIPELINE_STAGES BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        MASTER_CLOCK_GATING_EN BIT[1]
        CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
        MASTER_CLOCK_DEMETA_SEL BIT[1]
        CORE_CLOCK_DEMETA_SEL BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000012
        WR_GATHER_BEATS BIT[31:28]
        RD_GATHER_BEATS BIT[19:16]
        RCSSH BIT[15]
        RCOSH BIT[14]
        RCISH BIT[13]
        RCNSH BIT[12]
        RNCSSH BIT[11]
        RNCOSH BIT[10]
        RNCISH BIT[9]
        RNCNSH BIT[8]
        NARROW_WRITES BIT[4]
        FIODV BIT[2]
        FIOSO BIT[1]
        ORDERING_MODEL BIT[0]
                RELAXED VALUE 0x0
                STRICT VALUE 0x1

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
        REG BIT[2:0]

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
        PRIORITYLVL BIT[9:8]
        OVERRIDE_PRIORITYLVL BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        AREQPRIORITY BIT[25:24]
        AMEMTYPE BIT[18:16]
        ATRANSIENT BIT[12]
        ASHARED BIT[11]
        AREDIRECT BIT[10]
        AOOO BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_AREQPRIORITY BIT[6]
        OVERRIDE_AMEMTYPE BIT[5]
        OVERRIDE_ATRANSIENT BIT[4]
        OVERRIDE_ASHARED BIT[3]
        OVERRIDE_AREDIRECT BIT[2]
        OVERRIDE_AOOO BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0250 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        AREQPRIORITY BIT[25:24]
        AMEMTYPE BIT[18:16]
        ATRANSIENT BIT[12]
        ASHARED BIT[11]
        AREDIRECT BIT[10]
        AOOO BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_AREQPRIORITY BIT[6]
        OVERRIDE_AMEMTYPE BIT[5]
        OVERRIDE_ATRANSIENT BIT[4]
        OVERRIDE_ASHARED BIT[3]
        OVERRIDE_AREDIRECT BIT[2]
        OVERRIDE_AOOO BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x00043210
        INDEX BIT[19:0]

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x00043210
        INDEX BIT[19:0]

BWMON_ENABLE ADDRESS 0x0280 RW
BWMON_ENABLE RESET_VALUE 0x80000000
        CLEAR_ON_INTR BIT[31]
        ENABLE BIT[0]

BWMON_CLEAR ADDRESS 0x0284 W
BWMON_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[0]

BWMON_BYTE_COUNT ADDRESS 0x0288 R
BWMON_BYTE_COUNT RESET_VALUE 0x00000000
        BYTE_COUNT BIT[31:0]

BWMON_THRESHOLD ADDRESS 0x0290 RW
BWMON_THRESHOLD RESET_VALUE 0xFFFFFFFF
        THRESHOLD BIT[31:0]

BWMON_MID_MASK ADDRESS 0x0298 RW
BWMON_MID_MASK RESET_VALUE 0x00000000
        MASK BIT[15:0]

BWMON_MID_MATCH ADDRESS 0x029C RW
BWMON_MID_MATCH RESET_VALUE 0x00000000
        MATCH BIT[15:0]

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0xFF0F0000
        QOS_POLICY_SEL BIT[31:24]
        QOS_POLICY_SYNC_RATE BIT[19:16]
        ENABLE BIT[0]

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

STATUS_2A ADDRESS 0x0420 R
STATUS_2A RESET_VALUE 0x00000000
        WR_PENDING_PRE_BUF BIT[23:16]
        RD_PENDING_PRE_BUF BIT[7:0]

STATUS_2B ADDRESS 0x0424 R
STATUS_2B RESET_VALUE 0x00000000
        WR_PENDING_POST_BUF BIT[23:16]
        RD_PENDING_POST_BUF BIT[7:0]

STATUS_3A ADDRESS 0x0430 R
STATUS_3A RESET_VALUE 0x55111111
        RCB_DATA_RD_FULL BIT[31]
        RCB_DATA_RD_EMPTY BIT[30]
        RCB_CTRL_RD_FULL BIT[29]
        RCB_CTRL_RD_EMPTY BIT[28]
        RCB_DATA_WR_FULL BIT[27]
        RCB_DATA_WR_EMPTY BIT[26]
        RCB_CTRL_WR_FULL BIT[25]
        RCB_CTRL_WR_EMPTY BIT[24]
        BCB_RD_FULL BIT[21]
        BCB_RD_EMPTY BIT[20]
        BCB_WR_FULL BIT[17]
        BCB_WR_EMPTY BIT[16]
        WCB_RD_FULL BIT[13]
        WCB_RD_EMPTY BIT[12]
        WCB_WR_FULL BIT[9]
        WCB_WR_EMPTY BIT[8]
        ACB_RD_FULL BIT[5]
        ACB_RD_EMPTY BIT[4]
        ACB_WR_FULL BIT[1]
        ACB_WR_EMPTY BIT[0]

STATUS_3B ADDRESS 0x0434 R
STATUS_3B RESET_VALUE 0x00111111
        RGB_RD_FULL BIT[21]
        RGB_RD_EMPTY BIT[20]
        RGB_WR_FULL BIT[17]
        RGB_WR_EMPTY BIT[16]
        W2AB_RD_FULL BIT[13]
        W2AB_RD_EMPTY BIT[12]
        W2AB_WR_FULL BIT[9]
        W2AB_WR_EMPTY BIT[8]
        A2WB_RD_FULL BIT[5]
        A2WB_RD_EMPTY BIT[4]
        A2WB_WR_FULL BIT[1]
        A2WB_WR_EMPTY BIT[0]

BKE1_ENABLE ADDRESS 0x0800 RW
BKE1_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE1_GRANT_PERIOD ADDRESS 0x0804 RW
BKE1_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE1_GRANT_COUNT ADDRESS 0x0808 RW
BKE1_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE1_THRESHOLD_HIGH ADDRESS 0x0820 RW
BKE1_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_THRESHOLD_MEDIUM ADDRESS 0x0824 RW
BKE1_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_THRESHOLD_LOW ADDRESS 0x0828 RW
BKE1_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_HEALTH_0 ADDRESS 0x0840 RW
BKE1_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_1 ADDRESS 0x0844 RW
BKE1_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_2 ADDRESS 0x0848 RW
BKE1_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_3 ADDRESS 0x084C RW
BKE1_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_ENABLE ADDRESS 0x0900 RW
BKE2_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE2_GRANT_PERIOD ADDRESS 0x0904 RW
BKE2_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE2_GRANT_COUNT ADDRESS 0x0908 RW
BKE2_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE2_THRESHOLD_HIGH ADDRESS 0x0920 RW
BKE2_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_THRESHOLD_MEDIUM ADDRESS 0x0924 RW
BKE2_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_THRESHOLD_LOW ADDRESS 0x0928 RW
BKE2_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_HEALTH_0 ADDRESS 0x0940 RW
BKE2_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_1 ADDRESS 0x0944 RW
BKE2_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_2 ADDRESS 0x0948 RW
BKE2_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_3 ADDRESS 0x094C RW
BKE2_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_ENABLE ADDRESS 0x0A00 RW
BKE3_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE3_GRANT_PERIOD ADDRESS 0x0A04 RW
BKE3_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE3_GRANT_COUNT ADDRESS 0x0A08 RW
BKE3_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE3_THRESHOLD_HIGH ADDRESS 0x0A20 RW
BKE3_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_THRESHOLD_MEDIUM ADDRESS 0x0A24 RW
BKE3_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_THRESHOLD_LOW ADDRESS 0x0A28 RW
BKE3_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_HEALTH_0 ADDRESS 0x0A40 RW
BKE3_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_1 ADDRESS 0x0A44 RW
BKE3_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_2 ADDRESS 0x0A48 RW
BKE3_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_3 ADDRESS 0x0A4C RW
BKE3_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

bimc_m_sys_prof MODULE OFFSET=BIMC+0x00019000 MAX=BIMC+0x00019FFF APRE=BIMC_M_SYS_PROF_ SPRE=BIMC_M_SYS_PROF_ FPRE=BIMC_M_SYS_PROF_ BPRE=BIMC_M_SYS_PROF_ ABPRE=BIMC_M_SYS_PROF_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_M_SYS_PROF
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000202
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                PROFILING VALUE 0x02
        TYPE BIT[7:0]
                MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
        TENURE_WIDTH BIT[31:24]
        TRACKING_TABLE_DEPTH BIT[23:16]
        SCALING_FACTOR BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        PIPE2_ACH_DEPTH BIT[23:16]
        PIPE1_ACH_DEPTH BIT[15:8]
        PIPE0_ACH_DEPTH BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        TENURE_CLOCK_GATING_EN BIT[1]
        EVENT_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
        WR_TENURE_MODE BIT[25:24]
                WR_CMD_TO_BRESP VALUE 0x0
                WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
                WR_CMD_HANDSHAKE VALUE 0x2
                WR_RESP_HANDSHAKE VALUE 0x3
        RD_TENURE_MODE BIT[17:16]
                RD_CMD_TO_FIRST_RDATA VALUE 0x0
                RD_CMD_TO_LAST_RDATA VALUE 0x1
                RD_CMD_HANDSHAKE VALUE 0x2
                RD_DATA_HANDSHAKE VALUE 0x3
        PROFILING_EN BIT[0]

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

SWAY_SELECT ADDRESS 0x0220 RW
SWAY_SELECT RESET_VALUE 0x00000000
        SWAY BIT[2:0]

MID_MASK ADDRESS 0x0230 RW
MID_MASK RESET_VALUE 0x00000000
        MID_MASK BIT[15:0]

MID_MATCH ADDRESS 0x0234 RW
MID_MATCH RESET_VALUE 0x00000000
        MID_MATCH BIT[15:0]

MID_INV_MATCH ADDRESS 0x0238 RW
MID_INV_MATCH RESET_VALUE 0x00000000
        MID_INV_MATCH BIT[0]

ADDR_MASK_LOWER ADDRESS 0x0240 RW
ADDR_MASK_LOWER RESET_VALUE 0x00000000
        ADDR_MASK_LOWER BIT[31:10]

ADDR_MASK_UPPER ADDRESS 0x0244 R
ADDR_MASK_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

ADDR_MATCH_LOWER ADDRESS 0x0248 RW
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
        ADDR_MATCH_LOWER BIT[31:10]

ADDR_MATCH_UPPER ADDRESS 0x024C R
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

ADDR_INV_MATCH ADDRESS 0x0250 RW
ADDR_INV_MATCH RESET_VALUE 0x00000000
        ADDR_INV_MATCH BIT[0]

ACH_MASK_0 ADDRESS 0x0260 RW
ACH_MASK_0 RESET_VALUE 0x00000000
        AINNERSHARED_MASK BIT[24]
        AFULL_MASK BIT[16]
        AEXCLUSIVE_MASK BIT[8]
        ABURST_MASK BIT[0]

ACH_MATCH_0 ADDRESS 0x0264 RW
ACH_MATCH_0 RESET_VALUE 0x00000000
        AINNERSHARED_MATCH BIT[24]
        AFULL_MATCH BIT[16]
        AEXCLUSIVE_MATCH BIT[8]
        ABURST_MATCH BIT[0]

ACH_MASK_1 ADDRESS 0x0270 RW
ACH_MASK_1 RESET_VALUE 0x00000000
        AMSSSELFAUTH_MASK BIT[24]
        AMEMTYPE_MASK BIT[18:16]
        ALEN_MASK BIT[11:8]
        AINST_MASK BIT[0]

ACH_MATCH_1 ADDRESS 0x0274 RW
ACH_MATCH_1 RESET_VALUE 0x00000000
        AMSSSELFAUTH_MATCH BIT[24]
        AMEMTYPE_MATCH BIT[18:16]
        ALEN_MATCH BIT[11:8]
        AINST_MATCH BIT[0]

ACH_INV_MATCH_1 ADDRESS 0x0278 RW
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
        AMEMTYPE_INV_MATCH BIT[16]
        ALEN_INV_MATCH BIT[8]

ACH_MASK_2 ADDRESS 0x0280 RW
ACH_MASK_2 RESET_VALUE 0x00000000
        APROTNS_MASK BIT[24]
        APRIV_MASK BIT[16]
        AOOO_MASK BIT[8]
        ANOALLOCATE_MASK BIT[0]

ACH_MATCH_2 ADDRESS 0x0284 RW
ACH_MATCH_2 RESET_VALUE 0x00000000
        APROTNS_MATCH BIT[24]
        APRIV_MATCH BIT[16]
        AOOO_MATCH BIT[8]
        ANOALLOCATE_MATCH BIT[0]

ACH_MASK_3 ADDRESS 0x0290 RW
ACH_MASK_3 RESET_VALUE 0x00000000
        ASHARED_MASK BIT[24]
        AREQPRIORITY_MASK BIT[17:16]
        AREDIRECT_MASK BIT[8]
        ARDBEATNDXEN_MASK BIT[0]

ACH_MATCH_3 ADDRESS 0x0294 RW
ACH_MATCH_3 RESET_VALUE 0x00000000
        ASHARED_MATCH BIT[24]
        AREQPRIORITY_MATCH BIT[17:16]
        AREDIRECT_MATCH BIT[8]
        ARDBEATNDXEN_MATCH BIT[0]

ACH_INV_MATCH_3 ADDRESS 0x0298 RW
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
        AREQPRIORITY_INV_MATCH BIT[16]

ACH_MASK_4 ADDRESS 0x02A0 RW
ACH_MASK_4 RESET_VALUE 0x00000000
        AWRITE_MASK BIT[24]
        AVMID_MASK BIT[20:16]
        ATRANSIENT_MASK BIT[8]
        ASIZE_MASK BIT[2:0]

ACH_MATCH_4 ADDRESS 0x02A4 RW
ACH_MATCH_4 RESET_VALUE 0x00000000
        AWRITE_MATCH BIT[24]
        AVMID_MATCH BIT[20:16]
        ATRANSIENT_MATCH BIT[8]
        ASIZE_MATCH BIT[2:0]

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
        AVMID_INV_MATCH BIT[16]
        ASIZE_INV_MATCH BIT[0]

BCH_MASK ADDRESS 0x0300 RW
BCH_MASK RESET_VALUE 0x00000000
        BRESP_MASK BIT[1:0]

BCH_MATCH ADDRESS 0x0304 RW
BCH_MATCH RESET_VALUE 0x00000000
        BRESP_MATCH BIT[1:0]

BCH_INV_MATCH ADDRESS 0x0308 RW
BCH_INV_MATCH RESET_VALUE 0x00000000
        BRESP_INV_MATCH BIT[0]

RCH_MASK ADDRESS 0x0340 RW
RCH_MASK RESET_VALUE 0x00000000
        RLAST_MASK BIT[8]
        RRESP_MASK BIT[1:0]

RCH_MATCH ADDRESS 0x0344 RW
RCH_MATCH RESET_VALUE 0x00000000
        RLAST_MATCH BIT[8]
        RRESP_MATCH BIT[1:0]

RCH_INV_MATCH ADDRESS 0x0348 RW
RCH_INV_MATCH RESET_VALUE 0x00000000
        RRESP_INV_MATCH BIT[0]

RD_STATUS_n(n):(0)-(0) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R
RD_STATUS_0 RESET_VALUE 0x00000000
        RD_OUTSTANDING_OVERFLOW BIT[31]
        RD_OUTSTANDING_UNDERFLOW BIT[30]
        RD_OUTSTANDING_MAX BIT[7:0]

WR_STATUS_n(n):(0)-(0) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R
WR_STATUS_0 RESET_VALUE 0x00000000
        WR_OUTSTANDING_OVERFLOW BIT[31]
        WR_OUTSTANDING_UNDERFLOW BIT[30]
        WR_OUTSTANDING_MAX BIT[7:0]

bimc_m_tcu_mport MODULE OFFSET=BIMC+0x0001C000 MAX=BIMC+0x0001CFFF APRE=BIMC_M_TCU_MPORT_ SPRE=BIMC_M_TCU_MPORT_ FPRE=BIMC_M_TCU_MPORT_ BPRE=BIMC_M_TCU_MPORT_ ABPRE=BIMC_M_TCU_MPORT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_M_TCU_MPORT
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000102
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                MASTERPORT VALUE 0x01
        TYPE BIT[7:0]
                MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
        SYNC_MODE BIT[31:24]
                ASYNC VALUE 0x00
                SYNC VALUE 0x01
                ISOSYNC VALUE 0x02
        CONNECTION_TYPE BIT[15:8]
                DIRECT VALUE 0x00
                CASCADE VALUE 0x01
        FUNCTIONALITY BIT[7:0]
                STUB VALUE 0x00
                OOO_ONLY VALUE 0x01
                INORDER VALUE 0x02
                REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        SWAY_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2A ADDRESS 0x0040 R
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
        M_DATA_WIDTH BIT[31:16]
        M_TID_WIDTH BIT[15:8]
        M_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_2B ADDRESS 0x0044 R
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
        C_DATA_WIDTH BIT[15:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
        RCH_DEPTH BIT[31:24]
        BCH_DEPTH BIT[23:16]
        WCH_DEPTH BIT[15:8]
        ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
        REORDER_BUFFER_DEPTH BIT[15:8]
        REORDER_TABLE_DEPTH BIT[7:0]

CONFIGURATION_INFO_5A ADDRESS 0x0070 R
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
        ACH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5B ADDRESS 0x0074 R
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
        WCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5C ADDRESS 0x0078 R
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
        BCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5D ADDRESS 0x007C R
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
        RCH_PIPELINE_STAGES BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
        BWMON_OVERFLOW BIT[1]
        BWMON_THRESHOLD_CROSSED BIT[0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        MASTER_CLOCK_GATING_EN BIT[1]
        CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
        MASTER_CLOCK_DEMETA_SEL BIT[1]
        CORE_CLOCK_DEMETA_SEL BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000012
        WR_GATHER_BEATS BIT[31:28]
        RD_GATHER_BEATS BIT[19:16]
        RCSSH BIT[15]
        RCOSH BIT[14]
        RCISH BIT[13]
        RCNSH BIT[12]
        RNCSSH BIT[11]
        RNCOSH BIT[10]
        RNCISH BIT[9]
        RNCNSH BIT[8]
        NARROW_WRITES BIT[4]
        FIODV BIT[2]
        FIOSO BIT[1]
        ORDERING_MODEL BIT[0]
                RELAXED VALUE 0x0
                STRICT VALUE 0x1

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
        REG BIT[2:0]

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
        PRIORITYLVL BIT[9:8]
        OVERRIDE_PRIORITYLVL BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        AREQPRIORITY BIT[25:24]
        AMEMTYPE BIT[18:16]
        ATRANSIENT BIT[12]
        ASHARED BIT[11]
        AREDIRECT BIT[10]
        AOOO BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_AREQPRIORITY BIT[6]
        OVERRIDE_AMEMTYPE BIT[5]
        OVERRIDE_ATRANSIENT BIT[4]
        OVERRIDE_ASHARED BIT[3]
        OVERRIDE_AREDIRECT BIT[2]
        OVERRIDE_AOOO BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0250 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        AREQPRIORITY BIT[25:24]
        AMEMTYPE BIT[18:16]
        ATRANSIENT BIT[12]
        ASHARED BIT[11]
        AREDIRECT BIT[10]
        AOOO BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_AREQPRIORITY BIT[6]
        OVERRIDE_AMEMTYPE BIT[5]
        OVERRIDE_ATRANSIENT BIT[4]
        OVERRIDE_ASHARED BIT[3]
        OVERRIDE_AREDIRECT BIT[2]
        OVERRIDE_AOOO BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x00043210
        INDEX BIT[19:0]

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x00043210
        INDEX BIT[19:0]

BWMON_ENABLE ADDRESS 0x0280 RW
BWMON_ENABLE RESET_VALUE 0x80000000
        CLEAR_ON_INTR BIT[31]
        ENABLE BIT[0]

BWMON_CLEAR ADDRESS 0x0284 W
BWMON_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[0]

BWMON_BYTE_COUNT ADDRESS 0x0288 R
BWMON_BYTE_COUNT RESET_VALUE 0x00000000
        BYTE_COUNT BIT[31:0]

BWMON_THRESHOLD ADDRESS 0x0290 RW
BWMON_THRESHOLD RESET_VALUE 0xFFFFFFFF
        THRESHOLD BIT[31:0]

BWMON_MID_MASK ADDRESS 0x0298 RW
BWMON_MID_MASK RESET_VALUE 0x00000000
        MASK BIT[15:0]

BWMON_MID_MATCH ADDRESS 0x029C RW
BWMON_MID_MATCH RESET_VALUE 0x00000000
        MATCH BIT[15:0]

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0xFF0F0000
        QOS_POLICY_SEL BIT[31:24]
        QOS_POLICY_SYNC_RATE BIT[19:16]
        ENABLE BIT[0]

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

STATUS_2A ADDRESS 0x0420 R
STATUS_2A RESET_VALUE 0x00000000
        WR_PENDING_PRE_BUF BIT[23:16]
        RD_PENDING_PRE_BUF BIT[7:0]

STATUS_2B ADDRESS 0x0424 R
STATUS_2B RESET_VALUE 0x00000000
        WR_PENDING_POST_BUF BIT[23:16]
        RD_PENDING_POST_BUF BIT[7:0]

STATUS_3A ADDRESS 0x0430 R
STATUS_3A RESET_VALUE 0x55111111
        RCB_DATA_RD_FULL BIT[31]
        RCB_DATA_RD_EMPTY BIT[30]
        RCB_CTRL_RD_FULL BIT[29]
        RCB_CTRL_RD_EMPTY BIT[28]
        RCB_DATA_WR_FULL BIT[27]
        RCB_DATA_WR_EMPTY BIT[26]
        RCB_CTRL_WR_FULL BIT[25]
        RCB_CTRL_WR_EMPTY BIT[24]
        BCB_RD_FULL BIT[21]
        BCB_RD_EMPTY BIT[20]
        BCB_WR_FULL BIT[17]
        BCB_WR_EMPTY BIT[16]
        WCB_RD_FULL BIT[13]
        WCB_RD_EMPTY BIT[12]
        WCB_WR_FULL BIT[9]
        WCB_WR_EMPTY BIT[8]
        ACB_RD_FULL BIT[5]
        ACB_RD_EMPTY BIT[4]
        ACB_WR_FULL BIT[1]
        ACB_WR_EMPTY BIT[0]

STATUS_3B ADDRESS 0x0434 R
STATUS_3B RESET_VALUE 0x00111111
        RGB_RD_FULL BIT[21]
        RGB_RD_EMPTY BIT[20]
        RGB_WR_FULL BIT[17]
        RGB_WR_EMPTY BIT[16]
        W2AB_RD_FULL BIT[13]
        W2AB_RD_EMPTY BIT[12]
        W2AB_WR_FULL BIT[9]
        W2AB_WR_EMPTY BIT[8]
        A2WB_RD_FULL BIT[5]
        A2WB_RD_EMPTY BIT[4]
        A2WB_WR_FULL BIT[1]
        A2WB_WR_EMPTY BIT[0]

BKE1_ENABLE ADDRESS 0x0800 RW
BKE1_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE1_GRANT_PERIOD ADDRESS 0x0804 RW
BKE1_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE1_GRANT_COUNT ADDRESS 0x0808 RW
BKE1_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE1_THRESHOLD_HIGH ADDRESS 0x0820 RW
BKE1_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_THRESHOLD_MEDIUM ADDRESS 0x0824 RW
BKE1_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_THRESHOLD_LOW ADDRESS 0x0828 RW
BKE1_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE1_HEALTH_0 ADDRESS 0x0840 RW
BKE1_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_1 ADDRESS 0x0844 RW
BKE1_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_2 ADDRESS 0x0848 RW
BKE1_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE1_HEALTH_3 ADDRESS 0x084C RW
BKE1_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_ENABLE ADDRESS 0x0900 RW
BKE2_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE2_GRANT_PERIOD ADDRESS 0x0904 RW
BKE2_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE2_GRANT_COUNT ADDRESS 0x0908 RW
BKE2_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE2_THRESHOLD_HIGH ADDRESS 0x0920 RW
BKE2_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_THRESHOLD_MEDIUM ADDRESS 0x0924 RW
BKE2_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_THRESHOLD_LOW ADDRESS 0x0928 RW
BKE2_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE2_HEALTH_0 ADDRESS 0x0940 RW
BKE2_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_1 ADDRESS 0x0944 RW
BKE2_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_2 ADDRESS 0x0948 RW
BKE2_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE2_HEALTH_3 ADDRESS 0x094C RW
BKE2_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_ENABLE ADDRESS 0x0A00 RW
BKE3_ENABLE RESET_VALUE 0x00000000
        QOS_POLICY_SEL BIT[31:24]
        ENABLE BIT[0]

BKE3_GRANT_PERIOD ADDRESS 0x0A04 RW
BKE3_GRANT_PERIOD RESET_VALUE 0x00000000
        GRANT_PERIOD BIT[9:0]

BKE3_GRANT_COUNT ADDRESS 0x0A08 RW
BKE3_GRANT_COUNT RESET_VALUE 0x00000000
        GRANT_COUNT BIT[15:0]

BKE3_THRESHOLD_HIGH ADDRESS 0x0A20 RW
BKE3_THRESHOLD_HIGH RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_THRESHOLD_MEDIUM ADDRESS 0x0A24 RW
BKE3_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_THRESHOLD_LOW ADDRESS 0x0A28 RW
BKE3_THRESHOLD_LOW RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

BKE3_HEALTH_0 ADDRESS 0x0A40 RW
BKE3_HEALTH_0 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_1 ADDRESS 0x0A44 RW
BKE3_HEALTH_1 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_2 ADDRESS 0x0A48 RW
BKE3_HEALTH_2 RESET_VALUE 0x00000000
        LIMIT_COMMANDS BIT[31]
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

BKE3_HEALTH_3 ADDRESS 0x0A4C RW
BKE3_HEALTH_3 RESET_VALUE 0x00000000
        AREQPRIORITY BIT[9:8]
        PRIORITYLVL BIT[1:0]

bimc_m_tcu_prof MODULE OFFSET=BIMC+0x0001D000 MAX=BIMC+0x0001DFFF APRE=BIMC_M_TCU_PROF_ SPRE=BIMC_M_TCU_PROF_ FPRE=BIMC_M_TCU_PROF_ BPRE=BIMC_M_TCU_PROF_ ABPRE=BIMC_M_TCU_PROF_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_M_TCU_PROF
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000202
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                PROFILING VALUE 0x02
        TYPE BIT[7:0]
                MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
        TENURE_WIDTH BIT[31:24]
        TRACKING_TABLE_DEPTH BIT[23:16]
        SCALING_FACTOR BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        PIPE2_ACH_DEPTH BIT[23:16]
        PIPE1_ACH_DEPTH BIT[15:8]
        PIPE0_ACH_DEPTH BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        TENURE_CLOCK_GATING_EN BIT[1]
        EVENT_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
        WR_TENURE_MODE BIT[25:24]
                WR_CMD_TO_BRESP VALUE 0x0
                WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
                WR_CMD_HANDSHAKE VALUE 0x2
                WR_RESP_HANDSHAKE VALUE 0x3
        RD_TENURE_MODE BIT[17:16]
                RD_CMD_TO_FIRST_RDATA VALUE 0x0
                RD_CMD_TO_LAST_RDATA VALUE 0x1
                RD_CMD_HANDSHAKE VALUE 0x2
                RD_DATA_HANDSHAKE VALUE 0x3
        PROFILING_EN BIT[0]

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

SWAY_SELECT ADDRESS 0x0220 RW
SWAY_SELECT RESET_VALUE 0x00000000
        SWAY BIT[2:0]

MID_MASK ADDRESS 0x0230 RW
MID_MASK RESET_VALUE 0x00000000
        MID_MASK BIT[15:0]

MID_MATCH ADDRESS 0x0234 RW
MID_MATCH RESET_VALUE 0x00000000
        MID_MATCH BIT[15:0]

MID_INV_MATCH ADDRESS 0x0238 RW
MID_INV_MATCH RESET_VALUE 0x00000000
        MID_INV_MATCH BIT[0]

ADDR_MASK_LOWER ADDRESS 0x0240 RW
ADDR_MASK_LOWER RESET_VALUE 0x00000000
        ADDR_MASK_LOWER BIT[31:10]

ADDR_MASK_UPPER ADDRESS 0x0244 R
ADDR_MASK_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

ADDR_MATCH_LOWER ADDRESS 0x0248 RW
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
        ADDR_MATCH_LOWER BIT[31:10]

ADDR_MATCH_UPPER ADDRESS 0x024C R
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
        UNUSED BIT[3:0]

ADDR_INV_MATCH ADDRESS 0x0250 RW
ADDR_INV_MATCH RESET_VALUE 0x00000000
        ADDR_INV_MATCH BIT[0]

ACH_MASK_0 ADDRESS 0x0260 RW
ACH_MASK_0 RESET_VALUE 0x00000000
        AINNERSHARED_MASK BIT[24]
        AFULL_MASK BIT[16]
        AEXCLUSIVE_MASK BIT[8]
        ABURST_MASK BIT[0]

ACH_MATCH_0 ADDRESS 0x0264 RW
ACH_MATCH_0 RESET_VALUE 0x00000000
        AINNERSHARED_MATCH BIT[24]
        AFULL_MATCH BIT[16]
        AEXCLUSIVE_MATCH BIT[8]
        ABURST_MATCH BIT[0]

ACH_MASK_1 ADDRESS 0x0270 RW
ACH_MASK_1 RESET_VALUE 0x00000000
        AMSSSELFAUTH_MASK BIT[24]
        AMEMTYPE_MASK BIT[18:16]
        ALEN_MASK BIT[11:8]
        AINST_MASK BIT[0]

ACH_MATCH_1 ADDRESS 0x0274 RW
ACH_MATCH_1 RESET_VALUE 0x00000000
        AMSSSELFAUTH_MATCH BIT[24]
        AMEMTYPE_MATCH BIT[18:16]
        ALEN_MATCH BIT[11:8]
        AINST_MATCH BIT[0]

ACH_INV_MATCH_1 ADDRESS 0x0278 RW
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
        AMEMTYPE_INV_MATCH BIT[16]
        ALEN_INV_MATCH BIT[8]

ACH_MASK_2 ADDRESS 0x0280 RW
ACH_MASK_2 RESET_VALUE 0x00000000
        APROTNS_MASK BIT[24]
        APRIV_MASK BIT[16]
        AOOO_MASK BIT[8]
        ANOALLOCATE_MASK BIT[0]

ACH_MATCH_2 ADDRESS 0x0284 RW
ACH_MATCH_2 RESET_VALUE 0x00000000
        APROTNS_MATCH BIT[24]
        APRIV_MATCH BIT[16]
        AOOO_MATCH BIT[8]
        ANOALLOCATE_MATCH BIT[0]

ACH_MASK_3 ADDRESS 0x0290 RW
ACH_MASK_3 RESET_VALUE 0x00000000
        ASHARED_MASK BIT[24]
        AREQPRIORITY_MASK BIT[17:16]
        AREDIRECT_MASK BIT[8]
        ARDBEATNDXEN_MASK BIT[0]

ACH_MATCH_3 ADDRESS 0x0294 RW
ACH_MATCH_3 RESET_VALUE 0x00000000
        ASHARED_MATCH BIT[24]
        AREQPRIORITY_MATCH BIT[17:16]
        AREDIRECT_MATCH BIT[8]
        ARDBEATNDXEN_MATCH BIT[0]

ACH_INV_MATCH_3 ADDRESS 0x0298 RW
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
        AREQPRIORITY_INV_MATCH BIT[16]

ACH_MASK_4 ADDRESS 0x02A0 RW
ACH_MASK_4 RESET_VALUE 0x00000000
        AWRITE_MASK BIT[24]
        AVMID_MASK BIT[20:16]
        ATRANSIENT_MASK BIT[8]
        ASIZE_MASK BIT[2:0]

ACH_MATCH_4 ADDRESS 0x02A4 RW
ACH_MATCH_4 RESET_VALUE 0x00000000
        AWRITE_MATCH BIT[24]
        AVMID_MATCH BIT[20:16]
        ATRANSIENT_MATCH BIT[8]
        ASIZE_MATCH BIT[2:0]

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
        AVMID_INV_MATCH BIT[16]
        ASIZE_INV_MATCH BIT[0]

BCH_MASK ADDRESS 0x0300 RW
BCH_MASK RESET_VALUE 0x00000000
        BRESP_MASK BIT[1:0]

BCH_MATCH ADDRESS 0x0304 RW
BCH_MATCH RESET_VALUE 0x00000000
        BRESP_MATCH BIT[1:0]

BCH_INV_MATCH ADDRESS 0x0308 RW
BCH_INV_MATCH RESET_VALUE 0x00000000
        BRESP_INV_MATCH BIT[0]

RCH_MASK ADDRESS 0x0340 RW
RCH_MASK RESET_VALUE 0x00000000
        RLAST_MASK BIT[8]
        RRESP_MASK BIT[1:0]

RCH_MATCH ADDRESS 0x0344 RW
RCH_MATCH RESET_VALUE 0x00000000
        RLAST_MATCH BIT[8]
        RRESP_MATCH BIT[1:0]

RCH_INV_MATCH ADDRESS 0x0348 RW
RCH_INV_MATCH RESET_VALUE 0x00000000
        RRESP_INV_MATCH BIT[0]

RD_STATUS_n(n):(0)-(0) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R
RD_STATUS_0 RESET_VALUE 0x00000000
        RD_OUTSTANDING_OVERFLOW BIT[31]
        RD_OUTSTANDING_UNDERFLOW BIT[30]
        RD_OUTSTANDING_MAX BIT[7:0]

WR_STATUS_n(n):(0)-(0) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R
WR_STATUS_0 RESET_VALUE 0x00000000
        WR_OUTSTANDING_OVERFLOW BIT[31]
        WR_OUTSTANDING_UNDERFLOW BIT[30]
        WR_OUTSTANDING_MAX BIT[7:0]

bimc_s_sys_sway MODULE OFFSET=BIMC+0x00050000 MAX=BIMC+0x00050FFF APRE=BIMC_S_SYS_SWAY_ SPRE=BIMC_S_SYS_SWAY_ FPRE=BIMC_S_SYS_SWAY_ BPRE=BIMC_S_SYS_SWAY_ ABPRE=BIMC_S_SYS_SWAY_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_S_SYS_SWAY
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000103
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                SLAVEWAY VALUE 0x01
        TYPE BIT[7:0]
                SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000001
        SYNC_MODE BIT[31:24]
                ASYNC VALUE 0x00
                SYNC VALUE 0x01
                ISOSYNC VALUE 0x02
        FUNCTIONALITY BIT[7:0]
                STUB VALUE 0x00
                SLAVEWAY VALUE 0x01

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        MPORT_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2 ADDRESS 0x0040 R
CONFIGURATION_INFO_2 RESET_VALUE 0x00000000
        S_DATA_WIDTH BIT[31:16]
        S_TID_WIDTH BIT[15:8]
        S_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
        RCH0_DEPTH BIT[31:24]
        BCH_DEPTH BIT[23:16]
        WCH_DEPTH BIT[15:8]
        ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
        DUAL_RCH_EN BIT[31]
        RCH1_DEPTH BIT[7:0]

CONFIGURATION_INFO_5 ADDRESS 0x0070 R
CONFIGURATION_INFO_5 RESET_VALUE 0x00000000
        QOS_EN BIT[31]

CONFIGURATION_INFO_6A ADDRESS 0x0080 R
CONFIGURATION_INFO_6A RESET_VALUE 0x00000000
        ACH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_6B ADDRESS 0x0084 R
CONFIGURATION_INFO_6B RESET_VALUE 0x00000000
        WCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_6C ADDRESS 0x0088 R
CONFIGURATION_INFO_6C RESET_VALUE 0x00000000
        BCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_6D ADDRESS 0x008C R
CONFIGURATION_INFO_6D RESET_VALUE 0x00000000
        RCH_PIPELINE_STAGES BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
        RFU BIT[1:0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
        RFU BIT[1:0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
        RFU BIT[1:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
        SLAVE_CLOCK_GATING_EN BIT[1]
        CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
        SLAVE_CLOCK_DEMETA_SEL BIT[1]
        CORE_CLOCK_DEMETA_SEL BIT[0]

RCH_SELECT ADDRESS 0x0210 R
RCH_SELECT RESET_VALUE 0x00000000
        UNUSED BIT[5:0]

MAX_OUTSTANDING_REQUESTS ADDRESS 0x0220 RW
MAX_OUTSTANDING_REQUESTS RESET_VALUE 0x0000FFFF
        WRITE BIT[15:8]
        READ BIT[7:0]

GATHERING ADDRESS 0x0230 RW
GATHERING RESET_VALUE 0x00000000
        RD_GATHER_BEATS BIT[3:0]

MODE ADDRESS 0x0240 RW
MODE RESET_VALUE 0x00000001
        CONVERT_16BYTE_EXCL BIT[5]
        CONVERT_ALL_EXCL BIT[4]
        BURST_SPLIT BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0250 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        ASNOOP BIT[27:24]
        AMEMTYPE BIT[18:16]
        ANOALLOCATE BIT[11]
        ASHARED BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_ASNOOP BIT[7]
        OVERRIDE_AMEMTYPE BIT[6]
        OVERRIDE_ANOALLOCATE BIT[3]
        OVERRIDE_ASHARED BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0260 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
        ASNOOP BIT[27:24]
        AMEMTYPE BIT[18:16]
        ANOALLOCATE BIT[11]
        AUNIQUE BIT[10]
        ASHARED BIT[9]
        AINNERSHARED BIT[8]
        OVERRIDE_ASNOOP BIT[7]
        OVERRIDE_AMEMTYPE BIT[6]
        OVERRIDE_ANOALLOCATE BIT[3]
        OVERRIDE_AUNIQUE BIT[2]
        OVERRIDE_ASHARED BIT[1]
        OVERRIDE_AINNERSHARED BIT[0]

STATUS_0A ADDRESS 0x0400 R
STATUS_0A RESET_VALUE 0x00000000
        WR_PENDING_PRE_BUF BIT[23:16]
        RD_PENDING_PRE_BUF BIT[7:0]

STATUS_0B ADDRESS 0x0404 R
STATUS_0B RESET_VALUE 0x00000000
        WR_PENDING_POST_BUF BIT[23:16]
        RD_PENDING_POST_BUF BIT[7:0]

STATUS_0C ADDRESS 0x0408 R
STATUS_0C RESET_VALUE 0x00000000
        RDQ_FULL BIT[21:16]
        WRQ_FULL BIT[8]
        CMDQ_FULL BIT[3:0]

STATUS_0D ADDRESS 0x040C R
STATUS_0D RESET_VALUE 0x00000000
        RDQ_ALMOST_FULL BIT[21:16]
        WRQ_ALMOST_FULL BIT[8]
        CMDQ_ALMOST_FULL BIT[3:0]

STATUS_1A ADDRESS 0x0410 R
STATUS_1A RESET_VALUE 0x55111111
        RCB0_DATA_RD_FULL BIT[31]
        RCB0_DATA_RD_EMPTY BIT[30]
        RCB0_CTRL_RD_FULL BIT[29]
        RCB0_CTRL_RD_EMPTY BIT[28]
        RCB0_DATA_WR_FULL BIT[27]
        RCB0_DATA_WR_EMPTY BIT[26]
        RCB0_CTRL_WR_FULL BIT[25]
        RCB0_CTRL_WR_EMPTY BIT[24]
        BCB_RD_FULL BIT[21]
        BCB_RD_EMPTY BIT[20]
        BCB_WR_FULL BIT[17]
        BCB_WR_EMPTY BIT[16]
        WCB_RD_FULL BIT[13]
        WCB_RD_EMPTY BIT[12]
        WCB_WR_FULL BIT[9]
        WCB_WR_EMPTY BIT[8]
        ACB_RD_FULL BIT[5]
        ACB_RD_EMPTY BIT[4]
        ACB_WR_FULL BIT[1]
        ACB_WR_EMPTY BIT[0]

STATUS_1B ADDRESS 0x0414 R
STATUS_1B RESET_VALUE 0x11111111
        WIB_RD_FULL BIT[29]
        WIB_RD_EMPTY BIT[28]
        WIB_WR_FULL BIT[25]
        WIB_WR_EMPTY BIT[24]
        RGB0_RD_FULL BIT[21]
        RGB0_RD_EMPTY BIT[20]
        RGB0_WR_FULL BIT[17]
        RGB0_WR_EMPTY BIT[16]
        W2AB_RD_FULL BIT[13]
        W2AB_RD_EMPTY BIT[12]
        W2AB_WR_FULL BIT[9]
        W2AB_WR_EMPTY BIT[8]
        A2WB_RD_FULL BIT[5]
        A2WB_RD_EMPTY BIT[4]
        A2WB_WR_FULL BIT[1]
        A2WB_WR_EMPTY BIT[0]

STATUS_1C ADDRESS 0x0418 R
STATUS_1C RESET_VALUE 0x00001155
        RGB1_RD_FULL BIT[13]
        RGB1_RD_EMPTY BIT[12]
        RGB1_WR_FULL BIT[9]
        RGB1_WR_EMPTY BIT[8]
        RCB1_DATA_RD_FULL BIT[7]
        RCB1_DATA_RD_EMPTY BIT[6]
        RCB1_CTRL_RD_FULL BIT[5]
        RCB1_CTRL_RD_EMPTY BIT[4]
        RCB1_DATA_WR_FULL BIT[3]
        RCB1_DATA_WR_EMPTY BIT[2]
        RCB1_CTRL_WR_FULL BIT[1]
        RCB1_CTRL_WR_EMPTY BIT[0]

bimc_s_default_sway MODULE OFFSET=BIMC+0x00058000 MAX=BIMC+0x00058FFF APRE=BIMC_S_DEFAULT_SWAY_ SPRE=BIMC_S_DEFAULT_SWAY_ FPRE=BIMC_S_DEFAULT_SWAY_ BPRE=BIMC_S_DEFAULT_SWAY_ ABPRE=BIMC_S_DEFAULT_SWAY_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_S_DEFAULT_SWAY
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000103
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                SLAVEWAY VALUE 0x01
        TYPE BIT[7:0]
                SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000002
        FUNCTIONALITY BIT[7:0]
                DEFAULT_SLAVE VALUE 0x02

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        MPORT_CONNECTIVITY BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
        RFU BIT[1]
        DECODE_ERROR BIT[0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
        RFU BIT[1]
        DECODE_ERROR BIT[0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
        RFU BIT[1]
        DECODE_ERROR BIT[0]

DEFAULT_SLAVE_STATUS_0 ADDRESS 0x0400 R
DEFAULT_SLAVE_STATUS_0 RESET_VALUE 0x00000000
        ADDR_LOWER BIT[31:0]

DEFAULT_SLAVE_STATUS_1 ADDRESS 0x0410 R
DEFAULT_SLAVE_STATUS_1 RESET_VALUE 0x00000000
        WRITE BIT[31]
        ADDR_UPPER BIT[3:0]

DEFAULT_SLAVE_STATUS_2 ADDRESS 0x0420 R
DEFAULT_SLAVE_STATUS_2 RESET_VALUE 0x00000000
        TID BIT[31:16]
        MID BIT[15:0]

bimc_s_ddr0_arb MODULE OFFSET=BIMC+0x00049000 MAX=BIMC+0x00049FFF APRE=BIMC_S_DDR0_ARB_ SPRE=BIMC_S_DDR0_ARB_ FPRE=BIMC_S_DDR0_ARB_ BPRE=BIMC_S_DDR0_ARB_ ABPRE=BIMC_S_DDR0_ARB_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_S_DDR0_ARB
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000203
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                ARBITER VALUE 0x02
        TYPE BIT[7:0]
                SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
        ARB2SW_PIPELINE_EN BIT[31]
        WGB_DEPTH BIT[15:8]
        FUNCTIONALITY BIT[7:0]
                ROUND_ROBIN VALUE 0x00
                FAIR_ROUND_ROBIN VALUE 0x01
                PRIORITY_RR VALUE 0x02
                PRIORITY_FRR VALUE 0x03
                TIERED_RR VALUE 0x04

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        MPORT_CONNECTIVITY BIT[31:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000001
        CORE_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
        WR_GRANTS_AHEAD BIT[31:28]
        PRIORITY_RR_EN BIT[0]

MASTERn_GRANTS(n):(0)-(5) ARRAY 0x00000220+0x4*n
MASTER0_GRANTS ADDRESS 0x0220 RW
MASTER0_GRANTS RESET_VALUE 0x00000000
        RESTRICT_RD_DURING_WR BIT[15]
        RD_GRANTS_DURING_WR BIT[3:0]

bimc_s_sys_arb MODULE OFFSET=BIMC+0x00051000 MAX=BIMC+0x00051FFF APRE=BIMC_S_SYS_ARB_ SPRE=BIMC_S_SYS_ARB_ FPRE=BIMC_S_SYS_ARB_ BPRE=BIMC_S_SYS_ARB_ ABPRE=BIMC_S_SYS_ARB_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_S_SYS_ARB
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000203
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                ARBITER VALUE 0x02
        TYPE BIT[7:0]
                SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
        ARB2SW_PIPELINE_EN BIT[31]
        WGB_DEPTH BIT[15:8]
        FUNCTIONALITY BIT[7:0]
                ROUND_ROBIN VALUE 0x00
                FAIR_ROUND_ROBIN VALUE 0x01
                PRIORITY_RR VALUE 0x02
                PRIORITY_FRR VALUE 0x03
                TIERED_RR VALUE 0x04

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        MPORT_CONNECTIVITY BIT[31:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000001
        CORE_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
        WR_GRANTS_AHEAD BIT[31:28]

bimc_s_default_arb MODULE OFFSET=BIMC+0x00059000 MAX=BIMC+0x00059FFF APRE=BIMC_S_DEFAULT_ARB_ SPRE=BIMC_S_DEFAULT_ARB_ FPRE=BIMC_S_DEFAULT_ARB_ BPRE=BIMC_S_DEFAULT_ARB_ ABPRE=BIMC_S_DEFAULT_ARB_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_S_DEFAULT_ARB
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000203
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                ARBITER VALUE 0x02
        TYPE BIT[7:0]
                SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
        ARB2SW_PIPELINE_EN BIT[31]
        WGB_DEPTH BIT[15:8]
        FUNCTIONALITY BIT[7:0]
                ROUND_ROBIN VALUE 0x00
                FAIR_ROUND_ROBIN VALUE 0x01
                PRIORITY_RR VALUE 0x02
                PRIORITY_FRR VALUE 0x03
                TIERED_RR VALUE 0x04

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        MPORT_CONNECTIVITY BIT[31:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000001
        CORE_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
        WR_GRANTS_AHEAD BIT[31:28]

bimc_s_ddr0_scmo MODULE OFFSET=BIMC+0x00048000 MAX=BIMC+0x00048FFF APRE=BIMC_S_DDR0_SCMO_ SPRE=BIMC_S_DDR0_SCMO_ FPRE=BIMC_S_DDR0_SCMO_ BPRE=BIMC_S_DDR0_SCMO_ ABPRE=BIMC_S_DDR0_SCMO_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_S_DDR0_SCMO
COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000403
        INSTANCE BIT[23:16]
        SUB_TYPE BIT[15:8]
                RESERVED VALUE 0x00
                SLAVE_WAY VALUE 0x01
                XPU VALUE 0x02
                ARBITER VALUE 0x03
                SCMO VALUE 0x04
        TYPE BIT[7:0]
                RESERVED VALUE 0x00
                GLOBAL VALUE 0x01
                MASTER_PORT VALUE 0x02
                SLAVE_WAY VALUE 0x03

HW_INFO ADDRESS 0x0010 R
HW_INFO RESET_VALUE 0x02000103
        MAJOR BIT[31:24]
        BRANCH BIT[23:16]
        MINOR BIT[15:8]
        ECO BIT[7:0]

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
        DATA_WIDTH BIT[31:16]
        TID_WIDTH BIT[15:8]
        MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
        MPORT_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2 ADDRESS 0x0040 R
CONFIGURATION_INFO_2 RESET_VALUE 0x00000000
        NUM_GLOBAL_MONS BIT[23:16]
        VMID_WIDTH BIT[7:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
        RCH0_CTRL_DEPTH BIT[31:24]
        RCH0_DEPTH BIT[23:16]
        BCH_DEPTH BIT[15:8]
        WCH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
        RCH1_CTRL_DEPTH BIT[15:8]
        RCH1_DEPTH BIT[7:0]

CONFIGURATION_INFO_5 ADDRESS 0x0070 R
CONFIGURATION_INFO_5 RESET_VALUE 0x00000000
        DPE_CQ_DEPTH BIT[15:8]
        DDR_BUS_WIDTH BIT[7:0]

CONFIGURATION_INFO_6 ADDRESS 0x0080 R
CONFIGURATION_INFO_6 RESET_VALUE 0x00000000
        WBUFC_PIPE BIT[12]
        RDOPT_PIPE BIT[8]
        ACHAN_INTF_PIPE BIT[4]
        ADDR_DECODE_HT BIT[0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
        ERR_OCCURRED BIT[0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
        IRQ_CLR BIT[0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
        IRQ_EN BIT[0]

ESYN_ADDR ADDRESS 0x0120 R
ESYN_ADDR RESET_VALUE 0x00000000
        ERR_ADDR_L BIT[31:0]

ESYN_APACKET_0 ADDRESS 0x0128 R
ESYN_APACKET_0 RESET_VALUE 0x00000000
        ERR_ATID BIT[31:16]
        ERR_AMID BIT[15:0]

ESYN_APACKET_1 ADDRESS 0x012C R
ESYN_APACKET_1 RESET_VALUE 0x00000000
        ERR_CODE BIT[24]
                NO_ERROR VALUE 0x0
                ADDRESS_DECODE_ERROR VALUE 0x1
        ERR_ALEN BIT[19:16]
        ERR_ASIZE BIT[15:13]
        ERR_ABURST BIT[12]
        ERR_AEXCLUSIVE BIT[8]
        ERR_APROTNS BIT[4]
        ERR_AOOORD BIT[2]
        ERR_AOOOWR BIT[1]
        ERR_AWRITE BIT[0]

ESYN_APACKET_2 ADDRESS 0x0130 R
ESYN_APACKET_2 RESET_VALUE 0x00000000
        ERR_AVMID BIT[4:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00111111
        RFU_31_21 BIT[31:21]
        CFG_WR_CORE_CG_EN BIT[20]
        PEN_CMD_CG_EN BIT[16]
        RCH_CG_EN BIT[12]
        FLUSH_CG_EN BIT[8]
        WCH_CG_EN BIT[4]
        ACH_CG_EN BIT[0]

SLV_INTERLEAVE_CFG ADDRESS 0x0400 RW
SLV_INTERLEAVE_CFG RESET_VALUE 0x00000000
        RANK_INTERLEAVE BIT[9:8]
                DISABLE VALUE 0x0
                RANK_INTLV_1K VALUE 0x1
                RANK_INTLV_2K VALUE 0x2
                RANK_INTLV_4K VALUE 0x3
        RFU_7_5 BIT[7:5]
        INTERLEAVE_CS1 BIT[4]
                DISABLED VALUE 0x0
                INT_1K VALUE 0x1
        RFU_3_1 BIT[3:1]
        INTERLEAVE_CS0 BIT[0]
                DISABLED VALUE 0x0
                INT_1K VALUE 0x1

ADDR_BASE_CSn(n):(0)-(1) ARRAY 0x00000410+0x4*n
ADDR_BASE_CS0 ADDRESS 0x0410 RW
ADDR_BASE_CS0 RESET_VALUE 0x00000000
        RFU_15_10 BIT[15:10]
        ADDR_BASE BIT[9:2]
        RFU_1_0 BIT[1:0]

ADDR_MAP_CSn(n):(0)-(1) ARRAY 0x00000420+0x4*n
ADDR_MAP_CS0 ADDRESS 0x0420 RW
ADDR_MAP_CS0 RESET_VALUE 0x00000000
        RANK_EN BIT[15]
                RANK_NOT_PRESENT VALUE 0x0
                RANK_IS_PRESENT VALUE 0x1
        RFU_14_13 BIT[14:13]
        ADDR_MODE BIT[12]
                RKRBC VALUE 0x0
                RKBRC VALUE 0x1
        RFU_11_9 BIT[11:9]
        BANK_SIZE BIT[8]
                BANKS_4 VALUE 0x0
                BANKS_8 VALUE 0x1
        RFU_7_6 BIT[7:6]
        ROW_SIZE BIT[5:4]
                ROWS_13 VALUE 0x0
                ROWS_14 VALUE 0x1
                ROWS_15 VALUE 0x2
                ROWS_16 VALUE 0x3
        RFU_3_2 BIT[3:2]
        COL_SIZE BIT[1:0]
                COLS_8 VALUE 0x0
                COLS_9 VALUE 0x1
                COLS_10 VALUE 0x2
                COLS_11 VALUE 0x3

ADDR_MASK_CSn(n):(0)-(1) ARRAY 0x00000430+0x4*n
ADDR_MASK_CS0 ADDRESS 0x0430 RW
ADDR_MASK_CS0 RESET_VALUE 0x00000000
        RFU_15_10 BIT[15:10]
        ADDR_MASK BIT[9:2]
                RESERVED VALUE 0x00
                DENSITY_8GB VALUE 0x80
                DENSITY_4GB VALUE 0xC0
                DENSITY_2GB VALUE 0xE0
                DENSITY_1GB VALUE 0xF0
                DENSITY_512MB VALUE 0xF8
                DENSITY_256MB VALUE 0xFC
                DENSITY_128MB VALUE 0xFE
                DENSITY_64MB VALUE 0xFF
        RFU_1_0 BIT[1:0]

SLV_STATUS ADDRESS 0x0450 R
SLV_STATUS RESET_VALUE 0x00000031
        GLOBAL_MONS_IN_USE BIT[23:8]
        RANK_IDLE BIT[5:4]
        SLAVE_IDLE BIT[0]

GLOBAL_MON_CFG ADDRESS 0x0460 RW
GLOBAL_MON_CFG RESET_VALUE 0x00000010
        EXCMD_ADDR_GRAN BIT[4]
                GRANULARITY_64_BIT VALUE 0x0
                GRANULARITY_128_BIT VALUE 0x1
        RFU_3_2 BIT[3:2]
        CLR_EXMON_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        EXRD_RESP BIT[0]
                EXOKAY_OR_OKAY VALUE 0x0
                EXOKAY_ONLY VALUE 0x1

CMD_BUF_CFG ADDRESS 0x0500 RW
CMD_BUF_CFG RESET_VALUE 0x00000001
        RFU_11_10 BIT[11:10]
        CMD_ORDERING BIT[9:8]
                REORDERING VALUE 0x0
                IN_ORDER_PER_MASTER VALUE 0x1
                IN_ORDER_GLOBALLY VALUE 0x2
                RESERVED VALUE 0x3
        HP_CMD_AREQPRIO_MAP BIT[4]
                PRIORITY3 VALUE 0x0
                PRIORITY3_AND_2 VALUE 0x1
        RFU_3 BIT[3]
        HP_CMD_Q_DEPTH BIT[2:0]
                BUFFERS_0 VALUE 0x0
                BUFFERS_2 VALUE 0x1
                BUFFERS_3 VALUE 0x2
                BUFFERS_4 VALUE 0x3
                BUFFERS_5 VALUE 0x4
                BUFFERS_6 VALUE 0x5

CMD_BUF_STATUS ADDRESS 0x0520 R
CMD_BUF_STATUS RESET_VALUE 0x00000000
        HP_CMD_BUF_ENTRIES_IN_USE BIT[7:4]
        LP_CMD_BUF_ENTRIES_IN_USE BIT[3:0]

RCH_SELECT ADDRESS 0x0540 RW
RCH_SELECT RESET_VALUE 0x00000000
        DYNAMIC_RCH_SELECT BIT[31:16]
                DISABLE VALUE 0x0000
                ENABLE VALUE 0x0001
        RCH_PORTS BIT[15:0]
                RCH0 VALUE 0x0000
                RCH1 VALUE 0x0001

RCH_BKPR_CFG ADDRESS 0x0544 RW
RCH_BKPR_CFG RESET_VALUE 0x00000000
        RCH1_FIFO_BKPR_HI_TH BIT[31:24]
        RCH1_FIFO_BKPR_LO_TH BIT[23:16]
        RCH0_FIFO_BKPR_HI_TH BIT[15:8]
        RCH0_FIFO_BKPR_LO_TH BIT[7:0]

RCH_STATUS ADDRESS 0x0560 R
RCH_STATUS RESET_VALUE 0x00011111
        PRQ_FIFO_FULL BIT[17]
        PRQ_FIFO_EMPTY BIT[16]
        RCH1_QUAL_FIFO_FULL BIT[13]
        RCH1_QUAL_FIFO_EMPTY BIT[12]
        RCH1_DATA_FIFO_FULL BIT[9]
        RCH1_DATA_FIFO_EMPTY BIT[8]
        RCH0_QUAL_FIFO_FULL BIT[5]
        RCH0_QUAL_FIFO_EMPTY BIT[4]
        RCH0_DATA_FIFO_FULL BIT[1]
        RCH0_DATA_FIFO_EMPTY BIT[0]

WCH_BUF_CFG ADDRESS 0x0580 RW
WCH_BUF_CFG RESET_VALUE 0x00000000
        RFU_7_5 BIT[7:5]
        WRITE_BLOCK_READ BIT[4]
        RFU_3_1 BIT[3:1]
        COALESCE_EN BIT[0]

WCH_STATUS ADDRESS 0x05A0 R
WCH_STATUS RESET_VALUE 0x00000111
        BRESP_FIFO_FULL BIT[9]
        BRESP_FIFO_EMPTY BIT[8]
        WDATA_FIFO_FULL BIT[5]
        WDATA_FIFO_EMPTY BIT[4]
        WBUF_FULL BIT[1]
        WBUF_EMPTY BIT[0]

FLUSH_CFG ADDRESS 0x05C0 RW
FLUSH_CFG RESET_VALUE 0x00000000
        BL16_ALIGN_FLUSH_EN BIT[31]
        RFU_30_29 BIT[30:29]
        FLUSH_IN_ORDER BIT[28]
        RFU_27_26 BIT[27:26]
        FLUSH_IDLE_DELAY BIT[25:16]
        RFU_15_12 BIT[15:12]
        FLUSH_UPPER_LIMIT BIT[11:8]
        RFU_7_4 BIT[7:4]
        FLUSH_LOWER_LIMIT BIT[3:0]

FLUSH_CMD ADDRESS 0x05C4 RW
FLUSH_CMD RESET_VALUE 0x00000000
        RFU_3_2 BIT[3:2]
        FLUSH_ALL_BUF BIT[1:0]

CMD_OPT_CFG0 ADDRESS 0x0700 RW
CMD_OPT_CFG0 RESET_VALUE 0x07010000
        RFU_31_29 BIT[31:29]
        DPE_DYN_CQ_DEPTH_EN BIT[28]
        DPE_DYN_CQ_DEPTH BIT[27:24]
                DPE_CQ_DEPTH_1 VALUE 0x0
                DPE_CQ_DEPTH_2 VALUE 0x1
                DPE_CQ_DEPTH_3 VALUE 0x2
                DPE_CQ_DEPTH_4 VALUE 0x3
                DPE_CQ_DEPTH_5 VALUE 0x4
                DPE_CQ_DEPTH_6 VALUE 0x5
                DPE_CQ_DEPTH_7 VALUE 0x6
                DPE_CQ_DEPTH_8 VALUE 0x7
        RFU_23_21 BIT[23:21]
        IGNORE_BANK_UNAVL BIT[20]
        RFU_19_18 BIT[19:18]
        MASK_CMDOUT_PRI BIT[17:16]
                NO_MASK VALUE 0x0
                AREQ_AND_TIMEOUT_MASK VALUE 0x1
                TIMEOUT_MASK_ONLY VALUE 0x2
                RESERVED VALUE 0x3
        RFU_15_13 BIT[15:13]
        DPE_CMD_REORDERING BIT[12]
        RFU_11_9 BIT[11:9]
        WR_OPT_EN BIT[8]
        RFU_7_5 BIT[7:5]
        RD_OPT_EN BIT[4]
        RFU_3_1 BIT[3:1]
        PAGE_MGMT_POLICY BIT[0]
                KEEP_PAGE_OPEN VALUE 0x0
                CLOSE_AFTER_EACH_ACCESS VALUE 0x1

CMD_OPT_CFG1 ADDRESS 0x0704 RW
CMD_OPT_CFG1 RESET_VALUE 0x00000000
        RFU_31_29 BIT[31:29]
        HSTP_CMD_TIMEOUT BIT[28:24]
                RESERVED VALUE 0x00
        RFU_23_21 BIT[23:21]
        HP_CMD_TIMEOUT BIT[20:16]
                RESERVED VALUE 0x00
        RFU_15_13 BIT[15:13]
        MP_CMD_TIMEOUT BIT[12:8]
                RESERVED VALUE 0x00
        RFU_7_5 BIT[7:5]
        LP_CMD_TIMEOUT BIT[4:0]
                RESERVED VALUE 0x00

CMD_OPT_CFG2 ADDRESS 0x0708 RW
CMD_OPT_CFG2 RESET_VALUE 0x00000000
        RFU_15_12 BIT[15:12]
        RWOPT_WR_CMD_TIMEOUT BIT[11:8]
                RESERVED VALUE 0x0
        RFU_7_4 BIT[7:4]
        RWOPT_RD_CMD_TIMEOUT BIT[3:0]
                RESERVED VALUE 0x0

CMD_OPT_CFG3 ADDRESS 0x070C RW
CMD_OPT_CFG3 RESET_VALUE 0x00000000
        RFU_31_21 BIT[31:21]
        WROPT_CMD_TIMEOUT BIT[20:16]
                RESERVED VALUE 0x00
        RFU_15_5 BIT[15:5]
        FLUSH_CMD_TIMEOUT BIT[4:0]
                RESERVED VALUE 0x00

CMD_OPT_CFG4 ADDRESS 0x0710 RW
CMD_OPT_CFG4 RESET_VALUE 0x00000000
        RFU_7_5 BIT[7:5]
        MASK_WRQ_FULL BIT[4]
        RFU_3_1 BIT[3:1]
        MASK_RDQ_FULL BIT[0]

FSP_STATUS ADDRESS 0x0A40 RW
FSP_STATUS RESET_VALUE 0x00000000
        FREQ_SET_POINT_REG_IN_USE BIT[2:0]

bimc_s_ddr0 MODULE OFFSET=BIMC+0x0004A000 MAX=BIMC+0x0004B07F APRE=BIMC_S_DDR0_ SPRE=BIMC_S_DDR0_ FPRE=BIMC_S_DDR0_ BPRE=BIMC_S_DDR0_ ABPRE=BIMC_S_DDR0_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_S_DDR0
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        AMTE BIT[7]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        SAVERESTORE_IN_PROGRESS BIT[3]
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        SAVERESTORE_IN_PROGRESS BIT[3]
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        AMT_MSACLROE BIT[13]
        AMT_MSACLRWE BIT[12]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        AMTE BIT[7]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        SAVERESTORE_IN_PROGRESS BIT[3]
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0xDF0CAC18
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x5F0CCA1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(24,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(24,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(24) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
        ADDR BIT[31:12]

XPU_PRTn_END0(n):(0)-(24) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
        ADDR BIT[31:12]

XPU_PRTn_SCR(n):(0)-(24) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_PRTn_MCR(n):(0)-(24) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(24) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(24) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

XPU_AMT_RACR ADDRESS 0x00E8 RW
XPU_AMT_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_AMT_WACR ADDRESS 0x00EC RW
XPU_AMT_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_AMTRn(n):(0)-(127) ARRAY 0x00000E80+0x4*n
XPU_AMTR0 ADDRESS 0x0E80 RW
XPU_AMTR0 RESET_VALUE 0x00000000
        AMTMASK BIT[31:0]

bimc_s_ddr0_dpe MODULE OFFSET=BIMC+0x0004C000 MAX=BIMC+0x0004CFFF APRE=BIMC_S_DDR0_DPE_ SPRE=BIMC_S_DDR0_DPE_ FPRE=BIMC_S_DDR0_DPE_ BPRE=BIMC_S_DDR0_DPE_ ABPRE=BIMC_S_DDR0_DPE_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_S_DDR0_DPE
HW_INFO ADDRESS 0x0000 R
HW_INFO RESET_VALUE 0x01000300
        MAJOR_REVISION BIT[31:24]
        BRANCH_REVISION BIT[23:16]
        MINOR_REVISION BIT[15:8]
        ECO_REVISION BIT[7:0]

CONFIG_0 ADDRESS 0x0010 RW
CONFIG_0 RESET_VALUE 0x00000000
        CA_BUS_OE_CTRL BIT[29:28]
                DISABLED VALUE 0x0
                SR_ONLY VALUE 0x1
                SR_OR_PWR_DN VALUE 0x2
                RESERVED VALUE 0x3
        RD_BEAT_NDX_OOO BIT[24]
                IN_ORDER VALUE 0x0
                OOO VALUE 0x1
        DDR_WR_MASK_POLARITY BIT[20]
                ACTIVE_HIGH VALUE 0x0
                ACTIVE_LOW VALUE 0x1
        DEVICE_TYPE BIT[17:16]
                LPDDR2 VALUE 0x0
                PCDDR3 VALUE 0x1
                LPDDR3 VALUE 0x2
                PCDDR4 VALUE 0x3
        DEVICE_CFG_RANK1 BIT[11:10]
                X8_X8_X8_X8 VALUE 0x0
                X16_X16 VALUE 0x1
                X32 VALUE 0x2
                X64 VALUE 0x3
        DEVICE_CFG_RANK0 BIT[9:8]
                X8_X8_X8_X8 VALUE 0x0
                X16_X16 VALUE 0x1
                X32 VALUE 0x2
                X64 VALUE 0x3
        SHARED_CLK BIT[4]
                UNSHARED_CLK VALUE 0x0
                SHARED_CLK VALUE 0x1
        DDR_CMD BIT[0]
                SDR_ON_CMD VALUE 0x0
                DDR_ON_CMD VALUE 0x1

CONFIG_1 ADDRESS 0x0014 RW
CONFIG_1 RESET_VALUE 0x00000000
        PERIOD_BUS_THRESHOLD_POWER_MODE BIT[31:24]
        PAD_POWER_MODE_CTRL BIT[20]
                HW_CTRL VALUE 0x0
                SW_CTRL VALUE 0x1
        PAD_POWER_MODE BIT[16]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        NUM_BANKS_RANK1 BIT[12:8]
        NUM_BANKS_RANK0 BIT[4:0]

CONFIG_2 ADDRESS 0x0018 RW
CONFIG_2 RESET_VALUE 0x00000000
        TIMING_MODE BIT[29:28]
                TM_1T VALUE 0x0
                TM_2T VALUE 0x1
                TM_3T VALUE 0x2
                RESERVED VALUE 0x3
        DDR_BURST_LEN BIT[24:20]
                BL_OF_4 VALUE 0x04
                BL_OF_8 VALUE 0x08
                BL_OF_16 VALUE 0x10
        WR_DQS_EARLY BIT[16]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DDR_CK_ON_DBG BIT[12]
                DISABLED VALUE 0x0
                ENALBLED VALUE 0x1
        MRR_BURST_LEN BIT[11:8]
                BL4 VALUE 0x4
                BL8 VALUE 0x8
        BURST_RD_START BIT[5:4]
                ADDRS_0_2_4 VALUE 0x0
                ADDRS_0_4_8 VALUE 0x1
                ADDRS_0_ONLY VALUE 0x2
        BURST_WR_START BIT[1:0]
                ADDRS_0_2_4 VALUE 0x0
                ADDRS_0_4_8 VALUE 0x1
                ADDRS_0_ONLY VALUE 0x2

CONFIG_3 ADDRESS 0x001C RW
CONFIG_3 RESET_VALUE 0x00000000
        DIST_LOAD_CTRL BIT[28]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        REF_DEFICIT_WTRMRK BIT[26:24]
        TREFBW_XO_DIV_6_CYCLES BIT[20:16]
        MAX_REFRESHES_TREFBW BIT[14:12]
                DISABLED VALUE 0x0
                EIGHT VALUE 0x1
                SEVEN VALUE 0x2
                SIX VALUE 0x3
                FIVE VALUE 0x4
        DRAIN_CQ_ON_SHKE_CMD BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        LOAD_TIMING_ON_FREQ_CHNG BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        HW_FREQ_SW_SR_ONLY BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        HW_FREQ_SWITCH BIT[0]
                SELF_REFRESH VALUE 0x0
                CSPD VALUE 0x1

CONFIG_4 ADDRESS 0x0020 W
CONFIG_4 RESET_VALUE 0x00000000
        RECALC_PS_PARAMS BIT[4]
                NOP VALUE 0x0
                RECALC VALUE 0x1
        LOAD_ALL_CONFIG BIT[0]
                NOP VALUE 0x0
                LOAD VALUE 0x1

CONFIG_5 ADDRESS 0x0024 RW
CONFIG_5 RESET_VALUE 0x00000000
        ODTOFF_MIN_IN_PS BIT[31]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        ODTOFF_MAX_IN_PS BIT[30]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        ODTON_MIN_IN_PS BIT[29]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        ODTON_MAX_IN_PS BIT[28]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TRASMIN_IN_PS BIT[27]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TWR_IN_PS BIT[26]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TRCD_IN_PS BIT[25]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TWTR_IN_PS BIT[24]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TRRD_IN_PS BIT[23]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TRFCAB_IN_PS BIT[22]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TRFCPB_IN_PS BIT[21]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TRTP_IN_PS BIT[20]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TRPAB_IN_PS BIT[19]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TRPPB_IN_PS BIT[18]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TFAW_IN_PS BIT[17]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TCKE_IN_PS BIT[16]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TZQCS_IN_PS BIT[15]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TZQCL_IN_PS BIT[14]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TMOD_IN_PS BIT[13]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        MIN_SR_DURATION_IN_PS BIT[12]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TXSRD_IN_PS BIT[11]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TXSNR_IN_PS BIT[10]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TXPNR_ACT_PWR_DN_IN_PS BIT[9]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TXPR_ACT_PWR_DN_IN_PS BIT[8]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TXPNR_PCHG_PWR_DN_IN_PS BIT[7]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        TXPR_PCHG_PWR_DN_IN_PS BIT[6]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        CLK_AFTER_SR_ENTRY_IN_PS BIT[5]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        CLK_BEFORE_SR_EXIT_IN_PS BIT[4]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        IE_WINDOW_START_IN_PS BIT[3]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        IE_WINDOW_END_IN_PS BIT[2]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        RD_CAPTURE_START_IN_PS BIT[1]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1
        RD_CAPTURE_END_IN_PS BIT[0]
                CLK_CYC VALUE 0x0
                PS VALUE 0x1

CONFIG_6 ADDRESS 0x0028 RW
CONFIG_6 RESET_VALUE 0x00000000
        DRAM_RD_BURST_ORDER BIT[12]
                INCR_ORDER VALUE 0x0
                DECR_ORDER VALUE 0x1
        RANK1_BLK_ACT BIT[9]
                NOP VALUE 0x0
                BLOCK VALUE 0x1
        RANK0_BLK_ACT BIT[8]
                NOP VALUE 0x0
                BLOCK VALUE 0x1
        IOSTAGE_ODT_DEBUG_MODE BIT[7]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        IOSTAGE_WR_DEBUG_MODE BIT[6]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        IOSTAGE_RD_DEBUG_MODE BIT[5]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        IOSTAGE_CA_DEBUG_MODE BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        CDC_WR_DEBUG_MODE BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        CDC_RD_DEBUG_MODE BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        CDC_CA_DEBUG_MODE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CONFIG_7 ADDRESS 0x002C RW
CONFIG_7 RESET_VALUE 0x00000000
        MREG_DQ3_BYTE_MAP BIT[7:6]
                BYTE_0_DQ3 VALUE 0x0
                BYTE_1_DQ3 VALUE 0x1
                BYTE_2_DQ3 VALUE 0x2
                BYTE_3_DQ3 VALUE 0x3
        MREG_DQ2_BYTE_MAP BIT[5:4]
                BYTE_0_DQ2 VALUE 0x0
                BYTE_1_DQ2 VALUE 0x1
                BYTE_2_DQ2 VALUE 0x2
                BYTE_3_DQ2 VALUE 0x3
        MREG_DQ1_BYTE_MAP BIT[3:2]
                BYTE_0_DQ1 VALUE 0x0
                BYTE_1_DQ1 VALUE 0x1
                BYTE_2_DQ1 VALUE 0x2
                BYTE_3_DQ1 VALUE 0x3
        MREG_DQ0_BYTE_MAP BIT[1:0]
                BYTE_0_DQ0 VALUE 0x0
                BYTE_1_DQ0 VALUE 0x1
                BYTE_2_DQ0 VALUE 0x2
                BYTE_3_DQ0 VALUE 0x3

CONFIG_DQ_MAP ADDRESS 0x0038 RW
CONFIG_DQ_MAP RESET_VALUE 0x00000000
        DQ7_BYTE_MAP BIT[30:28]
        DQ6_BYTE_MAP BIT[26:24]
        DQ5_BYTE_MAP BIT[22:20]
        DQ4_BYTE_MAP BIT[18:16]
        DQ3_BYTE_MAP BIT[14:12]
        DQ2_BYTE_MAP BIT[10:8]
        DQ1_BYTE_MAP BIT[6:4]
        DQ0_BYTE_MAP BIT[2:0]

ODT_CONFIG_0 ADDRESS 0x0040 RW
ODT_CONFIG_0 RESET_VALUE 0x00000000
        RANK1_FORCE_ODT BIT[9]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        RANK0_FORCE_ODT BIT[8]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        RANK1_ODT_ON_WR_RANK1 BIT[6]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        RANK1_ODT_ON_WR_RANK0 BIT[5]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        RANK1_ODT_ON_RD_RANK0 BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        RANK0_ODT_ON_WR_RANK1 BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        RANK0_ODT_ON_WR_RANK0 BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        RANK0_ODT_ON_RD_RANK1 BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

ODT_CONFIG_1 ADDRESS 0x0044 RW
ODT_CONFIG_1 RESET_VALUE 0x00000000
        ODTH8 BIT[30:28]
        SYNC_ODT_DLY_MODE BIT[24]
                IN_CYCLES VALUE 0x0
                WL_OFFSET VALUE 0x1
        SYNC_ODT_ON_DLY BIT[22:20]
        SYNC_ODT_OFF_DLY BIT[18:16]
        ODT_OFF_BEFORE_RD BIT[9:8]
        ODT_ON_MIN_POS BIT[4]
                POSITIVE VALUE 0x0
                NEGATIVE VALUE 0x1
        ODT_OFF_MIN_POS BIT[0]
                POSITIVE VALUE 0x0
                NEGATIVE VALUE 0x1

CA_TRAIN_PRE_CS ADDRESS 0x0050 RW
CA_TRAIN_PRE_CS RESET_VALUE 0x00000000
        CA_BUS_2 BIT[25:16]
        CA_BUS_1 BIT[9:0]

CA_TRAIN_CS ADDRESS 0x0054 RW
CA_TRAIN_CS RESET_VALUE 0x00000000
        CA_BUS_4 BIT[25:16]
        CA_BUS_3 BIT[9:0]

CA_TRAIN_POST_CS ADDRESS 0x0058 RW
CA_TRAIN_POST_CS RESET_VALUE 0x00000000
        CA_BUS_6 BIT[25:16]
        CA_BUS_5 BIT[9:0]

RCW_CTRL ADDRESS 0x0060 RW
RCW_CTRL RESET_VALUE 0x00000000
        RCW_ASYNC_RESET_BYTE7 BIT[31]
                RESET_OFF VALUE 0x0
                RESET_ON VALUE 0x1
        RCW_ASYNC_RESET_BYTE6 BIT[30]
                RESET_OFF VALUE 0x0
                RESET_ON VALUE 0x1
        RCW_ASYNC_RESET_BYTE5 BIT[29]
                RESET_OFF VALUE 0x0
                RESET_ON VALUE 0x1
        RCW_ASYNC_RESET_BYTE4 BIT[28]
                RESET_OFF VALUE 0x0
                RESET_ON VALUE 0x1
        RCW_ASYNC_RESET_BYTE3 BIT[27]
                RESET_OFF VALUE 0x0
                RESET_ON VALUE 0x1
        RCW_ASYNC_RESET_BYTE2 BIT[26]
                RESET_OFF VALUE 0x0
                RESET_ON VALUE 0x1
        RCW_ASYNC_RESET_BYTE1 BIT[25]
                RESET_OFF VALUE 0x0
                RESET_ON VALUE 0x1
        RCW_ASYNC_RESET_BYTE0 BIT[24]
                RESET_OFF VALUE 0x0
                RESET_ON VALUE 0x1
        RCW_ENABLE BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        EXP_PATTERN BIT[7:0]

PWR_CTRL_0 ADDRESS 0x0068 RW
PWR_CTRL_0 RESET_VALUE 0x00000000
        PWR_DN_MODE BIT[28]
                INDIVIDUAL VALUE 0x0
                CONCURRENT VALUE 0x1
        PWR_DN_EN BIT[24]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        CLK_STOP_PWR_DN_EN BIT[20]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        CLK_ON_EN BIT[16]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        CLK_ON_IDLE_CNT BIT[15:4]
        PCHG_PD_DLL BIT[0]

OPT_CTRL_0 ADDRESS 0x0078 RW
OPT_CTRL_0 RESET_VALUE 0x00000000
        BC_OTF_EN BIT[20]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        RD_INT_BST BIT[16]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        WR_INT_BST BIT[12]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        RD_INT_RD BIT[8]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        WR_INT_WR BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SPLIT_LONG_WR BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

OPT_CTRL_1 ADDRESS 0x007C RW
OPT_CTRL_1 RESET_VALUE 0x00000000
        DDR_EFF_OPT_TIMER BIT[25:16]
        PG_MGMT BIT[12]
                KEEP_OPEN VALUE 0x0
                TIMER VALUE 0x1
        PG_OPEN_TIMER BIT[11:0]

DRAM_STATUS_0 ADDRESS 0x008C R
DRAM_STATUS_0 RESET_VALUE 0x00000000
        RANK_1_SR BIT[25]
                NOT_IN_SR VALUE 0x0
                IN_SR VALUE 0x1
        RANK_0_SR BIT[24]
                NOT_IN_SR VALUE 0x0
                IN_SR VALUE 0x1
        RANK_1_DPD BIT[21]
                NOT_IN_DPD VALUE 0x0
                IN_DPD VALUE 0x1
        RANK_0_DPD BIT[20]
                NOT_IN_DPD VALUE 0x0
                IN_DPD VALUE 0x1
        RANK_1_DERATE BIT[17]
                NOT_IN_DERATE VALUE 0x0
                IN_DERATE VALUE 0x1
        RANK_0_DERATE BIT[16]
                NOT_IN_DERATE VALUE 0x0
                IN_DERATE VALUE 0x1
        RANK_1_TEMP_OOR BIT[13]
                NOT_OOR VALUE 0x0
                OOR VALUE 0x1
        RANK_0_TEMP_OOR BIT[12]
                NOT_OOR VALUE 0x0
                OOR VALUE 0x1
        RANK_1_CSPD BIT[9]
                NOT_IN_CSPD VALUE 0x0
                IN_CSPD VALUE 0x1
        RANK_0_CSPD BIT[8]
                NOT_IN_CSPD VALUE 0x0
                IN_CSPD VALUE 0x1
        RANK_1_PWR_DN BIT[5]
                NOT_IN_PWR_DN VALUE 0x0
                IN_PWR_DN VALUE 0x1
        RANK_0_PWR_DN BIT[4]
                NOT_IN_PWR_DN VALUE 0x0
                IN_PWR_DN VALUE 0x1
        RANK_1_BUSY BIT[1]
                IN_IDLE VALUE 0x0
                BUSY VALUE 0x1
        RANK_0_BUSY BIT[0]
                IN_IDLE VALUE 0x0
                BUSY VALUE 0x1

MEMC_STATUS_0 ADDRESS 0x009C R
MEMC_STATUS_0 RESET_VALUE 0x00000000
        RD_FIFO_BYTE_EMPTY BIT[15:0]

MEMC_STATUS_1 ADDRESS 0x00A0 R
MEMC_STATUS_1 RESET_VALUE 0x00000000
        CYC_CALC_VALID BIT[0]
                YES VALUE 0x0
                NO VALUE 0x1

MEMC_STATUS_2 ADDRESS 0x00A4 R
MEMC_STATUS_2 RESET_VALUE 0x00000000
        SHADOW_REGS_STALE BIT[0]
                STALE VALUE 0x0
                UP_TO_DATE VALUE 0x1

INTERRUPT_ENABLE ADDRESS 0x00B4 RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
        LOW_TEMP_THRESHOLD BIT[6:4]
                DISABLED VALUE 0x0
                TREFI_2X_OR_4X VALUE 0x1
                TREFI_4X VALUE 0x2
                TREFI_2X VALUE 0x3
                TREFI_1X VALUE 0x4
                TREFI_0_5X VALUE 0x5
        HIGH_TEMP_THRESHOLD BIT[2:0]
                DISABLED VALUE 0x0
                TREFI_0_25X_DERATE VALUE 0x1
                DERATE VALUE 0x2
                TREFI_0_25X VALUE 0x3
                TREFI_1X VALUE 0x4
                TREFI_0_5X VALUE 0x5

INTERRUPT_STATUS ADDRESS 0x00B8 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
        RANK1_TEMP_INFO BIT[22:20]
                LOW_LIMIT VALUE 0x0
                TREFI_4X VALUE 0x1
                TREFI_2X VALUE 0x2
                TREFI_1X VALUE 0x3
                TREFI_0_5X VALUE 0x4
                TREFI_0_25X VALUE 0x5
                TREFI_0_25X_DERATE VALUE 0x6
                HIGH_LIMIT VALUE 0x7
        RANK0_TEMP_INFO BIT[18:16]
                LOW_LIMIT VALUE 0x0
                TREFI_4X VALUE 0x1
                TREFI_2X VALUE 0x2
                TREFI_1X VALUE 0x3
                TREFI_0_5X VALUE 0x4
                TREFI_0_25X VALUE 0x5
                TREFI_0_25X_DERATE VALUE 0x6
                HIGH_LIMIT VALUE 0x7
        RANK1_LOW_TEMP BIT[3]
                NONE VALUE 0x0
                THRSHLD_CROSSED VALUE 0x1
        RANK1_HIGH_TEMP BIT[2]
                NONE VALUE 0x0
                THRSHLD_CROSSED VALUE 0x1
        RANK0_LOW_TEMP BIT[1]
                NONE VALUE 0x0
                THRSHLD_CROSSED VALUE 0x1
        RANK0_HIGH_TEMP BIT[0]
                NONE VALUE 0x0
                THRSHLD_CROSSED VALUE 0x1

INTERRUPT_CLR ADDRESS 0x00BC W
INTERRUPT_CLR RESET_VALUE 0x00000000
        RANK1_LOW_TEMP BIT[3]
                NOP VALUE 0x0
                CLR_INT VALUE 0x1
        RANK1_HIGH_TEMP BIT[2]
                NOP VALUE 0x0
                CLR_INT VALUE 0x1
        RANK0_LOW_TEMP BIT[1]
                NOP VALUE 0x0
                CLR_INT VALUE 0x1
        RANK0_HIGH_TEMP BIT[0]
                NOP VALUE 0x0
                CLR_INT VALUE 0x1

INTERRUPT_SET ADDRESS 0x00C0 W
INTERRUPT_SET RESET_VALUE 0x00000000
        RANK1_LOW_TEMP BIT[3]
                NOP VALUE 0x0
                SET_INT VALUE 0x1
        RANK1_HIGH_TEMP BIT[2]
                NOP VALUE 0x0
                SET_INT VALUE 0x1
        RANK0_LOW_TEMP BIT[1]
                NOP VALUE 0x0
                SET_INT VALUE 0x1
        RANK0_HIGH_TEMP BIT[0]
                NOP VALUE 0x0
                SET_INT VALUE 0x1

ELEVATE_PRI_RD ADDRESS 0x00D0 RW
ELEVATE_PRI_RD RESET_VALUE 0x00000000
        CYCLES_PRI0 BIT[31:24]
        CYCLES_PRI1 BIT[23:16]
        CYCLES_PRI2 BIT[15:8]
        CYCLES_PRI3 BIT[7:0]

ELEVATE_PRI_WR ADDRESS 0x00D4 RW
ELEVATE_PRI_WR RESET_VALUE 0x00000000
        CYCLES_PRI0 BIT[31:24]
        CYCLES_PRI1 BIT[23:16]
        CYCLES_PRI2 BIT[15:8]
        CYCLES_PRI3 BIT[7:0]

TIMER_0 ADDRESS 0x00E4 RW
TIMER_0 RESET_VALUE 0x00000000
        WTR_DIFF_RANK BIT[31:28]
        RTW_DIFF_RANK BIT[27:24]
        RTR_DIFF_RANK BIT[23:20]
        WTW_DIFF_RANK BIT[19:16]
        RTW_SAME_RANK_ADD_DLY BIT[15:12]
        WTR_SAME_RANK_ADD_DLY BIT[11:8]
        RTR_SAME_RANK_ADD_DLY BIT[7:4]
        WTW_SAME_RANK_ADD_DLY BIT[3:0]

TIMER_1 ADDRESS 0x00E8 RW
TIMER_1 RESET_VALUE 0x00000000
        DERATE_OFFSET BIT[13:12]
        TDQSS BIT[8]
                ZERO VALUE 0x0
                ONE VALUE 0x1
        IDLE_PWR_DN_CNT BIT[7:0]

TIMER_2 ADDRESS 0x00EC RW
TIMER_2 RESET_VALUE 0x00000000
        TRASMAX_XO_DIV_6_CYCLES BIT[16:8]
        TMRW BIT[7:4]
        TMRR BIT[2:0]

TIMER_3 ADDRESS 0x00F0 RW
TIMER_3 RESET_VALUE 0x00000000
        BANK_AVAIL_OFFSET BIT[11:8]
        CLK_CYC_BEFORE_PD_EXIT BIT[5:4]
        CLK_CYC_AFTER_PD_ENTRY BIT[2:0]

MRW_BEFORE_FREQ_SWITCH_0 ADDRESS 0x0114 RW
MRW_BEFORE_FREQ_SWITCH_0 RESET_VALUE 0x00000000
        W_ADDR BIT[27:20]
        W_DATA BIT[15:0]

MRW_BEFORE_FREQ_SWITCH_1 ADDRESS 0x0118 RW
MRW_BEFORE_FREQ_SWITCH_1 RESET_VALUE 0x00000000
        W_ADDR BIT[27:20]
        W_DATA BIT[15:0]

MRW_BEFORE_FREQ_SWITCH_2 ADDRESS 0x011C RW
MRW_BEFORE_FREQ_SWITCH_2 RESET_VALUE 0x00000000
        W_ADDR BIT[27:20]
        W_DATA BIT[15:0]

MRW_BEFORE_FREQ_SWITCH_3 ADDRESS 0x0120 RW
MRW_BEFORE_FREQ_SWITCH_3 RESET_VALUE 0x00000000
        W_ADDR BIT[27:20]
        W_DATA BIT[15:0]

MRW_AFTER_FREQ_SWITCH_0 ADDRESS 0x0124 RW
MRW_AFTER_FREQ_SWITCH_0 RESET_VALUE 0x00000000
        W_ADDR BIT[27:20]
        W_DATA BIT[15:0]

MRW_AFTER_FREQ_SWITCH_1 ADDRESS 0x0128 RW
MRW_AFTER_FREQ_SWITCH_1 RESET_VALUE 0x00000000
        W_ADDR BIT[27:20]
        W_DATA BIT[15:0]

MRW_AFTER_FREQ_SWITCH_2 ADDRESS 0x012C RW
MRW_AFTER_FREQ_SWITCH_2 RESET_VALUE 0x00000000
        W_ADDR BIT[27:20]
        W_DATA BIT[15:0]

MRW_AFTER_FREQ_SWITCH_3 ADDRESS 0x0130 RW
MRW_AFTER_FREQ_SWITCH_3 RESET_VALUE 0x00000000
        W_ADDR BIT[27:20]
        W_DATA BIT[15:0]

MRW_FREQ_SWITCH ADDRESS 0x0134 RW
MRW_FREQ_SWITCH RESET_VALUE 0x00000000
        BEFORE_3 BIT[19]
                NOP VALUE 0x0
                EXEC VALUE 0x1
        BEFORE_2 BIT[18]
                NOP VALUE 0x0
                EXEC VALUE 0x1
        BEFORE_1 BIT[17]
                NOP VALUE 0x0
                EXEC VALUE 0x1
        BEFORE_0 BIT[16]
                NOP VALUE 0x0
                EXEC VALUE 0x1
        AFTER_3 BIT[3]
                NOP VALUE 0x0
                EXEC VALUE 0x1
        AFTER_2 BIT[2]
                NOP VALUE 0x0
                EXEC VALUE 0x1
        AFTER_1 BIT[1]
                NOP VALUE 0x0
                EXEC VALUE 0x1
        AFTER_0 BIT[0]
                NOP VALUE 0x0
                EXEC VALUE 0x1

DRAM_TIMING_0 ADDRESS 0x0144 RW
DRAM_TIMING_0 RESET_VALUE 0x00000000
        TRASMIN_MIN_CYC BIT[15:12]
        TRASMIN BIT[9:0]

DRAM_TIMING_1 ADDRESS 0x0148 RW
DRAM_TIMING_1 RESET_VALUE 0x00000000
        TWR_MIN_CYC BIT[31:28]
        TWR BIT[23:16]
        TRCD_MIN_CYC BIT[15:12]
        TRCD BIT[8:0]

DRAM_TIMING_2 ADDRESS 0x014C RW
DRAM_TIMING_2 RESET_VALUE 0x00000000
        TWTR_MIN_CYC BIT[31:28]
        TWTR BIT[22:16]
        TRRD_MIN_CYC BIT[15:12]
        TRRD BIT[7:0]

DRAM_TIMING_3 ADDRESS 0x0150 RW
DRAM_TIMING_3 RESET_VALUE 0x00000000
        TRFCAB_MIN_CYC BIT[31:28]
        TRFCAB BIT[27:16]
        TRFCPB_MIN_CYC BIT[15:12]
        TRFCPB BIT[11:0]

DRAM_TIMING_4 ADDRESS 0x0154 RW
DRAM_TIMING_4 RESET_VALUE 0x00000000
        TRTP_MIN_CYC BIT[15:12]
        TRTP BIT[6:0]

DRAM_TIMING_5 ADDRESS 0x0158 RW
DRAM_TIMING_5 RESET_VALUE 0x00000000
        TRPAB_MIN_CYC BIT[31:28]
        TRPAB BIT[24:16]
        TRPPB_MIN_CYC BIT[15:12]
        TRPPB BIT[8:0]

DRAM_TIMING_6 ADDRESS 0x015C RW
DRAM_TIMING_6 RESET_VALUE 0x00000000
        TFAW_MIN_CYC BIT[31:28]
        TFAW BIT[25:16]
        TCKE_MIN_CYC BIT[15:12]
        TCKE BIT[7:0]

DRAM_TIMING_7 ADDRESS 0x0160 RW
DRAM_TIMING_7 RESET_VALUE 0x00000000
        TZQCS_MIN_CYC BIT[22:16]
        TZQCS BIT[10:0]

DRAM_TIMING_8 ADDRESS 0x0164 RW
DRAM_TIMING_8 RESET_VALUE 0x00000000
        TMOD_MIN_CYC BIT[15:12]
        TMOD BIT[10:0]

DRAM_TIMING_9 ADDRESS 0x0168 RW
DRAM_TIMING_9 RESET_VALUE 0x00000000
        MIN_SR_DURATION_MIN_CYC BIT[15:12]
        MIN_SR_DURATION BIT[7:0]

DRAM_TIMING_10 ADDRESS 0x016C RW
DRAM_TIMING_10 RESET_VALUE 0x00000000
        TXSRD_MIN_CYC BIT[31:28]
        TXSRD BIT[27:16]
        TXSNR_MIN_CYC BIT[15:12]
        TXSNR BIT[11:0]

DRAM_TIMING_11 ADDRESS 0x0170 RW
DRAM_TIMING_11 RESET_VALUE 0x00000000
        TXPNR_ACT_PWR_DN_MIN_CYC BIT[31:28]
        TXPNR_ACT_PWR_DN BIT[23:16]
        TXPR_ACT_PWR_DN_MIN_CYC BIT[15:12]
        TXPR_ACT_PWR_DN BIT[8:0]

DRAM_TIMING_12 ADDRESS 0x0174 RW
DRAM_TIMING_12 RESET_VALUE 0x00000000
        TXPNR_PCHG_PWR_DN_MIN_CYC BIT[31:28]
        TXPNR_PCHG_PWR_DN BIT[23:16]
        TXPR_PCHG_PWR_DN_MIN_CYC BIT[15:12]
        TXPR_PCHG_PWR_DN BIT[8:0]

DRAM_TIMING_13 ADDRESS 0x0178 RW
DRAM_TIMING_13 RESET_VALUE 0x00000000
        CLK_AFTER_SR_ENTRY_MIN_CYC BIT[31:28]
        CLK_AFTER_SR_ENTRY BIT[22:16]
        CLK_BEFORE_SR_EXIT_MIN_CYC BIT[15:12]
        CLK_BEFORE_SR_EXIT BIT[10:0]

DRAM_TIMING_14 ADDRESS 0x017C RW
DRAM_TIMING_14 RESET_VALUE 0x00000000
        IE_WINDOW_START_ADD_CYCLES BIT[31:28]
        IE_WINDOW_START_SUB_CYCLES BIT[25:24]
        IE_WINDOW_START BIT[23:16]
        IE_WINDOW_END_ADD_CYCLES BIT[15:12]
        IE_WINDOW_END BIT[7:0]

DRAM_TIMING_15 ADDRESS 0x0180 RW
DRAM_TIMING_15 RESET_VALUE 0x00000000
        RD_CAPTURE_START_ADD_CYCLES BIT[31:28]
        RD_CAPTURE_START BIT[23:16]
        RD_CAPTURE_END_ADD_CYCLES BIT[15:12]
        RD_CAPTURE_END BIT[7:0]

DRAM_TIMING_16 ADDRESS 0x0184 RW
DRAM_TIMING_16 RESET_VALUE 0x00000000
        ODTON_MAX_ADD_CYCLES BIT[29:28]
        ODTOFF_MIN_SUB_CYCLES BIT[25:24]
        PAD_MODE BIT[20]
                LOW_POWER_MODE VALUE 0x0
                HIGH_POWER_MODE VALUE 0x1
        TCCD BIT[19:16]
        RD_LATENCY BIT[13:8]
        WR_LATENCY BIT[5:0]

DRAM_TIMING_17 ADDRESS 0x0188 RW
DRAM_TIMING_17 RESET_VALUE 0x00000000
        TZQCL_MIN_CYC BIT[25:16]
        TZQCL BIT[11:0]

DRAM_TIMING_18 ADDRESS 0x018C RW
DRAM_TIMING_18 RESET_VALUE 0x00000000
        RCW_START_DLY_BYTE7 BIT[28:24]
        RCW_START_DLY_BYTE6 BIT[20:16]
        RCW_START_DLY_BYTE5 BIT[12:8]
        RCW_START_DLY_BYTE4 BIT[4:0]

DRAM_TIMING_19 ADDRESS 0x0190 RW
DRAM_TIMING_19 RESET_VALUE 0x00000000
        RCW_START_DLY_BYTE3 BIT[28:24]
        RCW_START_DLY_BYTE2 BIT[20:16]
        RCW_START_DLY_BYTE1 BIT[12:8]
        RCW_START_DLY_BYTE0 BIT[4:0]

DRAM_TIMING_20 ADDRESS 0x0194 RW
DRAM_TIMING_20 RESET_VALUE 0x00000000
        RCW_FINE_DLY_BYTE7 BIT[31:24]
        RCW_FINE_DLY_BYTE6 BIT[23:16]
        RCW_FINE_DLY_BYTE5 BIT[15:8]
        RCW_FINE_DLY_BYTE4 BIT[7:0]

DRAM_TIMING_21 ADDRESS 0x0198 RW
DRAM_TIMING_21 RESET_VALUE 0x00000000
        RCW_FINE_DLY_BYTE3 BIT[31:24]
        RCW_FINE_DLY_BYTE2 BIT[23:16]
        RCW_FINE_DLY_BYTE1 BIT[15:8]
        RCW_FINE_DLY_BYTE0 BIT[7:0]

DRAM_TIMING_22 ADDRESS 0x019C RW
DRAM_TIMING_22 RESET_VALUE 0x00000000
        RCW_COARSE_DLY_BYTE7 BIT[29:28]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE6 BIT[25:24]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE5 BIT[21:20]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE4 BIT[17:16]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE3 BIT[13:12]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE2 BIT[9:8]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE1 BIT[5:4]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE0 BIT[1:0]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3

DRAM_TIMING_23 ADDRESS 0x01A0 RW
DRAM_TIMING_23 RESET_VALUE 0x00000000
        ODTON_MAX BIT[29:24]
        ODTON_MIN BIT[20:16]
        ODTOFF_MAX BIT[13:8]
        ODTOFF_MIN BIT[4:0]

DRAM_TIMING_0_ACT ADDRESS 0x01A4 R
DRAM_TIMING_0_ACT RESET_VALUE 0x00000000
        TRASMIN BIT[6:0]

DRAM_TIMING_1_ACT ADDRESS 0x01A8 R
DRAM_TIMING_1_ACT RESET_VALUE 0x00000000
        TWR BIT[20:16]
        TRCD BIT[5:0]

DRAM_TIMING_2_ACT ADDRESS 0x01AC R
DRAM_TIMING_2_ACT RESET_VALUE 0x00000000
        TWTR BIT[19:16]
        TRRD BIT[4:0]

DRAM_TIMING_3_ACT ADDRESS 0x01B0 R
DRAM_TIMING_3_ACT RESET_VALUE 0x00000000
        TRFCAB BIT[24:16]
        TRFCPB BIT[8:0]

DRAM_TIMING_4_ACT ADDRESS 0x01B4 R
DRAM_TIMING_4_ACT RESET_VALUE 0x00000000
        TRTP BIT[3:0]

DRAM_TIMING_5_ACT ADDRESS 0x01B8 R
DRAM_TIMING_5_ACT RESET_VALUE 0x00000000
        TRPAB BIT[21:16]
        TRPPB BIT[5:0]

DRAM_TIMING_6_ACT ADDRESS 0x01BC R
DRAM_TIMING_6_ACT RESET_VALUE 0x00000000
        TFAW BIT[22:16]
        TCKE BIT[4:0]

DRAM_TIMING_7_ACT ADDRESS 0x01C0 R
DRAM_TIMING_7_ACT RESET_VALUE 0x00000000
        TZQCS BIT[7:0]

DRAM_TIMING_8_ACT ADDRESS 0x01C4 R
DRAM_TIMING_8_ACT RESET_VALUE 0x00000000
        TMOD BIT[7:0]

DRAM_TIMING_9_ACT ADDRESS 0x01C8 R
DRAM_TIMING_9_ACT RESET_VALUE 0x00000000
        MIN_SR_DURATION BIT[4:0]

DRAM_TIMING_10_ACT ADDRESS 0x01CC R
DRAM_TIMING_10_ACT RESET_VALUE 0x00000000
        TXSRD BIT[25:16]
        TXSNR BIT[8:0]

DRAM_TIMING_11_ACT ADDRESS 0x01D0 R
DRAM_TIMING_11_ACT RESET_VALUE 0x00000000
        TXPNR_ACT_PWR_DN BIT[20:16]
        TXPR_ACT_PWR_DN BIT[5:0]

DRAM_TIMING_12_ACT ADDRESS 0x01D4 R
DRAM_TIMING_12_ACT RESET_VALUE 0x00000000
        TXPNR_PCHG_PWR_DN BIT[20:16]
        TXPR_PCHG_PWR_DN BIT[5:0]

DRAM_TIMING_13_ACT ADDRESS 0x01D8 R
DRAM_TIMING_13_ACT RESET_VALUE 0x00000000
        CLK_AFTER_SR_ENTRY BIT[20:16]
        CLK_BEFORE_SR_EXIT BIT[7:0]

DRAM_TIMING_14_ACT ADDRESS 0x01DC R
DRAM_TIMING_14_ACT RESET_VALUE 0x00000000
        IE_WINDOW_START BIT[21:16]
        IE_WINDOW_END BIT[5:0]

DRAM_TIMING_15_ACT ADDRESS 0x01E0 R
DRAM_TIMING_15_ACT RESET_VALUE 0x00000000
        RD_CAPTURE_START BIT[21:16]
        RD_CAPTURE_END BIT[5:0]

DRAM_TIMING_16_ACT ADDRESS 0x01E4 R
DRAM_TIMING_16_ACT RESET_VALUE 0x00000000
        PAD_MODE BIT[20]
        TCCD BIT[19:16]
        RD_LATENCY BIT[13:8]
        WR_LATENCY BIT[5:0]

DRAM_TIMING_17_ACT ADDRESS 0x01E8 R
DRAM_TIMING_17_ACT RESET_VALUE 0x00000000
        TZQCL BIT[9:0]

DRAM_TIMING_18_ACT ADDRESS 0x01EC R
DRAM_TIMING_18_ACT RESET_VALUE 0x00000000
        RCW_START_DLY_BYTE7 BIT[28:24]
        RCW_START_DLY_BYTE6 BIT[20:16]
        RCW_START_DLY_BYTE5 BIT[12:8]
        RCW_START_DLY_BYTE4 BIT[4:0]

DRAM_TIMING_19_ACT ADDRESS 0x01F0 R
DRAM_TIMING_19_ACT RESET_VALUE 0x00000000
        RCW_START_DLY_BYTE3 BIT[28:24]
        RCW_START_DLY_BYTE2 BIT[20:16]
        RCW_START_DLY_BYTE1 BIT[12:8]
        RCW_START_DLY_BYTE0 BIT[4:0]

DRAM_TIMING_20_ACT ADDRESS 0x01F4 R
DRAM_TIMING_20_ACT RESET_VALUE 0x00000000
        RCW_FINE_DLY_BYTE7 BIT[31:24]
        RCW_FINE_DLY_BYTE6 BIT[23:16]
        RCW_FINE_DLY_BYTE5 BIT[15:8]
        RCW_FINE_DLY_BYTE4 BIT[7:0]

DRAM_TIMING_21_ACT ADDRESS 0x01F8 R
DRAM_TIMING_21_ACT RESET_VALUE 0x00000000
        RCW_FINE_DLY_BYTE3 BIT[31:24]
        RCW_FINE_DLY_BYTE2 BIT[23:16]
        RCW_FINE_DLY_BYTE1 BIT[15:8]
        RCW_FINE_DLY_BYTE0 BIT[7:0]

DRAM_TIMING_22_ACT ADDRESS 0x01FC R
DRAM_TIMING_22_ACT RESET_VALUE 0x00000000
        RCW_COARSE_DLY_BYTE7 BIT[29:28]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE6 BIT[25:24]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE5 BIT[21:20]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE4 BIT[17:16]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE3 BIT[13:12]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE2 BIT[9:8]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE1 BIT[5:4]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
        RCW_COARSE_DLY_BYTE0 BIT[1:0]
                NO_DELAY VALUE 0x0
                MINOR_DLY VALUE 0x1
                ENUM_1_2_CYCLE VALUE 0x2
                ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3

DRAM_TIMING_23_ACT ADDRESS 0x0200 R
DRAM_TIMING_23_ACT RESET_VALUE 0x00000000
        ODTON_MAX BIT[31:28]
        ODTON_MIN BIT[25:24]
        ODTOFF_MAX BIT[22:20]
        ODTOFF_MIN BIT[17:16]

TESTBUS_CTRL ADDRESS 0x0204 RW
TESTBUS_CTRL RESET_VALUE 0x00000000
        TESTBUS_SEL BIT[8:4]
                MEMCAS VALUE 0x00
                PWR_MGMT VALUE 0x01
                PG_HIT_CONFLICT VALUE 0x02
                COMMAND_QUEUE VALUE 0x03
                DDR_CMD_DECODE_0 VALUE 0x04
                DDR_CMD_DECODE_1 VALUE 0x05
                READ_COMMAND VALUE 0x06
                WRITE_COMMAND VALUE 0x07
                STATE_STATUS VALUE 0x08
                ACTIVATE VALUE 0x09
                COLUMN VALUE 0x0A
                PRECHARGE VALUE 0x0B
                PRIORITY VALUE 0x0C
                COLUMN_TIMERS VALUE 0x0D
                SHKECS VALUE 0x0E
        TESTBUS_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPARE_REG ADDRESS 0x0214 RW
SPARE_REG RESET_VALUE 0x00000000
        SPARE_REGS BIT[31:0]

SPARE_REG_ACT ADDRESS 0x0224 R
SPARE_REG_ACT RESET_VALUE 0x00000000
        SPARE_REGS_ACT BIT[31:0]

DQCAL_RDATA_RANK1_U ADDRESS 0x0240 R
DQCAL_RDATA_RANK1_U RESET_VALUE 0x00000000
        DQCAL_RDATA BIT[31:0]

DQCAL_RDATA_RANK1_L ADDRESS 0x0244 R
DQCAL_RDATA_RANK1_L RESET_VALUE 0x00000000
        DQCAL_RDATA BIT[31:0]

DQCAL_RDATA_RANK0_U ADDRESS 0x0248 R
DQCAL_RDATA_RANK0_U RESET_VALUE 0x00000000
        DQCAL_RDATA BIT[31:0]

DQCAL_RDATA_RANK0_L ADDRESS 0x024C R
DQCAL_RDATA_RANK0_L RESET_VALUE 0x00000000
        DQCAL_RDATA BIT[31:0]

DQCAL_STATUS0_RANK1 ADDRESS 0x0260 R
DQCAL_STATUS0_RANK1 RESET_VALUE 0x00000000
        DQCAL_COMPARE_BYTE7 BIT[7]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE6 BIT[6]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE5 BIT[5]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE4 BIT[4]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE3 BIT[3]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE2 BIT[2]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE1 BIT[1]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE0 BIT[0]
                FAIL VALUE 0x0
                PASS VALUE 0x1

DQCAL_STATUS1_RANK1 ADDRESS 0x0264 R
DQCAL_STATUS1_RANK1 RESET_VALUE 0x00000000
        DQS_PE_BYTE7 BIT[30:28]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE7 BIT[26:24]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_PE_BYTE6 BIT[22:20]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE6 BIT[18:16]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_PE_BYTE5 BIT[14:12]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE5 BIT[10:8]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_PE_BYTE4 BIT[6:4]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE4 BIT[2:0]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7

DQCAL_STATUS2_RANK1 ADDRESS 0x0268 R
DQCAL_STATUS2_RANK1 RESET_VALUE 0x00000000
        DQS_PE_BYTE3 BIT[30:28]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE3 BIT[26:24]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_PE_BYTE2 BIT[22:20]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE2 BIT[18:16]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_PE_BYTE1 BIT[14:12]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE1 BIT[10:8]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_PE_BYTE0 BIT[6:4]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE0 BIT[2:0]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7

DQCAL_STATUS0_RANK0 ADDRESS 0x0280 R
DQCAL_STATUS0_RANK0 RESET_VALUE 0x00000000
        DQCAL_COMPARE_BYTE7 BIT[7]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE6 BIT[6]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE5 BIT[5]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE4 BIT[4]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE3 BIT[3]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE2 BIT[2]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE1 BIT[1]
                FAIL VALUE 0x0
                PASS VALUE 0x1
        DQCAL_COMPARE_BYTE0 BIT[0]
                FAIL VALUE 0x0
                PASS VALUE 0x1

DQCAL_STATUS1_RANK0 ADDRESS 0x0284 R
DQCAL_STATUS1_RANK0 RESET_VALUE 0x00000000
        DQS_PE_BYTE7 BIT[30:28]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE7 BIT[26:24]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_PE_BYTE6 BIT[22:20]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE6 BIT[18:16]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_PE_BYTE5 BIT[14:12]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE5 BIT[10:8]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_PE_BYTE4 BIT[6:4]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE4 BIT[2:0]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7

DQCAL_STATUS2_RANK0 ADDRESS 0x0288 R
DQCAL_STATUS2_RANK0 RESET_VALUE 0x00000000
        DQS_PE_BYTE3 BIT[30:28]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE3 BIT[26:24]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_PE_BYTE2 BIT[22:20]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE2 BIT[18:16]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_PE_BYTE1 BIT[14:12]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE1 BIT[10:8]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_PE_BYTE0 BIT[6:4]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
        DQS_NE_BYTE0 BIT[2:0]
                NONE VALUE 0x0
                ENUM_1_POS_EDGE VALUE 0x1
                ENUM_2_POS_EDGES VALUE 0x2
                ENUM_3_POS_EDGES VALUE 0x3
                ENUM_4_POS_EDGES VALUE 0x4
                ENUM_5_POS_EDGES VALUE 0x5
                ENUM_6_POS_EDGES VALUE 0x6
                ENUM_7_OR_MORE_POS_EDGES VALUE 0x7

CGC_CTRL ADDRESS 0x02FC RW
CGC_CTRL RESET_VALUE 0x00000000
        BANKTIMERS BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        COL_TIMERS BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CQ BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CSR_ACCESS BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        LOAD_TIMING BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MEMCAS_CMD BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        NDX_FIFO BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        OPT BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PAGE_IDLE_TIMER BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PWR_MGMT BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RANKTIMERS BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RDATA BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RECALC_TCYC BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SHKECS BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        WR_BUFFER BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        WR_CTRL BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        WRDATA_MGMT BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PMON_EN ADDRESS 0x0300 RW
PMON_EN RESET_VALUE 0x00000000
        CLK_REQ BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PMON_CFG ADDRESS 0x0304 RW
PMON_CFG RESET_VALUE 0x00000000
        HK_BUSY BIT[3]
                EXCLUDE VALUE 0x0
                INCLUDE VALUE 0x1
        OVERHEAD BIT[1:0]
                DEFAULT VALUE 0x0
                EXTRA_WRITE VALUE 0x1
                EXTRA_READ VALUE 0x2

PMON_CMD_QUEUED_n(n):(0)-(3) ARRAY 0x00000310+0x4*n
PMON_CMD_QUEUED_0 ADDRESS 0x0310 RW
PMON_CMD_QUEUED_0 RESET_VALUE 0x00000000
        QC_CNT BIT[27:24]
        QC_CMP BIT[22:20]
                DISABLE VALUE 0x0
                GT VALUE 0x1
                EQ VALUE 0x2
                LT VALUE 0x4
        QC_FLTR BIT[9:8]
                PMON_CMD_FLTR_0 VALUE 0x0
                PMON_CMD_FLTR_1 VALUE 0x1

PMON_CMD_EXEC_n(n):(0)-(3) ARRAY 0x00000320+0x4*n
PMON_CMD_EXEC_0 ADDRESS 0x0320 RW
PMON_CMD_EXEC_0 RESET_VALUE 0x00000000
        QC_CNT BIT[27:24]
        QC_CMP BIT[22:20]
                DISABLE VALUE 0x0
                GT VALUE 0x1
                EQ VALUE 0x2
                LT VALUE 0x4
        QC_AGE BIT[17:16]
                OLDER VALUE 0x0
                NEWER VALUE 0x1
                ALL VALUE 0x2
        QC_SAME_ADDR BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QC_FLTR BIT[9:8]
                PMON_CMD_FLTR_0 VALUE 0x0
                PMON_CMD_FLTR_1 VALUE 0x1
        XC_PG_ACC BIT[6:4]
                CONFLICT VALUE 0x1
                MISS VALUE 0x2
                HIT VALUE 0x4
                ANY VALUE 0x7
        XC_FLTR BIT[1:0]
                PMON_CMD_FLTR_0 VALUE 0x0
                PMON_CMD_FLTR_1 VALUE 0x1

PMON_CMD_FLTR_n(n):(0)-(3) ARRAY 0x00000330+0x4*n
PMON_CMD_FLTR_0 ADDRESS 0x0330 RW
PMON_CMD_FLTR_0 RESET_VALUE 0x00000000
        TYPE BIT[17:16]
                WRITE VALUE 0x1
                READ VALUE 0x2
        ADDR_FLTR BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ADDR_FLTR_POL BIT[14]
                NORMAL VALUE 0x0
                INVERT VALUE 0x1
        ADDR_FLTR_SEL BIT[13:12]
                PMON_ADDR_FLTR_0 VALUE 0x0
                PMON_ADDR_FLTR_1 VALUE 0x1
        MID_FLTR BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MID_FLTR_POL BIT[10]
                NORMAL VALUE 0x0
                INVERT VALUE 0x1
        MID_FLTR_SEL BIT[8]
                PMON_MID_FLTR_0 VALUE 0x0
                PMON_MID_FLTR_1 VALUE 0x1
        LAT_LIM BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        LAT_LIM_POL BIT[6]
                NORMAL VALUE 0x0
                INVERT VALUE 0x1
        LAT_LIM_SEL BIT[5:4]
                PMON_LAT_LIM_0 VALUE 0x0
                PMON_LAT_LIM_1 VALUE 0x1
                PMON_LAT_LIM_2 VALUE 0x2
                PMON_LAT_LIM_3 VALUE 0x3
        PRI_FLTR BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRI_FLTR_POL BIT[2]
                NORMAL VALUE 0x0
                INVERT VALUE 0x1
        PRI_FLTR_SEL BIT[1:0]
                PMON_PRI_FLTR_0 VALUE 0x0
                PMON_PRI_FLTR_1 VALUE 0x1

PMON_ADDR_FLTR_n(n):(0)-(3) ARRAY 0x00000340+0x4*n
PMON_ADDR_FLTR_0 ADDRESS 0x0340 RW
PMON_ADDR_FLTR_0 RESET_VALUE 0x00000000
        RANK BIT[13:12]
                RANK_0 VALUE 0x1
                RANK_1 VALUE 0x2
        BANK BIT[7:0]
                BANK_0 VALUE 0x01
                BANK_1 VALUE 0x02
                BANK_2 VALUE 0x04
                BANK_3 VALUE 0x08
                BANK_4 VALUE 0x10
                BANK_5 VALUE 0x20
                BANK_6 VALUE 0x40
                BANK_7 VALUE 0x80

PMON_MID_FLTR_n(n):(0)-(1) ARRAY 0x00000350+0x4*n
PMON_MID_FLTR_0 ADDRESS 0x0350 RW
PMON_MID_FLTR_0 RESET_VALUE 0x00000000
        BID_MASK BIT[31:29]
        PID_MASK BIT[28:24]
        MID_MASK BIT[23:16]
        BID_MATCH BIT[15:13]
        PID_MATCH BIT[12:8]
        MID_MATCH BIT[7:0]

PMON_LAT_LIM_n(n):(0)-(3) ARRAY 0x00000360+0x4*n
PMON_LAT_LIM_0 ADDRESS 0x0360 RW
PMON_LAT_LIM_0 RESET_VALUE 0x00000000
        CYCLES BIT[15:0]

PMON_PRI_FLTR_n(n):(0)-(3) ARRAY 0x00000370+0x4*n
PMON_PRI_FLTR_0 ADDRESS 0x0370 RW
PMON_PRI_FLTR_0 RESET_VALUE 0x00000000
        PRI_CMP BIT[13:12]
                EXPLICIT VALUE 0x0
                SAME VALUE 0x1
                DIFFERENT VALUE 0x2
        PRI_CUR BIT[8:4]
                PRI_0 VALUE 0x01
                PRI_1 VALUE 0x02
                PRI_2 VALUE 0x04
                PRI_3 VALUE 0x08
                PRI_4 VALUE 0x10
        PRI_ORIG BIT[3:0]
                PRI_0 VALUE 0x1
                PRI_1 VALUE 0x2
                PRI_2 VALUE 0x4
                PRI_3 VALUE 0x8

PMON_CMDQ_n(n):(0)-(1) ARRAY 0x00000380+0x4*n
PMON_CMDQ_0 ADDRESS 0x0380 RW
PMON_CMDQ_0 RESET_VALUE 0x00000000
        CNT BIT[7:4]
        CMP BIT[2:0]
                DISABLE VALUE 0x0
                GT VALUE 0x1
                EQ VALUE 0x2
                LT VALUE 0x4

PMON_WRBUF_n(n):(0)-(1) ARRAY 0x00000388+0x4*n
PMON_WRBUF_0 ADDRESS 0x0388 RW
PMON_WRBUF_0 RESET_VALUE 0x00000000
        CNT BIT[9:4]
        CMP BIT[2:0]
                DISABLE VALUE 0x0
                GT VALUE 0x1
                EQ VALUE 0x2
                LT VALUE 0x4

PMON_DDR_CMD_n(n):(0)-(3) ARRAY 0x00000390+0x4*n
PMON_DDR_CMD_0 ADDRESS 0x0390 RW
PMON_DDR_CMD_0 RESET_VALUE 0x00000000
        ADDR_FLTR BIT[31]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ADDR_FLTR_POL BIT[30]
                NORMAL VALUE 0x0
                INVERT VALUE 0x1
        ADDR_FLTR_SEL BIT[29:28]
                PMON_ADDR_FLTR_0 VALUE 0x0
                PMON_ADDR_FLTR_1 VALUE 0x1
        MID_FLTR BIT[27]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MID_FLTR_POL BIT[26]
                NORMAL VALUE 0x0
                INVERT VALUE 0x1
        MID_FLTR_SEL BIT[24]
                PMON_MID_FLTR_0 VALUE 0x0
                PMON_MID_FLTR_1 VALUE 0x1
        CMD BIT[18:8]
                MODE_REGISTER_WRITE_OR_SET VALUE 0x001
                MODE_REGISTER_READ VALUE 0x002
                ZQ_CALIBRATION VALUE 0x004
                ALL_BANK_AUTO_REFRESH VALUE 0x008
                PER_BANK_AUTO_REFRESH VALUE 0x010
                ALL_BANK_PRECHARGE VALUE 0x020
                PER_BANK_PRECHARGE VALUE 0x040
                BURST_TERMINATE VALUE 0x080
                WRITE VALUE 0x100
                READ VALUE 0x200
                ACTIVATE VALUE 0x400
        CMD_MOD BIT[4:0]
                WITH_AUTO_PRECHARGE VALUE 0x01
                WITHOUT_AUTO_PRECHARGE VALUE 0x02
                BL8_ON_THE_FLY VALUE 0x04
                BC4_ON_THE_FLY VALUE 0x08
                NOT_ON_THE_FLY VALUE 0x10

PMON_DDR_DATA_n(n):(0)-(1) ARRAY 0x000003A0+0x4*n
PMON_DDR_DATA_0 ADDRESS 0x03A0 RW
PMON_DDR_DATA_0 RESET_VALUE 0x00000000
        MID_FLTR BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MID_FLTR_POL BIT[6]
                NORMAL VALUE 0x0
                INVERT VALUE 0x1
        MID_FLTR_SEL BIT[4]
                PMON_MID_FLTR_0 VALUE 0x0
                PMON_MID_FLTR_1 VALUE 0x1
        TYPE BIT[3:0]
                WRITE_EXTRA VALUE 0x1
                WRITE_REQUIRED VALUE 0x2
                READ_EXTRA VALUE 0x4
                READ_REQUIRED VALUE 0x8

PMON_RANK_STATE_n(n):(0)-(3) ARRAY 0x000003B0+0x4*n
PMON_RANK_STATE_0 ADDRESS 0x03B0 RW
PMON_RANK_STATE_0 RESET_VALUE 0x00000000
        RNK BIT[29:28]
                RANK_0 VALUE 0x1
                RANK_1 VALUE 0x2
        RNK_MATCH BIT[24]
                EXACT VALUE 0x0
                ANY VALUE 0x1
        ACTUAL_POL BIT[23]
                NORMAL VALUE 0x0
                INVERT VALUE 0x1
        ACTUAL BIT[22:16]
                ANY VALUE 0x00
                IDLE VALUE 0x01
                BANK_OPEN VALUE 0x02
                ALL_BANKS_CLOSED VALUE 0x04
                POWER_DOWN VALUE 0x08
                CLOCK_STOP VALUE 0x10
                SELF_REFRESH VALUE 0x20
                DEEP_POWER_DOWN VALUE 0x40
        ALLOWED BIT[14:12]
                ANY VALUE 0x0
                POWER_DOWN VALUE 0x1
                CLOCK_STOP VALUE 0x2
                SELF_REFRESH VALUE 0x4
        CMD_MATCH BIT[11]
                EXACT VALUE 0x0
                ANY VALUE 0x1
        CMD BIT[10:8]
                DISABLE VALUE 0x0
                QUEUED VALUE 0x1
                PENDING VALUE 0x2
                EXIST VALUE 0x4
        BNK_CMP BIT[7:5]
                DISABLE VALUE 0x0
                GT VALUE 0x1
                EQ VALUE 0x2
                LT VALUE 0x4
        BNK_CNT BIT[3:0]

PMON_SHKE_n(n):(0)-(7) ARRAY 0x000003C0+0x4*n
PMON_SHKE_0 ADDRESS 0x03C0 RW
PMON_SHKE_0 RESET_VALUE 0x00000000
        RNK BIT[25:24]
                DISABLE VALUE 0x0
                RANK_0 VALUE 0x1
                RANK_1 VALUE 0x2
        REF_RATE BIT[23:16]
                DISABLE VALUE 0x00
                LOW_TEMPERATURE_LIMIT_EXCEEDED VALUE 0x01
                TREFI_X_4 VALUE 0x02
                TREFI_X_2 VALUE 0x04
                TREFI_X_1 VALUE 0x08
                TREFI_X_05 VALUE 0x10
                TREFI_X_025 VALUE 0x20
                TREFI_X_025_DERATE VALUE 0x40
                HIGH_TEMPERATURE_LIMITED_EXCEEDED VALUE 0x80
        CMD_FLTR BIT[9:8]
                DISABLE VALUE 0x0
                DONE VALUE 0x1
                VALID VALUE 0x2
        CMD BIT[4:0]
                SHKE_CMD_CK_ON VALUE 0x00
                SHKE_CMD_CKE_ON VALUE 0x01
                SHKE_CMD_RESET_ON VALUE 0x02
                SHKE_CMD_CK_OFF VALUE 0x03
                SHKE_CMD_CKE_OFF VALUE 0x04
                SHKE_CMD_RESET_OFF VALUE 0x05
                SHKE_CMD_MRW VALUE 0x09
                SHKE_CMD_MRR VALUE 0x0A
                SHKE_CMD_LONG_ZQ VALUE 0x0B
                SHKE_CMD_SHORT_ZQ VALUE 0x0C
                SHKE_CMD_ENTER_SELFREFRESH VALUE 0x0E
                SHKE_CMD_EXIT_SELFREFRESH VALUE 0x0F
                SHKE_CMD_ENTER_DPD VALUE 0x10
                SHKE_CMD_EXIT_DPD VALUE 0x11
                SHKE_CMD_ENTER_FREQSWITCH VALUE 0x12
                SHKE_CMD_EXIT_FREQSWITCH VALUE 0x13
                SHKE_CMD_STOP_COMMANDS VALUE 0x16
                SHKE_CMD_RESUME_COMMANDS VALUE 0x17
                SHKE_CMD_EXTND_MRW VALUE 0x19
                SHKE_CMD_CA_TRAIN VALUE 0x1A
                SHKE_CMD_RD_DQCAL VALUE 0x1B

DERATE_TEMP_CTRL ADDRESS 0x06E0 RW
DERATE_TEMP_CTRL RESET_VALUE 0x00000000
        TUF_OVERRIDE_VALUE BIT[0]

WR_DATA_CTRL ADDRESS 0x06E4 RW
WR_DATA_CTRL RESET_VALUE 0x00000000
        ALIGN_DQ_EN BIT[0]

bimc_s_ddr0_shke MODULE OFFSET=BIMC+0x0004D000 MAX=BIMC+0x0004DFFF APRE=BIMC_S_DDR0_SHKE_ SPRE=BIMC_S_DDR0_SHKE_ FPRE=BIMC_S_DDR0_SHKE_ BPRE=BIMC_S_DDR0_SHKE_ ABPRE=BIMC_S_DDR0_SHKE_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC.BIMC_S_DDR0_SHKE
HW_INFO ADDRESS 0x0000 R
HW_INFO RESET_VALUE 0x01000300
        MAJOR_REVISION BIT[31:24]
        BRANCH_REVISION BIT[23:16]
        MINOR_REVISION BIT[15:8]
        ECO_REVISION BIT[7:0]

CONFIG ADDRESS 0x0004 RW
CONFIG RESET_VALUE 0x00000000
        RANK1_EN BIT[29]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RANK0_EN BIT[28]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RANK1_INITCOMPLETE BIT[25]
                INIT_INCOMPLETE VALUE 0x0
                INIT_COMPLETE VALUE 0x1
        RANK0_INITCOMPLETE BIT[24]
                INIT_INCOMPLETE VALUE 0x0
                INIT_COMPLETE VALUE 0x1
        NUM_BANKS BIT[21:20]
                ENUM_4_BANKS VALUE 0x0
                ENUM_8_BANKS VALUE 0x1
        IOCAL_UPDATE_PULSE_WIDTH BIT[19:16]
                INVALID VALUE 0x0
        IOCAL_UPDATE_PULSE_WIDTH_MULT BIT[15]
                MULT_1X VALUE 0x0
                MULT_2X VALUE 0x1
        CLK_ON_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

CGC_CNTL ADDRESS 0x0010 RW
CGC_CNTL RESET_VALUE 0x00000000
        CSR_ACCESS BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

DRAM_MANUAL_0 ADDRESS 0x0020 RW
DRAM_MANUAL_0 RESET_VALUE 0x00000000
        RANK_SEL BIT[29:28]
                INVALID VALUE 0x0
                CS0_ONLY VALUE 0x1
                CS1_ONLY VALUE 0x2
                CS0_AND_CS1 VALUE 0x3
        CK_ON BIT[27]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        CKE_ON BIT[26]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        RESETN_ON BIT[25]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        CK_OFF BIT[24]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        CKE_OFF BIT[23]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        RESETN_OFF BIT[22]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        ENTER_DEEP_PD BIT[21]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        EXIT_DEEP_PD BIT[20]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        ZQCAL_SHORT BIT[19]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        ZQCAL_LONG BIT[18]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        AUTO_REFRESH BIT[17]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        PRECHARGE_ALL BIT[16]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        ENTER_SELF_REFRESH_IDLE BIT[15]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        ENTER_SELF_REFRESH_ASAP BIT[14]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        EXIT_SELF_REFRESH BIT[13]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        MODE_REGISTER_READ BIT[12]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        MODE_REGISTER_WRITE BIT[11]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        DRAM_DEBUG_CMD BIT[9]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        STALL_CMDS BIT[8]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        RESUME_CMDS BIT[7]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        EXTND_MODE_REGISTER_WRITE BIT[6]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        CA_TRAIN_PATTERN_CMD BIT[5]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1
        RD_DQCAL BIT[4]
                NOP VALUE 0x0
                EXECUTE VALUE 0x1

DRAM_MANUAL_1 ADDRESS 0x0024 RW
DRAM_MANUAL_1 RESET_VALUE 0x00000000
        WAIT_TIMER_DOMAIN BIT[16]
                TIMER_CLOCK VALUE 0x0
                XO_CLOCK VALUE 0x1
        WAIT_TIMER_BEFORE_HW_CLEAR BIT[15:0]

MREG_ADDR_WDATA_CNTL ADDRESS 0x0030 RW
MREG_ADDR_WDATA_CNTL RESET_VALUE 0x00000000
        MREG_ADDR BIT[27:20]
        MREG_WDATA BIT[15:0]

MREG_RDATA_RANK1_U ADDRESS 0x0050 R
MREG_RDATA_RANK1_U RESET_VALUE 0x00000000
        MREG_RDATA BIT[31:0]

MREG_RDATA_RANK1_L ADDRESS 0x0054 R
MREG_RDATA_RANK1_L RESET_VALUE 0x00000000
        MREG_RDATA BIT[31:0]

MREG_RDATA_RANK0_U ADDRESS 0x0060 R
MREG_RDATA_RANK0_U RESET_VALUE 0x00000000
        MREG_RDATA BIT[31:0]

MREG_RDATA_RANK0_L ADDRESS 0x0064 R
MREG_RDATA_RANK0_L RESET_VALUE 0x00000000
        MREG_RDATA BIT[31:0]

MREG_RDATA_STATUS ADDRESS 0x0070 R
MREG_RDATA_STATUS RESET_VALUE 0x00000000
        MREG_TIMEOUT BIT[0]
                NO_TIMEOUT VALUE 0x0
                TIMEOUT VALUE 0x1

DRAM_STATUS ADDRESS 0x0074 R
DRAM_STATUS RESET_VALUE 0x00000000
        WDOG_SELF_RFSH BIT[2]
                NOT_IN_SELF_REFRESH VALUE 0x0
                IN_SELF_REFRESH VALUE 0x1
        SW_SELF_RFSH BIT[1]
                NOT_IN_SELF_REFRESH VALUE 0x0
                IN_SELF_REFRESH VALUE 0x1
        STALL BIT[0]
                NOT_STALLED VALUE 0x0
                STALLED VALUE 0x1

DRAM_DEBUG_CMD_0 ADDRESS 0x0080 RW
DRAM_DEBUG_CMD_0 RESET_VALUE 0x00000000
        DDR_CA_EVEN BIT[15:0]

DRAM_DEBUG_CMD_1 ADDRESS 0x0084 RW
DRAM_DEBUG_CMD_1 RESET_VALUE 0x00000000
        DDR_CA_ODD BIT[15:0]

DRAM_DEBUG_CMD_2 ADDRESS 0x0088 RW
DRAM_DEBUG_CMD_2 RESET_VALUE 0x00000000
        DDR_CS_N BIT[29:28]
        DDR_RAS_N BIT[27]
        DDR_CAS_N BIT[26]
        DDR_WE_N BIT[25]
        DDR_CKE BIT[24]
        DDR_BA BIT[23:20]

PERIODIC_MRR ADDRESS 0x00A0 RW
PERIODIC_MRR RESET_VALUE 0x00000000
        MRR_ADDR BIT[27:20]
        MRR_RANK_SEL BIT[17:16]
                NOT_VALID VALUE 0x0
                RANK_0_ONLY VALUE 0x1
                RANK_1_ONLY VALUE 0x2
                BOTH_RANKS_0_AND_1 VALUE 0x3
        MRR_INTERVAL BIT[15:0]
                DISABLED VALUE 0x0000
                TIME_OF_10MS VALUE 0x0100
                TIME_OF_20MS VALUE 0x0200
                TIME_OF_30MS VALUE 0x0400
                TIME_OF_60MS VALUE 0x0800
                TIME_OF_130MS VALUE 0x1000
                TIME_OF_260MS VALUE 0x2000
                TIME_OF_510MS VALUE 0x4000
                TIME_OF_1030MS VALUE 0x8000
                TIME_OF_2050MS VALUE 0xFFFF

PERIODIC_MRR_RDATA_RANK1_U ADDRESS 0x00B0 R
PERIODIC_MRR_RDATA_RANK1_U RESET_VALUE 0x00000000
        MREG_DATA BIT[31:0]

PERIODIC_MRR_RDATA_RANK1_L ADDRESS 0x00B4 R
PERIODIC_MRR_RDATA_RANK1_L RESET_VALUE 0x00000000
        MREG_DATA BIT[31:0]

PERIODIC_MRR_RDATA_RANK0_U ADDRESS 0x00B8 R
PERIODIC_MRR_RDATA_RANK0_U RESET_VALUE 0x00000000
        MREG_DATA BIT[31:0]

PERIODIC_MRR_RDATA_RANK0_L ADDRESS 0x00BC R
PERIODIC_MRR_RDATA_RANK0_L RESET_VALUE 0x00000000
        MREG_DATA BIT[31:0]

PERIODIC_ZQCAL ADDRESS 0x00D0 RW
PERIODIC_ZQCAL RESET_VALUE 0x00000000
        RANK_SEL BIT[29:28]
                NOT_VALID VALUE 0x0
                RANK_0_ONLY VALUE 0x1
                RANK_1_ONLY VALUE 0x2
                BOTH_RANKS_0_AND_1 VALUE 0x3
        ZQCAL_INTERVAL BIT[15:0]
                DISABLED VALUE 0x0000
                TIME_OF_10MS VALUE 0x0100
                TIME_OF_20MS VALUE 0x0200
                TIME_OF_30MS VALUE 0x0400
                TIME_OF_60MS VALUE 0x0800
                TIME_OF_130MS VALUE 0x1000
                TIME_OF_260MS VALUE 0x2000
                TIME_OF_510MS VALUE 0x4000
                TIME_OF_1030MS VALUE 0x8000
                TIME_OF_2050MS VALUE 0xFFFF

AUTO_REFRESH_CNTL ADDRESS 0x00F0 RW
AUTO_REFRESH_CNTL RESET_VALUE 0x00000000
        AUTO_RFSH_ENABLE_RANK1 BIT[29]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        AUTO_RFSH_ENABLE_RANK0 BIT[28]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        AUTO_REFRESH_MODE BIT[25:24]
                ALL_BANK_REFRESH VALUE 0x0
                PER_BANK_REFRESH VALUE 0x1
        AUTO_SWITCH_ALL_BANK_MODE BIT[23:22]
                DISABLE VALUE 0x0
                TREFI_0_5X_OR_TREFI_0_25X VALUE 0x1
                TREFI_0_25X VALUE 0x2
                NOT_VALID VALUE 0x3
        DISABLE_AUTO_REFRESH_TEMP_UPDATE BIT[16]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        TREFI BIT[9:0]

SELF_REFRESH_CNTL ADDRESS 0x00F4 RW
SELF_REFRESH_CNTL RESET_VALUE 0x00000000
        HW_SELF_RFSH_ENABLE_RANK1 BIT[29]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        HW_SELF_RFSH_ENABLE_RANK0 BIT[28]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        HW_SELF_RFSH_IDLE_TIMER BIT[23:12]
        CONCURRENT_SELF_RFSH_EN BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

AUTO_REFRESH_CNTL_1 ADDRESS 0x0100 RW
AUTO_REFRESH_CNTL_1 RESET_VALUE 0x00000000
        TREFI BIT[9:0]

AUTO_REFRESH_CNTL_2 ADDRESS 0x0104 RW
AUTO_REFRESH_CNTL_2 RESET_VALUE 0x00000000
        RFSH_UPDATE_TIMER BIT[31:16]
        DLY_RFSH_CONDN BIT[0]
                TREFI_0_5X_OR_LESS VALUE 0x0
                TREFI_0_25X VALUE 0x1

TESTBUS_CNTL ADDRESS 0x0114 RW
TESTBUS_CNTL RESET_VALUE 0x00000000
        TESTBUS_SEL BIT[7:4]
                ARBITER VALUE 0x0
                AUTO_REFRESH0 VALUE 0x1
                AUTO_REFRESH1 VALUE 0x2
                AUTO_REFRESH2 VALUE 0x3
                COMMAND_IF VALUE 0x4
                CSR VALUE 0x5
                FREQ_SWITCH VALUE 0x6
                IOCAL VALUE 0x7
                SELF_REFRESH0 VALUE 0x8
                SELF_REFRESH1 VALUE 0x9
                SRR VALUE 0xA
                SW_COMMAND VALUE 0xB
                ZQ VALUE 0xC
        TESTBUS_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPARE_REG ADDRESS 0x0130 RW
SPARE_REG RESET_VALUE 0x00000000
        SPARE_BITS BIT[31:0]

DERATE_REF_RANK0 ADDRESS 0x00C0 RW
DERATE_REF_RANK0 RESET_VALUE 0x00000003
        DERATE_REF_VALUE BIT[2:0]

DERATE_REF_RANK1 ADDRESS 0x00C4 RW
DERATE_REF_RANK1 RESET_VALUE 0x00000003
        DERATE_REF_VALUE BIT[2:0]

CLK_CTL BASE 0x61800000 clk_ctladdr 31:0

gcc_clk_ctl_reg MODULE OFFSET=CLK_CTL+0x00000000 MAX=CLK_CTL+0x0007FFFF APRE=GCC_ SPRE=GCC_ FPRE=GCC_ BPRE=GCC_ ABPRE=GCC_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.CLK_CTL.GCC_CLK_CTL_REG
GPLL0_MODE ADDRESS 0x21000 RW
GPLL0_MODE RESET_VALUE 0x00000000
        PLL_LOCK_DET BIT[31]
        PLL_ACTIVE_FLAG BIT[30]
        PLL_ACK_LATCH BIT[29]
        PLL_HW_UPADATE_LOGIC_BYPASS BIT[23]
        PLL_UPDATE BIT[22]
        PLL_VOTE_FSM_RESET BIT[21]
        PLL_VOTE_FSM_ENA BIT[20]
        PLL_BIAS_COUNT BIT[19:14]
        PLL_LOCK_COUNT BIT[13:8]
        PLL_PLLTEST BIT[3]
        PLL_RESET_N BIT[2]
        PLL_BYPASSNL BIT[1]
        PLL_OUTCTRL BIT[0]

GPLL0_L_VAL ADDRESS 0x21004 RW
GPLL0_L_VAL RESET_VALUE 0x00000000
        PLL_L BIT[15:0]

GPLL0_ALPHA_VAL ADDRESS 0x21008 RW
GPLL0_ALPHA_VAL RESET_VALUE 0x00000000
        PLL_ALPHA BIT[31:0]

GPLL0_ALPHA_VAL_U ADDRESS 0x2100C RW
GPLL0_ALPHA_VAL_U RESET_VALUE 0x00000000
        PLL_ALPHA BIT[7:0]

GPLL0_USER_CTL ADDRESS 0x21010 RW
GPLL0_USER_CTL RESET_VALUE 0x00000003
        RESERVE_BITS31_28 BIT[31:28]
        SSC_MODE_CONTROL BIT[27]
        RESERVE_BITS26_25 BIT[26:25]
        ALPHA_EN BIT[24]
        RESERVE_BITS23_22 BIT[23:22]
        VCO_SEL BIT[21:20]
        RESERVE_BITS19_15 BIT[19:15]
        PRE_DIV_RATIO BIT[14:12]
        POST_DIV_RATIO BIT[11:8]
        OUTPUT_INV BIT[7]
        RESERVE_BITS6_5 BIT[6:5]
        PLLOUT_LV_TEST BIT[4]
        PLLOUT_LV_EARLY BIT[3]
        PLLOUT_LV_AUX2 BIT[2]
        PLLOUT_LV_AUX BIT[1]
        PLLOUT_LV_MAIN BIT[0]

GPLL0_USER_CTL_U ADDRESS 0x21014 RW
GPLL0_USER_CTL_U RESET_VALUE 0x00000804
        L_CALIBRATION BIT[31:16]
        RESERVE_BITS15_12 BIT[15:12]
        LATCH_INTERFACE_BYPASS BIT[11]
        STATUS_REGISTER BIT[10:8]
        DSM BIT[7]
        WRITE_STATE BIT[6]
        TARGET_CTL BIT[5:3]
        LOCK_DET BIT[2]
        FREEZE_PLL BIT[1]
        TOGGLE_DET BIT[0]

GPLL0_CONFIG_CTL ADDRESS 0x21018 RW
GPLL0_CONFIG_CTL RESET_VALUE 0x4001055B
        SINGLE_DMET_MODE_ENABLE BIT[31]
        DMET_WINDOW_ENABLE BIT[30]
        TOGGLE_DET_SAMPLE_INTER BIT[29:26]
        TOGGLE_DET_THRESHOLD BIT[25:23]
        TOGGLE_DET_SAMPLE BIT[22:20]
        LOCK_DET_THRESHOLD BIT[19:12]
        LOCK_DET_SAMPLE_SIZE BIT[11:8]
        MIN_GLITCH_THRESHOLD BIT[7:6]
        REF_CYCLE BIT[5:4]
        KFN BIT[3:0]

GPLL0_TEST_CTL ADDRESS 0x2101C RW
GPLL0_TEST_CTL RESET_VALUE 0x00000000
        BIAS_GEN_TRIM BIT[31:29]
        DCO BIT[28]
        PROCESS_CALB BIT[27:26]
        OVERRIDE_PROCESS_CALB BIT[25]
        FINE_FCW BIT[24:20]
        OVERRIDE_FINE_FCW BIT[19]
        COARSE_FCW BIT[18:13]
        OVERRIDE_COARSE BIT[12]
        DISABLE_LFSR BIT[11]
        DTEST_SEL BIT[10:8]
        DTEST_EN BIT[7]
        BYP_TESTAMP BIT[6]
        ATEST1_SEL BIT[5:4]
        ATEST0_SEL BIT[3:2]
        ATEST1_EN BIT[1]
        ATEST0_EN BIT[0]

GPLL0_TEST_CTL_U ADDRESS 0x21020 RW
GPLL0_TEST_CTL_U RESET_VALUE 0x00400006
        RESERVE_BITS31_26 BIT[31:26]
        VCASCODE_SCALE BIT[25:24]
        IDCO_SCALE BIT[23:22]
        GLITCH_DET_COUNT_LIM BIT[21:20]
        GLITCH_PREVENTION_DIS BIT[19]
        DTEST_MODE_SEL_UPPER BIT[18:17]
        DITHER_ALPHA_SEL BIT[16:15]
        BIT2_BIT3_CAL_SEL BIT[14]
        OVERRIDE_FINE_FCW_MSB BIT[13]
        DTEST_MODE_SEL BIT[12:11]
        NMO_OSC_SEL BIT[10:9]
        NMO_EN BIT[8]
        NOISE_MAG BIT[7:5]
        NOISE_GEN BIT[4]
        OSC_BIAS_GND BIT[3]
        PLL_TEST_OUT_SEL BIT[2:1]
        CAL_CODE_UPDATE BIT[0]

GPLL0_STATUS ADDRESS 0x21024 R
GPLL0_STATUS RESET_VALUE 0x00000000
        STATUS_26_24 BIT[26:24]
        STATUS_23 BIT[23]
        STATUS_22_20 BIT[22:20]
        STATUS_19_17 BIT[19:17]
        STATUS_16_12 BIT[16:12]
        STATUS_11_6 BIT[11:6]
        STATUS_5 BIT[5]
        STATUS_4_2 BIT[4:2]
        STATUS_1 BIT[1]
        STATUS_0 BIT[0]

GPLL0_FREQ_CTL ADDRESS 0x21028 RW
GPLL0_FREQ_CTL RESET_VALUE 0x00000000
        FREQUENCY_CTL_WORD BIT[31:0]

GPLL0_SSC_UPDATE_RATE ADDRESS 0x2102C RW
GPLL0_SSC_UPDATE_RATE RESET_VALUE 0x00000000
        SSC_UPDATE_RATE BIT[7:0]

GPLL0_SSC_DELTA_ALPHA ADDRESS 0x21030 RW
GPLL0_SSC_DELTA_ALPHA RESET_VALUE 0x00000000
        SSC_DELTA_ALPHA BIT[15:0]

GPLL0_SSC_NUM_STEPS ADDRESS 0x21034 RW
GPLL0_SSC_NUM_STEPS RESET_VALUE 0x00000000
        SSC_NUM_STEPS BIT[7:0]

GPLL1_MODE ADDRESS 0x20000 RW
GPLL1_MODE RESET_VALUE 0x00000000
        PLL_VOTE_FSM_RESET BIT[21]
        PLL_VOTE_FSM_ENA BIT[20]
        PLL_BIAS_COUNT BIT[19:14]
        PLL_LOCK_COUNT BIT[13:8]
        PLL_PLLTEST BIT[3]
        PLL_RESET_N BIT[2]
        PLL_BYPASSNL BIT[1]
        PLL_OUTCTRL BIT[0]

GPLL1_L_VAL ADDRESS 0x20004 RW
GPLL1_L_VAL RESET_VALUE 0x00000000
        PLL_L BIT[7:0]

GPLL1_M_VAL ADDRESS 0x20008 RW
GPLL1_M_VAL RESET_VALUE 0x00000000
        PLL_M BIT[18:0]

GPLL1_N_VAL ADDRESS 0x2000C RW
GPLL1_N_VAL RESET_VALUE 0x00000000
        PLL_N BIT[18:0]

GPLL1_USER_CTL ADDRESS 0x20010 RW
GPLL1_USER_CTL RESET_VALUE 0x00000000
        RESERVE_BITS31_25 BIT[31:25]
        MN_EN BIT[24]
        RESERVE_BITS23_21 BIT[23:21]
        VCO_SEL BIT[20]
        RESERVE_BITS19_13 BIT[19:13]
        PRE_DIV_RATIO BIT[12]
        RESERVE_BITS11_10 BIT[11:10]
        POST_DIV_RATIO BIT[9:8]
        OUTPUT_INV BIT[7]
        RESERVE_BITS6_5 BIT[6:5]
        PLLOUT_LV_TEST BIT[4]
        PLLOUT_LV_EARLY BIT[3]
        PLLOUT_LV_BIST BIT[2]
        PLLOUT_LV_AUX BIT[1]
        PLLOUT_LV_MAIN BIT[0]

GPLL1_CONFIG_CTL ADDRESS 0x20014 RW
GPLL1_CONFIG_CTL RESET_VALUE 0x00031000
        RESERVE_BITS31_30 BIT[31:30]
        FORCE_PFD_UP BIT[29]
        FORCE_PFD_DOWN BIT[28]
        NMOSC_FREQ_CTRL BIT[27:26]
        PFD_DZSEL BIT[25:24]
        NMOSC_EN BIT[23]
        RESERVE_BIT22 BIT[22]
        ICP_DIV BIT[21:20]
        IREG_DIV BIT[19:18]
        CUSEL BIT[17:16]
        REF_MODE BIT[15]
        RESERVE_BIT14 BIT[14]
        CFG_LOCKDET BIT[13:12]
        FORCE_ISEED BIT[11]
        RESERVE_BITS10_0 BIT[10:0]

GPLL1_TEST_CTL ADDRESS 0x20018 RW
GPLL1_TEST_CTL RESET_VALUE 0x00000000
        RESERVE_BITS31_15 BIT[31:15]
        PLLOUT_LV_TEST_SEL BIT[14]
        RESERVE_BITS13_10 BIT[13:10]
        ICP_TST_EN BIT[9]
        ICP_EXT_SEL BIT[8]
        DTEST_SEL BIT[7]
        BYP_TESTAMP BIT[6]
        ATEST1_SEL BIT[5:4]
        ATEST0_SEL BIT[3:2]
        ATEST1_EN BIT[1]
        ATEST0_EN BIT[0]

GPLL1_STATUS ADDRESS 0x2001C R
GPLL1_STATUS RESET_VALUE 0x00000000
        PLL_ACTIVE_FLAG BIT[17]
        PLL_LOCK_DET BIT[16]
        PLL_D BIT[15:0]

GPLL2_MODE ADDRESS 0x25000 RW
GPLL2_MODE RESET_VALUE 0x00000000
        PLL_LOCK_DET BIT[31]
        PLL_ACTIVE_FLAG BIT[30]
        PLL_ACK_LATCH BIT[29]
        PLL_HW_UPADATE_LOGIC_BYPASS BIT[23]
        PLL_UPDATE BIT[22]
        PLL_VOTE_FSM_RESET BIT[21]
        PLL_VOTE_FSM_ENA BIT[20]
        PLL_BIAS_COUNT BIT[19:14]
        PLL_LOCK_COUNT BIT[13:8]
        PLL_PLLTEST BIT[3]
        PLL_RESET_N BIT[2]
        PLL_BYPASSNL BIT[1]
        PLL_OUTCTRL BIT[0]

GPLL2_L_VAL ADDRESS 0x25004 RW
GPLL2_L_VAL RESET_VALUE 0x00000000
        PLL_L BIT[15:0]

GPLL2_ALPHA_VAL ADDRESS 0x25008 RW
GPLL2_ALPHA_VAL RESET_VALUE 0x00000000
        PLL_ALPHA BIT[31:0]

GPLL2_ALPHA_VAL_U ADDRESS 0x2500C RW
GPLL2_ALPHA_VAL_U RESET_VALUE 0x00000000
        PLL_ALPHA BIT[7:0]

GPLL2_USER_CTL ADDRESS 0x25010 RW
GPLL2_USER_CTL RESET_VALUE 0x00000003
        RESERVE_BITS31_28 BIT[31:28]
        SSC_MODE_CONTROL BIT[27]
        RESERVE_BITS26_25 BIT[26:25]
        ALPHA_EN BIT[24]
        RESERVE_BITS23_22 BIT[23:22]
        VCO_SEL BIT[21:20]
        RESERVE_BITS19_15 BIT[19:15]
        PRE_DIV_RATIO BIT[14:12]
        POST_DIV_RATIO BIT[11:8]
        OUTPUT_INV BIT[7]
        RESERVE_BITS6_5 BIT[6:5]
        PLLOUT_LV_TEST BIT[4]
        PLLOUT_LV_EARLY BIT[3]
        PLLOUT_LV_AUX2 BIT[2]
        PLLOUT_LV_AUX BIT[1]
        PLLOUT_LV_MAIN BIT[0]

GPLL2_USER_CTL_U ADDRESS 0x25014 RW
GPLL2_USER_CTL_U RESET_VALUE 0x00000804
        L_CALIBRATION BIT[31:16]
        RESERVE_BITS15_12 BIT[15:12]
        LATCH_INTERFACE_BYPASS BIT[11]
        STATUS_REGISTER BIT[10:8]
        DSM BIT[7]
        WRITE_STATE BIT[6]
        TARGET_CTL BIT[5:3]
        LOCK_DET BIT[2]
        FREEZE_PLL BIT[1]
        TOGGLE_DET BIT[0]

GPLL2_CONFIG_CTL ADDRESS 0x25018 RW
GPLL2_CONFIG_CTL RESET_VALUE 0x4001055B
        SINGLE_DMET_MODE_ENABLE BIT[31]
        DMET_WINDOW_ENABLE BIT[30]
        TOGGLE_DET_SAMPLE_INTER BIT[29:26]
        TOGGLE_DET_THRESHOLD BIT[25:23]
        TOGGLE_DET_SAMPLE BIT[22:20]
        LOCK_DET_THRESHOLD BIT[19:12]
        LOCK_DET_SAMPLE_SIZE BIT[11:8]
        MIN_GLITCH_THRESHOLD BIT[7:6]
        REF_CYCLE BIT[5:4]
        KFN BIT[3:0]

GPLL2_TEST_CTL ADDRESS 0x2501C RW
GPLL2_TEST_CTL RESET_VALUE 0x00000000
        BIAS_GEN_TRIM BIT[31:29]
        DCO BIT[28]
        PROCESS_CALB BIT[27:26]
        OVERRIDE_PROCESS_CALB BIT[25]
        FINE_FCW BIT[24:20]
        OVERRIDE_FINE_FCW BIT[19]
        COARSE_FCW BIT[18:13]
        OVERRIDE_COARSE BIT[12]
        DISABLE_LFSR BIT[11]
        DTEST_SEL BIT[10:8]
        DTEST_EN BIT[7]
        BYP_TESTAMP BIT[6]
        ATEST1_SEL BIT[5:4]
        ATEST0_SEL BIT[3:2]
        ATEST1_EN BIT[1]
        ATEST0_EN BIT[0]

GPLL2_TEST_CTL_U ADDRESS 0x25020 RW
GPLL2_TEST_CTL_U RESET_VALUE 0x00400006
        RESERVE_BITS31_26 BIT[31:26]
        VCASCODE_SCALE BIT[25:24]
        IDCO_SCALE BIT[23:22]
        GLITCH_DET_COUNT_LIM BIT[21:20]
        GLITCH_PREVENTION_DIS BIT[19]
        DTEST_MODE_SEL_UPPER BIT[18:17]
        DITHER_ALPHA_SEL BIT[16:15]
        BIT2_BIT3_CAL_SEL BIT[14]
        OVERRIDE_FINE_FCW_MSB BIT[13]
        DTEST_MODE_SEL BIT[12:11]
        NMO_OSC_SEL BIT[10:9]
        NMO_EN BIT[8]
        NOISE_MAG BIT[7:5]
        NOISE_GEN BIT[4]
        OSC_BIAS_GND BIT[3]
        PLL_TEST_OUT_SEL BIT[2:1]
        CAL_CODE_UPDATE BIT[0]

GPLL2_STATUS ADDRESS 0x25024 R
GPLL2_STATUS RESET_VALUE 0x00000000
        STATUS_26_24 BIT[26:24]
        STATUS_23 BIT[23]
        STATUS_22_20 BIT[22:20]
        STATUS_19_17 BIT[19:17]
        STATUS_16_12 BIT[16:12]
        STATUS_11_6 BIT[11:6]
        STATUS_5 BIT[5]
        STATUS_4_2 BIT[4:2]
        STATUS_1 BIT[1]
        STATUS_0 BIT[0]

GPLL2_FREQ_CTL ADDRESS 0x25028 RW
GPLL2_FREQ_CTL RESET_VALUE 0x00000000
        FREQUENCY_CTL_WORD BIT[31:0]

GPLL2_SSC_UPDATE_RATE ADDRESS 0x2502C RW
GPLL2_SSC_UPDATE_RATE RESET_VALUE 0x00000000
        SSC_UPDATE_RATE BIT[7:0]

GPLL2_SSC_DELTA_ALPHA ADDRESS 0x25030 RW
GPLL2_SSC_DELTA_ALPHA RESET_VALUE 0x00000000
        SSC_DELTA_ALPHA BIT[15:0]

GPLL2_SSC_NUM_STEPS ADDRESS 0x25034 RW
GPLL2_SSC_NUM_STEPS RESET_VALUE 0x00000000
        SSC_NUM_STEPS BIT[7:0]

BIMC_PLL_MODE ADDRESS 0x23000 RW
BIMC_PLL_MODE RESET_VALUE 0x00000000
        PLL_LOCK_DET BIT[31]
        PLL_ACTIVE_FLAG BIT[30]
        PLL_ACK_LATCH BIT[29]
        PLL_HW_UPADATE_LOGIC_BYPASS BIT[23]
        PLL_UPDATE BIT[22]
        PLL_VOTE_FSM_RESET BIT[21]
        PLL_VOTE_FSM_ENA BIT[20]
        PLL_BIAS_COUNT BIT[19:14]
        PLL_LOCK_COUNT BIT[13:8]
        PLL_PLLTEST BIT[3]
        PLL_RESET_N BIT[2]
        PLL_BYPASSNL BIT[1]
        PLL_OUTCTRL BIT[0]

BIMC_PLL_L_VAL ADDRESS 0x23004 RW
BIMC_PLL_L_VAL RESET_VALUE 0x00000000
        PLL_L BIT[15:0]

BIMC_PLL_ALPHA_VAL ADDRESS 0x23008 RW
BIMC_PLL_ALPHA_VAL RESET_VALUE 0x00000000
        PLL_ALPHA BIT[31:0]

BIMC_PLL_ALPHA_VAL_U ADDRESS 0x2300C RW
BIMC_PLL_ALPHA_VAL_U RESET_VALUE 0x00000000
        PLL_ALPHA BIT[7:0]

BIMC_PLL_USER_CTL ADDRESS 0x23010 RW
BIMC_PLL_USER_CTL RESET_VALUE 0x00000001
        RESERVE_BITS31_28 BIT[31:28]
        SSC_MODE_CONTROL BIT[27]
        RESERVE_BITS26_25 BIT[26:25]
        ALPHA_EN BIT[24]
        RESERVE_BITS23_22 BIT[23:22]
        VCO_SEL BIT[21:20]
        RESERVE_BITS19_15 BIT[19:15]
        PRE_DIV_RATIO BIT[14:12]
        POST_DIV_RATIO BIT[11:8]
        OUTPUT_INV BIT[7]
        RESERVE_BITS6_5 BIT[6:5]
        PLLOUT_LV_TEST BIT[4]
        PLLOUT_LV_EARLY BIT[3]
        PLLOUT_LV_AUX2 BIT[2]
        PLLOUT_LV_AUX BIT[1]
        PLLOUT_LV_MAIN BIT[0]

BIMC_PLL_USER_CTL_U ADDRESS 0x23014 RW
BIMC_PLL_USER_CTL_U RESET_VALUE 0x00000804
        L_CALIBRATION BIT[31:16]
        RESERVE_BITS15_12 BIT[15:12]
        LATCH_INTERFACE_BYPASS BIT[11]
        STATUS_REGISTER BIT[10:8]
        DSM BIT[7]
        WRITE_STATE BIT[6]
        TARGET_CTL BIT[5:3]
        LOCK_DET BIT[2]
        FREEZE_PLL BIT[1]
        TOGGLE_DET BIT[0]

BIMC_PLL_CONFIG_CTL ADDRESS 0x23018 RW
BIMC_PLL_CONFIG_CTL RESET_VALUE 0x4001055B
        SINGLE_DMET_MODE_ENABLE BIT[31]
        DMET_WINDOW_ENABLE BIT[30]
        TOGGLE_DET_SAMPLE_INTER BIT[29:26]
        TOGGLE_DET_THRESHOLD BIT[25:23]
        TOGGLE_DET_SAMPLE BIT[22:20]
        LOCK_DET_THRESHOLD BIT[19:12]
        LOCK_DET_SAMPLE_SIZE BIT[11:8]
        MIN_GLITCH_THRESHOLD BIT[7:6]
        REF_CYCLE BIT[5:4]
        KFN BIT[3:0]

BIMC_PLL_TEST_CTL ADDRESS 0x2301C RW
BIMC_PLL_TEST_CTL RESET_VALUE 0x00000000
        BIAS_GEN_TRIM BIT[31:29]
        DCO BIT[28]
        PROCESS_CALB BIT[27:26]
        OVERRIDE_PROCESS_CALB BIT[25]
        FINE_FCW BIT[24:20]
        OVERRIDE_FINE_FCW BIT[19]
        COARSE_FCW BIT[18:13]
        OVERRIDE_COARSE BIT[12]
        DISABLE_LFSR BIT[11]
        DTEST_SEL BIT[10:8]
        DTEST_EN BIT[7]
        BYP_TESTAMP BIT[6]
        ATEST1_SEL BIT[5:4]
        ATEST0_SEL BIT[3:2]
        ATEST1_EN BIT[1]
        ATEST0_EN BIT[0]

BIMC_PLL_TEST_CTL_U ADDRESS 0x23020 RW
BIMC_PLL_TEST_CTL_U RESET_VALUE 0x00400006
        RESERVE_BITS31_26 BIT[31:26]
        VCASCODE_SCALE BIT[25:24]
        IDCO_SCALE BIT[23:22]
        GLITCH_DET_COUNT_LIM BIT[21:20]
        GLITCH_PREVENTION_DIS BIT[19]
        DTEST_MODE_SEL_UPPER BIT[18:17]
        DITHER_ALPHA_SEL BIT[16:15]
        BIT2_BIT3_CAL_SEL BIT[14]
        OVERRIDE_FINE_FCW_MSB BIT[13]
        DTEST_MODE_SEL BIT[12:11]
        NMO_OSC_SEL BIT[10:9]
        NMO_EN BIT[8]
        NOISE_MAG BIT[7:5]
        NOISE_GEN BIT[4]
        OSC_BIAS_GND BIT[3]
        PLL_TEST_OUT_SEL BIT[2:1]
        CAL_CODE_UPDATE BIT[0]

BIMC_PLL_STATUS ADDRESS 0x23024 R
BIMC_PLL_STATUS RESET_VALUE 0x00000000
        STATUS_26_24 BIT[26:24]
        STATUS_23 BIT[23]
        STATUS_22_20 BIT[22:20]
        STATUS_19_17 BIT[19:17]
        STATUS_16_12 BIT[16:12]
        STATUS_11_6 BIT[11:6]
        STATUS_5 BIT[5]
        STATUS_4_2 BIT[4:2]
        STATUS_1 BIT[1]
        STATUS_0 BIT[0]

BIMC_PLL_FREQ_CTL ADDRESS 0x23028 RW
BIMC_PLL_FREQ_CTL RESET_VALUE 0x00000000
        FREQUENCY_CTL_WORD BIT[31:0]

BIMC_PLL_SSC_UPDATE_RATE ADDRESS 0x2302C RW
BIMC_PLL_SSC_UPDATE_RATE RESET_VALUE 0x00000000
        SSC_UPDATE_RATE BIT[7:0]

BIMC_PLL_SSC_DELTA_ALPHA ADDRESS 0x23030 RW
BIMC_PLL_SSC_DELTA_ALPHA RESET_VALUE 0x00000000
        SSC_DELTA_ALPHA BIT[15:0]

BIMC_PLL_SSC_NUM_STEPS ADDRESS 0x23034 RW
BIMC_PLL_SSC_NUM_STEPS RESET_VALUE 0x00000000
        SSC_NUM_STEPS BIT[7:0]

PCNOC_BFDCD_CMD_RCGR ADDRESS 0x27000 RW
PCNOC_BFDCD_CMD_RCGR RESET_VALUE 0x00000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BFDCD_CFG_RCGR ADDRESS 0x27004 RW
PCNOC_BFDCD_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

PCNOC_BCR ADDRESS 0x27018 RW
PCNOC_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_AHB_CBCR ADDRESS 0x2701C RW
PCNOC_AHB_CBCR RESET_VALUE 0x00000001
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_DDR_CFG_CBCR ADDRESS 0x32024 RW
PCNOC_DDR_CFG_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_RPM_AHB_CBCR ADDRESS 0x27024 RW
PCNOC_RPM_AHB_CBCR RESET_VALUE 0x00000001
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_AT_CBCR ADDRESS 0x27028 RW
PCNOC_AT_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_QDSS_STM_AXI_CBCR ADDRESS 0x2702C RW
PCNOC_QDSS_STM_AXI_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_APSS_AHB_CBCR ADDRESS 0x27030 R
PCNOC_APSS_AHB_CBCR RESET_VALUE 0x00000000
        CLK_OFF BIT[31]

NOC_CONF_XPU_AHB_CBCR ADDRESS 0x17000 RW
NOC_CONF_XPU_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

IMEM_BCR ADDRESS 0xE000 RW
IMEM_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

IMEM_AXI_CBCR ADDRESS 0xE004 RW
IMEM_AXI_CBCR RESET_VALUE 0x1000CFF0
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF

IMEM_CFG_AHB_CBCR ADDRESS 0xE008 RW
IMEM_CFG_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MSS_CFG_AHB_CBCR ADDRESS 0x49000 RW
MSS_CFG_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MSS_Q6_BIMC_AXI_CBCR ADDRESS 0x49004 RW
MSS_Q6_BIMC_AXI_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RPM_CFG_XPU_CBCR ADDRESS 0x17004 RW
RPM_CFG_XPU_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_BCR ADDRESS 0x29000 RW
QDSS_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_DAP_AHB_CBCR ADDRESS 0x29004 RW
QDSS_DAP_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_CFG_AHB_CBCR ADDRESS 0x29008 RW
QDSS_CFG_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_AT_CMD_RCGR ADDRESS 0x2900C RW
QDSS_AT_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_AT_CFG_RCGR ADDRESS 0x29010 RW
QDSS_AT_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

QDSS_AT_CBCR ADDRESS 0x29024 RW
QDSS_AT_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_ETR_USB_CBCR ADDRESS 0x29028 RW
QDSS_ETR_USB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_STM_CMD_RCGR ADDRESS 0x2902C RW
QDSS_STM_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_STM_CFG_RCGR ADDRESS 0x29030 RW
QDSS_STM_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

QDSS_STM_CBCR ADDRESS 0x29044 RW
QDSS_STM_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_TRACECLKIN_CMD_RCGR ADDRESS 0x29048 RW
QDSS_TRACECLKIN_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_TRACECLKIN_CFG_RCGR ADDRESS 0x2904C RW
QDSS_TRACECLKIN_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

QDSS_TRACECLKIN_CBCR ADDRESS 0x29060 RW
QDSS_TRACECLKIN_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_TSCTR_CMD_RCGR ADDRESS 0x29064 RW
QDSS_TSCTR_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_TSCTR_CFG_RCGR ADDRESS 0x29068 RW
QDSS_TSCTR_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

QDSS_TSCTR_DIV2_CBCR ADDRESS 0x2907C RW
QDSS_TSCTR_DIV2_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_TSCTR_DIV3_CBCR ADDRESS 0x29080 RW
QDSS_TSCTR_DIV3_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_DAP_CBCR ADDRESS 0x29084 R
QDSS_DAP_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]

QDSS_TSCTR_DIV4_CBCR ADDRESS 0x29088 RW
QDSS_TSCTR_DIV4_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_TSCTR_DIV8_CBCR ADDRESS 0x2908C RW
QDSS_TSCTR_DIV8_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSS_TSCTR_DIV16_CBCR ADDRESS 0x29090 RW
QDSS_TSCTR_DIV16_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QPIC_BCR ADDRESS 0x3F000 RW
QPIC_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QPIC_CMD_RCGR ADDRESS 0x3F004 RW
QPIC_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QPIC_CFG_RCGR ADDRESS 0x3F008 RW
QPIC_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

QPIC_M ADDRESS 0x3F00C RW
QPIC_M RESET_VALUE 0x00000000
        M BIT[7:0]

QPIC_N ADDRESS 0x3F010 RW
QPIC_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

QPIC_D ADDRESS 0x3F014 RW
QPIC_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

QPIC_CBCR ADDRESS 0x3F018 RW
QPIC_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QPIC_AHB_CBCR ADDRESS 0x3F01C RW
QPIC_AHB_CBCR RESET_VALUE 0x8000CFF0
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        HW_CTL BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QPIC_SYSTEM_CBCR ADDRESS 0x3F020 RW
QPIC_SYSTEM_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

GCC_SLEEP_CMD_RCGR ADDRESS 0x30000 RW
GCC_SLEEP_CMD_RCGR RESET_VALUE 0x00000000
        ROOT_OFF BIT[31]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HS_BCR ADDRESS 0x41000 RW
USB_HS_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HS_SYSTEM_CBCR ADDRESS 0x41004 RW
USB_HS_SYSTEM_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HS_AHB_CBCR ADDRESS 0x41008 RW
USB_HS_AHB_CBCR RESET_VALUE 0x8000CFF0
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HS_PHY_CFG_AHB_CBCR ADDRESS 0x41030 RW
USB_HS_PHY_CFG_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HS_INACTIVITY_TIMERS_CBCR ADDRESS 0x4100C RW
USB_HS_INACTIVITY_TIMERS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HSIC_SYSTEM_CBCR ADDRESS 0x3D048 RW
USB_HSIC_SYSTEM_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HSIC_AHB_CBCR ADDRESS 0x3D04C RW
USB_HSIC_AHB_CBCR RESET_VALUE 0x8000CFF0
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HSIC_CBCR ADDRESS 0x3D050 RW
USB_HSIC_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HSIC_IO_CAL_CBCR ADDRESS 0x3D054 RW
USB_HSIC_IO_CAL_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HSIC_IO_CAL_SLEEP_CBCR ADDRESS 0x3D058 RW
USB_HSIC_IO_CAL_SLEEP_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_MCDMA_AXI_CBCR ADDRESS 0x31048 RW
BIMC_MCDMA_AXI_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_NAV_AXI_CBCR ADDRESS 0x3104C RW
BIMC_NAV_AXI_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HS_SYSTEM_CMD_RCGR ADDRESS 0x41010 RW
USB_HS_SYSTEM_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HS_SYSTEM_CFG_RCGR ADDRESS 0x41014 RW
USB_HS_SYSTEM_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

USB_HSIC_SYSTEM_CMD_RCGR ADDRESS 0x3D000 RW
USB_HSIC_SYSTEM_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HSIC_SYSTEM_CFG_RCGR ADDRESS 0x3D004 RW
USB_HSIC_SYSTEM_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

USB_HSIC_CMD_RCGR ADDRESS 0x3D018 RW
USB_HSIC_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HSIC_CFG_RCGR ADDRESS 0x3D01C RW
USB_HSIC_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

USB_HSIC_IO_CAL_CMD_RCGR ADDRESS 0x3D030 RW
USB_HSIC_IO_CAL_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HSIC_IO_CAL_CFG_RCGR ADDRESS 0x3D034 RW
USB_HSIC_IO_CAL_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

USB_HS_HSIC_BCR ADDRESS 0x3D05C RW
USB_HS_HSIC_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB2A_PHY_BCR ADDRESS 0x41028 RW
USB2A_PHY_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB2_HS_PHY_ONLY_BCR ADDRESS 0x41034 RW
USB2_HS_PHY_ONLY_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_HS_PHY_CFG_AHB_BCR ADDRESS 0x41038 RW
USB_HS_PHY_CFG_AHB_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QUSB2_PHY_BCR ADDRESS 0x4103C RW
QUSB2_PHY_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB2A_PHY_SLEEP_CBCR ADDRESS 0x4102C RW
USB2A_PHY_SLEEP_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SDCC1_BCR ADDRESS 0x42000 RW
SDCC1_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SDCC1_APPS_CMD_RCGR ADDRESS 0x42004 RW
SDCC1_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SDCC1_APPS_CFG_RCGR ADDRESS 0x42008 RW
SDCC1_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

SDCC1_APPS_M ADDRESS 0x4200C RW
SDCC1_APPS_M RESET_VALUE 0x00000000
        M BIT[7:0]

SDCC1_APPS_N ADDRESS 0x42010 RW
SDCC1_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

SDCC1_APPS_D ADDRESS 0x42014 RW
SDCC1_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

SDCC1_APPS_CBCR ADDRESS 0x42018 RW
SDCC1_APPS_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SDCC1_AHB_CBCR ADDRESS 0x4201C RW
SDCC1_AHB_CBCR RESET_VALUE 0x8000CFF0
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SDCC1_MISC ADDRESS 0x42020 RW
SDCC1_MISC RESET_VALUE 0x00000000
        CDC_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SDCC2_BCR ADDRESS 0x43000 RW
SDCC2_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SDCC2_APPS_CMD_RCGR ADDRESS 0x43004 RW
SDCC2_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SDCC2_APPS_CFG_RCGR ADDRESS 0x43008 RW
SDCC2_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

SDCC2_APPS_M ADDRESS 0x4300C RW
SDCC2_APPS_M RESET_VALUE 0x00000000
        M BIT[7:0]

SDCC2_APPS_N ADDRESS 0x43010 RW
SDCC2_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

SDCC2_APPS_D ADDRESS 0x43014 RW
SDCC2_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

SDCC2_APPS_CBCR ADDRESS 0x43018 RW
SDCC2_APPS_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SDCC2_AHB_CBCR ADDRESS 0x4301C RW
SDCC2_AHB_CBCR RESET_VALUE 0x8000CFF0
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_BCR ADDRESS 0x1000 RW
BLSP1_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_SLEEP_CBCR ADDRESS 0x1004 R
BLSP1_SLEEP_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]

BLSP1_AHB_CBCR ADDRESS 0x1008 RW
BLSP1_AHB_CBCR RESET_VALUE 0x8000CFF0
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF

BLSP1_QUP1_BCR ADDRESS 0x2000 RW
BLSP1_QUP1_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP1_SPI_APPS_CBCR ADDRESS 0x2004 RW
BLSP1_QUP1_SPI_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP1_I2C_APPS_CBCR ADDRESS 0x2008 RW
BLSP1_QUP1_I2C_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP1_I2C_APPS_CMD_RCGR ADDRESS 0x200C RW
BLSP1_QUP1_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP1_I2C_APPS_CFG_RCGR ADDRESS 0x2010 RW
BLSP1_QUP1_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_QUP2_I2C_APPS_CMD_RCGR ADDRESS 0x3000 RW
BLSP1_QUP2_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP2_I2C_APPS_CFG_RCGR ADDRESS 0x3004 RW
BLSP1_QUP2_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_QUP3_I2C_APPS_CMD_RCGR ADDRESS 0x4000 RW
BLSP1_QUP3_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP3_I2C_APPS_CFG_RCGR ADDRESS 0x4004 RW
BLSP1_QUP3_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_QUP4_I2C_APPS_CMD_RCGR ADDRESS 0x5000 RW
BLSP1_QUP4_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP4_I2C_APPS_CFG_RCGR ADDRESS 0x5004 RW
BLSP1_QUP4_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_QUP5_I2C_APPS_CMD_RCGR ADDRESS 0x6000 RW
BLSP1_QUP5_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP5_I2C_APPS_CFG_RCGR ADDRESS 0x6004 RW
BLSP1_QUP5_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_QUP6_I2C_APPS_CMD_RCGR ADDRESS 0x7000 RW
BLSP1_QUP6_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP6_I2C_APPS_CFG_RCGR ADDRESS 0x7004 RW
BLSP1_QUP6_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_QUP1_SPI_APPS_CMD_RCGR ADDRESS 0x2024 RW
BLSP1_QUP1_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP1_SPI_APPS_CFG_RCGR ADDRESS 0x2028 RW
BLSP1_QUP1_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_QUP1_SPI_APPS_M ADDRESS 0x202C RW
BLSP1_QUP1_SPI_APPS_M RESET_VALUE 0x00000000
        M BIT[7:0]

BLSP1_QUP1_SPI_APPS_N ADDRESS 0x2030 RW
BLSP1_QUP1_SPI_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

BLSP1_QUP1_SPI_APPS_D ADDRESS 0x2034 RW
BLSP1_QUP1_SPI_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

BLSP1_UART1_BCR ADDRESS 0x2038 RW
BLSP1_UART1_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART1_APPS_CBCR ADDRESS 0x203C RW
BLSP1_UART1_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART1_SIM_CBCR ADDRESS 0x2040 RW
BLSP1_UART1_SIM_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART1_APPS_CMD_RCGR ADDRESS 0x2044 RW
BLSP1_UART1_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART1_APPS_CFG_RCGR ADDRESS 0x2048 RW
BLSP1_UART1_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_UART1_APPS_M ADDRESS 0x204C RW
BLSP1_UART1_APPS_M RESET_VALUE 0x00000000
        M BIT[15:0]

BLSP1_UART1_APPS_N ADDRESS 0x2050 RW
BLSP1_UART1_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[15:0]

BLSP1_UART1_APPS_D ADDRESS 0x2054 RW
BLSP1_UART1_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[15:0]

BLSP1_QUP2_BCR ADDRESS 0x3008 RW
BLSP1_QUP2_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP2_SPI_APPS_CBCR ADDRESS 0x300C RW
BLSP1_QUP2_SPI_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP2_I2C_APPS_CBCR ADDRESS 0x3010 RW
BLSP1_QUP2_I2C_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP2_SPI_APPS_CMD_RCGR ADDRESS 0x3014 RW
BLSP1_QUP2_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP2_SPI_APPS_CFG_RCGR ADDRESS 0x3018 RW
BLSP1_QUP2_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_QUP2_SPI_APPS_M ADDRESS 0x301C RW
BLSP1_QUP2_SPI_APPS_M RESET_VALUE 0x00000000
        M BIT[7:0]

BLSP1_QUP2_SPI_APPS_N ADDRESS 0x3020 RW
BLSP1_QUP2_SPI_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

BLSP1_QUP2_SPI_APPS_D ADDRESS 0x3024 RW
BLSP1_QUP2_SPI_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

BLSP1_UART2_BCR ADDRESS 0x3028 RW
BLSP1_UART2_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART2_APPS_CBCR ADDRESS 0x302C RW
BLSP1_UART2_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART2_SIM_CBCR ADDRESS 0x3030 RW
BLSP1_UART2_SIM_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART2_APPS_CMD_RCGR ADDRESS 0x3034 RW
BLSP1_UART2_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART2_APPS_CFG_RCGR ADDRESS 0x3038 RW
BLSP1_UART2_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_UART2_APPS_M ADDRESS 0x303C RW
BLSP1_UART2_APPS_M RESET_VALUE 0x00000000
        M BIT[15:0]

BLSP1_UART2_APPS_N ADDRESS 0x3040 RW
BLSP1_UART2_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[15:0]

BLSP1_UART2_APPS_D ADDRESS 0x3044 RW
BLSP1_UART2_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[15:0]

BLSP1_QUP3_BCR ADDRESS 0x4018 RW
BLSP1_QUP3_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP3_SPI_APPS_CBCR ADDRESS 0x401C RW
BLSP1_QUP3_SPI_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP3_I2C_APPS_CBCR ADDRESS 0x4020 RW
BLSP1_QUP3_I2C_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP3_SPI_APPS_CMD_RCGR ADDRESS 0x4024 RW
BLSP1_QUP3_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP3_SPI_APPS_CFG_RCGR ADDRESS 0x4028 RW
BLSP1_QUP3_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_QUP3_SPI_APPS_M ADDRESS 0x402C RW
BLSP1_QUP3_SPI_APPS_M RESET_VALUE 0x00000000
        M BIT[7:0]

BLSP1_QUP3_SPI_APPS_N ADDRESS 0x4030 RW
BLSP1_QUP3_SPI_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

BLSP1_QUP3_SPI_APPS_D ADDRESS 0x4034 RW
BLSP1_QUP3_SPI_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

BLSP1_UART3_BCR ADDRESS 0x4038 RW
BLSP1_UART3_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART3_APPS_CBCR ADDRESS 0x403C RW
BLSP1_UART3_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART3_SIM_CBCR ADDRESS 0x4040 RW
BLSP1_UART3_SIM_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART3_APPS_CMD_RCGR ADDRESS 0x4044 RW
BLSP1_UART3_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART3_APPS_CFG_RCGR ADDRESS 0x4048 RW
BLSP1_UART3_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_UART3_APPS_M ADDRESS 0x404C RW
BLSP1_UART3_APPS_M RESET_VALUE 0x00000000
        M BIT[15:0]

BLSP1_UART3_APPS_N ADDRESS 0x4050 RW
BLSP1_UART3_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[15:0]

BLSP1_UART3_APPS_D ADDRESS 0x4054 RW
BLSP1_UART3_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[15:0]

BLSP1_QUP4_BCR ADDRESS 0x5018 RW
BLSP1_QUP4_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP4_SPI_APPS_CBCR ADDRESS 0x501C RW
BLSP1_QUP4_SPI_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP4_I2C_APPS_CBCR ADDRESS 0x5020 RW
BLSP1_QUP4_I2C_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP4_SPI_APPS_CMD_RCGR ADDRESS 0x5024 RW
BLSP1_QUP4_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP4_SPI_APPS_CFG_RCGR ADDRESS 0x5028 RW
BLSP1_QUP4_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_QUP4_SPI_APPS_M ADDRESS 0x502C RW
BLSP1_QUP4_SPI_APPS_M RESET_VALUE 0x00000000
        M BIT[7:0]

BLSP1_QUP4_SPI_APPS_N ADDRESS 0x5030 RW
BLSP1_QUP4_SPI_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

BLSP1_QUP4_SPI_APPS_D ADDRESS 0x5034 RW
BLSP1_QUP4_SPI_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

BLSP1_UART4_BCR ADDRESS 0x5038 RW
BLSP1_UART4_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART4_APPS_CBCR ADDRESS 0x503C RW
BLSP1_UART4_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART4_SIM_CBCR ADDRESS 0x5040 RW
BLSP1_UART4_SIM_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART4_APPS_CMD_RCGR ADDRESS 0x5044 RW
BLSP1_UART4_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART4_APPS_CFG_RCGR ADDRESS 0x5048 RW
BLSP1_UART4_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_UART4_APPS_M ADDRESS 0x504C RW
BLSP1_UART4_APPS_M RESET_VALUE 0x00000000
        M BIT[15:0]

BLSP1_UART4_APPS_N ADDRESS 0x5050 RW
BLSP1_UART4_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[15:0]

BLSP1_UART4_APPS_D ADDRESS 0x5054 RW
BLSP1_UART4_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[15:0]

BLSP1_QUP5_BCR ADDRESS 0x6018 RW
BLSP1_QUP5_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP5_SPI_APPS_CBCR ADDRESS 0x601C RW
BLSP1_QUP5_SPI_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP5_I2C_APPS_CBCR ADDRESS 0x6020 RW
BLSP1_QUP5_I2C_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP5_SPI_APPS_CMD_RCGR ADDRESS 0x6024 RW
BLSP1_QUP5_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP5_SPI_APPS_CFG_RCGR ADDRESS 0x6028 RW
BLSP1_QUP5_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_QUP5_SPI_APPS_M ADDRESS 0x602C RW
BLSP1_QUP5_SPI_APPS_M RESET_VALUE 0x00000000
        M BIT[7:0]

BLSP1_QUP5_SPI_APPS_N ADDRESS 0x6030 RW
BLSP1_QUP5_SPI_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

BLSP1_QUP5_SPI_APPS_D ADDRESS 0x6034 RW
BLSP1_QUP5_SPI_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

BLSP1_UART5_BCR ADDRESS 0x6038 RW
BLSP1_UART5_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART5_APPS_CBCR ADDRESS 0x603C RW
BLSP1_UART5_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART5_SIM_CBCR ADDRESS 0x6040 RW
BLSP1_UART5_SIM_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART5_APPS_CMD_RCGR ADDRESS 0x6044 RW
BLSP1_UART5_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART5_APPS_CFG_RCGR ADDRESS 0x6048 RW
BLSP1_UART5_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_UART5_APPS_M ADDRESS 0x604C RW
BLSP1_UART5_APPS_M RESET_VALUE 0x00000000
        M BIT[15:0]

BLSP1_UART5_APPS_N ADDRESS 0x6050 RW
BLSP1_UART5_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[15:0]

BLSP1_UART5_APPS_D ADDRESS 0x6054 RW
BLSP1_UART5_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[15:0]

BLSP1_QUP6_BCR ADDRESS 0x7018 RW
BLSP1_QUP6_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP6_SPI_APPS_CBCR ADDRESS 0x701C RW
BLSP1_QUP6_SPI_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP6_I2C_APPS_CBCR ADDRESS 0x7020 RW
BLSP1_QUP6_I2C_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP6_SPI_APPS_CMD_RCGR ADDRESS 0x7024 RW
BLSP1_QUP6_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_QUP6_SPI_APPS_CFG_RCGR ADDRESS 0x7028 RW
BLSP1_QUP6_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_QUP6_SPI_APPS_M ADDRESS 0x702C RW
BLSP1_QUP6_SPI_APPS_M RESET_VALUE 0x00000000
        M BIT[7:0]

BLSP1_QUP6_SPI_APPS_N ADDRESS 0x7030 RW
BLSP1_QUP6_SPI_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

BLSP1_QUP6_SPI_APPS_D ADDRESS 0x7034 RW
BLSP1_QUP6_SPI_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

BLSP1_UART6_BCR ADDRESS 0x7038 RW
BLSP1_UART6_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART6_APPS_CBCR ADDRESS 0x703C RW
BLSP1_UART6_APPS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART6_SIM_CBCR ADDRESS 0x7040 RW
BLSP1_UART6_SIM_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART6_APPS_CMD_RCGR ADDRESS 0x7044 RW
BLSP1_UART6_APPS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP1_UART6_APPS_CFG_RCGR ADDRESS 0x7048 RW
BLSP1_UART6_APPS_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BLSP1_UART6_APPS_M ADDRESS 0x704C RW
BLSP1_UART6_APPS_M RESET_VALUE 0x00000000
        M BIT[15:0]

BLSP1_UART6_APPS_N ADDRESS 0x7050 RW
BLSP1_UART6_APPS_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[15:0]

BLSP1_UART6_APPS_D ADDRESS 0x7054 RW
BLSP1_UART6_APPS_D RESET_VALUE 0x00000000
        NOT_2D BIT[15:0]

BLSP_UART_SIM_CMD_RCGR ADDRESS 0x100C RW
BLSP_UART_SIM_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BLSP_UART_SIM_CFG_RCGR ADDRESS 0x1010 RW
BLSP_UART_SIM_CFG_RCGR RESET_VALUE 0x00000000
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

PRNG_XPU_CFG_AHB_CBCR ADDRESS 0x17008 RW
PRNG_XPU_CFG_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PDM_BCR ADDRESS 0x44000 RW
PDM_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PDM_AHB_CBCR ADDRESS 0x44004 RW
PDM_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PDM_XO4_CBCR ADDRESS 0x44008 RW
PDM_XO4_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_DIV BIT[17:16]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PDM2_CBCR ADDRESS 0x4400C RW
PDM2_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PDM2_CMD_RCGR ADDRESS 0x44010 RW
PDM2_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PDM2_CFG_RCGR ADDRESS 0x44014 RW
PDM2_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

PRNG_BCR ADDRESS 0x13000 RW
PRNG_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PRNG_AHB_CBCR ADDRESS 0x13004 RW
PRNG_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TCSR_BCR ADDRESS 0x28000 RW
TCSR_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TCSR_AHB_CBCR ADDRESS 0x28004 RW
TCSR_AHB_CBCR RESET_VALUE 0x10008001
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BOOT_ROM_BCR ADDRESS 0x13008 RW
BOOT_ROM_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BOOT_ROM_AHB_CBCR ADDRESS 0x1300C RW
BOOT_ROM_AHB_CBCR RESET_VALUE 0x1000CFF0
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF

MSG_RAM_BCR ADDRESS 0x2B000 RW
MSG_RAM_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MSG_RAM_AHB_CBCR ADDRESS 0x2B004 RW
MSG_RAM_AHB_CBCR RESET_VALUE 0x8000CFF0
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF

TLMM_BCR ADDRESS 0x34000 RW
TLMM_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TLMM_AHB_CBCR ADDRESS 0x34004 RW
TLMM_AHB_CBCR RESET_VALUE 0x10008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TLMM_CBCR ADDRESS 0x34008 R
TLMM_CBCR RESET_VALUE 0x00000000
        CLK_OFF BIT[31]

MPM_BCR ADDRESS 0x2C000 RW
MPM_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MPM_MISC ADDRESS 0x2C004 RW
MPM_MISC RESET_VALUE 0x00000001
        MPM_NON_AHB_RESET BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_AHB_RESET BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_REF_CLK_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MPM_AHB_CBCR ADDRESS 0x2C008 RW
MPM_AHB_CBCR RESET_VALUE 0x10008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RPM_PROC_HCLK_CBCR ADDRESS 0x2D000 R
RPM_PROC_HCLK_CBCR RESET_VALUE 0x00000000
        CLK_OFF BIT[31]

RPM_BUS_AHB_CBCR ADDRESS 0x2D004 RW
RPM_BUS_AHB_CBCR RESET_VALUE 0x1000CFF0
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF

RPM_SLEEP_CBCR ADDRESS 0x2D008 RW
RPM_SLEEP_CBCR RESET_VALUE 0x00000001
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RPM_TIMER_CBCR ADDRESS 0x2D00C RW
RPM_TIMER_CBCR RESET_VALUE 0x00000001
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RPM_CMD_RCGR ADDRESS 0x2D010 RW
RPM_CMD_RCGR RESET_VALUE 0x00000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RPM_CFG_RCGR ADDRESS 0x2D014 RW
RPM_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

RPM_MISC ADDRESS 0x2D028 RW
RPM_MISC RESET_VALUE 0x00000030
        RPM_CLK_AUTO_SCALE_DIV BIT[7:4]
                DIV1 VALUE 0x0
                DIV2 VALUE 0x1
                DIV3 VALUE 0x2
                DIV4 VALUE 0x3
                DIV5 VALUE 0x4
                DIV6 VALUE 0x5
                DIV7 VALUE 0x6
                DIV8 VALUE 0x7
                DIV9 VALUE 0x8
                DIV10 VALUE 0x9
                DIV11 VALUE 0xA
                DIV12 VALUE 0xB
                DIV13 VALUE 0xC
                DIV14 VALUE 0xD
                DIV15 VALUE 0xE
                DIV16 VALUE 0xF
        RPM_CLK_AUTO_SCALE_DIS BIT[0]
                SCALE_NOT_DISABLE VALUE 0x0
                SCALE_DISABLE VALUE 0x1

SEC_CTRL_BCR ADDRESS 0x1A000 RW
SEC_CTRL_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

ACC_CMD_RCGR ADDRESS 0x1A004 RW
ACC_CMD_RCGR RESET_VALUE 0x00000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

ACC_CFG_RCGR ADDRESS 0x1A008 RW
ACC_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

ACC_MISC ADDRESS 0x1A01C RW
ACC_MISC RESET_VALUE 0x00000001
        JTAG_ACC_SRC_SEL_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SEC_CTRL_ACC_CBCR ADDRESS 0x1A020 RW
SEC_CTRL_ACC_CBCR RESET_VALUE 0x00004FF1
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SEC_CTRL_AHB_CBCR ADDRESS 0x1A024 RW
SEC_CTRL_AHB_CBCR RESET_VALUE 0x10008001
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SEC_CTRL_CBCR ADDRESS 0x1A028 RW
SEC_CTRL_CBCR RESET_VALUE 0x00004FF1
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SEC_CTRL_SENSE_CBCR ADDRESS 0x1A02C RW
SEC_CTRL_SENSE_CBCR RESET_VALUE 0x00000001
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SEC_CTRL_BOOT_ROM_PATCH_CBCR ADDRESS 0x1A030 RW
SEC_CTRL_BOOT_ROM_PATCH_CBCR RESET_VALUE 0x00000001
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SEC_CTRL_CMD_RCGR ADDRESS 0x1A034 RW
SEC_CTRL_CMD_RCGR RESET_VALUE 0x00000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SEC_CTRL_CFG_RCGR ADDRESS 0x1A038 RW
SEC_CTRL_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

SPMI_BCR ADDRESS 0x2E000 RW
SPMI_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPMI_SER_CMD_RCGR ADDRESS 0x2E004 RW
SPMI_SER_CMD_RCGR RESET_VALUE 0x00000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPMI_SER_CFG_RCGR ADDRESS 0x2E008 RW
SPMI_SER_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

SPMI_SER_CBCR ADDRESS 0x2E01C RW
SPMI_SER_CBCR RESET_VALUE 0x00004FF1
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPMI_PCNOC_AHB_CBCR ADDRESS 0x2E020 RW
SPMI_PCNOC_AHB_CBCR RESET_VALUE 0x10008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPMI_AHB_CMD_RCGR ADDRESS 0x2E024 RW
SPMI_AHB_CMD_RCGR RESET_VALUE 0x00000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPMI_AHB_CFG_RCGR ADDRESS 0x2E028 RW
SPMI_AHB_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

SPMI_AHB_CBCR ADDRESS 0x2E03C RW
SPMI_AHB_CBCR RESET_VALUE 0x00004FF1
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPDM_BCR ADDRESS 0x2F000 RW
SPDM_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPDM_CFG_AHB_CBCR ADDRESS 0x2F004 RW
SPDM_CFG_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPDM_MSTR_AHB_CBCR ADDRESS 0x2F008 RW
SPDM_MSTR_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPDM_FF_CBCR ADDRESS 0x2F00C RW
SPDM_FF_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPDM_BIMC_CY_CBCR ADDRESS 0x2F010 RW
SPDM_BIMC_CY_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPDM_DEBUG_CY_CBCR ADDRESS 0x2F018 RW
SPDM_DEBUG_CY_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPDM_PCNOC_CY_CBCR ADDRESS 0x2F01C RW
SPDM_PCNOC_CY_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPDM_RPM_CY_CBCR ADDRESS 0x2F020 RW
SPDM_RPM_CY_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

CRYPTO_BCR ADDRESS 0x16000 RW
CRYPTO_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

CRYPTO_CMD_RCGR ADDRESS 0x16004 RW
CRYPTO_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

CRYPTO_CFG_RCGR ADDRESS 0x16008 RW
CRYPTO_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

CRYPTO_CBCR ADDRESS 0x1601C RW
CRYPTO_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF

CRYPTO_AXI_CBCR ADDRESS 0x16020 R
CRYPTO_AXI_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]

CRYPTO_AHB_CBCR ADDRESS 0x16024 RW
CRYPTO_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

GCC_AHB_CBCR ADDRESS 0x30014 RW
GCC_AHB_CBCR RESET_VALUE 0x00000001
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

GCC_XO_CMD_RCGR ADDRESS 0x30018 RW
GCC_XO_CMD_RCGR RESET_VALUE 0x00000000
        ROOT_OFF BIT[31]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

GCC_XO_CBCR ADDRESS 0x30030 RW
GCC_XO_CBCR RESET_VALUE 0x00000001
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

GCC_XO_DIV4_CBCR ADDRESS 0x30034 RW
GCC_XO_DIV4_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

GCC_IM_SLEEP_CBCR ADDRESS 0x30038 RW
GCC_IM_SLEEP_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_BCR ADDRESS 0x31000 RW
BIMC_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_GDSCR ADDRESS 0x31004 RW
BIMC_GDSCR RESET_VALUE 0xA0222000
        PWR_ON BIT[31]
        GDSC_STATE BIT[30:27]
        EN_REST_WAIT BIT[23:20]
        EN_FEW_WAIT BIT[19:16]
        CLK_DIS_WAIT BIT[15:12]
        RETAIN_FF_ENABLE BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RESTORE BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SAVE BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RETAIN BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        EN_REST BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        EN_FEW BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLAMP_IO BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_DISABLE BIT[4]
                CLK_NOT_DISABLE VALUE 0x0
                CLK_DISABLE VALUE 0x1
        PD_ARES BIT[3]
                NO_RESET VALUE 0x0
                RESET VALUE 0x1
        SW_OVERRIDE BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        HW_CONTROL BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SW_COLLAPSE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_DDR_XO_CMD_RCGR ADDRESS 0x32000 RW
BIMC_DDR_XO_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_XO_CBCR ADDRESS 0x31008 RW
BIMC_XO_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_CFG_AHB_CBCR ADDRESS 0x3100C RW
BIMC_CFG_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_SLEEP_CBCR ADDRESS 0x31010 RW
BIMC_SLEEP_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_PCNOC_AXI_CBCR ADDRESS 0x31024 RW
BIMC_PCNOC_AXI_CBCR RESET_VALUE 0x10008001
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_DDR_CMD_RCGR ADDRESS 0x32004 RW
BIMC_DDR_CMD_RCGR RESET_VALUE 0x00000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_DDR_CFG_RCGR ADDRESS 0x32008 RW
BIMC_DDR_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BIMC_MISC ADDRESS 0x31018 RW
BIMC_MISC RESET_VALUE 0x00010400
        BIMC_DDR_FRQSW_FSM_STATUS BIT[21:16]
        BIMC_FSM_CLK_GATE_DIS BIT[11]
                NOT_DISABLE VALUE 0x0
                DISABLE VALUE 0x1
        BIMC_DDR_LEGACY_2X_MODE_EN BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_FSM_DIS_DDR_UPDATE BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_FRQSW_FSM_DIS BIT[8]
                FSM_NOT_DISABLE VALUE 0x0
                FSM_DISABLE VALUE 0x1

BIMC_CBCR ADDRESS 0x3101C RW
BIMC_CBCR RESET_VALUE 0x00000001
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_APSS_AXI_CBCR ADDRESS 0x31020 R
BIMC_APSS_AXI_CBCR RESET_VALUE 0x00000000
        CLK_OFF BIT[31]

DDR_DIM_CFG_CBCR ADDRESS 0x3201C RW
DDR_DIM_CFG_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

DDR_DIM_SLEEP_CBCR ADDRESS 0x32020 RW
DDR_DIM_SLEEP_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APSS_TCU_CMD_RCGR ADDRESS 0x37000 RW
APSS_TCU_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APSS_TCU_CFG_RCGR ADDRESS 0x37004 RW
APSS_TCU_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BIMC_MSS_CMD_RCGR ADDRESS 0x31050 RW
BIMC_MSS_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_MSS_CFG_RCGR ADDRESS 0x31054 RW
BIMC_MSS_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

BIMC_TCU_CBCR ADDRESS 0x31044 R
BIMC_TCU_CBCR RESET_VALUE 0x00000000
        CLK_OFF BIT[31]

ULTAUDIO_PCNOC_MPORT_CBCR ADDRESS 0x1C000 RW
ULTAUDIO_PCNOC_MPORT_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

ULTAUDIO_PCNOC_SWAY_CBCR ADDRESS 0x1C004 RW
ULTAUDIO_PCNOC_SWAY_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

ULT_AUDIO_BCR ADDRESS 0x1C0B4 RW
ULT_AUDIO_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APSS_AHB_CMD_RCGR ADDRESS 0x46000 RW
APSS_AHB_CMD_RCGR RESET_VALUE 0x00000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APSS_AHB_CFG_RCGR ADDRESS 0x46004 RW
APSS_AHB_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

APSS_AHB_MISC ADDRESS 0x46018 RW
APSS_AHB_MISC RESET_VALUE 0x00000000
        APSS_AHB_CLK_AUTO_SCALE_DIV BIT[7:4]
                DIV1 VALUE 0x0
                DIV2 VALUE 0x1
                DIV3 VALUE 0x2
                DIV4 VALUE 0x3
                DIV5 VALUE 0x4
                DIV6 VALUE 0x5
                DIV7 VALUE 0x6
                DIV8 VALUE 0x7
                DIV9 VALUE 0x8
                DIV10 VALUE 0x9
                DIV11 VALUE 0xA
                DIV12 VALUE 0xB
                DIV13 VALUE 0xC
                DIV14 VALUE 0xD
                DIV15 VALUE 0xE
                DIV16 VALUE 0xF
        APSS_AHB_CLK_AUTO_SCALE_DIS BIT[0]
                SCALE_NOT_DISABLE VALUE 0x0
                SCALE_DISABLE VALUE 0x1

APSS_AHB_CBCR ADDRESS 0x4601C RW
APSS_AHB_CBCR RESET_VALUE 0x10008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APSS_AXI_CBCR ADDRESS 0x46020 R
APSS_AXI_CBCR RESET_VALUE 0x00000000
        CLK_OFF BIT[31]

SNOC_BUS_TIMEOUT0_BCR ADDRESS 0x47000 RW
SNOC_BUS_TIMEOUT0_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SNOC_BUS_TIMEOUT0_AHB_CBCR ADDRESS 0x47004 RW
SNOC_BUS_TIMEOUT0_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT0_BCR ADDRESS 0x48000 RW
PCNOC_BUS_TIMEOUT0_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT0_AHB_CBCR ADDRESS 0x48004 RW
PCNOC_BUS_TIMEOUT0_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT1_BCR ADDRESS 0x48008 RW
PCNOC_BUS_TIMEOUT1_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT1_AHB_CBCR ADDRESS 0x4800C RW
PCNOC_BUS_TIMEOUT1_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT2_BCR ADDRESS 0x48010 RW
PCNOC_BUS_TIMEOUT2_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT2_AHB_CBCR ADDRESS 0x48014 RW
PCNOC_BUS_TIMEOUT2_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT3_BCR ADDRESS 0x48018 RW
PCNOC_BUS_TIMEOUT3_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT3_AHB_CBCR ADDRESS 0x4801C RW
PCNOC_BUS_TIMEOUT3_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT4_BCR ADDRESS 0x48020 RW
PCNOC_BUS_TIMEOUT4_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT4_AHB_CBCR ADDRESS 0x48024 RW
PCNOC_BUS_TIMEOUT4_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT5_BCR ADDRESS 0x48028 RW
PCNOC_BUS_TIMEOUT5_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT5_AHB_CBCR ADDRESS 0x4802C RW
PCNOC_BUS_TIMEOUT5_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT6_BCR ADDRESS 0x48030 RW
PCNOC_BUS_TIMEOUT6_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT6_AHB_CBCR ADDRESS 0x48034 RW
PCNOC_BUS_TIMEOUT6_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT7_BCR ADDRESS 0x48038 RW
PCNOC_BUS_TIMEOUT7_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT7_AHB_CBCR ADDRESS 0x4803C RW
PCNOC_BUS_TIMEOUT7_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT8_BCR ADDRESS 0x48040 RW
PCNOC_BUS_TIMEOUT8_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT8_AHB_CBCR ADDRESS 0x48044 RW
PCNOC_BUS_TIMEOUT8_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT9_BCR ADDRESS 0x48048 RW
PCNOC_BUS_TIMEOUT9_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT9_AHB_CBCR ADDRESS 0x4804C RW
PCNOC_BUS_TIMEOUT9_AHB_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

DEHR_BCR ADDRESS 0x1F000 RW
DEHR_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

DEHR_CBCR ADDRESS 0x1F004 RW
DEHR_CBCR RESET_VALUE 0x8000CFF0
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_MPU_CFG_AHB_CBCR ADDRESS 0x1700C RW
PCNOC_MPU_CFG_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APSS_TCU_ASYNC_CBCR ADDRESS 0x12098 RW
APSS_TCU_ASYNC_CBCR RESET_VALUE 0x00004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF

APSS_TCU_CBCR ADDRESS 0x12018 RW
APSS_TCU_CBCR RESET_VALUE 0x00004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF

MSS_TBU_AXI_CBCR ADDRESS 0x12024 RW
MSS_TBU_AXI_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF

MSS_TBU_GSS_AXI_CBCR ADDRESS 0x12028 RW
MSS_TBU_GSS_AXI_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF

MSS_TBU_Q6_AXI_CBCR ADDRESS 0x1202C RW
MSS_TBU_Q6_AXI_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF

PCNOC_TBU_CBCR ADDRESS 0x12030 RW
PCNOC_TBU_CBCR RESET_VALUE 0x00004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF

SMMU_CFG_CBCR ADDRESS 0x12038 RW
SMMU_CFG_CBCR RESET_VALUE 0x10008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SMMU_XPU_CBCR ADDRESS 0x17010 RW
SMMU_XPU_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

BIMC_NOC_MPU_AHB_CBCR ADDRESS 0x12100 RW
BIMC_NOC_MPU_AHB_CBCR RESET_VALUE 0x00008001
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SMMU_CATS_CBCR ADDRESS 0x7C004 RW
SMMU_CATS_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SMMU_CATS_BCR ADDRESS 0x7C000 RW
SMMU_CATS_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SMMU_BCR ADDRESS 0x12000 RW
SMMU_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APSS_TCU_BCR ADDRESS 0x12050 RW
APSS_TCU_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MSS_TBU_AXI_BCR ADDRESS 0x65000 RW
MSS_TBU_AXI_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MSS_TBU_Q6_AXI_BCR ADDRESS 0x67000 RW
MSS_TBU_Q6_AXI_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MSS_TBU_GSS_AXI_BCR ADDRESS 0x66000 RW
MSS_TBU_GSS_AXI_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SMMU_XPU_BCR ADDRESS 0x12054 RW
SMMU_XPU_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SMMU_CFG_BCR ADDRESS 0x1208C RW
SMMU_CFG_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PCNOC_TBU_BCR ADDRESS 0x12058 RW
PCNOC_TBU_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RBCPR_BCR ADDRESS 0x33000 RW
RBCPR_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RBCPR_CBCR ADDRESS 0x33004 RW
RBCPR_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RBCPR_AHB_CBCR ADDRESS 0x33008 RW
RBCPR_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RBCPR_CMD_RCGR ADDRESS 0x3300C RW
RBCPR_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RBCPR_CFG_RCGR ADDRESS 0x33010 RW
RBCPR_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

RPM_GPLL_ENA_VOTE ADDRESS 0x36000 RW
RPM_GPLL_ENA_VOTE RESET_VALUE 0x00000000
        GPLL2 BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_PLL BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPLL1 BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPLL0 BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RPM_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x36004 RW
RPM_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x0003F0B8
        QDSS_CFG_AHB_CLK_ENA BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QDSS_DAP_CLK_ENA BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        IMEM_AXI_CLK_ENA BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_APSS_AHB_CLK_ENA BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_APSS_AXI_CLK_ENA BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AHB_CLK_ENA BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AXI_CLK_ENA BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_AHB_CLK_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_AHB_CLK_ENA BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_SLEEP_CLK_ENA BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRNG_AHB_CLK_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BOOT_ROM_AHB_CLK_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSG_RAM_AHB_CLK_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_AHB_CLK_ENA BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_CLK_ENA BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPMI_PCNOC_AHB_CLK_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_CLK_ENA BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AXI_CLK_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AHB_CLK_ENA BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RPM_SMMU_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x3600C RW
RPM_SMMU_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00001002
        SMMU_CFG_CLK_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_TBU_CLK_ENA BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_Q6_AXI_CLK_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_GSS_AXI_CLK_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_AXI_CLK_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_TCU_CLK_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RPM_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x36008 RW
RPM_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
        QDSS_CFG_AHB_CLK_SLEEP_ENA BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QDSS_DAP_CLK_SLEEP_ENA BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        IMEM_AXI_CLK_SLEEP_ENA BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_APSS_AHB_CLK_SLEEP_ENA BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AHB_CLK_SLEEP_ENA BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AXI_CLK_SLEEP_ENA BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_AHB_CLK_SLEEP_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_AHB_CLK_SLEEP_ENA BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRNG_AHB_CLK_SLEEP_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_AHB_CLK_SLEEP_ENA BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_CLK_SLEEP_ENA BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_CLK_SLEEP_ENA BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AXI_CLK_SLEEP_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AHB_CLK_SLEEP_ENA BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RPM_SMMU_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x36010 RW
RPM_SMMU_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
        SMMU_CFG_CLK_SLEEP_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_TBU_CLK_SLEEP_ENA BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_Q6_AXI_CLK_SLEEP_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_GSS_AXI_CLK_SLEEP_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_AXI_CLK_SLEEP_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_TCU_CLK_SLEEP_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_GPLL_ENA_VOTE ADDRESS 0x45000 RW
APCS_GPLL_ENA_VOTE RESET_VALUE 0x00000000
        GPLL2 BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_PLL BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPLL1 BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPLL0 BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x45004 RW
APCS_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
        QDSS_CFG_AHB_CLK_ENA BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QDSS_DAP_CLK_ENA BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        IMEM_AXI_CLK_ENA BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_APSS_AHB_CLK_ENA BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_APSS_AXI_CLK_ENA BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AHB_CLK_ENA BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AXI_CLK_ENA BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_AHB_CLK_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_AHB_CLK_ENA BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_SLEEP_CLK_ENA BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRNG_AHB_CLK_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BOOT_ROM_AHB_CLK_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSG_RAM_AHB_CLK_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_AHB_CLK_ENA BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_CLK_ENA BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPMI_PCNOC_AHB_CLK_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_CLK_ENA BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AXI_CLK_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AHB_CLK_ENA BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_SMMU_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x4500C RW
APCS_SMMU_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
        SMMU_CFG_CLK_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_TBU_CLK_ENA BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_Q6_AXI_CLK_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_GSS_AXI_CLK_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_AXI_CLK_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_TCU_CLK_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x45008 RW
APCS_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
        QDSS_CFG_AHB_CLK_SLEEP_ENA BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QDSS_DAP_CLK_SLEEP_ENA BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        IMEM_AXI_CLK_SLEEP_ENA BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_APSS_AHB_CLK_SLEEP_ENA BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AHB_CLK_SLEEP_ENA BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AXI_CLK_SLEEP_ENA BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_AHB_CLK_SLEEP_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_AHB_CLK_SLEEP_ENA BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRNG_AHB_CLK_SLEEP_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_AHB_CLK_SLEEP_ENA BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_CLK_SLEEP_ENA BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_CLK_SLEEP_ENA BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AXI_CLK_SLEEP_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AHB_CLK_SLEEP_ENA BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_SMMU_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x45010 RW
APCS_SMMU_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
        SMMU_CFG_CLK_SLEEP_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_TBU_CLK_SLEEP_ENA BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_Q6_AXI_CLK_SLEEP_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_GSS_AXI_CLK_SLEEP_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_AXI_CLK_SLEEP_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_TCU_CLK_SLEEP_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_TZ_GPLL_ENA_VOTE ADDRESS 0x13010 RW
APCS_TZ_GPLL_ENA_VOTE RESET_VALUE 0x00000000
        GPLL2 BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_PLL BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPLL1 BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPLL0 BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_TZ_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x13014 RW
APCS_TZ_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
        QDSS_CFG_AHB_CLK_ENA BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QDSS_DAP_CLK_ENA BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        IMEM_AXI_CLK_ENA BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_APSS_AHB_CLK_ENA BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_APSS_AXI_CLK_ENA BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AHB_CLK_ENA BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AXI_CLK_ENA BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_AHB_CLK_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_AHB_CLK_ENA BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_SLEEP_CLK_ENA BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRNG_AHB_CLK_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BOOT_ROM_AHB_CLK_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSG_RAM_AHB_CLK_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_AHB_CLK_ENA BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_CLK_ENA BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPMI_PCNOC_AHB_CLK_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_CLK_ENA BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AXI_CLK_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AHB_CLK_ENA BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x13020 RW
APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
        SMMU_CFG_CLK_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_TBU_CLK_ENA BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_Q6_AXI_CLK_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_GSS_AXI_CLK_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_AXI_CLK_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_TCU_CLK_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_TZ_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x13018 RW
APCS_TZ_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
        QDSS_CFG_AHB_CLK_SLEEP_ENA BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QDSS_DAP_CLK_SLEEP_ENA BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        IMEM_AXI_CLK_SLEEP_ENA BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_APSS_AHB_CLK_SLEEP_ENA BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AHB_CLK_SLEEP_ENA BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AXI_CLK_SLEEP_ENA BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_AHB_CLK_SLEEP_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_AHB_CLK_SLEEP_ENA BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRNG_AHB_CLK_SLEEP_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_AHB_CLK_SLEEP_ENA BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_CLK_SLEEP_ENA BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_CLK_SLEEP_ENA BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AXI_CLK_SLEEP_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AHB_CLK_SLEEP_ENA BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x13024 RW
APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
        SMMU_CFG_CLK_SLEEP_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_TBU_CLK_SLEEP_ENA BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_Q6_AXI_CLK_SLEEP_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_GSS_AXI_CLK_SLEEP_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_AXI_CLK_SLEEP_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_TCU_CLK_SLEEP_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_HYP_GPLL_ENA_VOTE ADDRESS 0x61000 RW
APCS_HYP_GPLL_ENA_VOTE RESET_VALUE 0x00000000
        GPLL2 BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_PLL BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPLL1 BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPLL0 BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_HYP_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x61004 RW
APCS_HYP_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
        QDSS_CFG_AHB_CLK_ENA BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QDSS_DAP_CLK_ENA BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        IMEM_AXI_CLK_ENA BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_APSS_AHB_CLK_ENA BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_APSS_AXI_CLK_ENA BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AHB_CLK_ENA BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AXI_CLK_ENA BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_AHB_CLK_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_AHB_CLK_ENA BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_SLEEP_CLK_ENA BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRNG_AHB_CLK_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BOOT_ROM_AHB_CLK_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSG_RAM_AHB_CLK_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_AHB_CLK_ENA BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_CLK_ENA BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPMI_PCNOC_AHB_CLK_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_CLK_ENA BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AXI_CLK_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AHB_CLK_ENA BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x6100C RW
APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
        SMMU_CFG_CLK_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_TBU_CLK_ENA BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_Q6_AXI_CLK_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_GSS_AXI_CLK_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_AXI_CLK_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_TCU_CLK_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_HYP_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x61008 RW
APCS_HYP_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
        QDSS_CFG_AHB_CLK_SLEEP_ENA BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QDSS_DAP_CLK_SLEEP_ENA BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        IMEM_AXI_CLK_SLEEP_ENA BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_APSS_AHB_CLK_SLEEP_ENA BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AHB_CLK_SLEEP_ENA BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AXI_CLK_SLEEP_ENA BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_AHB_CLK_SLEEP_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_AHB_CLK_SLEEP_ENA BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRNG_AHB_CLK_SLEEP_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_AHB_CLK_SLEEP_ENA BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_CLK_SLEEP_ENA BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_CLK_SLEEP_ENA BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AXI_CLK_SLEEP_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AHB_CLK_SLEEP_ENA BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x61010 RW
APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
        SMMU_CFG_CLK_SLEEP_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_TBU_CLK_SLEEP_ENA BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_Q6_AXI_CLK_SLEEP_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_GSS_AXI_CLK_SLEEP_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSS_TBU_AXI_CLK_SLEEP_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_TCU_CLK_SLEEP_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MSS_Q6_GPLL_ENA_VOTE ADDRESS 0x1B000 RW
MSS_Q6_GPLL_ENA_VOTE RESET_VALUE 0x00000000
        GPLL2 BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_PLL BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPLL1 BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPLL0 BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MSS_Q6_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x1B004 RW
MSS_Q6_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
        QDSS_CFG_AHB_CLK_ENA BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QDSS_DAP_CLK_ENA BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        IMEM_AXI_CLK_ENA BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_APSS_AHB_CLK_ENA BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_APSS_AXI_CLK_ENA BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AHB_CLK_ENA BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AXI_CLK_ENA BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_AHB_CLK_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_AHB_CLK_ENA BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_SLEEP_CLK_ENA BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRNG_AHB_CLK_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BOOT_ROM_AHB_CLK_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSG_RAM_AHB_CLK_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_AHB_CLK_ENA BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_CLK_ENA BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPMI_PCNOC_AHB_CLK_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_CLK_ENA BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AXI_CLK_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AHB_CLK_ENA BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MSS_Q6_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x1B008 RW
MSS_Q6_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
        QDSS_CFG_AHB_CLK_SLEEP_ENA BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QDSS_DAP_CLK_SLEEP_ENA BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        IMEM_AXI_CLK_SLEEP_ENA BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_APSS_AHB_CLK_SLEEP_ENA BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AHB_CLK_SLEEP_ENA BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AXI_CLK_SLEEP_ENA BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_AHB_CLK_SLEEP_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_AHB_CLK_SLEEP_ENA BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRNG_AHB_CLK_SLEEP_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_AHB_CLK_SLEEP_ENA BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_CLK_SLEEP_ENA BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_CLK_SLEEP_ENA BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AXI_CLK_SLEEP_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AHB_CLK_SLEEP_ENA BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPARE_GPLL_ENA_VOTE ADDRESS 0x0000 RW
SPARE_GPLL_ENA_VOTE RESET_VALUE 0x00000000
        GPLL2 BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_PLL BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPLL1 BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPLL0 BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SPARE_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x0004 RW
SPARE_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
        QDSS_CFG_AHB_CLK_ENA BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QDSS_DAP_CLK_ENA BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        IMEM_AXI_CLK_ENA BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PCNOC_APSS_AHB_CLK_ENA BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIMC_APSS_AXI_CLK_ENA BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AHB_CLK_ENA BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        APSS_AXI_CLK_ENA BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MPM_AHB_CLK_ENA BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_AHB_CLK_ENA BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLSP1_SLEEP_CLK_ENA BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRNG_AHB_CLK_ENA BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BOOT_ROM_AHB_CLK_ENA BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSG_RAM_AHB_CLK_ENA BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_AHB_CLK_ENA BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TLMM_CLK_ENA BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPMI_PCNOC_AHB_CLK_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_CLK_ENA BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AXI_CLK_ENA BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRYPTO_AHB_CLK_ENA BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MSS_RESTART ADDRESS 0x3E000 RW
MSS_RESTART RESET_VALUE 0x00000000
        MSS_RESTART BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RESET_DEBUG ADDRESS 0x14000 RW
RESET_DEBUG RESET_VALUE 0x00600000
        MSFT_DBG_RQST BIT[23]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BLOCK_RESIN BIT[22]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RESET_ACCESS_FIRST_PASS BIT[21]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RESET_DEBUG_FIRST_PASS BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MSM_TSENSE_RESET_DEBUG_EN BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PMIC_ABNORMAL_RESET_DEBUG_EN BIT[18]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SECURE_WDOG_DEBUG_EN BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PROC_HALT_EN BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SRST_V1_MODE BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PRE_ARES_DEBUG_TIMER_VAL BIT[14:0]

FLUSH_ETR_DEBUG_TIMER ADDRESS 0x15000 RW
FLUSH_ETR_DEBUG_TIMER RESET_VALUE 0x00000000
        FLUSH_ETR_DEBUG_TIMER_VAL BIT[15:0]

STOP_CAPTURE_DEBUG_TIMER ADDRESS 0x15004 RW
STOP_CAPTURE_DEBUG_TIMER RESET_VALUE 0x00000000
        RESERVE_BITS31_16 BIT[31:16]
        STOP_CAPTURE_DEBUG_TIMER_VAL BIT[15:0]

RESET_STATUS ADDRESS 0x15008 RW
RESET_STATUS RESET_VALUE 0x00000000
        SECURE_WDOG_EXPIRE_STATUS BIT[5]
        PMIC_ABNORMAL_RESIN_STATUS BIT[4]
        TSENSE_RESET_STATUS BIT[3]
        SRST_STATUS BIT[2]
        DEBUG_RESET_STATUS BIT[1:0]

SW_SRST ADDRESS 0x1500C RW
SW_SRST RESET_VALUE 0x00000000
        SW_SRST BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PROC_HALT ADDRESS 0x1301C RW
PROC_HALT RESET_VALUE 0x00000000
        PROC_HALT BIT[0]
                NOT_HALT VALUE 0x0
                HALT VALUE 0x1

GCC_DEBUG_CLK_CTL ADDRESS 0x74000 RW
GCC_DEBUG_CLK_CTL RESET_VALUE 0x00000007
        RESETN_MUX_SEL BIT[31:29]
                GPLL0_RESETN_TEST VALUE 0x0
                BIMC_PLL_RESETN_TEST VALUE 0x1
                GPLL2_RESETN_TEST VALUE 0x2
                MSS_PLL2_RESETN_TEST VALUE 0x3
                APCS_GCC_PLL_RESETN_TEST VALUE 0x4
        BYPASSNL_MUX_SEL BIT[28:26]
                GPLL0_BYPASSNL_TEST VALUE 0x0
                BIMC_PLL_BYPASSNL_TEST VALUE 0x1
                GPLL2_BYPASSNL_TEST VALUE 0x2
                MSS_PLL2_BYPASSNL_TEST VALUE 0x3
                APCS_GCC_PLL_BYPASSNL_TEST VALUE 0x4
        GCC_DEBUG_BUS_SEL BIT[25:23]
                GPLL0_STATUS VALUE 0x0
                GPLL1_STATUS VALUE 0x1
                GPLL2_STATUS VALUE 0x2
                BIMC_PLL_STATUS VALUE 0x3
        GCC_DEBUG_BUS_EN BIT[22]
                BUS_DISABLE VALUE 0x0
                BUS_ENABLE VALUE 0x1
        CLK_ENABLE BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        POST_DIV BIT[15:12]
                DIV1 VALUE 0x0
                DIV2 VALUE 0x1
                DIV3 VALUE 0x2
                DIV4 VALUE 0x3
                DIV5 VALUE 0x4
                DIV6 VALUE 0x5
                DIV7 VALUE 0x6
                DIV8 VALUE 0x7
                DIV9 VALUE 0x8
                DIV10 VALUE 0x9
                DIV11 VALUE 0xA
                DIV12 VALUE 0xB
                DIV13 VALUE 0xC
                DIV14 VALUE 0xD
                DIV15 VALUE 0xE
                DIV16 VALUE 0xF
        MUX_SEL BIT[8:0]
                GCC_SYS_NOC_QDSS_STM_AXI_CLK VALUE 0x002
                GCC_SYS_NOC_APSS_AHB_CLK VALUE 0x003
                GCC_PCNOC_AHB_CLK VALUE 0x008
                GCC_PCNOC_RPM_AHB_CLK VALUE 0x00A
                GCC_PCNOC_TIC_CLK VALUE 0x00B
                GCC_PCNOC_AT_CLK VALUE 0x00C
                GCC_PCNOC_QDSS_STM_AXI_CLK VALUE 0x00D
                GCC_PCNOC_APSS_AHB_CLK VALUE 0x00E
                GCC_GP1_CLK VALUE 0x010
                GCC_GP2_CLK VALUE 0x011
                GCC_GP3_CLK VALUE 0x012
                GCC_NOC_CONF_XPU_AHB_CLK VALUE 0x018
                GCC_IMEM_AXI_CLK VALUE 0x020
                GCC_IMEM_CFG_AHB_CLK VALUE 0x021
                GCC_BIMC_GFX_CLK VALUE 0x02D
                GCC_MSS_CFG_AHB_CLK VALUE 0x030
                GCC_MSS_Q6_BIMC_AXI_CLK VALUE 0x031
                MSS_GCC_DBG_CLK VALUE 0x032
                GCC_RPM_CFG_XPU_CLK VALUE 0x038
                GCC_QDSS_DAP_AHB_CLK VALUE 0x040
                GCC_QDSS_CFG_AHB_CLK VALUE 0x041
                GCC_QDSS_AT_CLK VALUE 0x042
                GCC_QDSS_ETR_USB_CLK VALUE 0x043
                GCC_QDSS_STM_CLK VALUE 0x044
                GCC_QDSS_TRACECLKIN_CLK VALUE 0x045
                GCC_QDSS_TSCTR_DIV2_CLK VALUE 0x046
                GCC_QDSS_TSCTR_DIV3_CLK VALUE 0x048
                GCC_QDSS_DAP_CLK VALUE 0x049
                GCC_QDSS_TSCTR_DIV4_CLK VALUE 0x04A
                GCC_QDSS_TSCTR_DIV8_CLK VALUE 0x04B
                GCC_QDSS_TSCTR_DIV16_CLK VALUE 0x04C
                GCC_APSS_TCU_CLK VALUE 0x050
                GCC_MSS_TBU_AXI_CLK VALUE 0x055
                GCC_MSS_TBU_GSS_AXI_CLK VALUE 0x056
                GCC_MSS_TBU_Q6_AXI_CLK VALUE 0x057
                GCC_SMMU_XPU_CLK VALUE 0x059
                GCC_SMMU_CFG_CLK VALUE 0x05B
                GCC_PCNOC_TBU_CLK VALUE 0x05D
                GCC_SMMU_CATS_CLK VALUE 0x05F
                GCC_USB_HS_SYSTEM_CLK VALUE 0x060
                GCC_USB_HS_AHB_CLK VALUE 0x061
                GCC_USB_HS_INACTIVITY_TIMERS_CLK VALUE 0x062
                GCC_USB2A_PHY_SLEEP_CLK VALUE 0x063
                GCC_USB_HS_PHY_CFG_AHB_CLK VALUE 0x064
                GCC_SDCC1_APPS_CLK VALUE 0x068
                GCC_SDCC1_AHB_CLK VALUE 0x069
                GCC_SDCC2_APPS_CLK VALUE 0x070
                GCC_SDCC2_AHB_CLK VALUE 0x071
                GCC_QPIC_CLK VALUE 0x078
                GCC_QPIC_AHB_CLK VALUE 0x079
                GCC_QPIC_SYSTEM_CLK VALUE 0x07A
                GCC_BIMC_NOC_MPU_AHB_CLK VALUE 0x080
                GCC_BLSP1_AHB_CLK VALUE 0x088
                GCC_BLSP1_SLEEP_CLK VALUE 0x089
                GCC_BLSP1_QUP1_SPI_APPS_CLK VALUE 0x08A
                GCC_BLSP1_QUP1_I2C_APPS_CLK VALUE 0x08B
                GCC_BLSP1_UART1_APPS_CLK VALUE 0x08C
                GCC_BLSP1_UART1_SIM_CLK VALUE 0x08D
                GCC_BLSP1_QUP2_SPI_APPS_CLK VALUE 0x08E
                GCC_BLSP1_QUP2_I2C_APPS_CLK VALUE 0x090
                GCC_BLSP1_UART2_APPS_CLK VALUE 0x091
                GCC_BLSP1_UART2_SIM_CLK VALUE 0x092
                GCC_BLSP1_QUP3_SPI_APPS_CLK VALUE 0x093
                GCC_BLSP1_QUP3_I2C_APPS_CLK VALUE 0x094
                GCC_BLSP1_UART3_APPS_CLK VALUE 0x095
                GCC_BLSP1_UART3_SIM_CLK VALUE 0x096
                GCC_BLSP1_QUP4_SPI_APPS_CLK VALUE 0x098
                GCC_BLSP1_QUP4_I2C_APPS_CLK VALUE 0x099
                GCC_BLSP1_UART4_APPS_CLK VALUE 0x09A
                GCC_BLSP1_UART4_SIM_CLK VALUE 0x09B
                GCC_BLSP1_QUP5_SPI_APPS_CLK VALUE 0x09C
                GCC_BLSP1_QUP5_I2C_APPS_CLK VALUE 0x09D
                GCC_BLSP1_UART5_APPS_CLK VALUE 0x09E
                GCC_BLSP1_UART5_SIM_CLK VALUE 0x0A0
                GCC_BLSP1_QUP6_SPI_APPS_CLK VALUE 0x0A1
                GCC_BLSP1_QUP6_I2C_APPS_CLK VALUE 0x0A2
                GCC_BLSP1_UART6_APPS_CLK VALUE 0x0A3
                GCC_BLSP1_UART6_SIM_CLK VALUE 0x0A4
                GCC_PRNG_XPU_CFG_AHB_CLK VALUE 0x0C8
                GCC_PCNOC_MPU_CFG_AHB_CLK VALUE 0x0C9
                GCC_PDM_AHB_CLK VALUE 0x0D0
                GCC_PDM_XO4_CLK VALUE 0x0D1
                GCC_PDM2_CLK VALUE 0x0D2
                GCC_PRNG_AHB_CLK VALUE 0x0D8
                GCC_APSS_TCU_ASYNC_CLK VALUE 0x0E9
                GCC_ULTAUDIO_SEC_PCM_DATA_OE_CLK VALUE 0x0EA
                GCC_ULTAUDIO_TER_PCM_DATA_OE_CLK VALUE 0x0EB
                GCC_ULTAUDIO_EXT_MCLK2_CLK VALUE 0x0EC
                GCC_ULTAUDIO_PCM_DATA_OE_CLK VALUE 0x0ED
                GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CLK VALUE 0x0EE
                BIMC_FSM_AHB_CLK VALUE 0x0EF
                GCC_TCSR_AHB_CLK VALUE 0x0F0
                GCC_BOOT_ROM_AHB_CLK VALUE 0x0F8
                GCC_MSG_RAM_AHB_CLK VALUE 0x100
                GCC_TLMM_AHB_CLK VALUE 0x108
                GCC_TLMM_CLK VALUE 0x109
                GCC_MPM_AHB_CLK VALUE 0x110
                GCC_RPM_PROC_FCLK VALUE 0x118
                GCC_RPM_PROC_HCLK VALUE 0x119
                GCC_RPM_BUS_AHB_CLK VALUE 0x11A
                GCC_RPM_SLEEP_CLK VALUE 0x11B
                GCC_RPM_TIMER_CLK VALUE 0x11C
                GCC_SEC_CTRL_ACC_CLK VALUE 0x120
                GCC_SEC_CTRL_AHB_CLK VALUE 0x121
                GCC_SEC_CTRL_CLK VALUE 0x122
                GCC_SEC_CTRL_SENSE_CLK VALUE 0x123
                GCC_SEC_CTRL_BOOT_ROM_PATCH_CLK VALUE 0x124
                GCC_SPMI_SER_CLK VALUE 0x128
                GCC_SPMI_PCNOC_AHB_CLK VALUE 0x129
                GCC_SPMI_AHB_CLK VALUE 0x12A
                GCC_SPDM_CFG_AHB_CLK VALUE 0x130
                GCC_SPDM_MSTR_AHB_CLK VALUE 0x131
                GCC_SPDM_FF_CLK VALUE 0x132
                GCC_SPDM_BIMC_CY_CLK VALUE 0x133
                GCC_SPDM_SNOC_CY_CLK VALUE 0x134
                GCC_SPDM_PCNOC_CY_CLK VALUE 0x135
                GCC_SPDM_RPM_CY_CLK VALUE 0x136
                GCC_CRYPTO_CLK VALUE 0x138
                GCC_CRYPTO_AXI_CLK VALUE 0x139
                GCC_CRYPTO_AHB_CLK VALUE 0x13A
                GCC_AHB_CLK VALUE 0x148
                GCC_XO_CLK VALUE 0x149
                GCC_XO_DIV4_CLK VALUE 0x14A
                GCC_IM_SLEEP_CLK VALUE 0x14B
                GCC_BIMC_XO_CLK VALUE 0x150
                GCC_BIMC_CFG_AHB_CLK VALUE 0x151
                GCC_BIMC_SLEEP_CLK VALUE 0x152
                GCC_BIMC_PCNOC_AXI_CLK VALUE 0x153
                GCC_BIMC_CLK VALUE 0x154
                GCC_BIMC_APSS_AXI_CLK VALUE 0x155
                GCC_BIMC_AT_CLK VALUE 0x156
                GCC_DDR_DIM_CFG_CLK VALUE 0x158
                GCC_BIMC_TCU_CLK VALUE 0x159
                GCC_PCNOC_DDR_CFG_CLK VALUE 0x15A
                GCC_DDR_DIM_SLEEP_CLK VALUE 0x15B
                GCC_BIMC_MCDMA_AXI_CLK VALUE 0x15C
                GCC_BIMC_NAV_AXI_CLK VALUE 0x15D
                GCC_ULTAUDIO_PCNOC_MPORT_CLK VALUE 0x162
                GCC_ULTAUDIO_PCNOC_SWAY_CLK VALUE 0x163
                GCC_APSS_AHB_CLK VALUE 0x168
                GCC_APSS_AXI_CLK VALUE 0x169
                APSS_GCC_DBG_CLK VALUE 0x16A
                GCC_PCNOC_BUS_TIMEOUT0_AHB_CLK VALUE 0x178
                GCC_PCNOC_BUS_TIMEOUT1_AHB_CLK VALUE 0x179
                GCC_PCNOC_BUS_TIMEOUT2_AHB_CLK VALUE 0x17A
                GCC_PCNOC_BUS_TIMEOUT3_AHB_CLK VALUE 0x17B
                GCC_PCNOC_BUS_TIMEOUT4_AHB_CLK VALUE 0x17C
                GCC_PCNOC_BUS_TIMEOUT5_AHB_CLK VALUE 0x180
                GCC_PCNOC_BUS_TIMEOUT6_AHB_CLK VALUE 0x181
                GCC_PCNOC_BUS_TIMEOUT7_AHB_CLK VALUE 0x182
                GCC_PCNOC_BUS_TIMEOUT8_AHB_CLK VALUE 0x183
                GCC_PCNOC_BUS_TIMEOUT9_AHB_CLK VALUE 0x184
                GCC_DEHR_CLK VALUE 0x188
                GCC_RBCPR_CLK VALUE 0x190
                GCC_RBCPR_AHB_CLK VALUE 0x191
                GCC_USB_HSIC_AHB_CLK VALUE 0x198
                GCC_USB_HSIC_SYSTEM_CLK VALUE 0x199
                GCC_USB_HSIC_CLK VALUE 0x19A
                GCC_USB_HSIC_IO_CAL_CLK VALUE 0x19B
                GCC_USB_HSIC_IO_CAL_SLEEP_CLK VALUE 0x19C
                USB2_PHY_GCC_ATEST_ULPI_0_CLK VALUE 0x1A0
                USB2_PHY_GCC_ATEST_ULPI_1_CLK VALUE 0x1A8
                GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CLK VALUE 0x1B0
                GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CLK VALUE 0x1B1
                GCC_ULTAUDIO_LPAIF_PRI_I2S_CLK VALUE 0x1B2
                GCC_ULTAUDIO_LPAIF_SEC_I2S_CLK VALUE 0x1B3
                GCC_ULTAUDIO_LPAIF_AUX_I2S_CLK VALUE 0x1B4
                GCC_ULTAUDIO_AVSYNC_XO_CLK VALUE 0x1B5
                GCC_ULTAUDIO_STC_XO_CLK VALUE 0x1B6
                GCC_EMAC_0_AXI_CLK VALUE 0x1B8
                GCC_EMAC_0_AHB_CLK VALUE 0x1B9
                GCC_EMAC_0_SYS_25M_CLK VALUE 0x1BA
                GCC_EMAC_0_TX_CLK VALUE 0x1BB
                GCC_EMAC_0_125M_CLK VALUE 0x1BC
                GCC_EMAC_0_RX_CLK VALUE 0x1BD
                GCC_EMAC_0_SYS_CLK VALUE 0x1BE
                GPLL0_DTEST VALUE 0x1C0
                GPLL0_LOCK_DET VALUE 0x1C1
                GPLL1_DTEST VALUE 0x1C2
                GPLL1_LOCK_DET VALUE 0x1C3
                BIMC_PLL_DTEST VALUE 0x1C4
                BIMC_PLL_LOCK_DET VALUE 0x1C5
                GPLL2_DTEST VALUE 0x1C6
                GPLL2_LOCK_DET VALUE 0x1C7
                MPM_GCC_TEMP_SENSOR_RINGOSC_CLK VALUE 0x1C8
                APSS_GCC_RINGOSC_CLK VALUE 0x1D0
                GCC_DCD_XO_CLK VALUE 0x1E0

CLOCK_FRQ_MEASURE_CTL ADDRESS 0x74004 RW
CLOCK_FRQ_MEASURE_CTL RESET_VALUE 0x00000000
        CNT_EN BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        XO_DIV4_TERM_CNT BIT[19:0]

CLOCK_FRQ_MEASURE_STATUS ADDRESS 0x74008 R
CLOCK_FRQ_MEASURE_STATUS RESET_VALUE 0x00000000
        XO_DIV4_CNT_DONE BIT[25]
        MEASURE_CNT BIT[24:0]

PLLTEST_PAD_CFG ADDRESS 0x7400C RW
PLLTEST_PAD_CFG RESET_VALUE 0x00050600
        PLLTEST_DIV_BYPASS BIT[23]
                BYPASS VALUE 0x0
                NO_BYPASS VALUE 0x1
        PLL_LOCK_DET_SEL BIT[22:20]
                GPLL0_LOCK_DET VALUE 0x0
                GPLL1_LOCK_DET VALUE 0x1
                GPLL2_LOCK_DET VALUE 0x2
                BIMC_PLL_LOCK_DET VALUE 0x3
                MSS_PLL1_LOCK_DET VALUE 0x4
                MSS_PLL2_LOCK_DET VALUE 0x5
                PRONTO_PLL_LOCK_DET VALUE 0x6
                APSS_PLL_LOCK_DET VALUE 0x7
        PLL_INPUT_N BIT[19:18]
                NONE VALUE 0x0
                PULLDOWN VALUE 0x1
                KEEP VALUE 0x2
                PULLUP VALUE 0x3
        PLL_INPUT_P BIT[17:16]
                NONE VALUE 0x0
                PULLDOWN VALUE 0x1
                KEEP VALUE 0x2
                PULLUP VALUE 0x3
        DIVIDER_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RT_EN BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CORE_OE BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CORE_IE_N BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CORE_IE_P BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CORE_DRIVE BIT[9:7]
                DRIVE_2MA VALUE 0x0
                DRIVE_4MA VALUE 0x1
                DRIVE_6MA VALUE 0x2
                DRIVE_8MA VALUE 0x3
                DRIVE_10MA VALUE 0x4
                DRIVE_12MA VALUE 0x5
                DRIVE_14MA VALUE 0x6
                DRIVE_16MA VALUE 0x7
        OUT_SEL BIT[5:0]
                GCC_DEBUG_CLK VALUE 0x00
                GPLL0_LV_TEST VALUE 0x01
                GPLL1_LV_TEST VALUE 0x02
                BIMC_PLL_LV_TEST VALUE 0x03
                GPLL2_LV_TEST VALUE 0x04
                EMAC_0_GMII_125M_CLK VALUE 0x08
                EMAC_0_GMII_RX_CLK VALUE 0x09
                EMAC_0_GMII_TX_CLK VALUE 0x0A
                MSS_GCC_PLL1_TEST_CLK VALUE 0x0D
                MSS_GCC_PLL2_TEST_CLK VALUE 0x0E
                APSS_GCC_PLL_TEST_CLK VALUE 0x0F
                LDO001_GCC_CLKOUT VALUE 0x1E
                SDCC1_GCC_CDC_OSC_TEST_CLK VALUE 0x20
                SDCC1_GCC_T4_DLY_TEST_CLK VALUE 0x21

EMAC_0_AHB_CBCR ADDRESS 0x4E000 RW
EMAC_0_AHB_CBCR RESET_VALUE 0x80008000
        CLK_OFF BIT[31]
        NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
        NOC_HANDSHAKE_FSM_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

EMAC_0_BCR ADDRESS 0x4E004 RW
EMAC_0_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

EMAC_0_AXI_CBCR ADDRESS 0x4E008 RW
EMAC_0_AXI_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

EMAC_0_TX_CBCR ADDRESS 0x4E00C RW
EMAC_0_TX_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

EMAC_0_125M_CBCR ADDRESS 0x4E010 RW
EMAC_0_125M_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

EMAC_0_TX_CMD_RCGR ADDRESS 0x4E014 RW
EMAC_0_TX_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

EMAC_0_TX_CFG_RCGR ADDRESS 0x4E018 RW
EMAC_0_TX_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                SINGLE_EDGE VALUE 0x0
                DUAL_EDGE VALUE 0x1
                SWALLOW VALUE 0x2
                BYPASS VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

EMAC_0_TX_M ADDRESS 0x4E01C RW
EMAC_0_TX_M RESET_VALUE 0x00000000
        M BIT[15:0]

EMAC_0_TX_N ADDRESS 0x4E020 RW
EMAC_0_TX_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[15:0]

EMAC_0_TX_D ADDRESS 0x4E024 RW
EMAC_0_TX_D RESET_VALUE 0x00000000
        NOT_2D BIT[15:0]

EMAC_0_125M_CMD_RCGR ADDRESS 0x4E028 RW
EMAC_0_125M_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

EMAC_0_125M_CFG_RCGR ADDRESS 0x4E02C RW
EMAC_0_125M_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

EMAC_0_RX_CBCR ADDRESS 0x4E030 RW
EMAC_0_RX_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

EMAC_0_SYS_CBCR ADDRESS 0x4E034 RW
EMAC_0_SYS_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_ON BIT[13]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        FORCE_MEM_PERIPH_OFF BIT[12]
                FORCE_DISABLE VALUE 0x0
                FORCE_ENABLE VALUE 0x1
        WAKEUP BIT[11:8]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        SLEEP BIT[7:4]
                CLOCK0 VALUE 0x0
                CLOCK1 VALUE 0x1
                CLOCK2 VALUE 0x2
                CLOCK3 VALUE 0x3
                CLOCK4 VALUE 0x4
                CLOCK5 VALUE 0x5
                CLOCK6 VALUE 0x6
                CLOCK7 VALUE 0x7
                CLOCK8 VALUE 0x8
                CLOCK9 VALUE 0x9
                CLOCK10 VALUE 0xA
                CLOCK11 VALUE 0xB
                CLOCK12 VALUE 0xC
                CLOCK13 VALUE 0xD
                CLOCK14 VALUE 0xE
                CLOCK15 VALUE 0xF
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

EMAC_0_SYS_25M_CBCR ADDRESS 0x4E038 RW
EMAC_0_SYS_25M_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

EMAC_0_SYS_25M_CMD_RCGR ADDRESS 0x4E03C RW
EMAC_0_SYS_25M_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

EMAC_0_SYS_25M_CFG_RCGR ADDRESS 0x4E040 RW
EMAC_0_SYS_25M_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

JITTER_PROBE_CFG ADDRESS 0x74010 RW
JITTER_PROBE_CFG RESET_VALUE 0x000000FF
        JITTER_PROBE_EN BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        INIT_COUNTER BIT[7:0]

JITTER_PROBE_VAL ADDRESS 0x74014 R
JITTER_PROBE_VAL RESET_VALUE 0x000000FF
        COUNT_VALUE BIT[7:0]

GP1_CBCR ADDRESS 0x8000 RW
GP1_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

GP1_CMD_RCGR ADDRESS 0x8004 RW
GP1_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

GP1_CFG_RCGR ADDRESS 0x8008 RW
GP1_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

GP1_M ADDRESS 0x800C RW
GP1_M RESET_VALUE 0x00000000
        M BIT[7:0]

GP1_N ADDRESS 0x8010 RW
GP1_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

GP1_D ADDRESS 0x8014 RW
GP1_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

GP2_CBCR ADDRESS 0x9000 RW
GP2_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

GP2_CMD_RCGR ADDRESS 0x9004 RW
GP2_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

GP2_CFG_RCGR ADDRESS 0x9008 RW
GP2_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

GP2_M ADDRESS 0x900C RW
GP2_M RESET_VALUE 0x00000000
        M BIT[7:0]

GP2_N ADDRESS 0x9010 RW
GP2_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

GP2_D ADDRESS 0x9014 RW
GP2_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

GP3_CBCR ADDRESS 0xA000 RW
GP3_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

GP3_CMD_RCGR ADDRESS 0xA004 RW
GP3_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_M BIT[6]
        DIRTY_N BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

GP3_CFG_RCGR ADDRESS 0xA008 RW
GP3_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

GP3_M ADDRESS 0xA00C RW
GP3_M RESET_VALUE 0x00000000
        M BIT[7:0]

GP3_N ADDRESS 0xA010 RW
GP3_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

GP3_D ADDRESS 0xA014 RW
GP3_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

APSS_MISC ADDRESS 0x60000 RW
APSS_MISC RESET_VALUE 0x00000003
        AUX3_CLK_ENABLE BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        AUX2_CLK_ENABLE BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        AUX1_CLK_ENABLE BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RPM_RESET_REMOVAL BIT[0]
                RELEASE VALUE 0x0
                RESET VALUE 0x1

TIC_MODE_APSS_BOOT ADDRESS 0x7F000 RW
TIC_MODE_APSS_BOOT RESET_VALUE 0x00000000
        APSS_BOOT_IN_TIC_MODE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

USB_BOOT_CLOCK_CTL ADDRESS 0x40000 RW
USB_BOOT_CLOCK_CTL RESET_VALUE 0x00000000
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RAW_SLEEP_CLK_CTRL ADDRESS 0x35000 RW
RAW_SLEEP_CLK_CTRL RESET_VALUE 0x00000000
        GATING_DISABLE BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

S1LM_MODEM_DIV_VOTE ADDRESS 0x0008 RW
S1LM_MODEM_DIV_VOTE RESET_VALUE 0x00000000
        SPARE_BITS BIT[31:1]
        S1LM_MODEM_DIV_VOTE BIT[0]

GCC_SPARE1_REG ADDRESS 0x000C RW
GCC_SPARE1_REG RESET_VALUE 0x00000000
        SPARE_BITS BIT[31:0]

S1LM_APPS_DIV_VOTE ADDRESS 0x7E000 RW
S1LM_APPS_DIV_VOTE RESET_VALUE 0x00000000
        SPARE_BITS31_18 BIT[31:18]
        S1LM_APPS_DIV_SW_OVERRIDE BIT[17]
        S1LM_APPS_DIV_HW_SW_OVERRIDE_EN_CHICKEN_BIT BIT[16]
        SPARE_BITS15_1 BIT[15:1]
        S1LM_APPS_DIV_VOTE BIT[0]

GCC_SPARE3_REG ADDRESS 0x7E004 RW
GCC_SPARE3_REG RESET_VALUE 0x00000000
        SPARE_BITS BIT[31:0]

DCD_BCR ADDRESS 0x2A000 RW
DCD_BCR RESET_VALUE 0x00000000
        BLK_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

DCD_XO_CBCR ADDRESS 0x2A004 RW
DCD_XO_CBCR RESET_VALUE 0x00000001
        CLK_OFF BIT[31]
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SNOC_DCD_CONFIG ADDRESS 0x2A008 RW
SNOC_DCD_CONFIG RESET_VALUE 0x00004045
        DCD_ENABLE BIT[31]
        ALLOWED_DIV BIT[14:0]

SNOC_DCD_HYSTERESIS_CNT ADDRESS 0x2A00C RW
SNOC_DCD_HYSTERESIS_CNT RESET_VALUE 0x00100080
        FIRST_CNT BIT[31:12]
        NEXT_CNT BIT[11:0]

PCNOC_DCD_CONFIG ADDRESS 0x2A010 RW
PCNOC_DCD_CONFIG RESET_VALUE 0x00004045
        DCD_ENABLE BIT[31]
        ALLOWED_DIV BIT[14:0]

PCNOC_DCD_HYSTERESIS_CNT ADDRESS 0x2A014 RW
PCNOC_DCD_HYSTERESIS_CNT RESET_VALUE 0x00100080
        FIRST_CNT BIT[31:12]
        NEXT_CNT BIT[11:0]

AUDIO_CORE_BCR ADDRESS 0x1C008 RW
AUDIO_CORE_BCR RESET_VALUE 0x00000000
        DFD_STATUS BIT[31]
        FORCE_RESET BIT[2]
        DFD_EN BIT[1]
        BLK_ARES BIT[0]

ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR ADDRESS 0x1C054 RW
ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_N BIT[6]
        DIRTY_M BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
        UPDATE BIT[0]

ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR ADDRESS 0x1C058 RW
ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
        SRC_SEL BIT[10:8]
        SRC_DIV BIT[4:0]

ULTAUDIO_LPAIF_PRI_I2S_M ADDRESS 0x1C05C RW
ULTAUDIO_LPAIF_PRI_I2S_M RESET_VALUE 0x00000000
        M BIT[7:0]

ULTAUDIO_LPAIF_PRI_I2S_N ADDRESS 0x1C060 RW
ULTAUDIO_LPAIF_PRI_I2S_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_LPAIF_PRI_I2S_D ADDRESS 0x1C064 RW
ULTAUDIO_LPAIF_PRI_I2S_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

ULTAUDIO_LPAIF_PRI_I2S_CBCR ADDRESS 0x1C068 RW
ULTAUDIO_LPAIF_PRI_I2S_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR ADDRESS 0x1C06C RW
ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_N BIT[6]
        DIRTY_M BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
        UPDATE BIT[0]

ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR ADDRESS 0x1C070 RW
ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
        SRC_SEL BIT[10:8]
        SRC_DIV BIT[4:0]

ULTAUDIO_LPAIF_SEC_I2S_M ADDRESS 0x1C074 RW
ULTAUDIO_LPAIF_SEC_I2S_M RESET_VALUE 0x00000000
        M BIT[7:0]

ULTAUDIO_LPAIF_SEC_I2S_N ADDRESS 0x1C078 RW
ULTAUDIO_LPAIF_SEC_I2S_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_LPAIF_SEC_I2S_D ADDRESS 0x1C07C RW
ULTAUDIO_LPAIF_SEC_I2S_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

ULTAUDIO_LPAIF_SEC_I2S_CBCR ADDRESS 0x1C080 RW
ULTAUDIO_LPAIF_SEC_I2S_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

ULTAUDIO_XO_CMD_RCGR ADDRESS 0x1C034 RW
ULTAUDIO_XO_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_N BIT[6]
        DIRTY_M BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
        UPDATE BIT[0]

ULTAUDIO_XO_CFG_RCGR ADDRESS 0x1C038 RW
ULTAUDIO_XO_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
        SRC_SEL BIT[10:8]
        SRC_DIV BIT[4:0]

ULTAUDIO_AHBFABRIC_CMD_RCGR ADDRESS 0x1C010 RW
ULTAUDIO_AHBFABRIC_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_N BIT[6]
        DIRTY_M BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
        UPDATE BIT[0]

ULTAUDIO_AHBFABRIC_CFG_RCGR ADDRESS 0x1C014 RW
ULTAUDIO_AHBFABRIC_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
        SRC_SEL BIT[10:8]
        SRC_DIV BIT[4:0]

ULTAUDIO_AHBFABRIC_M ADDRESS 0x1C018 RW
ULTAUDIO_AHBFABRIC_M RESET_VALUE 0x00000000
        M BIT[7:0]

ULTAUDIO_AHBFABRIC_N ADDRESS 0x1C01C RW
ULTAUDIO_AHBFABRIC_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_AHBFABRIC_D ADDRESS 0x1C020 RW
ULTAUDIO_AHBFABRIC_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR ADDRESS 0x1C024 RW
ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR RESET_VALUE 0x80004FF0
        CLK_OFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
        FORCE_MEM_PERIPH_ON BIT[13]
        FORCE_MEM_PERIPH_OFF BIT[12]
        WAKEUP BIT[11:8]
        SLEEP BIT[7:4]
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR ADDRESS 0x1C028 RW
ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

ULTAUDIO_AVSYNC_XO_CBCR ADDRESS 0x1C04C RW
ULTAUDIO_AVSYNC_XO_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

ULTAUDIO_STC_XO_CBCR ADDRESS 0x1C050 RW
ULTAUDIO_STC_XO_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR ADDRESS 0x1C030 RW
ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR ADDRESS 0x1C084 RW
ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_N BIT[6]
        DIRTY_M BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
        UPDATE BIT[0]

ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR ADDRESS 0x1C088 RW
ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
        SRC_SEL BIT[10:8]
        SRC_DIV BIT[4:0]

ULTAUDIO_LPAIF_AUX_I2S_M ADDRESS 0x1C08C RW
ULTAUDIO_LPAIF_AUX_I2S_M RESET_VALUE 0x00000000
        M BIT[7:0]

ULTAUDIO_LPAIF_AUX_I2S_N ADDRESS 0x1C090 RW
ULTAUDIO_LPAIF_AUX_I2S_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_LPAIF_AUX_I2S_D ADDRESS 0x1C094 RW
ULTAUDIO_LPAIF_AUX_I2S_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

ULTAUDIO_LPAIF_AUX_I2S_CBCR ADDRESS 0x1C098 RW
ULTAUDIO_LPAIF_AUX_I2S_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

ULTAUDIO_PCM_DATA_OE_CMD_RCGR ADDRESS 0x1C0F0 RW
ULTAUDIO_PCM_DATA_OE_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_N BIT[6]
        DIRTY_M BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
        UPDATE BIT[0]

ULTAUDIO_PCM_DATA_OE_CFG_RCGR ADDRESS 0x1C0F4 RW
ULTAUDIO_PCM_DATA_OE_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
        SRC_SEL BIT[10:8]
        SRC_DIV BIT[4:0]

ULTAUDIO_PCM_DATA_OE_M ADDRESS 0x1C0F8 RW
ULTAUDIO_PCM_DATA_OE_M RESET_VALUE 0x00000000
        M BIT[7:0]

ULTAUDIO_PCM_DATA_OE_N ADDRESS 0x1C0FC RW
ULTAUDIO_PCM_DATA_OE_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_PCM_DATA_OE_D ADDRESS 0x1C100 RW
ULTAUDIO_PCM_DATA_OE_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

ULTAUDIO_PCM_DATA_OE_CBCR ADDRESS 0x1C104 RW
ULTAUDIO_PCM_DATA_OE_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR ADDRESS 0x1C108 RW
ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_N BIT[6]
        DIRTY_M BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
        UPDATE BIT[0]

ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR ADDRESS 0x1C10C RW
ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
        SRC_SEL BIT[10:8]
        SRC_DIV BIT[4:0]

ULTAUDIO_SEC_PCM_DATA_OE_M ADDRESS 0x1C110 RW
ULTAUDIO_SEC_PCM_DATA_OE_M RESET_VALUE 0x00000000
        M BIT[7:0]

ULTAUDIO_SEC_PCM_DATA_OE_N ADDRESS 0x1C114 RW
ULTAUDIO_SEC_PCM_DATA_OE_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_SEC_PCM_DATA_OE_D ADDRESS 0x1C118 RW
ULTAUDIO_SEC_PCM_DATA_OE_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

ULTAUDIO_SEC_PCM_DATA_OE_CBCR ADDRESS 0x1C11C RW
ULTAUDIO_SEC_PCM_DATA_OE_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR ADDRESS 0x1C120 RW
ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_N BIT[6]
        DIRTY_M BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
        UPDATE BIT[0]

ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR ADDRESS 0x1C124 RW
ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
        SRC_SEL BIT[10:8]
        SRC_DIV BIT[4:0]

ULTAUDIO_TER_PCM_DATA_OE_M ADDRESS 0x1C128 RW
ULTAUDIO_TER_PCM_DATA_OE_M RESET_VALUE 0x00000000
        M BIT[7:0]

ULTAUDIO_TER_PCM_DATA_OE_N ADDRESS 0x1C12C RW
ULTAUDIO_TER_PCM_DATA_OE_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_TER_PCM_DATA_OE_D ADDRESS 0x1C130 RW
ULTAUDIO_TER_PCM_DATA_OE_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

ULTAUDIO_TER_PCM_DATA_OE_CBCR ADDRESS 0x1C134 RW
ULTAUDIO_TER_PCM_DATA_OE_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

ULTAUDIO_EXT_MCLK2_CMD_RCGR ADDRESS 0x1C0D8 RW
ULTAUDIO_EXT_MCLK2_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        DIRTY_D BIT[7]
        DIRTY_N BIT[6]
        DIRTY_M BIT[5]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
        UPDATE BIT[0]

ULTAUDIO_EXT_MCLK2_CFG_RCGR ADDRESS 0x1C0DC RW
ULTAUDIO_EXT_MCLK2_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
        SRC_SEL BIT[10:8]
        SRC_DIV BIT[4:0]

ULTAUDIO_EXT_MCLK2_M ADDRESS 0x1C0E0 RW
ULTAUDIO_EXT_MCLK2_M RESET_VALUE 0x00000000
        M BIT[7:0]

ULTAUDIO_EXT_MCLK2_N ADDRESS 0x1C0E4 RW
ULTAUDIO_EXT_MCLK2_N RESET_VALUE 0x00000000
        NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_EXT_MCLK2_D ADDRESS 0x1C0E8 RW
ULTAUDIO_EXT_MCLK2_D RESET_VALUE 0x00000000
        NOT_2D BIT[7:0]

ULTAUDIO_EXT_MCLK2_CBCR ADDRESS 0x1C0EC RW
ULTAUDIO_EXT_MCLK2_CBCR RESET_VALUE 0x80000000
        CLK_OFF BIT[31]
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

AUDIO_REF_CLOCK_SEL ADDRESS 0x1C0B8 RW
AUDIO_REF_CLOCK_SEL RESET_VALUE 0x00000000
        REF_CLK_SEL BIT[0]
                XO_SEL VALUE 0x0
                EXT_MCLK_SEL VALUE 0x1

gcc_rpu_rpu1132_32_l12 MODULE OFFSET=CLK_CTL+0x00080000 MAX=CLK_CTL+0x000811FF APRE=GCC_RPU_ SPRE=GCC_RPU_ FPRE=GCC_RPU_ BPRE=GCC_RPU_ ABPRE=GCC_RPU_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.CLK_CTL.GCC_RPU_RPU1132_32_L12
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x000C0C1F
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0C0A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(31,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_RGn_WACRm(n,m):(0,0)-(31,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_RGn_SCR(n):(0)-(31) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_RGn_MCR(n):(0)-(31) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

CORE_TOP_CSR BASE 0x61900000 core_top_csraddr 31:0

tcsr_tcsr_mutex MODULE OFFSET=CORE_TOP_CSR+0x00005000 MAX=CORE_TOP_CSR+0x00024FFF APRE=TCSR_ SPRE=TCSR_ FPRE=TCSR_ BPRE=TCSR_ ABPRE=TCSR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.CORE_TOP_CSR.TCSR_TCSR_MUTEX
MUTEX_REG_n(n):(0)-(31) ARRAY 0x00000000+0x1000*n
MUTEX_REG_0 ADDRESS 0x0000 RW
MUTEX_REG_0 RESET_VALUE 0x00000000
        MUTEX BIT[7:0]

tcsr_regs_apu1132_16 MODULE OFFSET=CORE_TOP_CSR+0x00036000 MAX=CORE_TOP_CSR+0x000369FF APRE=TCSR_REGS_ SPRE=TCSR_REGS_ FPRE=TCSR_REGS_ BPRE=TCSR_REGS_ ABPRE=TCSR_REGS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.CORE_TOP_CSR.TCSR_REGS_APU1132_16
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001C0F
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(15,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_RGn_WACRm(n,m):(0,0)-(15,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_RGn_SCR(n):(0)-(15) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_RGn_MCR(n):(0)-(15) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

tcsr_tcsr_regs MODULE OFFSET=CORE_TOP_CSR+0x00037000 MAX=CORE_TOP_CSR+0x00057FFF APRE=TCSR_ SPRE=TCSR_ FPRE=TCSR_ BPRE=TCSR_ ABPRE=TCSR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.CORE_TOP_CSR.TCSR_TCSR_REGS
BIMC_CFG_QRIB_XPU2_INIT ADDRESS 0x0100 RW
BIMC_CFG_QRIB_XPU2_INIT RESET_VALUE 0x00000000
        BIMC_CFG_QRIB_XPU2_NSEN_INIT BIT[16]
        BIMC_CFG_QRIB_XPU2_EN_TZ BIT[0]

BIMC_QXS0_QRIB_XPU2_INIT ADDRESS 0x0104 RW
BIMC_QXS0_QRIB_XPU2_INIT RESET_VALUE 0x00000000
        BIMC_QXS0_QRIB_XPU2_NSEN_INIT BIT[16]
        BIMC_QXS0_QRIB_XPU2_EN_TZ BIT[0]

MMSS_VENUS0_VBIF_QRIB_XPU2_INIT ADDRESS 0x0380 RW
MMSS_VENUS0_VBIF_QRIB_XPU2_INIT RESET_VALUE 0x00000000
        MMSS_VENUS0_VBIF_QRIB_XPU2_NSEN_INIT BIT[16]
        MMSS_VENUS0_VBIF_QRIB_XPU2_EN_TZ BIT[0]

MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT ADDRESS 0x0384 RW
MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT RESET_VALUE 0x00000000
        MMSS_VENUS0_WRAPPER_QRIB_XPU2_NSEN_INIT BIT[16]
        MMSS_VENUS0_WRAPPER_QRIB_XPU2_EN_TZ BIT[0]

BIMC_CFG_QRIB_XPU2_ACR ADDRESS 0x1000 RW
BIMC_CFG_QRIB_XPU2_ACR RESET_VALUE 0x00000000
        BIMC_CFG_QRIB_XPU2_ACR BIT[31:0]

BIMC_CFG_QRIB_XPU2_VMIDEN_INIT ADDRESS 0x1004 RW
BIMC_CFG_QRIB_XPU2_VMIDEN_INIT RESET_VALUE 0x00000000
        BIMC_CFG_QRIB_XPU2_VMIDEN_INIT BIT[16]
        BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_EN_HV BIT[0]

BIMC_QXS0_QRIB_XPU2_ACR ADDRESS 0x1008 RW
BIMC_QXS0_QRIB_XPU2_ACR RESET_VALUE 0x00000000
        BIMC_QXS0_QRIB_XPU2_ACR BIT[31:0]

BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT ADDRESS 0x100C RW
BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT RESET_VALUE 0x00000000
        BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT BIT[16]
        BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_EN_HV BIT[0]

MMSS_VENUS0_VBIF_QRIB_XPU2_ACR ADDRESS 0x1380 RW
MMSS_VENUS0_VBIF_QRIB_XPU2_ACR RESET_VALUE 0x00000000
        MMSS_VENUS0_VBIF_QRIB_XPU2_ACR BIT[31:0]

MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT ADDRESS 0x1384 RW
MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT RESET_VALUE 0x00000000
        MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT BIT[16]
        MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_EN_HV BIT[0]

MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR ADDRESS 0x1390 RW
MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR RESET_VALUE 0x00000000
        MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR BIT[31:0]

MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT ADDRESS 0x1394 RW
MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT RESET_VALUE 0x00000000
        MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT BIT[16]
        MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_EN_HV BIT[0]

SS_XPU2_NON_SEC_INTR0 ADDRESS 0x2000 R
SS_XPU2_NON_SEC_INTR0 RESET_VALUE 0x00000000
        USB_OTG_HS_XPU2_NON_SEC_INTR BIT[30]
        EMAC_XPU2_NON_SEC_INTR BIT[27]
        BLSP1_XPU2_NON_SEC_INTR BIT[26]
        SMMU_CFG_XPU2_NON_SEC_INTR BIT[25]
        SMMU_QDSP_TBU_XPU2_NON_SEC_INTR BIT[24]
        SMMU_GPS_TBU_XPU2_NON_SEC_INTR BIT[23]
        SMMU_DIME_TBU_XPU2_NON_SEC_INTR BIT[22]
        RPM_CFG_XPU2_NON_SEC_INTR BIT[21]
        PRNG_CFG_XPU2_NON_SEC_INTR BIT[20]
        PCNOC_CFG_XPU2_NON_SEC_INTR BIT[19]
        OCIMEM_XPU2_NON_SEC_INTR BIT[17]
        SEC_CTRL_XPU2_NON_SEC_INTR BIT[16]
        DEHR_XPU2_NON_SEC_INTR BIT[15]
        MPM_XPU2_NON_SEC_INTR BIT[14]
        BOOTROM_XPU2_NON_SEC_INTR BIT[13]
        CRYPTO0_BAM_XPU2_NON_SEC_INTR BIT[12]
        TCSR_XPU2_NON_SEC_INTR BIT[11]
        TLMM_XPU2_NON_SEC_INTR BIT[9]
        QPIC_XPU2_NON_SEC_INTR BIT[8]
        PMIC_ARB_XPU2_NON_SEC_INTR BIT[6]
        BIMC_CH0_XPU2_NON_SEC_INTR BIT[5]
        BIMC_MPU_CFG_NON_SEC_INTR BIT[4]
        GCC_XPU2_NON_SEC_INTR BIT[3]
        RPM_XPU2_NON_SEC_INTR BIT[1]
        MSS_XPU2_NON_SEC_INTR BIT[0]

SS_XPU2_NON_SEC_INTR0_ENABLE ADDRESS 0x2040 RW
SS_XPU2_NON_SEC_INTR0_ENABLE RESET_VALUE 0x00000000
        USB_OTG_HS_XPU2_NON_SEC_INTR_ENABLE BIT[30]
        EMAC_XPU2_NON_SEC_INTR_ENABLE BIT[27]
        BLSP1_XPU2_NON_SEC_INTR_ENABLE BIT[26]
        SMMU_CFG_XPU2_NON_SEC_INTR_ENABLE BIT[25]
        SMMU_QDSP_TBU_XPU2_NON_SEC_INTR_ENABLE BIT[24]
        SMMU_GPS_TBU_XPU2_NON_SEC_INTR_ENABLE BIT[23]
        SMMU_DIME_TBU_XPU2_NON_SEC_INTR_ENABLE BIT[22]
        RPM_CFG_XPU2_NON_SEC_INTR_ENABLE BIT[21]
        PRNG_CFG_XPU2_NON_SEC_INTR_ENABLE BIT[20]
        PCNOC_CFG_XPU2_NON_SEC_INTR_ENABLE BIT[19]
        OCIMEM_XPU2_NON_SEC_INTR_ENABLE BIT[17]
        SEC_CTRL_XPU2_NON_SEC_INTR_ENABLE BIT[16]
        DEHR_XPU2_NON_SEC_INTR_ENABLE BIT[15]
        MPM_XPU2_NON_SEC_INTR_ENABLE BIT[14]
        BOOTROM_XPU2_NON_SEC_INTR_ENABLE BIT[13]
        CRYPTO0_BAM_XPU2_NON_SEC_INTR_ENABLE BIT[12]
        TCSR_XPU2_NON_SEC_INTR_ENABLE BIT[11]
        TLMM_XPU2_NON_SEC_INTR_ENABLE BIT[9]
        QPIC_XPU2_NON_SEC_INTR_ENABLE BIT[8]
        PMIC_ARB_XPU2_NON_SEC_INTR_ENABLE BIT[6]
        BIMC_CH0_XPU2_NON_SEC_INTR_ENABLE BIT[5]
        BIMC_MPU_CFG_NON_SEC_INTR_ENABLE BIT[4]
        GCC_XPU2_NON_SEC_INTR_ENABLE BIT[3]
        RPM_XPU2_NON_SEC_INTR_ENABLE BIT[1]
        MSS_XPU2_NON_SEC_INTR_ENABLE BIT[0]

SS_VMIDMT_CLIENT_NON_SEC_INTR ADDRESS 0x2010 R
SS_VMIDMT_CLIENT_NON_SEC_INTR RESET_VALUE 0x00000000
        USB_OTG_HS_VMIDMT_CLIENT_NON_SEC_INTR BIT[21]
        EMAC_VMIDMT_CLIENT_NON_SEC_INTR BIT[5]
        QPIC_VMIDMT_CLIENT_NON_SEC_INTR BIT[4]
        DEHR_VMIDMT_CLIENT_NON_SEC_INTR BIT[3]
        CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR BIT[2]
        BLSP_VMIDMT_CLIENT_NON_SEC_INTR BIT[1]
        RPM_VMIDMT_CLIENT_NON_SEC_INTR BIT[0]

SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE ADDRESS 0x2050 RW
SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE RESET_VALUE 0x00000000
        USB_OTG_HS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[21]
        EMAC_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[5]
        QPIC_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[4]
        DEHR_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[3]
        CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[2]
        BLSP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[1]
        RPM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE BIT[0]

SS_VMIDMT_CFG_NON_SEC_INTR ADDRESS 0x2090 R
SS_VMIDMT_CFG_NON_SEC_INTR RESET_VALUE 0x00000000
        USB_OTG_HS_VMIDMT_CFG_NON_SEC_INTR BIT[21]
        EMAC_VMIDMT_CFG_NON_SEC_INTR BIT[5]
        QPIC_VMIDMT_CFG_NON_SEC_INTR BIT[4]
        DEHR_VMIDMT_CFG_NON_SEC_INTR BIT[3]
        CRYPTO0_VMIDMT_CFG_NON_SEC_INTR BIT[2]
        BLSP_VMIDMT_CFG_NON_SEC_INTR BIT[1]
        RPM_VMIDMT_CFG_NON_SEC_INTR BIT[0]

SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE ADDRESS 0x20D0 RW
SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE RESET_VALUE 0x00000000
        USB_OTG_HS_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[21]
        EMAC_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[5]
        QPIC_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[4]
        DEHR_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[3]
        CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[2]
        BLSP_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[1]
        RPM_VMIDMT_CFG_NON_SEC_INTR_ENABLE BIT[0]

MUTEX_REG_RESET ADDRESS 0x2800 RW
MUTEX_REG_RESET RESET_VALUE 0x00000000
        MUTEX_RESET BIT[0]

SS_XPU2_SEC_INTR0 ADDRESS 0x2400 R
SS_XPU2_SEC_INTR0 RESET_VALUE 0x00000000
        USB_OTG_HS_XPU2_SEC_INTR BIT[30]
        EMAC_XPU2_SEC_INTR BIT[27]
        BLSP1_XPU2_SEC_INTR BIT[26]
        SMMU_CFG_XPU2_SEC_INTR BIT[25]
        SMMU_QDSP_TBU_XPU2_SEC_INTR BIT[24]
        SMMU_GPS_TBU_XPU2_SEC_INTR BIT[23]
        SMMU_DIME_TBU_XPU2_SEC_INTR BIT[22]
        RPM_CFG_XPU2_SEC_INTR BIT[21]
        PRNG_CFG_XPU2_SEC_INTR BIT[20]
        PCNOC_CFG_XPU2_SEC_INTR BIT[19]
        OCIMEM_XPU2_SEC_INTR BIT[17]
        SEC_CTRL_XPU2_SEC_INTR BIT[16]
        DEHR_XPU2_SEC_INTR BIT[15]
        MPM_XPU2_SEC_INTR BIT[14]
        BOOTROM_XPU2_SEC_INTR BIT[13]
        CRYPTO0_BAM_XPU2_SEC_INTR BIT[12]
        TCSR_XPU2_SEC_INTR BIT[11]
        TLMM_XPU2_SEC_INTR BIT[9]
        QPIC_XPU2_SEC_INTR BIT[8]
        PMIC_ARB_XPU2_SEC_INTR BIT[6]
        BIMC_CH0_XPU2_SEC_INTR BIT[5]
        BIMC_MPU_CFG_SEC_INTR BIT[4]
        GCC_XPU2_SEC_INTR BIT[3]
        RPM_XPU2_SEC_INTR BIT[1]
        MSS_XPU2_SEC_INTR BIT[0]

SS_XPU2_SEC_INTR0_ENABLE ADDRESS 0x2440 RW
SS_XPU2_SEC_INTR0_ENABLE RESET_VALUE 0x00000000
        USB_OTG_HS_XPU2_SEC_INTR_ENABLE BIT[30]
        EMAC_XPU2_SEC_INTR_ENABLE BIT[27]
        BLSP1_XPU2_SEC_INTR_ENABLE BIT[26]
        SMMU_CFG_XPU2_SEC_INTR_ENABLE BIT[25]
        SMMU_QDSP_TBU_XPU2_SEC_INTR_ENABLE BIT[24]
        SMMU_GPS_TBU_XPU2_SEC_INTR_ENABLE BIT[23]
        SMMU_DIME_TBU_XPU2_SEC_INTR_ENABLE BIT[22]
        RPM_CFG_XPU2_SEC_INTR_ENABLE BIT[21]
        PRNG_CFG_XPU2_SEC_INTR_ENABLE BIT[20]
        PCNOC_CFG_XPU2_SEC_INTR_ENABLE BIT[19]
        OCIMEM_XPU2_SEC_INTR_ENABLE BIT[17]
        SEC_CTRL_XPU2_SEC_INTR_ENABLE BIT[16]
        DEHR_XPU2_SEC_INTR_ENABLE BIT[15]
        MPM_XPU2_SEC_INTR_ENABLE BIT[14]
        BOOTROM_XPU2_SEC_INTR_ENABLE BIT[13]
        CRYPTO0_BAM_XPU2_SEC_INTR_ENABLE BIT[12]
        TCSR_XPU2_SEC_INTR_ENABLE BIT[11]
        TLMM_XPU2_SEC_INTR_ENABLE BIT[9]
        QPIC_XPU2_SEC_INTR_ENABLE BIT[8]
        PMIC_ARB_XPU2_SEC_INTR_ENABLE BIT[6]
        BIMC_CH0_XPU2_SEC_INTR_ENABLE BIT[5]
        BIMC_MPU_CFG_SEC_INTR_ENABLE BIT[4]
        GCC_XPU2_SEC_INTR_ENABLE BIT[3]
        RPM_XPU2_SEC_INTR_ENABLE BIT[1]
        MSS_XPU2_SEC_INTR_ENABLE BIT[0]

SS_VMIDMT_CLIENT_SEC_INTR ADDRESS 0x2410 R
SS_VMIDMT_CLIENT_SEC_INTR RESET_VALUE 0x00000000
        USB_OTG_HS_VMIDMT_CLIENT_SEC_INTR BIT[21]
        EMAC_VMIDMT_CLIENT_SEC_INTR BIT[5]
        QPIC_VMIDMT_CLIENT_SEC_INTR BIT[4]
        DEHR_VMIDMT_CLIENT_SEC_INTR BIT[3]
        CRYPTO0_VMIDMT_CLIENT_SEC_INTR BIT[2]
        BLSP_VMIDMT_CLIENT_SEC_INTR BIT[1]
        RPM_VMIDMT_CLIENT_SEC_INTR BIT[0]

SS_VMIDMT_CLIENT_SEC_INTR_ENABLE ADDRESS 0x2450 RW
SS_VMIDMT_CLIENT_SEC_INTR_ENABLE RESET_VALUE 0x00000000
        USB_OTG_HS_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[21]
        EMAC_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[5]
        QPIC_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[4]
        DEHR_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[3]
        CRYPTO0_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[2]
        BLSP_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[1]
        RPM_VMIDMT_CLIENT_SEC_INTR_ENABLE BIT[0]

SS_VMIDMT_CFG_SEC_INTR ADDRESS 0x2490 R
SS_VMIDMT_CFG_SEC_INTR RESET_VALUE 0x00000000
        USB_OTG_HS_VMIDMT_CFG_SEC_INTR BIT[21]
        EMAC_VMIDMT_CFG_SEC_INTR BIT[5]
        QPIC_VMIDMT_CFG_SEC_INTR BIT[4]
        DEHR_VMIDMT_CFG_SEC_INTR BIT[3]
        CRYPTO0_VMIDMT_CFG_SEC_INTR BIT[2]
        BLSP_VMIDMT_CFG_SEC_INTR BIT[1]
        RPM_VMIDMT_CFG_SEC_INTR BIT[0]

SS_VMIDMT_CFG_SEC_INTR_ENABLE ADDRESS 0x24D0 RW
SS_VMIDMT_CFG_SEC_INTR_ENABLE RESET_VALUE 0x00000000
        USB_OTG_HS_VMIDMT_CFG_SEC_INTR_ENABLE BIT[21]
        EMAC_VMIDMT_CFG_SEC_INTR_ENABLE BIT[5]
        QPIC_VMIDMT_CFG_SEC_INTR_ENABLE BIT[4]
        DEHR_VMIDMT_CFG_SEC_INTR_ENABLE BIT[3]
        CRYPTO0_VMIDMT_CFG_SEC_INTR_ENABLE BIT[2]
        BLSP_VMIDMT_CFG_SEC_INTR_ENABLE BIT[1]
        RPM_VMIDMT_CFG_SEC_INTR_ENABLE BIT[0]

SS_XPU2_MSA_INTR0 ADDRESS 0x3000 R
SS_XPU2_MSA_INTR0 RESET_VALUE 0x00000000
        USB_OTG_HS_XPU2_MSA_INTR BIT[30]
        EMAC_XPU2_MSA_INTR BIT[27]
        BLSP1_XPU2_MSA_INTR BIT[26]
        SMMU_CFG_XPU2_MSA_INTR BIT[25]
        SMMU_QDSP_TBU_XPU2_MSA_INTR BIT[24]
        SMMU_GPS_TBU_XPU2_MSA_INTR BIT[23]
        SMMU_DIME_TBU_XPU2_MSA_INTR BIT[22]
        RPM_CFG_XPU2_MSA_INTR BIT[21]
        PRNG_CFG_XPU2_MSA_INTR BIT[20]
        PCNOC_CFG_XPU2_MSA_INTR BIT[19]
        OCIMEM_XPU2_MSA_INTR BIT[17]
        SEC_CTRL_XPU2_MSA_INTR BIT[16]
        DEHR_XPU2_MSA_INTR BIT[15]
        MPM_XPU2_MSA_INTR BIT[14]
        BOOTROM_XPU2_MSA_INTR BIT[13]
        CRYPTO0_BAM_XPU2_MSA_INTR BIT[12]
        TCSR_XPU2_MSA_INTR BIT[11]
        TLMM_XPU2_MSA_INTR BIT[9]
        QPIC_XPU2_MSA_INTR BIT[8]
        PMIC_ARB_XPU2_MSA_INTR BIT[6]
        BIMC_CH0_XPU2_MSA_INTR BIT[5]
        GCC_XPU2_MSA_INTR BIT[3]
        RPM_XPU2_MSA_INTR BIT[1]
        BIMC_MPU_CFG_MSA_INTR BIT[0]

SS_XPU2_MSA_INTR0_ENABLE ADDRESS 0x3010 RW
SS_XPU2_MSA_INTR0_ENABLE RESET_VALUE 0x00000000
        USB_OTG_HS_XPU2_MSA_INTR_ENABLE BIT[30]
        EMAC_XPU2_MSA_INTR_ENABLE BIT[27]
        BLSP1_XPU2_MSA_INTR_ENABLE BIT[26]
        SMMU_CFG_XPU2_MSA_INTR_ENABLE BIT[25]
        SMMU_QDSP_TBU_XPU2_MSA_INTR_ENABLE BIT[24]
        SMMU_GPS_TBU_XPU2_MSA_INTR_ENABLE BIT[23]
        SMMU_DIME_TBU_XPU2_MSA_INTR_ENABLE BIT[22]
        RPM_CFG_XPU2_MSA_INTR_ENABLE BIT[21]
        PRNG_CFG_XPU2_MSA_INTR_ENABLE BIT[20]
        PCNOC_CFG_XPU2_MSA_INTR_ENABLE BIT[19]
        OCIMEM_XPU2_MSA_INTR_ENABLE BIT[17]
        SEC_CTRL_XPU2_MSA_INTR_ENABLE BIT[16]
        DEHR_XPU2_MSA_INTR_ENABLE BIT[15]
        MPM_XPU2_MSA_INTR_ENABLE BIT[14]
        BOOTROM_XPU2_MSA_INTR_ENABLE BIT[13]
        CRYPTO0_BAM_XPU2_MSA_INTR_ENABLE BIT[12]
        TCSR_XPU2_MSA_INTR_ENABLE BIT[11]
        TLMM_XPU2_MSA_INTR_ENABLE BIT[9]
        QPIC_XPU2_MSA_INTR_ENABLE BIT[8]
        PMIC_ARB_XPU2_MSA_INTR_ENABLE BIT[6]
        BIMC_CH0_XPU2_MSA_INTR_ENABLE BIT[5]
        GCC_XPU2_MSA_INTR_ENABLE BIT[3]
        RPM_XPU2_MSA_INTR_ENABLE BIT[1]
        BIMC_MPU_CFG_MSA_INTR_ENABLE BIT[0]

MSA_BIT_REG ADDRESS 0x3100 RW
MSA_BIT_REG RESET_VALUE 0x00000000
        MSA_BIT_REG BIT[0]

TCSR_CLK_EN ADDRESS 0x407C RW
TCSR_CLK_EN RESET_VALUE 0x00000001
        TCSR_CLK_EN BIT[0]

TIMEOUT_SLAVE_GLB_EN ADDRESS 0x5000 RW
TIMEOUT_SLAVE_GLB_EN RESET_VALUE 0x00000000
        TIMEOUT_SLAVE_GLB_EN BIT[0]

XPU_NSEN_STATUS ADDRESS 0x5004 R
XPU_NSEN_STATUS RESET_VALUE 0x00000000
        REGS_XPU2_NSEN_STATUS BIT[1]

XPU_VMIDEN_STATUS ADDRESS 0x5008 R
XPU_VMIDEN_STATUS RESET_VALUE 0x00000000
        REGS_XPU2_VMIDEN_STATUS BIT[1]

XPU_MSAEN_STATUS ADDRESS 0x500C R
XPU_MSAEN_STATUS RESET_VALUE 0x00000000
        REGS_XPU2_MSAEN_STATUS BIT[1]

MDP3_TIMEOUT_VAL_0_ADDR ADDRESS 0x5014 RW
MDP3_TIMEOUT_VAL_0_ADDR RESET_VALUE 0x000000FF
        MDP3_TIMEOUT_VAL_L BIT[7:0]

MDP3_TIMEOUT_VAL_1_ADDR ADDRESS 0x5018 RW
MDP3_TIMEOUT_VAL_1_ADDR RESET_VALUE 0x00000000
        MDP3_TIMEOUT_VAL_H BIT[7:0]

MDP3_TIMEOUT_EN ADDRESS 0x501C RW
MDP3_TIMEOUT_EN RESET_VALUE 0x00000000
        MDP3_TIMEOUT_EN BIT[0]

TZ_WONCE_n(n):(0)-(15) ARRAY 0x00006000+0x4*n
TZ_WONCE_0 ADDRESS 0x6000 RW
TZ_WONCE_0 RESET_VALUE 0x00000000
        TZ_WONCE_ADDRESS BIT[31:0]

GCC_CLK_MUX_SEL ADDRESS 0x60F0 RW
GCC_CLK_MUX_SEL RESET_VALUE 0x00000800
        TPRONTS_SEL BIT[11]
        VMID_REG BIT[7:4]
        CLK_MUX_SEL BIT[0]

BOOT_MISC_DETECT ADDRESS 0x6100 RW
BOOT_MISC_DETECT RESET_VALUE 0x00000000
        BOOT_MISC_DETECT BIT[31:0]

APSS_VMID ADDRESS 0x6110 RW
APSS_VMID RESET_VALUE 0x00000003
        APSS_VMID BIT[4:0]

MMSS_RPM_IRQ_EN ADDRESS 0x7000 RW
MMSS_RPM_IRQ_EN RESET_VALUE 0x00000000
        RPM_IRQ_EN_VENUS0_IRQ BIT[24]
        RPM_IRQ_EN_CAMSS_IRQ10 BIT[23]
        RPM_IRQ_EN_CAMSS_IRQ11 BIT[22]
        RPM_IRQ_EN_CAMSS_IRQ12 BIT[21]
        RPM_IRQ_EN_MDSS_IRQ BIT[20]
        RPM_IRQ_EN_GC_SYS_IRQ3 BIT[16]
        RPM_IRQ_EN_GC_SYS_IRQ2 BIT[15]
        RPM_IRQ_EN_GC_SYS_IRQ1 BIT[14]
        RPM_IRQ_EN_GC_SYS_IRQ0 BIT[13]
        RPM_IRQ_EN_CAMSS_IRQ0 BIT[12]
        RPM_IRQ_EN_CAMSS_IRQ1 BIT[11]
        RPM_IRQ_EN_CAMSS_IRQ2 BIT[10]
        RPM_IRQ_EN_CAMSS_IRQ3 BIT[9]
        RPM_IRQ_EN_CAMSS_IRQ4 BIT[8]
        RPM_IRQ_EN_CAMSS_IRQ5 BIT[7]
        RPM_IRQ_EN_CAMSS_IRQ6 BIT[6]
        RPM_IRQ_EN_CAMSS_IRQ7 BIT[5]
        RPM_IRQ_EN_CAMSS_IRQ8 BIT[4]
        RPM_IRQ_EN_CAMSS_IRQ9 BIT[3]
        RPM_IRQ_EN_CSIPHY_0_IRQ BIT[2]
        RPM_IRQ_EN_CSIPHY_1_IRQ BIT[1]

MMSS_RPM_IRQ_CLEAR ADDRESS 0x7004 RW
MMSS_RPM_IRQ_CLEAR RESET_VALUE 0x00000000
        RPM_IRQ_CLEAR_VENUS0_IRQ BIT[24]
        RPM_IRQ_CLEAR_CAMSS_IRQ10 BIT[23]
        RPM_IRQ_CLEAR_CAMSS_IRQ11 BIT[22]
        RPM_IRQ_CLEAR_CAMSS_IRQ12 BIT[21]
        RPM_IRQ_CLEAR_MDSS_IRQ BIT[20]
        RPM_IRQ_CLEAR_GC_SYS_IRQ3 BIT[16]
        RPM_IRQ_CLEAR_GC_SYS_IRQ2 BIT[15]
        RPM_IRQ_CLEAR_GC_SYS_IRQ1 BIT[14]
        RPM_IRQ_CLEAR_GC_SYS_IRQ0 BIT[13]
        RPM_IRQ_CLEAR_CAMSS_IRQ0 BIT[12]
        RPM_IRQ_CLEAR_CAMSS_IRQ1 BIT[11]
        RPM_IRQ_CLEAR_CAMSS_IRQ2 BIT[10]
        RPM_IRQ_CLEAR_CAMSS_IRQ3 BIT[9]
        RPM_IRQ_CLEAR_CAMSS_IRQ4 BIT[8]
        RPM_IRQ_CLEAR_CAMSS_IRQ5 BIT[7]
        RPM_IRQ_CLEAR_CAMSS_IRQ6 BIT[6]
        RPM_IRQ_CLEAR_CAMSS_IRQ7 BIT[5]
        RPM_IRQ_CLEAR_CAMSS_IRQ8 BIT[4]
        RPM_IRQ_CLEAR_CAMSS_IRQ9 BIT[3]
        RPM_IRQ_CLEAR_CSIPHY_0_IRQ BIT[2]
        RPM_IRQ_CLEAR_CSIPHY_1_IRQ BIT[1]

MMSS_RPM_IRQ_STATUS ADDRESS 0x7008 R
MMSS_RPM_IRQ_STATUS RESET_VALUE 0x00000000
        RPM_IRQ_STATUS_VENUS0_IRQ BIT[24]
        RPM_IRQ_STATUS_CAMSS_IRQ10 BIT[23]
        RPM_IRQ_STATUS_CAMSS_IRQ11 BIT[22]
        RPM_IRQ_STATUS_CAMSS_IRQ12 BIT[21]
        RPM_IRQ_STATUS_MDSS_IRQ BIT[20]
        RPM_IRQ_STATUS_GC_SYS_IRQ3 BIT[16]
        RPM_IRQ_STATUS_GC_SYS_IRQ2 BIT[15]
        RPM_IRQ_STATUS_GC_SYS_IRQ1 BIT[14]
        RPM_IRQ_STATUS_GC_SYS_IRQ0 BIT[13]
        RPM_IRQ_STATUS_CAMSS_IRQ0 BIT[12]
        RPM_IRQ_STATUS_CAMSS_IRQ1 BIT[11]
        RPM_IRQ_STATUS_CAMSS_IRQ2 BIT[10]
        RPM_IRQ_STATUS_CAMSS_IRQ3 BIT[9]
        RPM_IRQ_STATUS_CAMSS_IRQ4 BIT[8]
        RPM_IRQ_STATUS_CAMSS_IRQ5 BIT[7]
        RPM_IRQ_STATUS_CAMSS_IRQ6 BIT[6]
        RPM_IRQ_STATUS_CAMSS_IRQ7 BIT[5]
        RPM_IRQ_STATUS_CAMSS_IRQ8 BIT[4]
        RPM_IRQ_STATUS_CAMSS_IRQ9 BIT[3]
        RPM_IRQ_STATUS_CSIPHY_0_IRQ BIT[2]
        RPM_IRQ_STATUS_CSIPHY_1_IRQ BIT[1]

MMSS_OXILI_GC_SYS_AHB_STATUS ADDRESS 0x7010 R
MMSS_OXILI_GC_SYS_AHB_STATUS RESET_VALUE 0x00000000
        OXILI_GC_SYS_AHB_STATUS BIT[31:0]

MMSS_OXILI_CMD_REG ADDRESS 0x7014 RW
MMSS_OXILI_CMD_REG RESET_VALUE 0x00000000
        OXILI_CMD BIT[3:0]

MMSS_DSI_ULP_CLAMP_CTRL ADDRESS 0x7020 RW
MMSS_DSI_ULP_CLAMP_CTRL RESET_VALUE 0x00000000
        DSI0_CLAMP_EN BIT[15]
        DSI0_CLKLN_EN BIT[9]
        DSI0_CLKLN_ULPS_REQUEST BIT[8]
        DSI0_DLN0_EN BIT[7]
        DSI0_DLN0_ULPS_REQUEST BIT[6]
        DSI0_DLN1_EN BIT[5]
        DSI0_DLN1_ULPS_REQUEST BIT[4]
        DSI0_DLN2_EN BIT[3]
        DSI0_DLN2_ULPS_REQUEST BIT[2]
        DSI0_DLN3_EN BIT[1]
        DSI0_DLN3_ULPS_REQUEST BIT[0]

MMSS_DSI_PHYRESET_CTRL ADDRESS 0x7024 RW
MMSS_DSI_PHYRESET_CTRL RESET_VALUE 0x00000000
        DSI_PHYRESET_CTRL BIT[0]

MMSS_IMEM_FSCGC_TIMERS ADDRESS 0x7030 RW
MMSS_IMEM_FSCGC_TIMERS RESET_VALUE 0x000000FF
        WAKEUP_COUNTER BIT[7:4]
        TO_SLEEP_COUNTER BIT[3:0]

MMSS_IMEM_EX_FSCGC_CONTROL ADDRESS 0x7034 RW
MMSS_IMEM_EX_FSCGC_CONTROL RESET_VALUE 0x0000FFFF
        HALT_CLOCK BIT[23:16]
        CORE_ON BIT[15:8]
        PERIF_ON BIT[7:0]

MMSS_IMEM_RAM_CONFIG ADDRESS 0x7038 RW
MMSS_IMEM_RAM_CONFIG RESET_VALUE 0x00000000
        EX_RAM_CLK_EN BIT[2]
        EX_RAM_CONFIG BIT[1:0]

TBU_BYPASS_ENABLE ADDRESS 0x8000 RW
TBU_BYPASS_ENABLE RESET_VALUE 0x00000000
        TBU_BYPASS_ENABLE BIT[9:0]

RESET_DEBUG_SW_ENTRY ADDRESS 0x9000 RW
RESET_DEBUG_SW_ENTRY RESET_VALUE 0x00000000
        RESET_DEBUG_SW_ENTRY BIT[31:0]

QPDI_DISABLE_CFG ADDRESS 0xA000 RW
QPDI_DISABLE_CFG RESET_VALUE 0x00000003
        QPDI_SPMI_DBG_ACK BIT[9]
        QPDI_SPMI_DBG_REQ BIT[8]
        SPMI_HANDSHAKE_DISABLE BIT[1]
        QPDI_DISABLE_CFG BIT[0]

COMPILER_VDDCX_ACC_0 ADDRESS 0xB080 RW
COMPILER_VDDCX_ACC_0 RESET_VALUE 0x00000000
        COMPILER_HDHPLLSP127 BIT[31:26]
        COMPILER_HPLVRF BIT[25:20]
        COMPILER_LLRF240_1 BIT[19:16]
        COMPILER_STDSP155 BIT[15:12]
        COMPILER_LLRF240_2 BIT[11:8]
        COMPILER_LLPDP155 BIT[7:4]
        COMPILER_UHD_LLSP155 BIT[3:0]

COMPILER_VDDCX_ACC_1 ADDRESS 0xB084 RW
COMPILER_VDDCX_ACC_1 RESET_VALUE 0x00000000
        COMPILER_SPARE BIT[23:4]
        COMPILER_UHDLLPDP155 BIT[3:0]

CUSTOM_VDDCX_ACC_0 ADDRESS 0xB090 RW
CUSTOM_VDDCX_ACC_0 RESET_VALUE 0x00000000
        CUSTOM_TYP5 BIT[29:24]
        CUSTOM_TYP4 BIT[23:18]
        CUSTOM_TYP3 BIT[17:12]
        CUSTOM_TYP2 BIT[11:6]
        CUSTOM_TYP1 BIT[5:0]

CUSTOM_VDDCX_ACC_1 ADDRESS 0xB094 RW
CUSTOM_VDDCX_ACC_1 RESET_VALUE 0x00000000
        CUSTOM_TYP10 BIT[29:24]
        CUSTOM_TYP9 BIT[23:18]
        CUSTOM_TYP8 BIT[17:12]
        CUSTOM_TYP7 BIT[11:6]
        CUSTOM_TYP6 BIT[5:0]

MEM_ACC_SEL_VDDCX ADDRESS 0xB100 RW
MEM_ACC_SEL_VDDCX RESET_VALUE 0x00000001
        MEM_ACC_SEL_VDDCX BIT[1:0]

TCSR_S1LM_MODEM_TO_APPS_INT ADDRESS 0xF000 RW
TCSR_S1LM_MODEM_TO_APPS_INT RESET_VALUE 0x00000000
        SPARE_APU_REG0 BIT[31:1]
        TCSR_S1LM_MODEM_TO_APPS_INT BIT[0]

TCSR_S1LM_MODEM_TO_APPS_INT_DATA ADDRESS 0xF004 RW
TCSR_S1LM_MODEM_TO_APPS_INT_DATA RESET_VALUE 0x00000000
        TCSR_S1LM_MODEM_TO_APPS_INT_DATA BIT[31:0]

SPARE_APU_REG2 ADDRESS 0xF008 RW
SPARE_APU_REG2 RESET_VALUE 0x00000000
        SPARE_APU_REG2 BIT[31:0]

SPARE_APU_REG3 ADDRESS 0xF00C RW
SPARE_APU_REG3 RESET_VALUE 0x00000000
        SPARE_APU_REG3 BIT[31:0]

SYS_POWER_CTRL ADDRESS 0x10000 RW
SYS_POWER_CTRL RESET_VALUE 0x00000000
        SYS_POWER_CTRL BIT[15:0]

USB_CORE_ID ADDRESS 0x10004 RW
USB_CORE_ID RESET_VALUE 0x00000000
        USB_CORE_ID BIT[1:0]

TEST_SPARE_CFG_REG_ADDR ADDRESS 0x10508 RW
TEST_SPARE_CFG_REG_ADDR RESET_VALUE 0x00000000
        EB1_TEST_BUS_SELECT BIT[3:2]
        SDC2_PHY_TEST_BUS_EN BIT[1]
        SDC1_PHY_TEST_BUS_EN BIT[0]

COMPILER_VDDMSS_ACC_0 ADDRESS 0xB104 RW
COMPILER_VDDMSS_ACC_0 RESET_VALUE 0x00000000
        COMPILER_HDHPLLSP127 BIT[31:26]
        COMPILER_HPLVRF BIT[25:20]
        COMPILER_LLRF240_1 BIT[19:16]
        COMPILER_STDSP155 BIT[15:12]
        COMPILER_LLRF240_2 BIT[11:8]
        COMPILER_LLPDP155 BIT[7:4]
        COMPILER_UHD_LLSP155 BIT[3:0]

COMPILER_VDDMSS_ACC_1 ADDRESS 0xB108 RW
COMPILER_VDDMSS_ACC_1 RESET_VALUE 0x00000000
        COMPILER_SPARE BIT[23:4]
        COMPILER_UHDLLPDP155 BIT[3:0]

COMPILER_VDDAPC_ACC_0 ADDRESS 0xB10C RW
COMPILER_VDDAPC_ACC_0 RESET_VALUE 0x00000000
        COMPILER_HDHPLLSP127 BIT[31:26]
        COMPILER_HPLVRF BIT[25:20]
        COMPILER_LLRF240_1 BIT[19:16]
        COMPILER_STDSP155 BIT[15:12]
        COMPILER_LLRF240_2 BIT[11:8]
        COMPILER_LLPDP155 BIT[7:4]
        COMPILER_LLSP155 BIT[3:0]

COMPILER_VDDAPC_ACC_1 ADDRESS 0xB110 RW
COMPILER_VDDAPC_ACC_1 RESET_VALUE 0x00000000
        COMPILER_SPARE BIT[23:4]
        COMPILER_UHDLLPDP155 BIT[3:0]

CUSTOM_VDDAPC_ACC_0 ADDRESS 0xB120 RW
CUSTOM_VDDAPC_ACC_0 RESET_VALUE 0x00000000
        CUSTOM_TYP5 BIT[29:24]
        CUSTOM_TYP4 BIT[23:18]
        CUSTOM_TYP3 BIT[17:12]
        CUSTOM_TYP2 BIT[11:6]
        CUSTOM_TYP1 BIT[5:0]

CUSTOM_VDDAPC_ACC_1 ADDRESS 0xB124 RW
CUSTOM_VDDAPC_ACC_1 RESET_VALUE 0x00000000
        CUSTOM_TYP10 BIT[29:24]
        CUSTOM_TYP9 BIT[23:18]
        CUSTOM_TYP8 BIT[17:12]
        CUSTOM_TYP7 BIT[11:6]
        CUSTOM_TYP6 BIT[5:0]

CUSTOM_VDDAPC_ACC_2 ADDRESS 0xB128 RW
CUSTOM_VDDAPC_ACC_2 RESET_VALUE 0x00000000
        CUSTOM_TYP12 BIT[11:6]
        CUSTOM_TYP11 BIT[5:0]

MEM_ACC_SEL_VDDMSS ADDRESS 0xB12C R
MEM_ACC_SEL_VDDMSS RESET_VALUE 0x00000001
        MEM_ACC_SEL_VDDMSS BIT[1:0]

MEM_ACC_SEL_VDDAPC ADDRESS 0xB130 RW
MEM_ACC_SEL_VDDAPC RESET_VALUE 0x00000001
        MEM_ACC_SEL_VDDAPC BIT[1:0]

CUSTOM_VDDCX_ACC_2 ADDRESS 0xB134 RW
CUSTOM_VDDCX_ACC_2 RESET_VALUE 0x00000000
        CUSTOM_TYP12 BIT[11:6]
        CUSTOM_TYP11 BIT[5:0]

LDO_SLEEP_CTRL ADDRESS 0x11000 RW
LDO_SLEEP_CTRL RESET_VALUE 0x00000000
        LDO_SLEEP BIT[0]

LDO_UPDATE_STATE_CTRL ADDRESS 0x11004 RW
LDO_UPDATE_STATE_CTRL RESET_VALUE 0x00000000
        LDO_UPDATE_STATE BIT[0]

LDO_OBIAS_CTRL ADDRESS 0x11008 RW
LDO_OBIAS_CTRL RESET_VALUE 0x00000000
        LDO_OBIAS_ON BIT[0]

LDO_VREF_CONFIG ADDRESS 0x1100C RW
LDO_VREF_CONFIG RESET_VALUE 0x00000007
        LDO_VREF_CONFIG BIT[3:0]

LDO_IB_CONFIG ADDRESS 0x11010 RW
LDO_IB_CONFIG RESET_VALUE 0x00000002
        LDO_IB_CONFIG BIT[2:0]

LDO_BGC_CONFIG ADDRESS 0x11014 RW
LDO_BGC_CONFIG RESET_VALUE 0x00000000
        LDO_BGC BIT[2:0]

LDO_VREF_CTRL ADDRESS 0x11018 RW
LDO_VREF_CTRL RESET_VALUE 0x00000000
        LDO_VREF_SEL_OVR BIT[16]
        LDO_VREF_SEL_SW BIT[0]

LDO_LD_EN ADDRESS 0x1101C RW
LDO_LD_EN RESET_VALUE 0x00000000
        LDO_LD_EN BIT[31]

LDO_LD_CTRL ADDRESS 0x11020 RW
LDO_LD_CTRL RESET_VALUE 0x00000000
        LDO_LD_MSB BIT[23:16]
        LDO_LD_LSB BIT[7:0]

LDO_OSC_RESETB ADDRESS 0x11024 RW
LDO_OSC_RESETB RESET_VALUE 0x00000000
        LDO_OSC_RESETB BIT[31]

LDO_OSC_CTRL ADDRESS 0x11028 RW
LDO_OSC_CTRL RESET_VALUE 0x00000000
        LDO_OSC_CTRL BIT[1:0]

LDO_DFT_EN_CTRL ADDRESS 0x1102C RW
LDO_DFT_EN_CTRL RESET_VALUE 0x00000000
        LDO_DFT_EN BIT[31]

LDO_DFT_CTRL ADDRESS 0x11030 RW
LDO_DFT_CTRL RESET_VALUE 0x00000000
        LDO_DFT_CONFIG BIT[2:0]

SPDM_CNT_CLK_CTRL ADDRESS 0x13000 RW
SPDM_CNT_CLK_CTRL RESET_VALUE 0x00000000
        SPDM_CNT_CLK_MUX_SEL BIT[15:0]

SPDM_DLY_FIFO_EN ADDRESS 0x13004 RW
SPDM_DLY_FIFO_EN RESET_VALUE 0x00000000
        SPDM_DLY_FIFO_EN BIT[31:0]

SPDM_STG1_MUX_SEL ADDRESS 0x13008 RW
SPDM_STG1_MUX_SEL RESET_VALUE 0x00000000
        SPDM_STG1_MUX_SEL BIT[15:0]

SPDM_STG2_A_MUX_SEL ADDRESS 0x1300C RW
SPDM_STG2_A_MUX_SEL RESET_VALUE 0x00000000
        SPDM_STG2_A_MUX_SEL BIT[31:0]

SPDM_STG2_B_MUX_SEL ADDRESS 0x13010 RW
SPDM_STG2_B_MUX_SEL RESET_VALUE 0x00000000
        SPDM_STG2_B_MUX_SEL BIT[31:0]

SPDM_STG3_A_MUX_SEL ADDRESS 0x13014 RW
SPDM_STG3_A_MUX_SEL RESET_VALUE 0x00000000
        SPDM_STG3_A_MUX_SEL BIT[31:0]

SPDM_STG3_B_MUX_SEL ADDRESS 0x13018 RW
SPDM_STG3_B_MUX_SEL RESET_VALUE 0x00000000
        SPDM_STG3_B_MUX_SEL BIT[31:0]

PHSS_USB2_PHY_SEL ADDRESS 0x14000 RW
PHSS_USB2_PHY_SEL RESET_VALUE 0x00000000
        PHSS_USB2_PHY_SEL BIT[0]

PHSS_ATEST_USB2_PHY_SEL ADDRESS 0x14004 RW
PHSS_ATEST_USB2_PHY_SEL RESET_VALUE 0x00000000
        PHSS_ATEST_USB2_PHY_SEL BIT[0]

PHSS_TEST_BUS_SEL ADDRESS 0x14008 RW
PHSS_TEST_BUS_SEL RESET_VALUE 0x00000000
        PHSS_TEST_BUS_SEL BIT[1:0]

PHSS_UART_PRONTO_INT_SEL_n(n):(0)-(1) ARRAY 0x00014080+0x10*n
PHSS_UART_PRONTO_INT_SEL_0 ADDRESS 0x14080 RW
PHSS_UART_PRONTO_INT_SEL_0 RESET_VALUE 0x00000000
        PRONTO_BLSP1_UART_2_IRQ_ENABLE BIT[1]
        PRONTO_BLSP1_UART_1_IRQ_ENABLE BIT[0]

PHSS_UART_MSS_INT_SEL_n(n):(0)-(1) ARRAY 0x000140C0+0x10*n
PHSS_UART_MSS_INT_SEL_0 ADDRESS 0x140C0 RW
PHSS_UART_MSS_INT_SEL_0 RESET_VALUE 0x00000000
        MSS_BLSP1_UART_6_IRQ_ENABLE BIT[5]
        MSS_BLSP1_UART_5_IRQ_ENABLE BIT[4]
        MSS_BLSP1_UART_4_IRQ_ENABLE BIT[3]
        MSS_BLSP1_UART_3_IRQ_ENABLE BIT[2]
        MSS_BLSP1_UART_2_IRQ_ENABLE BIT[1]
        MSS_BLSP1_UART_1_IRQ_ENABLE BIT[0]

PHSS_QUP_PRONTO_INT_SEL_n(n):(0)-(1) ARRAY 0x00014100+0x10*n
PHSS_QUP_PRONTO_INT_SEL_0 ADDRESS 0x14100 RW
PHSS_QUP_PRONTO_INT_SEL_0 RESET_VALUE 0x00000000
        PRONTO_BLSP1_QUP_6_IRQ_ENABLE BIT[5]
        PRONTO_BLSP1_QUP_5_IRQ_ENABLE BIT[4]
        PRONTO_BLSP1_QUP_4_IRQ_ENABLE BIT[3]
        PRONTO_BLSP1_QUP_3_IRQ_ENABLE BIT[2]
        PRONTO_BLSP1_QUP_2_IRQ_ENABLE BIT[1]
        PRONTO_BLSP1_QUP_1_IRQ_ENABLE BIT[0]

PHSS_QUP_MSS_INT_SEL_n(n):(0)-(1) ARRAY 0x00014140+0x10*n
PHSS_QUP_MSS_INT_SEL_0 ADDRESS 0x14140 RW
PHSS_QUP_MSS_INT_SEL_0 RESET_VALUE 0x00000000
        MSS_BLSP1_QUP_6_IRQ_ENABLE BIT[5]
        MSS_BLSP1_QUP_5_IRQ_ENABLE BIT[4]
        MSS_BLSP1_QUP_4_IRQ_ENABLE BIT[3]
        MSS_BLSP1_QUP_3_IRQ_ENABLE BIT[2]
        MSS_BLSP1_QUP_2_IRQ_ENABLE BIT[1]
        MSS_BLSP1_QUP_1_IRQ_ENABLE BIT[0]

MEM_ARRY_STBY ADDRESS 0x15180 RW
MEM_ARRY_STBY RESET_VALUE 0x00000001
        MEM_ARRY_STBY_N BIT[0]

SOC_HW_VERSION ADDRESS 0x16000 R
SOC_HW_VERSION RESET_VALUE 0x20090100
        FAMILY_NUMBER BIT[31:28]
        DEVICE_NUMBER BIT[27:16]
        MAJOR_VERSION BIT[15:8]
        MINOR_VERSION BIT[7:0]

TIMEOUT_INTR_STATUS ADDRESS 0x16020 R
TIMEOUT_INTR_STATUS RESET_VALUE 0x00000000
        ULTAUDIO_AHBI_TIMEOUT_IRQ BIT[22]
        MSS_CONFIG_TIMEOUT_IRQ BIT[20]
        SNOC_S1_TIMEOUT_IRQ BIT[14]
        SNOC_S0_TIMEOUT_IRQ BIT[13]
        PCNOC_S7_TIMEOUT_IRQ BIT[7]
        PCNOC_S6_TIMEOUT_IRQ BIT[6]
        PCNOC_S5_TIMEOUT_IRQ BIT[5]
        PCNOC_S4_TIMEOUT_IRQ BIT[4]
        PCNOC_S3_TIMEOUT_IRQ BIT[3]
        PCNOC_S2_TIMEOUT_IRQ BIT[2]
        PCNOC_S1_TIMEOUT_IRQ BIT[1]
        PCNOC_S0_TIMEOUT_IRQ BIT[0]

TIMEOUT_INTR_RPM_ENABLE ADDRESS 0x16030 RW
TIMEOUT_INTR_RPM_ENABLE RESET_VALUE 0x00000000
        ULTAUDIO_AHBI_TIMEOUT_IRQ_RPM_ENABLE BIT[22]
        MSS_CONFIG_TIMEOUT_IRQ_RPM_ENABLE BIT[20]
        SNOC_S1_TIMEOUT_IRQ_RPM_ENABLE BIT[14]
        SNOC_S0_TIMEOUT_IRQ_RPM_ENABLE BIT[13]
        PCNOC_S7_TIMEOUT_IRQ_RPM_ENABLE BIT[7]
        PCNOC_S6_TIMEOUT_IRQ_RPM_ENABLE BIT[6]
        PCNOC_S5_TIMEOUT_IRQ_RPM_ENABLE BIT[5]
        PCNOC_S4_TIMEOUT_IRQ_RPM_ENABLE BIT[4]
        PCNOC_S3_TIMEOUT_IRQ_RPM_ENABLE BIT[3]
        PCNOC_S2_TIMEOUT_IRQ_RPM_ENABLE BIT[2]
        PCNOC_S1_TIMEOUT_IRQ_RPM_ENABLE BIT[1]
        PCNOC_S0_TIMEOUT_IRQ_RPM_ENABLE BIT[0]

TIMEOUT_INTR_APSS_ENABLE ADDRESS 0x16040 RW
TIMEOUT_INTR_APSS_ENABLE RESET_VALUE 0x00000000
        ULTAUDIO_AHBI_TIMEOUT_IRQ_APSS_ENABLE BIT[22]
        MSS_CONFIG_TIMEOUT_IRQ_APSS_ENABLE BIT[20]
        SNOC_S1_TIMEOUT_IRQ_APSS_ENABLE BIT[14]
        SNOC_S0_TIMEOUT_IRQ_APSS_ENABLE BIT[13]
        PCNOC_S7_TIMEOUT_IRQ_APSS_ENABLE BIT[7]
        PCNOC_S6_TIMEOUT_IRQ_APSS_ENABLE BIT[6]
        PCNOC_S5_TIMEOUT_IRQ_APSS_ENABLE BIT[5]
        PCNOC_S4_TIMEOUT_IRQ_APSS_ENABLE BIT[4]
        PCNOC_S3_TIMEOUT_IRQ_APSS_ENABLE BIT[3]
        PCNOC_S2_TIMEOUT_IRQ_APSS_ENABLE BIT[2]
        PCNOC_S1_TIMEOUT_IRQ_APSS_ENABLE BIT[1]
        PCNOC_S0_TIMEOUT_IRQ_APSS_ENABLE BIT[0]

TIMEOUT_INTR_MSS_ENABLE ADDRESS 0x16060 RW
TIMEOUT_INTR_MSS_ENABLE RESET_VALUE 0x00000000
        ULTAUDIO_AHBI_TIMEOUT_IRQ_MSS_ENABLE BIT[22]
        MSS_CONFIG_TIMEOUT_IRQ_MSS_ENABLE BIT[20]
        SNOC_S1_TIMEOUT_IRQ_MSS_ENABLE BIT[14]
        SNOC_S0_TIMEOUT_IRQ_MSS_ENABLE BIT[13]
        PCNOC_S7_TIMEOUT_IRQ_MSS_ENABLE BIT[7]
        PCNOC_S6_TIMEOUT_IRQ_MSS_ENABLE BIT[6]
        PCNOC_S5_TIMEOUT_IRQ_MSS_ENABLE BIT[5]
        PCNOC_S4_TIMEOUT_IRQ_MSS_ENABLE BIT[4]
        PCNOC_S3_TIMEOUT_IRQ_MSS_ENABLE BIT[3]
        PCNOC_S2_TIMEOUT_IRQ_MSS_ENABLE BIT[2]
        PCNOC_S1_TIMEOUT_IRQ_MSS_ENABLE BIT[1]
        PCNOC_S0_TIMEOUT_IRQ_MSS_ENABLE BIT[0]

PRONTO_BUS_TIMEOUT_RESET ADDRESS 0x16070 RW
PRONTO_BUS_TIMEOUT_RESET RESET_VALUE 0x00000000
        WCSS_BUS_TIMEOUT_NOC_SOFT_RESET BIT[0]

CRYPTO0_HALTREQ ADDRESS 0x17000 RW
CRYPTO0_HALTREQ RESET_VALUE 0x00000000
        CRYPTO0_HALTREQ BIT[0]

CRYPTO0_HALTACK ADDRESS 0x17004 R
CRYPTO0_HALTACK RESET_VALUE 0x00000000
        CRYPTO0_HALTACK BIT[0]

CRYPTO0_MASTER_IDLE ADDRESS 0x17008 R
CRYPTO0_MASTER_IDLE RESET_VALUE 0x00000000
        CRYPTO0_MASTER_IDLE BIT[0]

MSSQ6_HALTREQ ADDRESS 0x18000 RW
MSSQ6_HALTREQ RESET_VALUE 0x00000000
        MSSQ6_HALTREQ BIT[0]

MSSQ6_HALTACK ADDRESS 0x18004 R
MSSQ6_HALTACK RESET_VALUE 0x00000000
        MSSQ6_HALTACK BIT[0]

MSSQ6_MASTER_IDLE ADDRESS 0x18008 R
MSSQ6_MASTER_IDLE RESET_VALUE 0x00000001
        MSSQ6_MASTER_IDLE BIT[0]

MSSQ6_POWER_STATE ADDRESS 0x18010 R
MSSQ6_POWER_STATE RESET_VALUE 0x00000000
        MSSQ6_POWER_STATE BIT[0]

MSS_MODEM_HALTREQ ADDRESS 0x19000 RW
MSS_MODEM_HALTREQ RESET_VALUE 0x00000000
        MSS_MODEM_HALTREQ BIT[0]

MSS_MODEM_HALTACK ADDRESS 0x19004 R
MSS_MODEM_HALTACK RESET_VALUE 0x00000001
        MSS_MODEM_HALTACK BIT[0]

MSS_MODEM_MASTER_IDLE ADDRESS 0x19008 R
MSS_MODEM_MASTER_IDLE RESET_VALUE 0x00000001
        MSS_MODEM_MASTER_IDLE BIT[0]

MSS_NC_HALTREQ ADDRESS 0x1A000 RW
MSS_NC_HALTREQ RESET_VALUE 0x00000000
        MSS_NC_HALTREQ BIT[0]

MSS_NC_HALTACK ADDRESS 0x1A004 R
MSS_NC_HALTACK RESET_VALUE 0x00000000
        MSS_NC_HALTACK BIT[0]

MSS_NC_MASTER_IDLE ADDRESS 0x1A008 R
MSS_NC_MASTER_IDLE RESET_VALUE 0x00000001
        MSS_NC_MASTER_IDLE BIT[0]

WCSS_HALTREQ ADDRESS 0x1B000 RW
WCSS_HALTREQ RESET_VALUE 0x00000000
        WCSS_HALTREQ BIT[0]

WCSS_HALTACK ADDRESS 0x1B004 R
WCSS_HALTACK RESET_VALUE 0x00000000
        WCSS_HALTACK BIT[0]

WCSS_MASTER_IDLE ADDRESS 0x1B008 R
WCSS_MASTER_IDLE RESET_VALUE 0x00000001
        WCSS_MASTER_IDLE BIT[0]

SDC1_HALTREQ ADDRESS 0x1C000 RW
SDC1_HALTREQ RESET_VALUE 0x00000000
        SDC1_HALTREQ BIT[0]

SDC1_HALTACK ADDRESS 0x1C004 R
SDC1_HALTACK RESET_VALUE 0x00000000
        SDC1_HALTACK BIT[0]

SDC1_MASTER_IDLE ADDRESS 0x1C008 R
SDC1_MASTER_IDLE RESET_VALUE 0x00000001
        SDC1_MASTER_IDLE BIT[0]

SDC2_HALTREQ ADDRESS 0x1D000 RW
SDC2_HALTREQ RESET_VALUE 0x00000000
        SDC2_HALTREQ BIT[0]

SDC2_HALTACK ADDRESS 0x1D004 R
SDC2_HALTACK RESET_VALUE 0x00000000
        SDC2_HALTACK BIT[0]

SDC2_MASTER_IDLE ADDRESS 0x1D008 R
SDC2_MASTER_IDLE RESET_VALUE 0x00000001
        SDC2_MASTER_IDLE BIT[0]

ULT_AUDIO_CORE_ABORT_REQ ADDRESS 0x1E000 RW
ULT_AUDIO_CORE_ABORT_REQ RESET_VALUE 0x00000000
        ULT_AUDIO_CORE_ABORT_REQ BIT[0]

ULT_AUDIO_CORE_ABORT_ACK ADDRESS 0x1E004 R
ULT_AUDIO_CORE_ABORT_ACK RESET_VALUE 0x00000000
        ULT_AUDIO_CORE_ABORT_ACK BIT[0]

TCSR_S1LM_APPS_TO_MODEM_INT ADDRESS 0x1F000 RW
TCSR_S1LM_APPS_TO_MODEM_INT RESET_VALUE 0x00000000
        SPARE_REG0 BIT[31:1]
        TCSR_S1LM_APPS_TO_MODEM_INT BIT[0]

TCSR_S1LM_APPS_TO_MODEM_INT_DATA ADDRESS 0x1F004 RW
TCSR_S1LM_APPS_TO_MODEM_INT_DATA RESET_VALUE 0x00000000
        TCSR_S1LM_APPS_TO_MODEM_INT_DATA BIT[31:0]

SPARE_REG2 ADDRESS 0x1F008 RW
SPARE_REG2 RESET_VALUE 0x00000000
        SPARE_REG2 BIT[31:0]

SPARE_REG3 ADDRESS 0x1F00C RW
SPARE_REG3 RESET_VALUE 0x00000000
        SPARE_REG3 BIT[31:0]

PNOC_SNOC_MEMTYPE ADDRESS 0x20000 RW
PNOC_SNOC_MEMTYPE RESET_VALUE 0x0000000A
        MEM_TYPE_SEL BIT[8]
        INNERSHARED_VALUE BIT[4]
        SHARED_VALUE BIT[3]
        MEM_TYPE_VALUE BIT[2:0]

CRYPTO0_CRYPTO_TOP BASE 0x60700000 crypto0_crypto_topaddr 31:0

crypto MODULE OFFSET=CRYPTO0_CRYPTO_TOP+0x0003A000 MAX=CRYPTO0_CRYPTO_TOP+0x0003FFFF APRE=CRYPTO0_ SPRE=CRYPTO0_ FPRE=CRYPTO0_ BPRE=CRYPTO0_ ABPRE=CRYPTO0_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.CRYPTO0_CRYPTO_TOP.CRYPTO
CRYPTO_VERSION ADDRESS 0x0000 R
CRYPTO_VERSION RESET_VALUE 0x05030003
        MAJ_VER BIT[31:24]
        MIN_VER BIT[23:16]
        STEP_VER BIT[15:0]

CRYPTO_DATA_INn(n):(0)-(3) ARRAY 0x00000010+0x4*n
CRYPTO_DATA_IN0 ADDRESS 0x0010 W
CRYPTO_DATA_IN0 RESET_VALUE 0x00000000
        DATA_IN BIT[31:0]

CRYPTO_DATA_OUTn(n):(0)-(3) ARRAY 0x00000020+0x4*n
CRYPTO_DATA_OUT0 ADDRESS 0x0020 R
CRYPTO_DATA_OUT0 RESET_VALUE 0x00000000
        DATA_OUT BIT[31:0]

CRYPTO_STATUS ADDRESS 0x0100 RW
CRYPTO_STATUS RESET_VALUE 0xXXXXXXXX
        MAC_FAILED BIT[31]
        DOUT_SIZE_AVAIL BIT[30:26]
        DIN_SIZE_AVAIL BIT[25:21]
        HSD_ERR BIT[20]
        ACCESS_VIOL BIT[19]
        PIPE_ACTIVE_ERR BIT[18]
        CFG_CHNG_ERR BIT[17]
        DOUT_ERR BIT[16]
        DIN_ERR BIT[15]
        AXI_ERR BIT[14]
        CRYPTO_STATE BIT[13:10]
                IDLE VALUE 0x0
                LOCKED VALUE 0x1
                LOAD_ENCR_PIPE_KEYS VALUE 0x2
                LOAD_AUTH_PIPE_KEYS VALUE 0x3
                GO_RECEIVED VALUE 0x4
                PROCESSING VALUE 0x5
                RESULTS_DUMP VALUE 0x6
                RESULTS_DUMP_PAD VALUE 0x7
                CONTEXT_CLEARING VALUE 0x8
                FINAL_READS VALUE 0x9
                UNLOCKING VALUE 0xA
        ENCR_BUSY BIT[9]
        AUTH_BUSY BIT[8]
        DOUT_INTR BIT[7]
        DIN_INTR BIT[6]
        OP_DONE_INTR BIT[5]
        ERR_INTR BIT[4]
        DOUT_RDY BIT[3]
        DIN_RDY BIT[2]
        OPERATION_DONE BIT[1]
        SW_ERR BIT[0]

CRYPTO_STATUS2 ADDRESS 0x0104 RW
CRYPTO_STATUS2 RESET_VALUE 0xX000000X
        BIST_ERROR BIT[31]
        BIST_BUSY BIT[30]
        AXI_EXTRA BIT[1]
        LOCKED BIT[0]

CRYPTO_BIST_STATUS ADDRESS 0x0114 R
CRYPTO_BIST_STATUS RESET_VALUE 0x00000XXX
        BIST_HMAC_SHA_2_ERR BIT[11]
        BIST_HMAC_SHA_1_ERR BIT[10]
        BIST_CCM_AES_256_DEC_ERR BIT[9]
        BIST_CCM_AES_256_ENC_ERR BIT[8]
        BIST_CMAC_AES_256_ERR BIT[7]
        BIST_CMAC_AES_128_ERR BIT[6]
        BIST_TDES_DEC_ERR BIT[5]
        BIST_TDES_ENC_ERR BIT[4]
        BIST_AES_256_DEC_ERR BIT[3]
        BIST_AES_256_ENC_ERR BIT[2]
        BIST_AES_128_DEC_ERR BIT[1]
        BIST_AES_128_ENC_ERR BIT[0]

CRYPTO_BIST_FINISH ADDRESS 0x0118 R
CRYPTO_BIST_FINISH RESET_VALUE 0x00000XXX
        BIST_HMAC_SHA_2_FIN BIT[11]
        BIST_HMAC_SHA_1_FIN BIT[10]
        BIST_CCM_AES_256_DEC_FIN BIT[9]
        BIST_CCM_AES_256_ENC_FIN BIT[8]
        BIST_CMAC_AES_256_FIN BIT[7]
        BIST_CMAC_AES_128_FIN BIT[6]
        BIST_TDES_DEC_FIN BIT[5]
        BIST_TDES_ENC_FIN BIT[4]
        BIST_AES_256_DEC_FIN BIT[3]
        BIST_AES_256_ENC_FIN BIT[2]
        BIST_AES_128_DEC_FIN BIT[1]
        BIST_AES_128_ENC_FIN BIT[0]

CRYPTO_ENGINES_AVAIL ADDRESS 0x0108 R
CRYPTO_ENGINES_AVAIL RESET_VALUE 0xXXXXXXXX
        ZUC_ENABLE BIT[28]
        AUTH_ZUC_SEL BIT[27]
        ENCR_ZUC_SEL BIT[26]
        MAX_AXI_RD_BEATS BIT[25:19]
        MAX_AXI_WR_BEATS BIT[18:13]
        NUM_BAM_PIPE_SETS BIT[12:9]
        AUTH_KASUMI_SEL BIT[8]
        AUTH_SNOW3G_SEL BIT[7]
        AUTH_AES_SEL BIT[6]
        AUTH_SHA512_SEL BIT[5]
        AUTH_SHA_SEL BIT[4]
        ENCR_KASUMI_SEL BIT[3]
        ENCR_SNOW3G_SEL BIT[2]
        ENCR_DES_SEL BIT[1]
        ENCR_AES_SEL BIT[0]

CRYPTO_FIFO_SIZES ADDRESS 0x010C R
CRYPTO_FIFO_SIZES RESET_VALUE 0x0000XXXX
        ENG_DOUT_FIFO_DEPTH BIT[15:8]
        ENG_DIN_FIFO_DEPTH BIT[7:0]

CRYPTO_SEG_SIZE ADDRESS 0x0110 RW
CRYPTO_SEG_SIZE RESET_VALUE 0x00000000
        SEG_SIZE BIT[31:0]

CRYPTO_GOPROC ADDRESS 0x0120 W
CRYPTO_GOPROC RESET_VALUE 0x00000000
        RESULTS_DUMP BIT[2]
        CLR_CNTXT BIT[1]
        GO BIT[0]

CRYPTO_GOPROC_QC_KEY ADDRESS 0x1000 W
CRYPTO_GOPROC_QC_KEY RESET_VALUE 0x00000000
        RESULTS_DUMP BIT[2]
        CLR_CNTXT BIT[1]
        GO BIT[0]

CRYPTO_GOPROC_OEM_KEY ADDRESS 0x2000 W
CRYPTO_GOPROC_OEM_KEY RESET_VALUE 0x00000000
        RESULTS_DUMP BIT[2]
        CLR_CNTXT BIT[1]
        GO BIT[0]

CRYPTO_ENCR_SEG_CFG ADDRESS 0x0200 RW
CRYPTO_ENCR_SEG_CFG RESET_VALUE 0x00000000
        ODD_KEY_SEL BIT[18]
                EVEN VALUE 0x0
                ODD VALUE 0x1
        KEYSTREAM_ENABLE BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        F8_DIRECTION BIT[16]
                UPLINK VALUE 0x0
                DOWNLINK VALUE 0x1
        USE_PIPE_KEY_ENCR BIT[15]
                USE_KEY_REGISTERS VALUE 0x0
                USE_PIPE_KEY VALUE 0x1
        USE_HW_KEY_ENCR BIT[14]
                USE_KEY_REGISTERS VALUE 0x0
                USE_HW_KEY VALUE 0x1
        LAST BIT[13]
        CNTR_ALG BIT[12:11]
                NIST_800_32A VALUE 0x0
        ENCODE BIT[10]
        ENCR_MODE BIT[9:6]
                ECB VALUE 0x0
                CBC VALUE 0x1
                CTR VALUE 0x2
                XTS VALUE 0x3
                CCM VALUE 0x4
                IDSA VALUE 0x5
        ENCR_KEY_SZ BIT[5:3]
                SINGLE_DES VALUE 0x0
                TRIPLE_DES VALUE 0x1
                AES128 VALUE 0x0
                AES256 VALUE 0x2
        ENCR_ALG BIT[2:0]
                NONE VALUE 0x0
                DES VALUE 0x1
                AES VALUE 0x2
                KASUMI VALUE 0x4
                SNOW3G VALUE 0x5
                ZUC VALUE 0x6

CRYPTO_ENCR_SEG_SIZE ADDRESS 0x0204 RW
CRYPTO_ENCR_SEG_SIZE RESET_VALUE 0x00000000
        ENCR_SIZE BIT[31:0]

CRYPTO_ENCR_SEG_START ADDRESS 0x0208 RW
CRYPTO_ENCR_SEG_START RESET_VALUE 0x00000000
        ENCR_START BIT[31:0]

CRYPTO_ENCR_KEYn(n):(0)-(7) ARRAY 0x00003000+0x4*n
CRYPTO_ENCR_KEY0 ADDRESS 0x3000 W
CRYPTO_ENCR_KEY0 RESET_VALUE 0x00000000
        CRYPTO_ENCR_KEY BIT[31:0]

CRYPTO_ENCR_PIPEm_KEYn(m,n):(0,0)-(3,7) ARRAY 0x00004000+0x20*m+0x4*n
CRYPTO_ENCR_PIPE0_KEY0 ADDRESS 0x4000 W
CRYPTO_ENCR_PIPE0_KEY0 RESET_VALUE 0x00000000
        CRYPTO_ENCR_PIPE_KEY BIT[31:0]

CRYPTO_ENCR_XTS_KEYn(n):(0)-(7) ARRAY 0x00003020+0x4*n
CRYPTO_ENCR_XTS_KEY0 ADDRESS 0x3020 W
CRYPTO_ENCR_XTS_KEY0 RESET_VALUE 0x00000000
        CRYPTO_ENCR_XTS_KEY BIT[31:0]

CRYPTO_ENCR_PIPEm_XTS_KEYn(m,n):(0,0)-(3,7) ARRAY 0x00004200+0x20*m+0x4*n
CRYPTO_ENCR_PIPE0_XTS_KEY0 ADDRESS 0x4200 W
CRYPTO_ENCR_PIPE0_XTS_KEY0 RESET_VALUE 0x00000000
        CRYPTO_ENCR_PIPE_XTS_KEY BIT[31:0]

CRYPTO_ENCR_PIPEm_ODD_KEYn(m,n):(0,0)-(3,7) ARRAY 0x00004400+0x20*m+0x4*n
CRYPTO_ENCR_PIPE0_ODD_KEY0 ADDRESS 0x4400 W
CRYPTO_ENCR_PIPE0_ODD_KEY0 RESET_VALUE 0x00000000
        CRYPTO_ENCR_PIPE_ODD_KEY BIT[31:0]

CRYPTO_ENCR_PIPEm_XTS_ODD_KEYn(m,n):(0,0)-(3,7) ARRAY 0x00004600+0x20*m+0x4*n
CRYPTO_ENCR_PIPE0_XTS_ODD_KEY0 ADDRESS 0x4600 W
CRYPTO_ENCR_PIPE0_XTS_ODD_KEY0 RESET_VALUE 0x00000000
        CRYPTO_ENCR_PIPE_XTS_ODD_KEY BIT[31:0]

CRYPTO_ENCR_CNTR0_IV0 ADDRESS 0x020C RW
CRYPTO_ENCR_CNTR0_IV0 RESET_VALUE 0x00000000
        CRYPTO_CNTR0_IV0 BIT[31:0]

CRYPTO_ENCR_CNTR1_IV1 ADDRESS 0x0210 RW
CRYPTO_ENCR_CNTR1_IV1 RESET_VALUE 0x00000000
        CRYPTO_CNTR1_IV1 BIT[31:0]

CRYPTO_ENCR_CNTR2_IV2 ADDRESS 0x0214 RW
CRYPTO_ENCR_CNTR2_IV2 RESET_VALUE 0x00000000
        CRYPTO_CNTR2_IV2 BIT[31:0]

CRYPTO_ENCR_CNTR3_IV3 ADDRESS 0x0218 RW
CRYPTO_ENCR_CNTR3_IV3 RESET_VALUE 0x00000000
        CRYPTO_CNTR3_IV3 BIT[31:0]

CRYPTO_ENCR_CNTR_MASK ADDRESS 0x021C RW
CRYPTO_ENCR_CNTR_MASK RESET_VALUE 0xFFFFFFFF
        CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CNTR_MASK2 ADDRESS 0x0234 RW
CRYPTO_ENCR_CNTR_MASK2 RESET_VALUE 0x00000000
        CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CNTR_MASK1 ADDRESS 0x0238 RW
CRYPTO_ENCR_CNTR_MASK1 RESET_VALUE 0x00000000
        CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CNTR_MASK0 ADDRESS 0x023C RW
CRYPTO_ENCR_CNTR_MASK0 RESET_VALUE 0x00000000
        CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CCM_INIT_CNTRn(n):(0)-(3) ARRAY 0x00000220+0x4*n
CRYPTO_ENCR_CCM_INIT_CNTR0 ADDRESS 0x0220 RW
CRYPTO_ENCR_CCM_INIT_CNTR0 RESET_VALUE 0x00000000
        CCM_INIT_CNTR BIT[31:0]

CRYPTO_ENCR_XTS_DU_SIZE ADDRESS 0x0230 RW
CRYPTO_ENCR_XTS_DU_SIZE RESET_VALUE 0x00000200
        DU_SIZE BIT[19:0]

CRYPTO_AUTH_SEG_CFG ADDRESS 0x0300 RW
CRYPTO_AUTH_SEG_CFG RESET_VALUE 0x00000000
        COMP_EXP_MAC BIT[24]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        F9_DIRECTION BIT[23]
                UPLINK VALUE 0x0
                DOWNLINK VALUE 0x1
        AUTH_NONCE_NUM_WORDS BIT[22:20]
        USE_PIPE_KEY_AUTH BIT[19]
                USE_KEY_REGISTERS VALUE 0x0
                USE_PIPE_KEY VALUE 0x1
        USE_HW_KEY_AUTH BIT[18]
                USE_KEY_REGISTERS VALUE 0x0
                USE_HW_KEY VALUE 0x1
        FIRST BIT[17]
        LAST BIT[16]
        AUTH_POS BIT[15:14]
                BEFORE_ENCRYPTION VALUE 0x0
                AFTER_ENCRYPTION VALUE 0x1
        AUTH_SIZE BIT[13:9]
                SHA1 VALUE 0x00
                SHA256 VALUE 0x01
                ENUM_1_BYTES VALUE 0x00
                ENUM_2_BYTES VALUE 0x01
                ENUM_3_BYTES VALUE 0x02
                ENUM_4_BYTES VALUE 0x03
                ENUM_5_BYTES VALUE 0x04
                ENUM_6_BYTES VALUE 0x05
                ENUM_7_BYTES VALUE 0x06
                ENUM_8_BYTES VALUE 0x07
                ENUM_9_BYTES VALUE 0x08
                ENUM_10_BYTES VALUE 0x09
                ENUM_11_BYTES VALUE 0x0A
                ENUM_12_BYTES VALUE 0x0B
                ENUM_13_BYTES VALUE 0x0C
                ENUM_14_BYTES VALUE 0x0D
                ENUM_15_BYTES VALUE 0x0E
                ENUM_16_BYTES VALUE 0x0F
        AUTH_MODE BIT[8:6]
                HASH VALUE 0x0
                HMAC VALUE 0x1
                CCM VALUE 0x0
                CMAC VALUE 0x1
        AUTH_KEY_SZ BIT[5:3]
                AES128 VALUE 0x0
                AES256 VALUE 0x2
        AUTH_ALG BIT[2:0]
                NONE VALUE 0x0
                SHA VALUE 0x1
                AES VALUE 0x2
                KASUMI VALUE 0x3
                SNOW3G VALUE 0x4
                ZUC VALUE 0x5

CRYPTO_AUTH_SEG_SIZE ADDRESS 0x0304 RW
CRYPTO_AUTH_SEG_SIZE RESET_VALUE 0x00000000
        AUTH_SIZE BIT[31:0]

CRYPTO_AUTH_SEG_START ADDRESS 0x0308 RW
CRYPTO_AUTH_SEG_START RESET_VALUE 0x00000000
        AUTH_START BIT[31:0]

CRYPTO_AUTH_KEYn(n):(0)-(15) ARRAY 0x00003040+0x4*n
CRYPTO_AUTH_KEY0 ADDRESS 0x3040 W
CRYPTO_AUTH_KEY0 RESET_VALUE 0x00000000
        CRYPTO_AUTH_KEY BIT[31:0]

CRYPTO_AUTH_PIPEm_KEYn(m,n):(0,0)-(3,15) ARRAY 0x00004800+0x80*m+0x4*n
CRYPTO_AUTH_PIPE0_KEY0 ADDRESS 0x4800 W
CRYPTO_AUTH_PIPE0_KEY0 RESET_VALUE 0x00000000
        CRYPTO_AUTH_PIPE_KEY BIT[31:0]

CRYPTO_AUTH_IVn(n):(0)-(7) ARRAY 0x00000310+0x4*n
CRYPTO_AUTH_IV0 ADDRESS 0x0310 RW
CRYPTO_AUTH_IV0 RESET_VALUE 0x00000000
        AUTH_IVN BIT[31:0]

CRYPTO_AUTH_INFO_NONCEn(n):(0)-(3) ARRAY 0x00000350+0x4*n
CRYPTO_AUTH_INFO_NONCE0 ADDRESS 0x0350 RW
CRYPTO_AUTH_INFO_NONCE0 RESET_VALUE 0x00000000
        CTRL_INFO_NONCE BIT[31:0]

CRYPTO_AUTH_BYTECNT0 ADDRESS 0x0390 RW
CRYPTO_AUTH_BYTECNT0 RESET_VALUE 0x00000000
        AUTH_BYTECNT0 BIT[31:0]

CRYPTO_AUTH_BYTECNT1 ADDRESS 0x0394 RW
CRYPTO_AUTH_BYTECNT1 RESET_VALUE 0x00000000
        AUTH_BYTECNT1 BIT[31:0]

CRYPTO_AUTH_EXP_MACn(n):(0)-(7) ARRAY 0x000003A0+0x4*n
CRYPTO_AUTH_EXP_MAC0 ADDRESS 0x03A0 RW
CRYPTO_AUTH_EXP_MAC0 RESET_VALUE 0x00000000
        EXP_MAC BIT[31:0]

CRYPTO_CONFIG ADDRESS 0x0400 RW
CRYPTO_CONFIG RESET_VALUE 0x000E001F
        REQ_SIZE BIT[20:17]
                ENUM_1_BEAT VALUE 0x0
                ENUM_2_BEATS VALUE 0x1
                ENUM_3_BEATS VALUE 0x2
                ENUM_4_BEATS VALUE 0x3
                ENUM_5_BEATS VALUE 0x4
                ENUM_6_BEATS VALUE 0x5
                ENUM_7_BEATS VALUE 0x6
                ENUM_8_BEATS VALUE 0x7
                ENUM_9_BEATS VALUE 0x8
                ENUM_10_BEATS VALUE 0x9
                ENUM_11_BEATS VALUE 0xA
                ENUM_12_BEATS VALUE 0xB
                ENUM_13_BEATS VALUE 0xC
                ENUM_14_BEATS VALUE 0xD
                ENUM_15_BEATS VALUE 0xE
                ENUM_16_BEATS VALUE 0xF
        MAX_QUEUED_REQS BIT[16:14]
                ENUM_1_REQS VALUE 0x0
                ENUM_2_REQS VALUE 0x1
                ENUM_3_REQS VALUE 0x2
        IRQ_ENABLE BIT[13:10]
        LITTLE_ENDIAN_MODE BIT[9]
        PIPE_SET_SELECT BIT[8:5]
        HIGH_SPD_DATA_EN_N BIT[4]
        MASK_DOUT_INTR BIT[3]
        MASK_DIN_INTR BIT[2]
        MASK_OP_DONE_INTR BIT[1]
        MASK_ERR_INTR BIT[0]

CRYPTO_DEBUG_ENABLE ADDRESS 0x5000 RW
CRYPTO_DEBUG_ENABLE RESET_VALUE 0x00000000
        DBG_EN BIT[9]
        MAXI2AXI_DBG_SEL BIT[8:6]
        DBG_SEL BIT[5:0]
                DEBUG_DISABLED VALUE 0x00
                AUTH_STATE VALUE 0x01
                ENCR_STATE VALUE 0x02
                HSD_CTRL_STATE VALUE 0x03
                HSD_DIN_SEG_CNTR VALUE 0x04
                HSD_DOUT_SEG_CNTR VALUE 0x05
                HSD_DIN_PIPE_AVAIL VALUE 0x06
                HSD_DOUT_PIPE_AVAIL VALUE 0x07
                AXI_STATE VALUE 0x08
                ENCR_DES_SEG_CNTR VALUE 0x09
                ENCR_DES_TOTAL_CNTR VALUE 0x0A
                ENCR_AES_SEG_CNTR VALUE 0x0B
                ENCR_AES_DU_CNTR VALUE 0x0C
                ENCR_AES_TOTAL_CNTR VALUE 0x0D
                ENCR_F8_SEG_CNTR VALUE 0x0E
                ENCR_F8_TOTAL_CNTR VALUE 0x0F
                ENCR_RND_CNTRS VALUE 0x10
                AUTH_AES_SEG_CNTR VALUE 0x11
                AUTH_AES_TOTAL_CNTR VALUE 0x12
                AUTH_PAD_SEG_CNTR VALUE 0x13
                AUTH_PAD_TOTAL_CNTR VALUE 0x14
                AUTH_F9_SEG_CNTR VALUE 0x15
                AUTH_F9_TOTAL_CNTR VALUE 0x16
                AUTH_RND_CNTRS VALUE 0x17
                ENCR_FIFO_LEVELS VALUE 0x18
                AUTH_FIFO_LEVELS VALUE 0x19
                ENGINE_FIFO_LEVELS VALUE 0x1A
                AHB2AHB_SLAVE VALUE 0x1B
                AHB2AHB_MASTER VALUE 0x1C
                MAXI2AXI_DBG VALUE 0x1D
                BIST VALUE 0x1F

CRYPTO_DEBUG ADDRESS 0x5004 R
CRYPTO_DEBUG RESET_VALUE 0x00000000
        DEBUG_DISABLED BIT[31:0]

CRYPTO_PWR_CTRL ADDRESS 0x5008 RW
CRYPTO_PWR_CTRL RESET_VALUE 0x00000000
        AUTO_SHUTDOWN_EN BIT[0]

bam MODULE OFFSET=CRYPTO0_CRYPTO_TOP+0x00004000 MAX=CRYPTO0_CRYPTO_TOP+0x00023FFF APRE=CRYPTO0_CRYPTO_ SPRE=CRYPTO0_CRYPTO_ FPRE=CRYPTO0_CRYPTO_ BPRE=CRYPTO0_CRYPTO_ ABPRE=CRYPTO0_CRYPTO_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.CRYPTO0_CRYPTO_TOP.BAM
BAM_CTRL ADDRESS 0x0000 RW
BAM_CTRL RESET_VALUE 0x00020000
        BAM_MESS_ONLY_CANCEL_WB BIT[20]
        CACHE_MISS_ERR_RESP_EN BIT[19]
        LOCAL_CLK_GATING BIT[18:17]
        IBC_DISABLE BIT[16]
        BAM_CACHED_DESC_STORE BIT[15]
        BAM_DESC_CACHE_SEL BIT[14:13]
        BAM_TESTBUS_SEL BIT[11:5]
        BAM_EN_ACCUM BIT[4]
        BAM_EN BIT[1]
        BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x0040 R
BAM_TIMER RESET_VALUE 0x00000000
        TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x0044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
        TIMER_RST BIT[31]
        TIMER_RUN BIT[30]
        TIMER_MODE BIT[29]
        TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
        CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x0014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
        BAM_TIMER_IRQ BIT[4]
        BAM_EMPTY_IRQ BIT[3]
        BAM_ERROR_IRQ BIT[2]
        BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
        BAM_TIMER_CLR BIT[4]
        BAM_EMPTY_CLR BIT[3]
        BAM_ERROR_CLR BIT[2]
        BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
        BAM_TIMER_EN BIT[4]
        BAM_EMPTY_EN BIT[3]
        BAM_ERROR_EN BIT[2]
        BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
        AOS_OVERFLOW_PRVNT BIT[31]
        MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
        MULTIPLE_EVENTS_SIZE_EN BIT[29]
        BAM_ZLT_W_CD_SUPPORT BIT[28]
        BAM_CD_ENABLE BIT[27]
        BAM_AU_ACCUMED BIT[26]
        BAM_PSM_P_HD_DATA BIT[25]
        BAM_REG_P_EN BIT[24]
        BAM_WB_DSC_AVL_P_RST BIT[23]
        BAM_WB_RETR_SVPNT BIT[22]
        BAM_WB_CSW_ACK_IDL BIT[21]
        BAM_WB_BLK_CSW BIT[20]
        BAM_WB_P_RES BIT[19]
        BAM_SI_P_RES BIT[18]
        BAM_AU_P_RES BIT[17]
        BAM_PSM_P_RES BIT[16]
        BAM_PSM_CSW_REQ BIT[15]
        BAM_SB_CLK_REQ BIT[14]
        BAM_IBC_DISABLE BIT[13]
        BAM_NO_EXT_P_RST BIT[12]
        BAM_FULL_PIPE BIT[11]
        BAM_ADML_SYNC_BRIDGE BIT[3]
        BAM_PIPE_CNFG BIT[2]
        BAM_ADML_DEEP_CONS_FIFO BIT[1]
        BAM_ADML_INCR4_EN_N BIT[0]

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x0000000F
        SUP_GRP_LOCKER_RST_SUPPORT BIT[3]
        ACTIVE_PIPE_RST_SUPPORT BIT[2]
        NO_SW_OFFSET_REVERT_BACK BIT[1]
        CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

BAM_REVISION ADDRESS 0x1000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
        INACTIV_TMR_BASE BIT[31:24]
        CMD_DESC_EN BIT[23]
        DESC_CACHE_DEPTH BIT[22:21]
        NUM_INACTIV_TMRS BIT[20]
        INACTIV_TMRS_EXST BIT[19]
        HIGH_FREQUENCY_BAM BIT[18]
        BAM_HAS_NO_BYPASS BIT[17]
        SECURED BIT[16]
        USE_VMIDMT BIT[15]
        AXI_ACTIVE BIT[14]
        CE_BUFFER_SIZE BIT[13:12]
        NUM_EES BIT[11:8]
        REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070004
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x1008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
        BAM_NON_PIPE_GRP BIT[31:24]
        PERIPH_NON_PIPE_GRP BIT[23:16]
        BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
        BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
        SW_EVENTS_ZERO BIT[21]
        SW_EVENTS_SEL BIT[20:19]
        BAM_DATA_ERASE BIT[18]
        BAM_DATA_FLUSH BIT[17]
        BAM_CLK_ALWAYS_ON BIT[16]
        BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x1014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
        BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
        BAM_ERR_HVMID BIT[22:18]
        BAM_ERR_DIRECT_MODE BIT[17]
        BAM_ERR_HCID BIT[16:12]
        BAM_ERR_HPROT BIT[11:8]
        BAM_ERR_HBURST BIT[7:5]
        BAM_ERR_HSIZE BIT[4:3]
        BAM_ERR_HWRITE BIT[2]
        BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
        BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x2000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
        LOCK_EE_CTRL BIT[13]
        BAM_VMID BIT[12:8]
        BAM_RST_BLOCK BIT[7]
        BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(7) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
        BAM_P_VMID BIT[12:8]
        BAM_P_SUP_GROUP BIT[7:3]
        BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
        BAM_ENABLED BIT[31]
        P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(7) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
        P_LOCK_GROUP BIT[20:16]
        P_WRITE_NWD BIT[11]
        P_PREFETCH_LIMIT BIT[10:9]
        P_AUTO_EOB_SEL BIT[8:7]
        P_AUTO_EOB BIT[6]
        P_SYS_MODE BIT[5]
        P_SYS_STRM BIT[4]
        P_DIRECTION BIT[3]
        P_EN BIT[1]

BAM_P_RSTn(n):(0)-(7) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W
BAM_P_RST0 RESET_VALUE 0x00000000
        P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(7) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
        P_FORCE_DESC_FIFO_FULL BIT[4]
        P_PIPE_EMPTY BIT[3]
        P_LAST_DESC_ZLT BIT[2]
        P_PROD_HALTED BIT[1]
        P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(7) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
        P_HRESP_ERR_IRQ BIT[7]
        P_PIPE_RST_ERROR_IRQ BIT[6]
        P_TRNSFR_END_IRQ BIT[5]
        P_ERR_IRQ BIT[4]
        P_OUT_OF_DESC_IRQ BIT[3]
        P_WAKE_IRQ BIT[2]
        P_TIMER_IRQ BIT[1]
        P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(7) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
        P_HRESP_ERR_CLR BIT[7]
        P_PIPE_RST_ERROR_CLR BIT[6]
        P_TRNSFR_END_CLR BIT[5]
        P_ERR_CLR BIT[4]
        P_OUT_OF_DESC_CLR BIT[3]
        P_WAKE_CLR BIT[2]
        P_TIMER_CLR BIT[1]
        P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(7) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
        P_HRESP_ERR_EN BIT[7]
        P_PIPE_RST_ERROR_EN BIT[6]
        P_TRNSFR_END_EN BIT[5]
        P_ERR_EN BIT[4]
        P_OUT_OF_DESC_EN BIT[3]
        P_WAKE_EN BIT[2]
        P_TIMER_EN BIT[1]
        P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(7) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
        P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(7) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
        P_TIMER_RST BIT[31]
        P_TIMER_RUN BIT[30]
        P_TIMER_MODE BIT[29]
        P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(7) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_SB_UPDATED BIT[24]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(7) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
        BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
        BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
        BAM_P_SB_UPDATED BIT[26]
        BAM_P_NWD_TOGGLE BIT[25]
        BAM_P_NWD_TOGGLE_R BIT[24]
        BAM_P_WAIT_4_ACK BIT[23]
        BAM_P_ACK_TOGGLE BIT[22]
        BAM_P_ACK_TOGGLE_R BIT[21]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(7) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
        SW_OFST_IN_DESC BIT[31:16]
        SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(7) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
        AU_PSM_ACCUMED BIT[31:16]
        AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(7) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
        PSM_DESC_VALID BIT[31]
        PSM_DESC_IRQ BIT[30]
        PSM_DESC_IRQ_DONE BIT[29]
        PSM_GENERAL_BITS BIT[28:25]
        PSM_CONS_STATE BIT[24:22]
        PSM_PROD_SYS_STATE BIT[21:19]
        PSM_PROD_B2B_STATE BIT[18:16]
        PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(7) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(7) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
        PSM_DESC_OFST BIT[31:16]
        PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(7) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
        PSM_BLOCK_BYTE_CNT BIT[31:16]
        PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(7) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
        P_BYTES_CONSUMED BIT[31:16]
        P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(7) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(7) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
        P_DATA_FIFO_SIZE BIT[31:16]
        P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(7) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(7) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
        P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(7) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(7) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
        WB_ACCUMULATED BIT[31:16]
        DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(7) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
        RETR_DESC_OFST BIT[31:16]
        RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(7) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
        SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(7) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(7) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(7) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(7) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(7) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(7) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(7) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(7) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[3:0]

xpu2_bam MODULE OFFSET=CRYPTO0_CRYPTO_TOP+0x00002000 MAX=CRYPTO0_CRYPTO_TOP+0x00003FFF APRE=CRYPTO0_CRYPTO_BAM_ SPRE=CRYPTO0_CRYPTO_BAM_ FPRE=CRYPTO0_CRYPTO_BAM_ BPRE=CRYPTO0_CRYPTO_BAM_ ABPRE=CRYPTO0_CRYPTO_BAM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.CRYPTO0_CRYPTO_TOP.XPU2_BAM
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001414
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(20,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
        RWE BIT[31:0]

XPU_RGn_SCR(n):(0)-(20) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_RGn_MCR(n):(0)-(20) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

vmidmt_bam MODULE OFFSET=CRYPTO0_CRYPTO_TOP+0x00000000 MAX=CRYPTO0_CRYPTO_TOP+0x00000FFF APRE=CRYPTO0_CRYPTO_BAM_ SPRE=CRYPTO0_CRYPTO_BAM_ FPRE=CRYPTO0_CRYPTO_BAM_ BPRE=CRYPTO0_CRYPTO_BAM_ ABPRE=CRYPTO0_CRYPTO_BAM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.CRYPTO0_CRYPTO_TOP.VMIDMT_BAM
VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        SMCFCFG BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_SCR1 ADDRESS 0x0004 RW
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000F00
        GASRAE BIT[24]
        NSNUMSMRGO BIT[11:8]

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000809
        SES BIT[31]
        SMS BIT[27]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009400
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDX BIT[11:8]

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
        OAS BIT[7:4]
        IAS BIT[3:0]

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0009021F
        NUMMSDRB BIT[23:16]
        MSAE BIT[9]
        QRIBE BIT[8]
        NVMID BIT[7:0]

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
        SGFEA0 BIT[31:0]

VMIDMT_SGFSR ADDRESS 0x0048 RW
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[27:24]
        SSDINDEX BIT[19:16]
        STREAMINDEX BIT[3:0]

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        SMCFCFG BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000809
        SMS BIT[27]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDX BIT[11:8]

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
        OAS BIT[7:4]
        IAS BIT[3:0]

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0009021F
        NUMMSDRB BIT[23:16]
        MSAE BIT[9]
        QRIBE BIT[8]
        NVMID BIT[7:0]

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
        GFEA0 BIT[31:0]

VMIDMT_GFSR ADDRESS 0x0048 RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[27:24]
        SSDINDEX BIT[19:16]
        STREAMINDEX BIT[3:0]

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_VMIDMTACR ADDRESS 0x009C RW
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

VMIDMT_NSCR0 ADDRESS 0x0400 RW
VMIDMT_NSCR0 RESET_VALUE 0x00000111
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        SMCFCFG BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_NSCR2 ADDRESS 0x0408 RW
VMIDMT_NSCR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_NSACR ADDRESS 0x0410 RW
VMIDMT_NSACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_NSGFAR0 ADDRESS 0x0440 R
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
        GFEA0 BIT[31:0]

VMIDMT_NSGFSR ADDRESS 0x0448 RW
VMIDMT_NSGFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[27:24]
        SSDINDEX BIT[19:16]
        STREAMINDEX BIT[3:0]

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x0000FFFF
        RWE BIT[15:0]

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
        RWE BIT[8:0]

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
        CLKONOFFE BIT[2]
        BPMSACFG BIT[1]
        BPSMSACFG BIT[0]

VMIDMT_S2VRn(n):(0)-(8) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
        TRANSIENTCFG BIT[29:28]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR BIT[14:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        VMID BIT[4:0]

VMIDMT_AS2VRn(n):(0)-(8) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
        RCNSH BIT[30]
        RCISH BIT[29]
        RCOSH BIT[28]
        REQPRIORITYCFG BIT[4]
        REQPRIORITY BIT[1:0]

VMIDMT_SMRn(n):(0)-(8) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
        VALID BIT[31]
        MASK BIT[19:16]
        ID BIT[3:0]

DEHR_BIMC_WRAPPER BASE 0x604B0000 dehr_bimc_wrapperaddr 31:0

dehr_bimc MODULE OFFSET=DEHR_BIMC_WRAPPER+0x00002000 MAX=DEHR_BIMC_WRAPPER+0x00003FFF APRE=DEHR_BIMC_ SPRE=DEHR_BIMC_ FPRE=DEHR_BIMC_ BPRE=DEHR_BIMC_ ABPRE=DEHR_BIMC_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.DEHR_BIMC_WRAPPER.DEHR_BIMC
DEHR_HW_VERSION ADDRESS 0x0000 R
DEHR_HW_VERSION RESET_VALUE 0x00010100
        MAJOR BIT[23:16]
        MINOR BIT[15:8]
        STEP BIT[7:0]

DEHR_HW_INFO ADDRESS 0x0004 R
DEHR_HW_INFO RESET_VALUE 0x01000500
        MAJOR BIT[31:24]
        BRANCH BIT[23:16]
        MINOR BIT[15:8]
        ECO BIT[7:0]

DEHR_CGC_CFG ADDRESS 0x0010 RW
DEHR_CGC_CFG RESET_VALUE 0x00000000
        SW_CGC_DISABLE BIT[0]

DEHR_MSA_CFG ADDRESS 0x0104 R
DEHR_MSA_CFG RESET_VALUE 0x00000000
        MSA_DEHR_ENA BIT[4]
        MSA_DEHR_LOCK BIT[0]

DEHR_RAM_CFG ADDRESS 0x0140 RW
DEHR_RAM_CFG RESET_VALUE 0x00000000
        CFG_BASE_ADDR BIT[15:0]

DEHR_DMA_STATUS ADDRESS 0x0200 RW
DEHR_DMA_STATUS RESET_VALUE 0x00000000
        RESTORE_IN_PROGRESS BIT[20]
        RESTORE_DONE BIT[16]
        SAVE_IN_PROGRESS BIT[4]
        SAVE_DONE BIT[0]

DEHR_DBG_CFG ADDRESS 0x0400 RW
DEHR_DBG_CFG RESET_VALUE 0x00000000
        DBG_ENA BIT[0]

DEHR_SW_DMA_CFG ADDRESS 0x0404 RW
DEHR_SW_DMA_CFG RESET_VALUE 0x00000000
        SW_RESTORE_REQ BIT[8]
        SW_SAVE_REQ BIT[0]

DEHR_DBG_ADDR ADDRESS 0x0408 RW
DEHR_DBG_ADDR RESET_VALUE 0x00000000
        LINK_END_ADDR BIT[31:16]
        LINK_START_ADDR BIT[15:0]

DEHR_SEC_CFG ADDRESS 0x1000 RW
DEHR_SEC_CFG RESET_VALUE 0x00000000
        DEHR_ENA BIT[4]
        DEHR_LOCK BIT[0]

dehr_xpu MODULE OFFSET=DEHR_BIMC_WRAPPER+0x00000000 MAX=DEHR_BIMC_WRAPPER+0x000002FF APRE=DEHR_ SPRE=DEHR_ FPRE=DEHR_ BPRE=DEHR_ ABPRE=DEHR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.DEHR_BIMC_WRAPPER.DEHR_XPU
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001801
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(1,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_RGn_SCR(n):(0)-(1) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_RGn_MCR(n):(0)-(1) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

dehr_vmidmt MODULE OFFSET=DEHR_BIMC_WRAPPER+0x00001000 MAX=DEHR_BIMC_WRAPPER+0x00001FFF APRE=DEHR_ SPRE=DEHR_ FPRE=DEHR_ BPRE=DEHR_ ABPRE=DEHR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.DEHR_BIMC_WRAPPER.DEHR_VMIDMT
VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_SCR1 ADDRESS 0x0004 RW
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000100
        GASRAE BIT[24]
        NSNUMSMRGO BIT[8]

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x80000001
        SES BIT[31]
        SMS BIT[27]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00001000
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDX BIT[11:8]

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
        OAS BIT[7:4]
        IAS BIT[3:0]

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0001021F
        NUMMSDRB BIT[23:16]
        MSAE BIT[9]
        QRIBE BIT[8]
        NVMID BIT[7:0]

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
        SGFEA0 BIT[31:0]

VMIDMT_SGFSR ADDRESS 0x0048 RW
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[24]
        SSDINDEX BIT[16]
        STREAMINDEX BIT[0]

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x00000001
        SMS BIT[27]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00000000
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDX BIT[11:8]

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
        OAS BIT[7:4]
        IAS BIT[3:0]

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0001021F
        NUMMSDRB BIT[23:16]
        MSAE BIT[9]
        QRIBE BIT[8]
        NVMID BIT[7:0]

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
        GFEA0 BIT[31:0]

VMIDMT_GFSR ADDRESS 0x0048 RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[24]
        SSDINDEX BIT[16]
        STREAMINDEX BIT[0]

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_VMIDMTACR ADDRESS 0x009C RW
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

VMIDMT_NSCR0 ADDRESS 0x0400 RW
VMIDMT_NSCR0 RESET_VALUE 0x00000111
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_NSCR2 ADDRESS 0x0408 RW
VMIDMT_NSCR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_NSACR ADDRESS 0x0410 RW
VMIDMT_NSACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_NSGFAR0 ADDRESS 0x0440 R
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
        GFEA0 BIT[31:0]

VMIDMT_NSGFSR ADDRESS 0x0448 RW
VMIDMT_NSGFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[24]
        SSDINDEX BIT[16]
        STREAMINDEX BIT[0]

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x00000001
        RWE BIT[0]

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
        RWE BIT[0]

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
        CLKONOFFE BIT[2]
        BPMSACFG BIT[1]
        BPSMSACFG BIT[0]

VMIDMT_S2VRn(n):(0)-(0) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
        TRANSIENTCFG BIT[29:28]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR BIT[14:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        VMID BIT[4:0]

VMIDMT_AS2VRn(n):(0)-(0) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
        RCNSH BIT[30]
        RCISH BIT[29]
        RCOSH BIT[28]
        REQPRIORITYCFG BIT[4]
        REQPRIORITY BIT[1:0]

EBI1_PHY_CFG BASE 0x60480000 ebi1_phy_cfgaddr 31:0

dim_c00_ddrphy_ca MODULE OFFSET=EBI1_PHY_CFG+0x00000000 MAX=EBI1_PHY_CFG+0x00000133 APRE=DIM_C00_ SPRE=DIM_C00_ FPRE=DIM_C00_ BPRE=DIM_C00_ ABPRE=DIM_C00_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EBI1_PHY_CFG.DIM_C00_DDRPHY_CA
DIM_CA_TOP_CFG ADDRESS 0x0000 RW
DIM_CA_TOP_CFG RESET_VALUE 0x00000031
        CA_LB_MODE_SEL BIT[24]
        CA_LB_MODE_EN BIT[23]
        MISR_EN_OVRD BIT[22]
        MISR_DATA_CLK_SEL BIT[21]
        IOCAL_CTLR_SEL BIT[20]
        SDR_MODE_EN BIT[16]
        DEBUG_BUS_SEL BIT[13]
        DEBUG_BUS_EN BIT[12]
        CDC_TEST_EN BIT[8]
        WR_PIPE_EXTEND1 BIT[5]
        WR_PIPE_EXTEND0 BIT[4]
        WR_CLK_SEL BIT[0]

DIM_CA_HW_INFO ADDRESS 0x0004 R
DIM_CA_HW_INFO RESET_VALUE 0x00016007
        CORE_ID BIT[19:16]
        MAJOR_REV BIT[15:12]
        BRANCH_REV BIT[11:8]
        MINOR_REV BIT[7:0]

DIM_CA_HW_VERSION ADDRESS 0x0008 R
DIM_CA_HW_VERSION RESET_VALUE 0x10050002
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

DIM_CA_PAD_CFG0 ADDRESS 0x0010 RW
DIM_CA_PAD_CFG0 RESET_VALUE 0xE0222240
        CA_DDR_MODE1 BIT[31]
        CA_DDR_MODE0 BIT[30]
        CA_LV_MODE BIT[29]
        CA_ODT_ENA BIT[28]
        CA_ODT BIT[27:26]
        CA_PULL BIT[25:24]
        CA_NSLEW BIT[21:20]
        CA_PSLEW BIT[17:16]
        CA_NRXDEL BIT[13:12]
        CA_PRXDEL BIT[9:8]
        CA_VM_SHIFT_ENA BIT[7]
        CA_ROUT BIT[6:4]
        CA_DCC BIT[2:0]

DIM_CA_PAD_CFG1 ADDRESS 0x0014 RW
DIM_CA_PAD_CFG1 RESET_VALUE 0xE0220440
        CK_DDR_MODE1 BIT[31]
        CK_DDR_MODE0 BIT[30]
        CK_LV_MODE BIT[29]
        CK_CMFB_ENA BIT[28]
        CK_ODT_ENA1 BIT[27]
        CK_ODT_ENA BIT[26]
        CK_ODT BIT[25:24]
        CK_NSLEW BIT[21:20]
        CK_PSLEW BIT[17:16]
        CK_CUR_MODE1 BIT[13]
        CK_CUR_MODE0 BIT[12]
        CK_I_DRV BIT[10:8]
        CK_VM_SHIFT_ENA BIT[7]
        CK_ROUT BIT[6:4]
        CK_DCC BIT[2:0]

DIM_CA_PAD_CFG2 ADDRESS 0x0018 RW
DIM_CA_PAD_CFG2 RESET_VALUE 0x1000000A
        VREF_LDO_ENA BIT[29]
        VREF_PASSGATE_ENA BIT[28]
        VREF_SP_OUT BIT[27:24]
        VREF_SP_IN BIT[21:18]
        VREF_BYPASS_ENA BIT[17]
        VREF_RDIV_ENA BIT[16]
        VREF_PULLDN_SPEED_CNTL BIT[13:8]
        VREF_LEVEL_CNTL BIT[5:0]

DIM_CA_PAD_CFG3 ADDRESS 0x001C RW
DIM_CA_PAD_CFG3 RESET_VALUE 0x30300000
        CS_N_IE BIT[31:30]
        CS_N_OE BIT[29:28]
        CK_IE BIT[25]
        CK_OE BIT[24]
        CKE_IE BIT[23:22]
        CKE_OE BIT[21:20]
        CA_IE BIT[19:10]
        CA_OE BIT[9:0]

DIM_CA_PAD_CFG4 ADDRESS 0x0020 RW
DIM_CA_PAD_CFG4 RESET_VALUE 0x00000000
        CS_N_OE_DYN_ENA BIT[31:30]
        CS_N_OE_DYN BIT[29:28]
        CKE_OE_DYN_ENA BIT[23:22]
        CKE_OE_DYN BIT[21:20]
        CA_OE_DYN_ENA BIT[19:10]
        CA_OE_DYN BIT[9:0]

DDRPHY_CA_MISR_CFG ADDRESS 0x0024 RW
DDRPHY_CA_MISR_CFG RESET_VALUE 0x872C56BD
        SEED_VALUE BIT[31:0]

DDRPHY_CA_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_CA_MISR_EVEN_STATUS RESET_VALUE 0x00000000
        SIGNATURE BIT[31:0]

DDRPHY_CA_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_CA_MISR_ODD_STATUS RESET_VALUE 0x00000000
        SIGNATURE BIT[31:0]

DIM_CA_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_CA_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
        ERROR_CODE_UPDATE_EN BIT[25]
        TRACKING_CAL_ENA BIT[24]
        OSC_COUNT_ERR_TOLERANCE BIT[23:20]
        TRACK_CALIB_MODE BIT[19]
        FULL_DELAY BIT[18]
        HW_AUTOCAL_ENA BIT[17]
        SW_TRIG_FULL_CALIB BIT[16]
        OSC_PRE_DIV BIT[13:12]
        TMUX_CHAR BIT[10:0]

DIM_CA_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_CA_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
        OSC_COUNT_DELAY BIT[26:24]
        STANDBY_DELAY BIT[23:20]
        DEL_MODE_DELAY BIT[18:16]
        OSC_MODE_DELAY BIT[14:12]
        DECODER_DELAY BIT[10:8]
        DIVIDER_DELAY BIT[6:4]
        MULTIPLIER_DELAY BIT[2:0]

DIM_CA_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_CA_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
        INVALID_TIMER_ENA BIT[24]
        INVALID_TIMER_VAL BIT[23:20]
        TIMER_ENA BIT[16]
        TIMER_VAL BIT[15:0]

DIM_CA_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_CA_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
        FF_TIMER_ENA BIT[12]
        FF_TIMER_VAL BIT[9:0]

DIM_CA_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_CA_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
        TREF BIT[31:16]
        CCAL_REF_COUNT BIT[13:8]
        FCAL_REF_COUNT BIT[5:0]

DIM_CA_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_CA_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
        CCAL_SUBUNIT_CAPS BIT[12:8]
        CCAL_UNITSTEPS BIT[5:0]

DIM_CA_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_CA_CDC_RSVD_CFG RESET_VALUE 0x00000000
        TEMP_FIELD BIT[15:0]

DIM_CA_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_CA_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

DIM_CA_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_CA_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

DIM_CA_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_CA_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

DIM_CA_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_CA_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

DIM_CA_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_CA_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

DIM_CA_CDC_STATUS0 ADDRESS 0x0070 R
DIM_CA_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

DIM_CA_CDC_STATUS1 ADDRESS 0x0074 R
DIM_CA_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

DIM_CA_CDC_STATUS2 ADDRESS 0x0078 R
DIM_CA_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

DIM_CA_CDC_STATUS3 ADDRESS 0x007C R
DIM_CA_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

DIM_CA_IOC_CTLR_CFG ADDRESS 0x00E0 RW
DIM_CA_IOC_CTLR_CFG RESET_VALUE 0x00000000
        CAL_NOW BIT[31]
                NO_OP VALUE 0x0
                START_IOCAL_IMMEDIATELY VALUE 0x1
        IO_CAL_AUTO BIT[30]
        IO_CAL_FF_TIMER_EN BIT[29]
        IO_CAL_BANDGAP_DYN_CTRL BIT[28]
        SW_FFCLK_ON BIT[25]
        LV_MODE BIT[24]
                ENUM_1_8V VALUE 0x0
                NON_1_8V VALUE 0x1
        MARGIN_LOAD BIT[20:16]
                ALWAYS_UPDATE VALUE 0x00
        IMP_SEL BIT[13:12]
        PN_SEL_CA BIT[10]
        PN_SEL_DATA BIT[9]
        CAL_USE_LAST BIT[8]
                START_FROM_A_FIXED_VALUES_SPECIFIED_IN_IOC_CTLR_PNCNT_CFG VALUE 0x0
                START_FROM_PREVIOUS_IOCAL_PNCNT_RESULTS VALUE 0x1
        SAMPLE_POINT BIT[6:4]
                ENUM_1 VALUE 0x0
                ENUM_3 VALUE 0x1
                ENUM_5 VALUE 0x2
                ENUM_7 VALUE 0x3
                ENUM_9 VALUE 0x4
                ENUM_11 VALUE 0x5
                ENUM_13 VALUE 0x6
                ENUM_15 VALUE 0x7
        DDR_MODE1 BIT[3]
        DDR_MODE0 BIT[2]
        BANDGAP_ENA1 BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BANDGAP_ENA0 BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

DIM_CA_IOC_CTLR_PNCNT_CFG ADDRESS 0x00E4 RW
DIM_CA_IOC_CTLR_PNCNT_CFG RESET_VALUE 0x00000000
        NCNT_INIT_CSR BIT[12:8]
        PCNT_INIT_CSR BIT[4:0]

DIM_CA_IOC_CTLR_TIMER_CFG ADDRESS 0x00E8 RW
DIM_CA_IOC_CTLR_TIMER_CFG RESET_VALUE 0x00000000
        TIMER_PERIOD BIT[31:16]
        FF_TIMER_PERIOD BIT[15:0]
                INVALID VALUE 0x0000

DIM_CA_IOC_CTLR_TIMER_STATUS ADDRESS 0x00EC R
DIM_CA_IOC_CTLR_TIMER_STATUS RESET_VALUE 0x00000000
        TIMER_STATUS BIT[15:0]

DIM_CA_IOC_CTLR_CHAR_CFG ADDRESS 0x00F0 RW
DIM_CA_IOC_CTLR_CHAR_CFG RESET_VALUE 0x00000000
        SM_BYP_ENA BIT[16]
                NON_BYPASS_STATE_MACHINE_CONTROLS_IOCAL_PAD_INPUTS VALUE 0x0
                BYPASS_THIS_REGISTER_CONTROLS_IOCAL_PAD_INPUTS VALUE 0x1
        SM_BYP_N_ENA BIT[15]
                DEASSERTED VALUE 0x0
                ASSERTED VALUE 0x1
        SM_BYP_NCNT BIT[12:8]
                COUNT_0 VALUE 0x00
        SM_BYP_P_ENA BIT[7]
                DEASSERTED VALUE 0x0
                ASSERTED VALUE 0x1
        SM_BYP_PCNT BIT[4:0]
                COUNT_0 VALUE 0x00

DIM_CA_IOC_CTLR_STATUS ADDRESS 0x00F4 R
DIM_CA_IOC_CTLR_STATUS RESET_VALUE 0x00011010
        INIT_IOCAL_DONE BIT[31]
                INIT_CAL_NEVER_DONE VALUE 0x0
                INIT_CAL_FINISHED VALUE 0x1
        IOCAL_DONE_D BIT[18]
                IN_PROGRESS VALUE 0x0
                FINISHED VALUE 0x1
        IOCAL_BUSY BIT[17]
                IDLE VALUE 0x0
                BUSY VALUE 0x1
        SYNC_COMP BIT[16]
        NCNT_HOLD BIT[12:8]
        PCNT_HOLD BIT[4:0]

DIM_CA_CA_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_CA_CA_IOC_SLV_CFG RESET_VALUE 0x10100000
        PNCNT_HW_LOAD_EN BIT[31]
                OVERRIDE VALUE 0x0
                AUTO_CAL VALUE 0x1
        NCNT_SW_VAL BIT[28:24]
        PCNT_SW_VAL BIT[20:16]
        NCNT_OFFSET_SIGN BIT[15]
                ADD VALUE 0x0
                SUBTRACT VALUE 0x1
        NCNT_SW_OFFSET BIT[12:8]
                COUNT_0 VALUE 0x00
        PCNT_OFFSET_SIGN BIT[7]
                ADD VALUE 0x0
                SUBTRACT VALUE 0x1
        PCNT_SW_OFFSET BIT[4:0]
                COUNT_0 VALUE 0x00

DIM_CA_CA_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_CA_CA_IOC_SLV_STATUS RESET_VALUE 0x00001010
        PAD_NCNT BIT[12:8]
        PAD_PCNT BIT[4:0]

DIM_CA_CK_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_CA_CK_IOC_SLV_CFG RESET_VALUE 0x10100000
        PNCNT_HW_LOAD_EN BIT[31]
                OVERRIDE VALUE 0x0
                AUTO_CAL VALUE 0x1
        NCNT_SW_VAL BIT[28:24]
        PCNT_SW_VAL BIT[20:16]
        NCNT_OFFSET_SIGN BIT[15]
                ADD VALUE 0x0
                SUBTRACT VALUE 0x1
        NCNT_SW_OFFSET BIT[12:8]
                COUNT_0 VALUE 0x00
        PCNT_OFFSET_SIGN BIT[7]
                ADD VALUE 0x0
                SUBTRACT VALUE 0x1
        PCNT_SW_OFFSET BIT[4:0]
                COUNT_0 VALUE 0x00

DIM_CA_CK_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_CA_CK_IOC_SLV_STATUS RESET_VALUE 0x00001010
        PAD_NCNT BIT[12:8]
        PAD_PCNT BIT[4:0]

dim_d00_ddrphy_dq MODULE OFFSET=EBI1_PHY_CFG+0x00000800 MAX=EBI1_PHY_CFG+0x00000933 APRE=DIM_D00_ SPRE=DIM_D00_ FPRE=DIM_D00_ BPRE=DIM_D00_ ABPRE=DIM_D00_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EBI1_PHY_CFG.DIM_D00_DDRPHY_DQ
DIM_DQ_TOP_CFG ADDRESS 0x0000 RW
DIM_DQ_TOP_CFG RESET_VALUE 0x00000031
        DQ_LB_MODE_SEL BIT[30]
        DQ_LB_MODE_EN BIT[29]
        MISR_EN_OVRD BIT[28]
        MISR_DATA_CLK_SEL BIT[27]
        CDC_LDO_EN BIT[26]
        CDC_SWITCH_RC_EN BIT[25]
        CDC_SWITCH_BYPASS_OFF BIT[24]
        DEBUG_BUS_SEL BIT[13]
        DEBUG_BUS_EN BIT[12]
        CDC_TEST_EN BIT[8]
        WR_PIPE_EXTEND1 BIT[5]
        WR_PIPE_EXTEND0 BIT[4]
        WR_CLK_SEL BIT[0]

DIM_DQ_HW_INFO ADDRESS 0x0004 R
DIM_DQ_HW_INFO RESET_VALUE 0x00016007
        CORE_ID BIT[19:16]
        MAJOR_REV BIT[15:12]
        BRANCH_REV BIT[11:8]
        MINOR_REV BIT[7:0]

DIM_DQ_HW_VERSION ADDRESS 0x0008 R
DIM_DQ_HW_VERSION RESET_VALUE 0x10050002
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

DIM_DQ_PAD_CFG0 ADDRESS 0x0010 RW
DIM_DQ_PAD_CFG0 RESET_VALUE 0xE0222240
        DQ_DDR_MODE1 BIT[31]
        DQ_DDR_MODE0 BIT[30]
        DQ_LV_MODE BIT[29]
        DQ_ODT_ENA BIT[28]
        DQ_ODT BIT[27:26]
        DQ_PULL_B BIT[25:24]
        DQ_NSLEW BIT[21:20]
        DQ_PSLEW BIT[17:16]
        DQ_NRXDEL BIT[13:12]
        DQ_PRXDEL BIT[9:8]
        DQ_VM_SHIFT_ENA BIT[7]
        DQ_ROUT BIT[6:4]
        DQ_DCC BIT[2:0]

DIM_DQ_PAD_CFG1 ADDRESS 0x0014 RW
DIM_DQ_PAD_CFG1 RESET_VALUE 0xE0222240
        DQS_DDR_MODE1 BIT[31]
        DQS_DDR_MODE0 BIT[30]
        DQS_LV_MODE BIT[29]
        DQS_ODT_ENA BIT[28]
        DQS_ODT BIT[27:26]
        DQS_PULL BIT[25:24]
        DQS_NSLEW BIT[21:20]
        DQS_PSLEW BIT[17:16]
        DQS_NRXDEL BIT[13:12]
        DQS_PRXDEL BIT[9:8]
        DQS_VM_SHIFT_ENA BIT[7]
        DQS_ROUT BIT[6:4]
        DQS_DCC BIT[2:0]

DIM_DQ_PAD_CFG2 ADDRESS 0x0018 RW
DIM_DQ_PAD_CFG2 RESET_VALUE 0x1000000A
        VREF_LDO_ENA BIT[29]
        VREF_PASSGATE_ENA BIT[28]
        VREF_SP_OUT BIT[27:24]
        VREF_SP_IN BIT[21:18]
        VREF_BYPASS_ENA BIT[17]
        VREF_RDIV_ENA BIT[16]
        VREF_PULLDN_SPEED_CNTL BIT[13:8]
        VREF_LEVEL_CNTL BIT[5:0]

DIM_DQ_DQ_SMT_STATUS ADDRESS 0x001C R
DIM_DQ_DQ_SMT_STATUS RESET_VALUE 0x00000000
        DIM_DQ_DQ_SMT_STATUS BIT[7:0]

DIM_DQ_PAD_CFG3 ADDRESS 0x0020 RW
DIM_DQ_PAD_CFG3 RESET_VALUE 0x1000FF11
        DQS_DIFF_MODE BIT[28]
        DQ_ODT_ENA1 BIT[23]
        DQ_ODT_ENA0 BIT[22]
        DQ_ODT BIT[21:20]
        DQS_ODT_ENA1 BIT[19]
        DQS_ODT_ENA0 BIT[18]
        DQS_ODT BIT[17:16]
        DQ_IE_OE BIT[15:8]
        DQS_IE_OE BIT[4]
        DM_IE BIT[1]
        DM_OE BIT[0]

DDRPHY_DQ_MISR_CFG ADDRESS 0x000C RW
DDRPHY_DQ_MISR_CFG RESET_VALUE 0x872C56BD
        SEED_VALUE BIT[31:0]

DDRPHY_DQ_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_DQ_MISR_EVEN_STATUS RESET_VALUE 0x00000000
        SIGNATURE BIT[31:0]

DDRPHY_DQ_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_DQ_MISR_ODD_STATUS RESET_VALUE 0x00000000
        SIGNATURE BIT[31:0]

DIM_DQ_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_DQ_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
        ERROR_CODE_UPDATE_EN BIT[26]
        STAGGER_CAL_ENA BIT[25]
        TRACKING_CAL_ENA BIT[24]
        OSC_COUNT_ERR_TOLERANCE BIT[23:20]
        TRACK_CALIB_MODE BIT[19]
        FULL_DELAY BIT[18]
        HW_AUTOCAL_ENA BIT[17]
        SW_TRIG_FULL_CALIB BIT[16]
        OSC_PRE_DIV BIT[13:12]
        TMUX_CHAR BIT[10:0]

DIM_DQ_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_DQ_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
        OSC_COUNT_DELAY BIT[26:24]
        STANDBY_DELAY BIT[23:20]
        DEL_MODE_DELAY BIT[18:16]
        OSC_MODE_DELAY BIT[14:12]
        DECODER_DELAY BIT[10:8]
        DIVIDER_DELAY BIT[6:4]
        MULTIPLIER_DELAY BIT[2:0]

DIM_DQ_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_DQ_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
        INVALID_TIMER_ENA BIT[24]
        INVALID_TIMER_VAL BIT[23:20]
        TIMER_ENA BIT[16]
        TIMER_VAL BIT[15:0]

DIM_DQ_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_DQ_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
        FF_TIMER_ENA BIT[12]
        FF_TIMER_VAL BIT[9:0]

DIM_DQ_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_DQ_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
        TREF BIT[31:16]
        CCAL_REF_COUNT BIT[13:8]
        FCAL_REF_COUNT BIT[5:0]

DIM_DQ_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_DQ_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
        CCAL_SUBUNIT_CAPS BIT[12:8]
        CCAL_UNITSTEPS BIT[5:0]

DIM_DQ_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_DQ_CDC_RSVD_CFG RESET_VALUE 0x00000000
        TEMP_FIELD BIT[15:0]

DIM_DQ_RD_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_DQ_RD_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

DIM_DQ_RD_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_DQ_RD_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

DIM_DQ_RD_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_DQ_RD_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

DIM_DQ_RD_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_DQ_RD_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_RD_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_DQ_RD_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

DIM_DQ_RD_CDC_SLAVE_DDA_CFG ADDRESS 0x0060 RW
DIM_DQ_RD_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
        SLAV_DDA_OFFSET_MODE BIT[17]
        SLAV_DDA_OFFSET_SIGN BIT[16]
        SLAVE_DDA_OFFSET BIT[15:12]
        SLAVE_DDA_DELAY BIT[10:0]

DIM_DQ_RD_CDC_STATUS0 ADDRESS 0x0070 R
DIM_DQ_RD_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

DIM_DQ_RD_CDC_STATUS1 ADDRESS 0x0074 R
DIM_DQ_RD_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_RD_CDC_STATUS2 ADDRESS 0x0078 R
DIM_DQ_RD_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

DIM_DQ_RD_CDC_STATUS3 ADDRESS 0x007C R
DIM_DQ_RD_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_RD_CDC_STATUS4 ADDRESS 0x0080 R
DIM_DQ_RD_CDC_STATUS4 RESET_VALUE 0x000000FF
        SLAVE_DDA_DA1_TAPS BIT[7:4]
        SLAVE_DDA_DA0_TAPS BIT[3:0]

DIM_DQ_WR_CDC_OFFSET_CFG ADDRESS 0x00AC RW
DIM_DQ_WR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

DIM_DQ_WR_CDC_DELAY_CFG ADDRESS 0x00B0 RW
DIM_DQ_WR_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

DIM_DQ_WR_CDC_SW_MODE_CFG ADDRESS 0x00B4 RW
DIM_DQ_WR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

DIM_DQ_WR_CDC_TEST_CFG ADDRESS 0x00B8 RW
DIM_DQ_WR_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_WR_CDC_SW_OVRD_CFG ADDRESS 0x00BC RW
DIM_DQ_WR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

DIM_DQ_WR_CDC_STATUS0 ADDRESS 0x00D0 R
DIM_DQ_WR_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

DIM_DQ_WR_CDC_STATUS1 ADDRESS 0x00D4 R
DIM_DQ_WR_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_WR_CDC_STATUS2 ADDRESS 0x00D8 R
DIM_DQ_WR_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

DIM_DQ_WR_CDC_STATUS3 ADDRESS 0x00DC R
DIM_DQ_WR_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_DQ_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_DQ_DQ_IOC_SLV_CFG RESET_VALUE 0x10100000
        PNCNT_HW_LOAD_EN BIT[31]
        NCNT_SW_VAL BIT[28:24]
        PCNT_SW_VAL BIT[20:16]
        NCNT_OFFSET_SIGN BIT[15]
        NCNT_SW_OFFSET BIT[12:8]
        PCNT_OFFSET_SIGN BIT[7]
        PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQ_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_DQ_DQ_IOC_SLV_STATUS RESET_VALUE 0x00001010
        PAD_NCNT BIT[12:8]
        PAD_PCNT BIT[4:0]

DIM_DQ_DQS_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_DQ_DQS_IOC_SLV_CFG RESET_VALUE 0x10100000
        PNCNT_HW_LOAD_EN BIT[31]
        NCNT_SW_VAL BIT[28:24]
        PCNT_SW_VAL BIT[20:16]
        NCNT_OFFSET_SIGN BIT[15]
        NCNT_SW_OFFSET BIT[12:8]
        PCNT_OFFSET_SIGN BIT[7]
        PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQS_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_DQ_DQS_IOC_SLV_STATUS RESET_VALUE 0x00001010
        PAD_NCNT BIT[12:8]
        PAD_PCNT BIT[4:0]

dim_d01_ddrphy_dq MODULE OFFSET=EBI1_PHY_CFG+0x00001000 MAX=EBI1_PHY_CFG+0x00001133 APRE=DIM_D01_ SPRE=DIM_D01_ FPRE=DIM_D01_ BPRE=DIM_D01_ ABPRE=DIM_D01_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EBI1_PHY_CFG.DIM_D01_DDRPHY_DQ
DIM_DQ_TOP_CFG ADDRESS 0x0000 RW
DIM_DQ_TOP_CFG RESET_VALUE 0x00000031
        DQ_LB_MODE_SEL BIT[30]
        DQ_LB_MODE_EN BIT[29]
        MISR_EN_OVRD BIT[28]
        MISR_DATA_CLK_SEL BIT[27]
        CDC_LDO_EN BIT[26]
        CDC_SWITCH_RC_EN BIT[25]
        CDC_SWITCH_BYPASS_OFF BIT[24]
        DEBUG_BUS_SEL BIT[13]
        DEBUG_BUS_EN BIT[12]
        CDC_TEST_EN BIT[8]
        WR_PIPE_EXTEND1 BIT[5]
        WR_PIPE_EXTEND0 BIT[4]
        WR_CLK_SEL BIT[0]

DIM_DQ_HW_INFO ADDRESS 0x0004 R
DIM_DQ_HW_INFO RESET_VALUE 0x00016007
        CORE_ID BIT[19:16]
        MAJOR_REV BIT[15:12]
        BRANCH_REV BIT[11:8]
        MINOR_REV BIT[7:0]

DIM_DQ_HW_VERSION ADDRESS 0x0008 R
DIM_DQ_HW_VERSION RESET_VALUE 0x10050002
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

DIM_DQ_PAD_CFG0 ADDRESS 0x0010 RW
DIM_DQ_PAD_CFG0 RESET_VALUE 0xE0222240
        DQ_DDR_MODE1 BIT[31]
        DQ_DDR_MODE0 BIT[30]
        DQ_LV_MODE BIT[29]
        DQ_ODT_ENA BIT[28]
        DQ_ODT BIT[27:26]
        DQ_PULL_B BIT[25:24]
        DQ_NSLEW BIT[21:20]
        DQ_PSLEW BIT[17:16]
        DQ_NRXDEL BIT[13:12]
        DQ_PRXDEL BIT[9:8]
        DQ_VM_SHIFT_ENA BIT[7]
        DQ_ROUT BIT[6:4]
        DQ_DCC BIT[2:0]

DIM_DQ_PAD_CFG1 ADDRESS 0x0014 RW
DIM_DQ_PAD_CFG1 RESET_VALUE 0xE0222240
        DQS_DDR_MODE1 BIT[31]
        DQS_DDR_MODE0 BIT[30]
        DQS_LV_MODE BIT[29]
        DQS_ODT_ENA BIT[28]
        DQS_ODT BIT[27:26]
        DQS_PULL BIT[25:24]
        DQS_NSLEW BIT[21:20]
        DQS_PSLEW BIT[17:16]
        DQS_NRXDEL BIT[13:12]
        DQS_PRXDEL BIT[9:8]
        DQS_VM_SHIFT_ENA BIT[7]
        DQS_ROUT BIT[6:4]
        DQS_DCC BIT[2:0]

DIM_DQ_PAD_CFG2 ADDRESS 0x0018 RW
DIM_DQ_PAD_CFG2 RESET_VALUE 0x1000000A
        VREF_LDO_ENA BIT[29]
        VREF_PASSGATE_ENA BIT[28]
        VREF_SP_OUT BIT[27:24]
        VREF_SP_IN BIT[21:18]
        VREF_BYPASS_ENA BIT[17]
        VREF_RDIV_ENA BIT[16]
        VREF_PULLDN_SPEED_CNTL BIT[13:8]
        VREF_LEVEL_CNTL BIT[5:0]

DIM_DQ_DQ_SMT_STATUS ADDRESS 0x001C R
DIM_DQ_DQ_SMT_STATUS RESET_VALUE 0x00000000
        DIM_DQ_DQ_SMT_STATUS BIT[7:0]

DIM_DQ_PAD_CFG3 ADDRESS 0x0020 RW
DIM_DQ_PAD_CFG3 RESET_VALUE 0x1000FF11
        DQS_DIFF_MODE BIT[28]
        DQ_ODT_ENA1 BIT[23]
        DQ_ODT_ENA0 BIT[22]
        DQ_ODT BIT[21:20]
        DQS_ODT_ENA1 BIT[19]
        DQS_ODT_ENA0 BIT[18]
        DQS_ODT BIT[17:16]
        DQ_IE_OE BIT[15:8]
        DQS_IE_OE BIT[4]
        DM_IE BIT[1]
        DM_OE BIT[0]

DDRPHY_DQ_MISR_CFG ADDRESS 0x000C RW
DDRPHY_DQ_MISR_CFG RESET_VALUE 0x872C56BD
        SEED_VALUE BIT[31:0]

DDRPHY_DQ_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_DQ_MISR_EVEN_STATUS RESET_VALUE 0x00000000
        SIGNATURE BIT[31:0]

DDRPHY_DQ_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_DQ_MISR_ODD_STATUS RESET_VALUE 0x00000000
        SIGNATURE BIT[31:0]

DIM_DQ_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_DQ_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
        ERROR_CODE_UPDATE_EN BIT[26]
        STAGGER_CAL_ENA BIT[25]
        TRACKING_CAL_ENA BIT[24]
        OSC_COUNT_ERR_TOLERANCE BIT[23:20]
        TRACK_CALIB_MODE BIT[19]
        FULL_DELAY BIT[18]
        HW_AUTOCAL_ENA BIT[17]
        SW_TRIG_FULL_CALIB BIT[16]
        OSC_PRE_DIV BIT[13:12]
        TMUX_CHAR BIT[10:0]

DIM_DQ_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_DQ_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
        OSC_COUNT_DELAY BIT[26:24]
        STANDBY_DELAY BIT[23:20]
        DEL_MODE_DELAY BIT[18:16]
        OSC_MODE_DELAY BIT[14:12]
        DECODER_DELAY BIT[10:8]
        DIVIDER_DELAY BIT[6:4]
        MULTIPLIER_DELAY BIT[2:0]

DIM_DQ_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_DQ_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
        INVALID_TIMER_ENA BIT[24]
        INVALID_TIMER_VAL BIT[23:20]
        TIMER_ENA BIT[16]
        TIMER_VAL BIT[15:0]

DIM_DQ_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_DQ_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
        FF_TIMER_ENA BIT[12]
        FF_TIMER_VAL BIT[9:0]

DIM_DQ_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_DQ_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
        TREF BIT[31:16]
        CCAL_REF_COUNT BIT[13:8]
        FCAL_REF_COUNT BIT[5:0]

DIM_DQ_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_DQ_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
        CCAL_SUBUNIT_CAPS BIT[12:8]
        CCAL_UNITSTEPS BIT[5:0]

DIM_DQ_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_DQ_CDC_RSVD_CFG RESET_VALUE 0x00000000
        TEMP_FIELD BIT[15:0]

DIM_DQ_RD_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_DQ_RD_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

DIM_DQ_RD_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_DQ_RD_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

DIM_DQ_RD_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_DQ_RD_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

DIM_DQ_RD_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_DQ_RD_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_RD_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_DQ_RD_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

DIM_DQ_RD_CDC_SLAVE_DDA_CFG ADDRESS 0x0060 RW
DIM_DQ_RD_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
        SLAV_DDA_OFFSET_MODE BIT[17]
        SLAV_DDA_OFFSET_SIGN BIT[16]
        SLAVE_DDA_OFFSET BIT[15:12]
        SLAVE_DDA_DELAY BIT[10:0]

DIM_DQ_RD_CDC_STATUS0 ADDRESS 0x0070 R
DIM_DQ_RD_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

DIM_DQ_RD_CDC_STATUS1 ADDRESS 0x0074 R
DIM_DQ_RD_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_RD_CDC_STATUS2 ADDRESS 0x0078 R
DIM_DQ_RD_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

DIM_DQ_RD_CDC_STATUS3 ADDRESS 0x007C R
DIM_DQ_RD_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_RD_CDC_STATUS4 ADDRESS 0x0080 R
DIM_DQ_RD_CDC_STATUS4 RESET_VALUE 0x000000FF
        SLAVE_DDA_DA1_TAPS BIT[7:4]
        SLAVE_DDA_DA0_TAPS BIT[3:0]

DIM_DQ_WR_CDC_OFFSET_CFG ADDRESS 0x00AC RW
DIM_DQ_WR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

DIM_DQ_WR_CDC_DELAY_CFG ADDRESS 0x00B0 RW
DIM_DQ_WR_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

DIM_DQ_WR_CDC_SW_MODE_CFG ADDRESS 0x00B4 RW
DIM_DQ_WR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

DIM_DQ_WR_CDC_TEST_CFG ADDRESS 0x00B8 RW
DIM_DQ_WR_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_WR_CDC_SW_OVRD_CFG ADDRESS 0x00BC RW
DIM_DQ_WR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

DIM_DQ_WR_CDC_STATUS0 ADDRESS 0x00D0 R
DIM_DQ_WR_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

DIM_DQ_WR_CDC_STATUS1 ADDRESS 0x00D4 R
DIM_DQ_WR_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_WR_CDC_STATUS2 ADDRESS 0x00D8 R
DIM_DQ_WR_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

DIM_DQ_WR_CDC_STATUS3 ADDRESS 0x00DC R
DIM_DQ_WR_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_DQ_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_DQ_DQ_IOC_SLV_CFG RESET_VALUE 0x10100000
        PNCNT_HW_LOAD_EN BIT[31]
        NCNT_SW_VAL BIT[28:24]
        PCNT_SW_VAL BIT[20:16]
        NCNT_OFFSET_SIGN BIT[15]
        NCNT_SW_OFFSET BIT[12:8]
        PCNT_OFFSET_SIGN BIT[7]
        PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQ_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_DQ_DQ_IOC_SLV_STATUS RESET_VALUE 0x00001010
        PAD_NCNT BIT[12:8]
        PAD_PCNT BIT[4:0]

DIM_DQ_DQS_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_DQ_DQS_IOC_SLV_CFG RESET_VALUE 0x10100000
        PNCNT_HW_LOAD_EN BIT[31]
        NCNT_SW_VAL BIT[28:24]
        PCNT_SW_VAL BIT[20:16]
        NCNT_OFFSET_SIGN BIT[15]
        NCNT_SW_OFFSET BIT[12:8]
        PCNT_OFFSET_SIGN BIT[7]
        PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQS_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_DQ_DQS_IOC_SLV_STATUS RESET_VALUE 0x00001010
        PAD_NCNT BIT[12:8]
        PAD_PCNT BIT[4:0]

dim_d02_ddrphy_dq MODULE OFFSET=EBI1_PHY_CFG+0x00001800 MAX=EBI1_PHY_CFG+0x00001933 APRE=DIM_D02_ SPRE=DIM_D02_ FPRE=DIM_D02_ BPRE=DIM_D02_ ABPRE=DIM_D02_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EBI1_PHY_CFG.DIM_D02_DDRPHY_DQ
DIM_DQ_TOP_CFG ADDRESS 0x0000 RW
DIM_DQ_TOP_CFG RESET_VALUE 0x00000031
        DQ_LB_MODE_SEL BIT[30]
        DQ_LB_MODE_EN BIT[29]
        MISR_EN_OVRD BIT[28]
        MISR_DATA_CLK_SEL BIT[27]
        CDC_LDO_EN BIT[26]
        CDC_SWITCH_RC_EN BIT[25]
        CDC_SWITCH_BYPASS_OFF BIT[24]
        DEBUG_BUS_SEL BIT[13]
        DEBUG_BUS_EN BIT[12]
        CDC_TEST_EN BIT[8]
        WR_PIPE_EXTEND1 BIT[5]
        WR_PIPE_EXTEND0 BIT[4]
        WR_CLK_SEL BIT[0]

DIM_DQ_HW_INFO ADDRESS 0x0004 R
DIM_DQ_HW_INFO RESET_VALUE 0x00016007
        CORE_ID BIT[19:16]
        MAJOR_REV BIT[15:12]
        BRANCH_REV BIT[11:8]
        MINOR_REV BIT[7:0]

DIM_DQ_HW_VERSION ADDRESS 0x0008 R
DIM_DQ_HW_VERSION RESET_VALUE 0x10050002
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

DIM_DQ_PAD_CFG0 ADDRESS 0x0010 RW
DIM_DQ_PAD_CFG0 RESET_VALUE 0xE0222240
        DQ_DDR_MODE1 BIT[31]
        DQ_DDR_MODE0 BIT[30]
        DQ_LV_MODE BIT[29]
        DQ_ODT_ENA BIT[28]
        DQ_ODT BIT[27:26]
        DQ_PULL_B BIT[25:24]
        DQ_NSLEW BIT[21:20]
        DQ_PSLEW BIT[17:16]
        DQ_NRXDEL BIT[13:12]
        DQ_PRXDEL BIT[9:8]
        DQ_VM_SHIFT_ENA BIT[7]
        DQ_ROUT BIT[6:4]
        DQ_DCC BIT[2:0]

DIM_DQ_PAD_CFG1 ADDRESS 0x0014 RW
DIM_DQ_PAD_CFG1 RESET_VALUE 0xE0222240
        DQS_DDR_MODE1 BIT[31]
        DQS_DDR_MODE0 BIT[30]
        DQS_LV_MODE BIT[29]
        DQS_ODT_ENA BIT[28]
        DQS_ODT BIT[27:26]
        DQS_PULL BIT[25:24]
        DQS_NSLEW BIT[21:20]
        DQS_PSLEW BIT[17:16]
        DQS_NRXDEL BIT[13:12]
        DQS_PRXDEL BIT[9:8]
        DQS_VM_SHIFT_ENA BIT[7]
        DQS_ROUT BIT[6:4]
        DQS_DCC BIT[2:0]

DIM_DQ_PAD_CFG2 ADDRESS 0x0018 RW
DIM_DQ_PAD_CFG2 RESET_VALUE 0x1000000A
        VREF_LDO_ENA BIT[29]
        VREF_PASSGATE_ENA BIT[28]
        VREF_SP_OUT BIT[27:24]
        VREF_SP_IN BIT[21:18]
        VREF_BYPASS_ENA BIT[17]
        VREF_RDIV_ENA BIT[16]
        VREF_PULLDN_SPEED_CNTL BIT[13:8]
        VREF_LEVEL_CNTL BIT[5:0]

DIM_DQ_DQ_SMT_STATUS ADDRESS 0x001C R
DIM_DQ_DQ_SMT_STATUS RESET_VALUE 0x00000000
        DIM_DQ_DQ_SMT_STATUS BIT[7:0]

DIM_DQ_PAD_CFG3 ADDRESS 0x0020 RW
DIM_DQ_PAD_CFG3 RESET_VALUE 0x1000FF11
        DQS_DIFF_MODE BIT[28]
        DQ_ODT_ENA1 BIT[23]
        DQ_ODT_ENA0 BIT[22]
        DQ_ODT BIT[21:20]
        DQS_ODT_ENA1 BIT[19]
        DQS_ODT_ENA0 BIT[18]
        DQS_ODT BIT[17:16]
        DQ_IE_OE BIT[15:8]
        DQS_IE_OE BIT[4]
        DM_IE BIT[1]
        DM_OE BIT[0]

DDRPHY_DQ_MISR_CFG ADDRESS 0x000C RW
DDRPHY_DQ_MISR_CFG RESET_VALUE 0x872C56BD
        SEED_VALUE BIT[31:0]

DDRPHY_DQ_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_DQ_MISR_EVEN_STATUS RESET_VALUE 0x00000000
        SIGNATURE BIT[31:0]

DDRPHY_DQ_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_DQ_MISR_ODD_STATUS RESET_VALUE 0x00000000
        SIGNATURE BIT[31:0]

DIM_DQ_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_DQ_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
        ERROR_CODE_UPDATE_EN BIT[26]
        STAGGER_CAL_ENA BIT[25]
        TRACKING_CAL_ENA BIT[24]
        OSC_COUNT_ERR_TOLERANCE BIT[23:20]
        TRACK_CALIB_MODE BIT[19]
        FULL_DELAY BIT[18]
        HW_AUTOCAL_ENA BIT[17]
        SW_TRIG_FULL_CALIB BIT[16]
        OSC_PRE_DIV BIT[13:12]
        TMUX_CHAR BIT[10:0]

DIM_DQ_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_DQ_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
        OSC_COUNT_DELAY BIT[26:24]
        STANDBY_DELAY BIT[23:20]
        DEL_MODE_DELAY BIT[18:16]
        OSC_MODE_DELAY BIT[14:12]
        DECODER_DELAY BIT[10:8]
        DIVIDER_DELAY BIT[6:4]
        MULTIPLIER_DELAY BIT[2:0]

DIM_DQ_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_DQ_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
        INVALID_TIMER_ENA BIT[24]
        INVALID_TIMER_VAL BIT[23:20]
        TIMER_ENA BIT[16]
        TIMER_VAL BIT[15:0]

DIM_DQ_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_DQ_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
        FF_TIMER_ENA BIT[12]
        FF_TIMER_VAL BIT[9:0]

DIM_DQ_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_DQ_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
        TREF BIT[31:16]
        CCAL_REF_COUNT BIT[13:8]
        FCAL_REF_COUNT BIT[5:0]

DIM_DQ_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_DQ_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
        CCAL_SUBUNIT_CAPS BIT[12:8]
        CCAL_UNITSTEPS BIT[5:0]

DIM_DQ_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_DQ_CDC_RSVD_CFG RESET_VALUE 0x00000000
        TEMP_FIELD BIT[15:0]

DIM_DQ_RD_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_DQ_RD_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

DIM_DQ_RD_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_DQ_RD_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

DIM_DQ_RD_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_DQ_RD_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

DIM_DQ_RD_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_DQ_RD_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_RD_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_DQ_RD_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

DIM_DQ_RD_CDC_SLAVE_DDA_CFG ADDRESS 0x0060 RW
DIM_DQ_RD_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
        SLAV_DDA_OFFSET_MODE BIT[17]
        SLAV_DDA_OFFSET_SIGN BIT[16]
        SLAVE_DDA_OFFSET BIT[15:12]
        SLAVE_DDA_DELAY BIT[10:0]

DIM_DQ_RD_CDC_STATUS0 ADDRESS 0x0070 R
DIM_DQ_RD_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

DIM_DQ_RD_CDC_STATUS1 ADDRESS 0x0074 R
DIM_DQ_RD_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_RD_CDC_STATUS2 ADDRESS 0x0078 R
DIM_DQ_RD_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

DIM_DQ_RD_CDC_STATUS3 ADDRESS 0x007C R
DIM_DQ_RD_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_RD_CDC_STATUS4 ADDRESS 0x0080 R
DIM_DQ_RD_CDC_STATUS4 RESET_VALUE 0x000000FF
        SLAVE_DDA_DA1_TAPS BIT[7:4]
        SLAVE_DDA_DA0_TAPS BIT[3:0]

DIM_DQ_WR_CDC_OFFSET_CFG ADDRESS 0x00AC RW
DIM_DQ_WR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

DIM_DQ_WR_CDC_DELAY_CFG ADDRESS 0x00B0 RW
DIM_DQ_WR_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

DIM_DQ_WR_CDC_SW_MODE_CFG ADDRESS 0x00B4 RW
DIM_DQ_WR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

DIM_DQ_WR_CDC_TEST_CFG ADDRESS 0x00B8 RW
DIM_DQ_WR_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_WR_CDC_SW_OVRD_CFG ADDRESS 0x00BC RW
DIM_DQ_WR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

DIM_DQ_WR_CDC_STATUS0 ADDRESS 0x00D0 R
DIM_DQ_WR_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

DIM_DQ_WR_CDC_STATUS1 ADDRESS 0x00D4 R
DIM_DQ_WR_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_WR_CDC_STATUS2 ADDRESS 0x00D8 R
DIM_DQ_WR_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

DIM_DQ_WR_CDC_STATUS3 ADDRESS 0x00DC R
DIM_DQ_WR_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_DQ_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_DQ_DQ_IOC_SLV_CFG RESET_VALUE 0x10100000
        PNCNT_HW_LOAD_EN BIT[31]
        NCNT_SW_VAL BIT[28:24]
        PCNT_SW_VAL BIT[20:16]
        NCNT_OFFSET_SIGN BIT[15]
        NCNT_SW_OFFSET BIT[12:8]
        PCNT_OFFSET_SIGN BIT[7]
        PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQ_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_DQ_DQ_IOC_SLV_STATUS RESET_VALUE 0x00001010
        PAD_NCNT BIT[12:8]
        PAD_PCNT BIT[4:0]

DIM_DQ_DQS_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_DQ_DQS_IOC_SLV_CFG RESET_VALUE 0x10100000
        PNCNT_HW_LOAD_EN BIT[31]
        NCNT_SW_VAL BIT[28:24]
        PCNT_SW_VAL BIT[20:16]
        NCNT_OFFSET_SIGN BIT[15]
        NCNT_SW_OFFSET BIT[12:8]
        PCNT_OFFSET_SIGN BIT[7]
        PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQS_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_DQ_DQS_IOC_SLV_STATUS RESET_VALUE 0x00001010
        PAD_NCNT BIT[12:8]
        PAD_PCNT BIT[4:0]

dim_d03_ddrphy_dq MODULE OFFSET=EBI1_PHY_CFG+0x00002000 MAX=EBI1_PHY_CFG+0x00002133 APRE=DIM_D03_ SPRE=DIM_D03_ FPRE=DIM_D03_ BPRE=DIM_D03_ ABPRE=DIM_D03_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EBI1_PHY_CFG.DIM_D03_DDRPHY_DQ
DIM_DQ_TOP_CFG ADDRESS 0x0000 RW
DIM_DQ_TOP_CFG RESET_VALUE 0x00000031
        DQ_LB_MODE_SEL BIT[30]
        DQ_LB_MODE_EN BIT[29]
        MISR_EN_OVRD BIT[28]
        MISR_DATA_CLK_SEL BIT[27]
        CDC_LDO_EN BIT[26]
        CDC_SWITCH_RC_EN BIT[25]
        CDC_SWITCH_BYPASS_OFF BIT[24]
        DEBUG_BUS_SEL BIT[13]
        DEBUG_BUS_EN BIT[12]
        CDC_TEST_EN BIT[8]
        WR_PIPE_EXTEND1 BIT[5]
        WR_PIPE_EXTEND0 BIT[4]
        WR_CLK_SEL BIT[0]

DIM_DQ_HW_INFO ADDRESS 0x0004 R
DIM_DQ_HW_INFO RESET_VALUE 0x00016007
        CORE_ID BIT[19:16]
        MAJOR_REV BIT[15:12]
        BRANCH_REV BIT[11:8]
        MINOR_REV BIT[7:0]

DIM_DQ_HW_VERSION ADDRESS 0x0008 R
DIM_DQ_HW_VERSION RESET_VALUE 0x10050002
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

DIM_DQ_PAD_CFG0 ADDRESS 0x0010 RW
DIM_DQ_PAD_CFG0 RESET_VALUE 0xE0222240
        DQ_DDR_MODE1 BIT[31]
        DQ_DDR_MODE0 BIT[30]
        DQ_LV_MODE BIT[29]
        DQ_ODT_ENA BIT[28]
        DQ_ODT BIT[27:26]
        DQ_PULL_B BIT[25:24]
        DQ_NSLEW BIT[21:20]
        DQ_PSLEW BIT[17:16]
        DQ_NRXDEL BIT[13:12]
        DQ_PRXDEL BIT[9:8]
        DQ_VM_SHIFT_ENA BIT[7]
        DQ_ROUT BIT[6:4]
        DQ_DCC BIT[2:0]

DIM_DQ_PAD_CFG1 ADDRESS 0x0014 RW
DIM_DQ_PAD_CFG1 RESET_VALUE 0xE0222240
        DQS_DDR_MODE1 BIT[31]
        DQS_DDR_MODE0 BIT[30]
        DQS_LV_MODE BIT[29]
        DQS_ODT_ENA BIT[28]
        DQS_ODT BIT[27:26]
        DQS_PULL BIT[25:24]
        DQS_NSLEW BIT[21:20]
        DQS_PSLEW BIT[17:16]
        DQS_NRXDEL BIT[13:12]
        DQS_PRXDEL BIT[9:8]
        DQS_VM_SHIFT_ENA BIT[7]
        DQS_ROUT BIT[6:4]
        DQS_DCC BIT[2:0]

DIM_DQ_PAD_CFG2 ADDRESS 0x0018 RW
DIM_DQ_PAD_CFG2 RESET_VALUE 0x1000000A
        VREF_LDO_ENA BIT[29]
        VREF_PASSGATE_ENA BIT[28]
        VREF_SP_OUT BIT[27:24]
        VREF_SP_IN BIT[21:18]
        VREF_BYPASS_ENA BIT[17]
        VREF_RDIV_ENA BIT[16]
        VREF_PULLDN_SPEED_CNTL BIT[13:8]
        VREF_LEVEL_CNTL BIT[5:0]

DIM_DQ_DQ_SMT_STATUS ADDRESS 0x001C R
DIM_DQ_DQ_SMT_STATUS RESET_VALUE 0x00000000
        DIM_DQ_DQ_SMT_STATUS BIT[7:0]

DIM_DQ_PAD_CFG3 ADDRESS 0x0020 RW
DIM_DQ_PAD_CFG3 RESET_VALUE 0x1000FF11
        DQS_DIFF_MODE BIT[28]
        DQ_ODT_ENA1 BIT[23]
        DQ_ODT_ENA0 BIT[22]
        DQ_ODT BIT[21:20]
        DQS_ODT_ENA1 BIT[19]
        DQS_ODT_ENA0 BIT[18]
        DQS_ODT BIT[17:16]
        DQ_IE_OE BIT[15:8]
        DQS_IE_OE BIT[4]
        DM_IE BIT[1]
        DM_OE BIT[0]

DDRPHY_DQ_MISR_CFG ADDRESS 0x000C RW
DDRPHY_DQ_MISR_CFG RESET_VALUE 0x872C56BD
        SEED_VALUE BIT[31:0]

DDRPHY_DQ_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_DQ_MISR_EVEN_STATUS RESET_VALUE 0x00000000
        SIGNATURE BIT[31:0]

DDRPHY_DQ_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_DQ_MISR_ODD_STATUS RESET_VALUE 0x00000000
        SIGNATURE BIT[31:0]

DIM_DQ_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_DQ_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
        ERROR_CODE_UPDATE_EN BIT[26]
        STAGGER_CAL_ENA BIT[25]
        TRACKING_CAL_ENA BIT[24]
        OSC_COUNT_ERR_TOLERANCE BIT[23:20]
        TRACK_CALIB_MODE BIT[19]
        FULL_DELAY BIT[18]
        HW_AUTOCAL_ENA BIT[17]
        SW_TRIG_FULL_CALIB BIT[16]
        OSC_PRE_DIV BIT[13:12]
        TMUX_CHAR BIT[10:0]

DIM_DQ_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_DQ_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
        OSC_COUNT_DELAY BIT[26:24]
        STANDBY_DELAY BIT[23:20]
        DEL_MODE_DELAY BIT[18:16]
        OSC_MODE_DELAY BIT[14:12]
        DECODER_DELAY BIT[10:8]
        DIVIDER_DELAY BIT[6:4]
        MULTIPLIER_DELAY BIT[2:0]

DIM_DQ_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_DQ_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
        INVALID_TIMER_ENA BIT[24]
        INVALID_TIMER_VAL BIT[23:20]
        TIMER_ENA BIT[16]
        TIMER_VAL BIT[15:0]

DIM_DQ_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_DQ_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
        FF_TIMER_ENA BIT[12]
        FF_TIMER_VAL BIT[9:0]

DIM_DQ_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_DQ_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
        TREF BIT[31:16]
        CCAL_REF_COUNT BIT[13:8]
        FCAL_REF_COUNT BIT[5:0]

DIM_DQ_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_DQ_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
        CCAL_SUBUNIT_CAPS BIT[12:8]
        CCAL_UNITSTEPS BIT[5:0]

DIM_DQ_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_DQ_CDC_RSVD_CFG RESET_VALUE 0x00000000
        TEMP_FIELD BIT[15:0]

DIM_DQ_RD_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_DQ_RD_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

DIM_DQ_RD_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_DQ_RD_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

DIM_DQ_RD_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_DQ_RD_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

DIM_DQ_RD_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_DQ_RD_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_RD_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_DQ_RD_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

DIM_DQ_RD_CDC_SLAVE_DDA_CFG ADDRESS 0x0060 RW
DIM_DQ_RD_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
        SLAV_DDA_OFFSET_MODE BIT[17]
        SLAV_DDA_OFFSET_SIGN BIT[16]
        SLAVE_DDA_OFFSET BIT[15:12]
        SLAVE_DDA_DELAY BIT[10:0]

DIM_DQ_RD_CDC_STATUS0 ADDRESS 0x0070 R
DIM_DQ_RD_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

DIM_DQ_RD_CDC_STATUS1 ADDRESS 0x0074 R
DIM_DQ_RD_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_RD_CDC_STATUS2 ADDRESS 0x0078 R
DIM_DQ_RD_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

DIM_DQ_RD_CDC_STATUS3 ADDRESS 0x007C R
DIM_DQ_RD_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_RD_CDC_STATUS4 ADDRESS 0x0080 R
DIM_DQ_RD_CDC_STATUS4 RESET_VALUE 0x000000FF
        SLAVE_DDA_DA1_TAPS BIT[7:4]
        SLAVE_DDA_DA0_TAPS BIT[3:0]

DIM_DQ_WR_CDC_OFFSET_CFG ADDRESS 0x00AC RW
DIM_DQ_WR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

DIM_DQ_WR_CDC_DELAY_CFG ADDRESS 0x00B0 RW
DIM_DQ_WR_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

DIM_DQ_WR_CDC_SW_MODE_CFG ADDRESS 0x00B4 RW
DIM_DQ_WR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

DIM_DQ_WR_CDC_TEST_CFG ADDRESS 0x00B8 RW
DIM_DQ_WR_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_WR_CDC_SW_OVRD_CFG ADDRESS 0x00BC RW
DIM_DQ_WR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

DIM_DQ_WR_CDC_STATUS0 ADDRESS 0x00D0 R
DIM_DQ_WR_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

DIM_DQ_WR_CDC_STATUS1 ADDRESS 0x00D4 R
DIM_DQ_WR_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_WR_CDC_STATUS2 ADDRESS 0x00D8 R
DIM_DQ_WR_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

DIM_DQ_WR_CDC_STATUS3 ADDRESS 0x00DC R
DIM_DQ_WR_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_DQ_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_DQ_DQ_IOC_SLV_CFG RESET_VALUE 0x10100000
        PNCNT_HW_LOAD_EN BIT[31]
        NCNT_SW_VAL BIT[28:24]
        PCNT_SW_VAL BIT[20:16]
        NCNT_OFFSET_SIGN BIT[15]
        NCNT_SW_OFFSET BIT[12:8]
        PCNT_OFFSET_SIGN BIT[7]
        PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQ_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_DQ_DQ_IOC_SLV_STATUS RESET_VALUE 0x00001010
        PAD_NCNT BIT[12:8]
        PAD_PCNT BIT[4:0]

DIM_DQ_DQS_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_DQ_DQS_IOC_SLV_CFG RESET_VALUE 0x10100000
        PNCNT_HW_LOAD_EN BIT[31]
        NCNT_SW_VAL BIT[28:24]
        PCNT_SW_VAL BIT[20:16]
        NCNT_OFFSET_SIGN BIT[15]
        NCNT_SW_OFFSET BIT[12:8]
        PCNT_OFFSET_SIGN BIT[7]
        PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQS_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_DQ_DQS_IOC_SLV_STATUS RESET_VALUE 0x00001010
        PAD_NCNT BIT[12:8]
        PAD_PCNT BIT[4:0]

ebi1_ahb2phy_swman MODULE OFFSET=EBI1_PHY_CFG+0x0001F000 MAX=EBI1_PHY_CFG+0x0001F3FF APRE=EBI1_ SPRE=EBI1_ FPRE=EBI1_ BPRE=EBI1_ ABPRE=EBI1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EBI1_PHY_CFG.EBI1_AHB2PHY_SWMAN
HW_VERSION ADDRESS 0x0000 R
HW_VERSION RESET_VALUE 0x00010000
        MAJOR BIT[23:16]
        MINOR BIT[15:8]
        STEP BIT[7:0]

HW_INFO ADDRESS 0x0004 R
HW_INFO RESET_VALUE 0x01000200
        HW_MAJOR BIT[31:24]
        HW_BRANCH BIT[23:16]
        HW_MINOR BIT[15:8]
        HW_ECO BIT[7:0]

AHB2PHY_BROADCAST_EN_CFG_LOWER ADDRESS 0x0008 RW
AHB2PHY_BROADCAST_EN_CFG_LOWER RESET_VALUE 0x00000000
        BROADCAST_EN_LOWER BIT[31:0]

AHB2PHY_BROADCAST_EN_CFG_UPPER ADDRESS 0x000C RW
AHB2PHY_BROADCAST_EN_CFG_UPPER RESET_VALUE 0x00000000
        BROADCAST_EN_UPPER BIT[29:0]

AHB2PHY_TOP_CFG ADDRESS 0x0010 RW
AHB2PHY_TOP_CFG RESET_VALUE 0x00000000
        WRITE_WAIT_STATES BIT[5:4]
                NO_WAIT_STATES VALUE 0x0
                ONE_WAIT_STATE VALUE 0x1
                TWO_WAIT_STATES VALUE 0x2
                THREE_WAIT_STATES VALUE 0x3
        READ_WAIT_STATES BIT[1:0]
                NO_WAIT_STATES VALUE 0x0
                ONE_WAIT_STATE VALUE 0x1
                TWO_WAIT_STATES VALUE 0x2
                THREE_WAIT_STATES VALUE 0x3

AHB2PHY_DEBUG_BUS_CFG ADDRESS 0x0014 RW
AHB2PHY_DEBUG_BUS_CFG RESET_VALUE 0x00000000
        DEBUG_BUS_SEL BIT[1:0]
                NONE_OUTPUT_ZERO VALUE 0x0
                SELECT_DEBUG_OUTPUT_ONE VALUE 0x1
                SELECT_DEBUG_OUTPUT_TWO VALUE 0x2
                SELECT_DEBUG_OUTPUT_THREE VALUE 0x3

ebi1_ahb2phy_broadcast_swman MODULE OFFSET=EBI1_PHY_CFG+0x0001F800 MAX=EBI1_PHY_CFG+0x0001FBFF APRE=EBI1_ SPRE=EBI1_ FPRE=EBI1_ BPRE=EBI1_ ABPRE=EBI1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EBI1_PHY_CFG.EBI1_AHB2PHY_BROADCAST_SWMAN
AHB2PHY_BROADCAST_ADDRESS_SPACE_n(n):(0)-(255) ARRAY 0x00000000+0x4*n
AHB2PHY_BROADCAST_ADDRESS_SPACE_0 ADDRESS 0x0000 RW
AHB2PHY_BROADCAST_ADDRESS_SPACE_0 RESET_VALUE 0x00000000
        BROADCAST_SPACE BIT[31:0]

A7SS BASE 0x6B000000 a7ssaddr 31:0

apcs_qgic2 MODULE OFFSET=A7SS+0x00000000 MAX=A7SS+0x00005FFF APRE=APCS_ APOST= SPRE=APCS_ SPOST= FPRE=APCS_ FPOST= BPRE=APCS_ BPOST= ABPRE=APCS_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_QGIC2
GICD_CTLR ADDRESS 0x0000 RW
GICD_CTLR RESET_VALUE 0x00000000
        ENABLE_NS BIT[1]
                CLR VALUE 0x0
                SET VALUE 0x1
        ENABLE BIT[0]
                CLR VALUE 0x0
                SET VALUE 0x1

GICD_TYPER ADDRESS 0x0004 R
GICD_TYPER RESET_VALUE 0x0000XXXX
        LSPI BIT[15:11]
        TZ BIT[10]
        CPU_NUM BIT[7:5]
        IT_LINES BIT[4:0]

GICD_IIDR ADDRESS 0x0008 R
GICD_IIDR RESET_VALUE 0x00001070
        REVISION BIT[15:12]
        IMPLEMENTOR BIT[11:0]

GICD_ANSACR ADDRESS 0x0020 RW
GICD_ANSACR RESET_VALUE 0x00000000
        GICD_CGCR BIT[0]
                SEC VALUE 0x0
                NS VALUE 0x1

GICD_CGCR ADDRESS 0x0024 RW
GICD_CGCR RESET_VALUE 0x00000000
        TOP BIT[16]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DI_SGI_STATE BIT[3]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DI_PPI_SPI_STATE BIT[2]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DI_DEMET BIT[1]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DI_RD BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

GICD_HW_VERSION ADDRESS 0x0030 R
GICD_HW_VERSION RESET_VALUE 0x20000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

GICD_ISRn(n):(0)-(8) ARRAY 0x00000080+0x4*n
GICD_ISR0 ADDRESS 0x0080 RW
GICD_ISR0 RESET_VALUE 0x00000000
        INT_NS BIT[31:0]
                SEC VALUE 0x00000000
                NS VALUE 0x00000001

GICD_ISENABLERn(n):(0)-(8) ARRAY 0x00000100+0x4*n
GICD_ISENABLER0 ADDRESS 0x0100 RC
GICD_ISENABLER0 RESET_VALUE 0x00000000
        INT BIT[31:0]
                NA VALUE 0x00000000
                SET VALUE 0x00000001

GICD_ICENABLERn(n):(0)-(8) ARRAY 0x00000180+0x4*n
GICD_ICENABLER0 ADDRESS 0x0180 RC
GICD_ICENABLER0 RESET_VALUE 0x00000000
        INT BIT[31:0]
                NA VALUE 0x00000000
                CLR VALUE 0x00000001

GICD_ISPENDRn(n):(0)-(8) ARRAY 0x00000200+0x4*n
GICD_ISPENDR0 ADDRESS 0x0200 RC
GICD_ISPENDR0 RESET_VALUE 0x00000000
        INT BIT[31:0]
                NA VALUE 0x00000000
                SET VALUE 0x00000001

GICD_ICPENDRn(n):(0)-(8) ARRAY 0x00000280+0x4*n
GICD_ICPENDR0 ADDRESS 0x0280 RC
GICD_ICPENDR0 RESET_VALUE 0x00000000
        INT BIT[31:0]
                NA VALUE 0x00000000
                CLR VALUE 0x00000001

GICD_ISACTIVERn(n):(0)-(8) ARRAY 0x00000300+0x4*n
GICD_ISACTIVER0 ADDRESS 0x0300 RW
GICD_ISACTIVER0 RESET_VALUE 0x00000000
        INT BIT[31:0]
                DO_NOTHING VALUE 0x00000000
                SET VALUE 0x00000001

GICD_ICACTIVERn(n):(0)-(8) ARRAY 0x00000380+0x4*n
GICD_ICACTIVER0 ADDRESS 0x0380 RW
GICD_ICACTIVER0 RESET_VALUE 0x00000000
        INT BIT[31:0]
                DO_NOTHING VALUE 0x00000000
                CLR VALUE 0x00000001

GICD_IPRIORITYRn(n):(0)-(71) ARRAY 0x00000400+0x4*n
GICD_IPRIORITYR0 ADDRESS 0x0400 RW
GICD_IPRIORITYR0 RESET_VALUE 0x00000000
        INT3 BIT[31:27]
        INT2 BIT[23:19]
        INT1 BIT[15:11]
        INT0 BIT[7:3]

GICD_ITARGETSRn(n):(0)-(71) ARRAY 0x00000800+0x4*n
GICD_ITARGETSR0 ADDRESS 0x0800 RW
GICD_ITARGETSR0 RESET_VALUE 0x00000000
        INT3 BIT[31:24]
        INT2 BIT[23:16]
        INT1 BIT[15:8]
        INT0 BIT[7:0]

GICD_ICFGRn(n):(0)-(17) ARRAY 0x00000C00+0x4*n
GICD_ICFGR0 ADDRESS 0x0C00 RW
GICD_ICFGR0 RESET_VALUE 0x55555555
        INT15 BIT[31:30]
        INT14 BIT[29:28]
        INT13 BIT[27:26]
        INT12 BIT[25:24]
        INT11 BIT[23:22]
        INT10 BIT[21:20]
        INT9 BIT[19:18]
        INT8 BIT[17:16]
        INT7 BIT[15:14]
        INT6 BIT[13:12]
        INT5 BIT[11:10]
        INT4 BIT[9:8]
        INT3 BIT[7:6]
        INT2 BIT[5:4]
        INT1 BIT[3:2]
        INT0 BIT[1:0]
                LVL_N_TO_N VALUE 0x0
                LVL_1_TO_N VALUE 0x1
                EDGE_N_TO_N VALUE 0x2
                EDGE_1_TO_N VALUE 0x3

GICD_SGIR ADDRESS 0x0F00 C
GICD_SGIR RESET_VALUE 0x00000000
        T_FILTER BIT[25:24]
                LIST VALUE 0x0
                OTHERS VALUE 0x1
                MID VALUE 0x2
                NA VALUE 0x3
        T_LIST BIT[23:16]
                CPU0 VALUE 0x01
                CPU1 VALUE 0x02
                CPU2 VALUE 0x04
                CPU3 VALUE 0x08
                CPU4 VALUE 0x10
                CPU5 VALUE 0x20
                CPU6 VALUE 0x40
                CPU7 VALUE 0x80
        SATT BIT[15]
                SECURE VALUE 0x0
                NONSECURE VALUE 0x1
        INT_ID BIT[3:0]

GICD_CPENDSGIRn(n):(0)-(3) ARRAY 0x00000F10+0x4*n
GICD_CPENDSGIR0 ADDRESS 0x0F10 RW
GICD_CPENDSGIR0 RESET_VALUE 0x00000000
        SGI3 BIT[31:24]
        SGI2 BIT[23:16]
        SGI1 BIT[15:8]
        SGI0 BIT[7:0]

GICD_SPENDSGIRn(n):(0)-(3) ARRAY 0x00000F20+0x4*n
GICD_SPENDSGIR0 ADDRESS 0x0F20 RW
GICD_SPENDSGIR0 RESET_VALUE 0x00000000
        SGI3 BIT[31:24]
        SGI2 BIT[23:16]
        SGI1 BIT[15:8]
        SGI0 BIT[7:0]

GICD_PIDR0 ADDRESS 0x0FD0 R
GICD_PIDR0 RESET_VALUE 0x00000090
        PART_NUM BIT[7:0]

GICD_PIDR1 ADDRESS 0x0FD4 R
GICD_PIDR1 RESET_VALUE 0x00000003
        DESIGNER BIT[7:4]
        PART_NUM BIT[3:0]

GICD_PIDR2 ADDRESS 0x0FD8 R
GICD_PIDR2 RESET_VALUE 0x0000002F
        ARCH_VERSION BIT[7:4]
        USES_JEP_CODE BIT[3]
        DESIGNER BIT[2:0]

GICD_PIDR3 ADDRESS 0x0FDC R
GICD_PIDR3 RESET_VALUE 0x00000000
        REVISION BIT[7:4]

GICD_PIDR4 ADDRESS 0x0FE0 R
GICD_PIDR4 RESET_VALUE 0x00000000
        DESIGNER BIT[3:0]

GICD_PIDR5 ADDRESS 0x0FE4 R
GICD_PIDR5 RESET_VALUE 0x00000000
        RESRVD_BY_ARM BIT[7:0]

GICD_PIDR6 ADDRESS 0x0FE8 R
GICD_PIDR6 RESET_VALUE 0x00000000
        RESRVD_BY_ARM BIT[7:0]

GICD_PIDR7 ADDRESS 0x0FEC R
GICD_PIDR7 RESET_VALUE 0x00000000
        RESRVD_BY_ARM BIT[7:0]

GICD_CIDR0 ADDRESS 0x0FF0 R
GICD_CIDR0 RESET_VALUE 0x0000000D
        COMP_ID_0 BIT[7:0]

GICD_CIDR1 ADDRESS 0x0FF4 R
GICD_CIDR1 RESET_VALUE 0x000000F0
        COMP_ID_1 BIT[7:0]

GICD_CIDR2 ADDRESS 0x0FF8 R
GICD_CIDR2 RESET_VALUE 0x00000005
        COMP_ID_2 BIT[7:0]

GICD_CIDR3 ADDRESS 0x0FFC R
GICD_CIDR3 RESET_VALUE 0x000000B1
        COMP_ID_3 BIT[7:0]

GICH_HCR ADDRESS 0x1000 RW
GICH_HCR RESET_VALUE 0x00000000
        EOICOUNT BIT[31:27]
        VDG1IE BIT[7]
                CLR VALUE 0x0
                SET VALUE 0x1
        VEG1IE BIT[6]
                CLR VALUE 0x0
                SET VALUE 0x1
        VDG0IE BIT[5]
                CLR VALUE 0x0
                SET VALUE 0x1
        VEG0IE BIT[4]
                CLR VALUE 0x0
                SET VALUE 0x1
        NPIE BIT[3]
                CLR VALUE 0x0
                SET VALUE 0x1
        SKIDIE BIT[2]
                CLR VALUE 0x0
                SET VALUE 0x1
        UIE BIT[1]
                CLR VALUE 0x0
                SET VALUE 0x1
        EN BIT[0]
                CLR VALUE 0x0
                SET VALUE 0x1

GICH_VTR ADDRESS 0x1004 R
GICH_VTR RESET_VALUE 0x90000003
        PRIBITS BIT[31:29]
        PREBITS BIT[28:26]
        LISTREGS BIT[5:0]

GICH_VMCR ADDRESS 0x1008 RW
GICH_VMCR RESET_VALUE 0x004C0000
        VMPMR BIT[31:27]
        VMG0BP BIT[23:21]
        VMG1BP BIT[20:18]
        VEM BIT[9]
        VMGBPR BIT[4]
        VMFIQEN BIT[3]
        VMACKCTL BIT[2]
        VMENABLE_G1 BIT[1]
        VMENABLE_G0 BIT[0]

GICH_MISR ADDRESS 0x1010 R
GICH_MISR RESET_VALUE 0x00000000
        VDNSI BIT[7]
        VENSI BIT[6]
        VDSI BIT[5]
        VESI BIT[4]
        NPI BIT[3]
        SKIDI BIT[2]
        UI BIT[1]
        EI BIT[0]

GICH_EISR ADDRESS 0x1020 R
GICH_EISR RESET_VALUE 0x00000000
        LR BIT[3:0]
                NOT_EOI VALUE 0x0
                EOI VALUE 0x1

GICH_ELRSR ADDRESS 0x1030 R
GICH_ELRSR RESET_VALUE 0x0000000F
        LR BIT[3:0]
                NOT_EMPTY VALUE 0x0
                EMPTY VALUE 0x1

GICH_APR ADDRESS 0x10F0 RW
GICH_APR RESET_VALUE 0x00000000
        PRI BIT[31:0]
                INACTIVE VALUE 0x00000000
                ACTIVE VALUE 0x00000001

GICH_LRn(n):(0)-(3) ARRAY 0x00001100+0x4*n
GICH_LR0 ADDRESS 0x1100 RW
GICH_LR0 RESET_VALUE 0x00000000
        HW BIT[31]
        GRP BIT[30]
        STATE BIT[29:28]
                IDL VALUE 0x0
                PNA VALUE 0x1
                A VALUE 0x2
                PA VALUE 0x3
        PRI BIT[27:23]
        PHY_ID BIT[19:10]
        VIRTL_ID BIT[9:0]

GICH_SW_LR ADDRESS 0x1120 RW
GICH_SW_LR RESET_VALUE 0x00000000
        EI BIT[19]
        CPUID BIT[12:10]

GICC_CTLR ADDRESS 0x2000 RW
GICC_CTLR RESET_VALUE 0x00000000
        EOIMODENS BIT[10]
        EOIMODE BIT[9]
                PD_AND_DI VALUE 0x0
                PD VALUE 0x1
        IRQBYPDISABLENS BIT[8]
        FIQBYPDISABLENS BIT[7]
        IRQBYPDISABLE BIT[6]
                CLR VALUE 0x0
                SET VALUE 0x1
        FIQBYPDISABLE BIT[5]
                CLR VALUE 0x0
                SET VALUE 0x1
        SBPR BIT[4]
                BANKED VALUE 0x0
                RESTRICTED VALUE 0x1
        S_DEST BIT[3]
                IRQ VALUE 0x0
                FIQ VALUE 0x1
        ACKCTL BIT[2]
                DISABLE_ACK_OF_NS_PENDING VALUE 0x0
                ENABLE_ACK_OF_NS_PENDING VALUE 0x1
        ENABLE_NS BIT[1]
                CLR VALUE 0x0
                SET VALUE 0x1
        ENABLE BIT[0]
                CLR VALUE 0x0
                SET VALUE 0x1

GICC_PMR ADDRESS 0x2004 RW
GICC_PMR RESET_VALUE 0x00000000
        LEVEL BIT[7:3]

GICC_BPR ADDRESS 0x2008 RW
GICC_BPR RESET_VALUE 0x00000002
        VAL BIT[2:0]

GICC_IAR ADDRESS 0x200C R
GICC_IAR RESET_VALUE 0x000003FF
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICC_EOIR ADDRESS 0x2010 C
GICC_EOIR RESET_VALUE 0x00000000
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICC_RPR ADDRESS 0x2014 R
GICC_RPR RESET_VALUE 0x000000F8
        VAL BIT[7:3]

GICC_HPPIR ADDRESS 0x2018 R
GICC_HPPIR RESET_VALUE 0x000003FF
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICC_ABPR ADDRESS 0x201C RW
GICC_ABPR RESET_VALUE 0x00000003
        VAL BIT[2:0]

GICC_AIAR ADDRESS 0x2020 R
GICC_AIAR RESET_VALUE 0x000003FF
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICC_AEOIR ADDRESS 0x2024 C
GICC_AEOIR RESET_VALUE 0x00000000
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICC_AHPPIR ADDRESS 0x2028 R
GICC_AHPPIR RESET_VALUE 0x000003FF
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICC_APR ADDRESS 0x20D0 RW
GICC_APR RESET_VALUE 0x00000000
        PRI BIT[31:0]
                NA VALUE 0x00000000
                A VALUE 0x00000001

GICC_NSAPR ADDRESS 0x20E0 RW
GICC_NSAPR RESET_VALUE 0x00000000
        PRI BIT[31:0]
                NA VALUE 0x00000000
                A VALUE 0x00000001

GICC_IIDR ADDRESS 0x20FC R
GICC_IIDR RESET_VALUE 0x00020070
        PART_NUM BIT[31:20]
        ARCH_VERSION BIT[19:16]
        REVISION BIT[15:12]
        IMPLEMENTOR BIT[11:0]

GICC_DIR ADDRESS 0x3000 W
GICC_DIR RESET_VALUE 0x00000000
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICV_CTLR ADDRESS 0x4000 RW
GICV_CTLR RESET_VALUE 0x00000000
        EOIMODE BIT[9]
                PD_AND_DI VALUE 0x0
                PD VALUE 0x1
        GBPR BIT[4]
                BANKED VALUE 0x0
                G0 VALUE 0x1
        FIQEN BIT[3]
                IRQ VALUE 0x0
                FIQ VALUE 0x1
        ACKCTL BIT[2]
                NO_IAR_4G0 VALUE 0x0
                IAR_4G0 VALUE 0x1
        ENABLE_G1 BIT[1]
                CLR VALUE 0x0
                SET VALUE 0x1
        ENABLE_G0 BIT[0]
                CLR VALUE 0x0
                SET VALUE 0x1

GICV_PMR ADDRESS 0x4004 RW
GICV_PMR RESET_VALUE 0x00000000
        LEVEL BIT[7:3]

GICV_BPR ADDRESS 0x4008 RW
GICV_BPR RESET_VALUE 0x00000002
        VAL BIT[2:0]

GICV_IAR ADDRESS 0x400C R
GICV_IAR RESET_VALUE 0x000003FF
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICV_EOIR ADDRESS 0x4010 C
GICV_EOIR RESET_VALUE 0x00000000
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICV_RPR ADDRESS 0x4014 R
GICV_RPR RESET_VALUE 0x000000F8
        VAL BIT[7:3]

GICV_HPPIR ADDRESS 0x4018 R
GICV_HPPIR RESET_VALUE 0x000003FF
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICV_ABPR ADDRESS 0x401C RW
GICV_ABPR RESET_VALUE 0x00000003
        VAL BIT[2:0]

GICV_AIAR ADDRESS 0x4020 R
GICV_AIAR RESET_VALUE 0x000003FF
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICV_AEOIR ADDRESS 0x4024 C
GICV_AEOIR RESET_VALUE 0x00000000
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICV_AHPPIR ADDRESS 0x4028 R
GICV_AHPPIR RESET_VALUE 0x000003FF
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

GICV_APR ADDRESS 0x40D0 RW
GICV_APR RESET_VALUE 0x00000000
        PRI BIT[31:0]
                NA VALUE 0x00000000
                A VALUE 0x00000001

GICV_IIDR ADDRESS 0x40FC R
GICV_IIDR RESET_VALUE 0x00020070
        PART_NUM BIT[31:20]
        ARCH_VERSION BIT[19:16]
        REVISION BIT[15:12]
        IMPLEMENTOR BIT[11:0]

GICV_DIR ADDRESS 0x5000 W
GICV_DIR RESET_VALUE 0x00000000
        CPU_ID BIT[12:10]
        INT_ID BIT[9:0]

apcs_acc MODULE OFFSET=A7SS+0x00008000 MAX=A7SS+0x0000804F APRE= APOST= SPRE= SPOST= FPRE= FPOST= BPRE= BPOST= ABPRE= ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_ACC
APCS_ACCSECURE ADDRESS 0x0000 RW
APCS_ACCSECURE RESET_VALUE 0xXXXXXXXX
        APCS_ACCSECURE BIT[31:0]

APCS_CPU_PWR_CTL ADDRESS 0x0004 RW
APCS_CPU_PWR_CTL RESET_VALUE 0x00040000
        CLK_EN BIT[21:16]
                DYNAMICALLY_ENABLED_BY_HARDWARE VALUE 0x00
                ALWAYS_ENABLED VALUE 0x01
        RET_SLP_REQ BIT[9]
        PLL_CLAMP BIT[8]
        CORE_PWRD_UP BIT[7]
        GATE_CLK BIT[6]
        COREPOR_RST BIT[5]
        CORE_RST BIT[4]
        L2DT_SLP BIT[3]
        L2_STDBY BIT[2]
        L2_CLKEN BIT[1]
        CLAMP BIT[0]

APCS_ACC_STS ADDRESS 0x0008 R
APCS_ACC_STS RESET_VALUE 0x000XXXXX
        RET_SLP_ACK BIT[17]
        SLP_CLK BIT[16]
        AHB_CLK BIT[15]
        REF_CLK BIT[14]
        SPM_SLP_STATE BIT[13]
        FRC_CLK_OFF BIT[12]
        RET_SLP_REQ BIT[11]
        TRGTD_DBG_RST BIT[10]
        CORE_RST BIT[9]
        COREPOR_RST BIT[8]
        L2DT_HS BIT[7]
        CLAMP BIT[6]
        CORE_AUX_CLK BIT[5:3]
        CORE_PLL_CLK BIT[2]
        CORE_NO_PWR_DWN BIT[1]
        CORE_PWRUP_REQ BIT[0]

APCS_ATSTBUS_SEL ADDRESS 0x000C RW
APCS_ATSTBUS_SEL RESET_VALUE 0x00000000
        EN BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SEL BIT[1:0]
                CLK VALUE 0x0
                TMR VALUE 0x1
                SAW VALUE 0x2
                CONSTANT VALUE 0x3

APCS_CPU_TRGTD_DBG_RST ADDRESS 0x0010 RW
APCS_CPU_TRGTD_DBG_RST RESET_VALUE 0x00000000
        RST BIT[0]

APCS_CPU_AUX_CLK_SEL ADDRESS 0x0014 RW
APCS_CPU_AUX_CLK_SEL RESET_VALUE 0x00000000
        APCS_CPU_AUX_CLK_SEL BIT[1:0]

APCS_CPU_PLL_MODE ADDRESS 0x0018 RW
APCS_CPU_PLL_MODE RESET_VALUE 0x00000000
        PLL_LOCK_DET BIT[31]
        PLL_ACTIVE_FLAG BIT[30]
        PLL_ACK_LATCH BIT[29]
        RESERVE_BITS28_24 BIT[28:24]
        PLL_HW_UPADATE_LOGIC_BYPASS BIT[23]
        PLL_UPDATE BIT[22]
        PLL_VOTE_FSM_RESET BIT[21]
        PLL_VOTE_FSM_ENA BIT[20]
        PLL_BIAS_COUNT BIT[19:14]
        PLL_LOCK_COUNT BIT[13:8]
        RESERVE_BITS7_4 BIT[7:4]
        PLL_PLLTEST BIT[3]
        PLL_RESET_N BIT[2]
        PLL_BYPASSNL BIT[1]
        PLL_OUTCTRL BIT[0]

APCS_CPU_PLL_L_VAL ADDRESS 0x001C RW
APCS_CPU_PLL_L_VAL RESET_VALUE 0x00000000
        PLL_L BIT[15:0]

APCS_CPU_PLL_ALPHA_VAL ADDRESS 0x0020 RW
APCS_CPU_PLL_ALPHA_VAL RESET_VALUE 0x00000000
        PLL_ALPHA BIT[31:0]

APCS_CPU_PLL_ALPHA_VAL_U ADDRESS 0x0024 RW
APCS_CPU_PLL_ALPHA_VAL_U RESET_VALUE 0x00000000
        RESERVE_BITS31_8 BIT[31:8]
        PLL_ALPHA BIT[7:0]

APCS_CPU_PLL_USER_CTL ADDRESS 0x0028 RW
APCS_CPU_PLL_USER_CTL RESET_VALUE 0x00000001
        RESERVE_BITS31_28 BIT[31:28]
        SSC_MODE_CONTROL BIT[27]
        RESERVE_BITS26_25 BIT[26:25]
        ALPHA_EN BIT[24]
        RESERVE_BITS23_22 BIT[23:22]
        VCO_SEL BIT[21:20]
        RESERVE_BITS19_15 BIT[19:15]
        PRE_DIV_RATIO BIT[14:12]
        POST_DIV_RATIO BIT[11:8]
        OUTPUT_INV BIT[7]
        RESERVE_BITS6_5 BIT[6:5]
        PLLOUT_LV_TEST BIT[4]
        PLLOUT_LV_EARLY BIT[3]
        PLLOUT_LV_AUX2 BIT[2]
        PLLOUT_LV_AUX BIT[1]
        PLLOUT_LV_MAIN BIT[0]

APCS_CPU_PLL_USER_CTL_U ADDRESS 0x002C RW
APCS_CPU_PLL_USER_CTL_U RESET_VALUE 0x00000004
        RESERVE_BITS31_12 BIT[31:12]
        LATCH_INTERFACE_BYPASS BIT[11]
        STATUS_REGISTER BIT[10:8]
        DSM BIT[7]
        WRITE_STATE BIT[6]
        TARGET_CTL BIT[5:3]
        LOCK_DET BIT[2]
        FREEZE_PLL BIT[1]
        TOGGLE_DET BIT[0]

APCS_CPU_PLL_CONFIG_CTL ADDRESS 0x0030 RW
APCS_CPU_PLL_CONFIG_CTL RESET_VALUE 0x4001055B
        SINGLE_DMET_MODE_ENABLE BIT[31]
        DMET_WINDOW_ENABLE BIT[30]
        TOGGLE_DET_SAMPLE_INTER BIT[29:26]
        TOGGLE_DET_THRESHOLD BIT[25:23]
        TOGGLE_DET_SAMPLE BIT[22:20]
        LOCK_DET_THRESHOLD BIT[19:12]
        LOCK_DET_SAMPLE_SIZE BIT[11:8]
        RESERVE_BITS7_6 BIT[7:6]
        REF_CYCLE BIT[5:4]
        KFN BIT[3:0]

APCS_CPU_PLL_TEST_CTL ADDRESS 0x0034 RW
APCS_CPU_PLL_TEST_CTL RESET_VALUE 0x00000000
        BIAS_GEN_TRIM BIT[31:29]
        DCO BIT[28]
        PROCESS_CALB BIT[27:26]
        OVERRIDE_PROCESS_CALB BIT[25]
        FINE_FCW BIT[24:20]
        OVERRIDE_FINE_FCW BIT[19]
        COARSE_FCW BIT[18:13]
        OVERRIDE_COARSE BIT[12]
        DISABLE_LFSR BIT[11]
        DTEST_SEL BIT[10:8]
        DTEST_EN BIT[7]
        BYP_TESTAMP BIT[6]
        ATEST1_SEL BIT[5:4]
        ATEST0_SEL BIT[3:2]
        ATEST1_EN BIT[1]
        ATEST0_EN BIT[0]

APCS_CPU_PLL_TEST_CTL_U ADDRESS 0x0038 RW
APCS_CPU_PLL_TEST_CTL_U RESET_VALUE 0x00400006
        RESERVE_BITS31_14 BIT[31:14]
        OVERRIDE_FINE_FCW_MSB BIT[13]
        DTEST_MODE_SEL BIT[12:11]
        NMO_OSC_SEL BIT[10:9]
        NMO_EN BIT[8]
        NOISE_MAG BIT[7:5]
        NOISE_GEN BIT[4]
        OSC_BIAS_GND BIT[3]
        PLL_TEST_OUT_SEL BIT[2:1]
        CAL_CODE_UPDATE BIT[0]

APCS_CPU_PLL_STATUS ADDRESS 0x003C R
APCS_CPU_PLL_STATUS RESET_VALUE 0x00000000
        STATUS_26_24 BIT[26:24]
        STATUS_23 BIT[23]
        STATUS_22_20 BIT[22:20]
        STATUS_19_17 BIT[19:17]
        STATUS_16_12 BIT[16:12]
        STATUS_11_6 BIT[11:6]
        STATUS_5 BIT[5]
        STATUS_4_2 BIT[4:2]
        STATUS_1 BIT[1]
        STATUS_0 BIT[0]

APCS_CPU_PLL_FREQ_CTL ADDRESS 0x0040 RW
APCS_CPU_PLL_FREQ_CTL RESET_VALUE 0x00000000
        FREQUENCY_CTL_WORD BIT[31:0]

APCS_TZIPC_INTERRUPT ADDRESS 0x0044 W
APCS_TZIPC_INTERRUPT RESET_VALUE 0x00000000
        SPARE_IPC BIT[23:20]
        RPM_IPC BIT[2:0]

APCS_A7_CFG ADDRESS 0x0048 RW
APCS_A7_CFG RESET_VALUE 0x00000000
        SMPNAMP BIT[28]
        DBGOSUNLOCKCATCH BIT[3]
        DBGHALTREQ BIT[2]
        DBGLOCKSET BIT[1]
        DBGHOLDRST BIT[0]

GCC_DBG_CLK_ON_REQ ADDRESS 0x004C RW
GCC_DBG_CLK_ON_REQ RESET_VALUE 0x00000000
        CLK_ON_ACK BIT[31]
        RESERVE_BITS30_1 BIT[30:1]
        CLK_ON_REQ BIT[0]

apcs_saw2 MODULE OFFSET=A7SS+0x00009000 MAX=A7SS+0x00009FFF APRE=APCS_ APOST= SPRE=APCS_ SPOST= FPRE=APCS_ FPOST= BPRE=APCS_ BPOST= ABPRE=APCS_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_SAW2
SAW2_SECURE ADDRESS 0x0000 RW
SAW2_SECURE RESET_VALUE 0x00000000
        SAW_CTL BIT[2]
                SEC VALUE 0x0
                NSEC VALUE 0x1
        PWR_CTL BIT[1]
                SEC VALUE 0x0
                NSEC VALUE 0x1
        VLT_CTL BIT[0]
                SEC VALUE 0x0
                NSEC VALUE 0x1

SAW2_ID ADDRESS 0x0004 R
SAW2_ID RESET_VALUE 0x100A0825
        NUM_SPM_ENTRY BIT[31:24]
        NUM_PWR_CTL BIT[21:16]
        PMIC_DATA_WIDTH BIT[12:8]
        NUM_PMIC_DATA BIT[6:4]
        CFG_NS_ACCESS BIT[3]
        PMIC_ARB_INTF BIT[2]
        AVS_PRESENT BIT[1]
        SPM_PRESENT BIT[0]

SAW2_CFG ADDRESS 0x0008 RW
SAW2_CFG RESET_VALUE 0x00000000
        TEST_BUS_EN BIT[9]
        FRC_REF_CLK_ON BIT[8]
        CLK_DIV BIT[4:0]

SAW2_SPM_STS ADDRESS 0x000C R
SAW2_SPM_STS RESET_VALUE 0x00000000
        CURR_PWR_CTL BIT[31:16]
        SHTDWN_REQ BIT[15]
        SHTDWN_ACK BIT[14]
        BRNGUP_REQ BIT[13]
        BRNGUP_ACK BIT[12]
        RPM_STATE BIT[11:10]
                RUN VALUE 0x0
                STDNACK VALUE 0x1
                BGUPACK VALUE 0x2
                WAKEUP VALUE 0x3
        SPM_CMD_ADDR BIT[8:0]

SAW2_AVS_STS ADDRESS 0x0010 R
SAW2_AVS_STS RESET_VALUE 0x00000000
        SPM_EVENT BIT[23:16]
        AVS_FSM_STATE BIT[6]
        MAX_INT BIT[5]
        MIN_INT BIT[4]
        CPU_UP BIT[3]
        CPU_DN BIT[2]
        SW_WR_PEND BIT[1]
        AVS_STATE BIT[0]
                IDLE VALUE 0x0
                REQ VALUE 0x1

SAW2_PMIC_STS ADDRESS 0x0014 R
SAW2_PMIC_STS RESET_VALUE 0x00000000
        CURR_DLY BIT[29:20]
        CURR_PMIC_SIZE BIT[18]
        PMIC_STATE BIT[17:16]
                IDLE VALUE 0x0
                DONE VALUE 0x1
                DELAY VALUE 0x2
                DONEBAR VALUE 0x3
        CURR_PMIC_DATA BIT[7:0]

SAW2_RST ADDRESS 0x0018 RW
SAW2_RST RESET_VALUE 0x00000000
        RST BIT[0]

SAW2_SPM_CTL ADDRESS 0x0030 RW
SAW2_SPM_CTL RESET_VALUE 0x00000000
        EVENT_SYNC BIT[31:24]
        SLP_CMD_MODE BIT[17]
        SPM_SYS_PC_MODE BIT[16]
        SPM_START_ADR BIT[12:4]
        ISAR BIT[3]
                END_OF_PROGRAM_RESET_THE_SPM_START_ADR_TO_ZERO VALUE 0x0
                INHIBIT_END_OF_PROGRAM_TO_RESET_SPM_START_ADR VALUE 0x1
        WAKEUP_CONFIG BIT[2:1]
                SYS_SPM_WAKEUP VALUE 0x0
                SYS_SPM_WAKEUP_OR_NOT_CPU_SPM_WAIT_REQ VALUE 0x1
                SYS_SPM_WAKEUP_OR_RISING_EDGE_OF_SYS_SPM_DBG_NOPWRDWN VALUE 0x2
                SYS_SPM_WAKEUP_OR_NOT_CPU_SPM_WAIT_REQ_OR_RISING_EDGE_OF_SYS_SPM_DBG_NOPWRDWN VALUE 0x3
        SPM_EN BIT[0]

SAW2_SPM_DLY ADDRESS 0x0034 RW
SAW2_SPM_DLY RESET_VALUE 0x00000000
        DLY3 BIT[29:20]
        DLY2 BIT[19:10]
        DLY1 BIT[9:0]

SAW2_SPM_STS2 ADDRESS 0x0038 R
SAW2_SPM_STS2 RESET_VALUE 0x00000000
        CURR_PWR_CTL BIT[9:0]

SAW2_SPM_SLP_SEQ_ENTRY_n(n):(0)-(15) ARRAY 0x00000400+0x4*n
SAW2_SPM_SLP_SEQ_ENTRY_0 ADDRESS 0x0400 RW
SAW2_SPM_SLP_SEQ_ENTRY_0 RESET_VALUE 0x00000000
        CMD3 BIT[30:24]
        CMD2 BIT[22:16]
        CMD1 BIT[14:8]
        CMD0 BIT[6:0]

SAW2_SPM_PMIC_DATA_n(n):(0)-(1) ARRAY 0x00000040+0x4*n
SAW2_SPM_PMIC_DATA_0 ADDRESS 0x0040 RW
SAW2_SPM_PMIC_DATA_0 RESET_VALUE 0x00000000
        DLY BIT[26:24]
        SIZE BIT[20]
                ENUM_ONE_BYTE VALUE 0x0
                ENUM_TWO_BYTE VALUE 0x1
        ADR_IDX BIT[18:16]
        DATA BIT[7:0]

SAW2_VERSION ADDRESS 0x0FD0 R
SAW2_VERSION RESET_VALUE 0x30000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

qtmr_ac MODULE OFFSET=A7SS+0x00020000 MAX=A7SS+0x00020FFF APRE= APOST= SPRE= SPOST= FPRE= FPOST= BPRE= BPOST= ABPRE= ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.QTMR_AC
QTMR_AC_CNTFRQ ADDRESS 0x0000 RW
QTMR_AC_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_AC_CNTSR ADDRESS 0x0004 RW
QTMR_AC_CNTSR RESET_VALUE 0x00000000
        NSN BIT[7:0]
                SECURE_ONLY VALUE 0x00
                SECURE_OR_NONSECURE VALUE 0x01

QTMR_AC_CNTTID ADDRESS 0x0008 R
QTMR_AC_CNTTID RESET_VALUE 0x00000000
        F7_CFG BIT[31:28]
        F6_CFG BIT[27:24]
        F5_CFG BIT[23:20]
        F4_CFG BIT[19:16]
        F3_CFG BIT[15:12]
        F2_CFG BIT[11:8]
        F1_CFG BIT[7:4]
        F0_CFG BIT[3:0]
                FI VALUE 0x0
                FVI VALUE 0x1
                FPLO VALUE 0x2
                RSVD VALUE 0x3

QTMR_AC_CNTACR_n(n):(0)-(7) ARRAY 0x00000040+0x4*n
QTMR_AC_CNTACR_0 ADDRESS 0x0040 RW
QTMR_AC_CNTACR_0 RESET_VALUE 0x00000000
        RWPT BIT[5]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RWVT BIT[4]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RVOFF BIT[3]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RFRQ BIT[2]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RPVCT BIT[1]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RPCT BIT[0]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1

QTMR_AC_CNTVOFF_LO_n(n):(0)-(7) ARRAY 0x00000080+0x8*n
QTMR_AC_CNTVOFF_LO_0 ADDRESS 0x0080 RW
QTMR_AC_CNTVOFF_LO_0 RESET_VALUE 0x00000000
        CNTVOFF_LO BIT[31:0]

QTMR_AC_CNTVOFF_HI_n(n):(0)-(7) ARRAY 0x00000084+0x8*n
QTMR_AC_CNTVOFF_HI_0 ADDRESS 0x0084 RW
QTMR_AC_CNTVOFF_HI_0 RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_AC_CFG ADDRESS 0x0FC0 RW
QTMR_AC_CFG RESET_VALUE 0x00000000
        TEST_BUS_EN BIT[0]

QTMR_AC_VERSION ADDRESS 0x0FD0 R
QTMR_AC_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

apcs_f0_qtmr_v1 MODULE OFFSET=A7SS+0x00021000 MAX=A7SS+0x00021FFF APRE=APCS_F0_ APOST= SPRE=APCS_F0_ SPOST= FPRE=APCS_F0_ FPOST= BPRE=APCS_F0_ BPOST= ABPRE=APCS_F0_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_F0_QTMR_V1
QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

apcs_f0_qtmr_v2 MODULE OFFSET=A7SS+0x00022000 MAX=A7SS+0x00022FFF APRE=APCS_F0_ APOST= SPRE=APCS_F0_ SPOST= FPRE=APCS_F0_ FPOST= BPRE=APCS_F0_ BPOST= ABPRE=APCS_F0_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_F0_QTMR_V2
QTMR_V2_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V2_CNTPCT_LO RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QTMR_V2_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V2_CNTPCT_HI RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QTMR_V2_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V2_CNTVCT_LO RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QTMR_V2_CNTVCT_HI ADDRESS 0x000C R
QTMR_V2_CNTVCT_HI RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QTMR_V2_CNTFRQ ADDRESS 0x0010 R
QTMR_V2_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_V2_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V2_CNTP_CVAL_LO RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QTMR_V2_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V2_CNTP_CVAL_HI RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QTMR_V2_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V2_CNTP_TVAL RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QTMR_V2_CNTP_CTL ADDRESS 0x002C RW
QTMR_V2_CNTP_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V2_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V2_CNTV_CVAL_LO RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QTMR_V2_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V2_CNTV_CVAL_HI RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QTMR_V2_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V2_CNTV_TVAL RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QTMR_V2_CNTV_CTL ADDRESS 0x003C RW
QTMR_V2_CNTV_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V2_VERSION ADDRESS 0x0FD0 R
QTMR_V2_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

apcs_f1_qtmr_v1 MODULE OFFSET=A7SS+0x00023000 MAX=A7SS+0x00023FFF APRE=APCS_F1_ APOST= SPRE=APCS_F1_ SPOST= FPRE=APCS_F1_ FPOST= BPRE=APCS_F1_ BPOST= ABPRE=APCS_F1_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_F1_QTMR_V1
QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

apcs_f2_qtmr_v1 MODULE OFFSET=A7SS+0x00024000 MAX=A7SS+0x00024FFF APRE=APCS_F2_ APOST= SPRE=APCS_F2_ SPOST= FPRE=APCS_F2_ FPOST= BPRE=APCS_F2_ BPOST= ABPRE=APCS_F2_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_F2_QTMR_V1
QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

apcs_f3_qtmr_v1 MODULE OFFSET=A7SS+0x00025000 MAX=A7SS+0x00025FFF APRE=APCS_F3_ APOST= SPRE=APCS_F3_ SPOST= FPRE=APCS_F3_ FPOST= BPRE=APCS_F3_ BPOST= ABPRE=APCS_F3_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_F3_QTMR_V1
QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

apcs_f4_qtmr_v1 MODULE OFFSET=A7SS+0x00026000 MAX=A7SS+0x00026FFF APRE=APCS_F4_ APOST= SPRE=APCS_F4_ SPOST= FPRE=APCS_F4_ FPOST= BPRE=APCS_F4_ BPOST= ABPRE=APCS_F4_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_F4_QTMR_V1
QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

apcs_f5_qtmr_v1 MODULE OFFSET=A7SS+0x00027000 MAX=A7SS+0x00027FFF APRE=APCS_F5_ APOST= SPRE=APCS_F5_ SPOST= FPRE=APCS_F5_ FPOST= BPRE=APCS_F5_ BPOST= ABPRE=APCS_F5_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_F5_QTMR_V1
QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

apcs_f6_qtmr_v1 MODULE OFFSET=A7SS+0x00028000 MAX=A7SS+0x00028FFF APRE=APCS_F6_ APOST= SPRE=APCS_F6_ SPOST= FPRE=APCS_F6_ FPOST= BPRE=APCS_F6_ BPOST= ABPRE=APCS_F6_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_F6_QTMR_V1
QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

apcs_f7_qtmr_v1 MODULE OFFSET=A7SS+0x00029000 MAX=A7SS+0x00029FFF APRE=APCS_F7_ APOST= SPRE=APCS_F7_ SPOST= FPRE=APCS_F7_ FPOST= BPRE=APCS_F7_ BPOST= ABPRE=APCS_F7_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_F7_QTMR_V1
QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

apcs_wdt MODULE OFFSET=A7SS+0x00017000 MAX=A7SS+0x00017FFF APRE= APOST= SPRE= SPOST= FPRE= FPOST= BPRE= BPOST= ABPRE= ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_WDT
WDOG_SECURE ADDRESS 0x0000 RW
WDOG_SECURE RESET_VALUE 0x00000001
        WDT BIT[0]
                SEC VALUE 0x0
                NSEC VALUE 0x1

WDOG_RESET ADDRESS 0x0004 W
WDOG_RESET RESET_VALUE 0x00000000
        RESET BIT[0]

WDOG_CTL ADDRESS 0x0008 W
WDOG_CTL RESET_VALUE 0x00000000
        UNMASKED_INT_ENABLE BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

WDOG_STATUS ADDRESS 0x000C R
WDOG_STATUS RESET_VALUE 0x00000000
        COUNT BIT[30:2]
        FROZEN BIT[1]
                NO VALUE 0x0
                YES VALUE 0x1
        EXPIRED_STATUS BIT[0]
                NO VALUE 0x0
                YES VALUE 0x1

WDOG_BARK_TIME ADDRESS 0x0010 RW
WDOG_BARK_TIME RESET_VALUE 0x0007FFFF
        DATA BIT[19:0]

WDOG_BITE_TIME ADDRESS 0x0014 RW
WDOG_BITE_TIME RESET_VALUE 0x000FFFFF
        DATA BIT[19:0]

WDOG_TEST_LOAD_STATUS ADDRESS 0x0018 R
WDOG_TEST_LOAD_STATUS RESET_VALUE 0x00000000
        SYNC_STATUS BIT[0]

WDOG_TEST_LOAD ADDRESS 0x001C W
WDOG_TEST_LOAD RESET_VALUE 0x00000000
        LOAD BIT[0]

WDOG_TEST ADDRESS 0x0020 RW
WDOG_TEST RESET_VALUE 0x00000000
        LOAD_VALUE BIT[19:0]

apcs_glb MODULE OFFSET=A7SS+0x00010000 MAX=A7SS+0x00010068 APRE= APOST= SPRE= SPOST= FPRE= FPOST= BPRE= BPOST= ABPRE= ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_GLB
APCS_GLBSECURE ADDRESS 0x0000 RW
APCS_GLBSECURE RESET_VALUE 0x00000003
        ALLOW_VOTE_HYP BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ALLOW_VOTE_HLOS BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_START_ADDR ADDRESS 0x0004 RW
APCS_START_ADDR RESET_VALUE 0x00000000
        ADDR BIT[31:16]

APCS_CMD_RCGR ADDRESS 0x0008 RW
APCS_CMD_RCGR RESET_VALUE 0x80000002
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_CFG_RCGR ADDRESS 0x000C RW
APCS_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

APCS_CBCR ADDRESS 0x0010 RW
APCS_CBCR RESET_VALUE 0x80000002
        CLK_OFF BIT[31]
        CORE_ON BIT[14]
        PERIPH_ON BIT[13]
        PERIPH_OFF BIT[12]
        WAKEUP BIT[11:8]
        SLEEP BIT[7:4]
        HW_CTL BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CLK_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

APCS_GLB_CFG ADDRESS 0x0014 RW
APCS_GLB_CFG RESET_VALUE 0x00000000
        ENA_SO_IMPL BIT[12]
        L2RSTDISABLE BIT[11]
        SYS_APCCSWRST BIT[10]
        L1RSTDISABLE BIT[9]
        CP15DISABLE BIT[8]
                NOT_ENABLED VALUE 0x0
                ENABLED VALUE 0x1
        CFGTE BIT[7]
                ARM VALUE 0x0
                THUMB VALUE 0x1
        CFGEND BIT[6]
                EE_BIT_IS_LOW VALUE 0x0
                EE_BIT_IS_HIGH VALUE 0x1
        CACHEID BIT[5:0]

APCS_GLB_BOOT_REMAP ADDRESS 0x0018 RW
APCS_GLB_BOOT_REMAP RESET_VALUE 0x00100001
        REMAP_HIGH BIT[31:16]
        REMAP_128 BIT[2]
        REMAP_VINITHI BIT[1]
        REMAP_EN BIT[0]

APCS_GLB_TEST_BUSSEL ADDRESS 0x001C RW
APCS_GLB_TEST_BUSSEL RESET_VALUE 0x00000000
        TEST_BUS_EN1 BIT[31:30]
        TEST_BUS_EN2 BIT[29:28]
        TEST_BUS_EN3 BIT[4:0]

APCS_GLB_EN_PWR_ST ADDRESS 0x0020 RW
APCS_GLB_EN_PWR_ST RESET_VALUE 0x00000003
        APCS_EN_PWR_ST_REST_BIT BIT[1]
                ENABLE_GDHS_STATE_MACHINE_FOR_FEW_GDHS_DEFAULT_IS_0 VALUE 0x1
        APCS_EN_PWR_ST_FEW_BIT BIT[0]
                ENABLE_GDHS_STATE_MACHINE_FOR_REST_GDHSI_DEFAULT_S_0 VALUE 0x1

APCS_GLB_QSB_LP ADDRESS 0x0024 RW
APCS_GLB_QSB_LP RESET_VALUE 0x00000001
        APCS_QSB_LP_CNTR BIT[6:1]
        APCS_QSB_LP_OVERWRITE_BIT BIT[0]

APCS_GLB_AHB_CLKON ADDRESS 0x0028 RW
APCS_GLB_AHB_CLKON RESET_VALUE 0x00000000
        APCS_AHB_CLKON_CNTR BIT[15:1]
        APCS_AHB_CLKON_OVERWRITE_BIT BIT[0]

APCS_GLB_QGIC_CFG ADDRESS 0x002C RW
APCS_GLB_QGIC_CFG RESET_VALUE 0x00000000
        CFG_PID BIT[14:10]
        CFG_BID BIT[9:7]
        CFG_MID BIT[2:0]

APCS_GLB_GHDS_CNTR ADDRESS 0x0030 RW
APCS_GLB_GHDS_CNTR RESET_VALUE 0x00000000
        GHDS_CNTR_VALUE BIT[9:0]

APCS_TCM_REDIRECT_ADDR ADDRESS 0x0034 RW
APCS_TCM_REDIRECT_ADDR RESET_VALUE 0x08000000
        TCM_START_ADDR BIT[31:18]
        TCM_REDIRECT_EN_0 BIT[0]

APCS_A7_GLB_CFG ADDRESS 0x0038 RW
APCS_A7_GLB_CFG RESET_VALUE 0x00000100
        ACINACTM BIT[8]
        CLUSTER_ID BIT[7:4]
        CFGSDISABLE BIT[0]

SPM_VOTE_TZ ADDRESS 0x003C RW
SPM_VOTE_TZ RESET_VALUE 0xC000003F
        PMIC_HANDSHAKE_EN BIT[31]
        RPM_HANDSHAKE_EN BIT[30]
        PWR_CTL_EN BIT[5:0]

SPM_VOTE_HLOS ADDRESS 0x0040 RW
SPM_VOTE_HLOS RESET_VALUE 0xC000003F
        PMIC_HANDSHAKE_EN BIT[31]
        RPM_HANDSHAKE_EN BIT[30]
        PWR_CTL_EN BIT[5:0]

SPM_VOTE_HYP ADDRESS 0x0044 RW
SPM_VOTE_HYP RESET_VALUE 0xC000003F
        PMIC_HANDSHAKE_EN BIT[31]
        RPM_HANDSHAKE_EN BIT[30]
        PWR_CTL_EN BIT[5:0]

SPM_VOTE_INT_STS ADDRESS 0x0048 R
SPM_VOTE_INT_STS RESET_VALUE 0x00000000
        PMIC_HANDSHAKE_INT BIT[31]
        RPM_HANDSHAKE_INT BIT[30]
        PWR_CTL_INT BIT[5:0]

SPM_VOTE_INT_CLR ADDRESS 0x004C W
SPM_VOTE_INT_CLR RESET_VALUE 0x00000000
        PMIC_HANDSHAKE_CLR BIT[31]
        RPM_HANDSHAKE_CLR BIT[30]
        PWR_CTL_CLR BIT[5:0]

APPS_BOOTFSM_CTL ADDRESS 0x0050 RW
APPS_BOOTFSM_CTL RESET_VALUE 0x00000000
        STATE_OVERIDE_VAL BIT[7:4]
        STATE_SW_MODE BIT[1]
        STATE_OVERIDE BIT[0]

APPS_BOOTFSM_STATUS ADDRESS 0x0054 R
APPS_BOOTFSM_STATUS RESET_VALUE 0x00000000
        BOOTFSM_STATUS BIT[31:0]

RBCPR_CLK_SEL ADDRESS 0x0058 RW
RBCPR_CLK_SEL RESET_VALUE 0x00000000
        CLK_SEL BIT[0]
                FAST_CLK_DIS VALUE 0x0
                FAST_CLK_EN VALUE 0x1

RBCPR_BCR ADDRESS 0x005C RW
RBCPR_BCR RESET_VALUE 0x00000000
        RBCPR_ARES BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RBCPR_PMIC ADDRESS 0x0060 RW
RBCPR_PMIC RESET_VALUE 0x00000000
        PMIC_ADDRIDX BIT[1]
                ID0 VALUE 0x0
                ID1 VALUE 0x1
        PMIC_SIZE BIT[0]
                SIZE2 VALUE 0x0
                SIZE1 VALUE 0x1

apcs_gcc MODULE OFFSET=A7SS+0x00011000 MAX=A7SS+0x000110B8 APRE= APOST= SPRE= SPOST= FPRE= FPOST= BPRE= BPOST= ABPRE= ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_GCC
APCS_GCCSECURE ADDRESS 0x0000 RW
APCS_GCCSECURE RESET_VALUE 0xXXXXXXXX
        APCS_GCCSECURE BIT[31:0]

APCS_IPC_SECURITY ADDRESS 0x0004 RW
APCS_IPC_SECURITY RESET_VALUE 0x00000000
        APCS_IPC_SECURITY BIT[31:0]

APCS_IPC ADDRESS 0x0008 C
APCS_IPC RESET_VALUE 0x00000000
        SPARE_IPC BIT[23:20]
        WCN_IPC BIT[19:16]
        MPSS_IPC BIT[15:12]
        ADSP_IPC BIT[11:8]
        RPM_IPC BIT[2:0]

APCS_PWR_CTL_OVERRIDE ADDRESS 0x000C RW
APCS_PWR_CTL_OVERRIDE RESET_VALUE 0x00000000
        L2_RET_SLP_DIS BIT[16]
        CLK_EN BIT[9:0]
                DYNAMICALLY_ENABLED_BY_HARDWARE VALUE 0x000
                ALWAYS_ENABLED VALUE 0x001

APCS_GCLK_STS ADDRESS 0x0010 R
APCS_GCLK_STS RESET_VALUE 0x00000XXX
        STS BIT[9:0]
                HALTED VALUE 0x000
                TOGGLING VALUE 0x001

APCS_L2_PWR_CTL ADDRESS 0x0014 RW
APCS_L2_PWR_CTL RESET_VALUE 0x00008100
        L2_HS_CNT BIT[25:16]
        PLL_CLAMP BIT[15]
        LVE BIT[14]
        L2_RET_SLP BIT[13]
        SYS_RESET BIT[12]
        L2_HS_RST BIT[10]
        L2_HS_EN BIT[9]
        L2_HS_CLAMP BIT[8]
        L2_ARRAY_HS BIT[1:0]

APCS_PWR_STS ADDRESS 0x0018 R
APCS_PWR_STS RESET_VALUE 0x0000XXXX
        SPM_SLP_STATE BIT[12]
        SAW_SLP_ACK BIT[11]
        DBG_RST_STS BIT[10]
        L2_HS_RST_STS BIT[9]
        L2_CLMP_STS BIT[8]
        L2_RET_SLP_STS BIT[7]
        L2_HS_STS BIT[6:5]
        DBG_PWRUP_REQ BIT[4]
        L2_FS_STS BIT[3]
        L2_CLK_IDLE BIT[1]
        L2_SLV_IDLE BIT[0]

APCS_CLK_DIAG ADDRESS 0x001C RW
APCS_CLK_DIAG RESET_VALUE 0x00000000
        FAST_CLK_SEL BIT[5:3]
                SYS_APCSQSB_CLK VALUE 0x0
                SYS_APCSAHB_CLK VALUE 0x1
                L2_DATARAM_CLK VALUE 0x2
                APC0_SYSLEAF_CLK VALUE 0x3
                PLL_LOCK_DETECT VALUE 0x4
                PLL_DTEST VALUE 0x5

APCS_ALL_TSTBUS_SEL ADDRESS 0x0020 RW
APCS_ALL_TSTBUS_SEL RESET_VALUE 0x00000000
        EN BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SEL BIT[3:0]
                APC0 VALUE 0x0
                APC1 VALUE 0x1
                APC2 VALUE 0x2
                APC3 VALUE 0x3
                GLB VALUE 0x4
                L2_GDHS VALUE 0x5
                CONSTANT VALUE 0x6

APCS_DBG_PWR_CTL ADDRESS 0x0024 RW
APCS_DBG_PWR_CTL RESET_VALUE 0x00000000
        REQ BIT[0]

APCS_L2_AUX_CLK_SEL ADDRESS 0x0028 RW
APCS_L2_AUX_CLK_SEL RESET_VALUE 0x00000000
        APCS_L2_AUX_CLK_SEL BIT[1:0]

APCS_SPARE ADDRESS 0x002C RW
APCS_SPARE RESET_VALUE 0x00000000
        BITS BIT[31:0]

APCS_SPARE_STS ADDRESS 0x0030 R
APCS_SPARE_STS RESET_VALUE 0x00000000
        BITS BIT[7:0]

XPU_STATUS ADDRESS 0x0034 R
XPU_STATUS RESET_VALUE 0x00000000
        VMIDENSTATUS BIT[2]
        NSENSTATUS BIT[1]
        MSAENSTATUS BIT[0]

APCS_HW_EVENT_SEL_n(n):(0)-(31) ARRAY 0x00000038+0x4*n
APCS_HW_EVENT_SEL_0 ADDRESS 0x0038 RW
APCS_HW_EVENT_SEL_0 RESET_VALUE 0x00000000
        EN BIT[31]
        SEL BIT[1:0]

apcs_rbcpr_wrapper MODULE OFFSET=A7SS+0x00018000 MAX=A7SS+0x00018FFF APRE=APCS_ APOST= SPRE=APCS_ SPOST= FPRE=APCS_ FPOST= BPRE=APCS_ BPOST= ABPRE=APCS_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.A7SS.APCS_RBCPR_WRAPPER
RBCPR_VERSION ADDRESS 0x0000 R
RBCPR_VERSION RESET_VALUE 0x10020000
        RBCPR_VERSION BIT[31:0]

RBCPR_SENSOR_MASK0 ADDRESS 0x0020 RW
RBCPR_SENSOR_MASK0 RESET_VALUE 0x00000000
        SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK1 ADDRESS 0x0024 RW
RBCPR_SENSOR_MASK1 RESET_VALUE 0x00000000
        SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK2 ADDRESS 0x0028 RW
RBCPR_SENSOR_MASK2 RESET_VALUE 0x00000000
        SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK3 ADDRESS 0x002C RW
RBCPR_SENSOR_MASK3 RESET_VALUE 0x00000000
        SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_BYPASS0 ADDRESS 0x0030 RW
RBCPR_SENSOR_BYPASS0 RESET_VALUE 0x00000000
        SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS1 ADDRESS 0x0034 RW
RBCPR_SENSOR_BYPASS1 RESET_VALUE 0x00000000
        SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS2 ADDRESS 0x0038 RW
RBCPR_SENSOR_BYPASS2 RESET_VALUE 0x00000000
        SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS3 ADDRESS 0x003C RW
RBCPR_SENSOR_BYPASS3 RESET_VALUE 0x00000000
        SENSOR_BYPASS BIT[31:0]

RBIF_PMIC_ADDR ADDRESS 0x0040 RW
RBIF_PMIC_ADDR RESET_VALUE 0x00000000
        RBIF_PMIC_MX_DATA_MSB BIT[23:22]
        RBIF_PMIC_MX_ADDR BIT[13:12]
        RBIF_PMIC_CX_DATA_MSB BIT[11:10]
        RBIF_PMIC_CX_ADDR BIT[1:0]

RBCPR_TIMER_INTERVAL ADDRESS 0x0044 RW
RBCPR_TIMER_INTERVAL RESET_VALUE 0x0000FFFF
        INTERVAL BIT[31:0]

RBIF_LIMIT ADDRESS 0x0048 RW
RBIF_LIMIT RESET_VALUE 0x00000000
        CEILING BIT[11:6]
        FLOOR BIT[5:0]

RBIF_TIMER_ADJUST ADDRESS 0x004C RW
RBIF_TIMER_ADJUST RESET_VALUE 0x00000000
        AUTO_LOOP_DISABLE BIT[16]
        CLAMP_TIMER_INTERVAL BIT[15:8]
        CONSECUTIVE_DN BIT[7:4]
        CONSECUTIVE_UP BIT[3:0]

RBCPR_GCNT_TARGET0 ADDRESS 0x0060 RW
RBCPR_GCNT_TARGET0 RESET_VALUE 0x000203E8
        GCNT0 BIT[21:12]
        TARGET0 BIT[11:0]

RBCPR_GCNT_TARGET1 ADDRESS 0x0064 RW
RBCPR_GCNT_TARGET1 RESET_VALUE 0x00000000
        GCNT1 BIT[21:12]
        TARGET1 BIT[11:0]

RBCPR_GCNT_TARGET2 ADDRESS 0x0068 RW
RBCPR_GCNT_TARGET2 RESET_VALUE 0x00000000
        GCNT2 BIT[21:12]
        TARGET2 BIT[11:0]

RBCPR_GCNT_TARGET3 ADDRESS 0x006C RW
RBCPR_GCNT_TARGET3 RESET_VALUE 0x00000000
        GCNT3 BIT[21:12]
        TARGET3 BIT[11:0]

RBCPR_GCNT_TARGET4 ADDRESS 0x0070 RW
RBCPR_GCNT_TARGET4 RESET_VALUE 0x00000000
        GCNT4 BIT[21:12]
        TARGET4 BIT[11:0]

RBCPR_GCNT_TARGET5 ADDRESS 0x0074 RW
RBCPR_GCNT_TARGET5 RESET_VALUE 0x00000000
        GCNT5 BIT[21:12]
        TARGET5 BIT[11:0]

RBCPR_GCNT_TARGET6 ADDRESS 0x0078 RW
RBCPR_GCNT_TARGET6 RESET_VALUE 0x00000000
        GCNT6 BIT[21:12]
        TARGET6 BIT[11:0]

RBCPR_GCNT_TARGET7 ADDRESS 0x007C RW
RBCPR_GCNT_TARGET7 RESET_VALUE 0x00000000
        GCNT7 BIT[21:12]
        TARGET7 BIT[11:0]

RBCPR_STEP_QUOT ADDRESS 0x0080 RW
RBCPR_STEP_QUOT RESET_VALUE 0x00000032
        IDLE_CLOCKS BIT[12:8]
        STEP_QUOT BIT[7:0]

RBCPR_CTL ADDRESS 0x0090 RW
RBCPR_CTL RESET_VALUE 0x00000000
        DN_THRESHOLD BIT[31:28]
        UP_THRESHOLD BIT[27:24]
        MIN_MX_CX_DELTA BIT[22:18]
        CPR_DISABLE_VALID BIT[17]
        MAX_MX_CX_DELTA BIT[16:12]
        HW_TO_PMIC_MX_EN BIT[11]
        COUNT_MODE BIT[10]
        DEBUG_BUS_SEL BIT[9:7]
        SW_AUTO_CONT_NACK_DN_EN BIT[6]
        SW_AUTO_CONT_ACK_EN BIT[5]
        HW_TO_PMIC_EN BIT[4]
                SW_MODE VALUE 0x0
                HW_MODE VALUE 0x1
        TIMER_EN BIT[3]
        INCR_MODE BIT[2]
                PROPORTIONAL_TO_QUOT VALUE 0x0
                INCREMENTAL VALUE 0x1
        FORCE_TIMER BIT[1]
        LOOP_EN BIT[0]

RBIF_SW_VLEVEL ADDRESS 0x0094 RW
RBIF_SW_VLEVEL RESET_VALUE 0x00000820
        SW_MX_VLEVEL BIT[11:6]
        SW_VLEVEL BIT[5:0]

RBIF_CONT_ACK_CMD ADDRESS 0x0098 C
RBIF_CONT_ACK_CMD RESET_VALUE 0x00000000
        RBIF_CONT_ACK_CMD BIT[31:0]

RBIF_CONT_NACK_CMD ADDRESS 0x009C C
RBIF_CONT_NACK_CMD RESET_VALUE 0x00000000
        RBIF_CONT_NACK_CMD BIT[31:0]

RBCPR_RESULT_0 ADDRESS 0x00A0 R
RBCPR_RESULT_0 RESET_VALUE 0x00080000
        BUSY BIT[19]
        ERROR_LT_0 BIT[18]
        ERROR BIT[17:6]
        ERROR_STEPS BIT[5:2]
        STEP_UP BIT[1]
        STEP_DN BIT[0]

RBCPR_RESULT_1 ADDRESS 0x00A4 R
RBCPR_RESULT_1 RESET_VALUE 0x00000000
        SENSOR_SLOW BIT[19:13]
        SEL_SLOW BIT[12:10]
        SENSOR_FAST BIT[9:3]
        SEL_FAST BIT[2:0]

RBIF_IRQ_EN_0 ADDRESS 0x0100 RW
RBIF_IRQ_EN_0 RESET_VALUE 0x00000000
        CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
        MAX_FLAG_EN BIT[5]
        UP_FLAG_EN BIT[4]
        MID_FLAG_EN BIT[3]
        DOWN_FLAG_EN BIT[2]
        MIN_FLAG_EN BIT[1]
        RBCPR_DONE_EN BIT[0]

RBIF_IRQ_EN_1 ADDRESS 0x0104 RW
RBIF_IRQ_EN_1 RESET_VALUE 0x00000000
        CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
        MAX_FLAG_EN BIT[5]
        UP_FLAG_EN BIT[4]
        MID_FLAG_EN BIT[3]
        DOWN_FLAG_EN BIT[2]
        MIN_FLAG_EN BIT[1]
        RBCPR_DONE_EN BIT[0]

RBIF_IRQ_EN_2 ADDRESS 0x0108 RW
RBIF_IRQ_EN_2 RESET_VALUE 0x00000000
        CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
        MAX_FLAG_EN BIT[5]
        UP_FLAG_EN BIT[4]
        MID_FLAG_EN BIT[3]
        DOWN_FLAG_EN BIT[2]
        MIN_FLAG_EN BIT[1]
        RBCPR_DONE_EN BIT[0]

RBIF_IRQ_CLEAR ADDRESS 0x0110 C
RBIF_IRQ_CLEAR RESET_VALUE 0x00000000
        CLAMP_CHANGE_WHILE_BUSY_CLEAR BIT[6]
        MAX_FLAG_CLEAR BIT[5]
        UP_FLAG_CLEAR BIT[4]
        MID_FLAG_CLEAR BIT[3]
        DOWN_FLAG_CLEAR BIT[2]
        MIN_FLAG_CLEAR BIT[1]
        RBCPR_DONE_CLEAR BIT[0]

RBIF_IRQ_STATUS ADDRESS 0x0114 R
RBIF_IRQ_STATUS RESET_VALUE 0x00000040
        CLAMP_CHANGE_WHILE_BUSY BIT[6]
        MAX_FLAG BIT[5]
        UP_FLAG BIT[4]
        MID_FLAG BIT[3]
        DOWN_FLAG BIT[2]
        MIN_FLAG BIT[1]
        RBCPR_DONE BIT[0]

RBCPR_QUOT_AVG ADDRESS 0x0118 R
RBCPR_QUOT_AVG RESET_VALUE 0x00000000
        QUOT_SUM BIT[29:8]
        SENSOR_SUM BIT[7:0]

RBCPR_DEBUG0 ADDRESS 0x011C R
RBCPR_DEBUG0 RESET_VALUE 0x00000000
        SCLK_CNT1 BIT[31:21]
        SCLK_CNT0 BIT[20:10]
        SCLK_CNT_FAIL BIT[9:8]
        DBG_END_OF_CHAIN_DREG BIT[7:6]
        DBG_SHIFT_RING BIT[5:0]

RBCPR_DEBUG1 ADDRESS 0x0120 R
RBCPR_DEBUG1 RESET_VALUE 0xA0FFF000
        DBG_END_OF_CHAIN_ENA BIT[31]
        DBG_VALID BIT[30]
        DBG_END_OF_CHAIN_MODE BIT[29]
        DBG_END_OF_CHAIN_DATA BIT[28:27]
        DBG_FSM_STATE BIT[26:24]
        QUOT_SLOW BIT[23:12]
        QUOT_FAST BIT[11:0]

RBCPR_DEBUG2 ADDRESS 0x0124 R
RBCPR_DEBUG2 RESET_VALUE 0x00000032
        DBG_SEL_DONE BIT[31]
        DBG_SENSOR_DONE BIT[30]
        DBG_SENSOR BIT[29:23]
        DBG_SEL BIT[22:20]
        DBG_QUOT BIT[19:8]
        DBG_STEP_QUOT BIT[7:0]

RBCPR_BIST_MINMAX ADDRESS 0x0128 RW
RBCPR_BIST_MINMAX RESET_VALUE 0x00000000
        BIST_QUOT_ABSMIN BIT[23:12]
        BIST_QUOT_ABSMAX BIT[11:0]

RBCPR_BIST_RESULT ADDRESS 0x012C R
RBCPR_BIST_RESULT RESET_VALUE 0x00000000
        SENSOR_ELAB_DONE BIT[16]
        BIST_FAIL BIT[15]
        BIST_FAIL_LASTSEL BIT[14:12]
        BIST_FAIL_LASTQUOT BIT[11:0]

RBCPR_BIST_FAIL_MAP0 ADDRESS 0x0130 R
RBCPR_BIST_FAIL_MAP0 RESET_VALUE 0x00000000
        BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP1 ADDRESS 0x0134 R
RBCPR_BIST_FAIL_MAP1 RESET_VALUE 0x00000000
        BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP2 ADDRESS 0x0138 R
RBCPR_BIST_FAIL_MAP2 RESET_VALUE 0x00000000
        BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP3 ADDRESS 0x013C R
RBCPR_BIST_FAIL_MAP3 RESET_VALUE 0x00000000
        BIST_FAIL_MAP BIT[31:0]

RBCPR_LOG_0 ADDRESS 0x0140 R
RBCPR_LOG_0 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_1 ADDRESS 0x0144 R
RBCPR_LOG_1 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_2 ADDRESS 0x0148 R
RBCPR_LOG_2 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_3 ADDRESS 0x014C R
RBCPR_LOG_3 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_4 ADDRESS 0x0150 R
RBCPR_LOG_4 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_5 ADDRESS 0x0154 R
RBCPR_LOG_5 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_6 ADDRESS 0x0158 R
RBCPR_LOG_6 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_7 ADDRESS 0x015C R
RBCPR_LOG_7 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_HTOL_AGE ADDRESS 0x0160 RW
RBCPR_HTOL_AGE RESET_VALUE 0x00000000
        CPR_AGE_DATA_STATUS BIT[2]
        AGE_PAGE BIT[1]
        HTOL_MODE BIT[0]

ULTAUDIO_CORE BASE 0x67700000 ultaudio_coreaddr 16:2

ultaudio_csr MODULE OFFSET=ULTAUDIO_CORE+0x00000000 MAX=ULTAUDIO_CORE+0x00002FFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.ULTAUDIO_CORE.ULTAUDIO_CSR
-- LYKAN_RPM.ULTAUDIO_CORE.ULTAUDIO_CSR.ULTAUDIO_LPASS_TCSR

ULTAUDIO_HW_VERSION ADDRESS 0x0000 R
ULTAUDIO_HW_VERSION RESET_VALUE 0x10060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

ULTAUDIO_TCSR_DEBUG_CTL ADDRESS 0x0004 RW
ULTAUDIO_TCSR_DEBUG_CTL RESET_VALUE 0x00000000
        LPASS_SLAVE_PCNOC_TEST_BUS_SEL BIT[22:21]
        LPASS_MASTER_PCNOC_TEST_BUS_SEL BIT[20:19]
        AHB2AHB_DIG_CODEC_TEST_BUS_SEL BIT[18:17]
        LPASS_DEBUG_EN BIT[16]
                DISABLE_DRIVING_LPASS_BUS_ON_TO_MUX VALUE 0x0
                DRIVE_DEBUG_BUS VALUE 0x1
        SEL_ADDR BIT[15:8]
        SEL BIT[7:0]
                ALL_0_S VALUE 0x00
                ALL_5_S VALUE 0x01
                ALL_A_S VALUE 0x02
                PAT_12345678 VALUE 0x03
                PAT_DEADBEEF VALUE 0x04
                LPM_DEBUG_BUS VALUE 0x05
                LPASS_SLAVE_PCNOC_TEST_BUS VALUE 0x06
                LPASS_MASTER_PCNOC_TEST_BUS VALUE 0x07
                AHB2AHB_DIG_CODEC_TEST_BUS VALUE 0x08
                AHB_TEST_BUS VALUE 0x09
                CSR_TEST_BUS VALUE 0x0A
                AVT_TEST_BUS VALUE 0x0B
                LPAIF_TEST_BUS VALUE 0x0C

-- LYKAN_RPM.ULTAUDIO_CORE.ULTAUDIO_CSR.LPASS_LPASS_CSR

LPASS_CSR_GP_CTL ADDRESS 0x0100 RW
LPASS_CSR_GP_CTL RESET_VALUE 0x00000000
        SPARE_LPASS BIT[31:17]
        DRESET_EN BIT[16]

LPASS_CSR_MEMTYPE_CTL ADDRESS 0x0104 RW
LPASS_CSR_MEMTYPE_CTL RESET_VALUE 0x00000400
        LPAIF_MEMTYPE BIT[11:9]
        LPAIF_MEMTYPE_EN BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

LPASS_CSR_DEBUG_BUS ADDRESS 0x0114 R
LPASS_CSR_DEBUG_BUS RESET_VALUE 0x00000000
        READ BIT[31:0]

LPASS_AHBI_CFG ADDRESS 0x0124 RW
LPASS_AHBI_CFG RESET_VALUE 0x60512340
        RESAMPLER_PRIORITY BIT[31:28]
        SLIMBUS_PRIORITY BIT[27:24]
        MIDI_PRIORITY BIT[23:20]
        FABRIC_PRIORITY BIT[19:16]
        DM_PRIORITY BIT[15:12]
        Q6SS_PRIORITY BIT[11:8]
        AUDIO_IF_PRIORITY BIT[7:4]
        ROUND_ROBIN_EN BIT[0]

LPASS_AHBI_LOCK_CTL ADDRESS 0x0128 RW
LPASS_AHBI_LOCK_CTL RESET_VALUE 0x00000000
        SLIMBUS1_LOCK_EN BIT[9]
        HDMI_LOCK_EN BIT[8]
        SPDIFTX_LOCK_EN BIT[7]
        RESAMPLER_LOCK_EN BIT[6]
        SLIMBUS_LOCK_EN BIT[5]
        MIDI_LOCK_EN BIT[4]
        FABRIC_LOCK_EN BIT[3]
        DM_LOCK_EN BIT[2]
        Q6SS_LOCK_EN BIT[1]
        AUDIO_IF_LOCK_EN BIT[0]

LPASS_AHBI_CFG_EXT ADDRESS 0x012C RW
LPASS_AHBI_CFG_EXT RESET_VALUE 0x00000987
        SLIMBUS1_PRIORITY BIT[11:8]
        HDMI_PRIORITY BIT[7:4]
        SPDIFTX_PRIORITY BIT[3:0]

LPASS_AHBX_CFG ADDRESS 0x0140 RW
LPASS_AHBX_CFG RESET_VALUE 0x4033962A
        RESAMPLER_PRIORITY BIT[30:28]
        SLIMBUS_PRIORITY BIT[26:24]
        MIDI_PRIORITY BIT[22:20]
        SLIMBUS1_PRIORITY BIT[17:15]
        DM_PRIORITY BIT[14:12]
        HDMI_PRIORITY BIT[10:8]
        AUDIO_IF_PRIORITY BIT[6:4]
        SPDIFTX_PRIORITY BIT[3:1]
        ROUND_ROBIN_EN BIT[0]

LPASS_AHBX_LOCK_CTL ADDRESS 0x0144 RW
LPASS_AHBX_LOCK_CTL RESET_VALUE 0x00000000
        SLIMBUS1_LOCK_EN BIT[9]
        HDMI_LOCK_EN BIT[8]
        SPDIFTX_LOCK_EN BIT[7]
        RESAMPLER_LOCK_EN BIT[6]
        SLIMBUS_LOCK_EN BIT[5]
        MIDI_LOCK_EN BIT[4]
        DM_LOCK_EN BIT[2]
        AUDIO_IF_LOCK_EN BIT[0]

LPASS_AHBIX_SSR_CTL ADDRESS 0x0148 RW
LPASS_AHBIX_SSR_CTL RESET_VALUE 0x00000000
        RESET_DISABLE BIT[0]

LPASS_AHBIX_STATUS ADDRESS 0x0150 R
LPASS_AHBIX_STATUS RESET_VALUE 0x00000000
        Q6TCM_WRITE_ERROR BIT[7]
        Q6TCM_READ_ERROR BIT[6]
        AHBX_DECODE_BOUNDARY_ERROR BIT[5]
        AHBX_DECODE_ERROR BIT[4]
        AHBX_MISALIGNED BIT[3]
        AHBI_DECODE_BOUNDARY_ERROR BIT[2]
        AHBI_DECODE_ERROR BIT[1]
        AHBI_MISALIGNED BIT[0]

LPASS_AHBIX_ACK ADDRESS 0x0154 W
LPASS_AHBIX_ACK RESET_VALUE 0x00000000
        Q6TCM_WRITE_ERROR BIT[7]
        Q6TCM_READ_ERROR BIT[6]
        AHBX_DECODE_BOUNDARY_ERROR BIT[5]
        AHBX_DECODE_ERROR BIT[4]
        AHBX_MISALIGNED BIT[3]
        AHBI_DECODE_BOUNDARY_ERROR BIT[2]
        AHBI_DECODE_ERROR BIT[1]
        AHBI_MISALIGNED BIT[0]

LPASS_AHBIX_EN ADDRESS 0x0158 RW
LPASS_AHBIX_EN RESET_VALUE 0x00000012
        Q6TCM_WRITE_ERROR_INT_EN BIT[7]
        Q6TCM_READ_ERROR_INT_EN BIT[6]
        AHBX_DECODE_BOUNDARY_ERROR_INT_EN BIT[5]
        AHBX_DECODE_ERROR_INT_EN BIT[4]
        AHBX_MISALIGNED_INT_EN BIT[3]
        AHBI_DECODE_BOUNDARY_ERROR_INT_EN BIT[2]
        AHBI_DECODE_ERROR_INT_EN BIT[1]
        AHBI_MISALIGNED_INT_EN BIT[0]

LPASS_AUDIO_CORE_LPM_CGCR ADDRESS 0x015C RW
LPASS_AUDIO_CORE_LPM_CGCR RESET_VALUE 0x00000002
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

LPASS_AUDIO_CORE_AUDSYNC_CGCR ADDRESS 0x0160 RW
LPASS_AUDIO_CORE_AUDSYNC_CGCR RESET_VALUE 0x00000001
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

LPASS_AUDIO_CORE_AVSYNC_CGCR ADDRESS 0x0164 RW
LPASS_AUDIO_CORE_AVSYNC_CGCR RESET_VALUE 0x00000002
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

LPASS_AUDIO_CORE_AHB2AHB_CODEC_CGCR ADDRESS 0x016C RW
LPASS_AUDIO_CORE_AHB2AHB_CODEC_CGCR RESET_VALUE 0x00000001
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

LPASS_AUDIO_CORE_LPAIF_CTL_CGCR ADDRESS 0x0170 RW
LPASS_AUDIO_CORE_LPAIF_CTL_CGCR RESET_VALUE 0x00000002
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

LPASS_AUDIO_CORE_VFR_CGCR ADDRESS 0x0174 RW
LPASS_AUDIO_CORE_VFR_CGCR RESET_VALUE 0x00000001
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

LPASS_AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR ADDRESS 0x0178 RW
LPASS_AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR RESET_VALUE 0x00000001
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

LPASS_AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR ADDRESS 0x017C RW
LPASS_AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR RESET_VALUE 0x00000001
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

LPASS_AUDIO_CORE_AVTIMER_XO_FM_CGCR ADDRESS 0x0180 RW
LPASS_AUDIO_CORE_AVTIMER_XO_FM_CGCR RESET_VALUE 0x00000001
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

LPASS_AUDIO_CORE_AVTIMER_XO_BT_CGCR ADDRESS 0x0184 RW
LPASS_AUDIO_CORE_AVTIMER_XO_BT_CGCR RESET_VALUE 0x00000001
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

LPASS_AUDIO_CORE_SLIMBUS_SLV_CGCR ADDRESS 0x0188 RW
LPASS_AUDIO_CORE_SLIMBUS_SLV_CGCR RESET_VALUE 0x00000001
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

LPASS_AUDIO_CORE_SLIMBUS_MST_CGCR ADDRESS 0x018C RW
LPASS_AUDIO_CORE_SLIMBUS_MST_CGCR RESET_VALUE 0x00000001
        HW_CTL BIT[1]
        CLK_ENABLE BIT[0]

LPASS_LPASS_CSR_ADDR_VALID_STATUS ADDRESS 0x0190 R
LPASS_LPASS_CSR_ADDR_VALID_STATUS RESET_VALUE 0x00000000
        LPASS_CSR_RIF_ADDR_INVALID BIT[0]

LPASS_LPASS_CSR_ADDR_VALID_ACK ADDRESS 0x0194 W
LPASS_LPASS_CSR_ADDR_VALID_ACK RESET_VALUE 0x00000000
        LPASS_CSR_RIF_ADDR_INVALID BIT[0]

LPASS_LPASS_CSR_ADDR_VALID_EN ADDRESS 0x0198 RW
LPASS_LPASS_CSR_ADDR_VALID_EN RESET_VALUE 0x00000000
        LPASS_CSR_RIF_ADDR_INVALID_INT_EN BIT[0]

LPASS_LPM_CTL ADDRESS 0x019C RW
LPASS_LPM_CTL RESET_VALUE 0x00000000
        SOFT_RESET BIT[31]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

LPASS_LPAIF_CTL ADDRESS 0x01B0 RW
LPASS_LPAIF_CTL RESET_VALUE 0x00000000
        SOFT_RESET BIT[31]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

-- LYKAN_RPM.ULTAUDIO_CORE.ULTAUDIO_CSR.LPASS_LPASS_CSR_VFR

LPASS_VFR_IRQ_MUX_CTL ADDRESS 0x1000 RW
LPASS_VFR_IRQ_MUX_CTL RESET_VALUE 0x00000000
        VFR BIT[8]
                QTMR VALUE 0x0
                AVTIMER VALUE 0x1
        SEL BIT[4:0]
                INTERNAL_VFR VALUE 0x00
                EXTENAL_VFR VALUE 0x01
                DIR_CONN_0 VALUE 0x02
                DIR_CONN_1 VALUE 0x03
                DIR_CONN_2 VALUE 0x04
                RESERVED_0 VALUE 0x05
                RESERVED_1 VALUE 0x06
                INTERNAL_VFR_2 VALUE 0x07
                RESERVED_2 VALUE 0x08
                RESERVED_3 VALUE 0x10
                RESERVED_4 VALUE 0x11
                RESERVED_5 VALUE 0x12
                RESERVED_6 VALUE 0x13
                RESERVED_7 VALUE 0x14
                RESERVED_8 VALUE 0x15
                RESERVED_9 VALUE 0x16
                RESERVED_10 VALUE 0x17
                RESERVED_11 VALUE 0x18
                RESERVED_12 VALUE 0x19
                FM_VFR VALUE 0x1A
                BLUETOOTH_VFR_0 VALUE 0x1B
                BLUETOOTH_VFR_1 VALUE 0x1C

LPASS_VFR_STC_MSB ADDRESS 0x1004 R
LPASS_VFR_STC_MSB RESET_VALUE 0x00000000
        MSB BIT[23:0]

LPASS_VFR_STC_LSB ADDRESS 0x1008 R
LPASS_VFR_STC_LSB RESET_VALUE 0x00000000
        LSB BIT[31:0]

LPASS_VFR_IRQ_MUX_CTL_1 ADDRESS 0x1010 RW
LPASS_VFR_IRQ_MUX_CTL_1 RESET_VALUE 0x00000000
        VFR BIT[8]
                QTMR VALUE 0x0
                AVTIMER VALUE 0x1
        SEL BIT[4:0]
                INTERNAL_VFR VALUE 0x00
                EXTENAL_VFR VALUE 0x01
                DIR_CONN_0 VALUE 0x02
                DIR_CONN_1 VALUE 0x03
                DIR_CONN_2 VALUE 0x04
                RESERVED_0 VALUE 0x05
                RESERVED_1 VALUE 0x06
                INTERNAL_VFR_2 VALUE 0x07
                RESERVED_2 VALUE 0x08
                RESERVED_3 VALUE 0x10
                RESERVED_4 VALUE 0x11
                RESERVED_5 VALUE 0x12
                RESERVED_6 VALUE 0x13
                RESERVED_7 VALUE 0x14
                RESERVED_8 VALUE 0x15
                RESERVED_9 VALUE 0x16
                RESERVED_10 VALUE 0x17
                RESERVED_11 VALUE 0x18
                RESERVED_12 VALUE 0x19
                FM_VFR VALUE 0x1A
                BLUETOOTH_VFR_0 VALUE 0x1B
                BLUETOOTH_VFR_1 VALUE 0x1C

LPASS_VFR_STC_MSB_1 ADDRESS 0x1014 R
LPASS_VFR_STC_MSB_1 RESET_VALUE 0x00000000
        MSB BIT[23:0]

LPASS_VFR_STC_LSB_1 ADDRESS 0x1018 R
LPASS_VFR_STC_LSB_1 RESET_VALUE 0x00000000
        LSB BIT[31:0]

LPASS_GP_IRQ_TS_MUX_CTL_0 ADDRESS 0x1020 RW
LPASS_GP_IRQ_TS_MUX_CTL_0 RESET_VALUE 0x00000000
        VFR BIT[8]
                QTMR VALUE 0x0
                AVTIMER VALUE 0x1
        SEL BIT[4:0]
                INTERNAL_VFR VALUE 0x00
                EXTENAL_VFR VALUE 0x01
                DIR_CONN_0 VALUE 0x02
                DIR_CONN_1 VALUE 0x03
                DIR_CONN_2 VALUE 0x04
                RESERVED_0 VALUE 0x05
                RESERVED_1 VALUE 0x06
                INTERNAL_VFR_2 VALUE 0x07
                RESERVED_2 VALUE 0x08
                RESERVED_3 VALUE 0x10
                RESERVED_4 VALUE 0x11
                RESERVED_5 VALUE 0x12
                RESERVED_6 VALUE 0x13
                RESERVED_7 VALUE 0x14
                RESERVED_8 VALUE 0x15
                RESERVED_9 VALUE 0x16
                RESERVED_10 VALUE 0x17
                RESERVED_11 VALUE 0x18
                RESERVED_12 VALUE 0x19
                FM_VFR VALUE 0x1A
                BLUETOOTH_VFR_0 VALUE 0x1B
                BLUETOOTH_VFR_1 VALUE 0x1C

LPASS_GP_IRQ_STC_MSB_0 ADDRESS 0x1024 R
LPASS_GP_IRQ_STC_MSB_0 RESET_VALUE 0x00000000
        MSB BIT[23:0]

LPASS_GP_IRQ_STC_LSB_0 ADDRESS 0x1028 R
LPASS_GP_IRQ_STC_LSB_0 RESET_VALUE 0x00000000
        LSB BIT[31:0]

LPASS_GP_IRQ_TS_MUX_CTL_1 ADDRESS 0x1030 RW
LPASS_GP_IRQ_TS_MUX_CTL_1 RESET_VALUE 0x00000000
        VFR BIT[8]
                QTMR VALUE 0x0
                AVTIMER VALUE 0x1
        SEL BIT[4:0]
                INTERNAL_VFR VALUE 0x00
                EXTENAL_VFR VALUE 0x01
                DIR_CONN_0 VALUE 0x02
                DIR_CONN_1 VALUE 0x03
                DIR_CONN_2 VALUE 0x04
                RESERVED_0 VALUE 0x05
                RESERVED_1 VALUE 0x06
                INTERNAL_VFR_2 VALUE 0x07
                RESERVED_2 VALUE 0x08
                RESERVED_3 VALUE 0x10
                RESERVED_4 VALUE 0x11
                RESERVED_5 VALUE 0x12
                RESERVED_6 VALUE 0x13
                RESERVED_7 VALUE 0x14
                RESERVED_8 VALUE 0x15
                RESERVED_9 VALUE 0x16
                RESERVED_10 VALUE 0x17
                RESERVED_11 VALUE 0x18
                RESERVED_12 VALUE 0x19
                FM_VFR VALUE 0x1A
                BLUETOOTH_VFR_0 VALUE 0x1B
                BLUETOOTH_VFR_1 VALUE 0x1C

LPASS_GP_IRQ_STC_MSB_1 ADDRESS 0x1034 R
LPASS_GP_IRQ_STC_MSB_1 RESET_VALUE 0x00000000
        MSB BIT[23:0]

LPASS_GP_IRQ_STC_LSB_1 ADDRESS 0x1038 R
LPASS_GP_IRQ_STC_LSB_1 RESET_VALUE 0x00000000
        LSB BIT[31:0]

LPASS_LPAIF_VFR_IRQ_CTL ADDRESS 0x1040 RW
LPASS_LPAIF_VFR_IRQ_CTL RESET_VALUE 0x00000000
        LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3 BIT[8]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2 BIT[7]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1 BIT[6]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0 BIT[5]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        LPAIF_VFR_IRQ_CTL_RDMA_SEL_4 BIT[4]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        LPAIF_VFR_IRQ_CTL_RDMA_SEL_3 BIT[3]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        LPAIF_VFR_IRQ_CTL_RDMA_SEL_2 BIT[2]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        LPAIF_VFR_IRQ_CTL_RDMA_SEL_1 BIT[1]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        LPAIF_VFR_IRQ_CTL_RDMA_SEL_0 BIT[0]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1

LPASS_WCN_VFR_IRQ_CTL ADDRESS 0x1044 RW
LPASS_WCN_VFR_IRQ_CTL RESET_VALUE 0x00000000
        SEL BIT[0]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1

LPASS_AVT_VFR_IRQ_CTL ADDRESS 0x1048 RW
LPASS_AVT_VFR_IRQ_CTL RESET_VALUE 0x00000000
        SEL BIT[0]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1

LPASS_SLIMBUS_VFR_IRQ_CTL ADDRESS 0x104C RW
LPASS_SLIMBUS_VFR_IRQ_CTL RESET_VALUE 0x00000000
        SLIMBUS_VFR_IRQ_CTL_SEL_15 BIT[15]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_14 BIT[14]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_13 BIT[13]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_12 BIT[12]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_11 BIT[11]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_10 BIT[10]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_9 BIT[9]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_8 BIT[8]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_7 BIT[7]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_6 BIT[6]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_5 BIT[5]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_4 BIT[4]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_3 BIT[3]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_2 BIT[2]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_1 BIT[1]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1
        SLIMBUS_VFR_IRQ_CTL_SEL_0 BIT[0]
                VFR_0 VALUE 0x0
                VFR1 VALUE 0x1

-- LYKAN_RPM.ULTAUDIO_CORE.ULTAUDIO_CSR.LPASS_LPASS_CSR_IO

LPASS_CSR_GP_IO_MUX_MIC_CTL ADDRESS 0x2000 RW
LPASS_CSR_GP_IO_MUX_MIC_CTL RESET_VALUE 0x00000000
        TLMM_SPARE BIT[31:30]
        SEC_I2S_TDM_MSTR_CLK_EN BIT[29]
        SEC_I2S_TDM_SLV_CLK_EN BIT[28]
        AUX_I2S_TDM_MSTR_CLK_EN BIT[27]
        AUX_I2S_TDM_SLV_CLK_EN BIT[26]
        TLMM_MCLK_EN BIT[25]
        AUX_I2S_SCLK_BIT_EXT_CLK_SEL BIT[24]
        CODEC_MIC_MI2S_EXT_CLK_SEL BIT[23]
        MI2S_AUX_EXT_CLK_SEL BIT[22]
        TER_WS_SLAVE_SEL BIT[21]
        CODEC_WS_SLAVE_SEL BIT[20]
        TER_DATAIN0_SEL BIT[19]
        TER_DATAIN1_SEL BIT[18]
        QUA_WS_SLAVE_SEL BIT[17:16]
        QUA_SCLK_SEL BIT[15]
        QUA_DATAIN0_SEL BIT[14]
        QUA_DATAIN1_SEL BIT[13]
        TLMM_WS_OUT_SEL BIT[12:11]
        TLMM_WS_EN_SEL BIT[10:9]
        TLMM_WS_EN_VAL BIT[8]
        TLMM_DATAIN0_SEL BIT[7]
        TLMM_DATAIN1_SEL BIT[6]
        TLMM_DATA0_EN_SEL BIT[5]
        TLMM_DATA1_EN_SEL BIT[4]
        TLMM_DATA0_EN BIT[3]
        TLMM_DATA1_EN BIT[2]
        TLMM_SCLK_EN BIT[1]
        TLMM_CODEC_SLK_OUT_SEL BIT[0]

LPASS_CSR_GP_IO_MUX_SPKR_CTL ADDRESS 0x2004 RW
LPASS_CSR_GP_IO_MUX_SPKR_CTL RESET_VALUE 0x00000000
        TLMM_SPARE BIT[31:23]
        PRI_I2S_TDM_MSTR_CLK_EN BIT[22]
        PRI_I2S_TDM_SLV_CLK_EN BIT[21]
        CODEC_SPKR_MI2S_EXT_CLK_SEL BIT[20]
        TLMM_WS_EN_SEL BIT[19:18]
        PRI_WS_SLAVE_SEL BIT[17:16]
        CODEC_WS_SLAVE_SEL BIT[15:14]
        PRI_DATAOUT1_SEC_DATAOUT0_SEL BIT[13]
        CODEC_DATAIN0_SEL BIT[12]
        PRI_SEC_DATAOUT1_SEL BIT[11]
        CODEC_DATAIN1_SEL BIT[10]
        SEC_WS_SLAVE_SEL BIT[9:8]
        TLMM_WS_OUT_SEL BIT[7:6]
        TLMM_WS_EN_VAL BIT[5]
        TLMM_DATA0_EN BIT[4]
        TLMM_DATA1_EN BIT[3]
        TLMM_SCLK_EN BIT[2]
        TLMM_MCLK_EN BIT[1]
        TLMM_CODEC_SLK_OUT_SEL BIT[0]

LPASS_CSR_GP_LPAIF_PRI_PCM_PRI_MODE_MUXSEL ADDRESS 0x2008 RW
LPASS_CSR_GP_LPAIF_PRI_PCM_PRI_MODE_MUXSEL RESET_VALUE 0x00000000
        I2S_PCM_SEL BIT[0]

LPASS_CSR_GP_LPAIF_SEC_PCM_SEC_MODE_MUXSEL ADDRESS 0x200C RW
LPASS_CSR_GP_LPAIF_SEC_PCM_SEC_MODE_MUXSEL RESET_VALUE 0x00000000
        I2S_PCM_SEL BIT[0]

LPASS_CSR_GP_LPAIF_TER_PCM_TER_MODE_MUXSEL ADDRESS 0x2010 RW
LPASS_CSR_GP_LPAIF_TER_PCM_TER_MODE_MUXSEL RESET_VALUE 0x00000000
        I2S_PCM_SEL BIT[0]

LPASS_CSR_GP_IO_MUX_TER_CTL ADDRESS 0x2014 RW
LPASS_CSR_GP_IO_MUX_TER_CTL RESET_VALUE 0x00000000
        AUX_I2S_TDM_MSTR_CLK_EN BIT[3]
        AUX_I2S_TDM_SLV_CLK_EN BIT[2]
        MI2S_AUX_EXT_CLK_SEL BIT[1]
        TLMM_SCLK_EN BIT[0]

lpass_ahbi_time MODULE OFFSET=ULTAUDIO_CORE+0x00005000 MAX=ULTAUDIO_CORE+0x00005FFF APRE=LPASS_AHBI_ SPRE=LPASS_AHBI_ FPRE=LPASS_AHBI_ BPRE=LPASS_AHBI_ ABPRE=LPASS_AHBI_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.ULTAUDIO_CORE.LPASS_AHBI_TIME
ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
        INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000017
        NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
        LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
        INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
        INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
        INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
        SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
        SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
        BID BIT[15:13]
        PID BIT[12:8]
        MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
        SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
        SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
        SYNDHREADY BIT[31:0]

lpass_lpass_sync_wrapper MODULE OFFSET=ULTAUDIO_CORE+0x00006000 MAX=ULTAUDIO_CORE+0x00006FFC APRE=LPASS_ SPRE=LPASS_ FPRE=LPASS_ BPRE=LPASS_ ABPRE=LPASS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.ULTAUDIO_CORE.LPASS_LPASS_SYNC_WRAPPER
-- LYKAN_RPM.ULTAUDIO_CORE.LPASS_LPASS_SYNC_WRAPPER.LPASS_AVTIMER

AVTIMER_HW_VERSION ADDRESS 0x0000 R
AVTIMER_HW_VERSION RESET_VALUE 0x20000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

AVTIMER_CTL ADDRESS 0x0004 RW
AVTIMER_CTL RESET_VALUE 0x00000000
        TIMEOUT_EN BIT[9]
        TIMER_RST BIT[8]
        TIMER_EN BIT[7]

AVTIMER_RESMOD ADDRESS 0x0008 RW
AVTIMER_RESMOD RESET_VALUE 0x00000000
        RESMOD BIT[31:0]

AVTIMER_TIMER_LSB ADDRESS 0x000C RW
AVTIMER_TIMER_LSB RESET_VALUE 0x00000000
        TIMER_LSB_R BIT[31:0]
        TIMER_LSB_W BIT[31:0]

AVTIMER_TIMER_MSB ADDRESS 0x0010 RW
AVTIMER_TIMER_MSB RESET_VALUE 0x00000000
        TIMER_MSB_R BIT[23:0]
        TIMER_MSB_W BIT[23:0]

AVTIMER_INT0_LSB ADDRESS 0x0014 RW
AVTIMER_INT0_LSB RESET_VALUE 0x00000000
        INT0_LSB BIT[31:0]

AVTIMER_INT0_MSB ADDRESS 0x0018 RW
AVTIMER_INT0_MSB RESET_VALUE 0x00000000
        INT0_MSB BIT[23:0]

AVTIMER_INT1_LSB ADDRESS 0x001C RW
AVTIMER_INT1_LSB RESET_VALUE 0x00000000
        INT1_LSB BIT[31:0]

AVTIMER_INT1_MSB ADDRESS 0x0020 RW
AVTIMER_INT1_MSB RESET_VALUE 0x00000000
        INT1_MSB BIT[23:0]

AVTIMER_TIMEOUT_VAL ADDRESS 0x0024 RW
AVTIMER_TIMEOUT_VAL RESET_VALUE 0x00000000
        TIMEOUT_VAL BIT[11:0]

AVTIMER_L0_VAL_NEXT ADDRESS 0x0028 RW
AVTIMER_L0_VAL_NEXT RESET_VALUE 0x00000000
        L0_VAL_NEXT BIT[12:0]

AVTIMER_M0_VAL_NEXT ADDRESS 0x002C RW
AVTIMER_M0_VAL_NEXT RESET_VALUE 0x00000000
        M0_VAL_NEXT BIT[23:0]

AVTIMER_N0_VAL_NEXT ADDRESS 0x0030 RW
AVTIMER_N0_VAL_NEXT RESET_VALUE 0x00000000
        N0_VAL_NEXT BIT[23:0]

AVTIMER_L0_VAL_CURR ADDRESS 0x0034 R
AVTIMER_L0_VAL_CURR RESET_VALUE 0x00000000
        L0_VAL_CURR BIT[12:0]

AVTIMER_M0_VAL_CURR ADDRESS 0x0038 R
AVTIMER_M0_VAL_CURR RESET_VALUE 0x00000000
        M0_VAL_CURR BIT[23:0]

AVTIMER_N0_VAL_CURR ADDRESS 0x003C R
AVTIMER_N0_VAL_CURR RESET_VALUE 0x00000000
        N0_VAL_CURR BIT[23:0]

AVTIMER_MODE_CTL ADDRESS 0x0040 RW
AVTIMER_MODE_CTL RESET_VALUE 0x00000000
        EN_QCOUNTER BIT[2]
        MN_MODE BIT[1]
        TIMER_2X_RATE BIT[0]

AVTIMER_LMN_DWT ADDRESS 0x0044 RW
AVTIMER_LMN_DWT RESET_VALUE 0x00000000
        UPDATE_STATUS BIT[4]
        UPDATE_EN BIT[3:0]

AVTIMER_LTIME_LSB ADDRESS 0x0048 R
AVTIMER_LTIME_LSB RESET_VALUE 0x00000000
        LTIME_LSB BIT[31:0]

AVTIMER_LTIME_MSB ADDRESS 0x004C R
AVTIMER_LTIME_MSB RESET_VALUE 0x00000000
        LTIME_MSB BIT[23:0]

AVTIMER_EXT_STC_LSB ADDRESS 0x0050 R
AVTIMER_EXT_STC_LSB RESET_VALUE 0x00000000
        EXT_STC_LSB BIT[31:0]

AVTIMER_EXT_STC_MSB ADDRESS 0x0054 R
AVTIMER_EXT_STC_MSB RESET_VALUE 0x00000000
        EXT_STC_MSB BIT[23:0]

AVTIMER_RTIME_LSB ADDRESS 0x0058 R
AVTIMER_RTIME_LSB RESET_VALUE 0x00000000
        RTIME_LSB BIT[31:0]

AVTIMER_RTIME_MSB ADDRESS 0x005C R
AVTIMER_RTIME_MSB RESET_VALUE 0x00000000
        RTIME_MSB BIT[23:0]

AVTIMER_RTIME_CTL ADDRESS 0x0060 RW
AVTIMER_RTIME_CTL RESET_VALUE 0x00000000
        RTIME_SEL BIT[1:0]

AVTIMER_TIME_CTL ADDRESS 0x0064 RW
AVTIMER_TIME_CTL RESET_VALUE 0x00000000
        TIME_SAMPLE BIT[0]

AVTIMER_TIMER_LOAD_LSB_NEXT ADDRESS 0x0068 RW
AVTIMER_TIMER_LOAD_LSB_NEXT RESET_VALUE 0x00000000
        TIMER_LOAD_LSB_NEXT BIT[31:0]

AVTIMER_TIMER_LOAD_MSB_NEXT ADDRESS 0x006C RW
AVTIMER_TIMER_LOAD_MSB_NEXT RESET_VALUE 0x00000000
        TIMER_LOAD_MSB_NEXT BIT[23:0]

AVTIMER_TIMER_LOAD_LSB_CURR ADDRESS 0x0070 R
AVTIMER_TIMER_LOAD_LSB_CURR RESET_VALUE 0x00000000
        TIMER_LOAD_LSB_CURR BIT[31:0]

AVTIMER_TIMER_LOAD_MSB_CURR ADDRESS 0x0074 R
AVTIMER_TIMER_LOAD_MSB_CURR RESET_VALUE 0x00000000
        TIMER_LOAD_MSB_CURR BIT[23:0]

AVTIMER_TIMER_LOAD_DWT ADDRESS 0x0078 RW
AVTIMER_TIMER_LOAD_DWT RESET_VALUE 0x00000000
        UPDATE_STATUS BIT[4]
        UPDATE_EN BIT[3:0]

AVTIMER_INT1_ST ADDRESS 0x007C RW
AVTIMER_INT1_ST RESET_VALUE 0x00000000
        INT1_ST BIT[0]
        INT1_CLR BIT[0]

AVTIMER_INT0_ST ADDRESS 0x0080 RW
AVTIMER_INT0_ST RESET_VALUE 0x00000000
        INT0_ST BIT[0]
        INT0_CLR BIT[0]

AVTIMER_INT1_CTL ADDRESS 0x0084 RW
AVTIMER_INT1_CTL RESET_VALUE 0x00000000
        INT1_MENR BIT[4]
        INT1_MENW BIT[4]
        INT1_ENR BIT[0]
        INT1_ENW BIT[0]

AVTIMER_INT0_CTL ADDRESS 0x0088 RW
AVTIMER_INT0_CTL RESET_VALUE 0x00000000
        INT0_MENR BIT[4]
        INT0_MENW BIT[4]
        INT0_ENR BIT[0]
        INT0_ENW BIT[0]

AVTIMER_INT_ON ADDRESS 0x008C RW
AVTIMER_INT_ON RESET_VALUE 0x00000000
        INT_ON_INPUT_STC BIT[0]

AVTIMER_TICK_DIV ADDRESS 0x0090 RW
AVTIMER_TICK_DIV RESET_VALUE 0x00000000
        TICK_DIV BIT[3:0]

lpass_lpa_if MODULE OFFSET=ULTAUDIO_CORE+0x00008000 MAX=ULTAUDIO_CORE+0x00017FFF APRE=LPASS_ SPRE=LPASS_ FPRE=LPASS_ BPRE=LPASS_ ABPRE=LPASS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.ULTAUDIO_CORE.LPASS_LPA_IF
LPAIF_VERSION ADDRESS 0x0000 R
LPAIF_VERSION RESET_VALUE 0x30050000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

LPAIF_HW_CONFIG ADDRESS 0x0004 R
LPAIF_HW_CONFIG RESET_VALUE 0x3E35AD02
        SIF_EN BIT[30]
        SEC_PCM_EN BIT[29]
        PRI_PCM_EN BIT[28]
        QUAD_I2S_LINES BIT[27:26]
        QUAD_I2S_DIR BIT[25:24]
        QUAD_I2S_EN BIT[23]
        TER_I2S_LINES BIT[22:21]
        TER_I2S_DIR BIT[20:19]
        TER_I2S_EN BIT[18]
        SEC_I2S_LINES BIT[17:16]
        SEC_I2S_DIR BIT[15:14]
        SEC_I2S_EN BIT[13]
        PRI_I2S_LINES BIT[12:11]
        PRI_I2S_DIR BIT[10:9]
        PRI_I2S_EN BIT[8]
        SPKR_I2S_LINES BIT[7:6]
        SPKR_I2S_DIR BIT[5:4]
        SPKR_I2S_EN BIT[3]
        NUM_DMIC BIT[2:1]
        DMIC_EN BIT[0]

LPAIF_HW_CONFIG2 ADDRESS 0x0008 R
LPAIF_HW_CONFIG2 RESET_VALUE 0x000001D2
        TER_PCM_EN BIT[8]
        SEC_RATE_DET_EN BIT[7]
        PRI_RATE_DET_EN BIT[6]
        NUM_RDDMA BIT[5:3]
        NUM_WRDMA BIT[2:0]

LPAIF_DMIC_CTL ADDRESS 0x0080 RW
LPAIF_DMIC_CTL RESET_VALUE 0x00000000
        RESET BIT[31]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        EN BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        DMIC_MODE BIT[3:1]
                NONE VALUE 0x0
                LEFT0 VALUE 0x1
                RIGHT0 VALUE 0x2
                LEFT1 VALUE 0x3
                RIGHT1 VALUE 0x4
                STEREO0 VALUE 0x5
                STEREO1 VALUE 0x6
                QUAD VALUE 0x7
        BIT_WIDTH BIT[0]
                ENUM_16 VALUE 0x0
                ENUM_20 VALUE 0x1

LPAIF_DMIC_VOL_CTLa(a):(0)-(1) ARRAY 0x00000084+0x4*a
LPAIF_DMIC_VOL_CTL0 ADDRESS 0x0084 RW
LPAIF_DMIC_VOL_CTL0 RESET_VALUE 0x0000FF00
        UPDATE_STATUS BIT[20]
                COMPLETE VALUE 0x0
                PENDING VALUE 0x1
        UPDATE_GAIN BIT[19]
                NO VALUE 0x0
                YES VALUE 0x1
        TX_HPF_BP BIT[18]
                DC_BLOCK VALUE 0x0
                BYPASS_DC_BLOCK VALUE 0x1
        DMIC_GAIN_BP BIT[17]
                GAIN VALUE 0x0
                BYPASS_GAIN VALUE 0x1
        MUTE_EN BIT[16]
                NORMAL VALUE 0x0
        TIMEOUT_VAL BIT[15:8]
                DEFAULT VALUE 0xFF
        GAIN BIT[7:0]
                DEFAULT VALUE 0x00

LPAIF_WRDMA_LPBK_MIX ADDRESS 0x0100 RW
LPAIF_WRDMA_LPBK_MIX RESET_VALUE 0x0000000F
        WRDMA_CH3 BIT[3]
                BLOCK VALUE 0x0
                ALLOW VALUE 0x1
        WRDMA_CH2 BIT[2]
                BLOCK VALUE 0x0
                ALLOW VALUE 0x1
        WRDMA_CH1 BIT[1]
                BLOCK VALUE 0x0
                ALLOW VALUE 0x1
        WRDMA_CH0 BIT[0]
                BLOCK VALUE 0x0
                ALLOW VALUE 0x1

LPAIF_MIXER_CTL ADDRESS 0x0180 RW
LPAIF_MIXER_CTL RESET_VALUE 0x00000000
        DYNAMIC_CLOCK BIT[11]
                OFF VALUE 0x0
                ON VALUE 0x1
        OVR_DET BIT[10]
                OK VALUE 0x0
                YES VALUE 0x1
        OVR_CLR BIT[9]
                NO VALUE 0x0
                YES VALUE 0x1
        SAT_EN BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BIT_WIDTH BIT[7:6]
                ENUM_8 VALUE 0x0
                ENUM_16 VALUE 0x1
                ENUM_24 VALUE 0x2
                ENUM_32 VALUE 0x3
        PORT1_CH BIT[5:3]
                NONE VALUE 0x0
                RDDMA_CH0 VALUE 0x1
                RDDMA_CH1 VALUE 0x2
                RDDMA_CH2 VALUE 0x3
                RDDMA_CH3 VALUE 0x4
                RDDMA_CH4 VALUE 0x5
        PORT0_CH BIT[2:0]
                NONE VALUE 0x0
                RDDMA_CH0 VALUE 0x1
                RDDMA_CH1 VALUE 0x2
                RDDMA_CH2 VALUE 0x3
                RDDMA_CH3 VALUE 0x4
                RDDMA_CH4 VALUE 0x5

LPAIF_EXT_VFR ADDRESS 0x0200 RW
LPAIF_EXT_VFR RESET_VALUE 0x00000000
        SEL BIT[0]
                INTERNAL VALUE 0x0
                EXTERNAL VALUE 0x1

LPAIF_DEBUG_CTL ADDRESS 0x0280 RW
LPAIF_DEBUG_CTL RESET_VALUE 0x00000000
        TESTMODE BIT[5]
                OFF VALUE 0x0
                ON VALUE 0x1
        TESTSEL BIT[4:0]
                RDDMA_CH0 VALUE 0x00
                RDDMA_CH1 VALUE 0x01
                RDDMA_CH2 VALUE 0x02
                RDDMA_CH3 VALUE 0x03
                RDDMA_CH4 VALUE 0x04
                WRDMA_CH0 VALUE 0x05
                WRDMA_CH1 VALUE 0x06
                WRDMA_CH2 VALUE 0x07
                WRDMA_CH3 VALUE 0x08
                PRI_MI2S VALUE 0x10
                SEC_MI2S VALUE 0x11
                TER_MI2S VALUE 0x12
                QUA_MI2S VALUE 0x13
                SPKR_I2S VALUE 0x14
                MIXER VALUE 0x15
                DMIC VALUE 0x16

LPAIF_PRI_RATE_DET_CONFIG ADDRESS 0x0300 RW
LPAIF_PRI_RATE_DET_CONFIG RESET_VALUE 0x00000000
        RESET BIT[31]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        VAR_192K_1764K BIT[30:23]
        VAR_128K_441K BIT[22:15]
        VAR_32K_8K BIT[14:7]
        NUM_FS BIT[6:4]
                ONE_FS VALUE 0x0
                TWO_FS VALUE 0x1
                THREE_FS VALUE 0x2
                FOUR_FS VALUE 0x3
                FIVE_FS VALUE 0x4
                SIX_FS VALUE 0x5
                SEVEN_FS VALUE 0x6
                EIGHT_FS VALUE 0x7
        SYNC_SEL BIT[3:1]
                PCM_PRI VALUE 0x0
                PCM_SEC VALUE 0x1
                SPKR_I2S VALUE 0x2
                PRI_I2S VALUE 0x3
                SEC_I2S VALUE 0x4
                TER_I2S VALUE 0x5
                QUA_I2S VALUE 0x6
                PCM_TER VALUE 0x7
        EN BIT[0]

LPAIF_PRI_RATE_DET_TARGET1_CONFIG ADDRESS 0x0304 RW
LPAIF_PRI_RATE_DET_TARGET1_CONFIG RESET_VALUE 0x00000000
        TARGET_128KHZ BIT[31:16]
        TARGET_176P4KHZ BIT[15:0]

LPAIF_PRI_RATE_DET_TARGET2_CONFIG ADDRESS 0x0308 RW
LPAIF_PRI_RATE_DET_TARGET2_CONFIG RESET_VALUE 0x00000000
        TARGET_192KHZ BIT[15:0]

LPAIF_PRI_RATE_BIN ADDRESS 0x030C R
LPAIF_PRI_RATE_BIN RESET_VALUE 0x00000000
        RATE_BIN BIT[14:0]

LPAIF_PRI_STC_DIFF ADDRESS 0x0310 R
LPAIF_PRI_STC_DIFF RESET_VALUE 0x00000000
        STC_DIFF BIT[15:0]

LPAIF_SEC_RATE_DET_CONFIG ADDRESS 0x0380 RW
LPAIF_SEC_RATE_DET_CONFIG RESET_VALUE 0x00000000
        RESET BIT[31]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        VAR_192K_1764K BIT[30:23]
        VAR_128K_441K BIT[22:15]
        VAR_32K_8K BIT[14:7]
        NUM_FS BIT[6:4]
                ONE_FS VALUE 0x0
                TWO_FS VALUE 0x1
                THREE_FS VALUE 0x2
                FOUR_FS VALUE 0x3
                FIVE_FS VALUE 0x4
                SIX_FS VALUE 0x5
                SEVEN_FS VALUE 0x6
                EIGHT_FS VALUE 0x7
        SYNC_SEL BIT[3:1]
                PCM_PRI VALUE 0x0
                PCM_SEC VALUE 0x1
                SPKR_I2S VALUE 0x2
                PRI_I2S VALUE 0x3
                SEC_I2S VALUE 0x4
                TER_I2S VALUE 0x5
                QUA_I2S VALUE 0x6
                PCM_TER VALUE 0x7
        EN BIT[0]

LPAIF_SEC_RATE_DET_TARGET1_CONFIG ADDRESS 0x0384 RW
LPAIF_SEC_RATE_DET_TARGET1_CONFIG RESET_VALUE 0x00000000
        TARGET_128KHZ BIT[31:16]
        TARGET_176P4KHZ BIT[15:0]

LPAIF_SEC_RATE_DET_TARGET2_CONFIG ADDRESS 0x0388 RW
LPAIF_SEC_RATE_DET_TARGET2_CONFIG RESET_VALUE 0x00000000
        TARGET_192KHZ BIT[15:0]

LPAIF_SEC_RATE_BIN ADDRESS 0x038C R
LPAIF_SEC_RATE_BIN RESET_VALUE 0x00000000
        RATE_BIN BIT[14:0]

LPAIF_SEC_STC_DIFF ADDRESS 0x0390 R
LPAIF_SEC_STC_DIFF RESET_VALUE 0x00000000
        STC_DIFF BIT[15:0]

LPAIF_SPARE ADDRESS 0x0400 RW
LPAIF_SPARE RESET_VALUE 0x00000000
        SPARE BIT[31:0]

LPAIF_I2S_CTLa(a):(0)-(2) ARRAY 0x00001000+0x1000*a
LPAIF_I2S_CTL0 ADDRESS 0x1000 RW
LPAIF_I2S_CTL0 RESET_VALUE 0x000F0004
        RESET BIT[31]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        EN_LONG_RATE BIT[22]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        LONG_RATE BIT[21:16]
        LOOPBACK BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPKR_EN BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SPKR_MODE BIT[13:10]
                NONE VALUE 0x0
                SD0 VALUE 0x1
                SD1 VALUE 0x2
                SD2 VALUE 0x3
                SD3 VALUE 0x4
                QUAD01 VALUE 0x5
                QUAD23 VALUE 0x6
                ENUM_6CH VALUE 0x7
                ENUM_8CH VALUE 0x8
        SPKR_MONO BIT[9]
                STEREO VALUE 0x0
                MONO VALUE 0x1
        MIC_EN BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MIC_MODE BIT[7:4]
                NONE VALUE 0x0
                SD0 VALUE 0x1
                SD1 VALUE 0x2
                SD2 VALUE 0x3
                SD3 VALUE 0x4
                QUAD01 VALUE 0x5
                QUAD23 VALUE 0x6
                ENUM_6CH VALUE 0x7
                ENUM_8CH VALUE 0x8
        MIC_MONO BIT[3]
                STEREO VALUE 0x0
                MONO VALUE 0x1
        WS_SRC BIT[2]
                INT VALUE 0x0
                EXT VALUE 0x1
        BIT_WIDTH BIT[1:0]
                ENUM_16 VALUE 0x0
                ENUM_24 VALUE 0x1
                ENUM_32 VALUE 0x2
                ENUM_25 VALUE 0x3

LPAIF_PCM_CTLa(a):(0)-(2) ARRAY 0x00001040+0x1000*a
LPAIF_PCM_CTL0 ADDRESS 0x1040 RW
LPAIF_PCM_CTL0 RESET_VALUE 0x00068000
        RESET BIT[31]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RESET_RX BIT[29]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RESET_TX BIT[28]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ONE_SLOT_SYNC_EN BIT[27]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENABLE_RX BIT[26]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENABLE_TX BIT[25]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENABLE BIT[24]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RPCM_SLOT_NUM BIT[23:22]
                ACTIVE_SLOT_0 VALUE 0x0
                ACTIVE_SLOT_0_1 VALUE 0x1
                ACTIVE_SLOT_0_1_2 VALUE 0x2
                ACTIVE_SLOT_0_1_2_3 VALUE 0x3
        TPCM_SLOT_NUM BIT[21:20]
                ACTIVE_SLOT_0 VALUE 0x0
                ACTIVE_SLOT_0_1 VALUE 0x1
                ACTIVE_SLOT_0_1_2 VALUE 0x2
                ACTIVE_SLOT_0_1_2_3 VALUE 0x3
        SEL_LPXO_FREQ BIT[19]
        CTRL_DATA_OE BIT[18]
        RATE BIT[17:15]
                ENUM_8 VALUE 0x0
                ENUM_16 VALUE 0x1
                ENUM_32 VALUE 0x2
                ENUM_64 VALUE 0x3
                ENUM_128 VALUE 0x4
                ENUM_256 VALUE 0x5
        LOOPBACK BIT[14]
        SYNC_SRC BIT[13]
                EXTERNAL VALUE 0x0
                INTERNAL VALUE 0x1
        AUX_MODE BIT[12]
                PCM VALUE 0x0
                AUX VALUE 0x1
        RPCM_WIDTH BIT[11]
                ENUM_8_BIT VALUE 0x0
                ENUM_16_BIT VALUE 0x1
        TPCM_WIDTH BIT[10]
                ENUM_8_BIT VALUE 0x0
                ENUM_16_BIT VALUE 0x1
        RPCM_SLOT BIT[9:5]
        TPCM_SLOT BIT[4:0]

LPAIF_PCM_SLOT_CTLa(a):(0)-(2) ARRAY 0x00001044+0x1000*a
LPAIF_PCM_SLOT_CTL0 ADDRESS 0x1044 RW
LPAIF_PCM_SLOT_CTL0 RESET_VALUE 0x00000000
        RPCM_SLOT3 BIT[30:26]
        RPCM_SLOT2 BIT[25:21]
        RPCM_SLOT1 BIT[20:16]
        TPCM_SLOT3 BIT[14:10]
        TPCM_SLOT2 BIT[9:5]
        TPCM_SLOT1 BIT[4:0]

LPAIF_PCM_SLOT_CTL2_a(a):(0)-(2) ARRAY 0x00001048+0x1000*a
LPAIF_PCM_SLOT_CTL2_0 ADDRESS 0x1048 RW
LPAIF_PCM_SLOT_CTL2_0 RESET_VALUE 0x00000000
        RPCM_SLOT6 BIT[30:26]
        RPCM_SLOT5 BIT[25:21]
        RPCM_SLOT4 BIT[20:16]
        TPCM_SLOT6 BIT[14:10]
        TPCM_SLOT5 BIT[9:5]
        TPCM_SLOT4 BIT[4:0]

LPAIF_PCM_SLOT_CTL3_a(a):(0)-(2) ARRAY 0x0000104C+0x1000*a
LPAIF_PCM_SLOT_CTL3_0 ADDRESS 0x104C RW
LPAIF_PCM_SLOT_CTL3_0 RESET_VALUE 0x00000000
        RPCM_SLOT7 BIT[20:16]
        TPCM_SLOT7 BIT[4:0]

LPAIF_PCM_TDM_CTL_a(a):(0)-(2) ARRAY 0x00001050+0x1000*a
LPAIF_PCM_TDM_CTL_0 ADDRESS 0x1050 RW
LPAIF_PCM_TDM_CTL_0 RESET_VALUE 0x0203DF00
        ENABLE_TDM BIT[30]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENABLE_DIFF_SAMPLE_WIDTH BIT[29]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TDM_INV_TPCM_SYNC BIT[28]
        TDM_INV_RPCM_SYNC BIT[27]
        TDM_SYNC_DELAY BIT[26:25]
                DELAY_2_CYCLE VALUE 0x0
                DELAY_1_CYCLE VALUE 0x1
                DELAY_0_CYCLE VALUE 0x2
        TDM_TPCM_SLOT_NUM BIT[24:22]
        TDM_RPCM_SLOT_NUM BIT[21:19]
        TDM_TPCM_WIDTH BIT[18:14]
        TDM_RPCM_WIDTH BIT[13:9]
        TDM_RATE BIT[8:0]

LPAIF_PCM_TDM_SAMPLE_WIDTH_a(a):(0)-(2) ARRAY 0x00001054+0x1000*a
LPAIF_PCM_TDM_SAMPLE_WIDTH_0 ADDRESS 0x1054 RW
LPAIF_PCM_TDM_SAMPLE_WIDTH_0 RESET_VALUE 0x000001EF
        TDM_TPCM_SAMPLE_WIDTH BIT[9:5]
        TDM_RPCM_SAMPLE_WIDTH BIT[4:0]

LPAIF_IRQ_ENa(a):(0)-(2) ARRAY 0x00006000+0x1000*a
LPAIF_IRQ_EN0 ADDRESS 0x6000 RW
LPAIF_IRQ_EN0 RESET_VALUE 0x00000000
        SEC_RD_NO_RATE BIT[31]
        SEC_RD_DIFF_RATE BIT[30]
        PRI_RD_NO_RATE BIT[29]
        PRI_RD_DIFF_RATE BIT[28]
        FRM_REF BIT[27]
        ERR_WRDMA_CH3 BIT[26]
        OVR_WRDMA_CH3 BIT[25]
        PER_WRDMA_CH3 BIT[24]
        ERR_WRDMA_CH2 BIT[23]
        OVR_WRDMA_CH2 BIT[22]
        PER_WRDMA_CH2 BIT[21]
        ERR_WRDMA_CH1 BIT[20]
        OVR_WRDMA_CH1 BIT[19]
        PER_WRDMA_CH1 BIT[18]
        ERR_WRDMA_CH0 BIT[17]
        OVR_WRDMA_CH0 BIT[16]
        PER_WRDMA_CH0 BIT[15]
        ERR_RDDMA_CH4 BIT[14]
        UNDR_RDDMA_CH4 BIT[13]
        PER_RDDMA_CH4 BIT[12]
        ERR_RDDMA_CH3 BIT[11]
        UNDR_RDDMA_CH3 BIT[10]
        PER_RDDMA_CH3 BIT[9]
        ERR_RDDMA_CH2 BIT[8]
        UNDR_RDDMA_CH2 BIT[7]
        PER_RDDMA_CH2 BIT[6]
        ERR_RDDMA_CH1 BIT[5]
        UNDR_RDDMA_CH1 BIT[4]
        PER_RDDMA_CH1 BIT[3]
        ERR_RDDMA_CH0 BIT[2]
        UNDR_RDDMA_CH0 BIT[1]
        PER_RDDMA_CH0 BIT[0]

LPAIF_IRQ_STATa(a):(0)-(2) ARRAY 0x00006004+0x1000*a
LPAIF_IRQ_STAT0 ADDRESS 0x6004 R
LPAIF_IRQ_STAT0 RESET_VALUE 0x00000000
        SEC_RD_NO_RATE BIT[31]
        SEC_RD_DIFF_RATE BIT[30]
        PRI_RD_NO_RATE BIT[29]
        PRI_RD_DIFF_RATE BIT[28]
        FRM_REF BIT[27]
        ERR_WRDMA_CH3 BIT[26]
        OVR_WRDMA_CH3 BIT[25]
        PER_WRDMA_CH3 BIT[24]
        ERR_WRDMA_CH2 BIT[23]
        OVR_WRDMA_CH2 BIT[22]
        PER_WRDMA_CH2 BIT[21]
        ERR_WRDMA_CH1 BIT[20]
        OVR_WRDMA_CH1 BIT[19]
        PER_WRDMA_CH1 BIT[18]
        ERR_WRDMA_CH0 BIT[17]
        OVR_WRDMA_CH0 BIT[16]
        PER_WRDMA_CH0 BIT[15]
        ERR_RDDMA_CH4 BIT[14]
        UNDR_RDDMA_CH4 BIT[13]
        PER_RDDMA_CH4 BIT[12]
        ERR_RDDMA_CH3 BIT[11]
        UNDR_RDDMA_CH3 BIT[10]
        PER_RDDMA_CH3 BIT[9]
        ERR_RDDMA_CH2 BIT[8]
        UNDR_RDDMA_CH2 BIT[7]
        PER_RDDMA_CH2 BIT[6]
        ERR_RDDMA_CH1 BIT[5]
        UNDR_RDDMA_CH1 BIT[4]
        PER_RDDMA_CH1 BIT[3]
        ERR_RDDMA_CH0 BIT[2]
        UNDR_RDDMA_CH0 BIT[1]
        PER_RDDMA_CH0 BIT[0]

LPAIF_IRQ_RAW_STATa(a):(0)-(2) ARRAY 0x00006008+0x1000*a
LPAIF_IRQ_RAW_STAT0 ADDRESS 0x6008 R
LPAIF_IRQ_RAW_STAT0 RESET_VALUE 0x00000000
        SEC_RD_NO_RATE BIT[31]
        SEC_RD_DIFF_RATE BIT[30]
        PRI_RD_NO_RATE BIT[29]
        PRI_RD_DIFF_RATE BIT[28]
        FRM_REF BIT[27]
        ERR_WRDMA_CH3 BIT[26]
        OVR_WRDMA_CH3 BIT[25]
        PER_WRDMA_CH3 BIT[24]
        ERR_WRDMA_CH2 BIT[23]
        OVR_WRDMA_CH2 BIT[22]
        PER_WRDMA_CH2 BIT[21]
        ERR_WRDMA_CH1 BIT[20]
        OVR_WRDMA_CH1 BIT[19]
        PER_WRDMA_CH1 BIT[18]
        ERR_WRDMA_CH0 BIT[17]
        OVR_WRDMA_CH0 BIT[16]
        PER_WRDMA_CH0 BIT[15]
        ERR_RDDMA_CH4 BIT[14]
        UNDR_RDDMA_CH4 BIT[13]
        PER_RDDMA_CH4 BIT[12]
        ERR_RDDMA_CH3 BIT[11]
        UNDR_RDDMA_CH3 BIT[10]
        PER_RDDMA_CH3 BIT[9]
        ERR_RDDMA_CH2 BIT[8]
        UNDR_RDDMA_CH2 BIT[7]
        PER_RDDMA_CH2 BIT[6]
        ERR_RDDMA_CH1 BIT[5]
        UNDR_RDDMA_CH1 BIT[4]
        PER_RDDMA_CH1 BIT[3]
        ERR_RDDMA_CH0 BIT[2]
        UNDR_RDDMA_CH0 BIT[1]
        PER_RDDMA_CH0 BIT[0]

LPAIF_IRQ_CLEARa(a):(0)-(2) ARRAY 0x0000600C+0x1000*a
LPAIF_IRQ_CLEAR0 ADDRESS 0x600C W
LPAIF_IRQ_CLEAR0 RESET_VALUE 0x00000000
        SEC_RD_NO_RATE BIT[31]
        SEC_RD_DIFF_RATE BIT[30]
        PRI_RD_NO_RATE BIT[29]
        PRI_RD_DIFF_RATE BIT[28]
        FRM_REF BIT[27]
        ERR_WRDMA_CH3 BIT[26]
        OVR_WRDMA_CH3 BIT[25]
        PER_WRDMA_CH3 BIT[24]
        ERR_WRDMA_CH2 BIT[23]
        OVR_WRDMA_CH2 BIT[22]
        PER_WRDMA_CH2 BIT[21]
        ERR_WRDMA_CH1 BIT[20]
        OVR_WRDMA_CH1 BIT[19]
        PER_WRDMA_CH1 BIT[18]
        ERR_WRDMA_CH0 BIT[17]
        OVR_WRDMA_CH0 BIT[16]
        PER_WRDMA_CH0 BIT[15]
        ERR_RDDMA_CH4 BIT[14]
        UNDR_RDDMA_CH4 BIT[13]
        PER_RDDMA_CH4 BIT[12]
        ERR_RDDMA_CH3 BIT[11]
        UNDR_RDDMA_CH3 BIT[10]
        PER_RDDMA_CH3 BIT[9]
        ERR_RDDMA_CH2 BIT[8]
        UNDR_RDDMA_CH2 BIT[7]
        PER_RDDMA_CH2 BIT[6]
        ERR_RDDMA_CH1 BIT[5]
        UNDR_RDDMA_CH1 BIT[4]
        PER_RDDMA_CH1 BIT[3]
        ERR_RDDMA_CH0 BIT[2]
        UNDR_RDDMA_CH0 BIT[1]
        PER_RDDMA_CH0 BIT[0]

LPAIF_IRQ_FORCEa(a):(0)-(2) ARRAY 0x00006010+0x1000*a
LPAIF_IRQ_FORCE0 ADDRESS 0x6010 W
LPAIF_IRQ_FORCE0 RESET_VALUE 0x00000000
        SEC_RD_NO_RATE BIT[31]
        SEC_RD_DIFF_RATE BIT[30]
        PRI_RD_NO_RATE BIT[29]
        PRI_RD_DIFF_RATE BIT[28]
        FRM_REF BIT[27]
        ERR_WRDMA_CH3 BIT[26]
        OVR_WRDMA_CH3 BIT[25]
        PER_WRDMA_CH3 BIT[24]
        ERR_WRDMA_CH2 BIT[23]
        OVR_WRDMA_CH2 BIT[22]
        PER_WRDMA_CH2 BIT[21]
        ERR_WRDMA_CH1 BIT[20]
        OVR_WRDMA_CH1 BIT[19]
        PER_WRDMA_CH1 BIT[18]
        ERR_WRDMA_CH0 BIT[17]
        OVR_WRDMA_CH0 BIT[16]
        PER_WRDMA_CH0 BIT[15]
        ERR_RDDMA_CH4 BIT[14]
        UNDR_RDDMA_CH4 BIT[13]
        PER_RDDMA_CH4 BIT[12]
        ERR_RDDMA_CH3 BIT[11]
        UNDR_RDDMA_CH3 BIT[10]
        PER_RDDMA_CH3 BIT[9]
        ERR_RDDMA_CH2 BIT[8]
        UNDR_RDDMA_CH2 BIT[7]
        PER_RDDMA_CH2 BIT[6]
        ERR_RDDMA_CH1 BIT[5]
        UNDR_RDDMA_CH1 BIT[4]
        PER_RDDMA_CH1 BIT[3]
        ERR_RDDMA_CH0 BIT[2]
        UNDR_RDDMA_CH0 BIT[1]
        PER_RDDMA_CH0 BIT[0]

LPAIF_IRQ2_ENa(a):(0)-(2) ARRAY 0x00006040+0x1000*a
LPAIF_IRQ2_EN0 ADDRESS 0x6040 RW
LPAIF_IRQ2_EN0 RESET_VALUE 0x00000000
        UNDR_EXTERNAL BIT[0]

LPAIF_IRQ2_STATa(a):(0)-(2) ARRAY 0x00006044+0x1000*a
LPAIF_IRQ2_STAT0 ADDRESS 0x6044 R
LPAIF_IRQ2_STAT0 RESET_VALUE 0x00000000
        UNDR_EXTERNAL BIT[0]

LPAIF_IRQ2_RAW_STATa(a):(0)-(2) ARRAY 0x00006048+0x1000*a
LPAIF_IRQ2_RAW_STAT0 ADDRESS 0x6048 R
LPAIF_IRQ2_RAW_STAT0 RESET_VALUE 0x00000000
        UNDR_EXTERNAL BIT[0]

LPAIF_IRQ2_CLEARa(a):(0)-(2) ARRAY 0x0000604C+0x1000*a
LPAIF_IRQ2_CLEAR0 ADDRESS 0x604C W
LPAIF_IRQ2_CLEAR0 RESET_VALUE 0x00000000
        UNDR_EXTERNAL BIT[0]

LPAIF_IRQ2_FORCEa(a):(0)-(2) ARRAY 0x00006050+0x1000*a
LPAIF_IRQ2_FORCE0 ADDRESS 0x6050 W
LPAIF_IRQ2_FORCE0 RESET_VALUE 0x00000000
        UNDR_EXTERNAL BIT[0]

LPAIF_RDDMA_CTLa(a):(0)-(2) ARRAY 0x00008400+0x1000*a
LPAIF_RDDMA_CTL0 ADDRESS 0x8400 RW
LPAIF_RDDMA_CTL0 RESET_VALUE 0x00004000
        RESET BIT[31]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        DYNBURST_EN BIT[23]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BURST16_EN BIT[22]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BURST8_EN BIT[21]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PADDING_NUM BIT[20:16]
        PADDING_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        DYNAMIC_CLOCK BIT[14]
                OFF VALUE 0x0
                ON VALUE 0x1
        BURST_EN BIT[13]
                SINGLE VALUE 0x0
                INCR4 VALUE 0x1
        WPSCNT BIT[12:10]
                ONE VALUE 0x0
                TWO VALUE 0x1
                THREE VALUE 0x2
                FOUR VALUE 0x3
                SIX VALUE 0x5
                EIGHT VALUE 0x7
        AUDIO_INTF BIT[9:6]
                NONE VALUE 0x0
                PRI_MI2S VALUE 0x1
                SEC_MI2S VALUE 0x2
                TER_MI2S VALUE 0x3
                QUA_MI2S VALUE 0x4
                SPKR_I2S VALUE 0x5
                HDMI VALUE 0x6
                PCM VALUE 0x7
                SEC_PCM VALUE 0x8
                TER_PCM VALUE 0x9
        FIFO_WATERMRK BIT[5:1]
                ENUM_1 VALUE 0x00
                ENUM_2 VALUE 0x01
                ENUM_3 VALUE 0x02
                ENUM_4 VALUE 0x03
                ENUM_5 VALUE 0x04
                ENUM_6 VALUE 0x05
                ENUM_7 VALUE 0x06
                ENUM_8 VALUE 0x07
                ENUM_9 VALUE 0x08
                ENUM_10 VALUE 0x09
                ENUM_11 VALUE 0x0A
                ENUM_12 VALUE 0x0B
                ENUM_13 VALUE 0x0C
                ENUM_14 VALUE 0x0D
                ENUM_15 VALUE 0x0E
                ENUM_16 VALUE 0x0F
                ENUM_17 VALUE 0x10
                ENUM_18 VALUE 0x11
                ENUM_19 VALUE 0x12
                ENUM_20 VALUE 0x13
                ENUM_21 VALUE 0x14
                ENUM_22 VALUE 0x15
                ENUM_23 VALUE 0x16
                ENUM_24 VALUE 0x17
                ENUM_25 VALUE 0x18
                ENUM_26 VALUE 0x19
                ENUM_27 VALUE 0x1A
                ENUM_28 VALUE 0x1B
                ENUM_29 VALUE 0x1C
                ENUM_30 VALUE 0x1D
                ENUM_31 VALUE 0x1E
                ENUM_32 VALUE 0x1F
        ENABLE BIT[0]
                OFF VALUE 0x0
                ON VALUE 0x1

LPAIF_RDDMA_BASEa(a):(0)-(2) ARRAY 0x00008404+0x1000*a
LPAIF_RDDMA_BASE0 ADDRESS 0x8404 RW
LPAIF_RDDMA_BASE0 RESET_VALUE 0x00000000
        BASE_ADDR BIT[31:4]

LPAIF_RDDMA_BUFF_LENa(a):(0)-(2) ARRAY 0x00008408+0x1000*a
LPAIF_RDDMA_BUFF_LEN0 ADDRESS 0x8408 RW
LPAIF_RDDMA_BUFF_LEN0 RESET_VALUE 0x00000000
        LENGTH BIT[19:2]

LPAIF_RDDMA_CURR_ADDRa(a):(0)-(2) ARRAY 0x0000840C+0x1000*a
LPAIF_RDDMA_CURR_ADDR0 ADDRESS 0x840C R
LPAIF_RDDMA_CURR_ADDR0 RESET_VALUE 0x00000000
        ADDR BIT[31:0]

LPAIF_RDDMA_PER_LENa(a):(0)-(2) ARRAY 0x00008410+0x1000*a
LPAIF_RDDMA_PER_LEN0 ADDRESS 0x8410 RW
LPAIF_RDDMA_PER_LEN0 RESET_VALUE 0x00000000
        LENGTH BIT[19:0]

LPAIF_RDDMA_PER_CNTa(a):(0)-(2) ARRAY 0x00008414+0x1000*a
LPAIF_RDDMA_PER_CNT0 ADDRESS 0x8414 R
LPAIF_RDDMA_PER_CNT0 RESET_VALUE 0x00000000
        FORMAT_ERR BIT[26]
        FIFO_WORDCNT BIT[25:20]
                ENUM_0 VALUE 0x00
                ENUM_1 VALUE 0x01
                ENUM_2 VALUE 0x02
                ENUM_3 VALUE 0x03
                ENUM_4 VALUE 0x04
                ENUM_5 VALUE 0x05
                ENUM_6 VALUE 0x06
                ENUM_7 VALUE 0x07
                ENUM_8 VALUE 0x08
                ENUM_9 VALUE 0x09
                ENUM_10 VALUE 0x0A
                ENUM_11 VALUE 0x0B
                ENUM_12 VALUE 0x0C
                ENUM_13 VALUE 0x0D
                ENUM_14 VALUE 0x0E
                ENUM_15 VALUE 0x0F
                ENUM_16 VALUE 0x10
                ENUM_17 VALUE 0x11
                ENUM_18 VALUE 0x12
                ENUM_19 VALUE 0x13
                ENUM_20 VALUE 0x14
                ENUM_21 VALUE 0x15
                ENUM_22 VALUE 0x16
                ENUM_23 VALUE 0x17
                ENUM_24 VALUE 0x18
                ENUM_25 VALUE 0x19
                ENUM_26 VALUE 0x1A
                ENUM_27 VALUE 0x1B
                ENUM_28 VALUE 0x1C
                ENUM_29 VALUE 0x1D
                ENUM_30 VALUE 0x1E
                ENUM_31 VALUE 0x1F
                ENUM_32 VALUE 0x20
        PER_CNT BIT[19:0]

LPAIF_RDDMA_FRMa(a):(0)-(2) ARRAY 0x00008418+0x1000*a
LPAIF_RDDMA_FRM0 ADDRESS 0x8418 R
LPAIF_RDDMA_FRM0 RESET_VALUE 0x00000000
        FRAME_EXP_CNT BIT[30:27]
        FRAME_UPDATE BIT[26]
        FRAME_FIFO BIT[25:20]
                ENUM_0 VALUE 0x00
                ENUM_1 VALUE 0x01
                ENUM_2 VALUE 0x02
                ENUM_3 VALUE 0x03
                ENUM_4 VALUE 0x04
                ENUM_5 VALUE 0x05
                ENUM_6 VALUE 0x06
                ENUM_7 VALUE 0x07
                ENUM_8 VALUE 0x08
                ENUM_9 VALUE 0x09
                ENUM_10 VALUE 0x0A
                ENUM_11 VALUE 0x0B
                ENUM_12 VALUE 0x0C
                ENUM_13 VALUE 0x0D
                ENUM_14 VALUE 0x0E
                ENUM_15 VALUE 0x0F
                ENUM_16 VALUE 0x10
                ENUM_17 VALUE 0x11
                ENUM_18 VALUE 0x12
                ENUM_19 VALUE 0x13
                ENUM_20 VALUE 0x14
                ENUM_21 VALUE 0x15
                ENUM_22 VALUE 0x16
                ENUM_23 VALUE 0x17
                ENUM_24 VALUE 0x18
                ENUM_25 VALUE 0x19
                ENUM_26 VALUE 0x1A
                ENUM_27 VALUE 0x1B
                ENUM_28 VALUE 0x1C
                ENUM_29 VALUE 0x1D
                ENUM_30 VALUE 0x1E
                ENUM_31 VALUE 0x1F
                ENUM_32 VALUE 0x20
        FRAME_CNT BIT[19:0]

LPAIF_RDDMA_FRMCLRa(a):(0)-(2) ARRAY 0x0000841C+0x1000*a
LPAIF_RDDMA_FRMCLR0 ADDRESS 0x841C W
LPAIF_RDDMA_FRMCLR0 RESET_VALUE 0x00000000
        FRAME_CLR BIT[0]

LPAIF_RDDMA_SET_BUFF_CNTa(a):(0)-(2) ARRAY 0x00008420+0x1000*a
LPAIF_RDDMA_SET_BUFF_CNT0 ADDRESS 0x8420 W
LPAIF_RDDMA_SET_BUFF_CNT0 RESET_VALUE 0x00000000
        CNT BIT[19:0]

LPAIF_RDDMA_SET_PER_CNTa(a):(0)-(2) ARRAY 0x00008424+0x1000*a
LPAIF_RDDMA_SET_PER_CNT0 ADDRESS 0x8424 W
LPAIF_RDDMA_SET_PER_CNT0 RESET_VALUE 0x00000000
        CNT BIT[19:0]

LPAIF_RDDMA_STC_LSBa(a):(0)-(2) ARRAY 0x00008428+0x1000*a
LPAIF_RDDMA_STC_LSB0 ADDRESS 0x8428 R
LPAIF_RDDMA_STC_LSB0 RESET_VALUE 0x00000000
        STC_LSB BIT[31:0]

LPAIF_RDDMA_STC_MSBa(a):(0)-(2) ARRAY 0x0000842C+0x1000*a
LPAIF_RDDMA_STC_MSB0 ADDRESS 0x842C R
LPAIF_RDDMA_STC_MSB0 RESET_VALUE 0x00000000
        STC_MSB BIT[23:0]

LPAIF_RDDMA_PERa(a):(0)-(2) ARRAY 0x00008430+0x1000*a
LPAIF_RDDMA_PER0 ADDRESS 0x8430 R
LPAIF_RDDMA_PER0 RESET_VALUE 0x00000000
        PERIOD_UPDATE BIT[6]
        PERIOD_FIFO BIT[5:0]
                ENUM_0 VALUE 0x00
                ENUM_1 VALUE 0x01
                ENUM_2 VALUE 0x02
                ENUM_3 VALUE 0x03
                ENUM_4 VALUE 0x04
                ENUM_5 VALUE 0x05
                ENUM_6 VALUE 0x06
                ENUM_7 VALUE 0x07
                ENUM_8 VALUE 0x08
                ENUM_9 VALUE 0x09
                ENUM_10 VALUE 0x0A
                ENUM_11 VALUE 0x0B
                ENUM_12 VALUE 0x0C
                ENUM_13 VALUE 0x0D
                ENUM_14 VALUE 0x0E
                ENUM_15 VALUE 0x0F
                ENUM_16 VALUE 0x10
                ENUM_17 VALUE 0x11
                ENUM_18 VALUE 0x12
                ENUM_19 VALUE 0x13
                ENUM_20 VALUE 0x14
                ENUM_21 VALUE 0x15
                ENUM_22 VALUE 0x16
                ENUM_23 VALUE 0x17
                ENUM_24 VALUE 0x18
                ENUM_25 VALUE 0x19
                ENUM_26 VALUE 0x1A
                ENUM_27 VALUE 0x1B
                ENUM_28 VALUE 0x1C
                ENUM_29 VALUE 0x1D
                ENUM_30 VALUE 0x1E
                ENUM_31 VALUE 0x1F
                ENUM_32 VALUE 0x20

LPAIF_RDDMA_PERCLRa(a):(0)-(2) ARRAY 0x00008434+0x1000*a
LPAIF_RDDMA_PERCLR0 ADDRESS 0x8434 W
LPAIF_RDDMA_PERCLR0 RESET_VALUE 0x00000000
        PERIOD_CLR BIT[0]

LPAIF_RDDMA_BASE_EXTa(a):(0)-(2) ARRAY 0x00008438+0x1000*a
LPAIF_RDDMA_BASE_EXT0 ADDRESS 0x8438 RW
LPAIF_RDDMA_BASE_EXT0 RESET_VALUE 0x00000000
        BASE_ADDR BIT[3:0]

LPAIF_RDDMA_CURR_ADDR_EXTa(a):(0)-(2) ARRAY 0x0000843C+0x1000*a
LPAIF_RDDMA_CURR_ADDR_EXT0 ADDRESS 0x843C R
LPAIF_RDDMA_CURR_ADDR_EXT0 RESET_VALUE 0x00000000
        ADDR BIT[3:0]

LPAIF_WRDMA_CTLa(a):(0)-(2) ARRAY 0x0000B000+0x1000*a
LPAIF_WRDMA_CTL0 ADDRESS 0xB000 RW
LPAIF_WRDMA_CTL0 RESET_VALUE 0x00004000
        RESET BIT[31]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        DYNAMIC_CLOCK BIT[14]
                OFF VALUE 0x0
                ON VALUE 0x1
        BURST_EN BIT[13]
                SINGLE VALUE 0x0
                INCR4 VALUE 0x1
        WPSCNT BIT[12:10]
                ONE VALUE 0x0
                TWO VALUE 0x1
                THREE VALUE 0x2
                FOUR VALUE 0x3
                SIX VALUE 0x5
                EIGHT VALUE 0x7
        AUDIO_INTF BIT[9:6]
                NONE VALUE 0x0
                PRI_MI2S VALUE 0x1
                SEC_MI2S VALUE 0x2
                TER_MI2S VALUE 0x3
                QUA_MI2S VALUE 0x4
                MIXOUT VALUE 0x6
                PCM VALUE 0x7
                SEC_PCM VALUE 0x8
                LOOPBACK_CH0 VALUE 0x9
                LOOPBACK_CH1 VALUE 0xA
                LOOPBACK_CH2 VALUE 0xB
                LOOPBACK_CH3 VALUE 0xC
                LOOPBACK_CH4 VALUE 0xD
                TER_PCM VALUE 0xE
        FIFO_WATERMRK BIT[3:1]
                ENUM_1 VALUE 0x0
                ENUM_2 VALUE 0x1
                ENUM_3 VALUE 0x2
                ENUM_4 VALUE 0x3
                ENUM_5 VALUE 0x4
                ENUM_6 VALUE 0x5
                ENUM_7 VALUE 0x6
                ENUM_8 VALUE 0x7
        ENABLE BIT[0]
                OFF VALUE 0x0
                ON VALUE 0x1

LPAIF_WRDMA_BASEa(a):(0)-(2) ARRAY 0x0000B004+0x1000*a
LPAIF_WRDMA_BASE0 ADDRESS 0xB004 RW
LPAIF_WRDMA_BASE0 RESET_VALUE 0x00000000
        BASE_ADDR BIT[31:4]

LPAIF_WRDMA_BUFF_LENa(a):(0)-(2) ARRAY 0x0000B008+0x1000*a
LPAIF_WRDMA_BUFF_LEN0 ADDRESS 0xB008 RW
LPAIF_WRDMA_BUFF_LEN0 RESET_VALUE 0x00000000
        LENGTH BIT[19:2]

LPAIF_WRDMA_CURR_ADDRa(a):(0)-(2) ARRAY 0x0000B00C+0x1000*a
LPAIF_WRDMA_CURR_ADDR0 ADDRESS 0xB00C R
LPAIF_WRDMA_CURR_ADDR0 RESET_VALUE 0x00000000
        ADDR BIT[31:0]

LPAIF_WRDMA_PER_LENa(a):(0)-(2) ARRAY 0x0000B010+0x1000*a
LPAIF_WRDMA_PER_LEN0 ADDRESS 0xB010 RW
LPAIF_WRDMA_PER_LEN0 RESET_VALUE 0x00000000
        LENGTH BIT[19:0]

LPAIF_WRDMA_PER_CNTa(a):(0)-(2) ARRAY 0x0000B014+0x1000*a
LPAIF_WRDMA_PER_CNT0 ADDRESS 0xB014 R
LPAIF_WRDMA_PER_CNT0 RESET_VALUE 0x00000000
        FORMAT_ERR BIT[24]
        FIFO_WORDCNT BIT[23:20]
                ENUM_0 VALUE 0x0
                ENUM_1 VALUE 0x1
                ENUM_2 VALUE 0x2
                ENUM_3 VALUE 0x3
                ENUM_4 VALUE 0x4
                ENUM_5 VALUE 0x5
                ENUM_6 VALUE 0x6
                ENUM_7 VALUE 0x7
                ENUM_8 VALUE 0x8
        PER_CNT BIT[19:0]

LPAIF_WRDMA_FRMa(a):(0)-(2) ARRAY 0x0000B018+0x1000*a
LPAIF_WRDMA_FRM0 ADDRESS 0xB018 R
LPAIF_WRDMA_FRM0 RESET_VALUE 0x00000000
        FRAME_EXP_CNT BIT[28:25]
        FRAME_UPDATE BIT[24]
        FRAME_FIFO BIT[23:20]
                ENUM_0 VALUE 0x0
                ENUM_1 VALUE 0x1
                ENUM_2 VALUE 0x2
                ENUM_3 VALUE 0x3
                ENUM_4 VALUE 0x4
                ENUM_5 VALUE 0x5
                ENUM_6 VALUE 0x6
                ENUM_7 VALUE 0x7
                ENUM_8 VALUE 0x8
        FRAME_CNT BIT[19:0]

LPAIF_WRDMA_FRMCLRa(a):(0)-(2) ARRAY 0x0000B01C+0x1000*a
LPAIF_WRDMA_FRMCLR0 ADDRESS 0xB01C W
LPAIF_WRDMA_FRMCLR0 RESET_VALUE 0x00000000
        FRAME_CLR BIT[0]

LPAIF_WRDMA_SET_BUFF_CNTa(a):(0)-(2) ARRAY 0x0000B020+0x1000*a
LPAIF_WRDMA_SET_BUFF_CNT0 ADDRESS 0xB020 W
LPAIF_WRDMA_SET_BUFF_CNT0 RESET_VALUE 0x00000000
        CNT BIT[19:0]

LPAIF_WRDMA_SET_PER_CNTa(a):(0)-(2) ARRAY 0x0000B024+0x1000*a
LPAIF_WRDMA_SET_PER_CNT0 ADDRESS 0xB024 W
LPAIF_WRDMA_SET_PER_CNT0 RESET_VALUE 0x00000000
        CNT BIT[19:0]

LPAIF_WRDMA_STC_LSBa(a):(0)-(2) ARRAY 0x0000B028+0x1000*a
LPAIF_WRDMA_STC_LSB0 ADDRESS 0xB028 R
LPAIF_WRDMA_STC_LSB0 RESET_VALUE 0x00000000
        STC_LSB BIT[31:0]

LPAIF_WRDMA_STC_MSBa(a):(0)-(2) ARRAY 0x0000B02C+0x1000*a
LPAIF_WRDMA_STC_MSB0 ADDRESS 0xB02C R
LPAIF_WRDMA_STC_MSB0 RESET_VALUE 0x00000000
        STC_MSB BIT[23:0]

LPAIF_WRDMA_PERa(a):(0)-(2) ARRAY 0x0000B030+0x1000*a
LPAIF_WRDMA_PER0 ADDRESS 0xB030 R
LPAIF_WRDMA_PER0 RESET_VALUE 0x00000000
        PERIOD_UPDATE BIT[4]
        PERIOD_FIFO BIT[3:0]
                ENUM_0 VALUE 0x0
                ENUM_1 VALUE 0x1
                ENUM_2 VALUE 0x2
                ENUM_3 VALUE 0x3
                ENUM_4 VALUE 0x4
                ENUM_5 VALUE 0x5
                ENUM_6 VALUE 0x6
                ENUM_7 VALUE 0x7
                ENUM_8 VALUE 0x8

LPAIF_WRDMA_PERCLRa(a):(0)-(2) ARRAY 0x0000B034+0x1000*a
LPAIF_WRDMA_PERCLR0 ADDRESS 0xB034 W
LPAIF_WRDMA_PERCLR0 RESET_VALUE 0x00000000
        PERIOD_CLR BIT[0]

LPAIF_WRDMA_BASE_EXTa(a):(0)-(2) ARRAY 0x0000B038+0x1000*a
LPAIF_WRDMA_BASE_EXT0 ADDRESS 0xB038 RW
LPAIF_WRDMA_BASE_EXT0 RESET_VALUE 0x00000000
        BASE_ADDR BIT[3:0]

LPAIF_WRDMA_CURR_ADDR_EXTa(a):(0)-(2) ARRAY 0x0000B03C+0x1000*a
LPAIF_WRDMA_CURR_ADDR_EXT0 ADDRESS 0xB03C R
LPAIF_WRDMA_CURR_ADDR_EXT0 RESET_VALUE 0x00000000
        ADDR BIT[3:0]

lpass_lpass_lpm MODULE OFFSET=ULTAUDIO_CORE+0x00018000 MAX=ULTAUDIO_CORE+0x00019FFF APRE=LPASS_ SPRE=LPASS_ FPRE=LPASS_ BPRE=LPASS_ ABPRE=LPASS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.ULTAUDIO_CORE.LPASS_LPASS_LPM

MPM2_MPM BASE 0x604A0000 mpm2_mpmaddr 15:2

mpm MODULE OFFSET=MPM2_MPM+0x00000000 MAX=MPM2_MPM+0x00000FFF APRE=MPM2_ SPRE=MPM2_ FPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MPM2_MPM.MPM
MPM_PMIC_VDD_ON_CFG_1 ADDRESS 0x0000 RW
MPM_PMIC_VDD_ON_CFG_1 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_2 ADDRESS 0x0004 RW
MPM_PMIC_VDD_ON_CFG_2 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_3 ADDRESS 0x0008 RW
MPM_PMIC_VDD_ON_CFG_3 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_4 ADDRESS 0x000C RW
MPM_PMIC_VDD_ON_CFG_4 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_5 ADDRESS 0x0010 RW
MPM_PMIC_VDD_ON_CFG_5 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_6 ADDRESS 0x0014 RW
MPM_PMIC_VDD_ON_CFG_6 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_7 ADDRESS 0x0018 RW
MPM_PMIC_VDD_ON_CFG_7 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_8 ADDRESS 0x001C RW
MPM_PMIC_VDD_ON_CFG_8 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_9 ADDRESS 0x0020 RW
MPM_PMIC_VDD_ON_CFG_9 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_10 ADDRESS 0x0024 RW
MPM_PMIC_VDD_ON_CFG_10 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_11 ADDRESS 0x0028 RW
MPM_PMIC_VDD_ON_CFG_11 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_12 ADDRESS 0x002C RW
MPM_PMIC_VDD_ON_CFG_12 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_1 ADDRESS 0x0030 RW
MPM_PMIC_VDD_OFF_CFG_1 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_2 ADDRESS 0x0034 RW
MPM_PMIC_VDD_OFF_CFG_2 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_3 ADDRESS 0x0038 RW
MPM_PMIC_VDD_OFF_CFG_3 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_4 ADDRESS 0x003C RW
MPM_PMIC_VDD_OFF_CFG_4 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_5 ADDRESS 0x0040 RW
MPM_PMIC_VDD_OFF_CFG_5 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_6 ADDRESS 0x0044 RW
MPM_PMIC_VDD_OFF_CFG_6 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_7 ADDRESS 0x0048 RW
MPM_PMIC_VDD_OFF_CFG_7 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_8 ADDRESS 0x004C RW
MPM_PMIC_VDD_OFF_CFG_8 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_9 ADDRESS 0x0050 RW
MPM_PMIC_VDD_OFF_CFG_9 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_10 ADDRESS 0x0054 RW
MPM_PMIC_VDD_OFF_CFG_10 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_11 ADDRESS 0x0058 RW
MPM_PMIC_VDD_OFF_CFG_11 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_12 ADDRESS 0x005C RW
MPM_PMIC_VDD_OFF_CFG_12 RESET_VALUE 0x00000000
        DELAY BIT[31:28]
        SLAVE_ID BIT[27:24]
        SLAVE_ADDR BIT[23:8]
        SLAVE_DATA BIT[7:0]

MPM_SPMI_CMD_CFG ADDRESS 0x0060 RW
MPM_SPMI_CMD_CFG RESET_VALUE 0x00000000
        NUM_CMD_OFF BIT[7:4]
        NUM_CMD_ON BIT[3:0]

MPM_SPMI_CDIV_CNTRL ADDRESS 0x0064 RW
MPM_SPMI_CDIV_CNTRL RESET_VALUE 0x00000028
        XO_DIV BIT[10:9]
        RO_DIV BIT[8:0]

MPM_CXO_CTRL ADDRESS 0x0068 RW
MPM_CXO_CTRL RESET_VALUE 0x00000000
        CXOPAD_DIS BIT[1]
        CXO_DIS BIT[0]

MPM_PXO_OSC_CTRL ADDRESS 0x006C RW
MPM_PXO_OSC_CTRL RESET_VALUE 0x00000000
        PXO_OSC_GAIN BIT[6:4]
        PXOPAD_CORE_DIS BIT[3]
        PXO_OSC_SLEEP BIT[2]
        PXOPAD_HV_DIS BIT[1]
        PXO_OSC_RF_BYPASS BIT[0]

MPM_LOW_POWER_CFG ADDRESS 0x0070 RW
MPM_LOW_POWER_CFG RESET_VALUE 0x00000000
        SMEM_EN BIT[19]
        DISABLE_FREEZE_IO_M BIT[18]
        DISABLE_CLAMP_MEM BIT[17]
        DISABLE_HW_RESTORED BIT[16]
        ENABLE_CXOPAD_GATING BIT[14]
        DISABLE_TRST_N BIT[12]
        DISABLE_CORE_RESET BIT[11]
        DISABLE_CLAMPS BIT[10]
        DISABLE_FREEZE BIT[9]
        DEBUG_ON BIT[8]
        SW_EBI1_CTL_ENABLE BIT[7]
        SW_EBI1_CTL_VALUE BIT[6]
        VDDMX_MIN_EN BIT[5]
        VDDMX_PC_EN BIT[4]
        VDDCX_MIN_EN BIT[3]
        VDDCX_PC_EN BIT[2]
        PXO_SD_EN BIT[1]
        CXO_SD_EN BIT[0]

MPM_LOW_POWER_STATUS ADDRESS 0x0074 R
MPM_LOW_POWER_STATUS RESET_VALUE 0x00000000
        SPMI_SEQ_FSM BIT[13:12]
        SMEM_FSM_STATE BIT[11:9]
        VDDMX_DOWN BIT[8]
        VDDCX_DOWN BIT[7]
        PXO_DOWN BIT[6]
        CXO_DOWN BIT[5]
        POWER_DOWN BIT[4]
        FSM_STATE BIT[3:0]

MPM_CXO_POWER_RAMPUP_TIME ADDRESS 0x0078 RW
MPM_CXO_POWER_RAMPUP_TIME RESET_VALUE 0x00000000
        CXO_WARMUP_TIME BIT[31:16]
        POWER_RAMPUP_TIME BIT[15:0]

MPM_PXO_WARMUP_TIME ADDRESS 0x007C RW
MPM_PXO_WARMUP_TIME RESET_VALUE 0x00000000
        PXO_WARMUP_TIME BIT[15:0]

MPM_HARDWARE_RESTORED ADDRESS 0x0080 W
MPM_HARDWARE_RESTORED RESET_VALUE 0x00000000
        DATA BIT[0]

MPM_INT_CLEAR_1 ADDRESS 0x0084 W
MPM_INT_CLEAR_1 RESET_VALUE 0x00000000
        INT_CLEAR_1 BIT[31:0]

MPM_INT_CLEAR_2 ADDRESS 0x0088 W
MPM_INT_CLEAR_2 RESET_VALUE 0x00000000
        INT_CLEAR_2 BIT[31:0]

MPM_INT_EN_1 ADDRESS 0x008C RW
MPM_INT_EN_1 RESET_VALUE 0x00000000
        INT_EN_1 BIT[31:0]

MPM_INT_EN_2 ADDRESS 0x0090 RW
MPM_INT_EN_2 RESET_VALUE 0x00000000
        INT_EN_2 BIT[31:0]

MPM_INT_POLARITY_1 ADDRESS 0x0094 RW
MPM_INT_POLARITY_1 RESET_VALUE 0xFFFFFFFF
        INT_POLARITY_1 BIT[31:0]

MPM_INT_POLARITY_2 ADDRESS 0x0098 RW
MPM_INT_POLARITY_2 RESET_VALUE 0xFFFFFFFF
        INT_POLARITY_2 BIT[31:0]

MPM_DETECT_CTL_1 ADDRESS 0x009C RW
MPM_DETECT_CTL_1 RESET_VALUE 0x00000000
        DETECT_CTL_1 BIT[31:0]

MPM_DETECT_CTL_2 ADDRESS 0x00A0 RW
MPM_DETECT_CTL_2 RESET_VALUE 0x00000000
        DETECT_CTL_2 BIT[31:0]

MPM_DETECT_CTL_3 ADDRESS 0x00A4 RW
MPM_DETECT_CTL_3 RESET_VALUE 0x00000000
        DETECT_CTL_3 BIT[31:0]

MPM_DETECT_CTL_4 ADDRESS 0x00A8 RW
MPM_DETECT_CTL_4 RESET_VALUE 0x00000000
        DETECT_CTL_4 BIT[31:0]

MPM_INT_STATUS_1 ADDRESS 0x00AC R
MPM_INT_STATUS_1 RESET_VALUE 0xXXXXXXXX
        INT_STATUS_1 BIT[31:0]

MPM_INT_STATUS_2 ADDRESS 0x00B0 R
MPM_INT_STATUS_2 RESET_VALUE 0xXXXXXXXX
        INT_STATUS_2 BIT[31:0]

MPM_INT_WKUP_CLK_SEL_1 ADDRESS 0x00B4 RW
MPM_INT_WKUP_CLK_SEL_1 RESET_VALUE 0x00000000
        MPM_INT_WKUP_CLK_SEL_1 BIT[31:0]

MPM_INT_WKUP_CLK_SEL_2 ADDRESS 0x00B8 RW
MPM_INT_WKUP_CLK_SEL_2 RESET_VALUE 0x00000000
        MPM_INT_WKUP_CLK_SEL_2 BIT[31:0]

MPM_DEBUG_BUS_EN ADDRESS 0x00BC RW
MPM_DEBUG_BUS_EN RESET_VALUE 0x00000000
        QTMR_TEST_BUS_EN BIT[4]
        TEST_BUS_S_EN BIT[3]
        TEST_BUS_M_EN BIT[2]
        DEBUG_EN_1 BIT[1]
        DEBUG_EN BIT[0]

MPM_PEN_DEBOUNCE_CTL ADDRESS 0x00C0 RW
MPM_PEN_DEBOUNCE_CTL RESET_VALUE 0x00000000
        ENABLE BIT[3]
        TIME BIT[2:0]

MPM_WARM_BOOT_CFG ADDRESS 0x00C4 RW
MPM_WARM_BOOT_CFG RESET_VALUE 0x00000000
        ENABLE_EBI2 BIT[1]
        ENABLE_EBI1 BIT[0]

MPM_REGn_FILE(n):(0)-(8) ARRAY 0x000000C8+0x4*n
MPM_REG0_FILE ADDRESS 0x00C8 RW
MPM_REG0_FILE RESET_VALUE 0x00000000
        DATA BIT[31:0]

MPM_CNTR_CLK_CONTROL ADDRESS 0x00EC RW
MPM_CNTR_CLK_CONTROL RESET_VALUE 0x00000000
        CLK_STATUS BIT[2]
        SW_OVERWRITE_SWITCH BIT[1]
        SW_CLK_SWITCH BIT[0]

MPM_CNTR_FRAC ADDRESS 0x00F0 RW
MPM_CNTR_FRAC RESET_VALUE 0x00000000
        LOAD_VAL BIT[15:0]

MPM_CNTR_INCR_DATA ADDRESS 0x00F4 RW
MPM_CNTR_INCR_DATA RESET_VALUE 0x024A0000
        MULT BIT[31:0]

MPM_HW_ID ADDRESS 0x00F8 R
MPM_HW_ID RESET_VALUE 0x20000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

g_ctrl_cntr MODULE OFFSET=MPM2_MPM+0x00001000 MAX=MPM2_MPM+0x00001FFF APRE=MPM2_ SPRE=MPM2_ FPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MPM2_MPM.G_CTRL_CNTR
MPM_CONTROL_CNTCR ADDRESS 0x0000 RW
MPM_CONTROL_CNTCR RESET_VALUE 0x00000000
        FCREQ BIT[8]
        HDBG BIT[1]
        EN BIT[0]

MPM_CONTROL_CNTSR ADDRESS 0x0004 R
MPM_CONTROL_CNTSR RESET_VALUE 0x00000000
        FCACK BIT[8]
        HDBG BIT[1]

MPM_CONTROL_CNTCV_LO ADDRESS 0x0008 RW
MPM_CONTROL_CNTCV_LO RESET_VALUE 0x00000000
        LOAD_VAL BIT[31:0]

MPM_CONTROL_CNTCV_HI ADDRESS 0x000C RW
MPM_CONTROL_CNTCV_HI RESET_VALUE 0x00000000
        LOAD_VAL BIT[23:0]

MPM_CONTROL_CNTFID0 ADDRESS 0x0020 RW
MPM_CONTROL_CNTFID0 RESET_VALUE 0x0124F800
        FREQ BIT[31:0]

MPM_CONTROL_ID ADDRESS 0x0FD0 R
MPM_CONTROL_ID RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

g_rd_cntr MODULE OFFSET=MPM2_MPM+0x00002000 MAX=MPM2_MPM+0x00002FFF APRE=MPM2_ SPRE=MPM2_ FPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MPM2_MPM.G_RD_CNTR
MPM_READ_CNTCV_LO ADDRESS 0x0000 R
MPM_READ_CNTCV_LO RESET_VALUE 0x00000000
        VALUE BIT[31:0]

MPM_READ_CNTCV_HI ADDRESS 0x0004 R
MPM_READ_CNTCV_HI RESET_VALUE 0x00000000
        VALUE BIT[23:0]

MPM_READ_ID ADDRESS 0x0FD0 R
MPM_READ_ID RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

slp_cntr MODULE OFFSET=MPM2_MPM+0x00003000 MAX=MPM2_MPM+0x00003FFF APRE=MPM2_ SPRE=MPM2_ FPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MPM2_MPM.SLP_CNTR
MPM_SLEEP_TIMETICK_COUNT_VAL ADDRESS 0x0000 R
MPM_SLEEP_TIMETICK_COUNT_VAL RESET_VALUE 0x00000000
        DATA BIT[31:0]

qtimr_ac MODULE OFFSET=MPM2_MPM+0x00004000 MAX=MPM2_MPM+0x00004FFF APRE=MPM2_ SPRE=MPM2_ FPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MPM2_MPM.QTIMR_AC
QTMR_AC_CNTFRQ ADDRESS 0x0000 RW
QTMR_AC_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_AC_CNTSR ADDRESS 0x0004 RW
QTMR_AC_CNTSR RESET_VALUE 0x00000000
        NSN BIT[0]
                SECURE_ONLY VALUE 0x0
                SECURE_OR_NONSECURE VALUE 0x1

QTMR_AC_CNTTID ADDRESS 0x0008 R
QTMR_AC_CNTTID RESET_VALUE 0x00000000
        F7_CFG BIT[31:28]
        F6_CFG BIT[27:24]
        F5_CFG BIT[23:20]
        F4_CFG BIT[19:16]
        F3_CFG BIT[15:12]
        F2_CFG BIT[11:8]
        F1_CFG BIT[7:4]
        F0_CFG BIT[3:0]
                FI VALUE 0x0
                FVI VALUE 0x1
                FPLO VALUE 0x2
                RSVD VALUE 0x3

QTMR_AC_CNTACR_n(n):(0)-(0) ARRAY 0x00000040+0x4*n
QTMR_AC_CNTACR_0 ADDRESS 0x0040 RW
QTMR_AC_CNTACR_0 RESET_VALUE 0x00000000
        RWPT BIT[5]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RWVT BIT[4]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RVOFF BIT[3]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RFRQ BIT[2]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RPVCT BIT[1]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RPCT BIT[0]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1

QTMR_AC_CNTVOFF_LO_n(n):(0)-(0) ARRAY 0x00000080+0x8*n
QTMR_AC_CNTVOFF_LO_0 ADDRESS 0x0080 RW
QTMR_AC_CNTVOFF_LO_0 RESET_VALUE 0x00000000
        CNTVOFF_LO BIT[31:0]

QTMR_AC_CNTVOFF_HI_n(n):(0)-(0) ARRAY 0x00000084+0x8*n
QTMR_AC_CNTVOFF_HI_0 ADDRESS 0x0084 RW
QTMR_AC_CNTVOFF_HI_0 RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_AC_CFG ADDRESS 0x0FC0 RW
QTMR_AC_CFG RESET_VALUE 0x00000000
        TEST_BUS_EN BIT[0]

QTMR_AC_VERSION ADDRESS 0x0FD0 R
QTMR_AC_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

qtimr_v1 MODULE OFFSET=MPM2_MPM+0x00005000 MAX=MPM2_MPM+0x00005FFF APRE=MPM2_ SPRE=MPM2_ FPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MPM2_MPM.QTIMR_V1
QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

tsync MODULE OFFSET=MPM2_MPM+0x00006000 MAX=MPM2_MPM+0x00006FFF APRE=MPM2_ SPRE=MPM2_ FPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MPM2_MPM.TSYNC
MPM_TSYNC_CTL ADDRESS 0x0000 RW
MPM_TSYNC_CTL RESET_VALUE 0x00000000
        WIDTH BIT[10:2]
        IRQ BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MPM_TSYNC_CMD ADDRESS 0x0004 W
MPM_TSYNC_CMD RESET_VALUE 0x00000000
        START BIT[0]
                NO_ACTION VALUE 0x0
                ARM VALUE 0x1

MPM_TSYNC_START ADDRESS 0x0008 RW
MPM_TSYNC_START RESET_VALUE 0x00000000
        TIME BIT[26:0]

MPM_TSYNC_START_PHASE ADDRESS 0x000C RW
MPM_TSYNC_START_PHASE RESET_VALUE 0x00000000
        PHASE BIT[7:0]

MPM_TSYNC_PERIOD ADDRESS 0x0010 RW
MPM_TSYNC_PERIOD RESET_VALUE 0x00000000
        PERIOD BIT[26:0]

MPM_TSYNC_PERIOD_PHASE ADDRESS 0x0014 RW
MPM_TSYNC_PERIOD_PHASE RESET_VALUE 0x00000000
        PHASE BIT[7:0]

MPM_TSYNC_STATUS_TIME ADDRESS 0x0018 R
MPM_TSYNC_STATUS_TIME RESET_VALUE 0x00000000
        TIME BIT[26:0]

MPM_TSYNC_STATUS_PHASE ADDRESS 0x001C R
MPM_TSYNC_STATUS_PHASE RESET_VALUE 0x00000000
        PHASE BIT[7:0]

MPM_GRFC_CXO_EN ADDRESS 0x0020 RW
MPM_GRFC_CXO_EN RESET_VALUE 0x00000000
        MUX_SEL BIT[0]

apu MODULE OFFSET=MPM2_MPM+0x00007000 MAX=MPM2_MPM+0x0000777F APRE=MPM2_ SPRE=MPM2_ FPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MPM2_MPM.APU
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x0000180A
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A0A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(10,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_RGn_SCR(n):(0)-(10) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_RGn_MCR(n):(0)-(10) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

tsens MODULE OFFSET=MPM2_MPM+0x00008000 MAX=MPM2_MPM+0x00008FFF APRE=MPM2_ SPRE=MPM2_ FPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MPM2_MPM.TSENS
TSENS_CTRL ADDRESS 0x0000 RW
TSENS_CTRL RESET_VALUE 0x00000000
        TSENS_CLAMP BIT[27]
                UNCLAMPED VALUE 0x0
                CLAMPED VALUE 0x1
        TSENS_BYPASS_EN BIT[26]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        MEASURE_PERIOD BIT[25:18]
        SENSOR10_EN BIT[13]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SENSOR9_EN BIT[12]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SENSOR8_EN BIT[11]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SENSOR7_EN BIT[10]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SENSOR6_EN BIT[9]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SENSOR5_EN BIT[8]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SENSOR4_EN BIT[7]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SENSOR3_EN BIT[6]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SENSOR2_EN BIT[5]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SENSOR1_EN BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SENSOR0_EN BIT[3]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TSENS_ADC_CLK_SEL BIT[2]
                INTERNAL_OSCILLATOR VALUE 0x0
                EXTERNAL_CLOCK_SOURCE VALUE 0x1
        TSENS_SW_RST BIT[1]
                RESET_DEASSERTED VALUE 0x0
                RESET_ASSERTED VALUE 0x1
        TSENS_EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

TSENS_TEST_CTRL ADDRESS 0x0004 RW
TSENS_TEST_CTRL RESET_VALUE 0x00000000
        TSENS_TEST_SEL BIT[4:1]
                VREF_OF_SENSOR_0 VALUE 0x0
                IPTAT_OF_SENSOR_0 VALUE 0x1
                ICTAT_OF_SENSOR_0 VALUE 0x2
                ISENSE_OF_SENSOR_0 VALUE 0x3
                ISENSE_OF_SENSOR_1 VALUE 0x4
                ISENSE_OF_SENSOR_2 VALUE 0x5
                ISENSE_OF_SENSOR_3 VALUE 0x6
                ISENSE_OF_SENSOR_4 VALUE 0x7
                ISENSE_OF_SENSOR_5 VALUE 0x8
                ISENSE_OF_SENSOR_6 VALUE 0x9
                ISENSE_OF_SENSOR_7 VALUE 0xA
                ISENSE_OF_SENSOR_8 VALUE 0xB
                ISENSE_OF_SENSOR_9 VALUE 0xC
                ISENSE_OF_SENSOR_10 VALUE 0xD
                VBE_OF_SENSOR_0 VALUE 0xE
                VR_OF_SENSOR_0 VALUE 0xF
        TSENS_TEST_EN BIT[0]
                TEST_DISABLED VALUE 0x0
                TEST_ENABLED VALUE 0x1

TSENS_Sn_MIN_MAX_STATUS_CTRL(n):(0)-(10) ARRAY 0x00000008+0x4*n
TSENS_S0_MIN_MAX_STATUS_CTRL ADDRESS 0x0008 RW
TSENS_S0_MIN_MAX_STATUS_CTRL RESET_VALUE 0x003FFC00
        MAX_STATUS_MASK BIT[21]
                NORMAL_OPERATION VALUE 0x0
                MASK_OFF_MAX_STATUS VALUE 0x1
        MIN_STATUS_MASK BIT[20]
                NORMAL_OPERATION VALUE 0x0
                MASK_OFF_MIN_STATUS VALUE 0x1
        MAX_THRESHOLD BIT[19:10]
        MIN_THRESHOLD BIT[9:0]

TSENS_GLOBAL_CONFIG ADDRESS 0x0034 RW
TSENS_GLOBAL_CONFIG RESET_VALUE 0x00020013
        TSENS_REMOTE_DISABLE_PTAT_OPAMP_CHOPPING BIT[28]
        TSENS_REMOTE_VBE BIT[27]
                VBE_MISSION_HIGH VALUE 0x0
                VBE_TEST_LOW VALUE 0x1
        TSENS_REMOTE_CHOPPING_FREQ BIT[26:25]
        TSENS_REMOTE_DEM_FREQ BIT[24:23]
        TSENS_CTRL_S0_VBE_BIT0 BIT[22]
        TSENS_CTRL_UNDEFINED BIT[21:19]
        TSENS_CTRL_S0_VBE_BIT1 BIT[18]
        TSENS_CTRL_TURBO_MODE_EN BIT[17]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TSENS_CTRL_QUANTIZER_OUT_EN BIT[16]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TSENS_CTRL_CLK_DEM3_EN BIT[15]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TSENS_CTRL_CLK_DEM2_EN BIT[14]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TSENS_CTRL_CLK_DEM1_EN BIT[13]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TSENS_CTRL_DEM_SEL BIT[12:11]
        TSENS_CTRL_SENSE_MODE_PTAT BIT[10]
        TSENS_CTRL_CHOP_SEL BIT[9:8]
        TSENS_CTRL_OSC_CLK_DEBUG_EN BIT[7]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TSENS_CTRL_CTAT_CHOPPING_EN BIT[6]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TSENS_CTRL_PTAT_CHOPPING_EN BIT[5]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TSENS_CFG_OSC_FREQ BIT[4:3]
        TSENS_CFG_IIN_SLOPE BIT[2:0]

TSENS_S0_MAIN_CONFIG ADDRESS 0x0038 RW
TSENS_S0_MAIN_CONFIG RESET_VALUE 0x000001BA
        TSENS_CFG_IREF_GAIN BIT[9:7]
        TSENS_CTRL_CTAT_WEIGHT BIT[6:3]
        TSENS_CTRL_IREF_SUBTRACTION_WEIGHT BIT[2:0]

TSENS_Sn_REMOTE_CONFIG(n):(1)-(10) ARRAY 0x0000003C+0x4*n
TSENS_S1_REMOTE_CONFIG ADDRESS 0x0040 RW
TSENS_S1_REMOTE_CONFIG RESET_VALUE 0x00000DBA
        TSENS_REMOTE_ISENSE_WEIGHT BIT[12:10]
        TSENS_CFG_IREF_GAIN BIT[9:7]
        TSENS_CTRL_CTAT_WEIGHT BIT[6:3]
        TSENS_CTRL_IREF_SUBTRACTION_WEIGHT BIT[2:0]

tsens_tm MODULE OFFSET=MPM2_MPM+0x00009000 MAX=MPM2_MPM+0x00009FFF APRE=MPM2_ SPRE=MPM2_ FPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MPM2_MPM.TSENS_TM
TSENS_UPPER_LOWER_INTERRUPT_CTRL ADDRESS 0x0000 RW
TSENS_UPPER_LOWER_INTERRUPT_CTRL RESET_VALUE 0x00000000
        INTERRUPT_EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

TSENS_Sn_UPPER_LOWER_STATUS_CTRL(n):(0)-(10) ARRAY 0x00000004+0x4*n
TSENS_S0_UPPER_LOWER_STATUS_CTRL ADDRESS 0x0004 RW
TSENS_S0_UPPER_LOWER_STATUS_CTRL RESET_VALUE 0x003FFC00
        UPPER_STATUS_CLR BIT[21]
                NORMAL_OPERATION VALUE 0x0
                CLEAR_UPPER_STATUS VALUE 0x1
        LOWER_STATUS_CLR BIT[20]
                NORMAL_OPERATION VALUE 0x0
                CLEAR_LOWER_STATUS VALUE 0x1
        UPPER_THRESHOLD BIT[19:10]
        LOWER_THRESHOLD BIT[9:0]

TSENS_Sn_STATUS(n):(0)-(10) ARRAY 0x00000030+0x4*n
TSENS_S0_STATUS ADDRESS 0x0030 R
TSENS_S0_STATUS RESET_VALUE 0x00000000
        MAX_STATUS BIT[13]
                MAX_THRESHOLD_NOT_VIOLATED VALUE 0x0
                MAX_THRESHOLD_VIOLATED VALUE 0x1
        UPPER_STATUS BIT[12]
                UPPER_THRESHOLD_NOT_VIOLATED VALUE 0x0
                UPPER_THRESHOLD_VIOLATED VALUE 0x1
        LOWER_STATUS BIT[11]
                LOWER_THRESHOLD_NOT_VIOLATED VALUE 0x0
                LOWER_THRESHOLD_VIOLATED VALUE 0x1
        MIN_STATUS BIT[10]
                MIN_THRESHOLD_NOT_VIOLATED VALUE 0x0
                MIN_THRESHOLD_VIOLATED VALUE 0x1
        LAST_TEMP BIT[9:0]

TSENS_TRDY ADDRESS 0x005C R
TSENS_TRDY RESET_VALUE 0x00000006
        OSC_CLK_OFF BIT[2]
                CLK_IS_ON VALUE 0x0
                CLK_IS_OFF VALUE 0x1
        SLP_CLK_OFF BIT[1]
                CLK_IS_ON VALUE 0x0
                CLK_IS_OFF VALUE 0x1
        TRDY BIT[0]
                TEMPERATURE_MEASUREMENT_IN_PROGRESS VALUE 0x0
                TEMPERATURE_READING_IS_READY VALUE 0x1

wdog MODULE OFFSET=MPM2_MPM+0x0000A000 MAX=MPM2_MPM+0x0000A01F APRE=MPM2_ SPRE=MPM2_ FPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MPM2_MPM.WDOG
WDOG_RESET_REG ADDRESS 0x0000 W
WDOG_RESET_REG RESET_VALUE 0x00000000
        WDOG_RESET BIT[0]

WDOG_CTL_REG ADDRESS 0x0004 RW
WDOG_CTL_REG RESET_VALUE 0x00000004
        WDOG_CLK_EN BIT[31]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CHIP_AUTOPET_EN BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        HW_SLEEP_WAKEUP_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        WDOG_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

WDOG_STATUS_REG ADDRESS 0x0008 R
WDOG_STATUS_REG RESET_VALUE 0x00000000
        WDOG_CNT BIT[19:0]

WDOG_BARK_VAL_REG ADDRESS 0x000C RW
WDOG_BARK_VAL_REG RESET_VALUE 0x8007FFFF
        SYNC_STATUS BIT[31]
        WDOG_BARK_VAL BIT[19:0]

WDOG_BITE_VAL_REG ADDRESS 0x0010 RW
WDOG_BITE_VAL_REG RESET_VALUE 0x800FFFFF
        SYNC_STATUS BIT[31]
        WDOG_BITE_VAL BIT[19:0]

pshold MODULE OFFSET=MPM2_MPM+0x0000B000 MAX=MPM2_MPM+0x0000BFFF APRE=MPM2_ SPRE=MPM2_ FPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MPM2_MPM.PSHOLD
MPM_PS_HOLD ADDRESS 0x0000 RW
MPM_PS_HOLD RESET_VALUE 0x00000000
        PSHOLD BIT[0]

MPM_DDR_PHY_FREEZEIO_EBI1 ADDRESS 0x0004 RW
MPM_DDR_PHY_FREEZEIO_EBI1 RESET_VALUE 0x00000000
        DDR_PHY_FREEZEIO_EBI1 BIT[0]

MSS_TOP BASE 0x64000000 mss_topaddr 31:0

mss_apu0132_5 MODULE OFFSET=MSS_TOP+0x00000000 MAX=MSS_TOP+0x0000047F APRE=MSS_ SPRE=MSS_ FPRE=MSS_ BPRE=MSS_ ABPRE=MSS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_APU0132_5
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001404
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A0A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(4,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
        RWE BIT[31:0]

XPU_RGn_SCR(n):(0)-(4) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_RGn_MCR(n):(0)-(4) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

mss_rmb MODULE OFFSET=MSS_TOP+0x00020000 MAX=MSS_TOP+0x0002FFFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_RMB
MSS_RELAY_MSG_BUFFER_00 ADDRESS 0x0000 RW
MSS_RELAY_MSG_BUFFER_00 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_00 BIT[31:0]

MSS_RELAY_MSG_BUFFER_01 ADDRESS 0x0004 RW
MSS_RELAY_MSG_BUFFER_01 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_01 BIT[31:0]

MSS_RELAY_MSG_BUFFER_02 ADDRESS 0x0008 RW
MSS_RELAY_MSG_BUFFER_02 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_02 BIT[31:0]

MSS_RELAY_MSG_BUFFER_03 ADDRESS 0x000C RW
MSS_RELAY_MSG_BUFFER_03 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_03 BIT[31:0]

MSS_RELAY_MSG_BUFFER_04 ADDRESS 0x0010 RW
MSS_RELAY_MSG_BUFFER_04 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_04 BIT[31:0]

MSS_RELAY_MSG_BUFFER_05 ADDRESS 0x0014 RW
MSS_RELAY_MSG_BUFFER_05 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_05 BIT[31:0]

MSS_RELAY_MSG_BUFFER_06 ADDRESS 0x0018 RW
MSS_RELAY_MSG_BUFFER_06 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_06 BIT[31:0]

MSS_RELAY_MSG_BUFFER_07 ADDRESS 0x001C RW
MSS_RELAY_MSG_BUFFER_07 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_07 BIT[31:0]

MSS_RELAY_MSG_BUFFER_08 ADDRESS 0x0020 RW
MSS_RELAY_MSG_BUFFER_08 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_08 BIT[31:0]

MSS_RELAY_MSG_BUFFER_09 ADDRESS 0x0024 RW
MSS_RELAY_MSG_BUFFER_09 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_09 BIT[31:0]

MSS_RELAY_MSG_BUFFER_10 ADDRESS 0x0028 RW
MSS_RELAY_MSG_BUFFER_10 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_10 BIT[31:0]

MSS_RELAY_MSG_BUFFER_11 ADDRESS 0x002C RW
MSS_RELAY_MSG_BUFFER_11 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_11 BIT[31:0]

MSS_RELAY_MSG_BUFFER_12 ADDRESS 0x0030 RW
MSS_RELAY_MSG_BUFFER_12 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_12 BIT[31:0]

MSS_RELAY_MSG_BUFFER_13 ADDRESS 0x0034 RW
MSS_RELAY_MSG_BUFFER_13 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_13 BIT[31:0]

MSS_RELAY_MSG_BUFFER_14 ADDRESS 0x0038 RW
MSS_RELAY_MSG_BUFFER_14 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_14 BIT[31:0]

MSS_RELAY_MSG_BUFFER_15 ADDRESS 0x003C RW
MSS_RELAY_MSG_BUFFER_15 RESET_VALUE 0x00000000
        MSS_RELAY_MSG_BUFFER_15 BIT[31:0]

mss_bam_ndp_auto_scale_v2_0 MODULE OFFSET=MSS_TOP+0x00044000 MAX=MSS_TOP+0x0005CFFF APRE=MSS_ SPRE=MSS_ FPRE=MSS_ BPRE=MSS_ ABPRE=MSS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_BAM_NDP_AUTO_SCALE_V2_0
BAM_CTRL ADDRESS 0x0000 RW
BAM_CTRL RESET_VALUE 0x00020000
        BAM_MESS_ONLY_CANCEL_WB BIT[20]
        CACHE_MISS_ERR_RESP_EN BIT[19]
        LOCAL_CLK_GATING BIT[18:17]
        IBC_DISABLE BIT[16]
        BAM_CACHED_DESC_STORE BIT[15]
        BAM_DESC_CACHE_SEL BIT[14:13]
        BAM_TESTBUS_SEL BIT[11:5]
        BAM_EN_ACCUM BIT[4]
        BAM_EN BIT[1]
        BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x0040 R
BAM_TIMER RESET_VALUE 0x00000000
        TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x0044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
        TIMER_RST BIT[31]
        TIMER_RUN BIT[30]
        TIMER_MODE BIT[29]
        TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
        CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x0014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
        BAM_TIMER_IRQ BIT[4]
        BAM_EMPTY_IRQ BIT[3]
        BAM_ERROR_IRQ BIT[2]
        BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
        BAM_TIMER_CLR BIT[4]
        BAM_EMPTY_CLR BIT[3]
        BAM_ERROR_CLR BIT[2]
        BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
        BAM_TIMER_EN BIT[4]
        BAM_EMPTY_EN BIT[3]
        BAM_ERROR_EN BIT[2]
        BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
        AOS_OVERFLOW_PRVNT BIT[31]
        MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
        MULTIPLE_EVENTS_SIZE_EN BIT[29]
        BAM_ZLT_W_CD_SUPPORT BIT[28]
        BAM_CD_ENABLE BIT[27]
        BAM_AU_ACCUMED BIT[26]
        BAM_PSM_P_HD_DATA BIT[25]
        BAM_REG_P_EN BIT[24]
        BAM_WB_DSC_AVL_P_RST BIT[23]
        BAM_WB_RETR_SVPNT BIT[22]
        BAM_WB_CSW_ACK_IDL BIT[21]
        BAM_WB_BLK_CSW BIT[20]
        BAM_WB_P_RES BIT[19]
        BAM_SI_P_RES BIT[18]
        BAM_AU_P_RES BIT[17]
        BAM_PSM_P_RES BIT[16]
        BAM_PSM_CSW_REQ BIT[15]
        BAM_SB_CLK_REQ BIT[14]
        BAM_IBC_DISABLE BIT[13]
        BAM_NO_EXT_P_RST BIT[12]
        BAM_FULL_PIPE BIT[11]
        BAM_ADML_SYNC_BRIDGE BIT[3]
        BAM_PIPE_CNFG BIT[2]
        BAM_ADML_DEEP_CONS_FIFO BIT[1]
        BAM_ADML_INCR4_EN_N BIT[0]

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x0000000F
        SUP_GRP_LOCKER_RST_SUPPORT BIT[3]
        ACTIVE_PIPE_RST_SUPPORT BIT[2]
        NO_SW_OFFSET_REVERT_BACK BIT[1]
        CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

BAM_REVISION ADDRESS 0x1000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
        INACTIV_TMR_BASE BIT[31:24]
        CMD_DESC_EN BIT[23]
        DESC_CACHE_DEPTH BIT[22:21]
        NUM_INACTIV_TMRS BIT[20]
        INACTIV_TMRS_EXST BIT[19]
        HIGH_FREQUENCY_BAM BIT[18]
        BAM_HAS_NO_BYPASS BIT[17]
        SECURED BIT[16]
        USE_VMIDMT BIT[15]
        AXI_ACTIVE BIT[14]
        CE_BUFFER_SIZE BIT[13:12]
        NUM_EES BIT[11:8]
        REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070004
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x1008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
        BAM_NON_PIPE_GRP BIT[31:24]
        PERIPH_NON_PIPE_GRP BIT[23:16]
        BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
        BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
        SW_EVENTS_ZERO BIT[21]
        SW_EVENTS_SEL BIT[20:19]
        BAM_DATA_ERASE BIT[18]
        BAM_DATA_FLUSH BIT[17]
        BAM_CLK_ALWAYS_ON BIT[16]
        BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x1014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
        BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
        BAM_ERR_HVMID BIT[22:18]
        BAM_ERR_DIRECT_MODE BIT[17]
        BAM_ERR_HCID BIT[16:12]
        BAM_ERR_HPROT BIT[11:8]
        BAM_ERR_HBURST BIT[7:5]
        BAM_ERR_HSIZE BIT[4:3]
        BAM_ERR_HWRITE BIT[2]
        BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
        BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x2000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
        LOCK_EE_CTRL BIT[13]
        BAM_VMID BIT[12:8]
        BAM_RST_BLOCK BIT[7]
        BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(5) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
        BAM_P_VMID BIT[12:8]
        BAM_P_SUP_GROUP BIT[7:3]
        BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
        BAM_ENABLED BIT[31]
        P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(5) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
        P_LOCK_GROUP BIT[20:16]
        P_WRITE_NWD BIT[11]
        P_PREFETCH_LIMIT BIT[10:9]
        P_AUTO_EOB_SEL BIT[8:7]
        P_AUTO_EOB BIT[6]
        P_SYS_MODE BIT[5]
        P_SYS_STRM BIT[4]
        P_DIRECTION BIT[3]
        P_EN BIT[1]

BAM_P_RSTn(n):(0)-(5) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W
BAM_P_RST0 RESET_VALUE 0x00000000
        P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(5) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
        P_FORCE_DESC_FIFO_FULL BIT[4]
        P_PIPE_EMPTY BIT[3]
        P_LAST_DESC_ZLT BIT[2]
        P_PROD_HALTED BIT[1]
        P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(5) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
        P_HRESP_ERR_IRQ BIT[7]
        P_PIPE_RST_ERROR_IRQ BIT[6]
        P_TRNSFR_END_IRQ BIT[5]
        P_ERR_IRQ BIT[4]
        P_OUT_OF_DESC_IRQ BIT[3]
        P_WAKE_IRQ BIT[2]
        P_TIMER_IRQ BIT[1]
        P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(5) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
        P_HRESP_ERR_CLR BIT[7]
        P_PIPE_RST_ERROR_CLR BIT[6]
        P_TRNSFR_END_CLR BIT[5]
        P_ERR_CLR BIT[4]
        P_OUT_OF_DESC_CLR BIT[3]
        P_WAKE_CLR BIT[2]
        P_TIMER_CLR BIT[1]
        P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(5) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
        P_HRESP_ERR_EN BIT[7]
        P_PIPE_RST_ERROR_EN BIT[6]
        P_TRNSFR_END_EN BIT[5]
        P_ERR_EN BIT[4]
        P_OUT_OF_DESC_EN BIT[3]
        P_WAKE_EN BIT[2]
        P_TIMER_EN BIT[1]
        P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(5) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
        P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(5) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
        P_TIMER_RST BIT[31]
        P_TIMER_RUN BIT[30]
        P_TIMER_MODE BIT[29]
        P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(5) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_SB_UPDATED BIT[24]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(5) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
        BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
        BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
        BAM_P_SB_UPDATED BIT[26]
        BAM_P_NWD_TOGGLE BIT[25]
        BAM_P_NWD_TOGGLE_R BIT[24]
        BAM_P_WAIT_4_ACK BIT[23]
        BAM_P_ACK_TOGGLE BIT[22]
        BAM_P_ACK_TOGGLE_R BIT[21]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(5) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
        SW_OFST_IN_DESC BIT[31:16]
        SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(5) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
        AU_PSM_ACCUMED BIT[31:16]
        AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(5) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
        PSM_DESC_VALID BIT[31]
        PSM_DESC_IRQ BIT[30]
        PSM_DESC_IRQ_DONE BIT[29]
        PSM_GENERAL_BITS BIT[28:25]
        PSM_CONS_STATE BIT[24:22]
        PSM_PROD_SYS_STATE BIT[21:19]
        PSM_PROD_B2B_STATE BIT[18:16]
        PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(5) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(5) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
        PSM_DESC_OFST BIT[31:16]
        PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(5) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
        PSM_BLOCK_BYTE_CNT BIT[31:16]
        PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(5) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
        P_BYTES_CONSUMED BIT[31:16]
        P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(5) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(5) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
        P_DATA_FIFO_SIZE BIT[31:16]
        P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(5) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(5) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
        P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(5) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(5) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
        WB_ACCUMULATED BIT[31:16]
        DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(5) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
        RETR_DESC_OFST BIT[31:16]
        RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(5) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
        SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(5) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(5) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(5) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(5) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(5) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(5) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(5) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(5) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[3:0]

mss_qdsp6ss_pub MODULE OFFSET=MSS_TOP+0x00080000 MAX=MSS_TOP+0x0008403F APRE=MSS_ SPRE=MSS_ FPRE=MSS_ BPRE=MSS_ ABPRE=MSS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_QDSP6SS_PUB
QDSP6SS_VERSION ADDRESS 0x0000 R
QDSP6SS_VERSION RESET_VALUE 0x10080000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

QDSP6SS_CONFIG_ID ADDRESS 0x0004 R
QDSP6SS_CONFIG_ID RESET_VALUE 0x00000000
        NUM_L2VIC_SRC BIT[31:20]
        ECS_PRESENT BIT[16]
        PMIC_IF_PRESENT BIT[15]
        CORE_ON_VSSCCX BIT[14]
        CORE_ON_VDDCX BIT[13]
        APU_PRESENT BIT[12]
        LDO_PRESENT BIT[11]
        BHS_PRESENT BIT[10]
        PLL_VOTE BIT[9]
        PLL_PRESENT BIT[8]
        CORE_TYPE BIT[7:4]
        L2_SIZE BIT[3:0]

QDSP6SS_RST_EVB ADDRESS 0x0010 RW
QDSP6SS_RST_EVB RESET_VALUE 0x00000000
        EVB BIT[27:4]

QDSP6SS_RESET ADDRESS 0x0014 RW
QDSP6SS_RESET RESET_VALUE 0x00000007
        CORE_ARCH_ARES BIT[12]
        CORE_NONRET_ARES BIT[11]
        CORE_RET_ARES BIT[10]
        AXIM2_ARES BIT[9]
        AXIS_ARES BIT[8]
        ATBM_ARES BIT[7]
        AHBM_ARES BIT[6]
        AXIM_ARES BIT[5]
        ETM_ISDB_ARES BIT[4]
        BUS_ARES_ENA BIT[2]
        CORE_ARES BIT[1]
        STOP_CORE BIT[0]

QDSP6SS_DBG_CFG ADDRESS 0x0018 RW
QDSP6SS_DBG_CFG RESET_VALUE 0x00000001
        DBG_SW_REG BIT[31:24]
        DBG_SPARE BIT[23:16]
        CTI_TIHS_ENA BIT[1]
        DBG_ARES_ENA BIT[0]

QDSP6SS_RET_CFG ADDRESS 0x001C RW
QDSP6SS_RET_CFG RESET_VALUE 0x00000003
        ARCH_ARES_ENA BIT[1]
        RET_ARES_ENA BIT[0]

QDSP6SS_GFMUX_CTL ADDRESS 0x0020 RW
QDSP6SS_GFMUX_CTL RESET_VALUE 0x00000100
        IDLE_CORE_CLK_EN BIT[9]
        SRC_SWITCH_CLK_OVR BIT[8]
        CLK_SRC_SEL BIT[3:2]
        CLK_ENA BIT[1]
        CLK_ARES BIT[0]

QDSP6SS_GFMUX_STATUS ADDRESS 0x0024 R
QDSP6SS_GFMUX_STATUS RESET_VALUE 0x00000000
        SEL_STATUS BIT[4:1]
        SWITCH_STATUS BIT[0]

QDSP6SS_CORE_CMD_RCGR ADDRESS 0x0028 RW
QDSP6SS_CORE_CMD_RCGR RESET_VALUE 0x00000000
        ROOT_OFF BIT[31]
        DIRTY_CFG_RCGR BIT[4]
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QDSP6SS_CORE_CFG_RCGR ADDRESS 0x002C RW
QDSP6SS_CORE_CFG_RCGR RESET_VALUE 0x00000000
        SRC_SEL BIT[10:8]
                SRC0 VALUE 0x0
                SRC1 VALUE 0x1
                SRC2 VALUE 0x2
                SRC3 VALUE 0x3
                SRC4 VALUE 0x4
                SRC5 VALUE 0x5
                SRC6 VALUE 0x6
                SRC7 VALUE 0x7
        SRC_DIV BIT[4:0]
                BYPASS VALUE 0x00
                DIV1 VALUE 0x01
                DIV1_5 VALUE 0x02
                DIV2 VALUE 0x03
                DIV2_5 VALUE 0x04
                DIV3 VALUE 0x05
                DIV3_5 VALUE 0x06
                DIV4 VALUE 0x07
                DIV4_5 VALUE 0x08
                DIV5 VALUE 0x09
                DIV5_5 VALUE 0x0A
                DIV6 VALUE 0x0B
                DIV6_5 VALUE 0x0C
                DIV7 VALUE 0x0D
                DIV7_5 VALUE 0x0E
                DIV8 VALUE 0x0F
                DIV8_5 VALUE 0x10
                DIV9 VALUE 0x11
                DIV9_5 VALUE 0x12
                DIV10 VALUE 0x13
                DIV10_5 VALUE 0x14
                DIV11 VALUE 0x15
                DIV11_5 VALUE 0x16
                DIV12 VALUE 0x17
                DIV12_5 VALUE 0x18
                DIV13 VALUE 0x19
                DIV13_5 VALUE 0x1A
                DIV14 VALUE 0x1B
                DIV14_5 VALUE 0x1C
                DIV15 VALUE 0x1D
                DIV15_5 VALUE 0x1E
                DIV16 VALUE 0x1F

QDSP6SS_PWR_CTL ADDRESS 0x0030 RW
QDSP6SS_PWR_CTL RESET_VALUE 0x00700000
        LDO_BG_PU BIT[27]
        LDO_PWR_UP BIT[26]
        LDO_BYP BIT[25]
        BHS_ON BIT[24]
        CLAMP_QMC_MEM BIT[22]
        CLAMP_WL BIT[21]
        CLAMP_IO BIT[20]
        SLP_RET_N BIT[19]
        ARR_STBY_N BIT[18]

QDSP6SS_CGC_OVERRIDE ADDRESS 0x0034 RW
QDSP6SS_CGC_OVERRIDE RESET_VALUE 0x00001408
        CP_CLK_EN BIT[15]
        AXIM2_CLK_EN BIT[14]
        AXIS_CLK_EN BIT[13]
        AXIM_CLK_EN BIT[12]
        AHBM_CLK_EN BIT[11]
        AHBS_CLK_EN BIT[10]
        PRIV_AHBS_CLK_EN BIT[9:8]
        TCXO_CLK_EN BIT[7]
        L2VIC_AHBS_CLK_EN BIT[6:5]
        TEST_AHBS_CLK_EN BIT[4]
        PUB_AHBS_CLK_EN BIT[3]
        CORE_BUS_EN BIT[2]
        CORE_RCLK_EN BIT[1]
        CORE_CLK_EN BIT[0]

QDSP6SS_XO_CBCR ADDRESS 0x0038 RW
QDSP6SS_XO_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

QDSP6SS_SLEEP_CBCR ADDRESS 0x003C RW
QDSP6SS_SLEEP_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

QDSP6SS_NMI ADDRESS 0x0040 W
QDSP6SS_NMI RESET_VALUE 0x0000000X
        CLEAR_STATUS BIT[1]
        SET_NMI BIT[0]

QDSP6SS_NMI_STATUS ADDRESS 0x0044 R
QDSP6SS_NMI_STATUS RESET_VALUE 0x00000000
        WDOG_TRIG BIT[1]
        PUBCSR_TRIG BIT[0]

QDSP6SS_CLOCK_SPDM_MON ADDRESS 0x0048 RW
QDSP6SS_CLOCK_SPDM_MON RESET_VALUE 0x00000000
        Q6_MON_CLKEN BIT[0]

QDSP6SS_STATERET_CTL ADDRESS 0x004C RW
QDSP6SS_STATERET_CTL RESET_VALUE 0x00000000
        WAKEUP_IN BIT[3]
        WAKE_IRQ BIT[2]
        RESTORE BIT[1]
        SAVE BIT[0]

QDSP6SS_BHS_CTL ADDRESS 0x0074 RW
QDSP6SS_BHS_CTL RESET_VALUE 0x0000000F
        DRIVE_SEL BIT[3:0]

QDSP6SS_BHS_STATUS ADDRESS 0x0078 R
QDSP6SS_BHS_STATUS RESET_VALUE 0x00000000
        BHS_EN_REST_ACK BIT[0]

QDSP6SS_QMC_SVS_CTL ADDRESS 0x007C RW
QDSP6SS_QMC_SVS_CTL RESET_VALUE 0x00000000
        QMC_MEM_SVS_SEL BIT[1]
        QMC_MEM_SVS BIT[0]

QDSP6SS_SPM_SW_TRIG ADDRESS 0x0080 W
QDSP6SS_SPM_SW_TRIG RESET_VALUE 0x00000000
        CMD BIT[1:0]

QDSP6SS_SPM_TRIG_STATUS ADDRESS 0x0084 R
QDSP6SS_SPM_TRIG_STATUS RESET_VALUE 0x00000000
        BUSY BIT[1:0]

QDSP6SS_INTF_HALTREQ ADDRESS 0x0088 RW
QDSP6SS_INTF_HALTREQ RESET_VALUE 0x00000000
        AXIM2 BIT[2]
        AXIM BIT[1]
        ALL BIT[0]

QDSP6SS_INTF_HALTACK ADDRESS 0x008C R
QDSP6SS_INTF_HALTACK RESET_VALUE 0x00000000
        AXIM2 BIT[2]
        AXIM BIT[1]
        ALL BIT[0]

QDSP6SS_INTFCLAMP_SET ADDRESS 0x0090 W
QDSP6SS_INTFCLAMP_SET RESET_VALUE 0x00000000
        AXIM2_CLAMP_E BIT[3]
        AXIM2_CLAMP_L BIT[2]
        AXIM_CLAMP_E BIT[1]
        AXIM_CLAMP_L BIT[0]

QDSP6SS_INTFCLAMP_CLEAR ADDRESS 0x0094 W
QDSP6SS_INTFCLAMP_CLEAR RESET_VALUE 0x00000000
        AXIM2_CLAMP_E BIT[3]
        AXIM2_CLAMP_L BIT[2]
        AXIM_CLAMP_E BIT[1]
        AXIM_CLAMP_L BIT[0]

QDSP6SS_INTFCLAMP_STATUS ADDRESS 0x0098 R
QDSP6SS_INTFCLAMP_STATUS RESET_VALUE 0x00000000
        AXIM2_CLAMP_E BIT[3]
        AXIM2_CLAMP_L BIT[2]
        AXIM_CLAMP_E BIT[1]
        AXIM_CLAMP_L BIT[0]

QDSP6SS_INTF_FIFO_RESET ADDRESS 0x00A0 RW
QDSP6SS_INTF_FIFO_RESET RESET_VALUE 0x00000000
        AXIM2 BIT[1]
        AXIM BIT[0]

QDSP6SS_MEM_PWR_CTL ADDRESS 0x00B0 RW
QDSP6SS_MEM_PWR_CTL RESET_VALUE 0x00000000
        JU_SLP_NRET_N BIT[19:18]
        ETB_SLP_NRET_N BIT[17]
        L1IU_SLP_NRET_N BIT[16:15]
        L1DU_SLP_NRET_N BIT[14:13]
        L2PLRU_SLP_NRET_N BIT[12]
        L2TAG_SLP_NRET_N BIT[11:8]
        L2DATA_SLP_NRET_N BIT[7:0]

QDSP6SS_L1S_PWR_CTL ADDRESS 0x00B4 RW
QDSP6SS_L1S_PWR_CTL RESET_VALUE 0x00000000
        SLP_NRET_N BIT[7:0]

QDSP6SS_L1S2_PWR_CTL ADDRESS 0x00B8 RW
QDSP6SS_L1S2_PWR_CTL RESET_VALUE 0x00000000
        SLP_NRET_N BIT[7:0]

QDSP6SS_CP_PWR_CTL ADDRESS 0x00C0 RW
QDSP6SS_CP_PWR_CTL RESET_VALUE 0x00000001
        BHS_ON BIT[1]
        CLAMP_IO BIT[0]

QDSP6SS_CP_PWR_STATUS ADDRESS 0x00C4 R
QDSP6SS_CP_PWR_STATUS RESET_VALUE 0x00000000
        CP_ENR_ACK BIT[1]
        CP_ENF_ACK BIT[0]

QDSP6SS_CP_RESET ADDRESS 0x00C8 RW
QDSP6SS_CP_RESET RESET_VALUE 0x00000001
        CP_ARES BIT[0]

QDSP6SS_CP_CLK_CTL ADDRESS 0x00CC RW
QDSP6SS_CP_CLK_CTL RESET_VALUE 0x00000000
        CP_CLK_ENA BIT[0]

QDSP6SS_CP2_PWR_CTL ADDRESS 0x00D0 RW
QDSP6SS_CP2_PWR_CTL RESET_VALUE 0x00000001
        BHS_ON BIT[1]
        CLAMP_IO BIT[0]

QDSP6SS_CP2_PWR_STATUS ADDRESS 0x00D4 R
QDSP6SS_CP2_PWR_STATUS RESET_VALUE 0x00000000
        CP_ENR_ACK BIT[1]
        CP_ENF_ACK BIT[0]

QDSP6SS_CP2_RESET ADDRESS 0x00D8 RW
QDSP6SS_CP2_RESET RESET_VALUE 0x00000001
        CP_ARES BIT[0]

QDSP6SS_CP2_CLK_CTL ADDRESS 0x00DC RW
QDSP6SS_CP2_CLK_CTL RESET_VALUE 0x00000000
        CP_CLK_ENA BIT[0]

QDSP6SS_STRAP_TCM ADDRESS 0x0100 RW
QDSP6SS_STRAP_TCM RESET_VALUE 0x00000000
        BASE_ADDR BIT[31:18]

QDSP6SS_STRAP_AHBUPPER ADDRESS 0x0104 RW
QDSP6SS_STRAP_AHBUPPER RESET_VALUE 0x00000000
        UPPER_ADDR BIT[31:14]

QDSP6SS_STRAP_AHBLOWER ADDRESS 0x0108 RW
QDSP6SS_STRAP_AHBLOWER RESET_VALUE 0x00000000
        LOWER_ADDR BIT[31:14]

QDSP6SS_STRAP_ACC ADDRESS 0x0110 RW
QDSP6SS_STRAP_ACC RESET_VALUE 0x00000000
        DATA BIT[31:0]

QDSP6SS_STRAP_QMC_ACC ADDRESS 0x0114 RW
QDSP6SS_STRAP_QMC_ACC RESET_VALUE 0x00000000
        STRAP_QMC_ACC_SEL BIT[31]
        STRAP_QMC_ACC BIT[7:0]

QDSP6SS_DCC_CTRL ADDRESS 0x0118 RW
QDSP6SS_DCC_CTRL RESET_VALUE 0x00000000
        CTRL BIT[31:0]

QDSP6SS_STRAP_AXIM2UPPER ADDRESS 0x011C RW
QDSP6SS_STRAP_AXIM2UPPER RESET_VALUE 0x00000000
        UPPER_ADDR BIT[31:14]

QDSP6SS_STRAP_AXIM2LOWER ADDRESS 0x0120 RW
QDSP6SS_STRAP_AXIM2LOWER RESET_VALUE 0x00000000
        LOWER_ADDR BIT[31:14]

QDSP6SS_PLL_MODE ADDRESS 0x0200 RW
QDSP6SS_PLL_MODE RESET_VALUE 0x00000000
        PLL_LOCK_DET BIT[31]
        PLL_ACTIVE_FLAG BIT[30]
        PLL_ACK_LATCH BIT[29]
        RESERVE_BITS28_24 BIT[28:24]
        PLL_HW_UPDATE_LOGIC_BYPASS BIT[23]
        PLL_UPDATE BIT[22]
        PLL_VOTE_FSM_RESET BIT[21]
        PLL_VOTE_FSM_ENA BIT[20]
        PLL_BIAS_COUNT BIT[19:14]
        PLL_LOCK_COUNT BIT[13:8]
        RESERVE_BITS7_4 BIT[7:4]
        PLL_PLLTEST BIT[3]
        PLL_RESET_N BIT[2]
        PLL_BYPASSNL BIT[1]
        PLL_OUTCTRL BIT[0]

QDSP6SS_PLL_L_VAL ADDRESS 0x0204 RW
QDSP6SS_PLL_L_VAL RESET_VALUE 0x00000000
        PLL_L BIT[15:0]

QDSP6SS_PLL_ALPHA_VAL ADDRESS 0x0208 RW
QDSP6SS_PLL_ALPHA_VAL RESET_VALUE 0x00000000
        PLL_ALPHA_31_0 BIT[31:0]

QDSP6SS_PLL_ALPHA_VAL_U ADDRESS 0x020C RW
QDSP6SS_PLL_ALPHA_VAL_U RESET_VALUE 0x00000000
        PLL_ALPHA_39_32 BIT[7:0]

QDSP6SS_PLL_USER_CTL ADDRESS 0x0210 RW
QDSP6SS_PLL_USER_CTL RESET_VALUE 0x00000001
        RESERVE_BITS31_28 BIT[31:28]
        SSC_MODE_CONTROL BIT[27]
        RESERVE_BITS26_25 BIT[26:25]
        ALPHA_EN BIT[24]
        RESERVE_BITS23_22 BIT[23:22]
        VCO_SEL BIT[21:20]
        RESERVE_BITS19_15 BIT[19:15]
        PRE_DIV_RATIO BIT[14:12]
        POST_DIV_RATIO BIT[11:8]
        OUTPUT_INV BIT[7]
        RESERVE_BITS6_5 BIT[6:5]
        PLLOUT_LV_TEST BIT[4]
        PLLOUT_LV_EARLY BIT[3]
        PLLOUT_LV_AUX2 BIT[2]
        PLLOUT_LV_AUX BIT[1]
        PLLOUT_LV_MAIN BIT[0]

QDSP6SS_PLL_USER_CTL_U ADDRESS 0x0214 RW
QDSP6SS_PLL_USER_CTL_U RESET_VALUE 0x00000004
        CALIBRATION_L BIT[31:16]
        RESERVE_BITS15_12 BIT[15:12]
        LATCH_INTERFACE_BYPASS BIT[11]
        STATUS_REGISTER BIT[10:8]
        DSM BIT[7]
        WRITE_STATE BIT[6]
        TARGET_CTL BIT[5:3]
        LOCK_DET BIT[2]
        FREEZE_PLL BIT[1]
        TOGGLE_DET BIT[0]

QDSP6SS_PLL_CONFIG_CTL ADDRESS 0x0218 RW
QDSP6SS_PLL_CONFIG_CTL RESET_VALUE 0x4001055B
        SINGLE_DMET_MODE_ENABLE BIT[31]
        DMET_WINDOW_ENABLE BIT[30]
        TOGGLE_DET_SAMPLE_INTER BIT[29:26]
        TOGGLE_DET_THRESHOLD BIT[25:23]
        TOGGLE_DET_SAMPLE BIT[22:20]
        LOCK_DET_THRESHOLD BIT[19:12]
        LOCK_DET_SAMPLE_SIZE BIT[11:8]
        GLITCH_THRESHOLD BIT[7:6]
        REF_CYCLE BIT[5:4]
        KFN BIT[3:0]

QDSP6SS_PLL_TEST_CTL ADDRESS 0x021C RW
QDSP6SS_PLL_TEST_CTL RESET_VALUE 0x00000000
        BIAS_GEN_TRIM BIT[31:29]
        DCO BIT[28]
        PROCESS_CALB BIT[27:26]
        OVERRIDE_PROCESS_CALB BIT[25]
        FINE_FCW BIT[24:21]
        OVERRIDE_FINE_FCW BIT[20]
        COARSE_FCW BIT[19:13]
        OVERRIDE_COARSE BIT[12]
        DISABLE_LFSR BIT[11]
        DTEST_SEL BIT[10:8]
        DTEST_EN BIT[7]
        BYP_TESTAMP BIT[6]
        ATEST1_SEL BIT[5:4]
        ATEST0_SEL BIT[3:2]
        ATEST1_EN BIT[1]
        ATEST0_EN BIT[0]

QDSP6SS_PLL_TEST_CTL_U ADDRESS 0x0220 RW
QDSP6SS_PLL_TEST_CTL_U RESET_VALUE 0x00000000
        RESERVE_BITS31_14 BIT[31:14]
        OVERRIDE_FINE_FCW_MSB BIT[13]
        DTEST_MODE_SEL BIT[12:11]
        NMO_OSC_SEL BIT[10:9]
        NMO_EN BIT[8]
        NOISE_MAG BIT[7:5]
        NOISE_GEN BIT[4]
        OSC_BIAS_GND BIT[3]
        PLL_TEST_OUT_SEL BIT[2:1]
        CAL_CODE_UPDATE BIT[0]

QDSP6SS_PLL_STATUS ADDRESS 0x0224 R
QDSP6SS_PLL_STATUS RESET_VALUE 0x00000000
        STATUS_31_0 BIT[31:0]

QDSP6SS_PLL_FREQ_CTL ADDRESS 0x0228 RW
QDSP6SS_PLL_FREQ_CTL RESET_VALUE 0x00000000
        FREQUENCY_CTL_WORD BIT[31:0]

QDSP6SS_PLL_RCG_UPDATE_CFG ADDRESS 0x0240 RW
QDSP6SS_PLL_RCG_UPDATE_CFG RESET_VALUE 0x00000000
        RCG2PLL_UPD_EN BIT[1]
        PLL2RCG_UPD_EN BIT[0]

QDSP6SS_PLL_RCG_UPDATE_DLYCTL ADDRESS 0x0244 RW
QDSP6SS_PLL_RCG_UPDATE_DLYCTL RESET_VALUE 0x0000000F
        MATCH_VALUE BIT[4:0]

QDSP6SS_PLL_RCG_UPDATE_CMD ADDRESS 0x0248 W
QDSP6SS_PLL_RCG_UPDATE_CMD RESET_VALUE 0x00000000
        CMD BIT[0]

QDSP6SS_PLL_RCG_UPDATE_STATUS ADDRESS 0x023C R
QDSP6SS_PLL_RCG_UPDATE_STATUS RESET_VALUE 0x00000000
        RCG2PLL_UPD_STATUS BIT[1]
        PLL2RCG_UPD_STATUS BIT[0]

QDSP6SS_EXT_WAKEUP ADDRESS 0x1000 W
QDSP6SS_EXT_WAKEUP RESET_VALUE 0x00000000
        CMD BIT[0]

QDSP6SS_EXT_PD ADDRESS 0x1004 W
QDSP6SS_EXT_PD RESET_VALUE 0x00000000
        CMD BIT[0]

QDSP6SS_TEST_BUS_CTL ADDRESS 0x2000 RW
QDSP6SS_TEST_BUS_CTL RESET_VALUE 0x00000000
        SPARE_CFG BIT[31:24]
        TESTBUS_EN BIT[17]
        Q6_SEL BIT[16]
        SEL BIT[15:0]

QDSP6SS_TEST_BUS_VALUE ADDRESS 0x2004 R
QDSP6SS_TEST_BUS_VALUE RESET_VALUE 0x00000000
        VALUE BIT[31:0]

QDSP6SS_TEST_BUS_WDATA ADDRESS 0x2008 RW
QDSP6SS_TEST_BUS_WDATA RESET_VALUE 0x00000000
        VALUE BIT[31:0]

QDSP6SS_PWRDBG_CTL ADDRESS 0x200C RW
QDSP6SS_PWRDBG_CTL RESET_VALUE 0x00000000
        ENA BIT[0]

QDSP6SS_TEST_CLK_CTL ADDRESS 0x2010 RW
QDSP6SS_TEST_CLK_CTL RESET_VALUE 0x00000000
        Q6_DBG_CLK_EN BIT[6]
        Q6_DBG_CLK_INV BIT[5]
        DBG_CLK_SEL BIT[4:0]

QDSP6SS_PWRDBG_STATUS ADDRESS 0x2014 R
QDSP6SS_PWRDBG_STATUS RESET_VALUE 0xXXXXXXXX
        STATUS BIT[31:0]

QDSP6SS_ZMEAS_CONFIG ADDRESS 0x2018 RW
QDSP6SS_ZMEAS_CONFIG RESET_VALUE 0x00000000
        ZMEAS_COUNT BIT[23:5]
        MUX_SEL BIT[4]
        ZMEAS_CLK_R_ENA BIT[3]
        ZMEAS_CGC_EN BIT[2]
        ZMEAS_BYPASS BIT[1]
        ZMEAS_SW_RESET BIT[0]

QDSP6SS_CORE_STATUS ADDRESS 0x2028 R
QDSP6SS_CORE_STATUS RESET_VALUE 0x00000000
        CP2_VXIDLE BIT[4]
        CP_VXIDLE BIT[3]
        CP_IDLE BIT[2]
        CORE_IN_SLEEP BIT[1]
        CORE_STATE BIT[0]

qdsp6ss_private MODULE OFFSET=MSS_TOP+0x00100000 MAX=MSS_TOP+0x0017FFFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.QDSP6SS_PRIVATE
-- LYKAN_RPM.MSS_TOP.QDSP6SS_PRIVATE.QDSP6SS_CSR

QDSP6SS_INSTANCE_ID ADDRESS 0x0000 R
QDSP6SS_INSTANCE_ID RESET_VALUE 0x0000000X
        ID BIT[2:0]

QDSP6SS_IDLT_MATCH_VAL ADDRESS 0x1000 RW
QDSP6SS_IDLT_MATCH_VAL RESET_VALUE 0x00000010
        VALUE BIT[31:0]

QDSP6SS_IDLT_COUNT_VAL ADDRESS 0x1004 RW
QDSP6SS_IDLT_COUNT_VAL RESET_VALUE 0x00000000
        VALUE BIT[31:0]

QDSP6SS_IDLT_ENABLE ADDRESS 0x1008 RW
QDSP6SS_IDLT_ENABLE RESET_VALUE 0x00000000
        EN BIT[0]

QDSP6SS_IDLT_SYNC_STATUS ADDRESS 0x100C R
QDSP6SS_IDLT_SYNC_STATUS RESET_VALUE 0x00000000
        COUNT_SYNC_STATUS BIT[2]
        MATCH_SYNC_STATUS BIT[1]

QDSP6SS_WDOG_RESET ADDRESS 0x2000 W
QDSP6SS_WDOG_RESET RESET_VALUE 0x0000000X
        WDOG_RESET BIT[0]

QDSP6SS_WDOG_CTL ADDRESS 0x2004 RW
QDSP6SS_WDOG_CTL RESET_VALUE 0x00000004
        WDOG_TO_NMI_EN BIT[2]
        UNMASKED_INT_EN BIT[1]
        ENABLE BIT[0]

QDSP6SS_WDOG_STATUS ADDRESS 0x2008 R
QDSP6SS_WDOG_STATUS RESET_VALUE 0x00000000
        RESET_SYNC_STATUS BIT[31]
        BITE_TIME_SYNC_STATUS BIT[30]
        BARK_TIME_SYNC_STATUS BIT[29]
        NMI_TIME_SYNC_STATUS BIT[28]
        TEST_LOAD_SYNC_STATUS BIT[27]
        WDOG_COUNT BIT[20:1]
        WDOG_EXPIRED_STATUS BIT[0]

QDSP6SS_WDOG_BARK_TIME ADDRESS 0x200C RW
QDSP6SS_WDOG_BARK_TIME RESET_VALUE 0x00000000
        DATA BIT[19:0]

QDSP6SS_WDOG_BITE_TIME ADDRESS 0x2010 RW
QDSP6SS_WDOG_BITE_TIME RESET_VALUE 0x00000000
        DATA BIT[19:0]

QDSP6SS_WDOG_NMI_TIME ADDRESS 0x2014 RW
QDSP6SS_WDOG_NMI_TIME RESET_VALUE 0x00000000
        DATA BIT[19:0]

QDSP6SS_WDOG_TEST_LOAD ADDRESS 0x2018 W
QDSP6SS_WDOG_TEST_LOAD RESET_VALUE 0x0000000X
        LOAD BIT[0]

QDSP6SS_WDOG_TEST ADDRESS 0x201C RW
QDSP6SS_WDOG_TEST RESET_VALUE 0x00000000
        SYNC_STATUS BIT[20]
        LOAD_VALUE BIT[19:0]

QDSP6SS_IPC ADDRESS 0x5000 W
QDSP6SS_IPC RESET_VALUE 0xXXXXXXXX
        INTR BIT[31:0]

QDSP6SS_IPC1 ADDRESS 0x5004 W
QDSP6SS_IPC1 RESET_VALUE 0xXXXXXXXX
        INTR BIT[31:0]

QDSP6SS_BLOCK_INTR ADDRESS 0x7008 RW
QDSP6SS_BLOCK_INTR RESET_VALUE 0x00000000
        CLEAR_BLOCK BIT[2]
        BLOCK_STATUS BIT[1]
        BLOCK_INTR BIT[0]

QDSP6SS_PD_HS_START ADDRESS 0x700C W
QDSP6SS_PD_HS_START RESET_VALUE 0x0000000X
        CMD BIT[0]

QDSP6SS_PD_HS_DONE ADDRESS 0x7010 R
QDSP6SS_PD_HS_DONE RESET_VALUE 0x00000000
        DONE BIT[0]

QDSP6SS_PU_HS_START ADDRESS 0x7014 W
QDSP6SS_PU_HS_START RESET_VALUE 0x0000000X
        CMD BIT[0]

QDSP6SS_SLPC_CFG ADDRESS 0x701C RW
QDSP6SS_SLPC_CFG RESET_VALUE 0x00000A80
        MEM_PU_PERI_STAGGER BIT[11]
        MEM_PD_PERI_STAGGER BIT[10]
        MEM_PU_ARRY_STAGGER BIT[9]
        MEM_PD_ARRY_STAGGER BIT[8]
        WAKEUP_IN_EN BIT[7]
        CLK_GATING_MODE BIT[5]
        PD_HS_MODE BIT[4]
        SAW_DBG BIT[3]
        PD_SRC_SEL BIT[2:1]
        EXT_WAKEUP_ENA BIT[0]

QDSP6SS_SLPC_STATUS ADDRESS 0x7020 R
QDSP6SS_SLPC_STATUS RESET_VALUE 0x00000000
        FSM_STATE BIT[1:0]

QDSP6SS_L2VIC_WAKEUP_EN ADDRESS 0x7028 RW
QDSP6SS_L2VIC_WAKEUP_EN RESET_VALUE 0x0000003C
        WAKEUP_EN BIT[5:2]

QDSP6SS_MVC_PWR_REQ ADDRESS 0x7030 RW
QDSP6SS_MVC_PWR_REQ RESET_VALUE 0x00000000
        STATUS BIT[31]
        ACK BIT[30]
        PWR_LVL BIT[1:0]

QDSP6SS_SPM_EVENT_CTL ADDRESS 0x7050 RW
QDSP6SS_SPM_EVENT_CTL RESET_VALUE 0x00000001
        SMMU_STATUS_OVRRD BIT[7]
        AXIM2_HALTACK_OVRRD BIT[6]
        AXIM_HALTACK_OVRRD BIT[5]
        ALL_HALTACK_OVRRD BIT[4]
        CORE_CLK_OFF_OVRRD BIT[3]
        BHS_ACK_OVRRD BIT[2]
        PLL_OVRRD BIT[1]
        EXT_PLL_OVRRD BIT[0]

QDSP6SS_SPM_TRIG_CFG0 ADDRESS 0x7080 RW
QDSP6SS_SPM_TRIG_CFG0 RESET_VALUE 0x00000000
        SPM_STARTADDR BIT[8:0]

QDSP6SS_SPM_TRIG_CFG1 ADDRESS 0x7084 RW
QDSP6SS_SPM_TRIG_CFG1 RESET_VALUE 0x00000000
        SPM_STARTADDR BIT[8:0]

QDSP6SS_SPMCTL_EN_ARES ADDRESS 0x7100 RW
QDSP6SS_SPMCTL_EN_ARES RESET_VALUE 0x000001FF
        ARCH BIT[8]
        RET BIT[7]
        AXIM2 BIT[6]
        AXIS BIT[5]
        ATBM BIT[4]
        AHBM BIT[3]
        AXIM BIT[2]
        ISDB_ETM BIT[1]
        CORE BIT[0]

QDSP6SS_SPMCTL_EN_CLAMP ADDRESS 0x7104 RW
QDSP6SS_SPMCTL_EN_CLAMP RESET_VALUE 0x00000001
        CLAMP_IO BIT[0]

QDSP6SS_SPMCTL_EN_CLK ADDRESS 0x7108 RW
QDSP6SS_SPMCTL_EN_CLK RESET_VALUE 0x0000007D
        AXIM2 BIT[6]
        AXIS BIT[5]
        ATBM BIT[4]
        AHBM BIT[3]
        AXIM BIT[2]
        CORE BIT[0]

QDSP6SS_SPMCTL_EN_MEM ADDRESS 0x710C RW
QDSP6SS_SPMCTL_EN_MEM RESET_VALUE 0xE0000000
        CLAMP_QMC_MEM BIT[31]
        CLAMP_WL BIT[30]
        MEM_PERIPH BIT[29]
        ARR_STBY BIT[28]
        JU BIT[19:18]
        ETB BIT[17]
        L1IU BIT[16:15]
        L1DU BIT[14:13]
        L2PLRU BIT[12]
        L2TAG BIT[11:8]
        L2DATA BIT[7:0]

QDSP6SS_SPMCTL_EN_BHS ADDRESS 0x7114 RW
QDSP6SS_SPMCTL_EN_BHS RESET_VALUE 0x00000000
        BHS BIT[0]

QDSP6SS_SPMCTL_EN_LDO ADDRESS 0x7118 RW
QDSP6SS_SPMCTL_EN_LDO RESET_VALUE 0x00000000
        VREF_SEL BIT[8]
        BG_PD BIT[7]
        FORCEOFF BIT[5]
        BG_PU BIT[4]
        FORCEON BIT[2]
        BYPASS_OPEN BIT[0]

QDSP6SS_SPMCTL_EN_EXT ADDRESS 0x711C RW
QDSP6SS_SPMCTL_EN_EXT RESET_VALUE 0x000005CF
        SMMU_PD_VOTE BIT[10]
        SPARE1 BIT[8]
        BHS BIT[7]
        XO_ENABLE BIT[6]
        PLL_VOTE BIT[3]
        PLL_OUTDIS BIT[2]
        PLL_BYPASS BIT[1]
        PLL_RESET BIT[0]

QDSP6SS_SPMCTL_EN_PLL ADDRESS 0x7120 RW
QDSP6SS_SPMCTL_EN_PLL RESET_VALUE 0x0000001F
        PLL_FREEZE BIT[4]
        PLL_VOTE BIT[3]
        PLL_OUTDIS BIT[2]
        PLL_BYPASS BIT[1]
        PLL_RESET BIT[0]

QDSP6SS_SPMCTL_EN_STATERET ADDRESS 0x7124 RW
QDSP6SS_SPMCTL_EN_STATERET RESET_VALUE 0x00000000
        WAKE_IRQ BIT[2]
        RESTORE BIT[1]
        SAVE BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CTL ADDRESS 0x7128 RW
QDSP6SS_SPMCTL_EN_ISOINTF_CTL RESET_VALUE 0x00000000
        AXIM2_FIFO_ARESET BIT[5]
        AXIM2_HALTREQ BIT[4]
        AXIM_FIFO_ARESET BIT[3]
        AXIM_HALTREQ BIT[2]
        BUSM_HALTREQ BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CLAMP ADDRESS 0x712C RW
QDSP6SS_SPMCTL_EN_ISOINTF_CLAMP RESET_VALUE 0x00000000
        AXIM2_CLAMP_E_CLEAR BIT[7]
        AXIM2_CLAMP_E_SET BIT[6]
        AXIM2_CLAMP_L_CLEAR BIT[5]
        AXIM2_CLAMP_L_SET BIT[4]
        AXIM_CLAMP_E_CLEAR BIT[3]
        AXIM_CLAMP_E_SET BIT[2]
        AXIM_CLAMP_L_CLEAR BIT[1]
        AXIM_CLAMP_L_SET BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CLK ADDRESS 0x7130 RW
QDSP6SS_SPMCTL_EN_ISOINTF_CLK RESET_VALUE 0x00000000
        AXIM2 BIT[2]
        AXIM BIT[1]
        CORE BIT[0]

QDSP6SS_SPMCTL_EN_MEM_L1S ADDRESS 0x7140 RW
QDSP6SS_SPMCTL_EN_MEM_L1S RESET_VALUE 0x00000000
        L1S2 BIT[15:8]
        L1S BIT[7:0]

QDSP6SS_SPMCTL_EN_ARES_SET ADDRESS 0x7180 W
QDSP6SS_SPMCTL_EN_ARES_SET RESET_VALUE 0x00000000
        ARCH BIT[8]
        RET BIT[7]
        AXIM2 BIT[6]
        AXIS BIT[5]
        ATBM BIT[4]
        AHBM BIT[3]
        AXIM BIT[2]
        ISDB_ETM BIT[1]
        CORE BIT[0]

QDSP6SS_SPMCTL_EN_CLAMP_SET ADDRESS 0x7184 W
QDSP6SS_SPMCTL_EN_CLAMP_SET RESET_VALUE 0x00000000
        CLAMP_IO BIT[0]

QDSP6SS_SPMCTL_EN_CLK_SET ADDRESS 0x7188 W
QDSP6SS_SPMCTL_EN_CLK_SET RESET_VALUE 0x00000000
        AXIM2 BIT[6]
        AXIS BIT[5]
        ATBM BIT[4]
        AHBM BIT[3]
        AXIM BIT[2]
        CORE BIT[0]

QDSP6SS_SPMCTL_EN_MEM_SET ADDRESS 0x718C W
QDSP6SS_SPMCTL_EN_MEM_SET RESET_VALUE 0x00000000
        CLAMP_QMC_MEM BIT[31]
        CLAMP_WL BIT[30]
        MEM_PERIPH BIT[29]
        ARR_STBY BIT[28]
        JU BIT[19:18]
        ETB BIT[17]
        L1IU BIT[16:15]
        L1DU BIT[14:13]
        L2PLRU BIT[12]
        L2TAG BIT[11:8]
        L2DATA BIT[7:0]

QDSP6SS_SPMCTL_EN_BHS_SET ADDRESS 0x7194 W
QDSP6SS_SPMCTL_EN_BHS_SET RESET_VALUE 0x00000000
        BHS BIT[0]

QDSP6SS_SPMCTL_EN_LDO_SET ADDRESS 0x7198 W
QDSP6SS_SPMCTL_EN_LDO_SET RESET_VALUE 0x00000000
        VREF_SEL BIT[8]
        BG_PD BIT[7]
        FORCEOFF BIT[5]
        BG_PU BIT[4]
        FORCEON BIT[2]
        BYPASS_OPEN BIT[0]

QDSP6SS_SPMCTL_EN_EXT_SET ADDRESS 0x719C RW
QDSP6SS_SPMCTL_EN_EXT_SET RESET_VALUE 0x00000400
        SMMU_PD_VOTE BIT[10]
        SPARE1 BIT[8]
        BHS BIT[7]
        XO_ENABLE BIT[6]
        PLL_VOTE BIT[3]
        PLL_OUTDIS BIT[2]
        PLL_BYPASS BIT[1]
        PLL_RESET BIT[0]

QDSP6SS_SPMCTL_EN_PLL_SET ADDRESS 0x71A0 W
QDSP6SS_SPMCTL_EN_PLL_SET RESET_VALUE 0x00000000
        PLL_FREEZE BIT[4]
        PLL_VOTE BIT[3]
        PLL_OUTDIS BIT[2]
        PLL_BYPASS BIT[1]
        PLL_RESET BIT[0]

QDSP6SS_SPMCTL_EN_STATERET_SET ADDRESS 0x71A4 W
QDSP6SS_SPMCTL_EN_STATERET_SET RESET_VALUE 0x00000000
        WAKE_IRQ BIT[2]
        RESTORE BIT[1]
        SAVE BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CTL_SET ADDRESS 0x71A8 W
QDSP6SS_SPMCTL_EN_ISOINTF_CTL_SET RESET_VALUE 0x00000000
        AXIM2_FIFO_ARESET BIT[5]
        AXIM2_HALTREQ BIT[4]
        AXIM_FIFO_ARESET BIT[3]
        AXIM_HALTREQ BIT[2]
        BUSM_HALTREQ BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CLAMP_SET ADDRESS 0x71AC W
QDSP6SS_SPMCTL_EN_ISOINTF_CLAMP_SET RESET_VALUE 0x00000000
        AXIM2_CLAMP_E_CLEAR BIT[7]
        AXIM2_CLAMP_E_SET BIT[6]
        AXIM2_CLAMP_L_CLEAR BIT[5]
        AXIM2_CLAMP_L_SET BIT[4]
        AXIM_CLAMP_E_CLEAR BIT[3]
        AXIM_CLAMP_E_SET BIT[2]
        AXIM_CLAMP_L_CLEAR BIT[1]
        AXIM_CLAMP_L_SET BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CLK_SET ADDRESS 0x71B0 W
QDSP6SS_SPMCTL_EN_ISOINTF_CLK_SET RESET_VALUE 0x00000000
        AXIM2 BIT[2]
        AXIM BIT[1]
        CORE BIT[0]

QDSP6SS_SPMCTL_EN_MEM_L1S_SET ADDRESS 0x71C0 W
QDSP6SS_SPMCTL_EN_MEM_L1S_SET RESET_VALUE 0x00000000
        L1S2 BIT[15:8]
        L1S BIT[7:0]

QDSP6SS_SPMCTL_EN_ARES_CLEAR ADDRESS 0x7200 W
QDSP6SS_SPMCTL_EN_ARES_CLEAR RESET_VALUE 0x00000000
        ARCH BIT[8]
        RET BIT[7]
        AXIM2 BIT[6]
        AXIS BIT[5]
        ATBM BIT[4]
        AHBM BIT[3]
        AXIM BIT[2]
        ISDB_ETM BIT[1]
        CORE BIT[0]

QDSP6SS_SPMCTL_EN_CLAMP_CLEAR ADDRESS 0x7204 W
QDSP6SS_SPMCTL_EN_CLAMP_CLEAR RESET_VALUE 0x00000000
        CLAMP_IO BIT[0]

QDSP6SS_SPMCTL_EN_CLK_CLEAR ADDRESS 0x7208 W
QDSP6SS_SPMCTL_EN_CLK_CLEAR RESET_VALUE 0x00000000
        AXIM2 BIT[6]
        AXIS BIT[5]
        ATBM BIT[4]
        AHBM BIT[3]
        AXIM BIT[2]
        CORE BIT[0]

QDSP6SS_SPMCTL_EN_MEM_CLEAR ADDRESS 0x720C W
QDSP6SS_SPMCTL_EN_MEM_CLEAR RESET_VALUE 0x00000000
        CLAMP_QMC_MEM BIT[31]
        CLAMP_WL BIT[30]
        MEM_PERIPH BIT[29]
        ARR_STBY BIT[28]
        JU BIT[19:18]
        ETB BIT[17]
        L1IU BIT[16:15]
        L1DU BIT[14:13]
        L2PLRU BIT[12]
        L2TAG BIT[11:8]
        L2DATA BIT[7:0]

QDSP6SS_SPMCTL_EN_BHS_CLEAR ADDRESS 0x7214 W
QDSP6SS_SPMCTL_EN_BHS_CLEAR RESET_VALUE 0x00000000
        BHS BIT[0]

QDSP6SS_SPMCTL_EN_LDO_CLEAR ADDRESS 0x7218 W
QDSP6SS_SPMCTL_EN_LDO_CLEAR RESET_VALUE 0x00000000
        VREF_SEL BIT[8]
        BG_PD BIT[7]
        FORCEOFF BIT[5]
        BG_PU BIT[4]
        FORCEON BIT[2]
        BYPASS_OPEN BIT[0]

QDSP6SS_SPMCTL_EN_EXT_CLEAR ADDRESS 0x721C RW
QDSP6SS_SPMCTL_EN_EXT_CLEAR RESET_VALUE 0x00000400
        SMMU_PD_VOTE BIT[10]
        SPARE1 BIT[8]
        BHS BIT[7]
        XO_ENABLE BIT[6]
        PLL_VOTE BIT[3]
        PLL_OUTDIS BIT[2]
        PLL_BYPASS BIT[1]
        PLL_RESET BIT[0]

QDSP6SS_SPMCTL_EN_PLL_CLEAR ADDRESS 0x7220 W
QDSP6SS_SPMCTL_EN_PLL_CLEAR RESET_VALUE 0x00000000
        PLL_FREEZE BIT[4]
        PLL_VOTE BIT[3]
        PLL_OUTDIS BIT[2]
        PLL_BYPASS BIT[1]
        PLL_RESET BIT[0]

QDSP6SS_SPMCTL_EN_STATERET_CLEAR ADDRESS 0x7224 W
QDSP6SS_SPMCTL_EN_STATERET_CLEAR RESET_VALUE 0x00000000
        WAKE_IRQ BIT[2]
        RESTORE BIT[1]
        SAVE BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CTL_CLEAR ADDRESS 0x7228 W
QDSP6SS_SPMCTL_EN_ISOINTF_CTL_CLEAR RESET_VALUE 0x00000000
        AXIM2_FIFO_ARESET BIT[5]
        AXIM2_HALTREQ BIT[4]
        AXIM_FIFO_ARESET BIT[3]
        AXIM_HALTREQ BIT[2]
        BUSM_HALTREQ BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CLAMP_CLEAR ADDRESS 0x722C W
QDSP6SS_SPMCTL_EN_ISOINTF_CLAMP_CLEAR RESET_VALUE 0x00000000
        AXIM2_CLAMP_E_CLEAR BIT[7]
        AXIM2_CLAMP_E_SET BIT[6]
        AXIM2_CLAMP_L_CLEAR BIT[5]
        AXIM2_CLAMP_L_SET BIT[4]
        AXIM_CLAMP_E_CLEAR BIT[3]
        AXIM_CLAMP_E_SET BIT[2]
        AXIM_CLAMP_L_CLEAR BIT[1]
        AXIM_CLAMP_L_SET BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CLK_CLEAR ADDRESS 0x7230 W
QDSP6SS_SPMCTL_EN_ISOINTF_CLK_CLEAR RESET_VALUE 0x00000000
        AXIM2 BIT[2]
        AXIM BIT[1]
        CORE BIT[0]

QDSP6SS_SPMCTL_EN_MEM_L1S_CLEAR ADDRESS 0x7240 W
QDSP6SS_SPMCTL_EN_MEM_L1S_CLEAR RESET_VALUE 0x00000000
        L1S2 BIT[15:8]
        L1S BIT[7:0]

-- LYKAN_RPM.MSS_TOP.QDSP6SS_PRIVATE.QDSP6SS_L2VIC

QDSP6SS_L2VIC_VID ADDRESS 0x10000 R
QDSP6SS_L2VIC_VID RESET_VALUE 0x00000XXX
        VID BIT[9:0]

QDSP6SS_L2VIC_INT_ENABLEn(n):(0)-(31) ARRAY 0x00010100+0x4*n
QDSP6SS_L2VIC_INT_ENABLE0 ADDRESS 0x10100 RW
QDSP6SS_L2VIC_INT_ENABLE0 RESET_VALUE 0x00000000
        ENABLE BIT[31:0]

QDSP6SS_L2VIC_INT_ENABLE_CLEARn(n):(0)-(31) ARRAY 0x00010180+0x4*n
QDSP6SS_L2VIC_INT_ENABLE_CLEAR0 ADDRESS 0x10180 C
QDSP6SS_L2VIC_INT_ENABLE_CLEAR0 RESET_VALUE 0x00000000
        CLEAR BIT[31:0]

QDSP6SS_L2VIC_INT_ENABLE_SETn(n):(0)-(31) ARRAY 0x00010200+0x4*n
QDSP6SS_L2VIC_INT_ENABLE_SET0 ADDRESS 0x10200 C
QDSP6SS_L2VIC_INT_ENABLE_SET0 RESET_VALUE 0x00000000
        SET BIT[31:0]

QDSP6SS_L2VIC_INT_TYPEn(n):(0)-(31) ARRAY 0x00010280+0x4*n
QDSP6SS_L2VIC_INT_TYPE0 ADDRESS 0x10280 RW
QDSP6SS_L2VIC_INT_TYPE0 RESET_VALUE 0x00000000
        SRC_TYPE BIT[31:0]

QDSP6SS_L2VIC_INT_STATUSn(n):(0)-(31) ARRAY 0x00010380+0x4*n
QDSP6SS_L2VIC_INT_STATUS0 ADDRESS 0x10380 R
QDSP6SS_L2VIC_INT_STATUS0 RESET_VALUE 0x00000000
        STATUS BIT[31:0]

QDSP6SS_L2VIC_INT_CLEARn(n):(0)-(31) ARRAY 0x00010400+0x4*n
QDSP6SS_L2VIC_INT_CLEAR0 ADDRESS 0x10400 C
QDSP6SS_L2VIC_INT_CLEAR0 RESET_VALUE 0x00000000
        CLEAR BIT[31:0]

QDSP6SS_L2VIC_SOFT_INTn(n):(0)-(31) ARRAY 0x00010480+0x4*n
QDSP6SS_L2VIC_SOFT_INT0 ADDRESS 0x10480 C
QDSP6SS_L2VIC_SOFT_INT0 RESET_VALUE 0x00000000
        SW_INT BIT[31:0]

QDSP6SS_L2VIC_INT_PENDINGn(n):(0)-(31) ARRAY 0x00010500+0x4*n
QDSP6SS_L2VIC_INT_PENDING0 ADDRESS 0x10500 R
QDSP6SS_L2VIC_INT_PENDING0 RESET_VALUE 0x00000000
        STATUS BIT[31:0]

-- LYKAN_RPM.MSS_TOP.QDSP6SS_PRIVATE.QDSP6SS_QTMR_AC

QDSP6SS_QTMR_AC_CNTFRQ ADDRESS 0x20000 RW
QDSP6SS_QTMR_AC_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QDSP6SS_QTMR_AC_CNTSR ADDRESS 0x20004 RW
QDSP6SS_QTMR_AC_CNTSR RESET_VALUE 0x00000000
        NSN BIT[2:0]
                SECURE_ONLY VALUE 0x0
                SECURE_OR_NONSECURE VALUE 0x1

QDSP6SS_QTMR_AC_CNTTID ADDRESS 0x20008 R
QDSP6SS_QTMR_AC_CNTTID RESET_VALUE 0x00000000
        F7_CFG BIT[31:28]
        F6_CFG BIT[27:24]
        F5_CFG BIT[23:20]
        F4_CFG BIT[19:16]
        F3_CFG BIT[15:12]
        F2_CFG BIT[11:8]
        F1_CFG BIT[7:4]
        F0_CFG BIT[3:0]
                FI VALUE 0x0
                FVI VALUE 0x1
                FPLO VALUE 0x2
                RSVD VALUE 0x3

QDSP6SS_QTMR_AC_CNTACR_n(n):(0)-(2) ARRAY 0x00020040+0x4*n
QDSP6SS_QTMR_AC_CNTACR_0 ADDRESS 0x20040 RW
QDSP6SS_QTMR_AC_CNTACR_0 RESET_VALUE 0x00000000
        RWPT BIT[5]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RWVT BIT[4]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RVOFF BIT[3]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RFRQ BIT[2]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RPVCT BIT[1]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RPCT BIT[0]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1

QDSP6SS_QTMR_AC_CNTVOFF_LO_n(n):(0)-(2) ARRAY 0x00020080+0x8*n
QDSP6SS_QTMR_AC_CNTVOFF_LO_0 ADDRESS 0x20080 RW
QDSP6SS_QTMR_AC_CNTVOFF_LO_0 RESET_VALUE 0x00000000
        CNTVOFF_LO BIT[31:0]

QDSP6SS_QTMR_AC_CNTVOFF_HI_n(n):(0)-(2) ARRAY 0x00020084+0x8*n
QDSP6SS_QTMR_AC_CNTVOFF_HI_0 ADDRESS 0x20084 RW
QDSP6SS_QTMR_AC_CNTVOFF_HI_0 RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QDSP6SS_QTMR_AC_CFG ADDRESS 0x20FC0 RW
QDSP6SS_QTMR_AC_CFG RESET_VALUE 0x00000000
        TEST_BUS_EN BIT[0]

QDSP6SS_QTMR_AC_VERSION ADDRESS 0x20FD0 R
QDSP6SS_QTMR_AC_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

-- LYKAN_RPM.MSS_TOP.QDSP6SS_PRIVATE.QTMR_F0

QDSP6SS_QTMR_V1_CNTPCT_LO_0 ADDRESS 0x21000 R
QDSP6SS_QTMR_V1_CNTPCT_LO_0 RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QDSP6SS_QTMR_V1_CNTPCT_HI_0 ADDRESS 0x21004 R
QDSP6SS_QTMR_V1_CNTPCT_HI_0 RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTVCT_LO_0 ADDRESS 0x21008 R
QDSP6SS_QTMR_V1_CNTVCT_LO_0 RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QDSP6SS_QTMR_V1_CNTVCT_HI_0 ADDRESS 0x2100C R
QDSP6SS_QTMR_V1_CNTVCT_HI_0 RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTFRQ_0 ADDRESS 0x21010 R
QDSP6SS_QTMR_V1_CNTFRQ_0 RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QDSP6SS_QTMR_V1_CNTPL0ACR_0 ADDRESS 0x21014 RW
QDSP6SS_QTMR_V1_CNTPL0ACR_0 RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QDSP6SS_QTMR_V1_CNTVOFF_LO_0 ADDRESS 0x21018 R
QDSP6SS_QTMR_V1_CNTVOFF_LO_0 RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QDSP6SS_QTMR_V1_CNTVOFF_HI_0 ADDRESS 0x2101C R
QDSP6SS_QTMR_V1_CNTVOFF_HI_0 RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0 ADDRESS 0x21020 RW
QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0 RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0 ADDRESS 0x21024 RW
QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0 RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTP_TVAL_0 ADDRESS 0x21028 RW
QDSP6SS_QTMR_V1_CNTP_TVAL_0 RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QDSP6SS_QTMR_V1_CNTP_CTL_0 ADDRESS 0x2102C RW
QDSP6SS_QTMR_V1_CNTP_CTL_0 RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0 ADDRESS 0x21030 RW
QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0 RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0 ADDRESS 0x21034 RW
QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0 RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTV_TVAL_0 ADDRESS 0x21038 RW
QDSP6SS_QTMR_V1_CNTV_TVAL_0 RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QDSP6SS_QTMR_V1_CNTV_CTL_0 ADDRESS 0x2103C RW
QDSP6SS_QTMR_V1_CNTV_CTL_0 RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QDSP6SS_QTMR_V1_VERSION_0 ADDRESS 0x21FD0 R
QDSP6SS_QTMR_V1_VERSION_0 RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

-- LYKAN_RPM.MSS_TOP.QDSP6SS_PRIVATE.QTMR_F1

QDSP6SS_QTMR_V1_CNTPCT_LO_1 ADDRESS 0x22000 R
QDSP6SS_QTMR_V1_CNTPCT_LO_1 RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QDSP6SS_QTMR_V1_CNTPCT_HI_1 ADDRESS 0x22004 R
QDSP6SS_QTMR_V1_CNTPCT_HI_1 RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTVCT_LO_1 ADDRESS 0x22008 R
QDSP6SS_QTMR_V1_CNTVCT_LO_1 RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QDSP6SS_QTMR_V1_CNTVCT_HI_1 ADDRESS 0x2200C R
QDSP6SS_QTMR_V1_CNTVCT_HI_1 RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTFRQ_1 ADDRESS 0x22010 R
QDSP6SS_QTMR_V1_CNTFRQ_1 RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QDSP6SS_QTMR_V1_CNTPL0ACR_1 ADDRESS 0x22014 RW
QDSP6SS_QTMR_V1_CNTPL0ACR_1 RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QDSP6SS_QTMR_V1_CNTVOFF_LO_1 ADDRESS 0x22018 R
QDSP6SS_QTMR_V1_CNTVOFF_LO_1 RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QDSP6SS_QTMR_V1_CNTVOFF_HI_1 ADDRESS 0x2201C R
QDSP6SS_QTMR_V1_CNTVOFF_HI_1 RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1 ADDRESS 0x22020 RW
QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1 RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1 ADDRESS 0x22024 RW
QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1 RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTP_TVAL_1 ADDRESS 0x22028 RW
QDSP6SS_QTMR_V1_CNTP_TVAL_1 RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QDSP6SS_QTMR_V1_CNTP_CTL_1 ADDRESS 0x2202C RW
QDSP6SS_QTMR_V1_CNTP_CTL_1 RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1 ADDRESS 0x22030 RW
QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1 RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1 ADDRESS 0x22034 RW
QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1 RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTV_TVAL_1 ADDRESS 0x22038 RW
QDSP6SS_QTMR_V1_CNTV_TVAL_1 RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QDSP6SS_QTMR_V1_CNTV_CTL_1 ADDRESS 0x2203C RW
QDSP6SS_QTMR_V1_CNTV_CTL_1 RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QDSP6SS_QTMR_V1_VERSION_1 ADDRESS 0x22FD0 R
QDSP6SS_QTMR_V1_VERSION_1 RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

-- LYKAN_RPM.MSS_TOP.QDSP6SS_PRIVATE.QTMR_F2

QDSP6SS_QTMR_V1_CNTPCT_LO_2 ADDRESS 0x23000 R
QDSP6SS_QTMR_V1_CNTPCT_LO_2 RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QDSP6SS_QTMR_V1_CNTPCT_HI_2 ADDRESS 0x23004 R
QDSP6SS_QTMR_V1_CNTPCT_HI_2 RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTVCT_LO_2 ADDRESS 0x23008 R
QDSP6SS_QTMR_V1_CNTVCT_LO_2 RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QDSP6SS_QTMR_V1_CNTVCT_HI_2 ADDRESS 0x2300C R
QDSP6SS_QTMR_V1_CNTVCT_HI_2 RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTFRQ_2 ADDRESS 0x23010 R
QDSP6SS_QTMR_V1_CNTFRQ_2 RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QDSP6SS_QTMR_V1_CNTPL0ACR_2 ADDRESS 0x23014 RW
QDSP6SS_QTMR_V1_CNTPL0ACR_2 RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QDSP6SS_QTMR_V1_CNTVOFF_LO_2 ADDRESS 0x23018 R
QDSP6SS_QTMR_V1_CNTVOFF_LO_2 RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QDSP6SS_QTMR_V1_CNTVOFF_HI_2 ADDRESS 0x2301C R
QDSP6SS_QTMR_V1_CNTVOFF_HI_2 RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2 ADDRESS 0x23020 RW
QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2 RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2 ADDRESS 0x23024 RW
QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2 RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTP_TVAL_2 ADDRESS 0x23028 RW
QDSP6SS_QTMR_V1_CNTP_TVAL_2 RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QDSP6SS_QTMR_V1_CNTP_CTL_2 ADDRESS 0x2302C RW
QDSP6SS_QTMR_V1_CNTP_CTL_2 RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2 ADDRESS 0x23030 RW
QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2 RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2 ADDRESS 0x23034 RW
QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2 RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QDSP6SS_QTMR_V1_CNTV_TVAL_2 ADDRESS 0x23038 RW
QDSP6SS_QTMR_V1_CNTV_TVAL_2 RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QDSP6SS_QTMR_V1_CNTV_CTL_2 ADDRESS 0x2303C RW
QDSP6SS_QTMR_V1_CNTV_CTL_2 RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QDSP6SS_QTMR_V1_VERSION_2 ADDRESS 0x23FD0 R
QDSP6SS_QTMR_V1_VERSION_2 RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

-- LYKAN_RPM.MSS_TOP.QDSP6SS_PRIVATE.QDSP6SS_SAW2

QDSP6SS_SAW2_SECURE ADDRESS 0x30000 RW
QDSP6SS_SAW2_SECURE RESET_VALUE 0x00000007
        SAW_CTL BIT[2]
                SEC VALUE 0x0
                NSEC VALUE 0x1
        PWR_CTL BIT[1]
                SEC VALUE 0x0
                NSEC VALUE 0x1
        VLT_CTL BIT[0]
                SEC VALUE 0x0
                NSEC VALUE 0x1

QDSP6SS_SAW2_ID ADDRESS 0x30004 R
QDSP6SS_SAW2_ID RESET_VALUE 0x1C20084F
        NUM_SPM_ENTRY BIT[31:24]
        NUM_PWR_CTL BIT[21:16]
        PMIC_DATA_WIDTH BIT[12:8]
        NUM_PMIC_DATA BIT[6:4]
        CFG_NS_ACCESS BIT[3]
        PMIC_ARB_INTF BIT[2]
        AVS_PRESENT BIT[1]
        SPM_PRESENT BIT[0]

QDSP6SS_SAW2_CFG ADDRESS 0x30008 RW
QDSP6SS_SAW2_CFG RESET_VALUE 0x00000000
        TEST_BUS_EN BIT[9]
        FRC_REF_CLK_ON BIT[8]
        CLK_DIV BIT[4:0]

QDSP6SS_SAW2_SPM_STS ADDRESS 0x3000C R
QDSP6SS_SAW2_SPM_STS RESET_VALUE 0x00000000
        CURR_PWR_CTL BIT[31:16]
        SHTDWN_REQ BIT[15]
        SHTDWN_ACK BIT[14]
        BRNGUP_REQ BIT[13]
        BRNGUP_ACK BIT[12]
        RPM_STATE BIT[11:10]
                RUN VALUE 0x0
                STDNACK VALUE 0x1
                BGUPACK VALUE 0x2
                WAKEUP VALUE 0x3
        SPM_CMD_ADDR BIT[8:0]

QDSP6SS_SAW2_AVS_STS ADDRESS 0x30010 R
QDSP6SS_SAW2_AVS_STS RESET_VALUE 0x00000000
        SPM_EVENT BIT[23:16]
        AVS_FSM_STATE BIT[6]
        MAX_INT BIT[5]
        MIN_INT BIT[4]
        CPU_UP BIT[3]
        CPU_DN BIT[2]
        SW_WR_PEND BIT[1]
        AVS_STATE BIT[0]
                IDLE VALUE 0x0
                REQ VALUE 0x1

QDSP6SS_SAW2_PMIC_STS ADDRESS 0x30014 R
QDSP6SS_SAW2_PMIC_STS RESET_VALUE 0x00000000
        CURR_DLY BIT[29:20]
        CURR_PMIC_SIZE BIT[18]
        PMIC_STATE BIT[17:16]
                IDLE VALUE 0x0
                DONE VALUE 0x1
                DELAY VALUE 0x2
                DONEBAR VALUE 0x3
        CURR_PMIC_DATA BIT[7:0]

QDSP6SS_SAW2_RST ADDRESS 0x30018 RW
QDSP6SS_SAW2_RST RESET_VALUE 0x00000000
        RST BIT[0]

QDSP6SS_SAW2_VCTL ADDRESS 0x3001C RW
QDSP6SS_SAW2_VCTL RESET_VALUE 0x00000000
        SIZE BIT[20]
        ADR_IDX BIT[18:16]
        PMIC_DATA BIT[7:0]

QDSP6SS_SAW2_AVS_CTL ADDRESS 0x30020 RW
QDSP6SS_SAW2_AVS_CTL RESET_VALUE 0x00000000
        VLVL_WIDTH BIT[12]
                ENUM_SIX_BITS_VLVL VALUE 0x0
                ENUM_EIGHT_BITS_VLVL VALUE 0x1
        VLVL_STEP BIT[9:8]
        SW_DONE_INT_EN BIT[3]
        MAX_INT_EN BIT[2]
        MIN_INT_EN BIT[1]
        EN BIT[0]
                DISABLE_AVS VALUE 0x0
                ENABLE_AVS VALUE 0x1

QDSP6SS_SAW2_AVS_LIMIT ADDRESS 0x30024 RW
QDSP6SS_SAW2_AVS_LIMIT RESET_VALUE 0x00000000
        MAX_VLVL BIT[23:16]
        MIN_VLVL BIT[7:0]

QDSP6SS_SAW2_AVS_DLY ADDRESS 0x30028 RW
QDSP6SS_SAW2_AVS_DLY RESET_VALUE 0x00000000
        AVS_DELAY BIT[9:0]

QDSP6SS_SAW2_AVS_HYSTERESIS ADDRESS 0x3002C RW
QDSP6SS_SAW2_AVS_HYSTERESIS RESET_VALUE 0x00000000
        DN_COUNT BIT[23:16]
        UP_COUNT BIT[7:0]

QDSP6SS_SAW2_SPM_CTL ADDRESS 0x30030 RW
QDSP6SS_SAW2_SPM_CTL RESET_VALUE 0x00000000
        EVENT_SYNC BIT[31:24]
        SLP_CMD_MODE BIT[17]
        SPM_SYS_PC_MODE BIT[16]
        SPM_START_ADR BIT[12:4]
        ISAR BIT[3]
                END_OF_PROGRAM_RESET_THE_SPM_START_ADR_TO_ZERO VALUE 0x0
                INHIBIT_END_OF_PROGRAM_TO_RESET_SPM_START_ADR VALUE 0x1
        WAKEUP_CONFIG BIT[2:1]
                SYS_SPM_WAKEUP VALUE 0x0
                SYS_SPM_WAKEUP_OR_NOT_CPU_SPM_WAIT_REQ VALUE 0x1
                SYS_SPM_WAKEUP_OR_RISING_EDGE_OF_SYS_SPM_DBG_NOPWRDWN VALUE 0x2
                SYS_SPM_WAKEUP_OR_NOT_CPU_SPM_WAIT_REQ_OR_RISING_EDGE_OF_SYS_SPM_DBG_NOPWRDWN VALUE 0x3
        SPM_EN BIT[0]

QDSP6SS_SAW2_SPM_DLY ADDRESS 0x30034 RW
QDSP6SS_SAW2_SPM_DLY RESET_VALUE 0x00000000
        DLY3 BIT[29:20]
        DLY2 BIT[19:10]
        DLY1 BIT[9:0]

QDSP6SS_SAW2_SPM_STS2 ADDRESS 0x30038 R
QDSP6SS_SAW2_SPM_STS2 RESET_VALUE 0x00000000
        CURR_PWR_CTL BIT[31:0]

QDSP6SS_SAW2_SPM_SLP_SEQ_ENTRY_n(n):(0)-(27) ARRAY 0x00030400+0x4*n
QDSP6SS_SAW2_SPM_SLP_SEQ_ENTRY_0 ADDRESS 0x30400 RW
QDSP6SS_SAW2_SPM_SLP_SEQ_ENTRY_0 RESET_VALUE 0x00000000
        CMD3 BIT[31:24]
        CMD2 BIT[23:16]
        CMD1 BIT[15:8]
        CMD0 BIT[7:0]

QDSP6SS_SAW2_SPM_PMIC_DATA_n(n):(0)-(3) ARRAY 0x00030040+0x4*n
QDSP6SS_SAW2_SPM_PMIC_DATA_0 ADDRESS 0x30040 RW
QDSP6SS_SAW2_SPM_PMIC_DATA_0 RESET_VALUE 0x00000000
        DLY BIT[26:24]
        SIZE BIT[20]
                ENUM_ONE_BYTE VALUE 0x0
                ENUM_TWO_BYTE VALUE 0x1
        ADR_IDX BIT[18:16]
        DATA BIT[7:0]

QDSP6SS_SAW2_VERSION ADDRESS 0x30FD0 R
QDSP6SS_SAW2_VERSION RESET_VALUE 0x30000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

mss_perph MODULE OFFSET=MSS_TOP+0x00180000 MAX=MSS_TOP+0x0018F01F APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_PERPH
MSS_ENABLE ADDRESS 0x0000 RW
MSS_ENABLE RESET_VALUE 0x80000000
        MODEM_ARES_IN BIT[31]
        MODEM BIT[0]
                NOT_ENABLED VALUE 0x0
                ENABLE VALUE 0x1

MSS_CLAMP_MEM ADDRESS 0x0004 RW
MSS_CLAMP_MEM RESET_VALUE 0x00000000
        SPARE BIT[2]
        UNCLAMP_ALL BIT[1]
                CLAMP_ALL VALUE 0x0
                UNCLAMP_ALL VALUE 0x1
        HM_CLAMP BIT[0]
                OFF VALUE 0x0
                ON VALUE 0x1

MSS_CLAMP_IO ADDRESS 0x0008 RW
MSS_CLAMP_IO RESET_VALUE 0x00000000
        SPARE_7 BIT[7]
        UNCLAMP_ALL BIT[6]
                CLAMP_ALL VALUE 0x0
                UNCLAMP_ALL VALUE 0x1
        SPARE_5 BIT[5]
        BBRX_ADC BIT[4]
                OFF VALUE 0x0
                ON VALUE 0x1
        SPARE_3 BIT[3]
        COM_COMP BIT[2]
                OFF VALUE 0x0
                ON VALUE 0x1
        SPARE_1 BIT[1]
        MODEM BIT[0]
                OFF VALUE 0x0
                ON VALUE 0x1

MSS_BUS_AHB2AHB_CFG ADDRESS 0x000C RW
MSS_BUS_AHB2AHB_CFG RESET_VALUE 0x00000003
        POST_EN_AHB2AHB_NAV BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        POST_EN_AHB2AHB BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

MSS_BUS_MAXI2AXI_CFG ADDRESS 0x0010 RW
MSS_BUS_MAXI2AXI_CFG RESET_VALUE 0x00000030
        I_AXI_Q6_AREQPRIORITY BIT[5:4]
        I_AXI_NAV_AREQPRIORITY BIT[3:2]
        I_AXI_CRYPTO_AREQPRIORITY BIT[1:0]

MSS_CUSTOM_MEM_ARRSTBYN ADDRESS 0x0014 RW
MSS_CUSTOM_MEM_ARRSTBYN RESET_VALUE 0x00000000
        CTL BIT[7:0]
                ENABLE_ACTIVE_STANDBY VALUE 0x00
                DISABLE_ACTIVE_STANDBY VALUE 0x01

MSS_ANALOG_IP_TEST_CTL ADDRESS 0x0018 RW
MSS_ANALOG_IP_TEST_CTL RESET_VALUE 0x00000000
        EXTERNAL_IQDATA_EN BIT[1]
        EXTERNAL_Y1Y2_EN BIT[0]

MSS_ATB_ID ADDRESS 0x001C RW
MSS_ATB_ID RESET_VALUE 0x00000000
        ATB_ID BIT[6:0]

MSS_DBG_BUS_CTL ADDRESS 0x0020 RW
MSS_DBG_BUS_CTL RESET_VALUE 0x00000000
        BRIC_AXI2AXI_NAV_SEL BIT[18:16]
        AHB2AXI_NAV_SEL BIT[15:13]
        AHB2AHB_NAV_CONFIG_SEL BIT[12:11]
        AHB2AHB_SEL BIT[10:9]
        MSS_DBG_BUS_TOP_SEL BIT[8:5]
                DEFAULT_DEBUG_BUS_TO_ALL_ZERO VALUE 0x0
                MSS_NC_HM_DEBUG_BUS_VDD_MSS VALUE 0x1
                AXI2AXI_NAV_VDD_CX VALUE 0x2
                AHB2AHB_NAV_CONFIG_VDD_CX VALUE 0x3
                Q6_DEBUG_BUS VALUE 0x4
                UIM0_DEBUG_BUS VALUE 0x5
                UIM1_DEBUG_BUS VALUE 0x6
                AHB2AHB_DEBUG_BUS VALUE 0x7
                RESERVED_8 VALUE 0x8
                UIM_CONTROLLER VALUE 0x9
                UIM2_DEBUG_BUS VALUE 0xA
                CXM_UART VALUE 0xB
        MSS_DBG_BUS_NC_SEL BIT[4:2]
                NO_DEBUG_BUS_OUTPUT_FOR_NC_HM_VDD_MSS VALUE 0x0
                NAV VALUE 0x1
                CRYPTO VALUE 0x2
                AXI2AXI_NAV_CE VALUE 0x3
                RESERVED_4 VALUE 0x4
                AHB2AXI_NAV VALUE 0x5
                SM_CBC_CLK_DEBUG VALUE 0x6
                NO_DEBUG_BUS_OUTPUT VALUE 0x7
        MSS_DBG_GPIO_ATB_SEL BIT[1:0]
                NO_DEBUG_BUS_OUTPUT VALUE 0x0
                GPIO_DEBUG_BUS_OUTPUT_SELECTION VALUE 0x1
                ATB_DEBUG_BUS_OUTPUT_SELECTION VALUE 0x2
                SAME_AS_00 VALUE 0x3

MSS_AHB_ACCESS_ERR_IRQ_EN ADDRESS 0x0024 RW
MSS_AHB_ACCESS_ERR_IRQ_EN RESET_VALUE 0x00000001
        EN BIT[0]
                DO_NOT_GENERATE_AN_INTERRUPT VALUE 0x0
                GENERATE_AN_INTERRUPT VALUE 0x1

MSS_AHB_ACCESS_ERR_IRQ_STATUS ADDRESS 0x0028 R
MSS_AHB_ACCESS_ERR_IRQ_STATUS RESET_VALUE 0x00000000
        STATUS BIT[0]

MSS_AHB_ACCESS_ERR_IRQ_CLR ADDRESS 0x002C C
MSS_AHB_ACCESS_ERR_IRQ_CLR RESET_VALUE 0x00000000
        CMD BIT[0]

MSS_BUS_CTL_CFG ADDRESS 0x0030 RW
MSS_BUS_CTL_CFG RESET_VALUE 0x00000000
        Q6_FORCE_UNBUFFERED BIT[0]

MSS_MSA ADDRESS 0x0058 RW
MSS_MSA RESET_VALUE 0x00000004
        FORCE_Q6_MSA BIT[2]
                FORCE_Q6_MSA_NO VALUE 0x0
                FORCE_Q6_MSA_YES VALUE 0x1
        MBA_OK BIT[1]
                MBA_OK_NO VALUE 0x0
                MBA_OK_YES VALUE 0x1
        CONFIG_LOCK BIT[0]
                CONFIG_NOT_LOCK VALUE 0x0
                CONFIG_LOCK VALUE 0x1

MSS_HW_VERSION ADDRESS 0x005C R
MSS_HW_VERSION RESET_VALUE 0x10030000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

MSS_MODEM_MEM_SLP_CNTL ADDRESS 0x0060 RW
MSS_MODEM_MEM_SLP_CNTL RESET_VALUE 0x00000000
        MODEM_NR_SLP_NRET_N BIT[17]
        CCS_SLP_NRET_N BIT[9]
        CCS_SLP_RET_N BIT[8]

MSS_CLOCK_SPDM_MON ADDRESS 0x0064 RW
MSS_CLOCK_SPDM_MON RESET_VALUE 0x00000000
        Q6_MON_CLKEN BIT[1]
        BUS_MON_CLKEN BIT[0]

MSS_BBRX0_MUX_SEL ADDRESS 0x0068 RW
MSS_BBRX0_MUX_SEL RESET_VALUE 0x00000000
        SECOND_MUX_SEL BIT[1]
        FIRST_MUX_SEL BIT[0]

MSS_BBRX1_MUX_SEL ADDRESS 0x006C RW
MSS_BBRX1_MUX_SEL RESET_VALUE 0x00000000
        SECOND_MUX_SEL BIT[1]
        FIRST_MUX_SEL BIT[0]

MSS_DEBUG_CLOCK_CTL ADDRESS 0x0078 RW
MSS_DEBUG_CLOCK_CTL RESET_VALUE 0x00000000
        DBG_MUX_SEL BIT[5]
        DBG_LEVEL5_MUX_SEL BIT[4]
        DBG_LEVEL4_MUX_SEL BIT[3]
        DBG_LEVEL3_MUX_SEL BIT[2]
        DBG_LEVEL2_MUX_SEL BIT[1]
        DBG_LEVEL1_MUX_SEL BIT[0]

MSS_BBRX_EXT_CLOCK_MUX_SEL ADDRESS 0x007C RW
MSS_BBRX_EXT_CLOCK_MUX_SEL RESET_VALUE 0x00000000
        PLLTEST BIT[1]
        EXT_CLOCK_MUX_SEL BIT[0]

MSS_BBRX_CTL ADDRESS 0x0094 RW
MSS_BBRX_CTL RESET_VALUE 0x00000000
        BBRX_HS_TEST_MUX_CTL BIT[1:0]

MSS_DEBUG_CTL ADDRESS 0x0098 RW
MSS_DEBUG_CTL RESET_VALUE 0x00000007
        DAC_DISABLE_ON_Q6_DBG BIT[2]
        GRFC_DISABLE_Q6_DBG BIT[1]
        GRFC_DISABLE_Q6_WDOG BIT[0]

MSS_POWER ADDRESS 0x009C RW
MSS_POWER RESET_VALUE 0x00000000
        RESERVE_31_17 BIT[31:17]
        BHS_ON_ST BIT[16]
        RESERVE_15_1 BIT[15:1]
        BHS_ON BIT[0]

MSS_MSA_NC_HM ADDRESS 0x00A0 RW
MSS_MSA_NC_HM RESET_VALUE 0x0000010F
        RESERVE_31_9 BIT[31:9]
        NAV BIT[8]
        RESERVE_7_4 BIT[7:4]
        CRYPTO BIT[3:0]

MSS_CXM ADDRESS 0x00A4 RW
MSS_CXM RESET_VALUE 0x00000003
        RESERVE_31_12 BIT[31:12]
        USE_EXTERNAL_WLAN BIT[11]
                INTERNAL_WLAN_CORE VALUE 0x0
                EXTERNAL_WLAN_CHIP VALUE 0x1
        BT_TX_ACT_LST_SUBFRM BIT[10]
        WLAN_TX_ACT_LST_SUBFRM BIT[9]
        BT_TX_S_WAN BIT[8]
        WLAN_TX_S_WAN BIT[7]
        BT_TX_REGISTERED BIT[6]
        WLAN_TX_REGISTERED BIT[5]
        WLAN_TX_STICKY BIT[4]
        WLAN_TX_STICKY_CLR BIT[3]
        CXM_WAKEUP_CLR BIT[2]
        BT_TX_ON_BLANKING_EN BIT[1]
        WLAN_TX_ON_BLANKING_EN BIT[0]

MSS_RELAY_MSG_SHADOW_00 ADDRESS 0x0400 RW
MSS_RELAY_MSG_SHADOW_00 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_00 BIT[31:0]

MSS_RELAY_MSG_SHADOW_01 ADDRESS 0x0404 RW
MSS_RELAY_MSG_SHADOW_01 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_01 BIT[31:0]

MSS_RELAY_MSG_SHADOW_02 ADDRESS 0x0408 RW
MSS_RELAY_MSG_SHADOW_02 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_02 BIT[31:0]

MSS_RELAY_MSG_SHADOW_03 ADDRESS 0x040C RW
MSS_RELAY_MSG_SHADOW_03 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_03 BIT[31:0]

MSS_RELAY_MSG_SHADOW_04 ADDRESS 0x0410 RW
MSS_RELAY_MSG_SHADOW_04 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_04 BIT[31:0]

MSS_RELAY_MSG_SHADOW_05 ADDRESS 0x0414 RW
MSS_RELAY_MSG_SHADOW_05 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_05 BIT[31:0]

MSS_RELAY_MSG_SHADOW_06 ADDRESS 0x0418 RW
MSS_RELAY_MSG_SHADOW_06 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_06 BIT[31:0]

MSS_RELAY_MSG_SHADOW_07 ADDRESS 0x041C RW
MSS_RELAY_MSG_SHADOW_07 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_07 BIT[31:0]

MSS_RELAY_MSG_SHADOW_08 ADDRESS 0x0420 RW
MSS_RELAY_MSG_SHADOW_08 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_08 BIT[31:0]

MSS_RELAY_MSG_SHADOW_09 ADDRESS 0x0424 RW
MSS_RELAY_MSG_SHADOW_09 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_09 BIT[31:0]

MSS_RELAY_MSG_SHADOW_10 ADDRESS 0x0428 RW
MSS_RELAY_MSG_SHADOW_10 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_10 BIT[31:0]

MSS_RELAY_MSG_SHADOW_11 ADDRESS 0x042C RW
MSS_RELAY_MSG_SHADOW_11 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_11 BIT[31:0]

MSS_RELAY_MSG_SHADOW_12 ADDRESS 0x0430 RW
MSS_RELAY_MSG_SHADOW_12 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_12 BIT[31:0]

MSS_RELAY_MSG_SHADOW_13 ADDRESS 0x0434 RW
MSS_RELAY_MSG_SHADOW_13 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_13 BIT[31:0]

MSS_RELAY_MSG_SHADOW_14 ADDRESS 0x0438 RW
MSS_RELAY_MSG_SHADOW_14 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_14 BIT[31:0]

MSS_RELAY_MSG_SHADOW_15 ADDRESS 0x043C RW
MSS_RELAY_MSG_SHADOW_15 RESET_VALUE 0x00000000
        RELAY_MSG_SHADOW_DATA_15 BIT[31:0]

MSS_MPLL1_MODE ADDRESS 0x1020 RW
MSS_MPLL1_MODE RESET_VALUE 0x00000000
        RESERVE_21_4 BIT[21:4]
        PLL_PLLTEST BIT[3]
        PLL_RESET_N BIT[2]
        PLL_BYPASSNL BIT[1]
        PLL_OUTCTRL BIT[0]

MSS_MPLL1_L_VAL ADDRESS 0x1024 RW
MSS_MPLL1_L_VAL RESET_VALUE 0x00000000
        PLL_L BIT[6:0]

MSS_MPLL1_M_VAL ADDRESS 0x1028 RW
MSS_MPLL1_M_VAL RESET_VALUE 0x00000000
        PLL_M BIT[18:0]

MSS_MPLL1_N_VAL ADDRESS 0x102C RW
MSS_MPLL1_N_VAL RESET_VALUE 0x00000000
        PLL_N BIT[18:0]

MSS_MPLL1_USER_CTL ADDRESS 0x1030 RW
MSS_MPLL1_USER_CTL RESET_VALUE 0x00000001
        RESERVE_BITS_31_30 BIT[31:30]
        RESERVE_BITS_29_28 BIT[29:28]
        RESERVE_BITS_27_25 BIT[27:25]
        MN_EN BIT[24]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        RESERVE_BITS_23_13 BIT[23:13]
        PREDIV2_EN BIT[12]
                DIVIDE_BY_1 VALUE 0x0
                DIVIDE_BY_2 VALUE 0x1
        RESERVE_BITS_11_10 BIT[11:10]
        POSTDIV_CTL BIT[9:8]
                DIVIDE_BY_1 VALUE 0x0
                DIVIDE_BY_2 VALUE 0x1
                INVALID VALUE 0x2
                DIVIDE_BY_4 VALUE 0x3
        INV_OUTPUT BIT[7]
                DO_NOT_INVERT_OUTPUT VALUE 0x0
                INVERT_OUTPUT VALUE 0x1
        RESERVE_BIT_6_5 BIT[6:5]
        LVTEST_EN BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        LVEARLY_EN BIT[3]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        LVBIST_EN BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        LVAUX_EN BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        LVMAIN_EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

MSS_MPLL1_CONFIG_CTL ADDRESS 0x1034 RW
MSS_MPLL1_CONFIG_CTL RESET_VALUE 0x4001566D
        FRAC_N_MODE_CTL BIT[31]
        CFG_LOCKDET BIT[30:29]
        RESERVE_28 BIT[28]
        OVER_VOLTAGE_DET_CFG BIT[27:26]
        OVER_VOLTAGE_DET_COUNTER_DIS BIT[25]
        MASH11_FRAC_N_MODE_CTL BIT[24]
        RESERVE_23 BIT[23]
        RESERVE_22_19 BIT[22:19]
        FILTER_TIMING_CFG BIT[18]
        DOUBLE_SAMPLE_FILTER_EN BIT[17]
        OUTPUT_VOLT_SETTING BIT[16:15]
        ISEED_GATE_EN BIT[14]
        VCO_DECAP_DIS BIT[13]
        STAGE1_REGULATOR_BYPASS BIT[12]
        STAGE2_IREG_DIV BIT[11:10]
        STAGE2_OVER_VOLTAGE_DET_CFG BIT[9:8]
        FILTER_PHASE_OFFSET_CFG BIT[7:6]
        ISEED_CTRL_CFG BIT[5:4]
        ICP_DIV BIT[3:2]
        REF_PATH_DELAY BIT[1:0]

MSS_MPLL1_TEST_CTL ADDRESS 0x1038 RW
MSS_MPLL1_TEST_CTL RESET_VALUE 0x00000000
        RESERVE_31_23 BIT[31:23]
        NOISE_GEN_RES_MAX_I BIT[22:20]
        NOISE_GEN_EN BIT[19]
        OSC_DRIVER_EN BIT[18:17]
        PLLOUT_LV_TEST_SEL BIT[16]
        RESERVE_15 BIT[15]
        EARLY_DIV2_EN BIT[14]
        BYP_TESTAMP BIT[13]
        DTEST_SEL BIT[12]
        RESERVE_11_8 BIT[11:8]
        PLLOUT_HV_EN BIT[7]
        ATEST0_SEL BIT[6]
        ICP_EXT_SEL BIT[5]
        ATEST1_SEL BIT[4]
        FILTER_TESTAMP_EN BIT[3]
        ATEST0_EXT_VOLT_FORCE_EN BIT[2]
        VINT_TESTAMP_ATEST0 BIT[1]
        VREG_TESTAMP_ATEST0 BIT[0]

MSS_MPLL1_STATUS ADDRESS 0x103C R
MSS_MPLL1_STATUS RESET_VALUE 0x00000000
        PLL_ACTIVE_FLAG BIT[17]
        PLL_LOCK_DET BIT[16]
        PLL_D BIT[15:0]

MSS_UIM0_BCR ADDRESS 0x1060 RW
MSS_UIM0_BCR RESET_VALUE 0x80000001
        BUS_UIM0_SM_ARES_IN BIT[31]
        BLK_ARES BIT[0]

MSS_UIM1_BCR ADDRESS 0x1064 RW
MSS_UIM1_BCR RESET_VALUE 0x80000001
        BUS_UIM1_SM_ARES_IN BIT[31]
        BLK_ARES BIT[0]

MSS_Q6SS_BCR ADDRESS 0x1068 RW
MSS_Q6SS_BCR RESET_VALUE 0x00000000
        BUS_Q6_SM_ARES_IN BIT[31]
        BLK_ARES BIT[0]

MSS_NAV_CE_BRIDGE_BCR ADDRESS 0x106C RW
MSS_NAV_CE_BRIDGE_BCR RESET_VALUE 0x80000001
        NAV_CE_BRIDGE_ARES_IN BIT[31]
        BLK_ARES BIT[0]

MSS_CRYPTO_BCR ADDRESS 0x1070 RW
MSS_CRYPTO_BCR RESET_VALUE 0x80000001
        CRYPTO_ARES_IN BIT[31]
        BLK_ARES BIT[0]

MSS_NAV_BCR ADDRESS 0x1074 RW
MSS_NAV_BCR RESET_VALUE 0x80000001
        NAV_ARES_IN BIT[31]
        BLK_ARES BIT[0]

MSS_UIM0_CBCR ADDRESS 0x1078 RW
MSS_UIM0_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_UIM1_CBCR ADDRESS 0x107C RW
MSS_UIM1_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_XO_UIM0_CBCR ADDRESS 0x1080 RW
MSS_XO_UIM0_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_XO_UIM1_CBCR ADDRESS 0x1084 RW
MSS_XO_UIM1_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_XO_MODEM_CBCR ADDRESS 0x1088 R
MSS_XO_MODEM_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]

MSS_BUS_UIM0_CBCR ADDRESS 0x1090 RW
MSS_BUS_UIM0_CBCR RESET_VALUE 0x80000FF0
        CLKOFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
        FORCE_MEM_PERIPH_ON BIT[13]
        FORCE_MEM_PERIPH_OFF BIT[12]
        WAKEUP BIT[11:8]
        SLEEP BIT[7:4]
        CLKEN BIT[0]

MSS_BUS_UIM1_CBCR ADDRESS 0x1094 RW
MSS_BUS_UIM1_CBCR RESET_VALUE 0x80000FF0
        CLKOFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
        FORCE_MEM_PERIPH_ON BIT[13]
        FORCE_MEM_PERIPH_OFF BIT[12]
        WAKEUP BIT[11:8]
        SLEEP BIT[7:4]
        CLKEN BIT[0]

MSS_BUS_CSR_CBCR ADDRESS 0x1098 RW
MSS_BUS_CSR_CBCR RESET_VALUE 0x00000001
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_BUS_BRIDGE_CBCR ADDRESS 0x109C RW
MSS_BUS_BRIDGE_CBCR RESET_VALUE 0x00000001
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_BUS_MODEM_CBCR ADDRESS 0x10A0 R
MSS_BUS_MODEM_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]

MSS_BUS_Q6_CBCR ADDRESS 0x10A4 RW
MSS_BUS_Q6_CBCR RESET_VALUE 0x00000001
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_BUS_NAV_CE_BRIDGE_CBCR ADDRESS 0x10A8 RW
MSS_BUS_NAV_CE_BRIDGE_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_BUS_CRYPTO_CBCR ADDRESS 0x10AC RW
MSS_BUS_CRYPTO_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_BUS_NAV_CBCR ADDRESS 0x10B0 RW
MSS_BUS_NAV_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_BUS_ATB_CBCR ADDRESS 0x10B8 RW
MSS_BUS_ATB_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_BUS_MODEM_BRIDGE_CX_CBCR ADDRESS 0x10C0 R
MSS_BUS_MODEM_BRIDGE_CX_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]

MSS_BUS_SLAVE_TIMEOUT_CBCR ADDRESS 0x10C4 RW
MSS_BUS_SLAVE_TIMEOUT_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_BUS_COMBODAC_COMP_CBCR ADDRESS 0x10CC R
MSS_BUS_COMBODAC_COMP_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]

MSS_MODEM_CFG_AHB_CBCR ADDRESS 0x10D4 R
MSS_MODEM_CFG_AHB_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]

MSS_MODEM_SNOC_AXI_CBCR ADDRESS 0x10D8 R
MSS_MODEM_SNOC_AXI_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]

MSS_NAV_SNOC_AXI_CBCR ADDRESS 0x10DC RW
MSS_NAV_SNOC_AXI_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_MPLL2_MAIN_BUS_CBCR ADDRESS 0x10E0 R
MSS_MPLL2_MAIN_BUS_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]

MSS_MPLL1_MAIN_CBCR ADDRESS 0x10E8 RW
MSS_MPLL1_MAIN_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_MPLL1_MAIN_BUS_CBCR ADDRESS 0x10EC R
MSS_MPLL1_MAIN_BUS_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]

MSS_MPLL1_EARLY_DIV5_CBCR ADDRESS 0x10F0 RW
MSS_MPLL1_EARLY_DIV5_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_MPLL1_EARLY_DIV3_CBCR ADDRESS 0x10F4 RW
MSS_MPLL1_EARLY_DIV3_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_MPLL1_OUT_EARLY_DIV3_CBCR ADDRESS 0x1100 RW
MSS_MPLL1_OUT_EARLY_DIV3_CBCR RESET_VALUE 0x00000001
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_MPLL1_OUT_EARLY_DIV5_CBCR ADDRESS 0x1104 RW
MSS_MPLL1_OUT_EARLY_DIV5_CBCR RESET_VALUE 0x00000001
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_BUS_CMD_RCGR ADDRESS 0x1108 RW
MSS_BUS_CMD_RCGR RESET_VALUE 0x00000000
        ROOT_OFF BIT[31]
        UPDATE BIT[0]

MSS_BUS_CFG_RCGR ADDRESS 0x110C RW
MSS_BUS_CFG_RCGR RESET_VALUE 0x00000001
        SRC_SEL BIT[10:8]
        SRC_DIV BIT[4:0]

MSS_Q6_CMD_RCGR ADDRESS 0x1110 RW
MSS_Q6_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        ROOT_EN BIT[1]
        UPDATE BIT[0]

MSS_Q6_CFG_RCGR ADDRESS 0x1114 RW
MSS_Q6_CFG_RCGR RESET_VALUE 0x00000001
        SRC_SEL BIT[10:8]
        SRC_DIV BIT[4:0]

MSS_UIM_CMD_RCGR ADDRESS 0x1118 RW
MSS_UIM_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
        ROOT_EN BIT[1]
        UPDATE BIT[0]

MSS_UIM_CFG_RCGR ADDRESS 0x111C RW
MSS_UIM_CFG_RCGR RESET_VALUE 0x00000001
        SRC_DIV BIT[4:0]

MSS_BBRX0_CBCR ADDRESS 0x1120 R
MSS_BBRX0_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]

MSS_BBRX1_CBCR ADDRESS 0x1124 R
MSS_BBRX1_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]

MSS_BIMC_THROTTLE ADDRESS 0x1130 RW
MSS_BIMC_THROTTLE RESET_VALUE 0x00000001
        MSS_DANGER BIT[2:1]
        MSS_SAFE BIT[0]

MSS_RESERVE_02 ADDRESS 0x1134 RW
MSS_RESERVE_02 RESET_VALUE 0x00000000
        MSS_RESERVE_02 BIT[31:0]

MSS_BBRX0_MISC ADDRESS 0x1138 RW
MSS_BBRX0_MISC RESET_VALUE 0x00000000
        SRC_DIV BIT[3:0]

MSS_BBRX1_MISC ADDRESS 0x113C RW
MSS_BBRX1_MISC RESET_VALUE 0x00000000
        SRC_DIV BIT[3:0]

MSS_UIM0_MND_CMD_RCGR ADDRESS 0x1150 RW
MSS_UIM0_MND_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
                CLOCK_ON VALUE 0x0
                CLOCK_OFF VALUE 0x1
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]

MSS_UIM0_MND_CFG_RCGR ADDRESS 0x1154 RW
MSS_UIM0_MND_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3

MSS_UIM0_MND_M ADDRESS 0x1158 RW
MSS_UIM0_MND_M RESET_VALUE 0x00000000
        M_VALUE BIT[15:0]

MSS_UIM0_MND_N ADDRESS 0x115C RW
MSS_UIM0_MND_N RESET_VALUE 0x00000000
        N_VALUE BIT[15:0]

MSS_UIM0_MND_D ADDRESS 0x1160 RW
MSS_UIM0_MND_D RESET_VALUE 0x00000000
        D_VALUE BIT[15:0]

MSS_UIM1_MND_CMD_RCGR ADDRESS 0x1164 RW
MSS_UIM1_MND_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
                CLOCK_ON VALUE 0x0
                CLOCK_OFF VALUE 0x1
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]

MSS_UIM1_MND_CFG_RCGR ADDRESS 0x1168 RW
MSS_UIM1_MND_CFG_RCGR RESET_VALUE 0x00000000
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3

MSS_UIM1_MND_M ADDRESS 0x116C RW
MSS_UIM1_MND_M RESET_VALUE 0x00000000
        M_VALUE BIT[15:0]

MSS_UIM1_MND_N ADDRESS 0x1170 RW
MSS_UIM1_MND_N RESET_VALUE 0x00000000
        N_VALUE BIT[15:0]

MSS_UIM1_MND_D ADDRESS 0x1174 RW
MSS_UIM1_MND_D RESET_VALUE 0x00000000
        D_VALUE BIT[15:0]

MSS_BUS_MGPI_CBCR ADDRESS 0x119C RW
MSS_BUS_MGPI_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_MGPI_BCR ADDRESS 0x11A0 RW
MSS_MGPI_BCR RESET_VALUE 0x00000000
        BUS_MGPI_ARES_IN BIT[31]
        BLK_ARES BIT[0]

MSS_BIT_COXM_MND_CMD_RCGR ADDRESS 0x1214 RW
MSS_BIT_COXM_MND_CMD_RCGR RESET_VALUE 0x80000000
        ROOT_OFF BIT[31]
                CLOCK_ON VALUE 0x0
                CLOCK_OFF VALUE 0x1
        ROOT_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UPDATE BIT[0]

MSS_BIT_COXM_MND_CFG_RCGR ADDRESS 0x1218 RW
MSS_BIT_COXM_MND_CFG_RCGR RESET_VALUE 0x00000001
        MODE BIT[13:12]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        SRC_SEL BIT[10:8]
        SRC_DIV BIT[4:0]

MSS_BIT_COXM_MND_M ADDRESS 0x121C RW
MSS_BIT_COXM_MND_M RESET_VALUE 0x00000000
        M_VALUE BIT[15:0]

MSS_BIT_COXM_MND_N ADDRESS 0x1220 RW
MSS_BIT_COXM_MND_N RESET_VALUE 0x00000000
        N_VALUE BIT[15:0]

MSS_BIT_COXM_MND_D ADDRESS 0x1224 RW
MSS_BIT_COXM_MND_D RESET_VALUE 0x00000000
        D_VALUE BIT[15:0]

MSS_BIT_COXM_CBCR ADDRESS 0x122C RW
MSS_BIT_COXM_CBCR RESET_VALUE 0x80000000
        CLKOFF BIT[31]
        CLKEN BIT[0]

MSS_BUS_COXM_CBCR ADDRESS 0x1230 RW
MSS_BUS_COXM_CBCR RESET_VALUE 0x80000FF0
        CLKOFF BIT[31]
        FORCE_MEM_CORE_ON BIT[14]
        FORCE_MEM_PERIPH_ON BIT[13]
        FORCE_MEM_PERIPH_OFF BIT[12]
        WAKEUP BIT[11:8]
        SLEEP BIT[7:4]
        CLKEN BIT[0]

MSS_COXM_BCR ADDRESS 0x1234 RW
MSS_COXM_BCR RESET_VALUE 0x80000001
        BUS_COXM_SM_ARES_IN BIT[31]
        BLK_ARES BIT[0]

MSS_TCSR_ACC_SEL ADDRESS 0xF000 RW
MSS_TCSR_ACC_SEL RESET_VALUE 0x00000001
        ACC_MEM_SEL BIT[1:0]
                SVS_MODE VALUE 0x0
                NORMAL_MODE VALUE 0x1
                UNDEFINED_NOT_TO_USE VALUE 0x2
                TURBO_MODE VALUE 0x3

mss_uim0_uart_dm MODULE OFFSET=MSS_TOP+0x00190000 MAX=MSS_TOP+0x001901BF APRE=MSS_UIM0_ SPRE=MSS_UIM0_ FPRE=MSS_UIM0_ BPRE=MSS_UIM0_ ABPRE=MSS_UIM0_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_UIM0_UART_DM
UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
        AUTO_RFR_LEVEL1 BIT[31:8]
        RX_RDY_CTL BIT[7]
        CTS_CTL BIT[6]
        AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
        RFR_CTS_LOOPBACK BIT[10]
        RX_ERROR_CHAR_OFF BIT[9]
        RX_BREAK_ZERO_CHAR_OFF BIT[8]
        LOOPBACK BIT[7]
        ERROR_MODE BIT[6]
        BITS_PER_CHAR BIT[5:4]
                ENUM_5_BITS VALUE 0x0
                ENUM_6_BITS VALUE 0x1
                ENUM_7_BITS VALUE 0x2
                ENUM_8_BITS VALUE 0x3
        STOP_BIT_LEN BIT[3:2]
                ENUM_0_563 VALUE 0x0
                ENUM_1_000_BIT_TIME VALUE 0x1
                ENUM_1_563 VALUE 0x2
                ENUM_2_000_BIT_TIMES VALUE 0x3
        PARITY_MODE BIT[1:0]
                NO_PARITY VALUE 0x0
                ODD_PARITY VALUE 0x1
                EVEN_PARITY VALUE 0x2
                SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
        STALE_TIMEOUT_MSB BIT[31:7]
        SAMPLE_DATA BIT[6]
        STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
        TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
        RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
        DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
        RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
        RX_SC_ENABLE BIT[5]
        TX_SC_ENABLE BIT[4]
        RX_BAM_ENABLE BIT[3]
        TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
        TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
        RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
        TEST_EN BIT[4]
        TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
        TX_FIFO_STATE_MSB BIT[31:14]
        TX_ASYNC_FIFO_STATE BIT[13:10]
        TX_BUFFER_STATE BIT[9:7]
        TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
        RX_FIFO_STATE_MSB BIT[31:14]
        RX_ASYNC_FIFO_STATE BIT[13:10]
        RX_BUFFER_STATE BIT[9:7]
        RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
        MODE BIT[1:0]
                DISABLED VALUE 0x0
                ENABLED_TX_TEST VALUE 0x1
                ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
        RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
        EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
        VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
        UIM_TX_MODE BIT[17]
        UIM_RX_MODE BIT[16]
        SIM_STOP_BIT_LEN BIT[15:8]
                ENUM_1_BIT_TIMES VALUE 0x01
                ENUM_2_BIT_TIMES VALUE 0x02
        SIM_CLK_ON BIT[7]
        SIM_CLK_TD8_SEL BIT[6]
                TD4 VALUE 0x0
                TD8 VALUE 0x1
        SIM_CLK_STOP_HIGH BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        MASK_RX BIT[3]
        SWAP_D BIT[2]
        INV_D BIT[1]
        SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
        TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
        TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
        TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
        TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
        UART_RX_CLK_SEL BIT[7:4]
        UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x0000XXXX
        COMMAND_IN_PROGRESS BIT[12]
        TRANS_END_TRIGGER BIT[11:10]
        TRANS_ACTIVE BIT[9]
        RX_BREAK_START_LAST BIT[8]
        HUNT_CHAR BIT[7]
        RX_BREAK BIT[6]
        PAR_FRAME_ERR BIT[5]
        UART_OVERRUN BIT[4]
        TXEMT BIT[3]
        TXRDY BIT[2]
        RXFULL BIT[1]
        RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
        CHANNEL_COMMAND_MSB BIT[11]
        GENERAL_COMMAND BIT[10:8]
        CHANNEL_COMMAND_LSB BIT[7:4]
        UART_TX_DISABLE BIT[3]
        UART_TX_EN BIT[2]
        UART_RX_DISABLE BIT[1]
        UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
        UART_MISR BIT[17:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
        MEDIUM_RATE_EN BIT[4]
        IRDA_LOOPBACK BIT[3]
        INVERT_IRDA_TX BIT[2]
        INVERT_IRDA_RX BIT[1]
        IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
        RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
        WWT_CYCLE_REENABLE BIT[25]
        WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
        UART_IRDA_CLK_CGC_OPEN BIT[23]
        UART_SIM_CLK_CGC_OPEN BIT[22]
        UART_RX_CLK_CGC_OPEN BIT[21]
        UART_TX_CLK_CGC_OPEN BIT[20]
        AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
        AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
        AHB_RX_CLK_CGC_OPEN BIT[10]
        AHB_TX_CLK_CGC_OPEN BIT[9]
        AHB_WR_CLK_CGC_OPEN BIT[8]
        RX_ENABLE_CGC_OPT BIT[5]
        TX_ENABLE_CGC_OPT BIT[4]
        AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
        IGNORE_CR_PROT_VIOL BIT[6]
        RX_DMRX_1BYTE_RES_EN BIT[5]
        RX_STALE_IRQ_DMRX_EQUAL BIT[4]
        RX_DMRX_LOW_EN BIT[2]
        STALE_IRQ_EMPTY BIT[1]
        TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
        RX_DMRX_CYCLIC_EN BIT[2]
        RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
        RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
        UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
        TX_COMP_FSM BIT[29:28]
        RX_PACK_FSM BIT[26:24]
        RX_TRANS_FSM BIT[21:20]
        TX_TRANS_FSM BIT[18:16]
        RX_PRO_TRANS_END_FSM BIT[14:12]
        RX_PRO_ACTIVE_FSM BIT[10:8]
        TX_CON_TRANS_END_FSM BIT[6:4]
        RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040002
        HW_VERSION_MAJOR BIT[31:28]
        HW_VERSION_MINOR BIT[27:16]
        HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
        GENERIC_BAM_IFC BIT[7]
        GENERIC_DM_IFC BIT[6]
        GENERIC_IRDA_IFC BIT[5]
        GENERIC_SIM_GLUE BIT[4]
        GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
        NO_FINISH_CMD_VIOL BIT[17]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
        BATT_ALARM_QUICK_DROP_EN BIT[15]
        TESTBUS_EN BIT[14]
        SW_RESET BIT[13]
        MODE18 BIT[12]
        PMIC_ALARM_EN BIT[10]
        BATT_ALARM_TRIGGER_EN BIT[9]
        UIM_RMV_TRIGGER_EN BIT[8]
        UIM_CARD_EVENTS_ENABLE BIT[6]
        UIM_PRESENT_POLARITY BIT[5]
        EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
        RECOVER_FROM_HW_DEACTIVATION BIT[1]
        INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
        UIM_IO_WRITE_IN_PROGRESS BIT[2]
        UIM_DEACTIVATION_STATUS BIT[1]
        CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

mss_uim1_uart_dm MODULE OFFSET=MSS_TOP+0x00198000 MAX=MSS_TOP+0x001981BF APRE=MSS_UIM1_ SPRE=MSS_UIM1_ FPRE=MSS_UIM1_ BPRE=MSS_UIM1_ ABPRE=MSS_UIM1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_UIM1_UART_DM
UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
        AUTO_RFR_LEVEL1 BIT[31:8]
        RX_RDY_CTL BIT[7]
        CTS_CTL BIT[6]
        AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
        RFR_CTS_LOOPBACK BIT[10]
        RX_ERROR_CHAR_OFF BIT[9]
        RX_BREAK_ZERO_CHAR_OFF BIT[8]
        LOOPBACK BIT[7]
        ERROR_MODE BIT[6]
        BITS_PER_CHAR BIT[5:4]
                ENUM_5_BITS VALUE 0x0
                ENUM_6_BITS VALUE 0x1
                ENUM_7_BITS VALUE 0x2
                ENUM_8_BITS VALUE 0x3
        STOP_BIT_LEN BIT[3:2]
                ENUM_0_563 VALUE 0x0
                ENUM_1_000_BIT_TIME VALUE 0x1
                ENUM_1_563 VALUE 0x2
                ENUM_2_000_BIT_TIMES VALUE 0x3
        PARITY_MODE BIT[1:0]
                NO_PARITY VALUE 0x0
                ODD_PARITY VALUE 0x1
                EVEN_PARITY VALUE 0x2
                SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
        STALE_TIMEOUT_MSB BIT[31:7]
        SAMPLE_DATA BIT[6]
        STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
        TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
        RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
        DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
        RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
        RX_SC_ENABLE BIT[5]
        TX_SC_ENABLE BIT[4]
        RX_BAM_ENABLE BIT[3]
        TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
        TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
        RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
        TEST_EN BIT[4]
        TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
        TX_FIFO_STATE_MSB BIT[31:14]
        TX_ASYNC_FIFO_STATE BIT[13:10]
        TX_BUFFER_STATE BIT[9:7]
        TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
        RX_FIFO_STATE_MSB BIT[31:14]
        RX_ASYNC_FIFO_STATE BIT[13:10]
        RX_BUFFER_STATE BIT[9:7]
        RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
        MODE BIT[1:0]
                DISABLED VALUE 0x0
                ENABLED_TX_TEST VALUE 0x1
                ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
        RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
        EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
        VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
        UIM_TX_MODE BIT[17]
        UIM_RX_MODE BIT[16]
        SIM_STOP_BIT_LEN BIT[15:8]
                ENUM_1_BIT_TIMES VALUE 0x01
                ENUM_2_BIT_TIMES VALUE 0x02
        SIM_CLK_ON BIT[7]
        SIM_CLK_TD8_SEL BIT[6]
                TD4 VALUE 0x0
                TD8 VALUE 0x1
        SIM_CLK_STOP_HIGH BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        MASK_RX BIT[3]
        SWAP_D BIT[2]
        INV_D BIT[1]
        SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
        TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
        TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
        TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
        TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
        UART_RX_CLK_SEL BIT[7:4]
        UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x0000XXXX
        COMMAND_IN_PROGRESS BIT[12]
        TRANS_END_TRIGGER BIT[11:10]
        TRANS_ACTIVE BIT[9]
        RX_BREAK_START_LAST BIT[8]
        HUNT_CHAR BIT[7]
        RX_BREAK BIT[6]
        PAR_FRAME_ERR BIT[5]
        UART_OVERRUN BIT[4]
        TXEMT BIT[3]
        TXRDY BIT[2]
        RXFULL BIT[1]
        RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
        CHANNEL_COMMAND_MSB BIT[11]
        GENERAL_COMMAND BIT[10:8]
        CHANNEL_COMMAND_LSB BIT[7:4]
        UART_TX_DISABLE BIT[3]
        UART_TX_EN BIT[2]
        UART_RX_DISABLE BIT[1]
        UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
        UART_MISR BIT[17:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
        MEDIUM_RATE_EN BIT[4]
        IRDA_LOOPBACK BIT[3]
        INVERT_IRDA_TX BIT[2]
        INVERT_IRDA_RX BIT[1]
        IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
        RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
        WWT_CYCLE_REENABLE BIT[25]
        WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
        UART_IRDA_CLK_CGC_OPEN BIT[23]
        UART_SIM_CLK_CGC_OPEN BIT[22]
        UART_RX_CLK_CGC_OPEN BIT[21]
        UART_TX_CLK_CGC_OPEN BIT[20]
        AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
        AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
        AHB_RX_CLK_CGC_OPEN BIT[10]
        AHB_TX_CLK_CGC_OPEN BIT[9]
        AHB_WR_CLK_CGC_OPEN BIT[8]
        RX_ENABLE_CGC_OPT BIT[5]
        TX_ENABLE_CGC_OPT BIT[4]
        AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
        IGNORE_CR_PROT_VIOL BIT[6]
        RX_DMRX_1BYTE_RES_EN BIT[5]
        RX_STALE_IRQ_DMRX_EQUAL BIT[4]
        RX_DMRX_LOW_EN BIT[2]
        STALE_IRQ_EMPTY BIT[1]
        TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
        RX_DMRX_CYCLIC_EN BIT[2]
        RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
        RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
        UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
        TX_COMP_FSM BIT[29:28]
        RX_PACK_FSM BIT[26:24]
        RX_TRANS_FSM BIT[21:20]
        TX_TRANS_FSM BIT[18:16]
        RX_PRO_TRANS_END_FSM BIT[14:12]
        RX_PRO_ACTIVE_FSM BIT[10:8]
        TX_CON_TRANS_END_FSM BIT[6:4]
        RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040002
        HW_VERSION_MAJOR BIT[31:28]
        HW_VERSION_MINOR BIT[27:16]
        HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
        GENERIC_BAM_IFC BIT[7]
        GENERIC_DM_IFC BIT[6]
        GENERIC_IRDA_IFC BIT[5]
        GENERIC_SIM_GLUE BIT[4]
        GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
        NO_FINISH_CMD_VIOL BIT[17]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
        BATT_ALARM_QUICK_DROP_EN BIT[15]
        TESTBUS_EN BIT[14]
        SW_RESET BIT[13]
        MODE18 BIT[12]
        PMIC_ALARM_EN BIT[10]
        BATT_ALARM_TRIGGER_EN BIT[9]
        UIM_RMV_TRIGGER_EN BIT[8]
        UIM_CARD_EVENTS_ENABLE BIT[6]
        UIM_PRESENT_POLARITY BIT[5]
        EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
        RECOVER_FROM_HW_DEACTIVATION BIT[1]
        INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
        UIM_IO_WRITE_IN_PROGRESS BIT[2]
        UIM_DEACTIVATION_STATUS BIT[1]
        CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

mss_cxm_uart_dm MODULE OFFSET=MSS_TOP+0x001A0000 MAX=MSS_TOP+0x001A01FF APRE=MSS_ SPRE=MSS_ FPRE=MSS_ BPRE=MSS_ ABPRE=MSS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_CXM_UART_DM
CXM_UART_DM_MR1 ADDRESS 0x0000 RW
CXM_UART_DM_MR1 RESET_VALUE 0x00000000
        AUTO_RFR_LEVEL1 BIT[31:8]
        RX_RDY_CTL BIT[7]
        CTS_CTL BIT[6]
        AUTO_RFR_LEVEL0 BIT[5:0]

CXM_UART_DM_MR2 ADDRESS 0x0004 RW
CXM_UART_DM_MR2 RESET_VALUE 0x00000000
        RFR_CTS_LOOPBACK BIT[10]
        RX_ERROR_CHAR_OFF BIT[9]
        RX_BREAK_ZERO_CHAR_OFF BIT[8]
        LOOPBACK BIT[7]
        ERROR_MODE BIT[6]
        BITS_PER_CHAR BIT[5:4]
                ENUM_5_BITS VALUE 0x0
                ENUM_6_BITS VALUE 0x1
                ENUM_7_BITS VALUE 0x2
                ENUM_8_BITS VALUE 0x3
        STOP_BIT_LEN BIT[3:2]
                ENUM_0_563 VALUE 0x0
                ENUM_1_000_BIT_TIME VALUE 0x1
                ENUM_1_563 VALUE 0x2
                ENUM_2_000_BIT_TIMES VALUE 0x3
        PARITY_MODE BIT[1:0]
                NO_PARITY VALUE 0x0
                ODD_PARITY VALUE 0x1
                EVEN_PARITY VALUE 0x2
                SPACE_PARITY VALUE 0x3

CXM_UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
CXM_UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CSR_SR_DEPRECATED BIT[31:0]

CXM_UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
CXM_UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CR_MISR_DEPRECATED BIT[31:0]

CXM_UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
CXM_UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

CXM_UART_DM_IPR ADDRESS 0x0018 RW
CXM_UART_DM_IPR RESET_VALUE 0xFFFFFF9F
        STALE_TIMEOUT_MSB BIT[31:7]
        SAMPLE_DATA BIT[6]
        STALE_TIMEOUT_LSB BIT[4:0]

CXM_UART_DM_TFWR ADDRESS 0x001C RW
CXM_UART_DM_TFWR RESET_VALUE 0x00000000
        TFW BIT[31:0]

CXM_UART_DM_RFWR ADDRESS 0x0020 RW
CXM_UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
        RFW BIT[31:0]

CXM_UART_DM_HCR ADDRESS 0x0024 RW
CXM_UART_DM_HCR RESET_VALUE 0x00000000
        DATA BIT[7:0]

CXM_UART_DM_DMRX ADDRESS 0x0034 RW
CXM_UART_DM_DMRX RESET_VALUE 0x00000000
        RX_DM_CRCI_CHARS BIT[24:0]

CXM_UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
CXM_UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

CXM_UART_DM_DMEN ADDRESS 0x003C RW
CXM_UART_DM_DMEN RESET_VALUE 0x00000000
        RX_SC_ENABLE BIT[5]
        TX_SC_ENABLE BIT[4]
        RX_BAM_ENABLE BIT[3]
        TX_BAM_ENABLE BIT[2]

CXM_UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
CXM_UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
        TX_TOTAL_TRANS_LEN BIT[23:0]

CXM_UART_DM_BADR ADDRESS 0x0044 RW
CXM_UART_DM_BADR RESET_VALUE 0xXXXXXXXX
        RX_BASE_ADDR BIT[31:2]

CXM_UART_DM_TESTSL ADDRESS 0x0048 RW
CXM_UART_DM_TESTSL RESET_VALUE 0x00000000
        TEST_EN BIT[4]
        TEST_SEL BIT[3:0]

CXM_UART_DM_TXFS ADDRESS 0x004C R
CXM_UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
        TX_FIFO_STATE_MSB BIT[31:14]
        TX_ASYNC_FIFO_STATE BIT[13:10]
        TX_BUFFER_STATE BIT[9:7]
        TX_FIFO_STATE_LSB BIT[6:0]

CXM_UART_DM_RXFS ADDRESS 0x0050 R
CXM_UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
        RX_FIFO_STATE_MSB BIT[31:14]
        RX_ASYNC_FIFO_STATE BIT[13:10]
        RX_BUFFER_STATE BIT[9:7]
        RX_FIFO_STATE_LSB BIT[6:0]

CXM_UART_DM_MISR_MODE ADDRESS 0x0060 RW
CXM_UART_DM_MISR_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]
                DISABLED VALUE 0x0
                ENABLED_TX_TEST VALUE 0x1
                ENABLED_RX_TEST VALUE 0x2

CXM_UART_DM_MISR_RESET ADDRESS 0x0064 W
CXM_UART_DM_MISR_RESET RESET_VALUE 0x0000000X
        RESET BIT[0]

CXM_UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
CXM_UART_DM_MISR_EXPORT RESET_VALUE 0x00000000
        EXPORT BIT[0]

CXM_UART_DM_MISR_VAL ADDRESS 0x006C R
CXM_UART_DM_MISR_VAL RESET_VALUE 0x00000000
        VAL BIT[9:0]

CXM_UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
CXM_UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_DEPRECATED BIT[31:0]

CXM_UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
CXM_UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

CXM_UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
CXM_UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

CXM_UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
CXM_UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

CXM_UART_DM_SIM_CFG ADDRESS 0x0080 RW
CXM_UART_DM_SIM_CFG RESET_VALUE 0x00000000
        UIM_TX_MODE BIT[17]
        UIM_RX_MODE BIT[16]
        SIM_STOP_BIT_LEN BIT[15:8]
                ENUM_1_BIT_TIMES VALUE 0x01
                ENUM_2_BIT_TIMES VALUE 0x02
        SIM_CLK_ON BIT[7]
        SIM_CLK_TD8_SEL BIT[6]
                TD4 VALUE 0x0
                TD8 VALUE 0x1
        SIM_CLK_STOP_HIGH BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        MASK_RX BIT[3]
        SWAP_D BIT[2]
        INV_D BIT[1]
        SIM_SEL BIT[0]

CXM_UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
CXM_UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
        TEST_WR_ADDR BIT[31:0]

CXM_UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
CXM_UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
        TEST_WR_DATA BIT[31:0]

CXM_UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
CXM_UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
        TEST_RD_ADDR BIT[31:0]

CXM_UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
CXM_UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
        TEST_RD_DATA BIT[31:0]

CXM_UART_DM_CSR ADDRESS 0x00A0 RW
CXM_UART_DM_CSR RESET_VALUE 0x00000000
        UART_RX_CLK_SEL BIT[7:4]
        UART_TX_CLK_SEL BIT[3:0]

CXM_UART_DM_SR ADDRESS 0x00A4 R
CXM_UART_DM_SR RESET_VALUE 0x0000000C
        TRANS_END_TRIGGER BIT[11:10]
        TRANS_ACTIVE BIT[9]
        RX_BREAK_START_LAST BIT[8]
        HUNT_CHAR BIT[7]
        RX_BREAK BIT[6]
        PAR_FRAME_ERR BIT[5]
        UART_OVERRUN BIT[4]
        TXEMT BIT[3]
        TXRDY BIT[2]
        RXFULL BIT[1]
        RXRDY BIT[0]

CXM_UART_DM_CR ADDRESS 0x00A8 RW
CXM_UART_DM_CR RESET_VALUE 0x00000000
        CHANNEL_COMMAND_MSB BIT[11]
        GENERAL_COMMAND BIT[10:8]
        CHANNEL_COMMAND_LSB BIT[7:4]
        UART_TX_DISABLE BIT[3]
        UART_TX_EN BIT[2]
        UART_RX_DISABLE BIT[1]
        UART_RX_EN BIT[0]

CXM_UART_DM_MISR ADDRESS 0x00AC R
CXM_UART_DM_MISR RESET_VALUE 0x00000000
        UART_MISR BIT[12:0]

CXM_UART_DM_IMR ADDRESS 0x00B0 RW
CXM_UART_DM_IMR RESET_VALUE 0x00000000
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

CXM_UART_DM_ISR ADDRESS 0x00B4 R
CXM_UART_DM_ISR RESET_VALUE 0x00000021
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

CXM_UART_DM_IRDA ADDRESS 0x00B8 RW
CXM_UART_DM_IRDA RESET_VALUE 0x00000000
        MEDIUM_RATE_EN BIT[4]
        IRDA_LOOPBACK BIT[3]
        INVERT_IRDA_TX BIT[2]
        INVERT_IRDA_RX BIT[1]
        IRDA_EN BIT[0]

CXM_UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
CXM_UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
        RX_TOTAL_BYTES BIT[23:0]

CXM_UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
CXM_UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
        WWT_TIMEOUT BIT[24:0]

CXM_UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
CXM_UART_DM_CLK_CTRL RESET_VALUE 0x00000000
        UART_IRDA_CLK_CGC_OPEN BIT[23]
        UART_SIM_CLK_CGC_OPEN BIT[22]
        UART_RX_CLK_CGC_OPEN BIT[21]
        UART_TX_CLK_CGC_OPEN BIT[20]
        AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
        AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
        AHB_RX_CLK_CGC_OPEN BIT[10]
        AHB_TX_CLK_CGC_OPEN BIT[9]
        AHB_WR_CLK_CGC_OPEN BIT[8]
        RX_ENABLE_CGC_OPT BIT[5]
        TX_ENABLE_CGC_OPT BIT[4]
        AHB_CLK_CGC_CLOSE BIT[0]

CXM_UART_DM_BCR ADDRESS 0x00C8 RW
CXM_UART_DM_BCR RESET_VALUE 0x00000000
        RX_DMRX_1BYTE_RES_EN BIT[5]
        RX_STALE_IRQ_DMRX_EQUAL BIT[4]
        RX_DMRX_LOW_EN BIT[2]
        STALE_IRQ_EMPTY BIT[1]
        TX_BREAK_DISABLE BIT[0]

CXM_UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
CXM_UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
        RX_DMRX_CYCLIC_EN BIT[2]
        RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
        RX_STALE_AUTO_RE_EN BIT[0]

CXM_UART_DM_DMRX_DBG ADDRESS 0x00D0 R
CXM_UART_DM_DMRX_DBG RESET_VALUE 0x00000000
        UART_DM_DMRX_VAL BIT[24:0]

CXM_UART_DM_FSM_STATUS ADDRESS 0x00D4 R
CXM_UART_DM_FSM_STATUS RESET_VALUE 0x00000000
        TX_COMP_FSM BIT[29:28]
        RX_PACK_FSM BIT[26:24]
        RX_TRANS_FSM BIT[21:20]
        TX_TRANS_FSM BIT[18:16]
        RX_PRO_TRANS_END_FSM BIT[14:12]
        RX_PRO_ACTIVE_FSM BIT[10:8]
        TX_CON_TRANS_END_FSM BIT[6:4]
        RX_TRANSFER_ACTIVE BIT[0]

CXM_UART_DM_HW_VERSION ADDRESS 0x00D8 R
CXM_UART_DM_HW_VERSION RESET_VALUE 0x10030000
        HW_VERSION_MAJOR BIT[31:28]
        HW_VERSION_MINOR BIT[27:16]
        HW_VERSION_STEP BIT[15:0]

CXM_UART_DM_GENERICS ADDRESS 0x00DC R
CXM_UART_DM_GENERICS RESET_VALUE 0x00000007
        GENERIC_BAM_IFC BIT[7]
        GENERIC_DM_IFC BIT[6]
        GENERIC_IRDA_IFC BIT[5]
        GENERIC_SIM_GLUE BIT[4]
        GENERIC_RAM_ADDR_WIDTH BIT[3:0]

CXM_UART_DM_TF ADDRESS 0x0100 W
CXM_UART_DM_TF RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_2 ADDRESS 0x0104 W
CXM_UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_3 ADDRESS 0x0108 W
CXM_UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_4 ADDRESS 0x010C W
CXM_UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_5 ADDRESS 0x0110 W
CXM_UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_6 ADDRESS 0x0114 W
CXM_UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_7 ADDRESS 0x0118 W
CXM_UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_8 ADDRESS 0x011C W
CXM_UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_9 ADDRESS 0x0120 W
CXM_UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_10 ADDRESS 0x0124 W
CXM_UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_11 ADDRESS 0x0128 W
CXM_UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_12 ADDRESS 0x012C W
CXM_UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_13 ADDRESS 0x0130 W
CXM_UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_14 ADDRESS 0x0134 W
CXM_UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_15 ADDRESS 0x0138 W
CXM_UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_TF_16 ADDRESS 0x013C W
CXM_UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

CXM_UART_DM_RF ADDRESS 0x0140 R
CXM_UART_DM_RF RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_2 ADDRESS 0x0144 R
CXM_UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_3 ADDRESS 0x0148 R
CXM_UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_4 ADDRESS 0x014C R
CXM_UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_5 ADDRESS 0x0150 R
CXM_UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_6 ADDRESS 0x0154 R
CXM_UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_7 ADDRESS 0x0158 R
CXM_UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_8 ADDRESS 0x015C R
CXM_UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_9 ADDRESS 0x0160 R
CXM_UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_10 ADDRESS 0x0164 R
CXM_UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_11 ADDRESS 0x0168 R
CXM_UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_12 ADDRESS 0x016C R
CXM_UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_13 ADDRESS 0x0170 R
CXM_UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_14 ADDRESS 0x0174 R
CXM_UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_15 ADDRESS 0x0178 R
CXM_UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_RF_16 ADDRESS 0x017C R
CXM_UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

CXM_UART_DM_UIM_CFG ADDRESS 0x0180 RW
CXM_UART_DM_UIM_CFG RESET_VALUE 0x00000000
        BATT_ALARM_QUICK_DROP_EN BIT[15]
        TESTBUS_EN BIT[14]
        SW_RESET BIT[13]
        MODE18 BIT[12]
        PMIC_ALARM_EN BIT[10]
        BATT_ALARM_TRIGGER_EN BIT[9]
        UIM_RMV_TRIGGER_EN BIT[8]
        UIM_CARD_EVENTS_ENABLE BIT[6]
        UIM_PRESENT_POLARITY BIT[5]
        EVENT_DEBOUNCE_TIME BIT[4:0]

CXM_UART_DM_UIM_CMD ADDRESS 0x0184 W
CXM_UART_DM_UIM_CMD RESET_VALUE 0x0000000X
        RECOVER_FROM_HW_DEACTIVATION BIT[1]
        INITIATE_HW_DEACTIVATION BIT[0]

CXM_UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
CXM_UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000000
        UIM_IO_WRITE_IN_PROGRESS BIT[2]
        UIM_DEACTIVATION_STATUS BIT[1]
        CARD_PRESENCE BIT[0]

CXM_UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
CXM_UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

CXM_UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
CXM_UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

CXM_UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
CXM_UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

CXM_UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
CXM_UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

CXM_UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
CXM_UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

CXM_UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
CXM_UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

CXM_CONFIG ADDRESS 0x01A4 RW
CXM_CONFIG RESET_VALUE 0x00000000
        IRQ_RX_WCI2_TYPE2_MISALIGN_MASK BIT[12]
        IRQ_WCN_PRIORITY_MASK BIT[11]
        IRQ_RX_WCI2_MSG_MASK BIT[10:3]
        TYPE2_OPT_MODE BIT[2]
        BYPASS_CXM BIT[1]
        TWO_WIRE_MODE BIT[0]

CXM_TX_CONFIG ADDRESS 0x01A8 RW
CXM_TX_CONFIG RESET_VALUE 0x00000000
        SAM BIT[2:1]
        TYPE0_WAKEUP_CLEAR BIT[0]

CXM_RX_STAT ADDRESS 0x01AC RW
CXM_RX_STAT RESET_VALUE 0x00000000
        RX_WCI2_TYPE2_MISALIGN_STAT BIT[9]
        RX_WCI2_MSG_TYPE_STAT BIT[8:1]
        WLAN_TX_STICKY BIT[0]

CXM_DBG_STAT ADDRESS 0x01B0 R
CXM_DBG_STAT RESET_VALUE 0x00000000
        RX_TYPE2_FSM_NXT_ST BIT[10]
        RX_TYPE2_FSM_ST BIT[9]
        TX_TYPE2_FSM_NXT_ST BIT[8]
        TX_TYPE2_FSM_ST BIT[7]
        BT_TX_ACT_LST_SFRM BIT[6]
        BT_TX_S_WAN BIT[5]
        BT_TX_REG BIT[4]
        WLAN_TX_ACT_LST_SFRM BIT[2]
        WLAN_TX_S_WAN BIT[1]
        WLAN_TX_REG BIT[0]

CXM_DIR_UART_TR ADDRESS 0x01B4 RW
CXM_DIR_UART_TR RESET_VALUE 0x00000000
        IRQ_DIR_UART_MASK BIT[16]
        DIR_UART_CONT BIT[15:8]
        DIR_UART_TRIG BIT[0]

CXM_TYP0_RESP_TOUT_DUR ADDRESS 0x01B8 RW
CXM_TYP0_RESP_TOUT_DUR RESET_VALUE 0xFFFFFFFF
        CXM_TYP0_RESP_TOUT_DUR BIT[31:0]

CXM_TYP0_RESP_STAT ADDRESS 0x01BC RW
CXM_TYP0_RESP_STAT RESET_VALUE 0x00000000
        CXM_TYP0_RESP_TOUT_EXP BIT[1]
        TYP0_B4_TOUT_STAT BIT[0]

CXM_WCN_PRIORITY_REG_STAT ADDRESS 0x01C0 R
CXM_WCN_PRIORITY_REG_STAT RESET_VALUE 0x00000000
        WLAN_PRIORITY_REG_SYNC BIT[1]
        BT_PRIORITY_REG_SYNC BIT[0]

CXM_RX_WCI2_MSG_TYPE0_CONTENT ADDRESS 0x01C4 R
CXM_RX_WCI2_MSG_TYPE0_CONTENT RESET_VALUE 0x00000000
        MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE1_CONTENT ADDRESS 0x01C8 R
CXM_RX_WCI2_MSG_TYPE1_CONTENT RESET_VALUE 0x00000000
        MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE2_CONTENT ADDRESS 0x01CC R
CXM_RX_WCI2_MSG_TYPE2_CONTENT RESET_VALUE 0x00000000
        MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE3_CONTENT ADDRESS 0x01D0 R
CXM_RX_WCI2_MSG_TYPE3_CONTENT RESET_VALUE 0x00000000
        MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE4_CONTENT ADDRESS 0x01D4 R
CXM_RX_WCI2_MSG_TYPE4_CONTENT RESET_VALUE 0x00000000
        MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE5_CONTENT ADDRESS 0x01D8 R
CXM_RX_WCI2_MSG_TYPE5_CONTENT RESET_VALUE 0x00000000
        MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE6_CONTENT ADDRESS 0x01DC R
CXM_RX_WCI2_MSG_TYPE6_CONTENT RESET_VALUE 0x00000000
        MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE7_CONTENT ADDRESS 0x01E0 R
CXM_RX_WCI2_MSG_TYPE7_CONTENT RESET_VALUE 0x00000000
        MESSAGE BIT[7:0]

CXM_SPARE_BITS ADDRESS 0x01E4 RW
CXM_SPARE_BITS RESET_VALUE 0x00000000
        SPARE_UART_RO BIT[17]
        SPARE_UART_RW BIT[16]
        SPARE_CXM_AHB_RW BIT[15:0]

mss_conf_bus_timeout MODULE OFFSET=MSS_TOP+0x001B0000 MAX=MSS_TOP+0x001B0FFF APRE=MSS_CONF_ SPRE=MSS_CONF_ FPRE=MSS_CONF_ BPRE=MSS_CONF_ ABPRE=MSS_CONF_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_CONF_BUS_TIMEOUT
ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
        INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000002
        NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
        LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
        INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
        INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
        INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
        SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
        SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
        BID BIT[15:13]
        PID BIT[12:8]
        MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
        SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
        SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
        SYNDHREADY BIT[31:0]

mss_combodac_comp MODULE OFFSET=MSS_TOP+0x001B2000 MAX=MSS_TOP+0x001B2FFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_COMBODAC_COMP
-- LYKAN_RPM.MSS_TOP.MSS_COMBODAC_COMP.COMBODAC_CSR

COMBODAC_CFG0_0 ADDRESS 0x0000 RW
COMBODAC_CFG0_0 RESET_VALUE 0x41948203
        CFG0 BIT[31:0]

COMBODAC_CFG1_0 ADDRESS 0x0008 RW
COMBODAC_CFG1_0 RESET_VALUE 0x0141AD00
        CFG1 BIT[31:0]

COMBODAC_CFG2_0 ADDRESS 0x0010 RW
COMBODAC_CFG2_0 RESET_VALUE 0x00000221
        CFG2 BIT[15:0]

COMBODAC_DIGVAL_EN_0 ADDRESS 0x0020 RW
COMBODAC_DIGVAL_EN_0 RESET_VALUE 0x20002000
        Q_EN BIT[31]
        QDIN BIT[29:16]
        I_EN BIT[15]
        IDIN BIT[13:0]

COMBODAC_IREF_CTRL_0 ADDRESS 0x0028 RW
COMBODAC_IREF_CTRL_0 RESET_VALUE 0x0000007E
        IREF_LATCH BIT[15]
        IREF_GAIN BIT[7:0]

COMBODAC_CAL_CTRL_0 ADDRESS 0x0030 RW
COMBODAC_CAL_CTRL_0 RESET_VALUE 0x00000020
        DAC_CAL_EN BIT[5]
        RT_CAL_CLK_EN BIT[4]
        FSM_CAL_MODE BIT[3:1]
        CAL_RESET BIT[0]

COMBODAC_CAL_STATUS_0 ADDRESS 0x0038 R
COMBODAC_CAL_STATUS_0 RESET_VALUE 0x00000046
        CAL_ANA_ERR_INT BIT[7]
        ANA_RDY BIT[6]
        CAL_SAR_DONE BIT[5]
        CAL_REF_DONE BIT[4]
        CAL_MACHINE BIT[2:1]
        ALL_DONE BIT[0]

COMBODAC_MEM_RW_CTRL_0 ADDRESS 0x0040 RW
COMBODAC_MEM_RW_CTRL_0 RESET_VALUE 0x00000000
        DBG_CAL_WDATA BIT[22:16]
        DBG_CAL_ADDR BIT[14:8]
        DBG_CAL_RM_READ BIT[3]
        DBG_CAL_R_WB BIT[2]
        DBG_CAL_PROTECT BIT[1]
        DBG_CAL_EN BIT[0]

COMBODAC_MEM_RD_DATA_0 ADDRESS 0x0048 R
COMBODAC_MEM_RD_DATA_0 RESET_VALUE 0x00000000
        DBG_CAL_RDATA BIT[6:0]

COMBODAC_RTUNE_RW_CTRL_0 ADDRESS 0x0050 RW
COMBODAC_RTUNE_RW_CTRL_0 RESET_VALUE 0x00080000
        FSM_REGS_ADDR BIT[19:16]
        RT_QFUSE_CODE BIT[15:8]
        RT_QFUSE_READY BIT[0]

COMBODAC_RTUNE_RD_DATA_0 ADDRESS 0x0058 R
COMBODAC_RTUNE_RD_DATA_0 RESET_VALUE 0x00000000
        FSM_REGS_RDATA BIT[7:0]

COMBODAC_DEBUG_INR_0 ADDRESS 0x0060 RW
COMBODAC_DEBUG_INR_0 RESET_VALUE 0x00000000
        FSM_DEBUG_INR BIT[3:0]

COMBODAC_DEBUG_OUTR_0 ADDRESS 0x0068 R
COMBODAC_DEBUG_OUTR_0 RESET_VALUE 0x00000000
        FSM_DEBUG_OUTR BIT[15:0]

COMBODAC_DEBUG_ING_0 ADDRESS 0x0070 RW
COMBODAC_DEBUG_ING_0 RESET_VALUE 0x00000000
        FSM_DEBUG_ING BIT[7:0]

COMBODAC_DEBUG_OUTG_0 ADDRESS 0x0078 R
COMBODAC_DEBUG_OUTG_0 RESET_VALUE 0x00000000
        FSM_DEBUG_OUTG BIT[13:0]

COMBODAC_TEST_CTRL_0 ADDRESS 0x0080 RW
COMBODAC_TEST_CTRL_0 RESET_VALUE 0x00000000
        ATEST_MUX_SEL BIT[13:8]
        TEST BIT[1:0]

COMBODAC_COMP_CMDS ADDRESS 0x0090 C
COMBODAC_COMP_CMDS RESET_VALUE 0x00000000
        DAC0_CAL_START BIT[2]
        DAC0_MEM_WRITE BIT[1]
        DAC0_MEM_READ BIT[0]

COMBODAC_COMP_STATUS ADDRESS 0x0094 R
COMBODAC_COMP_STATUS RESET_VALUE 0x00000000
        DAC0_MEM_WR_DONE BIT[1]
        DAC0_MEM_RD_DONE BIT[0]

COMBODAC_BIST_CFG ADDRESS 0x0098 RW
COMBODAC_BIST_CFG RESET_VALUE 0x00000000
        SIG_GEN_ENABLE BIT[31]
        SIG_GEN_TRIG BIT[30]
        SIG_GEN_CTRL BIT[17:0]

COMBODAC_COMP_CTRL ADDRESS 0x009C RW
COMBODAC_COMP_CTRL RESET_VALUE 0x00000020
        IQ_EN_IMMED BIT[5]
        GPIO_DAC_SEL BIT[4]
        GPIO_OUT_SEL BIT[3]
        GPIO_IN_SEL BIT[2]
        DAC_COMP_MODE BIT[1:0]

COMBODAC0_CLK_CFG ADDRESS 0x00A0 RW
COMBODAC0_CLK_CFG RESET_VALUE 0x00000000
        DAC0_CLK_DIV_CNT BIT[2:1]
        DAC0_CLK_EN BIT[0]

COMBODAC1_CLK_CFG ADDRESS 0x00A4 RW
COMBODAC1_CLK_CFG RESET_VALUE 0x00000000
        DAC1_CLK_DIV_CNT BIT[2:1]
        DAC1_CLK_EN BIT[0]

COMBODAC_CLK_SRC_CFG ADDRESS 0x00A8 RW
COMBODAC_CLK_SRC_CFG RESET_VALUE 0x00000000
        DAC_CLK_SWAP_EN BIT[5]
        DAC_CLK_EXT_XO_EN BIT[4]
        DAC_FCAL_CLK_SEL BIT[3:2]
        DAC_CLK_SEL BIT[1:0]

COMBODAC_TIME_CYCLE ADDRESS 0x00AC RW
COMBODAC_TIME_CYCLE RESET_VALUE 0x00000007
        FIFTY_NS_CYCLES BIT[3:0]

COMBODAC_FSM_STATE_MONIT ADDRESS 0x00B0 R
COMBODAC_FSM_STATE_MONIT RESET_VALUE 0x00000000
        CAL_FSM_STATE BIT[11:8]
        MEM_RW_FSM_STATE BIT[3:0]

COMBODAC_IREF_STATUS ADDRESS 0x00B4 R
COMBODAC_IREF_STATUS RESET_VALUE 0x00000000
        Q_EN BIT[15]
        I_EN BIT[14]
        IREF_GAIN BIT[10:0]

-- LYKAN_RPM.MSS_TOP.MSS_COMBODAC_COMP.COMBODAC_REGARRAY

COMBODAC_REGARRAYc(c):(0)-(31) ARRAY 0x00000800+0x4*c
COMBODAC_REGARRAY0 ADDRESS 0x0800 RW
COMBODAC_REGARRAY0 RESET_VALUE 0x00000000
        DATA BIT[23:0]

mss_mgpi MODULE OFFSET=MSS_TOP+0x001B3000 MAX=MSS_TOP+0x001B3127 APRE=MSS_ SPRE=MSS_ FPRE=MSS_ BPRE=MSS_ ABPRE=MSS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_MGPI
MGPI_PMIC_CONFIGn(n):(0)-(31) ARRAY 0x00000000+0x8*n
MGPI_PMIC_CONFIG0 ADDRESS 0x0000 RW
MGPI_PMIC_CONFIG0 RESET_VALUE 0x00000000
        SPARE_31_28 BIT[31:28]
        ADDR_IDX_NEG BIT[27:24]
        DATA_NEG BIT[23:16]
        SPARE_15_12 BIT[15:12]
        ADDR_IDX_POS BIT[11:8]
        DATA_POS BIT[7:0]

MGPI_CONF_STATUSn(n):(0)-(31) ARRAY 0x00000004+0x8*n
MGPI_CONF_STATUS0 ADDRESS 0x0004 RW
MGPI_CONF_STATUS0 RESET_VALUE 0xXXXXXXXX
        SPARE_31_26 BIT[31:26]
        SUCCESS_NEG BIT[25]
                THERE_HAS_NOT_BEEN_A_SUCCESSFUL_SERVICING_OF_THE_NEGATIVE_EVENT_FLAG_ON_THIS_GRFC_OR_THERE_HAS_BEEN_SUCCESS_IN_THE_PAST_BUT_NOW_A_NEW_NEG_EVENT_FLAG_HAS_BEEN_SET_BUT_NOT_SERVICED VALUE 0x0
                THERE_HAS_BEEN_A_SUCCESSFUL_SERVICE_ON_THIS_GRFC_NEGATIVE_EVENT_FLAG_AND_A_NEW_NEG_EVENT_FLAG_HAS_NOT_BEEN_SET VALUE 0x1
        SUCCESS_POS BIT[24]
                THERE_HAS_NOT_BEEN_A_SUCCESSFUL_SERVICING_OF_THE_POSITIVE_EVENT_FLAG_ON_THIS_GRFC_OR_THERE_HAS_BEEN_SUCCESS_IN_THE_PAST_BUT_NOW_A_NEW_POS_EVENT_FLAG_HAS_BEEN_SET_BUT_NOT_SERVICED VALUE 0x0
                THERE_HAS_BEEN_A_SUCCESSFUL_SERVICE_ON_THIS_GRFC_POSTITIVE_EVENT_FLAG_AND_A_NEW_POS_EVENT_FLAG_HAS_NOT_BEEN_SET VALUE 0x1
        ERROR_WRT BIT[23]
        OVERFLOW_ERROR_NEG BIT[22]
                NO_OVERFLOW_ERROR_HAS_OCCURRED VALUE 0x0
                ONE_OR_MORE_ONE_TO_ZERO_TRANSITIONS_TOOK_PLACE_ON_THIS_GRFC_WHEN_THE_NEG_EVENT_FLAG_WAS_ALREADY_SET_THIS_BIT_IS_SET_BY_HARDWARE_AND_CLEARED_BY_SW_AS_DETAILED_ABOVE VALUE 0x1
        OVERFLOW_ERROR_POS BIT[21]
                NO_OVERFLOW_ERROR_HAS_OCCURRED VALUE 0x0
                ONE_OR_MORE_ZERO_TO_ONE_TRANSITIONS_TOOK_PLACE_ON_THIS_GRFC_WHEN_THE_POS_EVENT_FLAG_WAS_ALREADY_SET_THIS_BIT_IS_SET_BY_HARDWARE_AND_CLEARED_BY_SW_AS_DETAILED_ABOVE VALUE 0x1
        DUAL_EDGE_ERROR BIT[20]
                DUAL_EDGE_ERR_EN_IS_SET_TO_ZERO_OR_A_DUAL_EDGE_ERROR_HAS_NOT_OCCURRED VALUE 0x0
                DUAL_EDGE_ERR_EN_IS_SET_TO_ONE_AND_A_DUAL_EDGE_ERROR_HAS_OCCURRED VALUE 0x1
        EVENT_WRT BIT[19]
        SPARE_18 BIT[18]
        NEG_EVENT_FLAG BIT[17]
                INDICATES_THERE_HAS_NOT_BEEN_A_ONE_TO_ZERO_TRANSITION_ON_THIS_GRFC_OR_THIS_EVENT_HAS_ALREADY_BEEN_SERVICED_AND_THE_FLAGED_CLEARED VALUE 0x0
                INDICATES_THERE_HAS_BEEN_A_ONE_TO_ZERO_TRANSITION_ON_THIS_GRFC_THIS_GRFC_IS_CURRENTLY_BEING_SERVICED_OR_IS_WAITING_FOR_SERVICE VALUE 0x1
        POS_EVENT_FLAG BIT[16]
                INDICATES_THERE_HAS_NOT_BEEN_A_ZERO_TO_ONE_TRANSITION_ON_THIS_GRFC_OR_THIS_EVENT_HAS_ALREADY_BEEN_SERVICED_AND_THE_FLAGED_CLEARED VALUE 0x0
                INDICATES_THERE_HAS_BEEN_A_ZERO_TO_ONE_TRANSITION_ON_THIS_GRFC_THIS_GRFC_IS_CURRENTLY_BEING_SERVICED_OR_IS_WAITING_FOR_SERVICE VALUE 0x1
        SPARE_15_12 BIT[15:13]
        NEXT_GRFC BIT[12:8]
        SPARE_7_6 BIT[7:6]
        INTERRUPT_EN BIT[5]
                DO_NOT_GENERATE_ERROR_INTERRUPTS_ON_THIS_GRFC_A_VALUE_OF_ZERO_DOES_NOT_PREVENT_THE_RECORDING_OF_THE_ERROR_EVENT_IN_THIS_REGISTER VALUE 0x0
                ALLOW_GENERATION_OF_ERROR_INTERRUPTS_ON_THIS_GRFC VALUE 0x1
        DUAL_EDGE_ERR_EN BIT[4]
                A_CONDITION_UNDER_WHICH_BOTH_THE_POS_EVEN_FLAG_AND_THE_NEG_EVENT_FLAG_ARE_SET_IS_NOT_CONSIDERED_AN_ERROR VALUE 0x0
                THE_ABOVE_CONDITION_IS_CONSIDERED_A_DUAL_EDGE_ERROR VALUE 0x1
        SPARE_3_2 BIT[3:2]
        GRFC_NEG_EN BIT[1]
                DISABLE_HAS_THE_EFFECT_OF_PREVENTING_THIS_GRFC_S_POSITIVE_TRANSITION_EVENT_FLAG_FROM_BEING_SET_DOES_NOT_PREVENT_THE_SERVICING_OF_A_FLAG_ALREADY_SET VALUE 0x0
                ENABLE_ENABLES_THE_SETTING_OF_THIS_GRFC_S_POSITIVE_TRANSITION_EVENT_FLAG VALUE 0x1
        GRFC_POS_EN BIT[0]
                DISABLE_HAS_THE_EFFECT_OF_PREVENTING_THIS_GRFC_S_POSITIVE_TRANSITION_EVENT_FLAG_FROM_BEING_SET_DOES_NOT_PREVENT_THE_SERVICING_OF_A_FLAG_ALREADY_SET VALUE 0x0
                ENABLE_ENABLES_THE_SETTING_OF_THIS_GRFC_S_POSITIVE_TRANSITION_EVENT_FLAG VALUE 0x1

MGPI_MASTER_CSR ADDRESS 0x0100 RW
MGPI_MASTER_CSR RESET_VALUE 0x00000000
        SPARE_31_TO_21 BIT[31:21]
        GRFC_CUR BIT[20:16]
        SPARE_15_TO_12 BIT[15:13]
        GRFC_START BIT[12:8]
        SPARE_7 BIT[7]
        MGPI_IRQ BIT[6]
                MGPI_IRQ_IS_NOT_ASSERTED VALUE 0x0
                ONE_OR_MORE_ERROR_FLAGS_ARE_SET_AND_ENABLED_TO_GENERATE_AN_INTERRUPT VALUE 0x1
        MGPI_ERROR BIT[5]
                NO_ERROR_FLAGS_SET VALUE 0x0
                ONE_OR_MORE_ERROR_FLAGS_ARE_SET VALUE 0x1
        MGPI_ACTIVE BIT[4]
                NO_EVENT_FLAGS_ARE_SET_MGPI_IS_IDLE VALUE 0x0
                ONE_OR_MORE_EVENT_FLAGS_ARE_SET VALUE 0x1
        SPARE_3 BIT[3]
        PRIORITY_EN BIT[2]
                SERVICE_GRFC_EVENTS_IN_ROUND_ROBIN_ORDER VALUE 0x0
                SERVICE_GRFC_EVENTS_IN_PRIORITY_ORDER VALUE 0x1
        MGPI_RESET BIT[1]
                NO_RESET VALUE 0x0
                RESET VALUE 0x1
        MGPI_ENABLE BIT[0]
                DISABLE_HAS_THE_EFFECT_OF_PREVENTING_ANY_EVENT_FLAGS_FROM_BEING_SET_AS_WELL_AS_PREVENTING_ANY_EXISTING_EVENT_FLAGS_FROM_BEING_SERVICED_DOES_NOT_CLEAR_ANY_EVENT_FLAGS_NOR_ERROR_FLAGS VALUE 0x0
                ENABLE_ENABLES_THE_SETTING_AND_SERVICING_OF_EVENT_FLAGS VALUE 0x1

MGPI_HW_VERSION ADDRESS 0x0104 R
MGPI_HW_VERSION RESET_VALUE 0x10000000
        MPGI_HW_VERSION BIT[31:0]

MGPI_RESERVED ADDRESS 0x0108 RW
MGPI_RESERVED RESET_VALUE 0x00000000
        SPARE_31_0 BIT[31:0]

mss_crypto_top MODULE OFFSET=MSS_TOP+0x001C0000 MAX=MSS_TOP+0x001FFFFF APRE=MSS_ SPRE=MSS_ FPRE=MSS_ BPRE=MSS_ ABPRE=MSS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_CRYPTO_TOP
-- LYKAN_RPM.MSS_TOP.MSS_CRYPTO_TOP.CRYPTO

CRYPTO_VERSION ADDRESS 0x3A000 R
CRYPTO_VERSION RESET_VALUE 0x05030003
        MAJ_VER BIT[31:24]
        MIN_VER BIT[23:16]
        STEP_VER BIT[15:0]

CRYPTO_DATA_INn(n):(0)-(3) ARRAY 0x0003A010+0x4*n
CRYPTO_DATA_IN0 ADDRESS 0x3A010 W
CRYPTO_DATA_IN0 RESET_VALUE 0x00000000
        DATA_IN BIT[31:0]

CRYPTO_DATA_OUTn(n):(0)-(3) ARRAY 0x0003A020+0x4*n
CRYPTO_DATA_OUT0 ADDRESS 0x3A020 R
CRYPTO_DATA_OUT0 RESET_VALUE 0x00000000
        DATA_OUT BIT[31:0]

CRYPTO_STATUS ADDRESS 0x3A100 RW
CRYPTO_STATUS RESET_VALUE 0xXXXXXXXX
        MAC_FAILED BIT[31]
        DOUT_SIZE_AVAIL BIT[30:26]
        DIN_SIZE_AVAIL BIT[25:21]
        HSD_ERR BIT[20]
        ACCESS_VIOL BIT[19]
        PIPE_ACTIVE_ERR BIT[18]
        CFG_CHNG_ERR BIT[17]
        DOUT_ERR BIT[16]
        DIN_ERR BIT[15]
        AXI_ERR BIT[14]
        CRYPTO_STATE BIT[13:10]
                IDLE VALUE 0x0
                LOCKED VALUE 0x1
                LOAD_ENCR_PIPE_KEYS VALUE 0x2
                LOAD_AUTH_PIPE_KEYS VALUE 0x3
                GO_RECEIVED VALUE 0x4
                PROCESSING VALUE 0x5
                RESULTS_DUMP VALUE 0x6
                RESULTS_DUMP_PAD VALUE 0x7
                CONTEXT_CLEARING VALUE 0x8
                FINAL_READS VALUE 0x9
                UNLOCKING VALUE 0xA
        ENCR_BUSY BIT[9]
        AUTH_BUSY BIT[8]
        DOUT_INTR BIT[7]
        DIN_INTR BIT[6]
        OP_DONE_INTR BIT[5]
        ERR_INTR BIT[4]
        DOUT_RDY BIT[3]
        DIN_RDY BIT[2]
        OPERATION_DONE BIT[1]
        SW_ERR BIT[0]

CRYPTO_STATUS2 ADDRESS 0x3A104 RW
CRYPTO_STATUS2 RESET_VALUE 0xX000000X
        BIST_ERROR BIT[31]
        BIST_BUSY BIT[30]
        AXI_EXTRA BIT[1]
        LOCKED BIT[0]

CRYPTO_BIST_STATUS ADDRESS 0x3A114 R
CRYPTO_BIST_STATUS RESET_VALUE 0x00000XXX
        BIST_HMAC_SHA_2_ERR BIT[11]
        BIST_HMAC_SHA_1_ERR BIT[10]
        BIST_CCM_AES_256_DEC_ERR BIT[9]
        BIST_CCM_AES_256_ENC_ERR BIT[8]
        BIST_CMAC_AES_256_ERR BIT[7]
        BIST_CMAC_AES_128_ERR BIT[6]
        BIST_TDES_DEC_ERR BIT[5]
        BIST_TDES_ENC_ERR BIT[4]
        BIST_AES_256_DEC_ERR BIT[3]
        BIST_AES_256_ENC_ERR BIT[2]
        BIST_AES_128_DEC_ERR BIT[1]
        BIST_AES_128_ENC_ERR BIT[0]

CRYPTO_BIST_FINISH ADDRESS 0x3A118 R
CRYPTO_BIST_FINISH RESET_VALUE 0x00000XXX
        BIST_HMAC_SHA_2_FIN BIT[11]
        BIST_HMAC_SHA_1_FIN BIT[10]
        BIST_CCM_AES_256_DEC_FIN BIT[9]
        BIST_CCM_AES_256_ENC_FIN BIT[8]
        BIST_CMAC_AES_256_FIN BIT[7]
        BIST_CMAC_AES_128_FIN BIT[6]
        BIST_TDES_DEC_FIN BIT[5]
        BIST_TDES_ENC_FIN BIT[4]
        BIST_AES_256_DEC_FIN BIT[3]
        BIST_AES_256_ENC_FIN BIT[2]
        BIST_AES_128_DEC_FIN BIT[1]
        BIST_AES_128_ENC_FIN BIT[0]

CRYPTO_ENGINES_AVAIL ADDRESS 0x3A108 R
CRYPTO_ENGINES_AVAIL RESET_VALUE 0xXXXXXXXX
        ZUC_ENABLE BIT[28]
        AUTH_ZUC_SEL BIT[27]
        ENCR_ZUC_SEL BIT[26]
        MAX_AXI_RD_BEATS BIT[25:19]
        MAX_AXI_WR_BEATS BIT[18:13]
        NUM_BAM_PIPE_SETS BIT[12:9]
        AUTH_KASUMI_SEL BIT[8]
        AUTH_SNOW3G_SEL BIT[7]
        AUTH_AES_SEL BIT[6]
        AUTH_SHA512_SEL BIT[5]
        AUTH_SHA_SEL BIT[4]
        ENCR_KASUMI_SEL BIT[3]
        ENCR_SNOW3G_SEL BIT[2]
        ENCR_DES_SEL BIT[1]
        ENCR_AES_SEL BIT[0]

CRYPTO_FIFO_SIZES ADDRESS 0x3A10C R
CRYPTO_FIFO_SIZES RESET_VALUE 0x0000XXXX
        ENG_DOUT_FIFO_DEPTH BIT[15:8]
        ENG_DIN_FIFO_DEPTH BIT[7:0]

CRYPTO_SEG_SIZE ADDRESS 0x3A110 RW
CRYPTO_SEG_SIZE RESET_VALUE 0x00000000
        SEG_SIZE BIT[31:0]

CRYPTO_GOPROC ADDRESS 0x3A120 W
CRYPTO_GOPROC RESET_VALUE 0x00000000
        RESULTS_DUMP BIT[2]
        CLR_CNTXT BIT[1]
        GO BIT[0]

CRYPTO_GOPROC_QC_KEY ADDRESS 0x3B000 W
CRYPTO_GOPROC_QC_KEY RESET_VALUE 0x00000000
        RESULTS_DUMP BIT[2]
        CLR_CNTXT BIT[1]
        GO BIT[0]

CRYPTO_GOPROC_OEM_KEY ADDRESS 0x3C000 W
CRYPTO_GOPROC_OEM_KEY RESET_VALUE 0x00000000
        RESULTS_DUMP BIT[2]
        CLR_CNTXT BIT[1]
        GO BIT[0]

CRYPTO_ENCR_SEG_CFG ADDRESS 0x3A200 RW
CRYPTO_ENCR_SEG_CFG RESET_VALUE 0x00000000
        ODD_KEY_SEL BIT[18]
                EVEN VALUE 0x0
                ODD VALUE 0x1
        KEYSTREAM_ENABLE BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        F8_DIRECTION BIT[16]
                UPLINK VALUE 0x0
                DOWNLINK VALUE 0x1
        USE_PIPE_KEY_ENCR BIT[15]
                USE_KEY_REGISTERS VALUE 0x0
                USE_PIPE_KEY VALUE 0x1
        USE_HW_KEY_ENCR BIT[14]
                USE_KEY_REGISTERS VALUE 0x0
                USE_HW_KEY VALUE 0x1
        LAST BIT[13]
        CNTR_ALG BIT[12:11]
                NIST_800_32A VALUE 0x0
        ENCODE BIT[10]
        ENCR_MODE BIT[9:6]
                ECB VALUE 0x0
                CBC VALUE 0x1
                CTR VALUE 0x2
                XTS VALUE 0x3
                CCM VALUE 0x4
                IDSA VALUE 0x5
        ENCR_KEY_SZ BIT[5:3]
                SINGLE_DES VALUE 0x0
                TRIPLE_DES VALUE 0x1
                AES128 VALUE 0x0
                AES256 VALUE 0x2
        ENCR_ALG BIT[2:0]
                NONE VALUE 0x0
                DES VALUE 0x1
                AES VALUE 0x2
                KASUMI VALUE 0x4
                SNOW3G VALUE 0x5
                ZUC VALUE 0x6

CRYPTO_ENCR_SEG_SIZE ADDRESS 0x3A204 RW
CRYPTO_ENCR_SEG_SIZE RESET_VALUE 0x00000000
        ENCR_SIZE BIT[31:0]

CRYPTO_ENCR_SEG_START ADDRESS 0x3A208 RW
CRYPTO_ENCR_SEG_START RESET_VALUE 0x00000000
        ENCR_START BIT[31:0]

CRYPTO_ENCR_KEYn(n):(0)-(7) ARRAY 0x0003D000+0x4*n
CRYPTO_ENCR_KEY0 ADDRESS 0x3D000 W
CRYPTO_ENCR_KEY0 RESET_VALUE 0x00000000
        CRYPTO_ENCR_KEY BIT[31:0]

CRYPTO_ENCR_XTS_KEYn(n):(0)-(7) ARRAY 0x0003D020+0x4*n
CRYPTO_ENCR_XTS_KEY0 ADDRESS 0x3D020 W
CRYPTO_ENCR_XTS_KEY0 RESET_VALUE 0x00000000
        CRYPTO_ENCR_XTS_KEY BIT[31:0]

CRYPTO_ENCR_CNTR0_IV0 ADDRESS 0x3A20C RW
CRYPTO_ENCR_CNTR0_IV0 RESET_VALUE 0x00000000
        CRYPTO_CNTR0_IV0 BIT[31:0]

CRYPTO_ENCR_CNTR1_IV1 ADDRESS 0x3A210 RW
CRYPTO_ENCR_CNTR1_IV1 RESET_VALUE 0x00000000
        CRYPTO_CNTR1_IV1 BIT[31:0]

CRYPTO_ENCR_CNTR2_IV2 ADDRESS 0x3A214 RW
CRYPTO_ENCR_CNTR2_IV2 RESET_VALUE 0x00000000
        CRYPTO_CNTR2_IV2 BIT[31:0]

CRYPTO_ENCR_CNTR3_IV3 ADDRESS 0x3A218 RW
CRYPTO_ENCR_CNTR3_IV3 RESET_VALUE 0x00000000
        CRYPTO_CNTR3_IV3 BIT[31:0]

CRYPTO_ENCR_CNTR_MASK ADDRESS 0x3A21C RW
CRYPTO_ENCR_CNTR_MASK RESET_VALUE 0xFFFFFFFF
        CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CNTR_MASK2 ADDRESS 0x3A234 RW
CRYPTO_ENCR_CNTR_MASK2 RESET_VALUE 0x00000000
        CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CNTR_MASK1 ADDRESS 0x3A238 RW
CRYPTO_ENCR_CNTR_MASK1 RESET_VALUE 0x00000000
        CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CNTR_MASK0 ADDRESS 0x3A23C RW
CRYPTO_ENCR_CNTR_MASK0 RESET_VALUE 0x00000000
        CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CCM_INIT_CNTRn(n):(0)-(3) ARRAY 0x0003A220+0x4*n
CRYPTO_ENCR_CCM_INIT_CNTR0 ADDRESS 0x3A220 RW
CRYPTO_ENCR_CCM_INIT_CNTR0 RESET_VALUE 0x00000000
        CCM_INIT_CNTR BIT[31:0]

CRYPTO_ENCR_XTS_DU_SIZE ADDRESS 0x3A230 RW
CRYPTO_ENCR_XTS_DU_SIZE RESET_VALUE 0x00000200
        DU_SIZE BIT[19:0]

CRYPTO_AUTH_SEG_CFG ADDRESS 0x3A300 RW
CRYPTO_AUTH_SEG_CFG RESET_VALUE 0x00000000
        COMP_EXP_MAC BIT[24]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        F9_DIRECTION BIT[23]
                UPLINK VALUE 0x0
                DOWNLINK VALUE 0x1
        AUTH_NONCE_NUM_WORDS BIT[22:20]
        USE_PIPE_KEY_AUTH BIT[19]
                USE_KEY_REGISTERS VALUE 0x0
                USE_PIPE_KEY VALUE 0x1
        USE_HW_KEY_AUTH BIT[18]
                USE_KEY_REGISTERS VALUE 0x0
                USE_HW_KEY VALUE 0x1
        FIRST BIT[17]
        LAST BIT[16]
        AUTH_POS BIT[15:14]
                BEFORE_ENCRYPTION VALUE 0x0
                AFTER_ENCRYPTION VALUE 0x1
        AUTH_SIZE BIT[13:9]
                SHA1 VALUE 0x00
                SHA256 VALUE 0x01
                ENUM_1_BYTES VALUE 0x00
                ENUM_2_BYTES VALUE 0x01
                ENUM_3_BYTES VALUE 0x02
                ENUM_4_BYTES VALUE 0x03
                ENUM_5_BYTES VALUE 0x04
                ENUM_6_BYTES VALUE 0x05
                ENUM_7_BYTES VALUE 0x06
                ENUM_8_BYTES VALUE 0x07
                ENUM_9_BYTES VALUE 0x08
                ENUM_10_BYTES VALUE 0x09
                ENUM_11_BYTES VALUE 0x0A
                ENUM_12_BYTES VALUE 0x0B
                ENUM_13_BYTES VALUE 0x0C
                ENUM_14_BYTES VALUE 0x0D
                ENUM_15_BYTES VALUE 0x0E
                ENUM_16_BYTES VALUE 0x0F
        AUTH_MODE BIT[8:6]
                HASH VALUE 0x0
                HMAC VALUE 0x1
                CCM VALUE 0x0
                CMAC VALUE 0x1
        AUTH_KEY_SZ BIT[5:3]
                AES128 VALUE 0x0
                AES256 VALUE 0x2
        AUTH_ALG BIT[2:0]
                NONE VALUE 0x0
                SHA VALUE 0x1
                AES VALUE 0x2
                KASUMI VALUE 0x3
                SNOW3G VALUE 0x4
                ZUC VALUE 0x5

CRYPTO_AUTH_SEG_SIZE ADDRESS 0x3A304 RW
CRYPTO_AUTH_SEG_SIZE RESET_VALUE 0x00000000
        AUTH_SIZE BIT[31:0]

CRYPTO_AUTH_SEG_START ADDRESS 0x3A308 RW
CRYPTO_AUTH_SEG_START RESET_VALUE 0x00000000
        AUTH_START BIT[31:0]

CRYPTO_AUTH_KEYn(n):(0)-(15) ARRAY 0x0003D040+0x4*n
CRYPTO_AUTH_KEY0 ADDRESS 0x3D040 W
CRYPTO_AUTH_KEY0 RESET_VALUE 0x00000000
        CRYPTO_AUTH_KEY BIT[31:0]

CRYPTO_AUTH_IVn(n):(0)-(7) ARRAY 0x0003A310+0x4*n
CRYPTO_AUTH_IV0 ADDRESS 0x3A310 RW
CRYPTO_AUTH_IV0 RESET_VALUE 0x00000000
        AUTH_IVN BIT[31:0]

CRYPTO_AUTH_INFO_NONCEn(n):(0)-(3) ARRAY 0x0003A350+0x4*n
CRYPTO_AUTH_INFO_NONCE0 ADDRESS 0x3A350 RW
CRYPTO_AUTH_INFO_NONCE0 RESET_VALUE 0x00000000
        CTRL_INFO_NONCE BIT[31:0]

CRYPTO_AUTH_BYTECNT0 ADDRESS 0x3A390 RW
CRYPTO_AUTH_BYTECNT0 RESET_VALUE 0x00000000
        AUTH_BYTECNT0 BIT[31:0]

CRYPTO_AUTH_BYTECNT1 ADDRESS 0x3A394 RW
CRYPTO_AUTH_BYTECNT1 RESET_VALUE 0x00000000
        AUTH_BYTECNT1 BIT[31:0]

CRYPTO_AUTH_EXP_MACn(n):(0)-(7) ARRAY 0x0003A3A0+0x4*n
CRYPTO_AUTH_EXP_MAC0 ADDRESS 0x3A3A0 RW
CRYPTO_AUTH_EXP_MAC0 RESET_VALUE 0x00000000
        EXP_MAC BIT[31:0]

CRYPTO_CONFIG ADDRESS 0x3A400 RW
CRYPTO_CONFIG RESET_VALUE 0x000E001F
        REQ_SIZE BIT[20:17]
                ENUM_1_BEAT VALUE 0x0
                ENUM_2_BEATS VALUE 0x1
                ENUM_3_BEATS VALUE 0x2
                ENUM_4_BEATS VALUE 0x3
                ENUM_5_BEATS VALUE 0x4
                ENUM_6_BEATS VALUE 0x5
                ENUM_7_BEATS VALUE 0x6
                ENUM_8_BEATS VALUE 0x7
                ENUM_9_BEATS VALUE 0x8
                ENUM_10_BEATS VALUE 0x9
                ENUM_11_BEATS VALUE 0xA
                ENUM_12_BEATS VALUE 0xB
                ENUM_13_BEATS VALUE 0xC
                ENUM_14_BEATS VALUE 0xD
                ENUM_15_BEATS VALUE 0xE
                ENUM_16_BEATS VALUE 0xF
        MAX_QUEUED_REQS BIT[16:14]
                ENUM_1_REQS VALUE 0x0
                ENUM_2_REQS VALUE 0x1
                ENUM_3_REQS VALUE 0x2
        IRQ_ENABLE BIT[13:10]
        LITTLE_ENDIAN_MODE BIT[9]
        PIPE_SET_SELECT BIT[8:5]
        HIGH_SPD_DATA_EN_N BIT[4]
        MASK_DOUT_INTR BIT[3]
        MASK_DIN_INTR BIT[2]
        MASK_OP_DONE_INTR BIT[1]
        MASK_ERR_INTR BIT[0]

CRYPTO_DEBUG_ENABLE ADDRESS 0x3F000 RW
CRYPTO_DEBUG_ENABLE RESET_VALUE 0x00000000
        DBG_EN BIT[9]
        MAXI2AXI_DBG_SEL BIT[8:6]
        DBG_SEL BIT[5:0]
                DEBUG_DISABLED VALUE 0x00
                AUTH_STATE VALUE 0x01
                ENCR_STATE VALUE 0x02
                HSD_CTRL_STATE VALUE 0x03
                HSD_DIN_SEG_CNTR VALUE 0x04
                HSD_DOUT_SEG_CNTR VALUE 0x05
                HSD_DIN_PIPE_AVAIL VALUE 0x06
                HSD_DOUT_PIPE_AVAIL VALUE 0x07
                AXI_STATE VALUE 0x08
                ENCR_DES_SEG_CNTR VALUE 0x09
                ENCR_DES_TOTAL_CNTR VALUE 0x0A
                ENCR_AES_SEG_CNTR VALUE 0x0B
                ENCR_AES_DU_CNTR VALUE 0x0C
                ENCR_AES_TOTAL_CNTR VALUE 0x0D
                ENCR_F8_SEG_CNTR VALUE 0x0E
                ENCR_F8_TOTAL_CNTR VALUE 0x0F
                ENCR_RND_CNTRS VALUE 0x10
                AUTH_AES_SEG_CNTR VALUE 0x11
                AUTH_AES_TOTAL_CNTR VALUE 0x12
                AUTH_PAD_SEG_CNTR VALUE 0x13
                AUTH_PAD_TOTAL_CNTR VALUE 0x14
                AUTH_F9_SEG_CNTR VALUE 0x15
                AUTH_F9_TOTAL_CNTR VALUE 0x16
                AUTH_RND_CNTRS VALUE 0x17
                ENCR_FIFO_LEVELS VALUE 0x18
                AUTH_FIFO_LEVELS VALUE 0x19
                ENGINE_FIFO_LEVELS VALUE 0x1A
                AHB2AHB_SLAVE VALUE 0x1B
                AHB2AHB_MASTER VALUE 0x1C
                MAXI2AXI_DBG VALUE 0x1D
                BIST VALUE 0x1F

CRYPTO_DEBUG ADDRESS 0x3F004 R
CRYPTO_DEBUG RESET_VALUE 0x00000000
        DEBUG_DISABLED BIT[31:0]

CRYPTO_PWR_CTRL ADDRESS 0x3F008 RW
CRYPTO_PWR_CTRL RESET_VALUE 0x00000000
        AUTO_SHUTDOWN_EN BIT[0]

-- LYKAN_RPM.MSS_TOP.MSS_CRYPTO_TOP.BAM

CRYPTO_BAM_CTRL ADDRESS 0x4000 RW
CRYPTO_BAM_CTRL RESET_VALUE 0x00020000
        BAM_MESS_ONLY_CANCEL_WB BIT[20]
        CACHE_MISS_ERR_RESP_EN BIT[19]
        LOCAL_CLK_GATING BIT[18:17]
        IBC_DISABLE BIT[16]
        BAM_CACHED_DESC_STORE BIT[15]
        BAM_DESC_CACHE_SEL BIT[14:13]
        BAM_TESTBUS_SEL BIT[11:5]
        BAM_EN_ACCUM BIT[4]
        BAM_EN BIT[1]
        BAM_SW_RST BIT[0]

CRYPTO_BAM_TIMER ADDRESS 0x4040 R
CRYPTO_BAM_TIMER RESET_VALUE 0x00000000
        TIMER BIT[15:0]

CRYPTO_BAM_TIMER_CTRL ADDRESS 0x4044 RW
CRYPTO_BAM_TIMER_CTRL RESET_VALUE 0x00000000
        TIMER_RST BIT[31]
        TIMER_RUN BIT[30]
        TIMER_MODE BIT[29]
        TIMER_TRSHLD BIT[15:0]

CRYPTO_BAM_DESC_CNT_TRSHLD ADDRESS 0x4008 RW
CRYPTO_BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
        CNT_TRSHLD BIT[15:0]

CRYPTO_BAM_IRQ_STTS ADDRESS 0x4014 R
CRYPTO_BAM_IRQ_STTS RESET_VALUE 0x00000000
        BAM_TIMER_IRQ BIT[4]
        BAM_EMPTY_IRQ BIT[3]
        BAM_ERROR_IRQ BIT[2]
        BAM_HRESP_ERR_IRQ BIT[1]

CRYPTO_BAM_IRQ_CLR ADDRESS 0x4018 W
CRYPTO_BAM_IRQ_CLR RESET_VALUE 0x00000000
        BAM_TIMER_CLR BIT[4]
        BAM_EMPTY_CLR BIT[3]
        BAM_ERROR_CLR BIT[2]
        BAM_HRESP_ERR_CLR BIT[1]

CRYPTO_BAM_IRQ_EN ADDRESS 0x401C RW
CRYPTO_BAM_IRQ_EN RESET_VALUE 0x00000000
        BAM_TIMER_EN BIT[4]
        BAM_EMPTY_EN BIT[3]
        BAM_ERROR_EN BIT[2]
        BAM_HRESP_ERR_EN BIT[1]

CRYPTO_BAM_CNFG_BITS ADDRESS 0x407C RW
CRYPTO_BAM_CNFG_BITS RESET_VALUE 0x00000000
        AOS_OVERFLOW_PRVNT BIT[31]
        MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
        MULTIPLE_EVENTS_SIZE_EN BIT[29]
        BAM_ZLT_W_CD_SUPPORT BIT[28]
        BAM_CD_ENABLE BIT[27]
        BAM_AU_ACCUMED BIT[26]
        BAM_PSM_P_HD_DATA BIT[25]
        BAM_REG_P_EN BIT[24]
        BAM_WB_DSC_AVL_P_RST BIT[23]
        BAM_WB_RETR_SVPNT BIT[22]
        BAM_WB_CSW_ACK_IDL BIT[21]
        BAM_WB_BLK_CSW BIT[20]
        BAM_WB_P_RES BIT[19]
        BAM_SI_P_RES BIT[18]
        BAM_AU_P_RES BIT[17]
        BAM_PSM_P_RES BIT[16]
        BAM_PSM_CSW_REQ BIT[15]
        BAM_SB_CLK_REQ BIT[14]
        BAM_IBC_DISABLE BIT[13]
        BAM_NO_EXT_P_RST BIT[12]
        BAM_FULL_PIPE BIT[11]
        BAM_ADML_SYNC_BRIDGE BIT[3]
        BAM_PIPE_CNFG BIT[2]
        BAM_ADML_DEEP_CONS_FIFO BIT[1]
        BAM_ADML_INCR4_EN_N BIT[0]

CRYPTO_BAM_CNFG_BITS_2 ADDRESS 0x4084 RW
CRYPTO_BAM_CNFG_BITS_2 RESET_VALUE 0x0000000F
        SUP_GRP_LOCKER_RST_SUPPORT BIT[3]
        ACTIVE_PIPE_RST_SUPPORT BIT[2]
        NO_SW_OFFSET_REVERT_BACK BIT[1]
        CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

CRYPTO_BAM_REVISION ADDRESS 0x5000 R
CRYPTO_BAM_REVISION RESET_VALUE 0xXXXXXXXX
        INACTIV_TMR_BASE BIT[31:24]
        CMD_DESC_EN BIT[23]
        DESC_CACHE_DEPTH BIT[22:21]
        NUM_INACTIV_TMRS BIT[20]
        INACTIV_TMRS_EXST BIT[19]
        HIGH_FREQUENCY_BAM BIT[18]
        BAM_HAS_NO_BYPASS BIT[17]
        SECURED BIT[16]
        USE_VMIDMT BIT[15]
        AXI_ACTIVE BIT[14]
        CE_BUFFER_SIZE BIT[13:12]
        NUM_EES BIT[11:8]
        REVISION BIT[7:0]

CRYPTO_BAM_SW_VERSION ADDRESS 0x5004 R
CRYPTO_BAM_SW_VERSION RESET_VALUE 0x10070004
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

CRYPTO_BAM_NUM_PIPES ADDRESS 0x5008 R
CRYPTO_BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
        BAM_NON_PIPE_GRP BIT[31:24]
        PERIPH_NON_PIPE_GRP BIT[23:16]
        BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
        BAM_NUM_PIPES BIT[7:0]

CRYPTO_BAM_TEST_BUS_SEL ADDRESS 0x5010 RW
CRYPTO_BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
        SW_EVENTS_ZERO BIT[21]
        SW_EVENTS_SEL BIT[20:19]
        BAM_DATA_ERASE BIT[18]
        BAM_DATA_FLUSH BIT[17]
        BAM_CLK_ALWAYS_ON BIT[16]
        BAM_TESTBUS_SEL BIT[6:0]

CRYPTO_BAM_TEST_BUS_REG ADDRESS 0x5014 R
CRYPTO_BAM_TEST_BUS_REG RESET_VALUE 0x00000000
        BAM_TESTBUS_REG BIT[31:0]

CRYPTO_BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x5024 R
CRYPTO_BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
        BAM_ERR_HVMID BIT[22:18]
        BAM_ERR_DIRECT_MODE BIT[17]
        BAM_ERR_HCID BIT[16:12]
        BAM_ERR_HPROT BIT[11:8]
        BAM_ERR_HBURST BIT[7:5]
        BAM_ERR_HSIZE BIT[4:3]
        BAM_ERR_HWRITE BIT[2]
        BAM_ERR_HTRANS BIT[1:0]

CRYPTO_BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x5028 R
CRYPTO_BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

CRYPTO_BAM_AHB_MASTER_ERR_DATA ADDRESS 0x502C R
CRYPTO_BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
        BAM_ERR_DATA BIT[31:0]

CRYPTO_BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x5100 R
CRYPTO_BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

CRYPTO_BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x5104 R
CRYPTO_BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[3:0]

CRYPTO_BAM_TRUST_REG ADDRESS 0x6000 RW
CRYPTO_BAM_TRUST_REG RESET_VALUE 0x00000000
        LOCK_EE_CTRL BIT[13]
        BAM_VMID BIT[12:8]
        BAM_RST_BLOCK BIT[7]
        BAM_EE BIT[2:0]

CRYPTO_BAM_P_TRUST_REGn(n):(0)-(1) ARRAY 0x00006020+0x4*n
CRYPTO_BAM_P_TRUST_REG0 ADDRESS 0x6020 RW
CRYPTO_BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
        BAM_P_VMID BIT[12:8]
        BAM_P_SUP_GROUP BIT[7:3]
        BAM_P_EE BIT[2:0]

CRYPTO_BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00007000+0x1000*n
CRYPTO_BAM_IRQ_SRCS_EE0 ADDRESS 0x7000 R
CRYPTO_BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

CRYPTO_BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00007004+0x1000*n
CRYPTO_BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x7004 RW
CRYPTO_BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00007008+0x1000*n
CRYPTO_BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x7008 R
CRYPTO_BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

CRYPTO_BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000700C+0x1000*n
CRYPTO_BAM_PIPE_ATTR_EE0 ADDRESS 0x700C R
CRYPTO_BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
        BAM_ENABLED BIT[31]
        P_ATTR BIT[30:0]

CRYPTO_BAM_IRQ_SRCS ADDRESS 0x7010 R
CRYPTO_BAM_IRQ_SRCS RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

CRYPTO_BAM_IRQ_SRCS_MSK ADDRESS 0x7014 RW
CRYPTO_BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

CRYPTO_BAM_IRQ_SRCS_UNMASKED ADDRESS 0x7018 R
CRYPTO_BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

CRYPTO_BAM_P_CTRLn(n):(0)-(1) ARRAY 0x00017000+0x1000*n
CRYPTO_BAM_P_CTRL0 ADDRESS 0x17000 RW
CRYPTO_BAM_P_CTRL0 RESET_VALUE 0x00000000
        P_LOCK_GROUP BIT[20:16]
        P_WRITE_NWD BIT[11]
        P_PREFETCH_LIMIT BIT[10:9]
        P_AUTO_EOB_SEL BIT[8:7]
        P_AUTO_EOB BIT[6]
        P_SYS_MODE BIT[5]
        P_SYS_STRM BIT[4]
        P_DIRECTION BIT[3]
        P_EN BIT[1]

CRYPTO_BAM_P_RSTn(n):(0)-(1) ARRAY 0x00017004+0x1000*n
CRYPTO_BAM_P_RST0 ADDRESS 0x17004 W
CRYPTO_BAM_P_RST0 RESET_VALUE 0x00000000
        P_SW_RST BIT[0]

CRYPTO_BAM_P_HALTn(n):(0)-(1) ARRAY 0x00017008+0x1000*n
CRYPTO_BAM_P_HALT0 ADDRESS 0x17008 RW
CRYPTO_BAM_P_HALT0 RESET_VALUE 0x00000008
        P_FORCE_DESC_FIFO_FULL BIT[4]
        P_PIPE_EMPTY BIT[3]
        P_LAST_DESC_ZLT BIT[2]
        P_PROD_HALTED BIT[1]
        P_HALT BIT[0]

CRYPTO_BAM_P_IRQ_STTSn(n):(0)-(1) ARRAY 0x00017010+0x1000*n
CRYPTO_BAM_P_IRQ_STTS0 ADDRESS 0x17010 R
CRYPTO_BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
        P_HRESP_ERR_IRQ BIT[7]
        P_PIPE_RST_ERROR_IRQ BIT[6]
        P_TRNSFR_END_IRQ BIT[5]
        P_ERR_IRQ BIT[4]
        P_OUT_OF_DESC_IRQ BIT[3]
        P_WAKE_IRQ BIT[2]
        P_TIMER_IRQ BIT[1]
        P_PRCSD_DESC_IRQ BIT[0]

CRYPTO_BAM_P_IRQ_CLRn(n):(0)-(1) ARRAY 0x00017014+0x1000*n
CRYPTO_BAM_P_IRQ_CLR0 ADDRESS 0x17014 W
CRYPTO_BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
        P_HRESP_ERR_CLR BIT[7]
        P_PIPE_RST_ERROR_CLR BIT[6]
        P_TRNSFR_END_CLR BIT[5]
        P_ERR_CLR BIT[4]
        P_OUT_OF_DESC_CLR BIT[3]
        P_WAKE_CLR BIT[2]
        P_TIMER_CLR BIT[1]
        P_PRCSD_DESC_CLR BIT[0]

CRYPTO_BAM_P_IRQ_ENn(n):(0)-(1) ARRAY 0x00017018+0x1000*n
CRYPTO_BAM_P_IRQ_EN0 ADDRESS 0x17018 RW
CRYPTO_BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
        P_HRESP_ERR_EN BIT[7]
        P_PIPE_RST_ERROR_EN BIT[6]
        P_TRNSFR_END_EN BIT[5]
        P_ERR_EN BIT[4]
        P_OUT_OF_DESC_EN BIT[3]
        P_WAKE_EN BIT[2]
        P_TIMER_EN BIT[1]
        P_PRCSD_DESC_EN BIT[0]

CRYPTO_BAM_P_TIMERn(n):(0)-(1) ARRAY 0x0001701C+0x1000*n
CRYPTO_BAM_P_TIMER0 ADDRESS 0x1701C R
CRYPTO_BAM_P_TIMER0 RESET_VALUE 0x00000000
        P_TIMER BIT[15:0]

CRYPTO_BAM_P_TIMER_CTRLn(n):(0)-(1) ARRAY 0x00017020+0x1000*n
CRYPTO_BAM_P_TIMER_CTRL0 ADDRESS 0x17020 RW
CRYPTO_BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
        P_TIMER_RST BIT[31]
        P_TIMER_RUN BIT[30]
        P_TIMER_MODE BIT[29]
        P_TIMER_TRSHLD BIT[15:0]

CRYPTO_BAM_P_PRDCR_SDBNDn(n):(0)-(1) ARRAY 0x00017024+0x1000*n
CRYPTO_BAM_P_PRDCR_SDBND0 ADDRESS 0x17024 R
CRYPTO_BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_SB_UPDATED BIT[24]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_FREE BIT[15:0]

CRYPTO_BAM_P_CNSMR_SDBNDn(n):(0)-(1) ARRAY 0x00017028+0x1000*n
CRYPTO_BAM_P_CNSMR_SDBND0 ADDRESS 0x17028 R
CRYPTO_BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
        BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
        BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
        BAM_P_SB_UPDATED BIT[26]
        BAM_P_NWD_TOGGLE BIT[25]
        BAM_P_NWD_TOGGLE_R BIT[24]
        BAM_P_WAIT_4_ACK BIT[23]
        BAM_P_ACK_TOGGLE BIT[22]
        BAM_P_ACK_TOGGLE_R BIT[21]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_AVAIL BIT[15:0]

CRYPTO_BAM_P_SW_OFSTSn(n):(0)-(1) ARRAY 0x00017800+0x1000*n
CRYPTO_BAM_P_SW_OFSTS0 ADDRESS 0x17800 RW
CRYPTO_BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
        SW_OFST_IN_DESC BIT[31:16]
        SW_DESC_OFST BIT[15:0]

CRYPTO_BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(1) ARRAY 0x00017804+0x1000*n
CRYPTO_BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x17804 RW
CRYPTO_BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
        AU_PSM_ACCUMED BIT[31:16]
        AU_ACKED BIT[15:0]

CRYPTO_BAM_P_PSM_CNTXT_2_n(n):(0)-(1) ARRAY 0x00017808+0x1000*n
CRYPTO_BAM_P_PSM_CNTXT_2_0 ADDRESS 0x17808 RW
CRYPTO_BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
        PSM_DESC_VALID BIT[31]
        PSM_DESC_IRQ BIT[30]
        PSM_DESC_IRQ_DONE BIT[29]
        PSM_GENERAL_BITS BIT[28:25]
        PSM_CONS_STATE BIT[24:22]
        PSM_PROD_SYS_STATE BIT[21:19]
        PSM_PROD_B2B_STATE BIT[18:16]
        PSM_DESC_SIZE BIT[15:0]

CRYPTO_BAM_P_PSM_CNTXT_3_n(n):(0)-(1) ARRAY 0x0001780C+0x1000*n
CRYPTO_BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1780C RW
CRYPTO_BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

CRYPTO_BAM_P_PSM_CNTXT_4_n(n):(0)-(1) ARRAY 0x00017810+0x1000*n
CRYPTO_BAM_P_PSM_CNTXT_4_0 ADDRESS 0x17810 RW
CRYPTO_BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
        PSM_DESC_OFST BIT[31:16]
        PSM_SAVED_ACCUMED_SIZE BIT[15:0]

CRYPTO_BAM_P_PSM_CNTXT_5_n(n):(0)-(1) ARRAY 0x00017814+0x1000*n
CRYPTO_BAM_P_PSM_CNTXT_5_0 ADDRESS 0x17814 RW
CRYPTO_BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
        PSM_BLOCK_BYTE_CNT BIT[31:16]
        PSM_OFST_IN_DESC BIT[15:0]

CRYPTO_BAM_P_EVNT_REGn(n):(0)-(1) ARRAY 0x00017818+0x1000*n
CRYPTO_BAM_P_EVNT_REG0 ADDRESS 0x17818 RW
CRYPTO_BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
        P_BYTES_CONSUMED BIT[31:16]
        P_DESC_FIFO_PEER_OFST BIT[15:0]

CRYPTO_BAM_P_DESC_FIFO_ADDRn(n):(0)-(1) ARRAY 0x0001781C+0x1000*n
CRYPTO_BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1781C RW
CRYPTO_BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

CRYPTO_BAM_P_FIFO_SIZESn(n):(0)-(1) ARRAY 0x00017820+0x1000*n
CRYPTO_BAM_P_FIFO_SIZES0 ADDRESS 0x17820 RW
CRYPTO_BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
        P_DATA_FIFO_SIZE BIT[31:16]
        P_DESC_FIFO_SIZE BIT[15:0]

CRYPTO_BAM_P_DATA_FIFO_ADDRn(n):(0)-(1) ARRAY 0x00017824+0x1000*n
CRYPTO_BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x17824 RW
CRYPTO_BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

CRYPTO_BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(1) ARRAY 0x00017828+0x1000*n
CRYPTO_BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x17828 RW
CRYPTO_BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
        P_TRSHLD BIT[15:0]

CRYPTO_BAM_P_EVNT_DEST_ADDRn(n):(0)-(1) ARRAY 0x0001782C+0x1000*n
CRYPTO_BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1782C RW
CRYPTO_BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

CRYPTO_BAM_P_DF_CNTXT_n(n):(0)-(1) ARRAY 0x00017830+0x1000*n
CRYPTO_BAM_P_DF_CNTXT_0 ADDRESS 0x17830 RW
CRYPTO_BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
        WB_ACCUMULATED BIT[31:16]
        DF_DESC_OFST BIT[15:0]

CRYPTO_BAM_P_RETR_CNTXT_n(n):(0)-(1) ARRAY 0x00017834+0x1000*n
CRYPTO_BAM_P_RETR_CNTXT_0 ADDRESS 0x17834 RW
CRYPTO_BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
        RETR_DESC_OFST BIT[31:16]
        RETR_OFST_IN_DESC BIT[15:0]

CRYPTO_BAM_P_SI_CNTXT_n(n):(0)-(1) ARRAY 0x00017838+0x1000*n
CRYPTO_BAM_P_SI_CNTXT_0 ADDRESS 0x17838 RW
CRYPTO_BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
        SI_DESC_OFST BIT[15:0]

CRYPTO_BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(1) ARRAY 0x00017900+0x1000*n
CRYPTO_BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x17900 RW
CRYPTO_BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

CRYPTO_BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(1) ARRAY 0x00017904+0x1000*n
CRYPTO_BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x17904 RW
CRYPTO_BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[3:0]

CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00017910+0x1000*n
CRYPTO_BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x17910 RW
CRYPTO_BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00017914+0x1000*n
CRYPTO_BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x17914 RW
CRYPTO_BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[3:0]

CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00017920+0x1000*n
CRYPTO_BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x17920 RW
CRYPTO_BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00017924+0x1000*n
CRYPTO_BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x17924 RW
CRYPTO_BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[3:0]

CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(1) ARRAY 0x00017930+0x1000*n
CRYPTO_BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x17930 RW
CRYPTO_BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(1) ARRAY 0x00017934+0x1000*n
CRYPTO_BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x17934 RW
CRYPTO_BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[3:0]

mss_nav MODULE OFFSET=MSS_TOP+0x00200000 MAX=MSS_TOP+0x002F888C APRE=MSS_ SPRE=MSS_ FPRE=MSS_ BPRE=MSS_ ABPRE=MSS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MSS_NAV
RC_CONTROL ADDRESS 0x0000 RW
RC_CONTROL RESET_VALUE 0x00000000
        RC_AUTO_SYNC_EN BIT[8]
        RC_CORE_INIT BIT[7]
        RC_GACC_RESET BIT[6]
        RC_DM_RESET BIT[5]
        RC_DM_WAIT_ABORT BIT[4]
                NO VALUE 0x0
                YES VALUE 0x1
        RC_CP_RESET BIT[3]
                NO VALUE 0x0
                YES VALUE 0x1
        RC_CCP_RESETN BIT[2]
                YES VALUE 0x0
                NO VALUE 0x1
        RC_INIT BIT[1]
                NO VALUE 0x0
                YES VALUE 0x1
        RC_SW_RESET BIT[0]

RC_CONFIG ADDRESS 0x0004 RW
RC_CONFIG RESET_VALUE 0x00000000
        RC_GACC_CLKEN BIT[22]
        RC_ARS_CLKEN BIT[21]
        RC_SL_IRQ_EN BIT[20]
        RC_DM_IRQ_EN BIT[19:16]
        RC_DM_CLKEN_SEL BIT[15:13]
                OFF VALUE 0x0
                DIV1 VALUE 0x1
                DIV2 VALUE 0x2
                DIV4 VALUE 0x3
                DIV8 VALUE 0x4
                DIV16 VALUE 0x5
                DIV32 VALUE 0x6
                DIV64 VALUE 0x7
        RC_XFER_SRC BIT[12:11]
                OFF VALUE 0x0
                FRAME VALUE 0x1
                STB VALUE 0x2
                OFF2 VALUE 0x3
        RC_SYNC_MASTER BIT[10:9]
                BP_1 VALUE 0x0
                BP_2 VALUE 0x1
                BP_3 VALUE 0x2
                BP_4 VALUE 0x3
        RC_MEM_CLKEN BIT[8]
        RC_CCP_CLKEN BIT[7]
        RC_CP_CLKEN BIT[6]
        RC_BP4_CLKEN BIT[5]
        RC_BP3_CLKEN BIT[4]
        RC_BP2_CLKEN BIT[3]
        RC_BP1_CLKEN BIT[2]
        RC_TSG_CLKEN BIT[1]
        RC_RC_CLKEN BIT[0]

RC_LPM_RTC_CONTROL ADDRESS 0x0008 RW
RC_LPM_RTC_CONTROL RESET_VALUE 0x00000000
        RC_CDMA_TT_ENABLE BIT[5]
        RC_FRAME_TT_ENABLE BIT[4]
        RC_PPSO_POLARITY BIT[2]
        RC_PPSO_ENABLE BIT[1]
        RC_PPSI_ENABLE BIT[0]

RC_PPSO_ASSERT ADDRESS 0x000C RW
RC_PPSO_ASSERT RESET_VALUE 0x00000000
        RC_PPSO_ASSERT BIT[31:0]

RC_PPSO_DEASSERT ADDRESS 0x0010 RW
RC_PPSO_DEASSERT RESET_VALUE 0x00000000
        RC_PPSO_DEASSERT BIT[31:0]

RC_GPS_ON ADDRESS 0x0014 RW
RC_GPS_ON RESET_VALUE 0x00000000
        RC_GPS_ON BIT[31:0]

RC_TIME_TRANSFER ADDRESS 0x0018 RW
RC_TIME_TRANSFER RESET_VALUE 0x00000000
        RC_TT BIT[0]

RC_GNSS_RTC_STATUS ADDRESS 0x001C R
RC_GNSS_RTC_STATUS RESET_VALUE 0x00000000
        RC_FRAME_COUNT BIT[31:17]
        RC_CHIP_COUNT BIT[16:7]
        RC_SAMPLE_COUNT BIT[6:0]

RC_BP1_COUNT_STATUS ADDRESS 0x0020 R
RC_BP1_COUNT_STATUS RESET_VALUE 0x00000000
        RC_BP1_COUNT BIT[19:0]

RC_BP1_PHASE_STATUS ADDRESS 0x0024 R
RC_BP1_PHASE_STATUS RESET_VALUE 0x00000000
        RC_BP1_PHASE BIT[31:0]

RC_BP2_COUNT_STATUS ADDRESS 0x0028 R
RC_BP2_COUNT_STATUS RESET_VALUE 0x00000000
        RC_BP2_COUNT BIT[19:0]

RC_BP2_PHASE_STATUS ADDRESS 0x002C R
RC_BP2_PHASE_STATUS RESET_VALUE 0x00000000
        RC_BP2_PHASE BIT[31:0]

RC_BP3_COUNT_STATUS ADDRESS 0x0030 R
RC_BP3_COUNT_STATUS RESET_VALUE 0x00000000
        RC_BP3_COUNT BIT[19:0]

RC_BP3_PHASE_STATUS ADDRESS 0x0034 R
RC_BP3_PHASE_STATUS RESET_VALUE 0x00000000
        RC_BP3_PHASE BIT[31:0]

RC_BP4_COUNT_STATUS ADDRESS 0x0038 R
RC_BP4_COUNT_STATUS RESET_VALUE 0x00000000
        RC_BP4_COUNT BIT[19:0]

RC_BP4_PHASE_STATUS ADDRESS 0x003C R
RC_BP4_PHASE_STATUS RESET_VALUE 0x00000000
        RC_BP4_PHASE BIT[31:0]

RC_TT_STATUS ADDRESS 0x0040 R
RC_TT_STATUS RESET_VALUE 0x00000000
        RC_TT_ACTIVE BIT[0]

RC_IRQ_STATUS ADDRESS 0x0044 R
RC_IRQ_STATUS RESET_VALUE 0x26000000
        NAV_VERSION BIT[31:24]
        RC_IRQ BIT[3:0]

RC_PPSI_RTC ADDRESS 0x0048 R
RC_PPSI_RTC RESET_VALUE 0x00000000
        RC_PPSI_RTC BIT[31:0]

RC_NAV_TT_RTC ADDRESS 0x004C R
RC_NAV_TT_RTC RESET_VALUE 0x00000000
        RC_NAV_TT_RTC BIT[31:0]

RC_CDMA_TT_RTC ADDRESS 0x0050 R
RC_CDMA_TT_RTC RESET_VALUE 0x00000000
        RC_CDMA_TT_RTC BIT[31:0]

RC_GNSS_TT_CNT ADDRESS 0x0054 R
RC_GNSS_TT_CNT RESET_VALUE 0x00000000
        RC_GNSS_TT_RTC BIT[31:0]

RC_NAV_TEST_BUS ADDRESS 0x0058 R
RC_NAV_TEST_BUS RESET_VALUE 0x00000000
        RC_NAV_TEST_BUS BIT[31:0]

RC_B1_POLYNOMIAL_MASK ADDRESS 0x005C RW
RC_B1_POLYNOMIAL_MASK RESET_VALUE 0x00000000
        RC_B1_POLYNOMIAL_MASK BIT[21:0]

AD_MODE ADDRESS 0x0080 RW
AD_MODE RESET_VALUE 0x00000000
        AD_TESTINSEL BIT[17:16]
        AD_TESTSEL BIT[15]
        AD_SAMPLELOG_MODE BIT[14:13]
                OFF VALUE 0x0
                VECTOR VALUE 0x1
                CIRCULAR VALUE 0x2
                FRAME VALUE 0x3
        AD_SAMPLELOG_START BIT[12]
        AD_SAMPLELOG_SRC BIT[11:8]
                RX1IQ1 VALUE 0x0
                RX1IQ2 VALUE 0x1
                RX1IQ3 VALUE 0x2
                RX2IQ1 VALUE 0x3
                RX2IQ2 VALUE 0x4
                RX2IQ3 VALUE 0x5
                RX12IQ1 VALUE 0x6
                RX12IQ2 VALUE 0x7
                RX1IQ8 VALUE 0x8
                RX2IQ8 VALUE 0x9
                SAIQ8 VALUE 0xF
        AD_SAMPLELOG_DEPTH BIT[7:5]
                N512 VALUE 0x0
                N1K VALUE 0x1
                N2K VALUE 0x2
                N4K VALUE 0x3
                N8K VALUE 0x4
                N16K VALUE 0x5
                N32K VALUE 0x6
                NMAX VALUE 0x7
        AD_MEAS_PERIOD BIT[4:3]
                OFF VALUE 0x0
                PROG1 VALUE 0x1
                PROG2 VALUE 0x2
                FRAME VALUE 0x3
        AD_MEAS_ENABLE BIT[2]
        AD_UPDATE BIT[1]
        AD_INIT BIT[0]
                NO VALUE 0x0
                YES VALUE 0x1

AD_RX1_CONFIG ADDRESS 0x0084 RW
AD_RX1_CONFIG RESET_VALUE 0x00000000
        AD_RX1_BLANKPOL5 BIT[22]
        AD_RX1_BLANKEN5 BIT[21]
        AD_RX1_BLANKPOL4 BIT[20]
        AD_RX1_BLANKEN4 BIT[19]
        AD_RX1_QUANTSEL BIT[18:17]
                OFF VALUE 0x0
                SDM VALUE 0x1
                LINEAR VALUE 0x2
                LIMITER VALUE 0x3
        AD_RX1_BLANKSIG BIT[16]
        AD_RX1_BLANKPOL3 BIT[15]
        AD_RX1_BLANKEN3 BIT[14]
        AD_RX1_BLANKPOL2 BIT[13]
        AD_RX1_BLANKEN2 BIT[12]
        AD_RX1_BLANKPOL1 BIT[11]
        AD_RX1_BLANKEN1 BIT[10]
        AD_RX1_BLANKPOL0 BIT[9]
                POS VALUE 0x0
                NEG VALUE 0x1
        AD_RX1_BLANKEN0 BIT[8]
                OFF VALUE 0x0
                ON VALUE 0x1
        AD_RX1_NULLQ BIT[7]
                NO VALUE 0x0
                YES VALUE 0x1
        AD_RX1_NULLI BIT[6]
                NO VALUE 0x0
                YES VALUE 0x1
        AD_RX1_SIGNINVQ BIT[5]
                NO VALUE 0x0
                YES VALUE 0x1
        AD_RX1_SIGNINVI BIT[4]
                NO VALUE 0x0
                YES VALUE 0x1
        AD_RX1_SWAPIQ BIT[3]
                NO VALUE 0x0
                YES VALUE 0x1
        AD_RX1_SRCSEL BIT[2]
                TSG VALUE 0x0
                ADC VALUE 0x1
        AD_RX1_RATE BIT[1:0]
                OFF VALUE 0x0
                FULL VALUE 0x1
                HALF VALUE 0x2
                QTR VALUE 0x3

AD_RX2_CONFIG ADDRESS 0x0088 RW
AD_RX2_CONFIG RESET_VALUE 0x00000000
        AD_RX2_BLANKPOL5 BIT[22]
        AD_RX2_BLANKEN5 BIT[21]
        AD_RX2_BLANKPOL4 BIT[20]
        AD_RX2_BLANKEN4 BIT[19]
        AD_RX2_QUANTSEL BIT[18:17]
        AD_RX2_BLANKSIG BIT[16]
        AD_RX2_BLANKPOL3 BIT[15]
        AD_RX2_BLANKEN3 BIT[14]
        AD_RX2_BLANKPOL2 BIT[13]
        AD_RX2_BLANKEN2 BIT[12]
        AD_RX2_BLANKPOL1 BIT[11]
        AD_RX2_BLANKEN1 BIT[10]
        AD_RX2_BLANKPOL0 BIT[9]
        AD_RX2_BLANKEN0 BIT[8]
        AD_RX2_NULLQ BIT[7]
        AD_RX2_NULLI BIT[6]
        AD_RX2_SIGNINVQ BIT[5]
        AD_RX2_SIGNINVI BIT[4]
        AD_RX2_SWAPIQ BIT[3]
        AD_RX2_SRCSEL BIT[2]
                TSG VALUE 0x0
                ADC VALUE 0x1
        AD_RX2_RATE BIT[1:0]

AD_RX1_QUANTMAP ADDRESS 0x008C RW
AD_RX1_QUANTMAP RESET_VALUE 0x00000000
        AD_RX1_QUANTMAP BIT[31:0]

AD_RX2_QUANTMAP ADDRESS 0x0090 RW
AD_RX2_QUANTMAP RESET_VALUE 0x00000000
        AD_RX2_QUANTMAP BIT[31:0]

AD_MEAS_STATUS ADDRESS 0x0094 R
AD_MEAS_STATUS RESET_VALUE 0x00000000
        AD_RX2_MEAS_BLANK BIT[17]
        AD_RX1_MEAS_BLANK BIT[16]
        AD_MEAS_LENGTH BIT[15:0]

AD_RX1_MEAN_MON ADDRESS 0x0098 R
AD_RX1_MEAN_MON RESET_VALUE 0x00000000
        AD_RX1_MEANMONQ BIT[31:16]
        AD_RX1_MEANMONI BIT[15:0]

AD_RX2_MEAN_MON ADDRESS 0x009C R
AD_RX2_MEAN_MON RESET_VALUE 0x00000000
        AD_RX2_MEANMONQ BIT[31:16]
        AD_RX2_MEANMONI BIT[15:0]

AD_RX1_BLANK_MONITOR ADDRESS 0x00A0 R
AD_RX1_BLANK_MONITOR RESET_VALUE 0x00000000
        AD_RX1_BLANKMON BIT[17:0]

AD_RX2_BLANK_MONITOR ADDRESS 0x00A4 R
AD_RX2_BLANK_MONITOR RESET_VALUE 0x00000000
        AD_RX2_BLANKMON BIT[17:0]

AD_SL_INDEX ADDRESS 0x00A8 R
AD_SL_INDEX RESET_VALUE 0x00000000
        AD_SAMPLELOG_DONE BIT[16]
        AD_SL_INDEX BIT[15:0]

AD_RX1_AMPL_MON ADDRESS 0x00AC R
AD_RX1_AMPL_MON RESET_VALUE 0x00000000
        AD_RX1_AMPLMONQ BIT[31:16]
        AD_RX1_AMPLMONI BIT[15:0]

AD_RX2_AMPL_MON ADDRESS 0x00B0 R
AD_RX2_AMPL_MON RESET_VALUE 0x00000000
        AD_RX2_AMPLMONQ BIT[31:16]
        AD_RX2_AMPLMONI BIT[15:0]

AD_SPEC_ANALYZER_CMD ADDRESS 0x00B4 RW
AD_SPEC_ANALYZER_CMD RESET_VALUE 0x00000000
        AD_SA_GAINSTEP BIT[24:21]
                G0 VALUE 0x0
                G3 VALUE 0x1
                G6 VALUE 0x2
                G9 VALUE 0x3
                G12 VALUE 0x4
                G15 VALUE 0x5
                G18 VALUE 0x6
                G21 VALUE 0x7
                G24 VALUE 0x8
                G27 VALUE 0x9
        AD_SA_SRC_SEL BIT[20:19]
                BP1 VALUE 0x0
                BP2 VALUE 0x1
                BP3 VALUE 0x2
                BP4 VALUE 0x3
        AD_SA_MODE BIT[18:16]
                OFF VALUE 0x0
                BYPASS VALUE 0x1
                DEC32 VALUE 0x2
                DEC64 VALUE 0x3
                DEC128 VALUE 0x4
                DEC256 VALUE 0x5
                OFF2 VALUE 0x6
                OFF3 VALUE 0x7
        AD_SA_FREQ BIT[15:0]

AD_SPEC_ANALYZER_STATUS ADDRESS 0x00B8 R
AD_SPEC_ANALYZER_STATUS RESET_VALUE 0x00000000
        AD_SA_BLANKMON BIT[13:0]

BP1_CONFIG ADDRESS 0x0200 RW
BP1_CONFIG RESET_VALUE 0x00000000
        BP1_SCH3_CMFSEL BIT[30]
                BOC VALUE 0x0
                BPSK VALUE 0x1
        BP1_SA_PROBE BIT[29:28]
                P1 VALUE 0x0
                P2 VALUE 0x1
                P3 VALUE 0x2
                P4 VALUE 0x3
        BP1_TESTINSEL BIT[27]
        BP1_TESTSEL BIT[26:24]
                OFF VALUE 0x0
                P1 VALUE 0x1
                P2 VALUE 0x2
                P3 VALUE 0x3
                P4 VALUE 0x4
                P5 VALUE 0x5
                P6 VALUE 0x6
                P7 VALUE 0x7
        BP1_PREAMPLMON_EN BIT[23]
                OFF VALUE 0x0
                ON VALUE 0x1
        BP1_GAINSTEP BIT[22:19]
                G0 VALUE 0x0
                G3 VALUE 0x1
                G6 VALUE 0x2
                G9 VALUE 0x3
                G12 VALUE 0x4
                G15 VALUE 0x5
                G18 VALUE 0x6
                G21 VALUE 0x7
                G24 VALUE 0x8
                G27 VALUE 0x9
        BP1_DCNOTCHPOLE BIT[18:16]
        BP1_GAINALIGN BIT[15]
                OFF VALUE 0x0
                ON VALUE 0x1
        BP1_MEANMONMODE BIT[14:13]
                OFF VALUE 0x0
                INT VALUE 0x1
                IIR VALUE 0x2
                OFF2 VALUE 0x3
        BP1_DCALIGN BIT[12]
                OFF VALUE 0x0
                ON VALUE 0x1
        BP1_AAF_EN BIT[11]
                OFF VALUE 0x0
                ON VALUE 0x1
        BP1_RS_EN BIT[10]
                OFF VALUE 0x0
                ON VALUE 0x1
        BP1_RS_LOAD BIT[9]
                NO VALUE 0x0
                YES VALUE 0x1
        BP1_IF_TYPE BIT[8]
                ZIF VALUE 0x0
                LIF VALUE 0x1
        BP1_AUXSEL BIT[7]
                NO VALUE 0x0
                YES VALUE 0x1
        BP1_ADCSEL BIT[6]
                AD1 VALUE 0x0
                AD2 VALUE 0x1
        BP1_SCH3_EN BIT[5]
                OFF VALUE 0x0
                ON VALUE 0x1
        BP1_SCH2_EN BIT[4]
                OFF VALUE 0x0
                ON VALUE 0x1
        BP1_RATE BIT[3:2]
                OFF VALUE 0x0
                FULL VALUE 0x1
                HALF VALUE 0x2
                QTR VALUE 0x3
        BP1_UPDATE BIT[1]
        BP1_INIT BIT[0]
                NO VALUE 0x0
                YES VALUE 0x1

BP1_IF_FREQ ADDRESS 0x0204 RW
BP1_IF_FREQ RESET_VALUE 0x00000000
        BP1_INTDELAY BIT[24:22]
        BP1_FRACDELAY BIT[21:16]
        BP1_IFFREQ BIT[15:0]

BP1_RS_RATE ADDRESS 0x0208 RW
BP1_RS_RATE RESET_VALUE 0x00000000
        BP1_RSRATE BIT[31:0]

BP1_OFFSET ADDRESS 0x020C RW
BP1_OFFSET RESET_VALUE 0x00000000
        BP1_OFFSETQ BIT[31:16]
        BP1_OFFSETI BIT[15:0]

BP1_NOTCH1 ADDRESS 0x0210 RW
BP1_NOTCH1 RESET_VALUE 0x00000000
        BP1_NOTCHMODE1 BIT[23]
                OFF VALUE 0x0
                ON VALUE 0x1
        BP1_NOTCHPOLE1 BIT[22:20]
        BP1_NOTCHFREQ1 BIT[19:0]

BP1_NOTCH2 ADDRESS 0x0214 RW
BP1_NOTCH2 RESET_VALUE 0x00000000
        BP1_NOTCHMODE2 BIT[23]
        BP1_NOTCHPOLE2 BIT[22:20]
        BP1_NOTCHFREQ2 BIT[19:0]

BP1_NOTCH3 ADDRESS 0x0218 RW
BP1_NOTCH3 RESET_VALUE 0x00000000
        BP1_NOTCHMODE3 BIT[23]
        BP1_NOTCHPOLE3 BIT[22:20]
        BP1_NOTCHFREQ3 BIT[19:0]

BP1_NOTCH4 ADDRESS 0x021C RW
BP1_NOTCH4 RESET_VALUE 0x00000000
        BP1_NOTCHMODE4 BIT[23]
        BP1_NOTCHPOLE4 BIT[22:20]
        BP1_NOTCHFREQ4 BIT[19:0]

BP1_NOTCH5 ADDRESS 0x0220 RW
BP1_NOTCH5 RESET_VALUE 0x00000000
        BP1_NOTCHMODE5 BIT[23]
        BP1_NOTCHPOLE5 BIT[22:20]
        BP1_NOTCHFREQ5 BIT[19:0]

BP1_NOTCH6 ADDRESS 0x0224 RW
BP1_NOTCH6 RESET_VALUE 0x00000000
        BP1_NOTCHMODE6 BIT[23]
        BP1_NOTCHPOLE6 BIT[22:20]
        BP1_NOTCHFREQ6 BIT[19:0]

BP1_EQ_COEF_REAL ADDRESS 0x0228 RW
BP1_EQ_COEF_REAL RESET_VALUE 0x00000000
        BP1_EQCOEF3I BIT[23:16]
        BP1_EQCOEF2I BIT[15:8]
        BP1_EQCOEF1I BIT[7:0]

BP1_EQ_COEF_IMAG ADDRESS 0x022C RW
BP1_EQ_COEF_IMAG RESET_VALUE 0x00000000
        BP1_EQCOEF3Q BIT[23:16]
        BP1_EQCOEF2Q BIT[15:8]
        BP1_EQCOEF1Q BIT[7:0]

BP1_FREQ ADDRESS 0x0230 RW
BP1_FREQ RESET_VALUE 0x00000000
        BP1_FREQ BIT[31:0]

BP1_THRESH ADDRESS 0x0234 RW
BP1_THRESH RESET_VALUE 0x00000000
        BP1_SCH3_THRESHQ BIT[31:24]
        BP1_SCH3_THRESHI BIT[23:16]
        BP1_SCH2_THRESHQ BIT[15:8]
        BP1_SCH2_THRESHI BIT[7:0]

BP1_PRE_NOTCH ADDRESS 0x0238 RW
BP1_PRE_NOTCH RESET_VALUE 0x00000000
        BP1_PRENOTCHMODE BIT[23]
        BP1_PRENOTCHPOLE BIT[22:20]
        BP1_PRENOTCHFREQ BIT[19:0]

BP1_RS_PHASE ADDRESS 0x023C RW
BP1_RS_PHASE RESET_VALUE 0x00000000
        BP1_RSPHASE BIT[31:0]

BP1_PRE_AMPL_MON ADDRESS 0x0240 R
BP1_PRE_AMPL_MON RESET_VALUE 0x00000000
        BP1_PREAMPLMONQ BIT[31:16]
        BP1_PREAMPLMONI BIT[15:0]

BP1_MEAN_MON ADDRESS 0x0244 R
BP1_MEAN_MON RESET_VALUE 0x00000000
        BP1_MEANMONQ BIT[31:16]
        BP1_MEANMONI BIT[15:0]

BP1_SCH2_AMPL_MON ADDRESS 0x0248 R
BP1_SCH2_AMPL_MON RESET_VALUE 0x00000000
        BP1_SCH2_AMPLMONQ BIT[21:11]
        BP1_SCH2_AMPLMONI BIT[10:0]

BP1_SCH3_AMPL_MON ADDRESS 0x024C R
BP1_SCH3_AMPL_MON RESET_VALUE 0x00000000
        BP1_SCH3_AMPLMONQ BIT[21:11]
        BP1_SCH3_AMPLMONI BIT[10:0]

BP2_CONFIG ADDRESS 0x0300 RW
BP2_CONFIG RESET_VALUE 0x00000000
        BP2_SCH3_CMFSEL BIT[30]
        BP2_SA_PROBE BIT[29:28]
        BP2_TESTINSEL BIT[27]
        BP2_TESTSEL BIT[26:24]
        BP2_PREAMPLMON_EN BIT[23]
        BP2_GAINSTEP BIT[22:19]
        BP2_DCNOTCHPOLE BIT[18:16]
        BP2_GAINALIGN BIT[15]
        BP2_MEANMONMODE BIT[14:13]
        BP2_DCALIGN BIT[12]
        BP2_AAF_EN BIT[11]
        BP2_RS_EN BIT[10]
        BP2_RS_LOAD BIT[9]
        BP2_IF_TYPE BIT[8]
        BP2_AUXSEL BIT[7]
        BP2_ADCSEL BIT[6]
        BP2_SCH3_EN BIT[5]
        BP2_SCH2_EN BIT[4]
        BP2_RATE BIT[3:2]
        BP2_UPDATE BIT[1]
        BP2_INIT BIT[0]

BP2_IF_FREQ ADDRESS 0x0304 RW
BP2_IF_FREQ RESET_VALUE 0x00000000
        BP2_INTDELAY BIT[24:22]
        BP2_FRACDELAY BIT[21:16]
        BP2_IFFREQ BIT[15:0]

BP2_RS_RATE ADDRESS 0x0308 RW
BP2_RS_RATE RESET_VALUE 0x00000000
        BP2_RSRATE BIT[31:0]

BP2_OFFSET ADDRESS 0x030C RW
BP2_OFFSET RESET_VALUE 0x00000000
        BP2_OFFSETQ BIT[31:16]
        BP2_OFFSETI BIT[15:0]

BP2_NOTCH1 ADDRESS 0x0310 RW
BP2_NOTCH1 RESET_VALUE 0x00000000
        BP2_NOTCHMODE1 BIT[23]
        BP2_NOTCHPOLE1 BIT[22:20]
        BP2_NOTCHFREQ1 BIT[19:0]

BP2_NOTCH2 ADDRESS 0x0314 RW
BP2_NOTCH2 RESET_VALUE 0x00000000
        BP2_NOTCHMODE2 BIT[23]
        BP2_NOTCHPOLE2 BIT[22:20]
        BP2_NOTCHFREQ2 BIT[19:0]

BP2_NOTCH3 ADDRESS 0x0318 RW
BP2_NOTCH3 RESET_VALUE 0x00000000
        BP2_NOTCHMODE3 BIT[23]
        BP2_NOTCHPOLE3 BIT[22:20]
        BP2_NOTCHFREQ3 BIT[19:0]

BP2_NOTCH4 ADDRESS 0x031C RW
BP2_NOTCH4 RESET_VALUE 0x00000000
        BP2_NOTCHMODE4 BIT[23]
        BP2_NOTCHPOLE4 BIT[22:20]
        BP2_NOTCHFREQ4 BIT[19:0]

BP2_NOTCH5 ADDRESS 0x0320 RW
BP2_NOTCH5 RESET_VALUE 0x00000000
        BP2_NOTCHMODE5 BIT[23]
        BP2_NOTCHPOLE5 BIT[22:20]
        BP2_NOTCHFREQ5 BIT[19:0]

BP2_NOTCH6 ADDRESS 0x0324 RW
BP2_NOTCH6 RESET_VALUE 0x00000000
        BP2_NOTCHMODE6 BIT[23]
        BP2_NOTCHPOLE6 BIT[22:20]
        BP2_NOTCHFREQ6 BIT[19:0]

BP2_EQ_COEF_REAL ADDRESS 0x0328 RW
BP2_EQ_COEF_REAL RESET_VALUE 0x00000000
        BP2_EQCOEF3I BIT[23:16]
        BP2_EQCOEF2I BIT[15:8]
        BP2_EQCOEF1I BIT[7:0]

BP2_EQ_COEF_IMAG ADDRESS 0x032C RW
BP2_EQ_COEF_IMAG RESET_VALUE 0x00000000
        BP2_EQCOEF3Q BIT[23:16]
        BP2_EQCOEF2Q BIT[15:8]
        BP2_EQCOEF1Q BIT[7:0]

BP2_FREQ ADDRESS 0x0330 RW
BP2_FREQ RESET_VALUE 0x00000000
        BP2_FREQ BIT[31:0]

BP2_THRESH ADDRESS 0x0334 RW
BP2_THRESH RESET_VALUE 0x00000000
        BP2_SCH3_THRESHQ BIT[31:24]
        BP2_SCH3_THRESHI BIT[23:16]
        BP2_SCH2_THRESHQ BIT[15:8]
        BP2_SCH2_THRESHI BIT[7:0]

BP2_PRE_NOTCH ADDRESS 0x0338 RW
BP2_PRE_NOTCH RESET_VALUE 0x00000000
        BP2_PRENOTCHMODE BIT[23]
        BP2_PRENOTCHPOLE BIT[22:20]
        BP2_PRENOTCHFREQ BIT[19:0]

BP2_RS_PHASE ADDRESS 0x033C RW
BP2_RS_PHASE RESET_VALUE 0x00000000
        BP2_RSPHASE BIT[31:0]

BP2_PRE_AMPL_MON ADDRESS 0x0340 R
BP2_PRE_AMPL_MON RESET_VALUE 0x00000000
        BP2_PREAMPLMONQ BIT[31:16]
        BP2_PREAMPLMONI BIT[15:0]

BP2_MEAN_MON ADDRESS 0x0344 R
BP2_MEAN_MON RESET_VALUE 0x00000000
        BP2_MEANMONQ BIT[31:16]
        BP2_MEANMONI BIT[15:0]

BP2_SCH2_AMPL_MON ADDRESS 0x0348 R
BP2_SCH2_AMPL_MON RESET_VALUE 0x00000000
        BP2_SCH2_AMPLMONQ BIT[21:11]
        BP2_SCH2_AMPLMONI BIT[10:0]

BP2_SCH3_AMPL_MON ADDRESS 0x034C R
BP2_SCH3_AMPL_MON RESET_VALUE 0x00000000
        BP2_SCH3_AMPLMONQ BIT[21:11]
        BP2_SCH3_AMPLMONI BIT[10:0]

BP3_CONFIG ADDRESS 0x0400 RW
BP3_CONFIG RESET_VALUE 0x00000000
        BP3_SA_PROBE BIT[29:28]
        BP3_TESTINSEL BIT[27]
        BP3_TESTSEL BIT[26:23]
                OFF VALUE 0x0
                P1 VALUE 0x1
                P2 VALUE 0x2
                P3 VALUE 0x3
                P4 VALUE 0x4
                P5 VALUE 0x5
                P6 VALUE 0x6
                P7 VALUE 0x7
                P8 VALUE 0x8
                P9 VALUE 0x9
                P10 VALUE 0xA
                P11 VALUE 0xB
                P12 VALUE 0xC
                P13 VALUE 0xD
                P14 VALUE 0xE
                P15 VALUE 0xF
        BP3_PREAMPLMON_EN BIT[22]
        BP3_GAINSTEP BIT[21:18]
        BP3_DCNOTCHPOLE BIT[17:15]
        BP3_GAINALIGN BIT[14]
        BP3_MEANMONMODE BIT[13:12]
        BP3_DCALIGN BIT[11]
        BP3_AAF_EN BIT[10]
        BP3_RS_EN BIT[9]
        BP3_RS_LOAD BIT[8]
        BP3_IF_TYPE BIT[7]
        BP3_AUXSEL BIT[6]
        BP3_ADCSEL BIT[5]
        BP3_MODE BIT[4]
                OFF VALUE 0x0
                ON VALUE 0x1
        BP3_RATE BIT[3:2]
                OFF VALUE 0x0
                FULL VALUE 0x1
                HALF VALUE 0x2
                OFF2 VALUE 0x3
        BP3_UPDATE BIT[1]
        BP3_INIT BIT[0]

BP3_IF_FREQ ADDRESS 0x0404 RW
BP3_IF_FREQ RESET_VALUE 0x00000000
        BP3_INTDELAY BIT[24:22]
        BP3_FRACDELAY BIT[21:16]
        BP3_IFFREQ BIT[15:0]

BP3_RS_RATE ADDRESS 0x0408 RW
BP3_RS_RATE RESET_VALUE 0x00000000
        BP3_RSRATE BIT[31:0]

BP3_OFFSET ADDRESS 0x040C RW
BP3_OFFSET RESET_VALUE 0x00000000
        BP3_OFFSETQ BIT[31:16]
        BP3_OFFSETI BIT[15:0]

BP3_NOTCH1 ADDRESS 0x0410 RW
BP3_NOTCH1 RESET_VALUE 0x00000000
        BP3_NOTCHMODE1 BIT[23]
        BP3_NOTCHPOLE1 BIT[22:20]
        BP3_NOTCHFREQ1 BIT[19:0]

BP3_NOTCH2 ADDRESS 0x0414 RW
BP3_NOTCH2 RESET_VALUE 0x00000000
        BP3_NOTCHMODE2 BIT[23]
        BP3_NOTCHPOLE2 BIT[22:20]
        BP3_NOTCHFREQ2 BIT[19:0]

BP3_NOTCH3 ADDRESS 0x0418 RW
BP3_NOTCH3 RESET_VALUE 0x00000000
        BP3_NOTCHMODE3 BIT[23]
        BP3_NOTCHPOLE3 BIT[22:20]
        BP3_NOTCHFREQ3 BIT[19:0]

BP3_NOTCH4 ADDRESS 0x041C RW
BP3_NOTCH4 RESET_VALUE 0x00000000
        BP3_NOTCHMODE4 BIT[23]
        BP3_NOTCHPOLE4 BIT[22:20]
        BP3_NOTCHFREQ4 BIT[19:0]

BP3_NOTCH5 ADDRESS 0x0420 RW
BP3_NOTCH5 RESET_VALUE 0x00000000
        BP3_NOTCHMODE5 BIT[23]
        BP3_NOTCHPOLE5 BIT[22:20]
        BP3_NOTCHFREQ5 BIT[19:0]

BP3_NOTCH6 ADDRESS 0x0424 RW
BP3_NOTCH6 RESET_VALUE 0x00000000
        BP3_NOTCHMODE6 BIT[23]
        BP3_NOTCHPOLE6 BIT[22:20]
        BP3_NOTCHFREQ6 BIT[19:0]

BP3_EQ_COEF_REAL ADDRESS 0x0428 RW
BP3_EQ_COEF_REAL RESET_VALUE 0x00000000
        BP3_EQCOEF3I BIT[23:16]
        BP3_EQCOEF2I BIT[15:8]
        BP3_EQCOEF1I BIT[7:0]

BP3_EQ_COEF_IMAG ADDRESS 0x042C RW
BP3_EQ_COEF_IMAG RESET_VALUE 0x00000000
        BP3_EQCOEF3Q BIT[23:16]
        BP3_EQCOEF2Q BIT[15:8]
        BP3_EQCOEF1Q BIT[7:0]

BP3_RS_PHASE ADDRESS 0x0430 RW
BP3_RS_PHASE RESET_VALUE 0x00000000
        BP3_RSPHASE BIT[31:0]

BP3_SCH1_FREQ ADDRESS 0x0434 RW
BP3_SCH1_FREQ RESET_VALUE 0x00000000
        BP3_SCH1_FREQ BIT[31:0]

BP3_SCH2_FREQ ADDRESS 0x0438 RW
BP3_SCH2_FREQ RESET_VALUE 0x00000000
        BP3_SCH2_FREQ BIT[31:0]

BP3_SCH3_FREQ ADDRESS 0x043C RW
BP3_SCH3_FREQ RESET_VALUE 0x00000000
        BP3_SCH3_FREQ BIT[31:0]

BP3_SCH4_FREQ ADDRESS 0x0440 RW
BP3_SCH4_FREQ RESET_VALUE 0x00000000
        BP3_SCH4_FREQ BIT[31:0]

BP3_SCH5_FREQ ADDRESS 0x0444 RW
BP3_SCH5_FREQ RESET_VALUE 0x00000000
        BP3_SCH5_FREQ BIT[31:0]

BP3_SCH6_FREQ ADDRESS 0x0448 RW
BP3_SCH6_FREQ RESET_VALUE 0x00000000
        BP3_SCH6_FREQ BIT[31:0]

BP3_SCH7_FREQ ADDRESS 0x044C RW
BP3_SCH7_FREQ RESET_VALUE 0x00000000
        BP3_SCH7_FREQ BIT[31:0]

BP3_SCH8_FREQ ADDRESS 0x0450 RW
BP3_SCH8_FREQ RESET_VALUE 0x00000000
        BP3_SCH8_FREQ BIT[31:0]

BP3_SCH9_FREQ ADDRESS 0x0454 RW
BP3_SCH9_FREQ RESET_VALUE 0x00000000
        BP3_SCH9_FREQ BIT[31:0]

BP3_SCH10_FREQ ADDRESS 0x0458 RW
BP3_SCH10_FREQ RESET_VALUE 0x00000000
        BP3_SCH10_FREQ BIT[31:0]

BP3_SCH11_FREQ ADDRESS 0x045C RW
BP3_SCH11_FREQ RESET_VALUE 0x00000000
        BP3_SCH11_FREQ BIT[31:0]

BP3_SCH12_FREQ ADDRESS 0x0460 RW
BP3_SCH12_FREQ RESET_VALUE 0x00000000
        BP3_SCH12_FREQ BIT[31:0]

BP3_THRESH_A ADDRESS 0x0464 RW
BP3_THRESH_A RESET_VALUE 0x00000000
        BP3_SCH2_THRESHQ BIT[31:24]
        BP3_SCH2_THRESHI BIT[23:16]
        BP3_SCH1_THRESHQ BIT[15:8]
        BP3_SCH1_THRESHI BIT[7:0]

BP3_THRESH_B ADDRESS 0x0468 RW
BP3_THRESH_B RESET_VALUE 0x00000000
        BP3_SCH4_THRESHQ BIT[31:24]
        BP3_SCH4_THRESHI BIT[23:16]
        BP3_SCH3_THRESHQ BIT[15:8]
        BP3_SCH3_THRESHI BIT[7:0]

BP3_THRESH_C ADDRESS 0x046C RW
BP3_THRESH_C RESET_VALUE 0x00000000
        BP3_SCH6_THRESHQ BIT[31:24]
        BP3_SCH6_THRESHI BIT[23:16]
        BP3_SCH5_THRESHQ BIT[15:8]
        BP3_SCH5_THRESHI BIT[7:0]

BP3_THRESH_D ADDRESS 0x0470 RW
BP3_THRESH_D RESET_VALUE 0x00000000
        BP3_SCH8_THRESHQ BIT[31:24]
        BP3_SCH8_THRESHI BIT[23:16]
        BP3_SCH7_THRESHQ BIT[15:8]
        BP3_SCH7_THRESHI BIT[7:0]

BP3_THRESH_E ADDRESS 0x0474 RW
BP3_THRESH_E RESET_VALUE 0x00000000
        BP3_SCH10_THRESHQ BIT[31:24]
        BP3_SCH10_THRESHI BIT[23:16]
        BP3_SCH9_THRESHQ BIT[15:8]
        BP3_SCH9_THRESHI BIT[7:0]

BP3_THRESH_F ADDRESS 0x0478 RW
BP3_THRESH_F RESET_VALUE 0x00000000
        BP3_SCH12_THRESHQ BIT[31:24]
        BP3_SCH12_THRESHI BIT[23:16]
        BP3_SCH11_THRESHQ BIT[15:8]
        BP3_SCH11_THRESHI BIT[7:0]

BP3_PRE_AMPL_MON ADDRESS 0x047C R
BP3_PRE_AMPL_MON RESET_VALUE 0x00000000
        BP3_PREAMPLMONQ BIT[31:16]
        BP3_PREAMPLMONI BIT[15:0]

BP3_MEAN_MON ADDRESS 0x0480 R
BP3_MEAN_MON RESET_VALUE 0x00000000
        BP3_MEANMONQ BIT[31:16]
        BP3_MEANMONI BIT[15:0]

BP3_SCH1_AMPL_MON ADDRESS 0x0484 R
BP3_SCH1_AMPL_MON RESET_VALUE 0x00000000
        BP3_SCH1_AMPLMONQ BIT[21:11]
        BP3_SCH1_AMPLMONI BIT[10:0]

BP3_SCH2_AMPL_MON ADDRESS 0x0488 R
BP3_SCH2_AMPL_MON RESET_VALUE 0x00000000
        BP3_SCH2_AMPLMONQ BIT[21:11]
        BP3_SCH2_AMPLMONI BIT[10:0]

BP3_SCH3_AMPL_MON ADDRESS 0x048C R
BP3_SCH3_AMPL_MON RESET_VALUE 0x00000000
        BP3_SCH3_AMPLMONQ BIT[21:11]
        BP3_SCH3_AMPLMONI BIT[10:0]

BP3_SCH4_AMPL_MON ADDRESS 0x0490 R
BP3_SCH4_AMPL_MON RESET_VALUE 0x00000000
        BP3_SCH4_AMPLMONQ BIT[21:11]
        BP3_SCH4_AMPLMONI BIT[10:0]

BP3_SCH5_AMPL_MON ADDRESS 0x0494 R
BP3_SCH5_AMPL_MON RESET_VALUE 0x00000000
        BP3_SCH5_AMPLMONQ BIT[21:11]
        BP3_SCH5_AMPLMONI BIT[10:0]

BP3_SCH6_AMPL_MON ADDRESS 0x0498 R
BP3_SCH6_AMPL_MON RESET_VALUE 0x00000000
        BP3_SCH6_AMPLMONQ BIT[21:11]
        BP3_SCH6_AMPLMONI BIT[10:0]

BP3_SCH7_AMPL_MON ADDRESS 0x049C R
BP3_SCH7_AMPL_MON RESET_VALUE 0x00000000
        BP3_SCH7_AMPLMONQ BIT[21:11]
        BP3_SCH7_AMPLMONI BIT[10:0]

BP3_SCH8_AMPL_MON ADDRESS 0x04A0 R
BP3_SCH8_AMPL_MON RESET_VALUE 0x00000000
        BP3_SCH8_AMPLMONQ BIT[21:11]
        BP3_SCH8_AMPLMONI BIT[10:0]

BP3_SCH9_AMPL_MON ADDRESS 0x04A4 R
BP3_SCH9_AMPL_MON RESET_VALUE 0x00000000
        BP3_SCH9_AMPLMONQ BIT[21:11]
        BP3_SCH9_AMPLMONI BIT[10:0]

BP3_SCH10_AMPL_MON ADDRESS 0x04A8 R
BP3_SCH10_AMPL_MON RESET_VALUE 0x00000000
        BP3_SCH10_AMPLMONQ BIT[21:11]
        BP3_SCH10_AMPLMONI BIT[10:0]

BP3_SCH11_AMPL_MON ADDRESS 0x04AC R
BP3_SCH11_AMPL_MON RESET_VALUE 0x00000000
        BP3_SCH11_AMPLMONQ BIT[21:11]
        BP3_SCH11_AMPLMONI BIT[10:0]

BP3_SCH12_AMPL_MON ADDRESS 0x04B0 R
BP3_SCH12_AMPL_MON RESET_VALUE 0x00000000
        BP3_SCH12_AMPLMONQ BIT[21:11]
        BP3_SCH12_AMPLMONI BIT[10:0]

BP3_SCH_MODE ADDRESS 0x04B4 RW
BP3_SCH_MODE RESET_VALUE 0x00000000
        BP3_SCH12_MODE BIT[11]
        BP3_SCH11_MODE BIT[10]
        BP3_SCH10_MODE BIT[9]
        BP3_SCH9_MODE BIT[8]
        BP3_SCH8_MODE BIT[7]
        BP3_SCH7_MODE BIT[6]
        BP3_SCH6_MODE BIT[5]
        BP3_SCH5_MODE BIT[4]
        BP3_SCH4_MODE BIT[3]
        BP3_SCH3_MODE BIT[2]
        BP3_SCH2_MODE BIT[1]
        BP3_SCH1_MODE BIT[0]
                OFF VALUE 0x0
                ON VALUE 0x1

BP3_PRE_NOTCH ADDRESS 0x04B8 RW
BP3_PRE_NOTCH RESET_VALUE 0x00000000
        BP3_PRENOTCHMODE BIT[23]
        BP3_PRENOTCHPOLE BIT[22:20]
        BP3_PRENOTCHFREQ BIT[19:0]

BP3_NOTCH7 ADDRESS 0x04BC RW
BP3_NOTCH7 RESET_VALUE 0x00000000
        BP3_NOTCH6MORE BIT[24]
        BP3_NOTCHMODE7 BIT[23]
        BP3_NOTCHPOLE7 BIT[22:20]
        BP3_NOTCHFREQ7 BIT[19:0]

BP3_NOTCH8 ADDRESS 0x04C0 RW
BP3_NOTCH8 RESET_VALUE 0x00000000
        BP3_NOTCHMODE8 BIT[23]
        BP3_NOTCHPOLE8 BIT[22:20]
        BP3_NOTCHFREQ8 BIT[19:0]

BP3_NOTCH9 ADDRESS 0x04C4 RW
BP3_NOTCH9 RESET_VALUE 0x00000000
        BP3_NOTCHMODE9 BIT[23]
        BP3_NOTCHPOLE9 BIT[22:20]
        BP3_NOTCHFREQ9 BIT[19:0]

BP3_NOTCH10 ADDRESS 0x04C8 RW
BP3_NOTCH10 RESET_VALUE 0x00000000
        BP3_NOTCHMODE10 BIT[23]
        BP3_NOTCHPOLE10 BIT[22:20]
        BP3_NOTCHFREQ10 BIT[19:0]

BP3_NOTCH11 ADDRESS 0x04CC RW
BP3_NOTCH11 RESET_VALUE 0x00000000
        BP3_NOTCHMODE11 BIT[23]
        BP3_NOTCHPOLE11 BIT[22:20]
        BP3_NOTCHFREQ11 BIT[19:0]

BP3_NOTCH12 ADDRESS 0x04D0 RW
BP3_NOTCH12 RESET_VALUE 0x00000000
        BP3_NOTCHMODE12 BIT[23]
        BP3_NOTCHPOLE12 BIT[22:20]
        BP3_NOTCHFREQ12 BIT[19:0]

BP4_CONFIG ADDRESS 0x0500 RW
BP4_CONFIG RESET_VALUE 0x00000000
        BP4_SA_PROBE BIT[30:29]
        BP4_TESTINSEL BIT[28]
        BP4_TESTSEL BIT[27:25]
                OFF VALUE 0x0
                P1 VALUE 0x1
                P2 VALUE 0x2
                P3 VALUE 0x3
                P4 VALUE 0x4
                P5 VALUE 0x5
                P6 VALUE 0x6
                P7 VALUE 0x7
        BP4_PREAMPLMON_EN BIT[24]
        BP4_GAINSTEP BIT[23:20]
        BP4_DCNOTCHPOLE BIT[19:17]
        BP4_GAINALIGN BIT[16]
        BP4_MEANMONMODE BIT[15:14]
        BP4_DCALIGN BIT[13]
        BP4_AAF_EN BIT[12]
        BP4_RS_EN BIT[11]
        BP4_RS_LOAD BIT[10]
        BP4_IF_TYPE BIT[9]
        BP4_AUXSEL BIT[8]
        BP4_ADCSEL BIT[7]
        BP4_FORMAT BIT[6:5]
                NOCMF VALUE 0x0
                L1_20 VALUE 0x1
                L1_24 VALUE 0x2
                L5_2 VALUE 0x3
        BP4_MODE BIT[4]
                OFF VALUE 0x0
                ON VALUE 0x1
        BP4_RATE BIT[3:2]
                OFF VALUE 0x0
                R80 VALUE 0x1
                R72 VALUE 0x2
                OFF2 VALUE 0x3
        BP4_UPDATE BIT[1]
        BP4_INIT BIT[0]

BP4_IF_FREQ ADDRESS 0x0504 RW
BP4_IF_FREQ RESET_VALUE 0x00000000
        BP4_INTDELAY BIT[24:22]
        BP4_FRACDELAY BIT[21:16]
        BP4_IFFREQ BIT[15:0]

BP4_RS_RATE ADDRESS 0x0508 RW
BP4_RS_RATE RESET_VALUE 0x00000000
        BP4_RSRATE BIT[31:0]

BP4_OFFSET ADDRESS 0x050C RW
BP4_OFFSET RESET_VALUE 0x00000000
        BP4_OFFSETQ BIT[31:16]
        BP4_OFFSETI BIT[15:0]

BP4_NOTCH1 ADDRESS 0x0510 RW
BP4_NOTCH1 RESET_VALUE 0x00000000
        BP4_NOTCHMODE1 BIT[23]
        BP4_NOTCHPOLE1 BIT[22:20]
        BP4_NOTCHFREQ1 BIT[19:0]

BP4_NOTCH2 ADDRESS 0x0514 RW
BP4_NOTCH2 RESET_VALUE 0x00000000
        BP4_NOTCHMODE2 BIT[23]
        BP4_NOTCHPOLE2 BIT[22:20]
        BP4_NOTCHFREQ2 BIT[19:0]

BP4_NOTCH3 ADDRESS 0x0518 RW
BP4_NOTCH3 RESET_VALUE 0x00000000
        BP4_NOTCHMODE3 BIT[23]
        BP4_NOTCHPOLE3 BIT[22:20]
        BP4_NOTCHFREQ3 BIT[19:0]

BP4_NOTCH4 ADDRESS 0x051C RW
BP4_NOTCH4 RESET_VALUE 0x00000000
        BP4_NOTCHMODE4 BIT[23]
        BP4_NOTCHPOLE4 BIT[22:20]
        BP4_NOTCHFREQ4 BIT[19:0]

BP4_NOTCH5 ADDRESS 0x0520 RW
BP4_NOTCH5 RESET_VALUE 0x00000000
        BP4_NOTCHMODE5 BIT[23]
        BP4_NOTCHPOLE5 BIT[22:20]
        BP4_NOTCHFREQ5 BIT[19:0]

BP4_NOTCH6 ADDRESS 0x0524 RW
BP4_NOTCH6 RESET_VALUE 0x00000000
        BP4_NOTCHMODE6 BIT[23]
        BP4_NOTCHPOLE6 BIT[22:20]
        BP4_NOTCHFREQ6 BIT[19:0]

BP4_EQ_COEF_REAL ADDRESS 0x0528 RW
BP4_EQ_COEF_REAL RESET_VALUE 0x00000000
        BP4_EQCOEF3I BIT[23:16]
        BP4_EQCOEF2I BIT[15:8]
        BP4_EQCOEF1I BIT[7:0]

BP4_EQ_COEF_IMAG ADDRESS 0x052C RW
BP4_EQ_COEF_IMAG RESET_VALUE 0x00000000
        BP4_EQCOEF3Q BIT[23:16]
        BP4_EQCOEF2Q BIT[15:8]
        BP4_EQCOEF1Q BIT[7:0]

BP4_FREQ ADDRESS 0x0530 RW
BP4_FREQ RESET_VALUE 0x00000000
        BP4_FREQ BIT[31:0]

BP4_THRESH ADDRESS 0x0534 RW
BP4_THRESH RESET_VALUE 0x00000000
        BP4_THRESHQ BIT[15:8]
        BP4_THRESHI BIT[7:0]

BP4_RS_PHASE ADDRESS 0x0538 RW
BP4_RS_PHASE RESET_VALUE 0x00000000
        BP4_RSPHASE BIT[31:0]

BP4_PRE_AMPL_MON ADDRESS 0x053C R
BP4_PRE_AMPL_MON RESET_VALUE 0x00000000
        BP4_PREAMPLMONQ BIT[31:16]
        BP4_PREAMPLMONI BIT[15:0]

BP4_MEAN_MON ADDRESS 0x0540 R
BP4_MEAN_MON RESET_VALUE 0x00000000
        BP4_MEANMONQ BIT[31:16]
        BP4_MEANMONI BIT[15:0]

BP4_AMPL_MON ADDRESS 0x0544 R
BP4_AMPL_MON RESET_VALUE 0x00000000
        BP4_AMPLMONQ BIT[21:11]
        BP4_AMPLMONI BIT[10:0]

BP4_PRE_NOTCH ADDRESS 0x0548 RW
BP4_PRE_NOTCH RESET_VALUE 0x00000000
        BP4_PRENOTCHMODE BIT[23]
        BP4_PRENOTCHPOLE BIT[22:20]
        BP4_PRENOTCHFREQ BIT[19:0]

LTE1_CONFIG ADDRESS 0x02E0 RW
LTE1_CONFIG RESET_VALUE 0x00000000
        LTE1_TAPS BIT[5:4]
                TAP32_24 VALUE 0x0
                TAP34_26 VALUE 0x1
                TAP30_22 VALUE 0x2
                TAP16_12 VALUE 0x3
        LTE1_FILT_EN BIT[3]
                OFF VALUE 0x0
                ON VALUE 0x1
        LTE1_IFD_EN BIT[2]
                OFF VALUE 0x0
                ON VALUE 0x1
        LTE1_UPDATE BIT[1]
        LTE1_INIT BIT[0]
                NO VALUE 0x0
                YES VALUE 0x1

LTE1_IF_FREQ ADDRESS 0x02E4 RW
LTE1_IF_FREQ RESET_VALUE 0x00000000
        LTE1_IFFREQ BIT[15:0]

LTE3_CONFIG ADDRESS 0x04E0 RW
LTE3_CONFIG RESET_VALUE 0x00000000
        LTE3_TAPS BIT[4]
                TAP10_8 VALUE 0x0
                TAP5_4 VALUE 0x1
        LTE3_FILT_EN BIT[3]
                OFF VALUE 0x0
                ON VALUE 0x1
        LTE3_IFD_EN BIT[2]
                OFF VALUE 0x0
                ON VALUE 0x1
        LTE3_UPDATE BIT[1]
        LTE3_INIT BIT[0]
                NO VALUE 0x0
                YES VALUE 0x1

LTE3_IF_FREQ ADDRESS 0x04E4 RW
LTE3_IF_FREQ RESET_VALUE 0x00000000
        LTE3_IFFREQ BIT[15:0]

TSG_CMD0 ADDRESS 0x0100 RW
TSG_CMD0 RESET_VALUE 0x00000000
        TSG_TESTSEL BIT[3:1]
                OFF VALUE 0x0
                P1 VALUE 0x1
                P2 VALUE 0x2
                P3 VALUE 0x3
                P4 VALUE 0x4
                P5 VALUE 0x5
                P6 VALUE 0x6
                P7 VALUE 0x7
        TSG_INIT BIT[0]
                NO VALUE 0x0
                YES VALUE 0x1

TSG_CH1_CONFIG ADDRESS 0x0104 RW
TSG_CH1_CONFIG RESET_VALUE 0x00000000
        TSG_CH1_NO_OVERLAY BIT[19]
                NO VALUE 0x0
                YES VALUE 0x1
        TSG_CH1_SNR BIT[18:16]
        TSG_CH1_MODLEV BIT[15:13]
        TSG_CH1_PILOTBIT BIT[12]
        TSG_CH1_DATABIT BIT[11]
        TSG_CH1_MEANDER BIT[10]
        TSG_CH1_DATATYPE BIT[9:8]
                PROG1 VALUE 0x0
                PROG20 VALUE 0x1
                TOGGLE VALUE 0x2
                RANDOM VALUE 0x3
        TSG_CH1_CONSTCODE BIT[7:6]
                NO VALUE 0x0
                ONE VALUE 0x1
                ZERO VALUE 0x2
                NO2 VALUE 0x3
        TSG_CH1_RS_EN BIT[5]
                OFF VALUE 0x0
                ON VALUE 0x1
        TSG_CH1_RATE BIT[4:3]
                OFF VALUE 0x0
                FULL VALUE 0x1
                HALF VALUE 0x2
                QTR VALUE 0x3
        TSG_CH1_MODE BIT[2:0]
                OFF VALUE 0x0
                L1 VALUE 0x1
                R1 VALUE 0x2
                L1C VALUE 0x3
                L2C VALUE 0x4
                L5 VALUE 0x5
                E1 VALUE 0x6
                B1 VALUE 0x7

TSG_CH1_RS_RATE ADDRESS 0x0108 RW
TSG_CH1_RS_RATE RESET_VALUE 0x00000000
        TSG_CH1_RSRATE BIT[31:0]

TSG_CH1_INIT_COUNT ADDRESS 0x010C RW
TSG_CH1_INIT_COUNT RESET_VALUE 0x00000000
        TSG_CH1_INITSEGMENT BIT[26:22]
        TSG_CH1_INITFRAME BIT[21:17]
        TSG_CH1_INITCHIP BIT[16:7]
        TSG_CH1_INITSAMPLE BIT[6:0]

TSG_CH1_FREQ ADDRESS 0x0110 RW
TSG_CH1_FREQ RESET_VALUE 0x00000000
        TSG_CH1_PHASE BIT[31:24]
        TSG_CH1_FREQ BIT[23:0]

TSG_CH1_DATA_SEED ADDRESS 0x0114 RW
TSG_CH1_DATA_SEED RESET_VALUE 0x00000000
        TSG_CH1_DATA_SEED BIT[26:0]

TSG_CH1_PILOT_SEED ADDRESS 0x0118 RW
TSG_CH1_PILOT_SEED RESET_VALUE 0x00000000
        TSG_CH1_PILOT_SEED BIT[26:0]

TSG_CH2_CONFIG ADDRESS 0x011C RW
TSG_CH2_CONFIG RESET_VALUE 0x00000000
        TSG_CH2_NO_OVERLAY BIT[19]
                NO VALUE 0x0
                YES VALUE 0x1
        TSG_CH2_SNR BIT[18:16]
        TSG_CH2_MODLEV BIT[15:13]
        TSG_CH2_PILOTBIT BIT[12]
        TSG_CH2_DATABIT BIT[11]
        TSG_CH2_MEANDER BIT[10]
        TSG_CH2_DATATYPE BIT[9:8]
        TSG_CH2_CONSTCODE BIT[7:6]
        TSG_CH2_RS_EN BIT[5]
        TSG_CH2_RATE BIT[4:3]
        TSG_CH2_MODE BIT[2:0]

TSG_CH2_RS_RATE ADDRESS 0x0120 RW
TSG_CH2_RS_RATE RESET_VALUE 0x00000000
        TSG_CH2_RSRATE BIT[31:0]

TSG_CH2_INIT_COUNT ADDRESS 0x0124 RW
TSG_CH2_INIT_COUNT RESET_VALUE 0x00000000
        TSG_CH2_INITSEGMENT BIT[26:22]
        TSG_CH2_INITFRAME BIT[21:17]
        TSG_CH2_INITCHIP BIT[16:7]
        TSG_CH2_INITSAMPLE BIT[6:0]

TSG_CH2_FREQ ADDRESS 0x0128 RW
TSG_CH2_FREQ RESET_VALUE 0x00000000
        TSG_CH2_PHASE BIT[31:24]
        TSG_CH2_FREQ BIT[23:0]

TSG_CH2_DATA_SEED ADDRESS 0x012C RW
TSG_CH2_DATA_SEED RESET_VALUE 0x00000000
        TSG_CH2_DATA_SEED BIT[26:0]

TSG_CH2_PILOT_SEED ADDRESS 0x0130 RW
TSG_CH2_PILOT_SEED RESET_VALUE 0x00000000
        TSG_CH2_PILOT_SEED BIT[26:0]

TSG_RX1_CONFIG ADDRESS 0x0134 RW
TSG_RX1_CONFIG RESET_VALUE 0x00000000
        TSG_RX1_QUANTSEL BIT[13]
                LINEAR VALUE 0x0
                SDM VALUE 0x1
        TSG_RX1_SDMQUANT BIT[12:11]
                OFF VALUE 0x0
                Q2 VALUE 0x1
                Q3 VALUE 0x2
                Q4 VALUE 0x3
        TSG_RX1_DACREF BIT[10:9]
                REF_100_MV VALUE 0x0
                REF_200_MV VALUE 0x1
                REF_400_MV VALUE 0x2
                REF_800_MV VALUE 0x3
        TSG_RX1_SDMAMP BIT[8:6]
        TSG_RX1_LPFSW BIT[5]
                OFF VALUE 0x0
                ON VALUE 0x1
        TSG_RX1_FINEAMP BIT[4]
                ATTEN VALUE 0x0
                PASS VALUE 0x1
        TSG_RX1_SIGNALSW2 BIT[3]
                NO VALUE 0x0
                YES VALUE 0x1
        TSG_RX1_SIGNALSW1 BIT[2]
                NO VALUE 0x0
                YES VALUE 0x1
        TSG_RX1_NOISESW BIT[1]
                NO VALUE 0x0
                YES VALUE 0x1
        TSG_RX1_RATE BIT[0]
                CH1 VALUE 0x0
                CH2 VALUE 0x1

TSG_RX1_OFFSET ADDRESS 0x0138 RW
TSG_RX1_OFFSET RESET_VALUE 0x00000000
        TSG_RX1_NOISESEED BIT[15:8]
        TSG_RX1_DCOFFSET BIT[7:0]

TSG_RX2_CONFIG ADDRESS 0x013C RW
TSG_RX2_CONFIG RESET_VALUE 0x00000000
        TSG_RX2_QUANTSEL BIT[13]
        TSG_RX2_SDMQUANT BIT[12:11]
        TSG_RX2_DACREF BIT[10:9]
        TSG_RX2_SDMAMP BIT[8:6]
        TSG_RX2_LPFSW BIT[5]
        TSG_RX2_FINEAMP BIT[4]
        TSG_RX2_SIGNALSW2 BIT[3]
        TSG_RX2_SIGNALSW1 BIT[2]
        TSG_RX2_NOISESW BIT[1]
        TSG_RX2_RATE BIT[0]

TSG_RX2_OFFSET ADDRESS 0x0140 RW
TSG_RX2_OFFSET RESET_VALUE 0x00000000
        TSG_RX2_NOISESEED BIT[15:8]
        TSG_RX2_DCOFFSET BIT[7:0]

TSG_FIRST_CODE ADDRESS 0x0144 RW
TSG_FIRST_CODE RESET_VALUE 0x00000000
        TSG_FIRST_CODE BIT[13:0]

TSG_CH1_COUNT_STATUS ADDRESS 0x0148 R
TSG_CH1_COUNT_STATUS RESET_VALUE 0x00000000
        TSG_CH1_COUNT BIT[21:0]

TSG_CH2_COUNT_STATUS ADDRESS 0x014C R
TSG_CH2_COUNT_STATUS RESET_VALUE 0x00000000
        TSG_CH2_COUNT BIT[21:0]

SMI_MODE ADDRESS 0x0600 RW
SMI_MODE RESET_VALUE 0x00000000
        SMI_UPDATE BIT[1]
        SMI_INIT BIT[0]

SMI_BASEADDR1 ADDRESS 0x0604 RW
SMI_BASEADDR1 RESET_VALUE 0x00000000
        SMI_BASEADDR1_3 BIT[15:8]
        SMI_BASEADDR1_2 BIT[7:0]

SMI_BASEADDR2 ADDRESS 0x0608 RW
SMI_BASEADDR2 RESET_VALUE 0x00000000
        SMI_BASEADDR2_3 BIT[15:8]
        SMI_BASEADDR2_2 BIT[7:0]

SMI_BASEADDR3A ADDRESS 0x060C RW
SMI_BASEADDR3A RESET_VALUE 0x00000000
        SMI_BASEADDR3_4 BIT[31:24]
        SMI_BASEADDR3_3 BIT[23:16]
        SMI_BASEADDR3_2 BIT[15:8]
        SMI_BASEADDR3_1 BIT[7:0]

SMI_BASEADDR3B ADDRESS 0x0610 RW
SMI_BASEADDR3B RESET_VALUE 0x00000000
        SMI_BASEADDR3_8 BIT[31:24]
        SMI_BASEADDR3_7 BIT[23:16]
        SMI_BASEADDR3_6 BIT[15:8]
        SMI_BASEADDR3_5 BIT[7:0]

SMI_BASEADDR3C ADDRESS 0x0614 RW
SMI_BASEADDR3C RESET_VALUE 0x00000000
        SMI_BASEADDR3_12 BIT[31:24]
        SMI_BASEADDR3_11 BIT[23:16]
        SMI_BASEADDR3_10 BIT[15:8]
        SMI_BASEADDR3_9 BIT[7:0]

SMI_BASEADDR4 ADDRESS 0x0618 RW
SMI_BASEADDR4 RESET_VALUE 0x00000000
        SMI_BASEADDR_SL BIT[15:8]
        SMI_BASEADDR4_1 BIT[7:0]

CP_START ADDRESS 0x0700 RW
CP_START RESET_VALUE 0x00000000
        CP_MEM_B_LOCK BIT[4]
        CP_MEM_A_LOCK BIT[3]
        CP_BLANK BIT[2]
        CP_DISABLE BIT[1]
        CP_START BIT[0]

CP_CONFIG1 ADDRESS 0x0704 RW
CP_CONFIG1 RESET_VALUE 0x00000000
        CP_NR_CORRS BIT[26:21]
        CP_DATA_BIT BIT[20]
        CP_PILOT_BIT BIT[19]
        CP_RESULT_MEM BIT[18]
                A VALUE 0x0
                B VALUE 0x1
        CP_RESULT_BITS BIT[17]
                FOUR VALUE 0x0
                EIGHT VALUE 0x1
        CP_SAT_BITS BIT[16]
                FOUR VALUE 0x0
                EIGHT VALUE 0x1
        CP_SCALE BIT[15:12]
        CP_FINE_SCALE BIT[11]
        CP_SUBCH BIT[10:7]
                N1 VALUE 0x1
                N2 VALUE 0x2
                N3 VALUE 0x3
                N4 VALUE 0x4
                N5 VALUE 0x5
                N6 VALUE 0x6
                N7 VALUE 0x7
                N8 VALUE 0x8
                N9 VALUE 0x9
                N10 VALUE 0xA
                N11 VALUE 0xB
                N12 VALUE 0xC
        CP_CH BIT[6:5]
                N1 VALUE 0x0
                N2 VALUE 0x1
                N3 VALUE 0x2
                N4 VALUE 0x3
        CP_MODE BIT[4:0]
                OFF VALUE 0x00
                L1_1 VALUE 0x01
                L1_2 VALUE 0x02
                L1_20 VALUE 0x03
                L1_NU4_20 VALUE 0x04
                L1_NU8_20 VALUE 0x05
                R1_1 VALUE 0x06
                R1_2 VALUE 0x07
                L1C_D_4 VALUE 0x08
                L1C_P_4 VALUE 0x09
                L1C_DP_4 VALUE 0x0A
                L1C_P_24 VALUE 0x0B
                E1_B_4 VALUE 0x0C
                E1_C_4 VALUE 0x0D
                E1_BC_4 VALUE 0x0E
                E1_B_24 VALUE 0x0F
                E1_C_24 VALUE 0x10
                L2C_M_2 VALUE 0x11
                L2C_L_2 VALUE 0x12
                L2C_ML_2 VALUE 0x13
                L5_I_2 VALUE 0x14
                L5_Q_2 VALUE 0x15
                E5A_I_2 VALUE 0x16
                E5A_Q_2 VALUE 0x17
                B1_1 VALUE 0x18
                B1_2 VALUE 0x19

CP_CONFIG2 ADDRESS 0x0708 RW
CP_CONFIG2 RESET_VALUE 0x00000000
        CP_SI_CONSTCOEF BIT[18]
                NO VALUE 0x0
                YES VALUE 0x1
        CP_TESTSEL BIT[17:16]
                OFF VALUE 0x0
                P1 VALUE 0x1
                P2 VALUE 0x2
                P3 VALUE 0x3
        CP_SI_BYPASS BIT[15]
                NO VALUE 0x0
                YES VALUE 0x1
        CP_FC_BYPASS BIT[14]
                NO VALUE 0x0
                YES VALUE 0x1
        CP_CONSTCODE BIT[13:12]
                NO VALUE 0x0
                ONE VALUE 0x1
                ZERO VALUE 0x2
                NO2 VALUE 0x3
        CP_ALPHA BIT[11:10]
                POS1 VALUE 0x0
                NEG1 VALUE 0x1
                POSJ VALUE 0x2
                NEGJ VALUE 0x3
        CP_L2EVEN BIT[9]
                EVEN VALUE 0x0
                ODD VALUE 0x1
        CP_CD_ENABLE BIT[8]
                NO VALUE 0x0
                YES VALUE 0x1
        CP_CD_TIME_OFFSET BIT[7:2]
        CP_CD_SAMP_PHS BIT[1:0]

CP_SAMPLE_INDEX ADDRESS 0x070C RW
CP_SAMPLE_INDEX RESET_VALUE 0x00000000
        CP_FIRST_INDEX BIT[18:2]
        CP_DELAY BIT[1:0]

CP_PHASE ADDRESS 0x0710 RW
CP_PHASE RESET_VALUE 0x00000000
        CP_PHASE BIT[23:0]

CP_FREQ ADDRESS 0x0714 RW
CP_FREQ RESET_VALUE 0x00000000
        CP_FREQ BIT[23:0]

CP_DATA_SEED ADDRESS 0x0718 RW
CP_DATA_SEED RESET_VALUE 0x00000000
        CP_DATA_SEED BIT[26:0]

CP_PILOT_SEED ADDRESS 0x071C RW
CP_PILOT_SEED RESET_VALUE 0x00000000
        CP_PILOT_SEED BIT[26:0]

CP_CODE_INDEX ADDRESS 0x0720 RW
CP_CODE_INDEX RESET_VALUE 0x00000000
        CP_FIRST_CODE BIT[15:0]

CP_COEF1 ADDRESS 0x0724 RW
CP_COEF1 RESET_VALUE 0x00000000
        CP_H3 BIT[31:24]
        CP_H2 BIT[23:16]
        CP_H1 BIT[15:8]
        CP_H0 BIT[7:0]

CP_COEF2 ADDRESS 0x0728 RW
CP_COEF2 RESET_VALUE 0x00000000
        CP_H7 BIT[31:24]
        CP_H6 BIT[23:16]
        CP_H5 BIT[15:8]
        CP_H4 BIT[7:0]

CP_COEF3 ADDRESS 0x072C RW
CP_COEF3 RESET_VALUE 0x00000000
        CP_H11 BIT[31:24]
        CP_H10 BIT[23:16]
        CP_H9 BIT[15:8]
        CP_H8 BIT[7:0]

CP_COEF4 ADDRESS 0x0730 RW
CP_COEF4 RESET_VALUE 0x00000000
        CP_H15 BIT[31:24]
        CP_H14 BIT[23:16]
        CP_H13 BIT[15:8]
        CP_H12 BIT[7:0]

CP_COEF5 ADDRESS 0x0734 RW
CP_COEF5 RESET_VALUE 0x00000000
        CP_H19 BIT[31:24]
        CP_H18 BIT[23:16]
        CP_H17 BIT[15:8]
        CP_H16 BIT[7:0]

CP_COEF6 ADDRESS 0x0738 RW
CP_COEF6 RESET_VALUE 0x00000000
        CP_H23 BIT[31:24]
        CP_H22 BIT[23:16]
        CP_H21 BIT[15:8]
        CP_H20 BIT[7:0]

CP_STATUS ADDRESS 0x073C R
CP_STATUS RESET_VALUE 0x0000001A
        CP_STALL_CNT BIT[29:6]
        CP_STALL BIT[5]
        CP_MEMB_EMPTY BIT[4]
        CP_MEMA_EMPTY BIT[3]
        CP_ACTIVE BIT[2]
        CP_READY BIT[1]
        CP_ERROR BIT[0]

CCP_BREAKPOINT ADDRESS 0x0800 RW
CCP_BREAKPOINT RESET_VALUE 0x00000000
        CCP_BRKPNT_SET BIT[20]
        CCP_BRKPNT_SELECT BIT[19:16]
                PC VALUE 0x0
                PS VALUE 0x1
                G0 VALUE 0x2
                G1 VALUE 0x3
                G2 VALUE 0x4
                G3 VALUE 0x5
                G4 VALUE 0x6
                G5 VALUE 0x7
                G6 VALUE 0x8
                G7 VALUE 0x9
                P0 VALUE 0xA
                P1 VALUE 0xB
                P2 VALUE 0xC
                UNUSED1 VALUE 0xD
                UNUSED2 VALUE 0xE
                UNUSED3 VALUE 0xF
        CCP_BRKPNT_VALUE BIT[15:0]

CCP_BREAK_STATE ADDRESS 0x0804 R
CCP_BREAK_STATE RESET_VALUE 0x00000000
        CCP_BREAK_STATE BIT[0]

CCP_PROG_STATUS ADDRESS 0x0808 R
CCP_PROG_STATUS RESET_VALUE 0x000X0XXX
        CCP_FLAG_V BIT[19]
        CCP_FLAG_N BIT[18]
        CCP_FLAG_C BIT[17]
        CCP_FLAG_Z BIT[16]
        CCP_PC BIT[9:0]

CCP_G10_STATUS ADDRESS 0x080C R
CCP_G10_STATUS RESET_VALUE 0xXXXXXXXX
        CCP_G1 BIT[31:16]
        CCP_G0 BIT[15:0]

CCP_G32_STATUS ADDRESS 0x0810 R
CCP_G32_STATUS RESET_VALUE 0xXXXXXXXX
        CCP_G3 BIT[31:16]
        CCP_G2 BIT[15:0]

CCP_G54_STATUS ADDRESS 0x0814 R
CCP_G54_STATUS RESET_VALUE 0xXXXXXXXX
        CCP_G5 BIT[31:16]
        CCP_G4 BIT[15:0]

CCP_G76_STATUS ADDRESS 0x0818 R
CCP_G76_STATUS RESET_VALUE 0xXXXXXXXX
        CCP_G7 BIT[31:16]
        CCP_G6 BIT[15:0]

CCP_P10_STATUS ADDRESS 0x081C R
CCP_P10_STATUS RESET_VALUE 0xXXXXXXXX
        CCP_P1 BIT[31:16]
        CCP_P0 BIT[15:0]

CCP_P2_STATUS ADDRESS 0x0820 R
CCP_P2_STATUS RESET_VALUE 0x00000000
        CCP_P2 BIT[15:0]

SM_ADDR_BEGIN ADDRESS 0x40000 RW
SM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
        SM_ADDR_BEGIN BIT[31:0]

SM_ADDR_END ADDRESS 0x56FFC RW
SM_ADDR_END RESET_VALUE 0xXXXXXXXX
        SM_ADDR_END BIT[31:0]

GPM_ADDR_BEGIN ADDRESS 0x4000 RW
GPM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
        GPM_ADDR_BEGIN BIT[31:0]

GPM_ADDR_END ADDRESS 0x47FC RW
GPM_ADDR_END RESET_VALUE 0xXXXXXXXX
        GPM_ADDR_END BIT[31:0]

GDM_ADDR_BEGIN ADDRESS 0x8000 RW
GDM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
        GDM_ADDR_BEGIN BIT[31:0]

GDM_ADDR_END ADDRESS 0x87FC RW
GDM_ADDR_END RESET_VALUE 0xXXXXXXXX
        GDM_ADDR_END BIT[31:0]

CMA_ADDR_BEGIN ADDRESS 0xC000 RW
CMA_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
        CMA_ADDR_BEGIN BIT[31:0]

CMA_ADDR_END ADDRESS 0xEDFC RW
CMA_ADDR_END RESET_VALUE 0xXXXXXXXX
        CMA_ADDR_END BIT[31:0]

CMB_ADDR_BEGIN ADDRESS 0x10000 RW
CMB_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
        CMB_ADDR_BEGIN BIT[31:0]

CMB_ADDR_END ADDRESS 0x12DFC RW
CMB_ADDR_END RESET_VALUE 0xXXXXXXXX
        CMB_ADDR_END BIT[31:0]

VM_ADDR_BEGIN ADDRESS 0x18000 RW
VM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
        VM_ADDR_BEGIN BIT[31:0]

VM_ADDR_END ADDRESS 0x18FFC RW
VM_ADDR_END RESET_VALUE 0xXXXXXXXX
        VM_ADDR_END BIT[31:0]

PM_ADDR_BEGIN ADDRESS 0x1C000 RW
PM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
        PM_ADDR_BEGIN BIT[31:0]

PM_ADDR_END ADDRESS 0x1CFFC RW
PM_ADDR_END RESET_VALUE 0xXXXXXXXX
        PM_ADDR_END BIT[31:0]

CCM_START_CMD ADDRESS 0x14000 RW
--PRAGMA OVERLAP
CCM_START_CMD RESET_VALUE 0xXXXXXXXX
        CCM_FIRST_MEMORY BIT[30]
        CCM_WAIT_RTC BIT[29:10]
        CCM_NR_MS BIT[9:5]
        CCM_MODE BIT[4:0]

CCM_WORD1_CMD ADDRESS 0x14004 RW
--PRAGMA OVERLAP
CCM_WORD1_CMD RESET_VALUE 0xXXXXXXXX
        CCM_SEGMENT_TYPE BIT[31]
                FULL VALUE 0x0
                PART VALUE 0x1
        CCM_SEGMENT_TERM BIT[30]
                BEGIN VALUE 0x0
                END VALUE 0x1
        CCM_NR_CORRS BIT[29:21]
        CCM_BIT1 BIT[20]
        CCM_BIT2 BIT[19]
        CCM_TOGGLE_MEMORY BIT[18]
        CCM_RESULT_BITS BIT[17]
        CCM_SAT_BITS BIT[16]
        CCM_SCALE BIT[15:12]
        CCM_FINE_SCALE BIT[11]
        CCM_SUBCH BIT[10:7]
        CCM_CH BIT[6:5]
        CCM_MODE BIT[4:0]

CCM_WORD2_CMD ADDRESS 0x14008 RW
--PRAGMA OVERLAP
CCM_WORD2_CMD RESET_VALUE 0xXXXXXXXX
        CCM_PHASE BIT[31:24]
        CCM_FREQ BIT[23:0]

CCM_WORD3_CMD ADDRESS 0x1400C RW
--PRAGMA OVERLAP
CCM_WORD3_CMD RESET_VALUE 0xXXXXXXXX
        CCM_CODE_SEGMENT BIT[30:24]
        CCM_TIME_INDEX BIT[23:0]

CCM_WORD4_CMD ADDRESS 0x14010 RW
--PRAGMA OVERLAP
CCM_WORD4_CMD RESET_VALUE 0xXXXXXXXX
        CCM_SEGMENT_NR BIT[31:27]
        CCM_CODE_SEED BIT[26:0]

CCM_WORD5_CMD ADDRESS 0x14014 RW
--PRAGMA OVERLAP
CCM_WORD5_CMD RESET_VALUE 0xXXXXXXXX
        CCM_GLONASS_L2 BIT[31]
        CCM_CD_ENABLE BIT[30]
        CCM_CD_TIME_OFFSET_M BIT[29]
        CCM_CD_SAMP_PHS BIT[28:27]
        CCM_SECOND_CODE BIT[26]
        CCM_CONSTCODE BIT[25:24]
        CCM_TIME_RESIDUAL BIT[23:14]
        CCM_TIME_DOP BIT[13:0]

CCM_WORD6_CMD ADDRESS 0x14018 RW
--PRAGMA OVERLAP
CCM_WORD6_CMD RESET_VALUE 0xXXXXXXXX
        CCM_CD_TIME_OFFSET_L BIT[31:27]
        CCM_PILOT_SEED BIT[26:0]

CCM_WORD7_CMD ADDRESS 0x1401C RW
--PRAGMA OVERLAP
CCM_WORD7_CMD RESET_VALUE 0xXXXXXXXX
        CCM_WORD7_CMD BIT[31:0]

CCM_END_CMD ADDRESS 0x14020 RW
--PRAGMA OVERLAP
CCM_END_CMD RESET_VALUE 0x000000XX
        CCM_MODE BIT[4:0]

CCM_STOP_CMD ADDRESS 0x147DC RW
--PRAGMA OVERLAP
CCM_STOP_CMD RESET_VALUE 0x0000000X
        CCM_STOP BIT[0]

CCM_LOAD_CMD ADDRESS 0x147E0 RW
--PRAGMA OVERLAP
CCM_LOAD_CMD RESET_VALUE 0x0000000X
        CCM_LOAD BIT[0]

CCM_ERROR_CLEAR_CMD ADDRESS 0x147E4 RW
--PRAGMA OVERLAP
CCM_ERROR_CLEAR_CMD RESET_VALUE 0x0000000X
        CCM_ERROR_CLEAR BIT[0]

CCM_TIME_MARGIN_CMD ADDRESS 0x147E8 RW
--PRAGMA OVERLAP
CCM_TIME_MARGIN_CMD RESET_VALUE 0x000000XX
        CCM_TIME_MARGIN BIT[6:0]

CCM_LATE_TASK_ERROR_STATUS ADDRESS 0x147EC R
--PRAGMA OVERLAP
CCM_LATE_TASK_ERROR_STATUS RESET_VALUE 0x00000000
        CCM_LATE_TASK_ERROR BIT[0]

CCM_OVERRUN_ERROR_STATUS ADDRESS 0x147F0 R
--PRAGMA OVERLAP
CCM_OVERRUN_ERROR_STATUS RESET_VALUE 0x00000000
        CCM_OVERRUN_ERROR BIT[0]

CCM_SEQ_NUMBER_STATUS ADDRESS 0x147F4 R
--PRAGMA OVERLAP
CCM_SEQ_NUMBER_STATUS RESET_VALUE 0xXXXXXXXX
        CCM_SEQ_NUMBER BIT[31:0]

CCM_DONE_RTC_STATUS ADDRESS 0x147F8 R
--PRAGMA OVERLAP
CCM_DONE_RTC_STATUS RESET_VALUE 0xXXXXXXXX
        CCM_DONE_RTC BIT[31:0]

CCM_STALL_COUNT_STATUS ADDRESS 0x147FC R
--PRAGMA OVERLAP
CCM_STALL_COUNT_STATUS RESET_VALUE 0xXXXXXXXX
        CCM_STALL_COUNT BIT[31:0]

TPM_ADDR_BEGIN ADDRESS 0x20000 RW
TPM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
        TPM_ADDR_BEGIN BIT[31:0]

TPM_ADDR_END ADDRESS 0x201FC RW
TPM_ADDR_END RESET_VALUE 0xXXXXXXXX
        TPM_ADDR_END BIT[31:0]

TDM_ADDR_BEGIN ADDRESS 0x24000 RW
TDM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
        TDM_ADDR_BEGIN BIT[31:0]

TDM_ADDR_END ADDRESS 0x241FC RW
TDM_ADDR_END RESET_VALUE 0xXXXXXXXX
        TDM_ADDR_END BIT[31:0]

GACC_CLK_CTL ADDRESS 0x0A00 RW
GACC_CLK_CTL RESET_VALUE 0x00000000
        GACC_TEST_BUS_EN BIT[3]
        GACC_HW_LCG_EN BIT[2]
        GACC_SW_CLK_EN BIT[1]
        GACC_CLK_EN BIT[0]

GACC_RTC_WAIT ADDRESS 0x0A04 RW
GACC_RTC_WAIT RESET_VALUE 0x00000000
        GACC_RTC_SELECT BIT[25:24]
                GPS VALUE 0x0
                CDMA VALUE 0x1
                HDR VALUE 0x2
        GACC_RTC_WAIT BIT[23:0]

GACC_START_ADDR ADDRESS 0x0A08 RW
GACC_START_ADDR RESET_VALUE 0x00000000
        GACC_ENERGY_ADDR BIT[21:11]
        GACC_SAMPLE_ADDR BIT[10:0]

GACC_COUNT ADDRESS 0x0A0C RW
GACC_COUNT RESET_VALUE 0x00000000
        GACC_ENERGY_ITER BIT[31:25]
        GACC_HYP_ITER BIT[24:15]
        GACC_SAMP_ITER BIT[14:8]
        GACC_FREQ_ITER BIT[7:0]

GACC_INCR ADDRESS 0x0A10 RW
GACC_INCR RESET_VALUE 0x00000000
        GACC_SAMP_INCR_SAMP BIT[31:22]
        GACC_SAMP_INCR_TIME BIT[21:11]
        GACC_SAMP_INCR_ENERGY BIT[10:0]

GACC_FREQ ADDRESS 0x0A14 RW
GACC_FREQ RESET_VALUE 0x00000000
        GACC_FIRST_FREQ BIT[31:16]
        GACC_FREQ_INCR BIT[15:0]

GACC_CONFIG ADDRESS 0x0A18 RW
GACC_CONFIG RESET_VALUE 0x00000000
        GACC_ENERGY_MEM_BANK BIT[23]
        GACC_SAMPLE_MEM_BANK BIT[22]
        GACC_START BIT[21]
        GACC_COHERENT_OUT BIT[20]
        GACC_FIRST_ENERGY BIT[19]
        GACC_LAST_NFREQ BIT[18:16]
        GACC_COHERENT_LEN BIT[15:5]
        GACC_SUM_TRUNC BIT[4:2]
        GACC_ENERGY_TRUNC BIT[1:0]

GACC_PEAK ADDRESS 0x0A1C R
GACC_PEAK RESET_VALUE 0x00000000
        GACC_MAX_INDEX BIT[26:16]
        GACC_MAX_ENERGY BIT[15:0]

GACC_DONE ADDRESS 0x0A20 R
GACC_DONE RESET_VALUE 0x00000000
        GACC_DONE_RTC BIT[23:0]

GACC_RTC ADDRESS 0x0A24 R
GACC_RTC RESET_VALUE 0x00000000
        GACC_CURRENT_RTC BIT[23:0]

GACC_TEST_BUS_OUT ADDRESS 0x0A28 R
GACC_TEST_BUS_OUT RESET_VALUE 0x000000A0
        GACC_AHB2HB_IDLE BIT[7]
        GACC_WAIT_FOR_RTC BIT[6]
        GACC_INTF_IDLE_STATE BIT[5]
        GACC_READ_PEAK_WAIT_STATE BIT[4]
        GACC_SP_CURRENT_STATE BIT[3:1]
        GACC_CLK_IS_ON BIT[0]

GACC_SAMPLE_MEM_START_ADDR ADDRESS 0x28000 RW
GACC_SAMPLE_MEM_START_ADDR RESET_VALUE 0xXXXXXXXX
        GACC_SAMPLE_MEM_START_ADDR BIT[31:0]

GACC_SAMPLE_MEM_END_ADDR ADDRESS 0x289FC RW
GACC_SAMPLE_MEM_END_ADDR RESET_VALUE 0xXXXXXXXX
        GACC_SAMPLE_MEM_END_ADDR BIT[31:0]

GACC_ENERGY_MEM_START_ADDR ADDRESS 0x2C000 RW
GACC_ENERGY_MEM_START_ADDR RESET_VALUE 0xXXXXXXXX
        GACC_ENERGY_MEM_START_ADDR BIT[31:0]

GACC_ENERGY_MEM_END_ADDR ADDRESS 0x2C9FC RW
GACC_ENERGY_MEM_END_ADDR RESET_VALUE 0xXXXXXXXX
        GACC_ENERGY_MEM_END_ADDR BIT[31:0]

HI0_CHn_CMD_PTR_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000B00+0x4*n+0x400*s
HI0_CH0_CMD_PTR_SD0 ADDRESS 0x0B00 RW
HI0_CH0_CMD_PTR_SD0 RESET_VALUE 0xXXXXXXXX
        ADDR BIT[28:0]

HI0_CHn_RSLT_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000B40+0x4*n+0x400*s
HI0_CH0_RSLT_SD0 ADDRESS 0x0B40 R
HI0_CH0_RSLT_SD0 RESET_VALUE 0xX000000X
        V BIT[31]
        ERR BIT[3]
        F BIT[2]
        TPD BIT[1]

HI0_CHn_FLUSH_STATE0_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000B80+0x4*n+0x400*s
HI0_CH0_FLUSH_STATE0_SD0 ADDRESS 0x0B80 RW
HI0_CH0_FLUSH_STATE0_SD0 RESET_VALUE 0xX0XXXX0X
        FLUSH_TYPE BIT[31]
        CMD_ERR BIT[20]
        LAST_CPLE_MPU BIT[19]
        NO_OTB_INSTR BIT[18]
        NO_INB_INSTR BIT[17]
        NO_DATA_XFER BIT[16]
        DPH_CMD_TYPE BIT[15:14]
                SINGLE VALUE 0x0
                SCATTER_GATHER VALUE 0x1
                RESERVED_PROGRAMMING VALUE 0x2
                BOX VALUE 0x3
        PTR_NUM_OVRFLW BIT[13]
        DSCR_INDX_OVRFLW BIT[12]
        LEN_ERROR BIT[11]
        MPU_ERROR BIT[10]
        DPH_BUS_ERROR BIT[9]
        CPH_BUS_ERROR BIT[8]
        CH_STATE BIT[2:1]
                IDLE VALUE 0x0
                PROCESS VALUE 0x1
                FLUSH_WAIT VALUE 0x3
        V BIT[0]

HI0_CHn_FLUSH_STATE1_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000BC0+0x4*n+0x400*s
HI0_CH0_FLUSH_STATE1_SD0 ADDRESS 0x0BC0 R
HI0_CH0_FLUSH_STATE1_SD0 RESET_VALUE 0xXXXXXXXX
        CMD_ADDR BIT[31:0]

HI0_CHn_FLUSH_STATE3_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000C40+0x4*n+0x400*s
HI0_CH0_FLUSH_STATE3_SD0 ADDRESS 0x0C40 R
HI0_CH0_FLUSH_STATE3_SD0 RESET_VALUE 0xXXXXXXXX
        DST_REM_LEN BIT[31:16]
        SRC_REM_LEN BIT[15:0]

HI0_CHn_FLUSH_STATE4_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000C80+0x4*n+0x400*s
HI0_CH0_FLUSH_STATE4_SD0 ADDRESS 0x0C80 R
HI0_CH0_FLUSH_STATE4_SD0 RESET_VALUE 0xXXXXXXXX
        DST_DSCR_NUM BIT[31:16]
        SRC_DSCR_NUM BIT[15:0]

HI0_CHn_FLUSH_STATE5_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000CC0+0x4*n+0x400*s
HI0_CH0_FLUSH_STATE5_SD0 ADDRESS 0x0CC0 R
HI0_CH0_FLUSH_STATE5_SD0 RESET_VALUE 0xXXXXXX00
        PTR_NUM BIT[31:24]
        DSCR_INDX_NUM BIT[23:16]
        BUFFERED_LEN BIT[15:8]

HI0_SEC_DOMAIN_IRQ_STATUS_SDs(s):(0)-(3) ARRAY 0x00000E80+0x400*s
HI0_SEC_DOMAIN_IRQ_STATUS_SD0 ADDRESS 0x0E80 R
HI0_SEC_DOMAIN_IRQ_STATUS_SD0 RESET_VALUE 0x00000000
        CH_15_IRQ BIT[15]
        CH_14_IRQ BIT[14]
        CH_13_IRQ BIT[13]
        CH_12_IRQ BIT[12]
        CH_11_IRQ BIT[11]
        CH_10_IRQ BIT[10]
        CH_9_IRQ BIT[9]
        CH_8_IRQ BIT[8]
        CH_7_IRQ BIT[7]
        CH_6_IRQ BIT[6]
        CH_5_IRQ BIT[5]
        CH_4_IRQ BIT[4]
        CH_3_IRQ BIT[3]
        CH_2_IRQ BIT[2]
        CH_1_IRQ BIT[1]
        CH_0_IRQ BIT[0]

HI0_CHn_RSLT_CONF_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000E00+0x4*n+0x400*s
HI0_CH0_RSLT_CONF_SD0 ADDRESS 0x0E00 RW
HI0_CH0_RSLT_CONF_SD0 RESET_VALUE 0x00000002
        FLUSH_RSLT_EN BIT[1]
        IRQ_EN BIT[0]

HI0_CHn_STATUS_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000D00+0x4*n+0x400*s
HI0_CH0_STATUS_SD0 ADDRESS 0x0D00 R
HI0_CH0_STATUS_SD0 RESET_VALUE 0x00000001
        RSLT_FIFO_CNTR BIT[31:29]
        CMD_PTR_FIFO_CNTR BIT[28:27]
        CMD_IN_PROGRESS BIT[26]
        RSLT_VLD BIT[1]
        CMD_PTR_RDY BIT[0]

HI0_CHn_CONF(n):(0)-(7) ARRAY 0x00000D40+0x4*n
HI0_CH0_CONF ADDRESS 0x0D40 RW
HI0_CH0_CONF RESET_VALUE 0x00000081
        OTHER_CH_BLK_MASK BIT[31:16]
        RSLT_CONF_SHADOW_EN BIT[12]
        MPU_DISABLE BIT[11]
        PERM_MPU_CONF BIT[9]
        FLUSH_RSLT_EN BIT[7]
        IRQ_EN BIT[6]
        SEC_DOMAIN BIT[5:4]
        PRIORITY BIT[3:0]

HI0_CHn_DBG_0(n):(0)-(7) ARRAY 0x00000D80+0x4*n
HI0_CH0_DBG_0 ADDRESS 0x0D80 RW
HI0_CH0_DBG_0 RESET_VALUE 0x00000000
        REQ_ENG_HALT BIT[3]
        CMD_ENG_HALT BIT[2]
        CMD_PTR_FIFO_HALT BIT[1]
        ERROR BIT[0]

HI0_CHn_DBG_1(n):(0)-(7) ARRAY 0x00000DC0+0x4*n
HI0_CH0_DBG_1 ADDRESS 0x0DC0 R
HI0_CH0_DBG_1 RESET_VALUE 0xXXXXXXXX
        DBG_STATE BIT[31:0]

HI0_CIn_CONF(n):(0)-(7) ARRAY 0x00000E90+0x4*n
HI0_CI0_CONF ADDRESS 0x0E90 RW
HI0_CI0_CONF RESET_VALUE 0x00010001
        RANGE_END BIT[31:24]
        RANGE_START BIT[23:16]
        CI_WEIGHT BIT[5:4]
        MAX_BURST_LEN BIT[3:0]

HI0_CIn_DBG_ERR(n):(0)-(7) ARRAY 0x00000EB0+0x4*n
HI0_CI0_DBG_ERR ADDRESS 0x0EB0 R
HI0_CI0_DBG_ERR RESET_VALUE 0x00000000
        DATA_BUS_ERR BIT[31:16]
        CMD_BUS_ERR BIT[15:0]

HI0_CRCI_DBG ADDRESS 0x0ED0 RW
HI0_CRCI_DBG RESET_VALUE 0x0000FFFF
        CRCI_RST BIT[15:0]

HI0_CRCI_STATUS ADDRESS 0x0ED4 R
HI0_CRCI_STATUS RESET_VALUE 0x00000001
        CRCI_RDY BIT[15:0]

HI0_GP_CTL ADDRESS 0x0ED8 RW
HI0_GP_CTL RESET_VALUE 0x00000000
        GP_CTL BIT[31:0]

HI0_GP_STATUS ADDRESS 0x0EDC R
HI0_GP_STATUS RESET_VALUE 0xXXXXXXXX
        GP_STATUS BIT[31:0]

HI0_GLBL_DBG_CMD_ENG ADDRESS 0x0EE0 RW
HI0_GLBL_DBG_CMD_ENG RESET_VALUE 0xXXXXXXXX
        DBG_STATE BIT[31:0]

HI0_GLBL_DBG_REQ_ENG ADDRESS 0x0EE4 RW
HI0_GLBL_DBG_REQ_ENG RESET_VALUE 0xXXXXXXXX
        DBG_STATE BIT[31:0]

HI0_GLBL_DBG_XFR_ENG ADDRESS 0x0EE8 RW
HI0_GLBL_DBG_XFR_ENG RESET_VALUE 0xXXXXXXXX
        DBG_STATE BIT[31:0]

HI0_GLBL_DBG_CHAN_BLK ADDRESS 0x0EEC R
HI0_GLBL_DBG_CHAN_BLK RESET_VALUE 0x00000000
        CHAN_BLK_MASK BIT[15:0]

HI0_GLBL_DBG_CHAN_BLK_CLR ADDRESS 0x0EF0 RW
HI0_GLBL_DBG_CHAN_BLK_CLR RESET_VALUE 0x00000000
        CHAN_BLK_CLR_CHAN_NNUM BIT[3:0]

HI0_GLBL_DBG_TEST_SEL ADDRESS 0x0EF4 RW
HI0_GLBL_DBG_TEST_SEL RESET_VALUE 0x00000000
        TEST_BUS_SEL BIT[5:0]

NAV_AHB_BUP_CONFIG ADDRESS 0x01C0 RW
NAV_AHB_BUP_CONFIG RESET_VALUE 0x00000000
        CONFIG BIT[31:12]
        BUF2_DBG_PTR BIT[11:8]
        BUF1_DBG_PTR BIT[7:4]
        RSVD BIT[3]
        FLUSH_BUP BIT[2]
        RST_BUP BIT[1]
        BYP_BUP BIT[0]

NAV_AHB_BUP_STATUS ADDRESS 0x01C4 R
NAV_AHB_BUP_STATUS RESET_VALUE 0x00000000
        RSVD BIT[31:8]
        NXT_STATE BIT[7:4]
        CURR_STATE BIT[3:0]

NAV_AHB_BUP_STATUS1 ADDRESS 0x01C8 R
NAV_AHB_BUP_STATUS1 RESET_VALUE 0x00000000
        HADDR_STORED BIT[31:0]

NAV_AHB_BUP_STATUS2 ADDRESS 0x01CC R
NAV_AHB_BUP_STATUS2 RESET_VALUE 0x00000000
        BUF1_BASE_ADDR BIT[31:0]

NAV_AHB_BUP_STATUS3 ADDRESS 0x01D0 R
NAV_AHB_BUP_STATUS3 RESET_VALUE 0x00000000
        BUF2_BASE_ADDR BIT[31:0]

NAV_AHB_BUP_STATUS4 ADDRESS 0x01D4 R
NAV_AHB_BUP_STATUS4 RESET_VALUE 0x00000000
        BUF1 BIT[31:0]

NAV_AHB_BUP_STATUS5 ADDRESS 0x01D8 R
NAV_AHB_BUP_STATUS5 RESET_VALUE 0x00000000
        BUF2 BIT[31:0]

NAV_AHB_BUP_STATUS6 ADDRESS 0x01DC R
NAV_AHB_BUP_STATUS6 RESET_VALUE 0x00000000
        STATUS6 BIT[31:0]

NAV_AHB_BUP_STATUS7 ADDRESS 0x01E0 R
NAV_AHB_BUP_STATUS7 RESET_VALUE 0x00000000
        HADDR_DLY BIT[31:0]

NAV_CLK_ENABLE ADDRESS 0xF8000 RW
NAV_CLK_ENABLE RESET_VALUE 0x00000000
        NC_MAIN_CLK_OFF BIT[31]
        NC_PSCBC_HANDSHAKE_FSM_STATE BIT[30:27]
        NC_ADC1_CLK_OFF BIT[25]
        NC_XO_CLK_OFF BIT[24]
        NC_PSCBC_CLK_DIV BIT[23:16]
        NC_PSCBC_HANDSHAKE_FSM_EN BIT[15]
        NC_FORCE_MEM_CORE_ON BIT[14]
        NC_FORCE_MEM_PERIPH_ON BIT[13]
        NC_FORCE_MEM_PERIPH_OFF BIT[12]
        NC_PSCBC_WAKEUP BIT[11:8]
        NC_PSCBC_SLEEP BIT[7:4]
        NC_ADC1_CLK_ENABLE BIT[3]
        NC_XO_CLK_ENABLE BIT[2]
        NC_PSCBC_HW_CTL BIT[1]
        NC_MAIN_CLK_ENABLE BIT[0]

NAV_CLK_RESET ADDRESS 0xF8004 RW
NAV_CLK_RESET RESET_VALUE 0x00000000
        NC_RC_CLK_RESET BIT[3]
        NC_ADC1_CLK_RESET BIT[2]
        NC_MAIN_CLK_RESET BIT[1]
        NC_XO_CLK_RESET BIT[0]

NAV_CLK_CTL ADDRESS 0xF8008 RW
NAV_CLK_CTL RESET_VALUE 0x00000000
        NC_ASYNC_CLK_EN BIT[17]
        NC_INVERT_PPS BIT[16]
        NC_SLP_TO_PPS BIT[15]
        NC_DBG_CLK_SEL BIT[14:13]
                OFF VALUE 0x0
                MAIN VALUE 0x1
                ADC1 VALUE 0x2
                XO VALUE 0x3
        NC_SRC_CLK_DIV BIT[12:8]
                OFF VALUE 0x00
                DIV_1_0 VALUE 0x01
                DIV_1_5 VALUE 0x02
                DIV_2_0 VALUE 0x03
                DIV_2_5 VALUE 0x04
                DIV_3_0 VALUE 0x05
                DIV_3_5 VALUE 0x06
                DIV_4_0 VALUE 0x07
                DIV_4_5 VALUE 0x08
                DIV_5_0 VALUE 0x09
                DIV_5_5 VALUE 0x0A
                DIV_6_0 VALUE 0x0B
                DIV_6_5 VALUE 0x0C
                DIV_7_0 VALUE 0x0D
                DIV_7_5 VALUE 0x0E
                DIV_8_0 VALUE 0x0F
                DIV_8_5 VALUE 0x10
                DIV_9_0 VALUE 0x11
                DIV_9_5 VALUE 0x12
                DIV_10_0 VALUE 0x13
                DIV_10_5 VALUE 0x14
                DIV_11_0 VALUE 0x15
                DIV_11_5 VALUE 0x16
                DIV_12_0 VALUE 0x17
                DIV_12_5 VALUE 0x18
                DIV_13_0 VALUE 0x19
                DIV_13_5 VALUE 0x1A
                DIV_14_0 VALUE 0x1B
                DIV_14_5 VALUE 0x1C
                DIV_15_0 VALUE 0x1D
                DIV_15_5 VALUE 0x1E
                DIV_16_0 VALUE 0x1F
        NC_FRAC_UPDATE_SEL BIT[7]
                HOST VALUE 0x0
                FRAME VALUE 0x1
        NC_FRAC31_MODE BIT[6:5]
                BYPASS VALUE 0x0
                SWALLOW VALUE 0x1
                DUAL_EDGE VALUE 0x2
                SINGLE_EDGE VALUE 0x3
        NC_ADC1_CLK_DIV BIT[4:3]
                BYPASS VALUE 0x0
                DIV2 VALUE 0x1
                DIV3 VALUE 0x2
                DIV4 VALUE 0x3
        NC_CLK_SRC_SEL BIT[2:0]
                XO VALUE 0x0
                PLL0 VALUE 0x1
                PLL1 VALUE 0x2
                PLL2 VALUE 0x3
                EXTCLK VALUE 0x4
                GND1 VALUE 0x5
                GND2 VALUE 0x6
                GND3 VALUE 0x7

NAV_CLK_FRAC31_M ADDRESS 0xF800C RW
NAV_CLK_FRAC31_M RESET_VALUE 0x00000000
        NC_FRAC31_M BIT[30:0]

NAV_CLK_FRAC31_NOT_2D ADDRESS 0xF8010 RW
NAV_CLK_FRAC31_NOT_2D RESET_VALUE 0x00000000
        NC_FRAC31_NOT_2D BIT[30:0]

NAV_CLK_FRAC31_NOT_N_MINUS_M ADDRESS 0xF8014 RW
NAV_CLK_FRAC31_NOT_N_MINUS_M RESET_VALUE 0x00000000
        NC_FRAC31_NOT_N_MINUS_M BIT[30:0]

NAV_CLK_FRAC31_UPDATE ADDRESS 0xF8018 RW
NAV_CLK_FRAC31_UPDATE RESET_VALUE 0x00000000
        NC_FRAC31_UPDATE BIT[0]

NAV_CLK_GDS ADDRESS 0xF801C RW
NAV_CLK_GDS RESET_VALUE 0x00000001
        NC_GDS_PD_OFF BIT[31]
        NC_GDS_GDSC_STATE BIT[30:27]
        NC_GDS_DLY_ENRESTUP BIT[23:20]
        NC_GDS_DLY_ENFEWUP BIT[19:16]
        NC_GDS_DLY_DISABLECLK BIT[15:12]
        NC_GDS_RETAIN_FF_ENABLE BIT[11]
        NC_GDS_RESTORE BIT[10]
        NC_GDS_SAVE BIT[9]
        NC_GDS_RETAIN BIT[8]
        NC_GDS_ENR_SW BIT[7]
        NC_GDS_ENF_SW BIT[6]
        NC_GDS_CLAMP_IO_SW BIT[5]
        NC_GDS_CLK_DISABLE BIT[4]
        NC_GDS_ARES_SW BIT[3]
        NC_GDS_SW_OVERRIDE BIT[2]
        NC_GDS_HW_CONTROL BIT[1]
        NC_GDS_COLLAPSE_EN_SW BIT[0]

NAV_CLK_IPCAT ADDRESS 0xF8020 R
NAV_CLK_IPCAT RESET_VALUE 0x60040000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

NAV_CLK_AXI_BRIDGE_STATUS ADDRESS 0xF8024 RW
NAV_CLK_AXI_BRIDGE_STATUS RESET_VALUE 0x00000000
        NAV_MSA_AUTH_DISABLE BIT[1]
        NAV_AXI_BRIDGE_STATUS BIT[0]

GNSS_ADC_CMD0 ADDRESS 0xF0000 RW
GNSS_ADC_CMD0 RESET_VALUE 0x00000000
        ADC_REG4 BIT[31:24]
        ADC_REG3 BIT[23:16]
        ADC_REG2 BIT[15:8]
        ADC_REG1 BIT[7:0]

GNSS_ADC_CMD1 ADDRESS 0xF0004 RW
GNSS_ADC_CMD1 RESET_VALUE 0x00000000
        ADC_REG8 BIT[31:24]
        ADC_REG7 BIT[23:16]
        ADC_REG6 BIT[15:8]
        ADC_REG5 BIT[7:0]

GNSS_ADC_CMD2 ADDRESS 0xF0008 RW
GNSS_ADC_CMD2 RESET_VALUE 0x00000000
        ADC_REG12 BIT[31:24]
        ADC_REG11 BIT[23:16]
        ADC_REG10 BIT[15:8]
        ADC_REG9 BIT[7:0]

GNSS_ADC_CMD3 ADDRESS 0xF000C RW
GNSS_ADC_CMD3 RESET_VALUE 0x00000000
        ADC_REG16 BIT[31:24]
        ADC_REG15 BIT[23:16]
        ADC_REG14 BIT[15:8]
        ADC_REG13 BIT[7:0]

GNSS_ADC_IDDQ ADDRESS 0xF0010 RW
GNSS_ADC_IDDQ RESET_VALUE 0x00000000
        ADC_IDDQ BIT[0]

NAV_PLL4_PLLMODE ADDRESS 0xF8800 RW
NAV_PLL4_PLLMODE RESET_VALUE 0x00000000
        PLL_LOCK_DET BIT[31]
        PLL_ACTIVE_FLAG BIT[30]
        PLL_ACK_LATCH BIT[29]
        USER_RSVD2 BIT[28:24]
        PLL_UPDATE_BYPASS BIT[23]
        PLL_UPDATE BIT[22]
        USER_RSVD1 BIT[21:4]
        PLLTEST BIT[3]
        RESET_N BIT[2]
        BYPASSNL BIT[1]
        OUTCTRL BIT[0]

NAV_PLL4_L_VAL ADDRESS 0xF8804 RW
NAV_PLL4_L_VAL RESET_VALUE 0x00000000
        L_LVAL BIT[7:0]

NAV_PLL4_ALPHA_VAL_L ADDRESS 0xF8808 RW
NAV_PLL4_ALPHA_VAL_L RESET_VALUE 0x00000000
        ALPHA_VAL_L BIT[31:0]

NAV_PLL4_ALPHA_VAL_H ADDRESS 0xF880C RW
NAV_PLL4_ALPHA_VAL_H RESET_VALUE 0x00000000
        ALPHA_VAL_H BIT[7:0]

NAV_PLL4_USER_CTL ADDRESS 0xF8810 RW
NAV_PLL4_USER_CTL RESET_VALUE 0x00000001
        USER_RSVD4 BIT[31:25]
        MN_EN BIT[24]
        USER_RSVD3 BIT[23:13]
        PREDIV2_EN BIT[12]
        USER_RSVD2 BIT[11:10]
        POSTDIV_CTL BIT[9:8]
        INV_OUTPUT BIT[7]
        USER_RSVD1 BIT[6:5]
        LVTEST_EN BIT[4]
        LVEARLY_EN BIT[3]
        LVAUX2_EN BIT[2]
        LVAUX_EN BIT[1]
        LVMAIN_EN BIT[0]

NAV_PLL4_USER_CTL_H ADDRESS 0xF8814 RW
NAV_PLL4_USER_CTL_H RESET_VALUE 0x00000000
        USER_RSVD BIT[31:0]

NAV_PLL4_CONFIG_CTL ADDRESS 0xF8818 RW
NAV_PLL4_CONFIG_CTL RESET_VALUE 0x000040C9
        USER_RSVD BIT[31:0]

NAV_PLL4_TEST_CTL ADDRESS 0xF881C RW
NAV_PLL4_TEST_CTL RESET_VALUE 0x00000000
        USER_RSVD BIT[31:0]

NAV_PLL4_RESERVED ADDRESS 0xF8820 R
NAV_PLL4_RESERVED RESET_VALUE 0x00000000
        USER_RSVD BIT[31:0]

NAV_PLL4_STATUS ADDRESS 0xF8824 R
NAV_PLL4_STATUS RESET_VALUE 0x00000000
        PLL_ACK_LATCH BIT[1]
        CLOCK_DETECT BIT[0]

STMR_STATUS0_RD ADDRESS 0x00C0 R
STMR_STATUS0_RD RESET_VALUE 0x00000000
        RC_QTIMER_TT_RTC_STATUS BIT[23:0]

STMR_STATUS1_RD ADDRESS 0x00C4 R
STMR_STATUS1_RD RESET_VALUE 0x00000000
        RC_BP1_COUNT_STMR_STATUS BIT[19:0]

STMR_STATUS2_RD ADDRESS 0x00C8 R
STMR_STATUS2_RD RESET_VALUE 0x00000000
        RC_BP1_PHASE_STMR_STATUS BIT[31:0]

STMR_STATUS3_RD ADDRESS 0x00CC R
STMR_STATUS3_RD RESET_VALUE 0x00000000
        RC_BP2_COUNT_STMR_STATUS BIT[19:0]

STMR_STATUS4_RD ADDRESS 0x00D0 R
STMR_STATUS4_RD RESET_VALUE 0x00000000
        RC_BP2_PHASE_STMR_STATUS BIT[31:0]

STMR_STATUS5_RD ADDRESS 0x00D4 R
STMR_STATUS5_RD RESET_VALUE 0x00000000
        RC_BP3_COUNT_STMR_STATUS BIT[19:0]

STMR_STATUS6_RD ADDRESS 0x00D8 R
STMR_STATUS6_RD RESET_VALUE 0x00000000
        RC_BP3_PHASE_STMR_STATUS BIT[31:0]

STMR_STATUS7_RD ADDRESS 0x00DC R
STMR_STATUS7_RD RESET_VALUE 0x00000000
        RC_BP4_COUNT_STMR_STATUS BIT[19:0]

STMR_STATUS8_RD ADDRESS 0x00E0 R
STMR_STATUS8_RD RESET_VALUE 0x00000000
        RC_BP4_PHASE_STMR_STATUS BIT[19:0]

STMR_STATUS9_RD ADDRESS 0x00E4 R
STMR_STATUS9_RD RESET_VALUE 0x00000000
        RC_TT_ACTIVE_STMR_STATUS BIT[0]

STMR_STATUS10_RD ADDRESS 0x00E8 R
STMR_STATUS10_RD RESET_VALUE 0x00000000
        RC_GNSS_TT_RTC_STMR_STATUS BIT[31:0]

STMR_STATUS11_RD ADDRESS 0x00EC R
STMR_STATUS11_RD RESET_VALUE 0x00000000
        RC_QTIMER_TT_RTC_STMR_STATUS BIT[23:0]

modem_top MODULE OFFSET=MSS_TOP+0x00300000 MAX=MSS_TOP+0x0038FFFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.MSS_TOP.MODEM_TOP
-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.TX

TX_ENABLE ADDRESS 0x80000 RW
TX_ENABLE RESET_VALUE 0x00000000
        ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TX_MEM_ACCESS_CFG ADDRESS 0x80004 RW
TX_MEM_ACCESS_CFG RESET_VALUE 0x00000000
        AHB_ENDIAN BIT[0]
                LITTLE_ENDIAN VALUE 0x0
                BIG_ENDIAN VALUE 0x1

TX_MEM_PAGE ADDRESS 0x80008 RW
TX_MEM_PAGE RESET_VALUE 0x00000000
        PAGE_SEL BIT[7:0]

TX_AXI_WR_INTF_EVENT ADDRESS 0x8000C RW
TX_AXI_WR_INTF_EVENT RESET_VALUE 0x00000000
        COMP_CNT_LIMIT BIT[31:16]
        COMP_CNT_VAL BIT[15:0]

TX_STMR_TRIG_FRAC_CNT_0 ADDRESS 0x80010 RW
TX_STMR_TRIG_FRAC_CNT_0 RESET_VALUE 0x00000000
        CNT BIT[7:0]

TX_FRAME_STB_FRAC_CNT_c(c):(0)-(0) ARRAY 0x00080018+0x4*c
TX_FRAME_STB_FRAC_CNT_0 ADDRESS 0x80018 R
TX_FRAME_STB_FRAC_CNT_0 RESET_VALUE 0x00000000
        CNT BIT[7:0]

TX_MISR_CTRL ADDRESS 0x80020 RW
TX_MISR_CTRL RESET_VALUE 0x00000000
        CAP_STB_SEL BIT[5:2]
                NO_CAPTURE VALUE 0x0
                AHB_CMD_STB VALUE 0x1
                CTRL2MOD_FRAME_STB VALUE 0x2
                MOD2FLT_FRAME_STB VALUE 0x3
                FLT2TXC_FRAME_STB_0 VALUE 0x4
                TXC_0_FRAME_STB VALUE 0x5
                LTE_TX_BDRY_STB VALUE 0x7
                FLT2TXC_FRAME_STB_1 VALUE 0x8
        DATA_SEL BIT[1]
                CURRENT_MISR_VALUE VALUE 0x0
                CAPTURE_MISR_VALUE VALUE 0x1
        ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TX_MISR_RD_DATA ADDRESS 0x80024 R
TX_MISR_RD_DATA RESET_VALUE 0x00000000
        VALUE BIT[31:0]

TX_MISR_CAP_EN ADDRESS 0x80028 RW
TX_MISR_CAP_EN RESET_VALUE 0x00000000
        CAPTURE BIT[0]

HARQ_DONE_STATUS ADDRESS 0x8002C R
HARQ_DONE_STATUS RESET_VALUE 0x00000000
        HARQ_DONE_BANK1 BIT[1]
                NOT_DONE VALUE 0x0
                DONE VALUE 0x1
        HARQ_DONE_BANK0 BIT[0]
                NOT_DONE VALUE 0x0
                DONE VALUE 0x1

TX_MODE_c(c):(0)-(0) ARRAY 0x00080030+0x4*c
TX_MODE_0 ADDRESS 0x80030 RW
TX_MODE_0 RESET_VALUE 0x00000000
        STMR_STOP_TRIGGER_MASK BIT[4]
                NO_MASK VALUE 0x0
                MASK VALUE 0x1
        TX_DAC_OUTPUT_EN BIT[3]
                TXR VALUE 0x0
                GND VALUE 0x1
        TXR_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TXC_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TX_MODE_COMMON ADDRESS 0x80038 RW
TX_MODE_COMMON RESET_VALUE 0x00000000
        FLT_TX_EN BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MOD_TX_EN BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENC_TX_EN BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CTL_TX_EN BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TX_MEM_EN BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SYS_MODE BIT[1:0]
                CDMA VALUE 0x0
                UMTS VALUE 0x1

TX_ENABLE_GSM_c(c):(0)-(0) ARRAY 0x0008003C+0x4*c
TX_ENABLE_GSM_0 ADDRESS 0x8003C RW
TX_ENABLE_GSM_0 RESET_VALUE 0x00000000
        DAC_GSM_SDM_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TX_TDS_CTRL ADDRESS 0x80044 RW
TX_TDS_CTRL RESET_VALUE 0x00000000
        ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TX_MEM_TEST_WR_ADDR ADDRESS 0x80048 RW
TX_MEM_TEST_WR_ADDR RESET_VALUE 0x00000000
        END_ADDR BIT[29:16]
        START_ADDR BIT[13:0]

TX_MEM_TEST_WR_ADDR_STATUS ADDRESS 0x8004C R
TX_MEM_TEST_WR_ADDR_STATUS RESET_VALUE 0x00000000
        CURR_ADDR BIT[13:0]

TX_MEM_TEST_RD ADDRESS 0x80050 RW
TX_MEM_TEST_RD RESET_VALUE 0x00000000
        SEL BIT[3:1]
        EN BIT[0]

TX_MEM_TEST_RD_ADDR ADDRESS 0x80054 RW
TX_MEM_TEST_RD_ADDR RESET_VALUE 0x00000000
        END_ADDR BIT[28:16]
        START_ADDR BIT[12:0]

TX_MEM_TEST_RD_ADDR_STATUS ADDRESS 0x80058 R
TX_MEM_TEST_RD_ADDR_STATUS RESET_VALUE 0x00000000
        CURR_ADDR BIT[12:0]

TX_SW_AHB_EVENT_ADDRm(m):(0)-(7) ARRAY 0x00080060+0x4*m
TX_SW_AHB_EVENT_ADDR0 ADDRESS 0x80060 RW
TX_SW_AHB_EVENT_ADDR0 RESET_VALUE 0x00000000
        AHB_ADDR BIT[15:0]

TX_A2_AHB_EVENT_ADDR ADDRESS 0x80080 RW
TX_A2_AHB_EVENT_ADDR RESET_VALUE 0x00000000
        AHB_ADDR BIT[19:0]

TX_EVENT_LOG_EN ADDRESS 0x80084 RW
TX_EVENT_LOG_EN RESET_VALUE 0x00000000
        EN BIT[0]

TX_EVENT_SEL_0 ADDRESS 0x80088 RW
TX_EVENT_SEL_0 RESET_VALUE 0x00000000
        EVENT_3_SEL BIT[28:24]
        EVENT_2_SEL BIT[20:16]
        EVENT_1_SEL BIT[12:8]
        EVENT_0_SEL BIT[4:0]

TX_EVENT_SEL_1 ADDRESS 0x8008C RW
TX_EVENT_SEL_1 RESET_VALUE 0x00000000
        EVENT_7_SEL BIT[28:24]
        EVENT_6_SEL BIT[20:16]
        EVENT_5_SEL BIT[12:8]
        EVENT_4_SEL BIT[4:0]

TX_TESTBUS_SEL ADDRESS 0x80090 RW
TX_TESTBUS_SEL RESET_VALUE 0x00000000
        DEST_SEL BIT[16]
        TOP_SRC_SEL BIT[8:5]
        BLK_SRC_SEL BIT[4:0]

TX_TESTBUS_RD_DATA ADDRESS 0x80094 R
TX_TESTBUS_RD_DATA RESET_VALUE 0x00000000
        RD_DATA BIT[31:0]

TX_TESTBUS_RD_DATA_MASK ADDRESS 0x80098 RW
TX_TESTBUS_RD_DATA_MASK RESET_VALUE 0x00000000
        RD_DATA_MASK BIT[31:0]

TX_ERROR_IRQ_EN ADDRESS 0x8009C RW
TX_ERROR_IRQ_EN RESET_VALUE 0x00000000
        IRQ_EN BIT[31:0]

TX_ERROR_IRQ_CLEAR ADDRESS 0x800A0 C
TX_ERROR_IRQ_CLEAR RESET_VALUE 0x00000000
        IRQ_CLEAR BIT[31:0]

TX_ERROR_IRQ_STATUS ADDRESS 0x800A4 R
TX_ERROR_IRQ_STATUS RESET_VALUE 0x00000000
        IRQ_STATUS BIT[31:0]

TX_STATUS_RD ADDRESS 0x800A8 R
TX_STATUS_RD RESET_VALUE 0x00000000
        STATUS BIT[31:0]

TX_DEBUG_IRQ_EN ADDRESS 0x800AC RW
TX_DEBUG_IRQ_EN RESET_VALUE 0x00000000
        IRQ_EN BIT[31:0]

TX_DEBUG_IRQ_CLEAR ADDRESS 0x800B0 C
TX_DEBUG_IRQ_CLEAR RESET_VALUE 0x00000000
        IRQ_CLEAR BIT[31:0]

TX_DEBUG_IRQ_STATUS ADDRESS 0x800B4 R
TX_DEBUG_IRQ_STATUS RESET_VALUE 0x00000000
        IRQ_STATUS BIT[31:0]

TX_MODE_OFDMA ADDRESS 0x800BC RW
TX_MODE_OFDMA RESET_VALUE 0x00000000
        OFDMA_TX_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TX_AXI_RD0_INTF_CTL ADDRESS 0x800C8 RW
TX_AXI_RD0_INTF_CTL RESET_VALUE 0x00000000
        OUTPUT_SEL BIT[4:1]
                OFDMA_TX VALUE 0x3
                TXC0 VALUE 0x4
                TXR0 VALUE 0x6
        RD_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TX_AXI_RD0_INTF_EVENT ADDRESS 0x800CC RW
TX_AXI_RD0_INTF_EVENT RESET_VALUE 0x00000000
        COMP_CNT_LIMIT BIT[31:16]
        COMP_CNT_VAL BIT[15:0]

TX_SW_RESET_ENC_MOD ADDRESS 0x800E0 RW
TX_SW_RESET_ENC_MOD RESET_VALUE 0x00000000
        O_TX BIT[3]
        MOD BIT[2]
        ENC BIT[1]
        CTL BIT[0]

TX_SW_RESET_TXC_TXR_c(c):(0)-(0) ARRAY 0x000800E4+0x4*c
TX_SW_RESET_TXC_TXR_0 ADDRESS 0x800E4 RW
TX_SW_RESET_TXC_TXR_0 RESET_VALUE 0x00000000
        TXR BIT[1]
        TXC BIT[0]

TX_ENC_CLK_INIT ADDRESS 0x800EC RW
TX_ENC_CLK_INIT RESET_VALUE 0x00000000
        ENC_CLK_INIT BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.TX_UNIFIED_TOP

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.TX_UNIFIED_TOP.TX_UNIFIED

TX_C2K_MODE ADDRESS 0x81000 RW
TX_C2K_MODE RESET_VALUE 0x00000000
        C2K_IS95A_MODE BIT[3]
        MOD_1X_EN BIT[2]
        DO_REV BIT[1]
        MOD_DO_EN BIT[0]

TX_TDS_NEW_FRAME_SW ADDRESS 0x81064 C
TX_TDS_NEW_FRAME_SW RESET_VALUE 0x00000000
        NEW_FRAME_SW BIT[0]

TX_UNIFIED_DCH_RACH_ENC_TRIGGER ADDRESS 0x81068 C
TX_UNIFIED_DCH_RACH_ENC_TRIGGER RESET_VALUE 0x00000000
        START_ENC_NOW_DCH_RACH BIT[0]

TX_TDS_ERUCCH_ENC_TRIGGER ADDRESS 0x8106C C
TX_TDS_ERUCCH_ENC_TRIGGER RESET_VALUE 0x00000000
        START_ENC_NOW_ERUCCH BIT[0]

TX_1X_ENC_TRIGGER ADDRESS 0x81070 C
TX_1X_ENC_TRIGGER RESET_VALUE 0x00000000
        TX_1X_ENC_TRIGGER BIT[2:0]

TX_DO_ENC_TRIGGER ADDRESS 0x81074 C
TX_DO_ENC_TRIGGER RESET_VALUE 0x00000000
        TX_DO_ENC_TRIGGER BIT[0]

TX_DO_CARRIER_CONFIG ADDRESS 0x81078 RW
TX_DO_CARRIER_CONFIG RESET_VALUE 0x00000000
        CARRIER_0_PACKET_NUM BIT[2:1]
        CARRIER_0_EN BIT[0]

TX_UNIFIED_ENC_NUM_ACTIVE_TRCHS ADDRESS 0x8107C RW
TX_UNIFIED_ENC_NUM_ACTIVE_TRCHS RESET_VALUE 0x00000000
        NUM_ACTIVE_TRCHS_CCTRCH2 BIT[11:8]
        NUM_ACTIVE_TRCHS_CCTRCH1 BIT[7:4]
        NUM_ERAMA_TRCHS BIT[3:0]

TX_UNIFIED_ENC_ENDIAN_FRMT_CTL ADDRESS 0x81080 RW
TX_UNIFIED_ENC_ENDIAN_FRMT_CTL RESET_VALUE 0x00000000
        DCH_RACH_ENDIAN_FRMT BIT[0]

TX_UNIFIED_ENC_CIPHER_CK0_m(m):(0)-(3) ARRAY 0x00081084+0x4*m
TX_UNIFIED_ENC_CIPHER_CK0_0 ADDRESS 0x81084 RW
TX_UNIFIED_ENC_CIPHER_CK0_0 RESET_VALUE 0x00000000
        DATA31_0 BIT[31:0]

TX_UNIFIED_ENC_CIPHER_CK1_m(m):(0)-(3) ARRAY 0x00081094+0x4*m
TX_UNIFIED_ENC_CIPHER_CK1_0 ADDRESS 0x81094 RW
TX_UNIFIED_ENC_CIPHER_CK1_0 RESET_VALUE 0x00000000
        DATA31_0 BIT[31:0]

TX_UNIFIED_ENC_CIPHER_CK2_m(m):(0)-(3) ARRAY 0x000810A4+0x4*m
TX_UNIFIED_ENC_CIPHER_CK2_0 ADDRESS 0x810A4 RW
TX_UNIFIED_ENC_CIPHER_CK2_0 RESET_VALUE 0x00000000
        DATA31_0 BIT[31:0]

TX_UNIFIED_ENC_CIPHER_CK3_m(m):(0)-(3) ARRAY 0x000810B4+0x4*m
TX_UNIFIED_ENC_CIPHER_CK3_0 ADDRESS 0x810B4 RW
TX_UNIFIED_ENC_CIPHER_CK3_0 RESET_VALUE 0x00000000
        DATA31_0 BIT[31:0]

TX_UNIFIED_ENC_CIPHER_CK4_m(m):(0)-(3) ARRAY 0x000810C4+0x4*m
TX_UNIFIED_ENC_CIPHER_CK4_0 ADDRESS 0x810C4 RW
TX_UNIFIED_ENC_CIPHER_CK4_0 RESET_VALUE 0x00000000
        DATA31_0 BIT[31:0]

TX_UNIFIED_ENC_CIPHER_CK5_m(m):(0)-(3) ARRAY 0x000810D4+0x4*m
TX_UNIFIED_ENC_CIPHER_CK5_0 ADDRESS 0x810D4 RW
TX_UNIFIED_ENC_CIPHER_CK5_0 RESET_VALUE 0x00000000
        DATA31_0 BIT[31:0]

TX_UNIFIED_ENC_ERAM_INCRACC_INIT ADDRESS 0x810E4 C
TX_UNIFIED_ENC_ERAM_INCRACC_INIT RESET_VALUE 0x00000000
        ERAM_INIT BIT[0]

TX_UNIFIED_ENC_FILLER_POLARITY ADDRESS 0x810E8 RW
TX_UNIFIED_ENC_FILLER_POLARITY RESET_VALUE 0x00000000
        RFRM_EQ_FILLER_BIT_CCTRCH2 BIT[2]
        RFRM_EQ_FILLER_BIT_CCTRCH1 BIT[1]

TX_TDS_TTI_ERUCCH ADDRESS 0x810EC RW
TX_TDS_TTI_ERUCCH RESET_VALUE 0x00000000
        ERUCCH_TTI BIT[0]

TX_UNIFIED_ENC_EUL_CODING_PARAM_BANKc(c):(0)-(1) ARRAY 0x000810F0+0x4*c
TX_UNIFIED_ENC_EUL_CODING_PARAM_BANK0 ADDRESS 0x810F0 RW
TX_UNIFIED_ENC_EUL_CODING_PARAM_BANK0 RESET_VALUE 0x00000000
        NUM_CODE_SEGS BIT[20:17]
        NUM_PRE_RM_BITS BIT[16:0]

TX_UNIFIED_ENC_EUL_CODE_SEG_SIZE_BANKc(c):(0)-(1) ARRAY 0x000810F8+0x4*c
TX_UNIFIED_ENC_EUL_CODE_SEG_SIZE_BANK0 ADDRESS 0x810F8 RW
TX_UNIFIED_ENC_EUL_CODE_SEG_SIZE_BANK0 RESET_VALUE 0x00000000
        NUM_FILLER_BITS BIT[18:13]
        NUM_BITS_CODE_SEG BIT[12:0]

TX_UNIFIED_ENC_EUL_TURBO_INTLV_PARAM0_BANKc(c):(0)-(1) ARRAY 0x00081100+0x4*c
TX_UNIFIED_ENC_EUL_TURBO_INTLV_PARAM0_BANK0 ADDRESS 0x81100 RW
TX_UNIFIED_ENC_EUL_TURBO_INTLV_PARAM0_BANK0 RESET_VALUE 0x00000000
        NUM_COLUMNS_MINUS1 BIT[23:16]
        LAST_COLUMN BIT[15:8]
        NUM_ROW_INDEX BIT[7:6]
        LAST_ROW_BIT_EXCH BIT[5]
        LAST_ROW BIT[4:0]

TX_UNIFIED_ENC_EUL_TURBO_INTLV_PARAM1_BANKc(c):(0)-(1) ARRAY 0x00081108+0x4*c
TX_UNIFIED_ENC_EUL_TURBO_INTLV_PARAM1_BANK0 ADDRESS 0x81108 RW
TX_UNIFIED_ENC_EUL_TURBO_INTLV_PARAM1_BANK0 RESET_VALUE 0x00000000
        PRIME_NUM_INDEX BIT[14:9]
        PRIME_NUMBER BIT[8:0]

TX_UNIFIED_ENC_OFFL_ENC_FRAME ADDRESS 0x81110 RW
TX_UNIFIED_ENC_OFFL_ENC_FRAME RESET_VALUE 0x00000000
        FRAME_CNT BIT[2:0]

TX_UNIFIED_EUL_ENC_TRIGGER ADDRESS 0x81114 C
TX_UNIFIED_EUL_ENC_TRIGGER RESET_VALUE 0x00000000
        EUL_HW_ENC_START BIT[0]

TX_UNIFIED_ENC_EUL_ENC_BANK_CFG ADDRESS 0x81118 RW
TX_UNIFIED_ENC_EUL_ENC_BANK_CFG RESET_VALUE 0x00000000
        BANK_ENC_INDEX BIT[0]

TX_1X_CH1_ENC_CTL ADDRESS 0x8111C RW
TX_1X_CH1_ENC_CTL RESET_VALUE 0x00000000
        CH1_CRC_LEN BIT[13:9]
        CH1_CODE_RATE BIT[8:7]
        CH1_RADIO_CFG BIT[6:4]
        CH1_ENC_RATE BIT[3]
        CH1_FRAME_SIZE BIT[2:1]
        CH1_EN BIT[0]

TX_1X_CH1_CRC_POLY ADDRESS 0x81120 RW
TX_1X_CH1_CRC_POLY RESET_VALUE 0x00000000
        DATA BIT[15:0]

TX_1X_CH2_ENC_CTL_0 ADDRESS 0x81124 RW
TX_1X_CH2_ENC_CTL_0 RESET_VALUE 0x00000000
        FCH_CRC_LENGTH BIT[12:8]
        FCH_CODE_RATE BIT[6:5]
        FCH_ENC_RATE BIT[3:2]
        IS_95_C BIT[1]
        FCH_EN BIT[0]

TX_1X_CH2_ENC_CTL_1 ADDRESS 0x81128 RW
TX_1X_CH2_ENC_CTL_1 RESET_VALUE 0x00000000
        CH2_RADIO_CFG BIT[4:2]
        CH2_FRAME_SIZE BIT[1:0]

TX_1X_CH2_CRC_POLY ADDRESS 0x8112C RW
TX_1X_CH2_CRC_POLY RESET_VALUE 0x00000000
        DATA BIT[15:0]

TX_1X_CH3_ENC_CTL_0 ADDRESS 0x81130 RW
TX_1X_CH3_ENC_CTL_0 RESET_VALUE 0x00000000
        TURBO_ENCODE BIT[13]
        SCH_CRC_LENGTH BIT[12:8]
        SCH_CODE_RATE BIT[7:6]
        SCH_ENC_RATE BIT[5:1]
        SCH_EN BIT[0]

TX_1X_CH3_ENC_CTL_1 ADDRESS 0x81134 RW
TX_1X_CH3_ENC_CTL_1 RESET_VALUE 0x00000000
        LOW_REPEAT BIT[11:9]
        CH3_INTLV_SIZE BIT[6:5]
        CH3_SEL BIT[4:2]
        CH3_FRAME_SIZE BIT[1:0]

TX_1X_CH3_CRC_POLY ADDRESS 0x81138 RW
TX_1X_CH3_CRC_POLY RESET_VALUE 0x00000000
        DATA BIT[15:0]

TX_DO_SCRAMB_INIT_c(c):(0)-(0) ARRAY 0x0008113C+0x4*c
TX_DO_SCRAMB_INIT_0 ADDRESS 0x8113C RW
TX_DO_SCRAMB_INIT_0 RESET_VALUE 0x00000000
        DATA BIT[16:0]

TX_TDS_RM_EINI_ERUCCH ADDRESS 0x81148 RW
TX_TDS_RM_EINI_ERUCCH RESET_VALUE 0x00000000
        INITIAL_ERROR_ERUCCH BIT[15:0]

TX_TDS_RM_EMINUS_ERUCCH ADDRESS 0x8114C RW
TX_TDS_RM_EMINUS_ERUCCH RESET_VALUE 0x00000000
        EMINUS_ERUCCH BIT[15:0]

TX_TDS_RM_EPLUS_ERUCCH ADDRESS 0x81150 RW
TX_TDS_RM_EPLUS_ERUCCH RESET_VALUE 0x00000000
        EPLUS_ERUCCH BIT[15:0]

TX_TDS_CCTRCH_SI ADDRESS 0x81154 RW
TX_TDS_CCTRCH_SI RESET_VALUE 0x00000000
        CCTRCH_2_SI_TYPE BIT[1]
        CCTRCH_1_SI_TYPE BIT[0]

TX_TDS_ERUCCH_ADDR ADDRESS 0x81158 RW
TX_TDS_ERUCCH_ADDR RESET_VALUE 0x00000000
        ERUCCH_BANK_SEL BIT[9]

TX_TDS_CCTRCH_ADDR ADDRESS 0x8115C RW
TX_TDS_CCTRCH_ADDR RESET_VALUE 0x00000000
        CCTRCH_2_ADDR_DPCH BIT[19:10]
        CCTRCH_1_ADDR_DPCH BIT[9:0]

TX_TDS_SLOT_DATA_NUM0_CCTRCH1 ADDRESS 0x81160 RW
TX_TDS_SLOT_DATA_NUM0_CCTRCH1 RESET_VALUE 0x00000000
        SLOT2_DATA_NUM BIT[26:16]
        SLOT1_DATA_NUM BIT[10:0]

TX_TDS_SLOT_DATA_NUM1_CCTRCH1 ADDRESS 0x81164 RW
TX_TDS_SLOT_DATA_NUM1_CCTRCH1 RESET_VALUE 0x00000000
        SLOT4_DATA_NUM BIT[26:16]
        SLOT3_DATA_NUM BIT[10:0]

TX_TDS_SLOT_DATA_NUM2_CCTRCH1 ADDRESS 0x81168 RW
TX_TDS_SLOT_DATA_NUM2_CCTRCH1 RESET_VALUE 0x00000000
        SLOT5_DATA_NUM BIT[10:0]

TX_TDS_SLOT_DATA_NUM0_CCTRCH2 ADDRESS 0x8116C RW
TX_TDS_SLOT_DATA_NUM0_CCTRCH2 RESET_VALUE 0x00000000
        SLOT2_DATA_NUM BIT[26:16]
        SLOT1_DATA_NUM BIT[10:0]

TX_TDS_SLOT_DATA_NUM1_CCTRCH2 ADDRESS 0x81170 RW
TX_TDS_SLOT_DATA_NUM1_CCTRCH2 RESET_VALUE 0x00000000
        SLOT4_DATA_NUM BIT[26:16]
        SLOT3_DATA_NUM BIT[10:0]

TX_TDS_SLOT_DATA_NUM2_CCTRCH2 ADDRESS 0x81174 RW
TX_TDS_SLOT_DATA_NUM2_CCTRCH2 RESET_VALUE 0x00000000
        SLOT5_DATA_NUM BIT[10:0]

TX_UNIFIED_ENC_EUL_RM_SYS_EINI ADDRESS 0x81178 RW
TX_UNIFIED_ENC_EUL_RM_SYS_EINI RESET_VALUE 0x00000000
        EUL_PUNCT_EN_SYS BIT[16]
        INITIAL_ERROR_S BIT[15:0]

TX_UNIFIED_ENC_EUL_RM_SYS_EPLUS_EMINUS ADDRESS 0x8117C RW
TX_UNIFIED_ENC_EUL_RM_SYS_EPLUS_EMINUS RESET_VALUE 0x00000000
        EPLUS_S BIT[31:16]
        EMINUS_S BIT[15:0]

TX_UNIFIED_ENC_EUL_RM_P1_EINI ADDRESS 0x81180 RW
TX_UNIFIED_ENC_EUL_RM_P1_EINI RESET_VALUE 0x00000000
        EUL_PUNCT_EN_PARITY BIT[16]
        INITIAL_ERROR_P1 BIT[15:0]

TX_UNIFIED_ENC_EUL_RM_P1_EPLUS ADDRESS 0x81184 RW
TX_UNIFIED_ENC_EUL_RM_P1_EPLUS RESET_VALUE 0x00000000
        EPLUS_P1 BIT[16:0]

TX_UNIFIED_ENC_EUL_RM_P1_EMINUS ADDRESS 0x81188 RW
TX_UNIFIED_ENC_EUL_RM_P1_EMINUS RESET_VALUE 0x00000000
        EMINUS_P1 BIT[16:0]

TX_UNIFIED_ENC_EUL_RM_P2_EINI ADDRESS 0x8118C RW
TX_UNIFIED_ENC_EUL_RM_P2_EINI RESET_VALUE 0x00000000
        INITIAL_ERROR_P2 BIT[15:0]

TX_UNIFIED_ENC_EUL_RM_P2_EPLUS_EMINUS ADDRESS 0x81190 RW
TX_UNIFIED_ENC_EUL_RM_P2_EPLUS_EMINUS RESET_VALUE 0x00000000
        EPLUS_P2 BIT[31:16]
        EMINUS_P2 BIT[15:0]

TX_UNIFIED_ENC_EUL_RM_SYS_NUMBITS ADDRESS 0x81194 RW
TX_UNIFIED_ENC_EUL_RM_SYS_NUMBITS RESET_VALUE 0x00000000
        NT_SYS_NUMBITS BIT[15:0]

TX_UNIFIED_ENC_EUL_RM_P1P2_NUMBITS ADDRESS 0x81198 RW
TX_UNIFIED_ENC_EUL_RM_P1P2_NUMBITS RESET_VALUE 0x00000000
        NT_P2_NUMBITS BIT[31:16]
        NT_P1_NUMBITS BIT[15:0]

TX_TDS_EUL_NUMBITS ADDRESS 0x8119C RW
TX_TDS_EUL_NUMBITS RESET_VALUE 0x00000000
        NUMBITS BIT[15:0]

UMTS_TX_EUL_RM_RAM_BASE_ADDR ADDRESS 0x811A0 RW
UMTS_TX_EUL_RM_RAM_BASE_ADDR RESET_VALUE 0x00000000
        AREA2_RM_BASE_ADDR BIT[26:16]
        AREA1_RM_BASE_ADDR BIT[10:0]

TX_1X_CH1_PUNCT_PATN_1 ADDRESS 0x811A4 RW
TX_1X_CH1_PUNCT_PATN_1 RESET_VALUE 0x00000000
        DCCH_PUNCT_PATTERN_23_16 BIT[7:0]

TX_1X_CH1_PUNCT_PATN_0 ADDRESS 0x811A8 RW
TX_1X_CH1_PUNCT_PATN_0 RESET_VALUE 0x00000000
        DCCH_PUNCT_PATTERN_15_0 BIT[15:0]

TX_1X_CH2_PUNCT_PATN_1 ADDRESS 0x811AC RW
TX_1X_CH2_PUNCT_PATN_1 RESET_VALUE 0x00000000
        FCH_PUNCPATTERN_24_16 BIT[8:0]

TX_1X_CH2_PUNCT_PATN_0 ADDRESS 0x811B0 RW
TX_1X_CH2_PUNCT_PATN_0 RESET_VALUE 0x00000000
        FCH_PUNCPATTERN_15_0 BIT[15:0]

TX_1X_CH3_PUNCT_PATN_1 ADDRESS 0x811B4 RW
TX_1X_CH3_PUNCT_PATN_1 RESET_VALUE 0x00000000
        SCH_PUNCPATTERN_23_16 BIT[7:0]

TX_1X_CH3_PUNCT_PATN_0 ADDRESS 0x811B8 RW
TX_1X_CH3_PUNCT_PATN_0 RESET_VALUE 0x00000000
        SCH_PUNCPATTERN_15_0 BIT[15:0]

TX_1X_LPN_BOZO ADDRESS 0x811BC RW
TX_1X_LPN_BOZO RESET_VALUE 0x00000000
        EN BIT[0]

TX_UNIFIED_PN_LD ADDRESS 0x811C0 C
TX_UNIFIED_PN_LD RESET_VALUE 0x00000000
        CMD BIT[0]

TX_UNIFIED_PN_MASK_LD ADDRESS 0x811C4 C
TX_UNIFIED_PN_MASK_LD RESET_VALUE 0x00000000
        CMD BIT[0]

TX_1X_I_PN_STATE ADDRESS 0x811C8 RW
TX_1X_I_PN_STATE RESET_VALUE 0x00000000
        I_PN_STATE BIT[14:0]

TX_1X_Q_PN_STATE ADDRESS 0x811CC RW
TX_1X_Q_PN_STATE RESET_VALUE 0x00000000
        Q_PN_STATE BIT[14:0]

TX_1X_U_PN_MASK_0 ADDRESS 0x811D0 RW
TX_1X_U_PN_MASK_0 RESET_VALUE 0x00000000
        U_PN_MASK BIT[31:0]

TX_1X_U_PN_MASK_1 ADDRESS 0x811D4 RW
TX_1X_U_PN_MASK_1 RESET_VALUE 0x00000000
        U_PN_MASK BIT[9:0]

TX_1X_U_PN_STATE_0 ADDRESS 0x811D8 RW
TX_1X_U_PN_STATE_0 RESET_VALUE 0x00000000
        U_PN_STATE BIT[31:0]

TX_1X_U_PN_STATE_1 ADDRESS 0x811DC RW
TX_1X_U_PN_STATE_1 RESET_VALUE 0x00000000
        U_PN_STATE BIT[9:0]

TX_DO_PN_STATE_0 ADDRESS 0x811E0 RW
TX_DO_PN_STATE_0 RESET_VALUE 0x00000000
        PN_STATE BIT[31:0]

TX_DO_PN_STATE_1 ADDRESS 0x811E4 RW
TX_DO_PN_STATE_1 RESET_VALUE 0x00000000
        PN_STATE BIT[9:0]

TX_DO_I_PN_MASK_0_Cm(m):(0)-(0) ARRAY 0x000811E8+0x4*m
TX_DO_I_PN_MASK_0_C0 ADDRESS 0x811E8 RW
TX_DO_I_PN_MASK_0_C0 RESET_VALUE 0x00000000
        I_PN_MASK BIT[31:0]

TX_DO_I_PN_MASK_1_Cm(m):(0)-(0) ARRAY 0x000811F4+0x4*m
TX_DO_I_PN_MASK_1_C0 ADDRESS 0x811F4 RW
TX_DO_I_PN_MASK_1_C0 RESET_VALUE 0x00000000
        I_PN_MASK BIT[9:0]

TX_DO_Q_PN_MASK_0_Cm(m):(0)-(0) ARRAY 0x00081200+0x4*m
TX_DO_Q_PN_MASK_0_C0 ADDRESS 0x81200 RW
TX_DO_Q_PN_MASK_0_C0 RESET_VALUE 0x00000000
        Q_PN_MASK BIT[31:0]

TX_DO_Q_PN_MASK_1_Cm(m):(0)-(0) ARRAY 0x0008120C+0x4*m
TX_DO_Q_PN_MASK_1_C0 ADDRESS 0x8120C RW
TX_DO_Q_PN_MASK_1_C0 RESET_VALUE 0x00000000
        Q_PN_MASK BIT[9:0]

TX_DO_FOC_PN_CTL_Cm(m):(0)-(0) ARRAY 0x00081218+0x4*m
TX_DO_FOC_PN_CTL_C0 ADDRESS 0x81218 RW
TX_DO_FOC_PN_CTL_C0 RESET_VALUE 0x00000000
        PN_SEL BIT[1:0]

TX_DO_TRAFFIC_PN_CTL ADDRESS 0x81224 RW
TX_DO_TRAFFIC_PN_CTL RESET_VALUE 0x00000000
        PN_SEL BIT[1:0]

TX_UMTS_SCR_CODE_INIT ADDRESS 0x81228 RW
TX_UMTS_SCR_CODE_INIT RESET_VALUE 0x00000000
        SCR_CODE_TYPE BIT[31]
        SCR_CODE_INIT BIT[24:0]

TX_TDS_SCR_CODE_INIT ADDRESS 0x81230 RW
TX_TDS_SCR_CODE_INIT RESET_VALUE 0x00000000
        SCR_CODE_INIT BIT[15:0]

TX_1X_PICH_PCBIT_DATA ADDRESS 0x81234 RW
TX_1X_PICH_PCBIT_DATA RESET_VALUE 0x00000000
        DATA BIT[15:0]

TX_1X_PICH_PCBIT_MASK ADDRESS 0x81238 RW
TX_1X_PICH_PCBIT_MASK RESET_VALUE 0x00000000
        MASK BIT[15:0]

TX_DO_REV0_RRI_CTL ADDRESS 0x8123C RW
TX_DO_REV0_RRI_CTL RESET_VALUE 0x00000000
        DISABLE BIT[31]
        RRI BIT[2:0]

TX_DO_ACK_CTL_Cm(m):(0)-(0) ARRAY 0x00081240+0x4*m
TX_DO_ACK_CTL_C0 ADDRESS 0x81240 RW
TX_DO_ACK_CTL_C0 RESET_VALUE 0x00000000
        ON_Q BIT[6]
        WALSH_CODE BIT[4:3]
        CRC_VAL BIT[2]
        ACK_EN BIT[0]

TX_DO_DRC_CTL_Cm(m):(0)-(0) ARRAY 0x0008124C+0x4*m
TX_DO_DRC_CTL_C0 ADDRESS 0x8124C RW
TX_DO_DRC_CTL_C0 RESET_VALUE 0x00000000
        ON_I BIT[20]
        WALSH_CODE BIT[19]
        WALSH_COVER BIT[18:16]
        CODE_INDEX BIT[4:1]
        DRC_EN BIT[0]

TX_DO_DSC_CTL_Cm(m):(0)-(0) ARRAY 0x00081258+0x4*m
TX_DO_DSC_CTL_C0 ADDRESS 0x81258 RW
TX_DO_DSC_CTL_C0 RESET_VALUE 0x00000000
        ON_Q BIT[4]
        DATA BIT[3:1]
        DSC_EN BIT[0]

TX_DO_REVAB_RRI_CTL_Cm(m):(0)-(0) ARRAY 0x00081264+0x4*m
TX_DO_REVAB_RRI_CTL_C0 ADDRESS 0x81264 RW
TX_DO_REVAB_RRI_CTL_C0 RESET_VALUE 0x00000000
        RR_INDEX BIT[5:2]
        SUBPKG_INDEX BIT[1:0]

TX_1X_FPC_BIT ADDRESS 0x81270 RW
TX_1X_FPC_BIT RESET_VALUE 0x00000000
        DATA BIT[0]

TX_UMTS_PHY_CH_TYPE ADDRESS 0x81274 RW
TX_UMTS_PHY_CH_TYPE RESET_VALUE 0x00000000
        CH_TYPE BIT[1:0]

TX_UMTS_RACH_CTL ADDRESS 0x81278 RW
TX_UMTS_RACH_CTL RESET_VALUE 0x00000000
        PREAMBLE_SIG BIT[31:16]
        SUCC_SIG_INDEX BIT[5:2]
        RACH_EN BIT[1:0]

TX_UMTS_RACH_OVSF ADDRESS 0x8127C RW
TX_UMTS_RACH_OVSF RESET_VALUE 0x00000000
        OVSF BIT[7:0]

TX_UMTS_CTL_CH_DATA ADDRESS 0x81280 RW
TX_UMTS_CTL_CH_DATA RESET_VALUE 0x00000000
        DATA BIT[0]

TX_UMTS_SPARE_CH_DATA ADDRESS 0x81284 RW
TX_UMTS_SPARE_CH_DATA RESET_VALUE 0x00000000
        DATA BIT[0]

TX_UMTS_SPARE_CH_CTL ADDRESS 0x81288 RW
TX_UMTS_SPARE_CH_CTL RESET_VALUE 0x00000000
        ON_Q BIT[8]
        OVSF BIT[7:0]

TX_UNIFIED_SPARE_DATA_CH_CTL_m(m):(0)-(1) ARRAY 0x0008128C+0x4*m
TX_UNIFIED_SPARE_DATA_CH_CTL_0 ADDRESS 0x8128C RW
TX_UNIFIED_SPARE_DATA_CH_CTL_0 RESET_VALUE 0x00000000
        IRAM_BANK_SEL BIT[21]
        SPRD_NUM BIT[20:13]
        SPRD_FACTOR BIT[12:10]
        SPRD_EN BIT[9]
        SYM_TYPE BIT[8:7]
        I_Q_OR_BOTH BIT[6:5]
        DATA_CAR BIT[4:3]
        DATA_TYPE BIT[2:1]
        EN BIT[0]

TX_UNIFIED_SPARE_DATA_CH_FINE_CTL_m(m):(0)-(1) ARRAY 0x00081294+0x4*m
TX_UNIFIED_SPARE_DATA_CH_FINE_CTL_0 ADDRESS 0x81294 RW
TX_UNIFIED_SPARE_DATA_CH_FINE_CTL_0 RESET_VALUE 0x00000000
        T2 BIT[27:15]
        T1 BIT[14:2]
        INIT_STATE BIT[1]
        EN_GATING BIT[0]

TX_UMTS_DPDCH_CTL ADDRESS 0x8129C RW
TX_UMTS_DPDCH_CTL RESET_VALUE 0x00000000
        OVSF BIT[11:4]
        SPR_FACTOR BIT[3:1]
        EN BIT[0]

TX_UMTS_HSDPCCH_CTL ADDRESS 0x812A0 RW
TX_UMTS_HSDPCCH_CTL RESET_VALUE 0x00000000
        OVSF BIT[7:0]

TX_UMTS_HSDPCCH_DATA ADDRESS 0x812A4 RW
TX_UMTS_HSDPCCH_DATA RESET_VALUE 0x00000000
        DATA BIT[9:0]

TX_UMTS_EUL_NUMBITS_EDPDCHc(c):(0)-(3) ARRAY 0x000812A8+0x4*c
TX_UMTS_EUL_NUMBITS_EDPDCH0 ADDRESS 0x812A8 RW
TX_UMTS_EUL_NUMBITS_EDPDCH0 RESET_VALUE 0x00000000
        NUMBITS BIT[14:0]

TX_UMTS_EUL_EDPDCH_CONFIG ADDRESS 0x812C8 RW
TX_UMTS_EUL_EDPDCH_CONFIG RESET_VALUE 0x00000000
        EN_16QAM BIT[3]
        NUM_CHS BIT[2:1]
        I_Q_SEL BIT[0]

TX_UMTS_EUL_EDPDCH_CTL0 ADDRESS 0x812CC RW
TX_UMTS_EUL_EDPDCH_CTL0 RESET_VALUE 0x00000000
        OVSF BIT[10:3]
        SPR_FACTOR BIT[2:0]

TX_UMTS_EUL_EDPDCH_CTL1 ADDRESS 0x812D0 RW
TX_UMTS_EUL_EDPDCH_CTL1 RESET_VALUE 0x00000000
        OVSF BIT[10:3]
        SPR_FACTOR BIT[2:0]

TX_UMTS_EUL_EDPDCH_CTL2 ADDRESS 0x812D4 RW
TX_UMTS_EUL_EDPDCH_CTL2 RESET_VALUE 0x00000000
        OVSF BIT[10:3]
        SPR_FACTOR BIT[2:0]

TX_UMTS_EUL_EDPDCH_CTL3 ADDRESS 0x812D8 RW
TX_UMTS_EUL_EDPDCH_CTL3 RESET_VALUE 0x00000000
        OVSF BIT[10:3]
        SPR_FACTOR BIT[2:0]

TX_UMTS_EUL_EDPCCH_CTL ADDRESS 0x812DC RW
TX_UMTS_EUL_EDPCCH_CTL RESET_VALUE 0x00000000
        OVSF BIT[10:3]
        SPR_FACTOR BIT[2:0]

TX_UMTS_EUL_EDPCCH_DATA ADDRESS 0x812E0 RW
TX_UMTS_EUL_EDPCCH_DATA RESET_VALUE 0x00000000
        DATA BIT[29:0]

TX_TDS_EUCCH ADDRESS 0x812E4 RW
TX_TDS_EUCCH RESET_VALUE 0x00000000
        DATA BIT[31:0]

TX_TDS_HSSICHm(m):(0)-(2) ARRAY 0x000812E8+0x4*m
TX_TDS_HSSICH0 ADDRESS 0x812E8 RW
TX_TDS_HSSICH0 RESET_VALUE 0x00000000
        DATA BIT[29:0]

TX_TDS_SYNC_ULc(c):(0)-(3) ARRAY 0x000812F4+0x4*c
TX_TDS_SYNC_UL0 ADDRESS 0x812F4 RW
TX_TDS_SYNC_UL0 RESET_VALUE 0x00000000
        SYNC_UL BIT[31:0]

TX_TDS_MIDAMBLE_SHIFT ADDRESS 0x81304 RW
TX_TDS_MIDAMBLE_SHIFT RESET_VALUE 0x00000000
        CH1_SHIFT BIT[22:16]
        CH0_SHIFT BIT[6:0]

TX_TDS_MIDAMBLEm(m):(0)-(3) ARRAY 0x00081308+0x4*m
TX_TDS_MIDAMBLE0 ADDRESS 0x81308 RW
TX_TDS_MIDAMBLE0 RESET_VALUE 0x00000000
        MIDAMBLE BIT[31:0]

TX_TDS_SLOT_CTL_PHY_CH0 ADDRESS 0x81318 RW
TX_TDS_SLOT_CTL_PHY_CH0 RESET_VALUE 0x00000000
        CFG_SRC BIT[17]
        EUCCH_EN BIT[16:13]
        TFCI_BIT_NUM BIT[12:10]
        TPC_SS_BIT_NUM BIT[9:7]
        DPCH_CCTRCH_SRC BIT[5]
        SYNC_UL_TS BIT[4:3]
        TYPE BIT[2:0]

TX_TDS_SLOT_CTL_PHY_CH1 ADDRESS 0x8131C RW
TX_TDS_SLOT_CTL_PHY_CH1 RESET_VALUE 0x00008000
        CFG_SRC BIT[15]
        EUCCH_EN BIT[14:11]
        TFCI_BIT_NUM BIT[10:8]
        TPC_SS_BIT_NUM BIT[7:5]
        DPCH_CCTRCH_SRC BIT[3]
        TYPE BIT[2:0]

TX_TDS_SS_PHY_CH0 ADDRESS 0x81320 RW
TX_TDS_SS_PHY_CH0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

TX_TDS_SS_PHY_CH1 ADDRESS 0x81324 RW
TX_TDS_SS_PHY_CH1 RESET_VALUE 0x00000000
        DATA BIT[31:0]

TX_TDS_TFCI_PHY_CH0 ADDRESS 0x81328 RW
TX_TDS_TFCI_PHY_CH0 RESET_VALUE 0x00000000
        DATA BIT[15:0]

TX_TDS_TFCI_PHY_CH1 ADDRESS 0x8132C RW
TX_TDS_TFCI_PHY_CH1 RESET_VALUE 0x00000000
        DATA BIT[15:0]

TX_TDS_TPC_PHY_CH0 ADDRESS 0x81330 RW
TX_TDS_TPC_PHY_CH0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

TX_TDS_TPC_PHY_CH1 ADDRESS 0x81334 RW
TX_TDS_TPC_PHY_CH1 RESET_VALUE 0x00000000
        DATA BIT[31:0]

TX_UNIFIED_NUM_ZEROS_FLUSH ADDRESS 0x81338 RW
TX_UNIFIED_NUM_ZEROS_FLUSH RESET_VALUE 0x00000000
        DATA BIT[3:0]

TX_UNIFIED_FRAME_OFFSET ADDRESS 0x8133C RW
TX_UNIFIED_FRAME_OFFSET RESET_VALUE 0x00000000
        DATA BIT[3:0]

TX_UNIFIED_FRAME_OFF_LD ADDRESS 0x81340 RC
TX_UNIFIED_FRAME_OFF_LD RESET_VALUE 0x00000000
        CMD BIT[0]

TX_UNIFIED_SAMPLE_CNT_INIT_VAL ADDRESS 0x81344 RW
TX_UNIFIED_SAMPLE_CNT_INIT_VAL RESET_VALUE 0x00000000
        DATA BIT[24:0]

TX_UNIFIED_SAMPLE_CNT_LD ADDRESS 0x81348 RC
TX_UNIFIED_SAMPLE_CNT_LD RESET_VALUE 0x00000000
        CMD BIT[0]

TX_UNIFIED_SAMPLE_CNT_READ ADDRESS 0x8134C R
TX_UNIFIED_SAMPLE_CNT_READ RESET_VALUE 0x00000000
        DATA BIT[24:0]

TX_UNIFIED_SAMPLE_CNT_UPDATE_TIME ADDRESS 0x81350 RW
TX_UNIFIED_SAMPLE_CNT_UPDATE_TIME RESET_VALUE 0x00000000
        EN BIT[31]
        DATA BIT[24:0]

TX_UMTS_EUL_TTI_MODE ADDRESS 0x81354 RW
TX_UMTS_EUL_TTI_MODE RESET_VALUE 0x00000000
        MODE_2MS BIT[0]

TX_UMTS_HSDPCCH_OFFSET ADDRESS 0x81358 RW
TX_UMTS_HSDPCCH_OFFSET RESET_VALUE 0x00000000
        OFFSET BIT[7:0]

TX_UNIFIED_BETAP_GAIN_UPDATE ADDRESS 0x8135C RW
TX_UNIFIED_BETAP_GAIN_UPDATE RESET_VALUE 0x00000000
        EN BIT[31]
        MASK BIT[26:16]
        UPDATE_TIME BIT[10:0]

TX_UNIFIED_PA_RANGE_UPDATE ADDRESS 0x81360 RW
TX_UNIFIED_PA_RANGE_UPDATE RESET_VALUE 0x00000000
        EN BIT[31]
        MASK BIT[26:16]
        UPDATE_TIME BIT[10:0]

TX_UNIFIED_OFFL_EN ADDRESS 0x81364 RW
TX_UNIFIED_OFFL_EN RESET_VALUE 0x00000000
        EN BIT[0]

TX_UNIFIED_DTX_EN ADDRESS 0x81368 RW
TX_UNIFIED_DTX_EN RESET_VALUE 0x00000000
        EN BIT[0]

TX_UNIFIED_ERAM_CTL ADDRESS 0x8136C RW
TX_UNIFIED_ERAM_CTL RESET_VALUE 0x00000000
        ERAM_BANK_SEL BIT[3:0]

TX_TDS_EUL_RM_BANK_SEL ADDRESS 0x81370 RW
TX_TDS_EUL_RM_BANK_SEL RESET_VALUE 0x00000000
        EUL_RM_BANK_SEL BIT[0]

TX_UNIFIED_ENC_STATUS ADDRESS 0x81374 R
TX_UNIFIED_ENC_STATUS RESET_VALUE 0x00000000
        ENC_INPROG BIT[21:10]
        CRC_INPROG BIT[9:0]

TX_TDS_GUARD_PERIOD ADDRESS 0x81378 RW
TX_TDS_GUARD_PERIOD RESET_VALUE 0x00000000
        NUM_CX8_TS BIT[28:16]
        NUM_CX8_SYNC_UL BIT[12:0]

TX_1X_DBR_MASK_READ ADDRESS 0x8137C R
TX_1X_DBR_MASK_READ RESET_VALUE 0x00000000
        DBR_PATTERN BIT[15:0]

TX_TDS_NEW_SUBFRAME_FW ADDRESS 0x81380 RW
TX_TDS_NEW_SUBFRAME_FW RESET_VALUE 0x00000000
        NEW_SUBFRAME_FW BIT[1:0]

TX_1X_MISC_CTL ADDRESS 0x81384 RW
TX_1X_MISC_CTL RESET_VALUE 0x00000000
        C2K_IS95A_ACCESS_CH BIT[6]
        C2K_PCH_EN BIT[3]
        C2K_PCH_GATING_RATE BIT[2:1]
        C2K_FCH_EIGHTH_GATE BIT[0]

TX_UNIFIED_CARRIER_EN ADDRESS 0x81388 RW
TX_UNIFIED_CARRIER_EN RESET_VALUE 0x00000000
        ENABLE BIT[2:0]

TX_DO_GAIN_BANK ADDRESS 0x8138C RW
TX_DO_GAIN_BANK RESET_VALUE 0x00000000
        BANK BIT[0]

TX_UNIFIED_GAIN_0 ADDRESS 0x81390 RW
TX_UNIFIED_GAIN_0 RESET_VALUE 0x00000000
        GAIN_1 BIT[30:16]
        GAIN_0 BIT[14:0]

TX_UNIFIED_GAIN_1 ADDRESS 0x81394 RW
TX_UNIFIED_GAIN_1 RESET_VALUE 0x00000000
        GAIN_1 BIT[30:16]
        GAIN_0 BIT[14:0]

TX_UNIFIED_GAIN_2 ADDRESS 0x81398 RW
TX_UNIFIED_GAIN_2 RESET_VALUE 0x00000000
        GAIN_1 BIT[30:16]
        GAIN_0 BIT[14:0]

TX_UNIFIED_GAIN_3 ADDRESS 0x8139C RW
TX_UNIFIED_GAIN_3 RESET_VALUE 0x00000000
        GAIN_1 BIT[30:16]
        GAIN_0 BIT[14:0]

TX_UNIFIED_GAIN_4 ADDRESS 0x813A0 RW
TX_UNIFIED_GAIN_4 RESET_VALUE 0x00000000
        GAIN_1 BIT[30:16]
        GAIN_0 BIT[14:0]

TX_UNIFIED_GAIN_5 ADDRESS 0x813A4 RW
TX_UNIFIED_GAIN_5 RESET_VALUE 0x00000000
        GAIN_1 BIT[30:16]
        GAIN_0 BIT[14:0]

TX_C2K_BETAP_GAIN_C0 ADDRESS 0x813A8 RW
TX_C2K_BETAP_GAIN_C0 RESET_VALUE 0x00000000
        EN BIT[16]
        GAIN BIT[9:0]

TX_UNIFIED_ADVRET_CMD ADDRESS 0x813B4 RC
TX_UNIFIED_ADVRET_CMD RESET_VALUE 0x00000000
        C0 BIT[0]

TX_UNIFIED_ADVRET_TYPE ADDRESS 0x813B8 RW
TX_UNIFIED_ADVRET_TYPE RESET_VALUE 0x00000000
        ADV BIT[0]

TX_1X_MOD_WCOVER_SEL ADDRESS 0x813BC RW
TX_1X_MOD_WCOVER_SEL RESET_VALUE 0x00000000
        CH1_WCOVER BIT[11:8]
        CH2_WCOVER BIT[7:4]
        CH3_WCOVER BIT[3:0]

TX_DO_CTL_Cm(m):(0)-(0) ARRAY 0x000813C0+0x4*m
TX_DO_CTL_C0 ADDRESS 0x813C0 RW
TX_DO_CTL_C0 RESET_VALUE 0x00000000
        EN BIT[16]
        FOC_CTL BIT[1:0]

TX_TDS_NUM_DATA_PHY_CH0 ADDRESS 0x813CC RW
TX_TDS_NUM_DATA_PHY_CH0 RESET_VALUE 0x00000000
        DATA2_BIT_NUM BIT[26:16]
        DATA1_BIT_NUM BIT[10:0]

TX_TDS_NUM_DATA_PHY_CH1 ADDRESS 0x813D0 RW
TX_TDS_NUM_DATA_PHY_CH1 RESET_VALUE 0x00000000
        DATA2_BIT_NUM BIT[26:16]
        DATA1_BIT_NUM BIT[10:0]

TX_TDS_SPR_FACTOR_CTL ADDRESS 0x813D4 RW
TX_TDS_SPR_FACTOR_CTL RESET_VALUE 0x00000000
        CH1_SPR_FACTOR BIT[26:24]
        CH1_OVSF BIT[23:16]
        CH0_SPR_FACTOR BIT[10:8]
        CH0_OVSF BIT[7:0]

TX_TDS_EUL_MOD_CTL ADDRESS 0x813D8 RW
TX_TDS_EUL_MOD_CTL RESET_VALUE 0x00000000
        MOD_MODE BIT[3]
        TDS_CONSTELLATION_REARRANGE BIT[1:0]

TX_TDS_SLOT_IDX ADDRESS 0x813DC RW
TX_TDS_SLOT_IDX RESET_VALUE 0x00000000
        IDX BIT[2:0]

TX_UMTS_DCH_RACH_LAST ADDRESS 0x813E0 RW
TX_UMTS_DCH_RACH_LAST RESET_VALUE 0x00000000
        LAST_ROW BIT[13:5]
        LAST_COL BIT[4:0]

TX_UNIFIED_PRED_CLIP_BYPASS ADDRESS 0x813E4 RW
TX_UNIFIED_PRED_CLIP_BYPASS RESET_VALUE 0x00000001
        PRED_CLIP_BYPASS BIT[0]

TX_UNIFIED_PRED_CLIP_C0 ADDRESS 0x813E8 RW
TX_UNIFIED_PRED_CLIP_C0 RESET_VALUE 0x00000000
        THRESHOLD BIT[23:8]
        THRESHOLD_OVERRIDE BIT[1]

TX_UNIFIED_PRED_CLIP_GLOBAL ADDRESS 0x813F4 RW
TX_UNIFIED_PRED_CLIP_GLOBAL RESET_VALUE 0x00000000
        THRESHOLD BIT[15:0]

TX_TDS_BBF_WINDOW ADDRESS 0x813F8 RW
TX_TDS_BBF_WINDOW RESET_VALUE 0x00000000
        WINDOW_RISE_DELAY BIT[11:0]

TX_UNIFIED_PA_RANGE ADDRESS 0x813FC RW
TX_UNIFIED_PA_RANGE RESET_VALUE 0x00000000
        PA_RANGE BIT[1:0]

TX_UNIFIED_ROTANGLE_0 ADDRESS 0x81400 RW
TX_UNIFIED_ROTANGLE_0 RESET_VALUE 0x00000000
        PA_STATE_01_ANGLE BIT[17:9]
        PA_STATE_00_ANGLE BIT[8:0]

TX_UNIFIED_ROTANGLE_1 ADDRESS 0x81404 RW
TX_UNIFIED_ROTANGLE_1 RESET_VALUE 0x00000000
        PA_STATE_11_ANGLE BIT[17:9]
        PA_STATE_10_ANGLE BIT[8:0]

TX_UNIFIED_ROT_FREQ_STEP_C0 ADDRESS 0x81408 RW
TX_UNIFIED_ROT_FREQ_STEP_C0 RESET_VALUE 0x00000000
        STEP BIT[22:0]

TX_UNIFIED_CRC_BYPASS ADDRESS 0x81414 RW
TX_UNIFIED_CRC_BYPASS RESET_VALUE 0x00000000
        DATA BIT[0]

TX_UNIFIED_MEM_PTR_EN ADDRESS 0x81418 RW
TX_UNIFIED_MEM_PTR_EN RESET_VALUE 0x00000000
        DATA BIT[0]

TX_MEM_ERAM_ADDR_m(m):(0)-(12) ARRAY 0x0008145C+0x4*m
TX_MEM_ERAM_ADDR_0 ADDRESS 0x8145C RW
TX_MEM_ERAM_ADDR_0 RESET_VALUE 0x00000000
        WORD_ADDR BIT[12:0]

TX_MEM_IRAM_ADDR_m(m):(0)-(12) ARRAY 0x00081490+0x4*m
TX_MEM_IRAM_ADDR_0 ADDRESS 0x81490 RW
TX_MEM_IRAM_ADDR_0 RESET_VALUE 0x00000000
        WORD_ADDR BIT[12:0]

TX_SUMTS_DECIMATE ADDRESS 0x814C4 RW
TX_SUMTS_DECIMATE RESET_VALUE 0x00000000
        DEC_FACTOR BIT[1:0]
                BYPASS VALUE 0x0
                DEC_BY_2 VALUE 0x1
                DEC_BY_4 VALUE 0x2
                INVALID VALUE 0x3

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.TX_UNIFIED_TOP.TX_UNIFIED_MEM

TX_UNIFIED_ENC_TRBLK_PARAM_TRCHc(c):(0)-(7) ARRAY 0x00081800+0x4*c
TX_UNIFIED_ENC_TRBLK_PARAM_TRCH0 ADDRESS 0x81800 W
TX_UNIFIED_ENC_TRBLK_PARAM_TRCH0 RESET_VALUE 0x00000000
        TRBLK_SIZE BIT[28:16]
        CRC_SIZE BIT[9:5]
        NUM_TRBLKS BIT[4:0]

TX_UNIFIED_ENC_ERAMB_ADDR_TRCHc(c):(0)-(7) ARRAY 0x00081820+0x4*c
TX_UNIFIED_ENC_ERAMB_ADDR_TRCH0 ADDRESS 0x81820 W
TX_UNIFIED_ENC_ERAMB_ADDR_TRCH0 RESET_VALUE 0x00000000
        DATA BIT[9:0]

TX_UNIFIED_ENC_CODING_PARAM_TRCHc(c):(0)-(7) ARRAY 0x00081900+0x4*c
TX_UNIFIED_ENC_CODING_PARAM_TRCH0 ADDRESS 0x81900 W
TX_UNIFIED_ENC_CODING_PARAM_TRCH0 RESET_VALUE 0x00000000
        NUM_PRE_RM_BITS BIT[31:17]
        TRCH_TTI BIT[8:6]
        NUM_CODE_SEGS BIT[5:2]
        CODING_RATE_TYPE BIT[1:0]

TX_UNIFIED_ENC_CODE_SEG_SIZE_TRCHc(c):(0)-(7) ARRAY 0x00081920+0x4*c
TX_UNIFIED_ENC_CODE_SEG_SIZE_TRCH0 ADDRESS 0x81920 W
TX_UNIFIED_ENC_CODE_SEG_SIZE_TRCH0 RESET_VALUE 0x00000000
        PUNCTURE_FLAG BIT[22]
        NUM_FILLER_BITS BIT[21:16]
        NUM_BITS_CODE_SEG BIT[12:0]

TX_UNIFIED_ENC_RM_EINI_TRCHc(c):(0)-(7) ARRAY 0x00081940+0x4*c
TX_UNIFIED_ENC_RM_EINI_TRCH0 ADDRESS 0x81940 W
TX_UNIFIED_ENC_RM_EINI_TRCH0 RESET_VALUE 0x00000000
        INITIAL_ERROR2 BIT[31:16]
        INITIAL_ERROR1 BIT[15:0]

TX_UNIFIED_ENC_RM_EMINUS_TRCHc(c):(0)-(7) ARRAY 0x00081960+0x4*c
TX_UNIFIED_ENC_RM_EMINUS_TRCH0 ADDRESS 0x81960 W
TX_UNIFIED_ENC_RM_EMINUS_TRCH0 RESET_VALUE 0x00000000
        EMINUS2 BIT[31:16]
        EMINUS1 BIT[15:0]

TX_UNIFIED_ENC_RM_EPLUS_TRCHc(c):(0)-(7) ARRAY 0x00081980+0x4*c
TX_UNIFIED_ENC_RM_EPLUS_TRCH0 ADDRESS 0x81980 W
TX_UNIFIED_ENC_RM_EPLUS_TRCH0 RESET_VALUE 0x00000000
        EPLUS2 BIT[31:16]
        EPLUS1 BIT[15:0]

TX_UNIFIED_ENC_TURBO_INTLV_PARAM0_TRCHc(c):(0)-(7) ARRAY 0x000819A0+0x4*c
TX_UNIFIED_ENC_TURBO_INTLV_PARAM0_TRCH0 ADDRESS 0x819A0 W
TX_UNIFIED_ENC_TURBO_INTLV_PARAM0_TRCH0 RESET_VALUE 0x00000000
        NUM_COLUMNS_MINUS1 BIT[31:24]
        LAST_COLUMN BIT[23:16]
        NUM_ROW_INDEX BIT[7:6]
        LAST_ROW_BIT_EXCH BIT[5]
        LAST_ROW BIT[4:0]

TX_UNIFIED_ENC_TURBO_INTLV_PARAM1_TRCHc(c):(0)-(7) ARRAY 0x000819C0+0x4*c
TX_UNIFIED_ENC_TURBO_INTLV_PARAM1_TRCH0 ADDRESS 0x819C0 W
TX_UNIFIED_ENC_TURBO_INTLV_PARAM1_TRCH0 RESET_VALUE 0x00000000
        PRIME_NUM_INDEX BIT[21:16]
        PRIME_NUMBER BIT[8:0]

TX_UNIFIED_ENC_ERAM_DATA_INCRACC_0 ADDRESS 0x81A00 W
TX_UNIFIED_ENC_ERAM_DATA_INCRACC_0 RESET_VALUE 0x00000000
        ERAM_DATA_W0 BIT[31:0]

TX_UNIFIED_ENC_ERAM_DATA_INCRACC_1 ADDRESS 0x81A04 W
TX_UNIFIED_ENC_ERAM_DATA_INCRACC_1 RESET_VALUE 0x00000000
        CIPHERING_EN_W0 BIT[10]
        WILL_CONTINUE_W0 BIT[9]
        HEADER_SIZE_W0 BIT[8:3]
        ERAMA_TRCH_INDEX_W0 BIT[2:0]

TX_UNIFIED_ENC_ERAM_DATA_INCRACC_2 ADDRESS 0x81A08 W
TX_UNIFIED_ENC_ERAM_DATA_INCRACC_2 RESET_VALUE 0x00000000
        ALGORITHM_W1 BIT[28]
        CIPHERING_OFFSET_W1 BIT[27:23]
        CK_INDEX_W1 BIT[22:20]
        DIRECTION_W1 BIT[19]
        BEARER_W1 BIT[18:14]
        LENGTH_W1 BIT[13:0]

TX_UNIFIED_ENC_ERAM_DATA_INCRACC_3 ADDRESS 0x81A0C W
TX_UNIFIED_ENC_ERAM_DATA_INCRACC_3 RESET_VALUE 0x00000000
        COUNT_W1 BIT[31:0]

TX_UNIFIED_ENC_TRCH_MUX_ORDER_CCTRCH1 ADDRESS 0x81A20 W
TX_UNIFIED_ENC_TRCH_MUX_ORDER_CCTRCH1 RESET_VALUE 0x00000000
        TRCH_CFG1_INDEX_CCTRCH1 BIT[18:16]
        TRCH_START_ADDR_CCTRCH1 BIT[9:0]

TX_TDS_TRCH_MUX_ORDER_CCTRCH2 ADDRESS 0x81A40 W
TX_TDS_TRCH_MUX_ORDER_CCTRCH2 RESET_VALUE 0x00000000
        TRCH_CFG1_INDEX_CCTRCH2 BIT[18:16]
        TRCH_START_ADDR_CCTRCH2 BIT[8:0]

TX_TDS_DPCH0_LAST_SLOTc_BANK0(c):(0)-(4) ARRAY 0x00081B00+0x4*c
TX_TDS_DPCH0_LAST_SLOT0_BANK0 ADDRESS 0x81B00 W
TX_TDS_DPCH0_LAST_SLOT0_BANK0 RESET_VALUE 0x00000000
        LAST_ROW BIT[13:5]
        LAST_COL BIT[4:0]

TX_TDS_DPCH0_SLOTc_BANK0(c):(0)-(9) ARRAY 0x00081B40+0x4*c
TX_TDS_DPCH0_SLOT0_BANK0 ADDRESS 0x81B40 W
TX_TDS_DPCH0_SLOT0_BANK0 RESET_VALUE 0x00000000
        NUM_JUMPS BIT[29:20]
        NUM_BITS_LAST_JUMP BIT[19:16]
        START_ROW BIT[13:5]
        START_COL BIT[4:0]

TX_TDS_DPCH1_LAST_SLOTc_BANK0(c):(0)-(4) ARRAY 0x00081B80+0x4*c
TX_TDS_DPCH1_LAST_SLOT0_BANK0 ADDRESS 0x81B80 W
TX_TDS_DPCH1_LAST_SLOT0_BANK0 RESET_VALUE 0x00000000
        LAST_ROW BIT[13:5]
        LAST_COL BIT[4:0]

TX_TDS_DPCH1_SLOTc_BANK0(c):(0)-(9) ARRAY 0x00081BC0+0x4*c
TX_TDS_DPCH1_SLOT0_BANK0 ADDRESS 0x81BC0 W
TX_TDS_DPCH1_SLOT0_BANK0 RESET_VALUE 0x00000000
        BITS_BEFORE_FIRST_JUMP BIT[29:20]
        BITS_FIRST_JUMP BIT[19:16]
        START_ROW BIT[13:5]
        START_COL BIT[4:0]

TX_TDS_EPUCH_LAST_BANK0 ADDRESS 0x81C00 W
TX_TDS_EPUCH_LAST_BANK0 RESET_VALUE 0x00000000
        LAST_ROW BIT[13:5]
        LAST_COL BIT[4:0]

TX_TDS_EPUCH_SLOTc_BANK0(c):(0)-(4) ARRAY 0x00081C20+0x4*c
TX_TDS_EPUCH_SLOT0_BANK0 ADDRESS 0x81C20 W
TX_TDS_EPUCH_SLOT0_BANK0 RESET_VALUE 0x00000000
        START_ROW BIT[13:5]
        START_COL BIT[4:0]

TX_TDS_ERUCCH_LAST_BANK0 ADDRESS 0x81C40 W
TX_TDS_ERUCCH_LAST_BANK0 RESET_VALUE 0x00000000
        LAST_ROW BIT[13:5]
        LAST_COL BIT[4:0]

TX_TDS_ERUCCH_SUBFRAMEc_BANK0(c):(0)-(1) ARRAY 0x00081C60+0x4*c
TX_TDS_ERUCCH_SUBFRAME0_BANK0 ADDRESS 0x81C60 W
TX_TDS_ERUCCH_SUBFRAME0_BANK0 RESET_VALUE 0x00000000
        START_ROW BIT[13:5]
        START_COL BIT[4:0]

TX_TDS_DPCH0_LAST_SLOTc_BANK1(c):(0)-(4) ARRAY 0x00081CA0+0x4*c
TX_TDS_DPCH0_LAST_SLOT0_BANK1 ADDRESS 0x81CA0 W
TX_TDS_DPCH0_LAST_SLOT0_BANK1 RESET_VALUE 0x00000000
        LAST_ROW BIT[13:5]
        LAST_COL BIT[4:0]

TX_TDS_DPCH0_SLOTc_BANK1(c):(0)-(9) ARRAY 0x00081CC0+0x4*c
TX_TDS_DPCH0_SLOT0_BANK1 ADDRESS 0x81CC0 W
TX_TDS_DPCH0_SLOT0_BANK1 RESET_VALUE 0x00000000
        NUM_JUMPS BIT[29:20]
        NUM_BITS_LAST_JUMP BIT[19:16]
        START_ROW BIT[13:5]
        START_COL BIT[4:0]

TX_TDS_DPCH1_LAST_SLOTc_BANK1(c):(0)-(4) ARRAY 0x00081D00+0x4*c
TX_TDS_DPCH1_LAST_SLOT0_BANK1 ADDRESS 0x81D00 W
TX_TDS_DPCH1_LAST_SLOT0_BANK1 RESET_VALUE 0x00000000
        LAST_ROW BIT[13:5]
        LAST_COL BIT[4:0]

TX_TDS_DPCH1_SLOTc_BANK1(c):(0)-(9) ARRAY 0x00081D40+0x4*c
TX_TDS_DPCH1_SLOT0_BANK1 ADDRESS 0x81D40 W
TX_TDS_DPCH1_SLOT0_BANK1 RESET_VALUE 0x00000000
        BITS_BEFORE_FIRST_JUMP BIT[29:20]
        BITS_FIRST_JUMP BIT[19:16]
        START_ROW BIT[13:5]
        START_COL BIT[4:0]

TX_TDS_EPUCH_LAST_BANK1 ADDRESS 0x81D80 W
TX_TDS_EPUCH_LAST_BANK1 RESET_VALUE 0x00000000
        LAST_ROW BIT[13:5]
        LAST_COL BIT[4:0]

TX_TDS_EPUCH_SLOTc_BANK1(c):(0)-(4) ARRAY 0x00081DA0+0x4*c
TX_TDS_EPUCH_SLOT0_BANK1 ADDRESS 0x81DA0 W
TX_TDS_EPUCH_SLOT0_BANK1 RESET_VALUE 0x00000000
        START_ROW BIT[13:5]
        START_COL BIT[4:0]

TX_TDS_ERUCCH_LAST_BANK1 ADDRESS 0x81DC0 W
TX_TDS_ERUCCH_LAST_BANK1 RESET_VALUE 0x00000000
        LAST_ROW BIT[13:5]
        LAST_COL BIT[4:0]

TX_TDS_ERUCCH_SUBFRAMEc_BANK1(c):(0)-(1) ARRAY 0x00081DE0+0x4*c
TX_TDS_ERUCCH_SUBFRAME0_BANK1 ADDRESS 0x81DE0 W
TX_TDS_ERUCCH_SUBFRAME0_BANK1 RESET_VALUE 0x00000000
        START_ROW BIT[13:5]
        START_COL BIT[4:0]

TX_DO_GAIN_0_1_Cm_BANK0(m):(0)-(0) ARRAY 0x00081E00+0x4*m
TX_DO_GAIN_0_1_C0_BANK0 ADDRESS 0x81E00 W
TX_DO_GAIN_0_1_C0_BANK0 RESET_VALUE 0x00000000
        GAIN_1 BIT[30:16]
        GAIN_0 BIT[14:0]

TX_DO_GAIN_2_3_Cm_BANK0(m):(0)-(0) ARRAY 0x00081E0C+0x4*m
TX_DO_GAIN_2_3_C0_BANK0 ADDRESS 0x81E0C W
TX_DO_GAIN_2_3_C0_BANK0 RESET_VALUE 0x00000000
        GAIN_3 BIT[30:16]
        GAIN_2 BIT[14:0]

TX_DO_GAIN_4_5_Cm_BANK0(m):(0)-(0) ARRAY 0x00081E18+0x4*m
TX_DO_GAIN_4_5_C0_BANK0 ADDRESS 0x81E18 W
TX_DO_GAIN_4_5_C0_BANK0 RESET_VALUE 0x00000000
        GAIN_5 BIT[30:16]
        GAIN_4 BIT[14:0]

TX_DO_GAIN_6_7_Cm_BANK0(m):(0)-(0) ARRAY 0x00081E24+0x4*m
TX_DO_GAIN_6_7_C0_BANK0 ADDRESS 0x81E24 W
TX_DO_GAIN_6_7_C0_BANK0 RESET_VALUE 0x00000000
        GAIN_7 BIT[30:16]
        GAIN_6 BIT[14:0]

TX_DO_GAIN_8_9_Cm_BANK0(m):(0)-(0) ARRAY 0x00081E30+0x4*m
TX_DO_GAIN_8_9_C0_BANK0 ADDRESS 0x81E30 W
TX_DO_GAIN_8_9_C0_BANK0 RESET_VALUE 0x00000000
        GAIN_9 BIT[30:16]
        GAIN_8 BIT[14:0]

TX_DO_GAIN_0_1_Cm_BANK1(m):(0)-(0) ARRAY 0x00081F00+0x4*m
TX_DO_GAIN_0_1_C0_BANK1 ADDRESS 0x81F00 W
TX_DO_GAIN_0_1_C0_BANK1 RESET_VALUE 0x00000000
        GAIN_1 BIT[30:16]
        GAIN_0 BIT[14:0]

TX_DO_GAIN_2_3_Cm_BANK1(m):(0)-(0) ARRAY 0x00081F0C+0x4*m
TX_DO_GAIN_2_3_C0_BANK1 ADDRESS 0x81F0C W
TX_DO_GAIN_2_3_C0_BANK1 RESET_VALUE 0x00000000
        GAIN_3 BIT[30:16]
        GAIN_2 BIT[14:0]

TX_DO_GAIN_4_5_Cm_BANK1(m):(0)-(0) ARRAY 0x00081F18+0x4*m
TX_DO_GAIN_4_5_C0_BANK1 ADDRESS 0x81F18 W
TX_DO_GAIN_4_5_C0_BANK1 RESET_VALUE 0x00000000
        GAIN_5 BIT[30:16]
        GAIN_4 BIT[14:0]

TX_DO_GAIN_6_7_Cm_BANK1(m):(0)-(0) ARRAY 0x00081F24+0x4*m
TX_DO_GAIN_6_7_C0_BANK1 ADDRESS 0x81F24 W
TX_DO_GAIN_6_7_C0_BANK1 RESET_VALUE 0x00000000
        GAIN_7 BIT[30:16]
        GAIN_6 BIT[14:0]

TX_DO_GAIN_8_9_Cm_BANK1(m):(0)-(0) ARRAY 0x00081F30+0x4*m
TX_DO_GAIN_8_9_C0_BANK1 ADDRESS 0x81F30 W
TX_DO_GAIN_8_9_C0_BANK1 RESET_VALUE 0x00000000
        GAIN_9 BIT[30:16]
        GAIN_8 BIT[14:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.TX_MEM

TX_MEM_START ADDRESS 0x82000 RW
TX_MEM_START RESET_VALUE 0xXXXXXXXX
        DATA BIT[31:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.TX_BRDG

TX_RDRm_CFG0(m):(0)-(1) ARRAY 0x00083000+0x8*m
TX_RDR0_CFG0 ADDRESS 0x83000 RW
TX_RDR0_CFG0 RESET_VALUE 0x00000000
        BURST_SIZE BIT[29:28]
                SIXTEEN_BEAT VALUE 0x0
                EIGHT_BEAT VALUE 0x1
        AXI_BUF_THRESH BIT[27:24]
        VBUF_LEN BIT[17:0]

TX_RDRm_CFG1(m):(0)-(1) ARRAY 0x00083004+0x8*m
TX_RDR0_CFG1 ADDRESS 0x83004 RW
TX_RDR0_CFG1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:0]

TX_RDRm_XFER_CTL(m):(0)-(1) ARRAY 0x00083010+0x4*m
TX_RDR0_XFER_CTL ADDRESS 0x83010 RW
TX_RDR0_XFER_CTL RESET_VALUE 0x00000000
        XFER_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TX_WRTR_CFG0 ADDRESS 0x83018 RW
TX_WRTR_CFG0 RESET_VALUE 0x0F000000
        BURST_SIZE BIT[29:28]
                SIXTEEN_BEAT VALUE 0x0
                EIGHT_BEAT VALUE 0x1
                FOUR_BEAT VALUE 0x2
                TWO_BEAT VALUE 0x3
        AXI_BUF_THRESH BIT[27:24]
        VBUF_LEN BIT[15:0]

TX_WRTR_CFG1 ADDRESS 0x8301C RW
TX_WRTR_CFG1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:0]

TX_WRTR_XFER_CTL ADDRESS 0x83020 RW
TX_WRTR_XFER_CTL RESET_VALUE 0x00000000
        WR_IDLE_CNT_EN BIT[31]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        WR_IDLE_CNT BIT[30:16]
        XFER_EN BIT[12]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

TX_BRDG_CTL ADDRESS 0x83024 RW
TX_BRDG_CTL RESET_VALUE 0x00000000
        EN_XFER_ERR_EVENT BIT[3]
        EN_DONE_EVENT BIT[1]

TX_BRDG_STATUS ADDRESS 0x83028 R
TX_BRDG_STATUS RESET_VALUE 0x00000000
        BRDG_STATUS BIT[2:0]

TX_BRDG_CLEAR ADDRESS 0x8302C RW
TX_BRDG_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[2:0]

TX_BRDG_ARB_PRI ADDRESS 0x83030 RW
TX_BRDG_ARB_PRI RESET_VALUE 0x00000024
        SLOT_2_PORT BIT[5:4]
        SLOT_1_PORT BIT[3:2]
        SLOT_0_PORT BIT[1:0]

TX_RDRm_VBUF_ADDR(m):(0)-(1) ARRAY 0x00083034+0x4*m
TX_RDR0_VBUF_ADDR ADDRESS 0x83034 RW
TX_RDR0_VBUF_ADDR RESET_VALUE 0x00000000
        XFER_LEN BIT[31:18]
        VBUF_RADDR BIT[17:0]

TX_WRTR_VBUF_ADDR ADDRESS 0x8303C RW
TX_WRTR_VBUF_ADDR RESET_VALUE 0x00000000
        XFER_LEN BIT[27:16]
        VBUF_WADDR BIT[15:0]

TX_BRDG_AXI_PRI ADDRESS 0x83040 RW
TX_BRDG_AXI_PRI RESET_VALUE 0x00000000
        ARB_REQ_PRIORITY BIT[1:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.TXR_A0

TXR_IQ_DAC_A0 ADDRESS 0x85000 RW
TXR_IQ_DAC_A0 RESET_VALUE 0x00000000
        OPERATION_MODE BIT[7:5]
                IQ_DATAPATH VALUE 0x0
                ET_DATAPATH VALUE 0x1
                EDGE_DATAPATH VALUE 0x2
                EDGE_MIRROR_IQ VALUE 0x6
        SLAVE_MODE BIT[4]
        SECOND_UPX2_EN BIT[3]
                BYPASS VALUE 0x0
                ENABLE VALUE 0x1
        FIRST_UPX2_EN BIT[2]
                BYPASS VALUE 0x0
                ENABLE VALUE 0x1
        UPX8_EN BIT[1]
                BYPASS VALUE 0x0
                ENABLE VALUE 0x1
        SPECTRAL_INVERSION BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

TXR_STR_CTRL_A0 ADDRESS 0x85008 RW
TXR_STR_CTRL_A0 RESET_VALUE 0x00000000
        STR_MODE_SEL BIT[3]
        MODE_WR_PTR_VAL BIT[2:0]
                N_1 VALUE 0x0
                N_2 VALUE 0x1
                N_3 VALUE 0x2
                N_4 VALUE 0x3
                N_5 VALUE 0x4
                N_6 VALUE 0x5
                N_7 VALUE 0x6
                N_01 VALUE 0x7

TXR_PDA_CTRL_A0 ADDRESS 0x8500C RW
TXR_PDA_CTRL_A0 RESET_VALUE 0x00000000
        PDA_CTRL_WD BIT[31:0]

TXR_PDA_WD_UPDATE_CTRL_A0 ADDRESS 0x85010 RW
TXR_PDA_WD_UPDATE_CTRL_A0 RESET_VALUE 0x00000000
        UPDATE_CTRL BIT[0]
                T1_STB VALUE 0x0
                IMM VALUE 0x1

TXR_PDA_CTRL_WD_OFFSET_A0 ADDRESS 0x85014 RW
TXR_PDA_CTRL_WD_OFFSET_A0 RESET_VALUE 0x00000000
        PDA_CTRL_WD_OFFSET BIT[31:0]

TXR_PDA_OFFSET_CMD_A0 ADDRESS 0x85018 C
TXR_PDA_OFFSET_CMD_A0 RESET_VALUE 0x00000000
        WR_PDA_OFFSET BIT[0]

TXR_PPDSM_CTL_A0 ADDRESS 0x8501C RW
TXR_PPDSM_CTL_A0 RESET_VALUE 0x00000000
        FB_ROUND BIT[3]
                TRUNCATE VALUE 0x0
                ROUND VALUE 0x1
        ROUND_FLAG BIT[2]
                TRUNCATE VALUE 0x0
                ROUND VALUE 0x1
        BIT_REDUCE BIT[0]
                BITS_2 VALUE 0x0
                BITS_1 VALUE 0x1

TXR_PPDSM_OVERRIDE_VAL_A0 ADDRESS 0x85020 RW
TXR_PPDSM_OVERRIDE_VAL_A0 RESET_VALUE 0x00000000
        VALUE BIT[31:0]

TXR_PPDSM_OVERRIDE_REP_A0 ADDRESS 0x85024 RW
TXR_PPDSM_OVERRIDE_REP_A0 RESET_VALUE 0x00000000
        LEN BIT[8:0]

TXR_FIFO_PTR_DIFF_A_A0 ADDRESS 0x85028 R
TXR_FIFO_PTR_DIFF_A_A0 RESET_VALUE 0x00000000
        DIF3 BIT[31:24]
        DIF2 BIT[23:16]
        DIF1 BIT[15:8]
        DIF0 BIT[7:0]

TXR_FIFO_PTR_DIFF_B_A0 ADDRESS 0x8502C R
TXR_FIFO_PTR_DIFF_B_A0 RESET_VALUE 0x00000000
        DIF7 BIT[31:24]
        DIF6 BIT[23:16]
        DIF5 BIT[15:8]
        DIF4 BIT[7:0]

TXR_FIFO_STATUS_A_A0 ADDRESS 0x85030 R
TXR_FIFO_STATUS_A_A0 RESET_VALUE 0x00000000
        WR_PTR4 BIT[29:24]
        WR_PTR3 BIT[23:18]
        WR_PTR2 BIT[17:12]
        WR_PTR1 BIT[11:6]
        WR_PTR0 BIT[5:0]

TXR_FIFO_STATUS_B_A0 ADDRESS 0x85034 R
TXR_FIFO_STATUS_B_A0 RESET_VALUE 0x00000000
        WR_PTR7 BIT[17:12]
        WR_PTR6 BIT[11:6]
        WR_PTR5 BIT[5:0]

TXR_FIFO_CMD_A0 ADDRESS 0x85038 C
TXR_FIFO_CMD_A0 RESET_VALUE 0x00000000
        RD_PTR_ADJ BIT[1]
                NO VALUE 0x0
                UPDATE VALUE 0x1
        UPDATE_PTR BIT[0]
                NO VALUE 0x0
                UPDATE VALUE 0x1

TXR_FIFO_CTRL_A0 ADDRESS 0x8503C RW
TXR_FIFO_CTRL_A0 RESET_VALUE 0x00000000
        PTR_OP_VAL BIT[7:6]
                ONE VALUE 0x0
                TWO VALUE 0x1
                THREE VALUE 0x2
                FOUR VALUE 0x3
        RD_PTR_ADJ BIT[3:2]
                NO1 VALUE 0x0
                INCR VALUE 0x1
                DECR VALUE 0x2
                NO2 VALUE 0x3

TXR_STREAM_IF_CTRL_A0 ADDRESS 0x85040 RW
TXR_STREAM_IF_CTRL_A0 RESET_VALUE 0x00000000
        FORMAT BIT[5:4]
                IQ VALUE 0x0
                SAME_IQ_1_SAMPLE VALUE 0x1
                RESERVED VALUE 0x2
                SAME_IQ_2_SAMPLES VALUE 0x3
        OUT_SEL BIT[3:2]
                ZEROS VALUE 0x0
                TXR_INPUT VALUE 0x1
                DAC_FIFO_INPUT VALUE 0x2
                TBD VALUE 0x3
        IN_SEL BIT[1:0]
                NONE VALUE 0x0
                TXR_INPUT VALUE 0x1
                DAC_FIFO_INPUT VALUE 0x2
                TBD VALUE 0x3

TXR_FMT_CONV_CTL_A0 ADDRESS 0x85050 RW
TXR_FMT_CONV_CTL_A0 RESET_VALUE 0x00000000
        BYPASS_FORMAT_CONVERSION BIT[0]
                BIN_OFFSET VALUE 0x0
                UNSIGNED VALUE 0x1

TXR_TEST_BUS_IN_IQ_SWAP_A0 ADDRESS 0x85054 RW
TXR_TEST_BUS_IN_IQ_SWAP_A0 RESET_VALUE 0x00000000
        I_Q_SWAP BIT[0]
                I_MSB_Q_LSB VALUE 0x0
                Q_MSB_I_LSB VALUE 0x1

TXR_TEST_BUS_OUT_IQ_SWAP_A0 ADDRESS 0x85058 RW
TXR_TEST_BUS_OUT_IQ_SWAP_A0 RESET_VALUE 0x00000000
        I_Q_SWAP BIT[0]
                I_MSB_Q_LSB VALUE 0x0
                Q_MSB_I_LSB VALUE 0x1

TXR_IQ_DAC_CURRENT_A0 ADDRESS 0x8505C R
TXR_IQ_DAC_CURRENT_A0 RESET_VALUE 0x00000000
        OPERATION_MODE BIT[7:5]
                IQ_DATAPATH VALUE 0x0
                ET_DATAPATH VALUE 0x1
                EDGE_DATAPATH VALUE 0x2
                EDGE_MIRROR_IQ VALUE 0x6
        SLAVE_MODE BIT[4]
        SECOND_UPX2_EN BIT[3]
                BYPASS VALUE 0x0
                ENABLE VALUE 0x1
        FIRST_UPX2_EN BIT[2]
                BYPASS VALUE 0x0
                ENABLE VALUE 0x1
        UPX8_EN BIT[1]
                BYPASS VALUE 0x0
                ENABLE VALUE 0x1
        SPECTRAL_INVERSION BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

TXR_STR_CTRL_CURRENT_A0 ADDRESS 0x85060 R
TXR_STR_CTRL_CURRENT_A0 RESET_VALUE 0x00000000
        STR_MODE_SEL BIT[3]
        MODE_WR_PTR_VAL BIT[2:0]
                N_1 VALUE 0x0
                N_2 VALUE 0x1
                N_3 VALUE 0x2
                N_4 VALUE 0x3
                N_5 VALUE 0x4
                N_6 VALUE 0x5
                N_7 VALUE 0x6
                N_01 VALUE 0x7

TXR_PDA_CTRL_CURRENT_A0 ADDRESS 0x85064 R
TXR_PDA_CTRL_CURRENT_A0 RESET_VALUE 0x00000000
        PDA_CTRL_WD BIT[31:0]

TXR_PDA_WD_UPDATE_CTRL_CURRENT_A0 ADDRESS 0x85068 R
TXR_PDA_WD_UPDATE_CTRL_CURRENT_A0 RESET_VALUE 0x00000000
        UPDATE_CTRL BIT[0]
                T1_STB VALUE 0x0
                IMM VALUE 0x1

TXR_PDA_CTRL_WD_OFFSET_CURRENT_A0 ADDRESS 0x8506C R
TXR_PDA_CTRL_WD_OFFSET_CURRENT_A0 RESET_VALUE 0x00000000
        PDA_CTRL_WD_OFFSET BIT[31:0]

TXR_PDA_OFFSET_CMD_CURRENT_A0 ADDRESS 0x85070 R
TXR_PDA_OFFSET_CMD_CURRENT_A0 RESET_VALUE 0x00000000
        WR_PDA_OFFSET BIT[0]

TXR_PPDSM_CTL_CURRENT_A0 ADDRESS 0x85074 R
TXR_PPDSM_CTL_CURRENT_A0 RESET_VALUE 0x00000000
        FB_ROUND BIT[3]
                TRUNCATE VALUE 0x0
                ROUND VALUE 0x1
        ROUND_FLAG BIT[2]
                TRUNCATE VALUE 0x0
                ROUND VALUE 0x1
        BIT_REDUCE BIT[0]
                BITS_2 VALUE 0x0
                BITS_1 VALUE 0x1

TXR_PPDSM_OVERRIDE_VAL_CURRENT_A0 ADDRESS 0x85078 R
TXR_PPDSM_OVERRIDE_VAL_CURRENT_A0 RESET_VALUE 0x00000000
        VALUE BIT[31:0]

TXR_PPDSM_OVERRIDE_REP_CURRENT_A0 ADDRESS 0x8507C R
TXR_PPDSM_OVERRIDE_REP_CURRENT_A0 RESET_VALUE 0x00000000
        LEN BIT[8:0]

TXR_STREAM_IF_CTRL_CURRENT_A0 ADDRESS 0x85080 R
TXR_STREAM_IF_CTRL_CURRENT_A0 RESET_VALUE 0x00000000
        FORMAT BIT[5:4]
                IQ VALUE 0x0
                SAME_IQ_1_SAMPLE VALUE 0x1
                RESERVED VALUE 0x2
                SAME_IQ_2_SAMPLES VALUE 0x3
        OUT_SEL BIT[3:2]
                ZEROS VALUE 0x0
                TXR_INPUT VALUE 0x1
                DAC_FIFO_INPUT VALUE 0x2
                TBD VALUE 0x3
        IN_SEL BIT[1:0]
                NONE VALUE 0x0
                TXR_INPUT VALUE 0x1
                DAC_FIFO_INPUT VALUE 0x2
                TBD VALUE 0x3

TXR_FMT_CONV_CTL_CURRENT_A0 ADDRESS 0x85084 R
TXR_FMT_CONV_CTL_CURRENT_A0 RESET_VALUE 0x00000000
        BYPASS_FORMAT_CONVERSION BIT[0]
                BIN_OFFSET VALUE 0x0
                UNSIGNED VALUE 0x1

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.TXC_A0

TXC_TECH_SEL_A0 ADDRESS 0x84000 RW
TXC_TECH_SEL_A0 RESET_VALUE 0x00000007
        TECH_SEL BIT[2:0]
                UNIFIED_0 VALUE 0x0
                LTE VALUE 0x3
                TESTBUS VALUE 0x6

TXC_DP_CFG_A0 ADDRESS 0x84004 RW
TXC_DP_CFG_A0 RESET_VALUE 0x00000000
        EP_SORU_ENABLE BIT[31]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_PRUP2_MC_ENABLE BIT[30]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_PRUP1_MC_ENABLE BIT[29]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_SORU_ENABLE BIT[28]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EP_PEQ1_ENABLE BIT[25]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_BBPD_ENABLE BIT[24]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_UP2_ENABLE BIT[23]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_UP1_ENABLE BIT[22]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_PEQ2_ENABLE BIT[21]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_PEQ1_ENABLE BIT[20]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_IQMC_ENABLE BIT[19]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        ACC_PHASE_ENABLE BIT[18]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        PP_PHASE_RFPD_ENABLE BIT[17]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_PHASE_RFPD_ENABLE BIT[16]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EP_ENV_RFPD_ENABLE BIT[15]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_ENV_RFPD_ENABLE BIT[14]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        PP_PHASE_OVR_ENABLE BIT[13]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_PHASE_OVR_ENABLE BIT[12]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EP_ENV_OVR_ENABLE BIT[11]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_ENV_OVR_ENABLE BIT[10]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        POLAR_CONV_ENABLE BIT[9]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        PP_PATH_ENABLE BIT[8]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EP_PATH_ENABLE BIT[7]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_IQ_PATH_ENABLE BIT[6]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_ENV_SCALE_ENABLE BIT[5]
                RAMP VALUE 0x0
                SCALE VALUE 0x1
        DP_PRUP2_ENABLE BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DP_PRUP1_ENABLE BIT[3]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TWO_SAMPLES_CYCLE BIT[1]
                ONE_SAMPLE VALUE 0x0
                TWO_SAMPLE VALUE 0x1

TXC_DP_CFG_2_A0 ADDRESS 0x84008 RW
TXC_DP_CFG_2_A0 RESET_VALUE 0x00000000
        DP_UP2_MC_ENABLE BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EP_PEQ2_ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

TXC_DP_ENV_SCALE_VAL_A0 ADDRESS 0x84010 RW
TXC_DP_ENV_SCALE_VAL_A0 RESET_VALUE 0x00000000
        DP_ENV_SCALE_VAL BIT[10:0]

TXC_DP_ENV_SCALE_VAL_SET2_A0 ADDRESS 0x84014 RW
TXC_DP_ENV_SCALE_VAL_SET2_A0 RESET_VALUE 0x00000000
        DP_ENV_SCALE_VAL BIT[10:0]

TXC_DP_ENV_SCALE_VAL_IMM_A0 ADDRESS 0x84018 RW
TXC_DP_ENV_SCALE_VAL_IMM_A0 RESET_VALUE 0x00000000
        DP_ENV_SCALE_VAL BIT[10:0]

TXC_DP_RAMP_ARM_A0 ADDRESS 0x84024 C
TXC_DP_RAMP_ARM_A0 RESET_VALUE 0x00000000
        DP_PA_LUT_ARM BIT[0]

TXC_DP_RAMP_START_TIME_A0 ADDRESS 0x84028 RW
TXC_DP_RAMP_START_TIME_A0 RESET_VALUE 0x00000000
        PA_ENV_TRANSITION_START_TIME BIT[19:0]

TXC_DP_RAMP_SLOT_A_CFG_A0 ADDRESS 0x84038 RW
TXC_DP_RAMP_SLOT_A_CFG_A0 RESET_VALUE 0x00000000
        LENGTH BIT[14:8]
        START_ADDRESS BIT[7:0]

TXC_DP_RAMP_SLOT_B_CFG_A0 ADDRESS 0x8403C RW
TXC_DP_RAMP_SLOT_B_CFG_A0 RESET_VALUE 0x00000000
        LENGTH BIT[14:8]
        START_ADDRESS BIT[7:0]

TXC_DP_RAMP_GAP_A0 ADDRESS 0x84040 RW
TXC_DP_RAMP_GAP_A0 RESET_VALUE 0x00000000
        TRANSITION_GAP BIT[15:0]

TXC_DP_RAMP_SLOT_A_CFG_ACT_A0 ADDRESS 0x84044 R
TXC_DP_RAMP_SLOT_A_CFG_ACT_A0 RESET_VALUE 0x00000000
        LENGTH BIT[14:8]
        START_ADDRESS BIT[7:0]

TXC_DP_RAMP_SLOT_B_CFG_ACT_A0 ADDRESS 0x84048 R
TXC_DP_RAMP_SLOT_B_CFG_ACT_A0 RESET_VALUE 0x00000000
        LENGTH BIT[14:8]
        START_ADDRESS BIT[7:0]

TXC_DP_RAMP_GAP_ACT_A0 ADDRESS 0x8404C R
TXC_DP_RAMP_GAP_ACT_A0 RESET_VALUE 0x00000000
        TRANSITION_GAP BIT[15:0]

TXC_DP_PHASE_OVR_VAL_A0 ADDRESS 0x84080 RW
TXC_DP_PHASE_OVR_VAL_A0 RESET_VALUE 0x00000000
        DP_PHASE_OVR_VAL BIT[15:0]

TXC_PP_PHASE_OVR_VAL_A0 ADDRESS 0x84084 RW
TXC_PP_PHASE_OVR_VAL_A0 RESET_VALUE 0x00000000
        PP_PHASE_OVR_VAL BIT[15:0]

TXC_DP_ENV_OVR_VAL_A0 ADDRESS 0x84088 RW
TXC_DP_ENV_OVR_VAL_A0 RESET_VALUE 0x00000000
        DP_ENV_OVR_VAL BIT[15:0]

TXC_EP_ENV_OVR_VAL_A0 ADDRESS 0x8408C RW
TXC_EP_ENV_OVR_VAL_A0 RESET_VALUE 0x00000000
        EP_ENV_OVR_VAL BIT[15:0]

TXC_EP_ENV_OVR_VAL_SET2_A0 ADDRESS 0x84090 RW
TXC_EP_ENV_OVR_VAL_SET2_A0 RESET_VALUE 0x00000000
        EP_ENV_OVR_VAL BIT[15:0]

TXC_DP_ROT_PHASE_INC_A0 ADDRESS 0x840A0 RW
TXC_DP_ROT_PHASE_INC_A0 RESET_VALUE 0x00000000
        DP_ROT_PHASE_INC BIT[28:0]

TXC_DP_ROT_PHASE_INC_SET2_A0 ADDRESS 0x840A4 RW
TXC_DP_ROT_PHASE_INC_SET2_A0 RESET_VALUE 0x00000000
        DP_ROT_PHASE_INC BIT[28:0]

TXC_DP_ROT_PHASE_INIT_A0 ADDRESS 0x840A8 RW
TXC_DP_ROT_PHASE_INIT_A0 RESET_VALUE 0x00000000
        DP_ROT_PHASE_INIT BIT[28:0]

TXC_DP_ROT_PHASE_INIT_SET2_A0 ADDRESS 0x840AC RW
TXC_DP_ROT_PHASE_INIT_SET2_A0 RESET_VALUE 0x00000000
        DP_ROT_PHASE_INIT BIT[28:0]

TXC_DP_ROT_PHASE_SHIFT_A0 ADDRESS 0x840B0 RW
TXC_DP_ROT_PHASE_SHIFT_A0 RESET_VALUE 0x00000000
        DP_ROT_PHASE_SHIFT BIT[9:0]

TXC_DP_ROT_PHASE_SHIFT_SET2_A0 ADDRESS 0x840B4 RW
TXC_DP_ROT_PHASE_SHIFT_SET2_A0 RESET_VALUE 0x00000000
        DP_ROT_PHASE_SHIFT BIT[9:0]

TXC_DP_IQ_GAIN_A0 ADDRESS 0x840B8 RW
TXC_DP_IQ_GAIN_A0 RESET_VALUE 0x00000000
        DP_IQ_GAIN BIT[15:0]

TXC_DP_IQ_GAIN_SET2_A0 ADDRESS 0x840BC RW
TXC_DP_IQ_GAIN_SET2_A0 RESET_VALUE 0x00000000
        DP_IQ_GAIN BIT[15:0]

TXC_DP_IQMC_A0 ADDRESS 0x840D0 RW
TXC_DP_IQMC_A0 RESET_VALUE 0x00000000
        IQMC_ALPHA_M1 BIT[29:15]
        IQMC_BETA BIT[14:0]

TXC_DP_IQMC_SET2_A0 ADDRESS 0x840D4 RW
TXC_DP_IQMC_SET2_A0 RESET_VALUE 0x00000000
        IQMC_ALPHA_M1 BIT[29:15]
        IQMC_BETA BIT[14:0]

TXC_DP_PEQ1_A0 ADDRESS 0x840D8 RW
TXC_DP_PEQ1_A0 RESET_VALUE 0x00000000
        DP_SORU_GAIN BIT[21]
        DP_SORU_ALPHA2 BIT[20:12]
        DP_PEQ1 BIT[11:0]

TXC_DP_PEQ1_SET2_A0 ADDRESS 0x840DC RW
TXC_DP_PEQ1_SET2_A0 RESET_VALUE 0x00000000
        DP_SORU_GAIN BIT[21]
        DP_SORU_ALPHA2 BIT[20:12]
        DP_PEQ1 BIT[11:0]

TXC_DP_PEQ2_A0 ADDRESS 0x840F0 RW
TXC_DP_PEQ2_A0 RESET_VALUE 0x00000000
        DP_PEQ2_Q BIT[17:9]
        DP_PEQ2 BIT[8:0]

TXC_DP_PEQ2_SET2_A0 ADDRESS 0x840F4 RW
TXC_DP_PEQ2_SET2_A0 RESET_VALUE 0x00000000
        DP_PEQ2_Q BIT[17:9]
        DP_PEQ2 BIT[8:0]

TXC_DP_DCOC_A0 ADDRESS 0x840F8 RW
TXC_DP_DCOC_A0 RESET_VALUE 0x00000000
        DP_DCOC_I BIT[27:14]
        DP_DCOC_Q BIT[13:0]

TXC_DP_DCOC_SET2_A0 ADDRESS 0x840FC RW
TXC_DP_DCOC_SET2_A0 RESET_VALUE 0x00000000
        DP_DCOC_I BIT[27:14]
        DP_DCOC_Q BIT[13:0]

TXC_DM1_CFG_A0 ADDRESS 0x84100 RW
TXC_DM1_CFG_A0 RESET_VALUE 0x00000000
        DM1_SEL_MODE BIT[15:14]
        PP_COARSE_TAU BIT[13:7]
        DP_EP_COARSE_TAU BIT[6:0]

TXC_DP_IQ_GAIN_IMM_A0 ADDRESS 0x84104 RW
TXC_DP_IQ_GAIN_IMM_A0 RESET_VALUE 0x00000000
        DP_IQ_GAIN BIT[15:0]

TXC_DP_IQMC_IMM_A0 ADDRESS 0x84108 RW
TXC_DP_IQMC_IMM_A0 RESET_VALUE 0x00000000
        IQMC_ALPHA_M1 BIT[29:15]
        IQMC_BETA BIT[14:0]

TXC_DP_DCOC_IMM_A0 ADDRESS 0x8410C RW
TXC_DP_DCOC_IMM_A0 RESET_VALUE 0x00000000
        DP_DCOC_I BIT[27:14]
        DP_DCOC_Q BIT[13:0]

TXC_DP_PEQ1_Q_A0 ADDRESS 0x84110 RW
TXC_DP_PEQ1_Q_A0 RESET_VALUE 0x00000000
        DP_SORU_ALPHA2 BIT[20:12]
        DP_PEQ1 BIT[11:0]

TXC_DP_PEQ1_Q_SET2_A0 ADDRESS 0x84114 RW
TXC_DP_PEQ1_Q_SET2_A0 RESET_VALUE 0x00000000
        DP_SORU_ALPHA2 BIT[20:12]
        DP_PEQ1 BIT[11:0]

TXC_EP_GAIN_A0 ADDRESS 0x84160 RW
TXC_EP_GAIN_A0 RESET_VALUE 0x00000000
        EP_GAIN BIT[13:0]

TXC_EP_GAIN_SET2_A0 ADDRESS 0x84164 RW
TXC_EP_GAIN_SET2_A0 RESET_VALUE 0x00000000
        EP_GAIN BIT[13:0]

TXC_EP_PEQ1_A0 ADDRESS 0x84168 RW
TXC_EP_PEQ1_A0 RESET_VALUE 0x00000000
        EP_SORU_GAIN BIT[21]
        EP_SORU_ALPHA2 BIT[20:12]
        EP_PEQ1 BIT[11:0]

TXC_EP_PEQ1_SET2_A0 ADDRESS 0x8416C RW
TXC_EP_PEQ1_SET2_A0 RESET_VALUE 0x00000000
        EP_SORU_GAIN BIT[21]
        EP_SORU_ALPHA2 BIT[20:12]
        EP_PEQ1 BIT[11:0]

TXC_EP_DCOC_A0 ADDRESS 0x84170 RW
TXC_EP_DCOC_A0 RESET_VALUE 0x00000000
        EP_DCOC BIT[13:0]

TXC_EP_DCOC_SET2_A0 ADDRESS 0x84174 RW
TXC_EP_DCOC_SET2_A0 RESET_VALUE 0x00000000
        EP_DCOC BIT[13:0]

TXC_EP_DM2_FINE_TAU_A0 ADDRESS 0x84178 RW
TXC_EP_DM2_FINE_TAU_A0 RESET_VALUE 0x00000000
        EP_DM2_FINE_TAU BIT[1:0]

TXC_EP_DM3_FRAC_TAU_A0 ADDRESS 0x8417C RW
TXC_EP_DM3_FRAC_TAU_A0 RESET_VALUE 0x00000000
        EP_DM3_FRAC_TAU BIT[6:0]

TXC_PP_GAIN_A0 ADDRESS 0x84180 RW
TXC_PP_GAIN_A0 RESET_VALUE 0x00000000
        PP_GAIN BIT[15:0]

TXC_PP_SPILL_A0 ADDRESS 0x84190 RW
TXC_PP_SPILL_A0 RESET_VALUE 0x00000000
        LIMIT BIT[25:8]
        ENABLE BIT[0]

TXC_EP_PEQ2_A0 ADDRESS 0x84198 RW
TXC_EP_PEQ2_A0 RESET_VALUE 0x00000000
        EP_PEQ2 BIT[8:0]

TXC_TIMESTAMP_T1_A0 ADDRESS 0x841A0 RW
TXC_TIMESTAMP_T1_A0 RESET_VALUE 0x00000000
        TIMESTAMP_T1 BIT[19:0]

TXC_TIMESTAMP_T2_A0 ADDRESS 0x841A8 RW
TXC_TIMESTAMP_T2_A0 RESET_VALUE 0x00000000
        TIMESTAMP_T2 BIT[19:0]

TXC_TIMESTAMP_REUSE_A0 ADDRESS 0x841B0 RW
TXC_TIMESTAMP_REUSE_A0 RESET_VALUE 0x00000000
        TIMESTAMP_REUSE_MODE BIT[0]
                TIMESTAMPS_1_AND_2_MAY_NOT_BE_REUSED_AFTER_EXPIRED_UNTIL_NEXT_SYS_BDY VALUE 0x0
                TIMESTAMPS_1_AND_2_MAY_BE_REUSED_WITHIN_THE_CURRENT_SYS_BDY_AFER_EXPIRE VALUE 0x1

TXC_SAMPLE_COUNT_A0 ADDRESS 0x841B4 R
TXC_SAMPLE_COUNT_A0 RESET_VALUE 0x00000000
        SAMPLE_COUNT BIT[19:0]

TXC_SAMPLE_COUNT_CTL_A0 ADDRESS 0x841B8 RW
TXC_SAMPLE_COUNT_CTL_A0 RESET_VALUE 0x00000000
        SAMPLE_COUNT_CTL BIT[19:0]

TXC_REF_ARM_A0 ADDRESS 0x841C0 C
TXC_REF_ARM_A0 RESET_VALUE 0x00000000
        REF_ARM BIT[0]
                NO_ACTION VALUE 0x0
                ARM_THE_REF_OPERATION VALUE 0x1

TXC_REF_DWN_FACTOR_A0 ADDRESS 0x841C4 RW
TXC_REF_DWN_FACTOR_A0 RESET_VALUE 0x00000000
        REF_DWN_FACTOR BIT[4:0]
                DOWNSAMPLE_BY_1 VALUE 0x00
                DOWNSAMPLE_BY_2 VALUE 0x01
                DOWNSAMPLE_BY_31 VALUE 0x1E
                DOWNSAMPLE_BY_32 VALUE 0x1F

TXC_REF_NUM_SAMPLES_A0 ADDRESS 0x841C8 RW
TXC_REF_NUM_SAMPLES_A0 RESET_VALUE 0x00000000
        MODE_256 BIT[16:15]
                MODE_1024 VALUE 0x0
                MODE_256 VALUE 0x1
                MODE_16 VALUE 0x2
        REF_NUM_SAMPLES BIT[12:0]

TXC_REF_START_TIME_A0 ADDRESS 0x841CC RW
TXC_REF_START_TIME_A0 RESET_VALUE 0x00000000
        REF_START_TIME BIT[19:0]

TXC_REF_STATUS_A0 ADDRESS 0x841D0 R
TXC_REF_STATUS_A0 RESET_VALUE 0x00000000
        REF_STATUS BIT[0]
                NOT_DONE VALUE 0x0
                DONE VALUE 0x1

TXC_REF_PEAK_POWER_A0 ADDRESS 0x841D4 R
TXC_REF_PEAK_POWER_A0 RESET_VALUE 0x00000000
        REF_PEAK_POWER BIT[31:0]

TXC_REF_RMS_POWER_M_A0 ADDRESS 0x841D8 R
TXC_REF_RMS_POWER_M_A0 RESET_VALUE 0x00000000
        REF_RMS_POWER_M BIT[31:0]

TXC_REF_RMS_POWER_L_A0 ADDRESS 0x841DC R
TXC_REF_RMS_POWER_L_A0 RESET_VALUE 0x00000000
        REF_RMS_POWER_L BIT[16:0]

TXC_REF_MODE_A0 ADDRESS 0x841E0 RW
TXC_REF_MODE_A0 RESET_VALUE 0x00000000
        REF_MODE BIT[1:0]

TXC_REF_I_GAIN_VAL_A0 ADDRESS 0x841E4 RW
TXC_REF_I_GAIN_VAL_A0 RESET_VALUE 0x00000000
        REF_I_GAIN_VAL BIT[7:0]

TXC_REF_Q_GAIN_VAL_A0 ADDRESS 0x841E8 RW
TXC_REF_Q_GAIN_VAL_A0 RESET_VALUE 0x00000000
        REF_Q_GAIN_VAL BIT[7:0]

TXC_REF_POWERCALC_OR_LOG_A0 ADDRESS 0x841EC RW
TXC_REF_POWERCALC_OR_LOG_A0 RESET_VALUE 0x00000000
        POWERCALC_QQ_ON BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        POWERCALC_IQ_ON BIT[18]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        POWERCALC_Q_ON BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        POWERCALC_I_ON BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REF_POWERCALC_OR_LOG BIT[0]
                PWR_CALC VALUE 0x0
                REF_LOG VALUE 0x1

TXC_TESTBUS_SELECT_A0 ADDRESS 0x841F0 RW
TXC_TESTBUS_SELECT_A0 RESET_VALUE 0x00000000
        TESTBUS_OUTPUT_SELECT BIT[7:4]
        TESTBUS_INPUT_SELECT BIT[3:0]

TXC_TEST_BUS_IN_IQ_SWAP_A0 ADDRESS 0x841F4 RW
TXC_TEST_BUS_IN_IQ_SWAP_A0 RESET_VALUE 0x00000000
        I_Q_SWAP BIT[0]
                I_MSB_Q_LSB VALUE 0x0
                Q_MSB_I_LSB VALUE 0x1

TXC_TEST_BUS_OUT_IQ_SWAP_A0 ADDRESS 0x841F8 RW
TXC_TEST_BUS_OUT_IQ_SWAP_A0 RESET_VALUE 0x00000000
        I_Q_SWAP BIT[0]
                I_MSB_Q_LSB VALUE 0x0
                Q_MSB_I_LSB VALUE 0x1

TXC_AMAM_PENDING_A0 ADDRESS 0x84220 RW
TXC_AMAM_PENDING_A0 RESET_VALUE 0x00000000
        SIZE BIT[14:12]
        BASE BIT[7:0]

TXC_AMPM_PENDING_A0 ADDRESS 0x84224 RW
TXC_AMPM_PENDING_A0 RESET_VALUE 0x00000000
        SIZE BIT[14:12]
        BASE BIT[7:0]

TXC_AMAM_PENDING_SET2_A0 ADDRESS 0x84230 RW
TXC_AMAM_PENDING_SET2_A0 RESET_VALUE 0x00000000
        SIZE BIT[14:12]
        BASE BIT[7:0]

TXC_AMPM_PENDING_SET2_A0 ADDRESS 0x84234 RW
TXC_AMPM_PENDING_SET2_A0 RESET_VALUE 0x00000000
        SIZE BIT[14:12]
        BASE BIT[7:0]

TXC_AMAM_ACTIVE_A0 ADDRESS 0x84240 R
TXC_AMAM_ACTIVE_A0 RESET_VALUE 0x00000000
        SIZE BIT[14:12]
        BASE BIT[7:0]

TXC_AMPM_ACTIVE_A0 ADDRESS 0x84244 R
TXC_AMPM_ACTIVE_A0 RESET_VALUE 0x00000000
        SIZE BIT[14:12]
        BASE BIT[7:0]

TXC_RAMP_ACTIVE_A0 ADDRESS 0x8424C R
TXC_RAMP_ACTIVE_A0 RESET_VALUE 0x00000000
        BASE BIT[7:0]

TXC_REF_POWER_SUM_I_A0 ADDRESS 0x842E0 R
TXC_REF_POWER_SUM_I_A0 RESET_VALUE 0x00000000
        REF_POWER_SUM_I BIT[31:0]

TXC_REF_POWER_SUM_Q_A0 ADDRESS 0x842E4 R
TXC_REF_POWER_SUM_Q_A0 RESET_VALUE 0x00000000
        REF_POWER_SUM_Q BIT[31:0]

TXC_REF_POWER_SUM_IQ_M_A0 ADDRESS 0x842E8 R
TXC_REF_POWER_SUM_IQ_M_A0 RESET_VALUE 0x00000000
        REF_POWER_SUM_IQ_M BIT[31:0]

TXC_REF_POWER_SUM_IQ_L_A0 ADDRESS 0x842EC R
TXC_REF_POWER_SUM_IQ_L_A0 RESET_VALUE 0x00000000
        REF_POWER_SUM_IQ_L BIT[16:0]

TXC_REF_POWER_SUM_QQ_M_A0 ADDRESS 0x842F0 R
TXC_REF_POWER_SUM_QQ_M_A0 RESET_VALUE 0x00000000
        REF_POWER_SUM_QQ_M BIT[31:0]

TXC_REF_POWER_SUM_QQ_L_A0 ADDRESS 0x842F4 R
TXC_REF_POWER_SUM_QQ_L_A0 RESET_VALUE 0x00000000
        REF_POWER_SUM_QQ_L BIT[16:0]

TXC_DP_CFG_LATCHED_A0 ADDRESS 0x84300 R
TXC_DP_CFG_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_CFG_LATCHED BIT[31:0]

TXC_DP_ENV_SCALE_VAL_LATCHED_A0 ADDRESS 0x84304 R
TXC_DP_ENV_SCALE_VAL_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_ENV_SCALE_VAL_LATCHED BIT[10:0]

TXC_DP_PHASE_OVR_VAL_LATCHED_A0 ADDRESS 0x84308 R
TXC_DP_PHASE_OVR_VAL_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_PHASE_OVR_VAL_LATCHED BIT[15:0]

TXC_PP_PHASE_OVR_VAL_LATCHED_A0 ADDRESS 0x8430C R
TXC_PP_PHASE_OVR_VAL_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_PP_PHASE_OVR_VAL_LATCHED BIT[15:0]

TXC_DP_ENV_OVR_VAL_LATCHED_A0 ADDRESS 0x84310 R
TXC_DP_ENV_OVR_VAL_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_ENV_OVR_VAL_LATCHED BIT[15:0]

TXC_EP_ENV_OVR_VAL_LATCHED_A0 ADDRESS 0x84314 R
TXC_EP_ENV_OVR_VAL_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_EP_ENV_OVR_VAL_LATCHED BIT[15:0]

TXC_DP_ROT_PHASE_INC_LATCHED_A0 ADDRESS 0x84318 R
TXC_DP_ROT_PHASE_INC_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_ROT_PHASE_INC_LATCHED BIT[28:0]

TXC_DP_ROT_PHASE_INIT_LATCHED_A0 ADDRESS 0x8431C R
TXC_DP_ROT_PHASE_INIT_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_ROT_PHASE_INIT_LATCHED BIT[28:0]

TXC_DP_ROT_PHASE_SHIFT_LATCHED_A0 ADDRESS 0x84320 R
TXC_DP_ROT_PHASE_SHIFT_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_ROT_PHASE_SHIFT_LATCHED BIT[9:0]

TXC_DP_IQ_GAIN_LATCHED_A0 ADDRESS 0x84324 R
TXC_DP_IQ_GAIN_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_IQ_GAIN_LATCHED BIT[15:0]

TXC_DP_IQMC_LATCHED_A0 ADDRESS 0x84328 R
TXC_DP_IQMC_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_IQMC_LATCHED BIT[29:0]

TXC_DP_PEQ1_LATCHED_A0 ADDRESS 0x8432C R
TXC_DP_PEQ1_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_PEQ1_LATCHED BIT[21:0]

TXC_DP_PEQ2_LATCHED_A0 ADDRESS 0x84330 R
TXC_DP_PEQ2_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_PEQ2_LATCHED BIT[17:0]

TXC_DP_DCOC_LATCHED_A0 ADDRESS 0x84334 R
TXC_DP_DCOC_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_DCOC_LATCHED BIT[27:0]

TXC_DM1_CFG_LATCHED_A0 ADDRESS 0x84338 R
TXC_DM1_CFG_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DM1_CFG_LATCHED BIT[15:0]

TXC_EP_GAIN_LATCHED_A0 ADDRESS 0x8433C R
TXC_EP_GAIN_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_EP_GAIN_LATCHED BIT[13:0]

TXC_EP_PEQ1_LATCHED_A0 ADDRESS 0x84340 R
TXC_EP_PEQ1_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_EP_PEQ1_LATCHED BIT[21:0]

TXC_EP_DCOC_LATCHED_A0 ADDRESS 0x84344 R
TXC_EP_DCOC_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_EP_DCOC_LATCHED BIT[13:0]

TXC_EP_DM2_FINE_TAU_LATCHED_A0 ADDRESS 0x84348 R
TXC_EP_DM2_FINE_TAU_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_EP_DM2_FINE_TAU_LATCHED BIT[1:0]

TXC_EP_DM3_FRAC_TAU_LATCHED_A0 ADDRESS 0x8434C R
TXC_EP_DM3_FRAC_TAU_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_EP_DM3_FRAC_TAU_LATCHED BIT[6:0]

TXC_PP_GAIN_LATCHED_A0 ADDRESS 0x84350 R
TXC_PP_GAIN_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_PP_GAIN_LATCHED BIT[15:0]

TXC_PP_SPILL_LATCHED_A0 ADDRESS 0x84354 R
TXC_PP_SPILL_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_PP_SPILL_LATCHED BIT[18:0]

TXC_EP_PEQ2_LATCHED_A0 ADDRESS 0x84358 R
TXC_EP_PEQ2_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_EP_PEQ2_LATCHED BIT[8:0]

TXC_DP_CFG_2_LATCHED_A0 ADDRESS 0x8435C R
TXC_DP_CFG_2_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_CFG_2_LATCHED BIT[3:0]

TXC_DP_PEQ1_Q_LATCHED_A0 ADDRESS 0x84360 R
TXC_DP_PEQ1_Q_LATCHED_A0 RESET_VALUE 0x00000000
        TXC_DP_PEQ1_Q_LATCHED BIT[20:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.TXC_MEM

TXC_MEM_BANKb_ADDRc(b,c):(0,0)-(5,255) ARRAY 0x00088000+0x400*b+0x4*c
TXC_MEM_BANK0_ADDR0 ADDRESS 0x88000 RW
TXC_MEM_BANK0_ADDR0 RESET_VALUE 0xXXXXXXXX
        DATA BIT[31:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.O_TX

O_TX_TEST_MODE ADDRESS 0x8A000 RW
O_TX_TEST_MODE RESET_VALUE 0x00000000
        DBG_BUS_SEL BIT[7:4]
                CONTROL_SIGNALS_FROM_ALL_BLOCKS VALUE 0x0
                LTE_ENCODER VALUE 0x1
        WMORE_TEST BIT[3]
                FUNC VALUE 0x0
                TEST VALUE 0x1
        SCME_TEST BIT[2]
                FUNC VALUE 0x0
                TEST VALUE 0x1
        SCME_OUT_TEST BIT[1]
                FUNC VALUE 0x0
                TEST VALUE 0x1
        LTE_ENC_MOD_TEST BIT[0]
                FUNC VALUE 0x0
                TEST VALUE 0x1

O_TX_CLK_CTL ADDRESS 0x8A004 RW
O_TX_CLK_CTL RESET_VALUE 0x00000075
        WMORE_HW_LCG_EN BIT[6]
                SW VALUE 0x0
                HW VALUE 0x1
        SCME_IFFT_HW_LCG_EN BIT[5]
                SW VALUE 0x0
                HW VALUE 0x1
        SCME_DFT_HW_LCG_EN BIT[4]
                SW VALUE 0x0
                HW VALUE 0x1
        LTE_MOD_HW_LCG_EN BIT[2]
                SW VALUE 0x0
                HW VALUE 0x1
        LTE_ENC_HW_LCG_EN BIT[0]
                SW VALUE 0x0
                HW VALUE 0x1

O_TX_SW_CLK_CTL ADDRESS 0x8A008 RW
O_TX_SW_CLK_CTL RESET_VALUE 0x00000075
        WMORE_SW_LCG_CTL BIT[6]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1
        SCME_IFFT_SW_LCG_CTL BIT[5]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1
        SCME_DFT_SW_LCG_CTL BIT[4]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1
        LTE_MOD_SW_LCG_CTL BIT[2]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1
        LTE_ENC_SW_LCG_CTL BIT[0]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1

O_TX_CLK_STATUS_REG ADDRESS 0x8A00C R
O_TX_CLK_STATUS_REG RESET_VALUE 0x0000001C
        WMORE_CLK_STATUS BIT[4]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1
        SCME_IFFT_CLK_STATUS BIT[3]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1
        SCME_DFT_CLK_STATUS BIT[2]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1
        LTE_MOD_CLK_STATUS BIT[1]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1
        LTE_ENC_CLK_STATUS BIT[0]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1

O_TX_ENCODER_STATUS ADDRESS 0x8A010 R
O_TX_ENCODER_STATUS RESET_VALUE 0x00000000
        ACTIVE BIT[12]
        ACTIVE_TASK_INDEX BIT[11:0]

O_TX_HW_IDLE ADDRESS 0x8A014 R
O_TX_HW_IDLE RESET_VALUE 0x00000000
        TX_ENC_IDLE BIT[5]
        TX_RLCC_IDLE BIT[4]
        TX_MOD_IDLE BIT[3]
        TX_WAVGEN_IDLE BIT[2]
        TX_PUSH_ENG_IDLE BIT[1]
        TX_TM_IDLE BIT[0]

O_TX_BUS_TIMEOUT ADDRESS 0x8A018 RW
O_TX_BUS_TIMEOUT RESET_VALUE 0x00000000
        TIME_OUT_EN BIT[16]
                TIMEOUT_DISABLE VALUE 0x0
                TIMEOUT_ENABLE VALUE 0x1
        BUS_TIMEOUT_VAL BIT[15:0]

O_TX_WMORE_INT_STATUS ADDRESS 0x8A01C R
O_TX_WMORE_INT_STATUS RESET_VALUE 0x00000000
        NO_TASK_INTI BIT[0]

O_TX_WMORE_INT_CLEAR ADDRESS 0x8A020 W
O_TX_WMORE_INT_CLEAR RESET_VALUE 0x00000000
        TX_WMORE_INT_CLEAR BIT[0]

O_TX_WMORE_TX_PWRDWN ADDRESS 0x8A024 RW
O_TX_WMORE_TX_PWRDWN RESET_VALUE 0x00000000
        TX_WMORE_TX_PWRDWN BIT[0]
                NO_O_TX_WMORE_POWERDOWN_SEQUENCE_OCCURS VALUE 0x0
                O_TX_WMORE_POWERDOWN_SEQUENCE_OCCURS VALUE 0x1

O_TX_L0_DEC_ACK_BITS ADDRESS 0x8A028 R
O_TX_L0_DEC_ACK_BITS RESET_VALUE 0x00000000
        SUBFR_ID_COPY3 BIT[19:16]
        ACK_COPY3 BIT[15]
        SUBFR_ID_COPY2 BIT[14:11]
        ACK_COPY2 BIT[10]
        SUBFR_ID_COPY1 BIT[9:6]
        ACK_COPY1 BIT[5]
        SUBFR_ID_COPY0 BIT[4:1]
        ACK_COPY0 BIT[0]

O_TX_L1_DEC_ACK_BITS ADDRESS 0x8A02C R
O_TX_L1_DEC_ACK_BITS RESET_VALUE 0x00000000
        SUBFR_ID_COPY3 BIT[19:16]
        ACK_COPY3 BIT[15]
        SUBFR_ID_COPY2 BIT[14:11]
        ACK_COPY2 BIT[10]
        SUBFR_ID_COPY1 BIT[9:6]
        ACK_COPY1 BIT[5]
        SUBFR_ID_COPY0 BIT[4:1]
        ACK_COPY0 BIT[0]

O_TX_WMORE_CLIP_THR1 ADDRESS 0x8A030 RW
O_TX_WMORE_CLIP_THR1 RESET_VALUE 0x00000000
        CLIP_THR1 BIT[10:0]

O_TX_WMORE_CLIP_THR2 ADDRESS 0x8A034 RW
O_TX_WMORE_CLIP_THR2 RESET_VALUE 0x00000000
        CLIP_THR2 BIT[10:0]

O_TX_WMORE_TS2 ADDRESS 0x8A038 RW
O_TX_WMORE_TS2 RESET_VALUE 0x00000000
        TS2 BIT[15:0]

O_TX_WMORE_TS1 ADDRESS 0x8A03C RW
O_TX_WMORE_TS1 RESET_VALUE 0x00000000
        TS1 BIT[15:0]

O_TX_WMORE_CLIP_ENABLE ADDRESS 0x8A040 RW
O_TX_WMORE_CLIP_ENABLE RESET_VALUE 0x00000000
        CLIP_ENABLE BIT[0]

O_TX_WMORE_NOTCH_ENABLE ADDRESS 0x8A044 RW
O_TX_WMORE_NOTCH_ENABLE RESET_VALUE 0x00000000
        NOTCH_ENABLE BIT[0]

O_TX_WMORE_NOTCH_ALPHA_I ADDRESS 0x8A048 RW
O_TX_WMORE_NOTCH_ALPHA_I RESET_VALUE 0x00000000
        NOTCH_ALPHA_I BIT[7:0]

O_TX_WMORE_NOTCH_ALPHA_Q ADDRESS 0x8A04C RW
O_TX_WMORE_NOTCH_ALPHA_Q RESET_VALUE 0x00000000
        NOTCH_ALPHA_Q BIT[7:0]

O_TX_WMORE_NOTCH_BETA ADDRESS 0x8A050 RW
O_TX_WMORE_NOTCH_BETA RESET_VALUE 0x00000000
        NOTCH_BETA BIT[7:0]

O_TX_WMORE_NOTCH_TS1 ADDRESS 0x8A054 RW
O_TX_WMORE_NOTCH_TS1 RESET_VALUE 0x00000000
        NOTCH_TS1 BIT[15:0]

O_TX_WMORE_IFFT_SIZE ADDRESS 0x8A058 RW
O_TX_WMORE_IFFT_SIZE RESET_VALUE 0x00000000
        IFFT_SIZE BIT[0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.O_TX_WMORE_TS_TRIF

O_TX_WMORE_STATUS_WORD0 ADDRESS 0x8A200 R
O_TX_WMORE_STATUS_WORD0 RESET_VALUE 0x80000000
        PE_READY BIT[31]
        CMD_ACK BIT[30]
        CMD_ERROR BIT[29]

TX_LTE_WMORE_WORD0 ADDRESS 0x8A300 RW
TX_LTE_WMORE_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

TX_LTE_WMORE_WORD1 ADDRESS 0x8A304 RW
TX_LTE_WMORE_WORD1 RESET_VALUE 0x00000000
        BANDWIDTH_SELECT BIT[23:21]
                BYPASS VALUE 0x0
                LTE20 VALUE 0x1
                LTE15 VALUE 0x2
                LTE10_1K_IFFT VALUE 0x3
                LTE10_2K_IFFT VALUE 0x4
                LTE5 VALUE 0x5
                LTE3 VALUE 0x6
                LTE1P4 VALUE 0x7
        LTE_CPI_INVERT BIT[20]
                INVERSION_OFF VALUE 0x0
                INVERSION_ON VALUE 0x1
        BAND13_FILTER BIT[19:18]
                FILTER_OFF_00 VALUE 0x0
                FILTER_OFF_01 VALUE 0x1
                FILTER_ON_SET_A VALUE 0x2
                FILTER_ON_SET_B VALUE 0x3
        ANTENNA_WEIGHTING_I_0 BIT[17:9]
        ANTENNA_WEIGHTING_Q_0 BIT[8:0]

TX_LTE_WMORE_WORD2 ADDRESS 0x8A308 RW
TX_LTE_WMORE_WORD2 RESET_VALUE 0x00000000
        ANTENNA_WEIGHTING_I_1 BIT[17:9]
        ANTENNA_WEIGHTING_Q_1 BIT[8:0]

TX_LTE_WMORE_WORD3 ADDRESS 0x8A30C RW
TX_LTE_WMORE_WORD3 RESET_VALUE 0x00000000
        ANT_WEIGHTING_SELECT BIT[31:18]
        WINDOWING_DURATION BIT[17:13]
                WL_22_DF_4_TL_88 VALUE 0x00
                WL_44_DF_2_TL_88 VALUE 0x01
                WL_88_DF_1_TL_88 VALUE 0x02
                NO_WINDOWING VALUE 0x03
                WL_12_DF_8_TL_96 VALUE 0x04
                WL_24_DF_4_TL_96 VALUE 0x05
                WL_48_DF_2_TL_96 VALUE 0x06
                WL_96_DF_1_TL_96 VALUE 0x07
                WL_14_DF_8_TL_112 VALUE 0x08
                WL_28_DF_4_TL_112 VALUE 0x09
                WL_56_DF_2_TL_112 VALUE 0x0A
                WL_112_DF_1_TL_112 VALUE 0x0B
                WL_16_DF_8_TL_128 VALUE 0x0C
                WL_32_DF_4_TL_128 VALUE 0x0D
                WL_64_DF_2_TL_128 VALUE 0x0E
                WL_128_DF_1_TL_128 VALUE 0x0F
                WL_18_DF_8_TL_144 VALUE 0x10
                WL_36_DF_4_TL_144 VALUE 0x11
                WL_72_DF_2_TL_144 VALUE 0x12
                WL_144_DF_1_TL_144 VALUE 0x13
                WL_10_DF_16_TL_160 VALUE 0x14
                WL_20_DF_8_TL_160 VALUE 0x15
                WL_40_DF_4_TL_160 VALUE 0x16
                WL_80_DF_2_TL_160 VALUE 0x17
                WL_160_DF_1_TL_160 VALUE 0x18
        CP_TYPE BIT[12]
                NORMAL VALUE 0x0
                EXTENDED VALUE 0x1
        CP_LENGTH_0 BIT[11:0]

TX_LTE_WMORE_WORD4 ADDRESS 0x8A310 RW
TX_LTE_WMORE_WORD4 RESET_VALUE 0x00000000
        CP_LENGTH_1 BIT[31:20]
        CP_LENGTH_2 BIT[19:8]

TX_LTE_WMORE_WORD5 ADDRESS 0x8A314 RW
TX_LTE_WMORE_WORD5 RESET_VALUE 0x00000000
        CP_LENGTH_SELECT BIT[27:0]

TX_LTE_WMORE_WORD6 ADDRESS 0x8A318 RW
TX_LTE_WMORE_WORD6 RESET_VALUE 0x00000000
        PA_NULL_EF_SYM_COUNT BIT[31:28]
        PA_NULL_EF_OFFSET BIT[27:16]
        PA_NULL_LR_SYM_COUNT BIT[15:12]
        PA_NULL_LR_OFFSET BIT[11:0]

TX_LTE_WMORE_WORD7 ADDRESS 0x8A31C RW
TX_LTE_WMORE_WORD7 RESET_VALUE 0x00000000
        EF_LR_ENABLE BIT[31:30]
                NONE VALUE 0x0
                LRO VALUE 0x1
                EFO VALUE 0x2
                BOTH VALUE 0x3

TX_LTE_WMORE_UPPTS_WORD0 ADDRESS 0x8A400 RW
TX_LTE_WMORE_UPPTS_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

TX_LTE_WMORE_UPPTS_WORD1 ADDRESS 0x8A404 RW
TX_LTE_WMORE_UPPTS_WORD1 RESET_VALUE 0x00000000
        BANDWIDTH_SELECT BIT[23:21]
                BYPASS VALUE 0x0
                LTE20 VALUE 0x1
                LTE15 VALUE 0x2
                LTE10_1K_IFFT VALUE 0x3
                LTE10_2K_IFFT VALUE 0x4
                LTE5 VALUE 0x5
                LTE3 VALUE 0x6
                LTE1P4 VALUE 0x7
        LTE_CPI_INVERT BIT[20]
                INVERSION_OFF VALUE 0x0
                INVERSION_ON VALUE 0x1
        BAND13_FILTER BIT[19:18]
                FILTER_OFF_00 VALUE 0x0
                FILTER_OFF_01 VALUE 0x1
                FILTER_ON_SET_A VALUE 0x2
                FILTER_ON_SET_B VALUE 0x3
        ANTENNA_WEIGHTING_I_0 BIT[17:9]
        ANTENNA_WEIGHTING_Q_0 BIT[8:0]

TX_LTE_WMORE_UPPTS_WORD2 ADDRESS 0x8A408 RW
TX_LTE_WMORE_UPPTS_WORD2 RESET_VALUE 0x00000000
        WINDOWING_DURATION BIT[31:27]
                WL_22_DF_4_TL_88 VALUE 0x00
                WL_44_DF_2_TL_88 VALUE 0x01
                WL_88_DF_1_TL_88 VALUE 0x02
                NO_WINDOWING VALUE 0x03
                WL_12_DF_8_TL_96 VALUE 0x04
                WL_24_DF_4_TL_96 VALUE 0x05
                WL_48_DF_2_TL_96 VALUE 0x06
                WL_96_DF_1_TL_96 VALUE 0x07
                WL_14_DF_8_TL_112 VALUE 0x08
                WL_28_DF_4_TL_112 VALUE 0x09
                WL_56_DF_2_TL_112 VALUE 0x0A
                WL_112_DF_1_TL_112 VALUE 0x0B
                WL_16_DF_8_TL_128 VALUE 0x0C
                WL_32_DF_4_TL_128 VALUE 0x0D
                WL_64_DF_2_TL_128 VALUE 0x0E
                WL_128_DF_1_TL_128 VALUE 0x0F
                WL_18_DF_8_TL_144 VALUE 0x10
                WL_36_DF_4_TL_144 VALUE 0x11
                WL_72_DF_2_TL_144 VALUE 0x12
                WL_144_DF_1_TL_144 VALUE 0x13
                WL_10_DF_16_TL_160 VALUE 0x14
                WL_20_DF_8_TL_160 VALUE 0x15
                WL_40_DF_4_TL_160 VALUE 0x16
                WL_80_DF_2_TL_160 VALUE 0x17
                WL_160_DF_1_TL_160 VALUE 0x18
        UPPTS_TYPE BIT[26:25]
                SRS1 VALUE 0x0
                SRS2 VALUE 0x1
                RACH VALUE 0x2
                NOT_USED VALUE 0x3
        CP_LENGTH_0 BIT[24:13]
        EF_LR_ENABLE BIT[1:0]
                NONE VALUE 0x0
                LRO VALUE 0x1
                EFO VALUE 0x2
                BOTH VALUE 0x3

TX_LTE_WMORE_UPPTS_WORD3 ADDRESS 0x8A40C RW
TX_LTE_WMORE_UPPTS_WORD3 RESET_VALUE 0x00000000
        PA_NULL_EF_SYM_COUNT BIT[31:28]
        PA_NULL_EF_OFFSET BIT[27:16]
        PA_NULL_LR_SYM_COUNT BIT[15:12]
        PA_NULL_LR_OFFSET BIT[11:0]

TX_LTE_WMORE_PRACH_WORD0 ADDRESS 0x8A500 RW
TX_LTE_WMORE_PRACH_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

TX_LTE_WMORE_PRACH_WORD1 ADDRESS 0x8A504 RW
TX_LTE_WMORE_PRACH_WORD1 RESET_VALUE 0x00000000
        BANDWIDTH_SELECT BIT[23:21]
                BYPASS VALUE 0x0
                LTE20 VALUE 0x1
                LTE15 VALUE 0x2
                LTE10_1K_IFFT VALUE 0x3
                LTE10_2K_IFFT VALUE 0x4
                LTE5 VALUE 0x5
                LTE3 VALUE 0x6
                LTE1P4 VALUE 0x7
        LTE_CPI_INVERT BIT[20]
                INVERSION_OFF VALUE 0x0
                INVERSION_ON VALUE 0x1
        BAND13_FILTER BIT[19:18]
                FILTER_OFF_00 VALUE 0x0
                FILTER_OFF_01 VALUE 0x1
                FILTER_ON_SET_A VALUE 0x2
                FILTER_ON_SET_B VALUE 0x3
        ANTENNA_WEIGHTING_I_0 BIT[17:9]
        ANTENNA_WEIGHTING_Q_0 BIT[8:0]

TX_LTE_WMORE_PRACH_WORD2 ADDRESS 0x8A508 RW
TX_LTE_WMORE_PRACH_WORD2 RESET_VALUE 0x00000000
        WINDOWING_DURATION BIT[31:27]
                WL_22_DF_4_TL_88 VALUE 0x00
                WL_44_DF_2_TL_88 VALUE 0x01
                WL_88_DF_1_TL_88 VALUE 0x02
                NO_WINDOWING VALUE 0x03
                WL_12_DF_8_TL_96 VALUE 0x04
                WL_24_DF_4_TL_96 VALUE 0x05
                WL_48_DF_2_TL_96 VALUE 0x06
                WL_96_DF_1_TL_96 VALUE 0x07
                WL_14_DF_8_TL_112 VALUE 0x08
                WL_28_DF_4_TL_112 VALUE 0x09
                WL_56_DF_2_TL_112 VALUE 0x0A
                WL_112_DF_1_TL_112 VALUE 0x0B
                WL_16_DF_8_TL_128 VALUE 0x0C
                WL_32_DF_4_TL_128 VALUE 0x0D
                WL_64_DF_2_TL_128 VALUE 0x0E
                WL_128_DF_1_TL_128 VALUE 0x0F
                WL_18_DF_8_TL_144 VALUE 0x10
                WL_36_DF_4_TL_144 VALUE 0x11
                WL_72_DF_2_TL_144 VALUE 0x12
                WL_144_DF_1_TL_144 VALUE 0x13
                WL_10_DF_16_TL_160 VALUE 0x14
                WL_20_DF_8_TL_160 VALUE 0x15
                WL_40_DF_4_TL_160 VALUE 0x16
                WL_80_DF_2_TL_160 VALUE 0x17
                WL_160_DF_1_TL_160 VALUE 0x18
        PRACH_FORMAT BIT[26:24]
                PRACH_FORMAT_0 VALUE 0x0
                PRACH_FORMAT_1 VALUE 0x1
                PRACH_FORMAT_2 VALUE 0x2
                PRACH_FORMAT_3 VALUE 0x3
                PRACH_FORMAT_4 VALUE 0x4
        CP_LENGTH_0 BIT[23:12]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.O_TX_ENC_TS_TRIF

O_TX_ENC_STATUS_WORD0 ADDRESS 0x8A600 R
O_TX_ENC_STATUS_WORD0 RESET_VALUE 0x80000000
        PE_READY BIT[31]
        CMD_ACK BIT[30]
        CMD_ERROR BIT[29]

TX_LTE_PUSCH_ENC_WORD0 ADDRESS 0x8A700 RW
TX_LTE_PUSCH_ENC_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        TBCRC_COMPUTE_EN BIT[11]
                A2 VALUE 0x0
                LTE_ENCODER VALUE 0x1
        HARQ_BANK_SEL BIT[8]
        C_P BIT[7:4]
        C_M BIT[3:0]

TX_LTE_PUSCH_ENC_WORD1 ADDRESS 0x8A704 RW
TX_LTE_PUSCH_ENC_WORD1 RESET_VALUE 0x00000000
        NUM_FILLER BIT[31:26]
        K_PLUS BIT[25:13]
        K_MINUS BIT[12:0]

TX_LTE_PUSCH_ENC_WORD2 ADDRESS 0x8A708 RW
TX_LTE_PUSCH_ENC_WORD2 RESET_VALUE 0x00000000
        RM_START_POS_M BIT[30:16]
        RM_START_POS_P BIT[14:0]

TX_LTE_PUSCH_ENC_WORD3 ADDRESS 0x8A70C RW
TX_LTE_PUSCH_ENC_WORD3 RESET_VALUE 0x00000000
        XC_P BIT[7:4]
        XC_M BIT[3:0]

TX_LTE_PUSCH_ENC_WORD4 ADDRESS 0x8A710 RW
TX_LTE_PUSCH_ENC_WORD4 RESET_VALUE 0x00000000
        XMIT_PLUS BIT[31:16]
        XMIT_MINUS BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TX_TOP.O_TX_MOD_TS_TRIF

O_TX_MOD_STATUS_WORD0 ADDRESS 0x8A800 R
O_TX_MOD_STATUS_WORD0 RESET_VALUE 0x80000000
        PE_READY BIT[31]
        CMD_ACK BIT[30]
        CMD_ERROR BIT[29]

TX_LTE_PUSCH_MOD_WORD0 ADDRESS 0x8A900 RW
TX_LTE_PUSCH_MOD_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        SRS_TM_ODD BIT[11]
                EVEN_TONES VALUE 0x0
                ODD_TONES VALUE 0x1
        SRS_FREQ_CTL BIT[10:0]

TX_LTE_PUSCH_MOD_WORD1 ADDRESS 0x8A904 RW
TX_LTE_PUSCH_MOD_WORD1 RESET_VALUE 0x00000000
        SRS_MODE BIT[25:24]
                NO_SRS VALUE 0x0
                SRS_ENABLED VALUE 0x1
                SRS_DTX VALUE 0x2
                NOT_USED VALUE 0x3
        SRS_BETA_GAIN BIT[23:8]
        SRS_NUM_RB BIT[6:0]

TX_LTE_PUSCH_MOD_WORD2 ADDRESS 0x8A908 RW
TX_LTE_PUSCH_MOD_WORD2 RESET_VALUE 0x00000000
        ACK_NAK_RM_LENGTH BIT[23:11]
        NUM_LAYERS BIT[10]
                ONE VALUE 0x0
                TWO VALUE 0x1
        CTL_ONLY BIT[9]
        MOD_TYPE BIT[8]
                QPSK VALUE 0x0
                QAM_16 VALUE 0x1
        CP_TYPE BIT[7]
                NORMAL VALUE 0x0
                EXTENDED VALUE 0x1
        NUM_RB BIT[6:0]

TX_LTE_PUSCH_MOD_WORD3 ADDRESS 0x8A90C RW
TX_LTE_PUSCH_MOD_WORD3 RESET_VALUE 0x00000000
        ACK_NAK_SCRAMB_EN BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ACK_SCRAMB_SEQ_INDEX BIT[14:13]
        ACK_NAK_INP_LENGTH BIT[12:10]

TX_LTE_PUSCH_MOD_WORD4 ADDRESS 0x8A910 RW
TX_LTE_PUSCH_MOD_WORD4 RESET_VALUE 0x00000000
        DEMOD_RS_ALPHA0 BIT[31:21]
        DEMOD_RS_BETA0 BIT[20:0]

TX_LTE_PUSCH_MOD_WORD5 ADDRESS 0x8A914 RW
TX_LTE_PUSCH_MOD_WORD5 RESET_VALUE 0x00000000
        DEMOD_RS_GAMMA0 BIT[31:0]

TX_LTE_PUSCH_MOD_WORD6 ADDRESS 0x8A918 RW
TX_LTE_PUSCH_MOD_WORD6 RESET_VALUE 0x00000000
        DEMOD_RS_ALPHA1 BIT[31:21]
        DEMOD_RS_BETA1 BIT[20:0]

TX_LTE_PUSCH_MOD_WORD7 ADDRESS 0x8A91C RW
TX_LTE_PUSCH_MOD_WORD7 RESET_VALUE 0x00000000
        DEMOD_RS_GAMMA1 BIT[31:0]

TX_LTE_PUSCH_MOD_WORD8 ADDRESS 0x8A920 RW
TX_LTE_PUSCH_MOD_WORD8 RESET_VALUE 0x00000000
        SRS_ALPHA BIT[31:21]
        SRS_BETA BIT[20:0]

TX_LTE_PUSCH_MOD_WORD9 ADDRESS 0x8A924 RW
TX_LTE_PUSCH_MOD_WORD9 RESET_VALUE 0x00000000
        SRS_GAMMA BIT[31:0]

TX_LTE_PUSCH_MOD_WORD10 ADDRESS 0x8A928 RW
TX_LTE_PUSCH_MOD_WORD10 RESET_VALUE 0x00000000
        SCR_INIT BIT[30:0]

TX_LTE_PUSCH_MOD_WORD11 ADDRESS 0x8A92C RW
TX_LTE_PUSCH_MOD_WORD11 RESET_VALUE 0x00000000
        CTL_GAIN BIT[31:16]
        DATA_GAIN BIT[15:0]

TX_LTE_PUSCH_MOD_WORD12 ADDRESS 0x8A930 RW
TX_LTE_PUSCH_MOD_WORD12 RESET_VALUE 0x00000000
        PUSCH_TM_FMI_SLOT1 BIT[27]
                SYMBOLS_INCR_TONE VALUE 0x0
                SYMBOLS_DECR_TONE VALUE 0x1
        PUSCH_FREQ_CTL_SLOT1 BIT[26:16]
        PUSCH_TM_FMI_SLOT0 BIT[11]
                SYMBOLS_INCR_RBS VALUE 0x0
                SYMBOLS_DECR_RBS VALUE 0x1
        PUSCH_FREQ_CTL_SLOT0 BIT[10:0]

TX_LTE_PUSCH_MOD_WORD13 ADDRESS 0x8A934 RW
TX_LTE_PUSCH_MOD_WORD13 RESET_VALUE 0x00000000
        CQI_BITS_W0 BIT[31:0]

TX_LTE_PUSCH_MOD_WORD14 ADDRESS 0x8A938 RW
TX_LTE_PUSCH_MOD_WORD14 RESET_VALUE 0x00000000
        CQI_BITS_W1 BIT[31:0]

TX_LTE_PUSCH_MOD_WORD15 ADDRESS 0x8A93C RW
TX_LTE_PUSCH_MOD_WORD15 RESET_VALUE 0x00000000
        CQI_INP_LENGTH BIT[31:24]
        RANK_IND_RM_LENGTH BIT[14:4]
        RANK_IND_INP_LENGTH BIT[3:2]
        RANK_IND BIT[1:0]

TX_LTE_PUSCH_MOD_WORD16 ADDRESS 0x8A940 RW
TX_LTE_PUSCH_MOD_WORD16 RESET_VALUE 0x00000000
        SCME_DFT_SHIFT_SEL BIT[31:12]
        SCME_IFFT_SHIFT_SEL BIT[11:0]

TX_LTE_PUSCH_MOD_WORD17 ADDRESS 0x8A944 RW
TX_LTE_PUSCH_MOD_WORD17 RESET_VALUE 0x00000000
        SCME_SCALE_SRS BIT[31:16]
        SCME_SCALE BIT[15:0]

TX_LTE_PUSCH_MOD_WORD18 ADDRESS 0x8A948 RW
TX_LTE_PUSCH_MOD_WORD18 RESET_VALUE 0x00000000
        CQI_RM_LENGTH BIT[29:16]
        SCME_SCALE_DEMODRS BIT[15:0]

TX_LTE_PUSCH_MOD_WORD19 ADDRESS 0x8A94C RW
TX_LTE_PUSCH_MOD_WORD19 RESET_VALUE 0x00000000
        SCME_HALFTONE_SHIFT_EN BIT[31]
        SCME_IFFT_SHIFT_SEL_DEMODRS BIT[27:16]
        SCME_IFFT_SHIFT_SEL_SRS BIT[11:0]

TX_LTE_PUSCH_MOD_WORD20 ADDRESS 0x8A950 RW
TX_LTE_PUSCH_MOD_WORD20 RESET_VALUE 0x00000000
        CQI_BITS_W2 BIT[31:0]

TX_LTE_PUSCH_MOD_WORD21 ADDRESS 0x8A954 RW
TX_LTE_PUSCH_MOD_WORD21 RESET_VALUE 0x00000000
        CQI_BITS_W3 BIT[31:0]

TX_LTE_PUCCH_MOD_WORD0 ADDRESS 0x8AA00 RW
TX_LTE_PUCCH_MOD_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        SRS_TM_ODD BIT[11]
                EVEN_TONES VALUE 0x0
                ODD_TONES VALUE 0x1
        SRS_FREQ_CTL BIT[10:0]

TX_LTE_PUCCH_MOD_WORD1 ADDRESS 0x8AA04 RW
TX_LTE_PUCCH_MOD_WORD1 RESET_VALUE 0x00000000
        SRS_MODE BIT[25:24]
                NO_SRS VALUE 0x0
                SRS_ENABLED VALUE 0x1
                SRS_DTX VALUE 0x2
                NOT_USED VALUE 0x3
        SRS_BETA_GAIN BIT[23:8]
        SRS_NUM_RB BIT[6:0]

TX_LTE_PUCCH_MOD_WORD2 ADDRESS 0x8AA08 RW
TX_LTE_PUCCH_MOD_WORD2 RESET_VALUE 0x00000000
        CQI_DATA BIT[31:16]
        CQI_LENGTH BIT[11:8]
        NUM_LAYERS BIT[4]
                ONE_LAYER VALUE 0x0
                TWO_LAYERS VALUE 0x1
        PUCCH_FORMAT BIT[3:1]
                SR VALUE 0x0
                FORMAT1A VALUE 0x1
                FORMAT1B VALUE 0x2
                FORMAT2 VALUE 0x3
                FORMAT2A VALUE 0x4
                FORMAT2B VALUE 0x5
        CP_TYPE BIT[0]
                NORMAL VALUE 0x0
                EXTENDED VALUE 0x1

TX_LTE_PUCCH_MOD_WORD3 ADDRESS 0x8AA0C RW
TX_LTE_PUCCH_MOD_WORD3 RESET_VALUE 0x00000000
        CTL_BETA_GAIN BIT[31:16]
        DEMOD_RS_OS_INDEX_SLOT1_HYP0 BIT[13:12]
        DEMOD_RS_OS_INDEX_SLOT0_HYP0 BIT[9:8]
        CTL_OS_INDEX_SLOT1_HYP0 BIT[5:4]
        CTL_OS_INDEX_SLOT0_HYP0 BIT[1:0]

TX_LTE_PUCCH_MOD_WORD4 ADDRESS 0x8AA10 RW
TX_LTE_PUCCH_MOD_WORD4 RESET_VALUE 0x00000000
        SPR_CYC_SHIFT_SYM7_HYP0 BIT[31:28]
        SPR_CYC_SHIFT_SYM6_HYP0 BIT[27:24]
        SPR_CYC_SHIFT_SYM5_HYP0 BIT[23:20]
        SPR_CYC_SHIFT_SYM4_HYP0 BIT[19:16]
        SPR_CYC_SHIFT_SYM3_HYP0 BIT[15:12]
        SPR_CYC_SHIFT_SYM2_HYP0 BIT[11:8]
        SPR_CYC_SHIFT_SYM1_HYP0 BIT[7:4]
        SPR_CYC_SHIFT_SYM0_HYP0 BIT[3:0]

TX_LTE_PUCCH_MOD_WORD5 ADDRESS 0x8AA14 RW
TX_LTE_PUCCH_MOD_WORD5 RESET_VALUE 0x00000000
        SPR_CYC_SHIFT_SYM13_HYP0 BIT[23:20]
        SPR_CYC_SHIFT_SYM12_HYP0 BIT[19:16]
        SPR_CYC_SHIFT_SYM11_HYP0 BIT[15:12]
        SPR_CYC_SHIFT_SYM10_HYP0 BIT[11:8]
        SPR_CYC_SHIFT_SYM9_HYP0 BIT[7:4]
        SPR_CYC_SHIFT_SYM8_HYP0 BIT[3:0]

TX_LTE_PUCCH_MOD_WORD6 ADDRESS 0x8AA18 RW
TX_LTE_PUCCH_MOD_WORD6 RESET_VALUE 0x00000000
        SRS_ALPHA BIT[31:21]
        SRS_BETA BIT[20:0]

TX_LTE_PUCCH_MOD_WORD7 ADDRESS 0x8AA1C RW
TX_LTE_PUCCH_MOD_WORD7 RESET_VALUE 0x00000000
        SRS_GAMMA BIT[31:0]

TX_LTE_PUCCH_MOD_WORD8 ADDRESS 0x8AA20 RW
TX_LTE_PUCCH_MOD_WORD8 RESET_VALUE 0x00000000
        NOCQI_SCRAMB_SEQ_INDEX_SLOT1_HYP0 BIT[17]
        NOCQI_SCRAMB_SEQ_INDEX_SLOT0_HYP0 BIT[15]
        ACK_NAK_MOD_TYPE BIT[10]
                BPSK VALUE 0x0
                QPSK VALUE 0x1

TX_LTE_PUCCH_MOD_WORD9 ADDRESS 0x8AA24 RW
TX_LTE_PUCCH_MOD_WORD9 RESET_VALUE 0x00000000
        SCR_INIT BIT[30:0]

TX_LTE_PUCCH_MOD_WORD10 ADDRESS 0x8AA28 RW
TX_LTE_PUCCH_MOD_WORD10 RESET_VALUE 0x00000000
        SPR_GROUP_NUM_SLOT0_HYP0 BIT[15:11]
        ACK_FREQ_CTL_SLOT0_HYP0 BIT[10:0]

TX_LTE_PUCCH_MOD_WORD11 ADDRESS 0x8AA2C RW
TX_LTE_PUCCH_MOD_WORD11 RESET_VALUE 0x00000000
        SPR_GROUP_NUM_SLOT1_HYP0 BIT[15:11]
        ACK_FREQ_CTL_SLOT1_HYP0 BIT[10:0]

TX_LTE_PUCCH_MOD_WORD12 ADDRESS 0x8AA30 RW
TX_LTE_PUCCH_MOD_WORD12 RESET_VALUE 0x00000000
        SCME_SCALE_SRS BIT[31:16]
        SCME_SCALE BIT[15:0]

TX_LTE_PUCCH_MOD_WORD13 ADDRESS 0x8AA34 RW
TX_LTE_PUCCH_MOD_WORD13 RESET_VALUE 0x00000000
        SCME_HALFTONE_SHIFT_EN BIT[31]
        SCME_IFFT_SHIFT_SEL_SRS BIT[27:16]
        SCME_IFFT_SHIFT_SEL BIT[11:0]

TX_LTE_PRACH_MOD_WORD0 ADDRESS 0x8AB00 RW
TX_LTE_PRACH_MOD_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        PRACH_TYPE BIT[0]
                ONCE VALUE 0x0
                TWICE VALUE 0x1

TX_LTE_PRACH_MOD_WORD1 ADDRESS 0x8AB04 RW
TX_LTE_PRACH_MOD_WORD1 RESET_VALUE 0x00000000
        ALPHA BIT[31:21]
        BETA BIT[20:0]

TX_LTE_PRACH_MOD_WORD2 ADDRESS 0x8AB08 RW
TX_LTE_PRACH_MOD_WORD2 RESET_VALUE 0x00000000
        GAMMA BIT[31:0]

TX_LTE_PRACH_MOD_WORD3 ADDRESS 0x8AB0C RW
TX_LTE_PRACH_MOD_WORD3 RESET_VALUE 0x00000000
        RACH_GAIN BIT[15:0]

TX_LTE_PRACH_MOD_WORD4 ADDRESS 0x8AB10 RW
TX_LTE_PRACH_MOD_WORD4 RESET_VALUE 0x00000000
        SCME_HALFTONE_SHIFT_EN BIT[28]
        SCME_IFFT_SHIFT_SEL BIT[27:16]
        SCME_SCALE BIT[15:0]

TX_LTE_PRACH_MOD_WORD5 ADDRESS 0x8AB14 RW
TX_LTE_PRACH_MOD_WORD5 RESET_VALUE 0x00000000
        PRACH_FREQ_CTL BIT[10:0]

TX_LTE_UPPTS_MOD_WORD0 ADDRESS 0x8AC00 RW
TX_LTE_UPPTS_MOD_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        SRS1_TM_ODD BIT[11]
                EVEN_TONES VALUE 0x0
                ODD_TONES VALUE 0x1
        SRS1_FREQ_CTL BIT[10:0]

TX_LTE_UPPTS_MOD_WORD1 ADDRESS 0x8AC04 RW
TX_LTE_UPPTS_MOD_WORD1 RESET_VALUE 0x00000000
        CP_TYPE BIT[28]
                NORMAL VALUE 0x0
                EXTENDED VALUE 0x1
        SRS0_TM_ODD BIT[27]
                EVEN_TONES VALUE 0x0
                ODD_TONES VALUE 0x1
        SRS0_FREQ_CTL BIT[26:16]
        SRS1_NUM_RB BIT[15:9]
        SRS0_NUM_RB BIT[8:2]
        UPPTS_TYPE BIT[1:0]
                SRS1 VALUE 0x0
                SRS2 VALUE 0x1
                RACH VALUE 0x2
                NOT_USED VALUE 0x3

TX_LTE_UPPTS_MOD_WORD2 ADDRESS 0x8AC08 RW
TX_LTE_UPPTS_MOD_WORD2 RESET_VALUE 0x00000000
        SRS1_BETA_GAIN BIT[31:16]
        RACH_SRS0_BETA_GAIN BIT[15:0]

TX_LTE_UPPTS_MOD_WORD3 ADDRESS 0x8AC0C RW
TX_LTE_UPPTS_MOD_WORD3 RESET_VALUE 0x00000000
        SRS0_RACH_ALPHA BIT[31:21]
        SRS0_RACH_BETA BIT[20:0]

TX_LTE_UPPTS_MOD_WORD4 ADDRESS 0x8AC10 RW
TX_LTE_UPPTS_MOD_WORD4 RESET_VALUE 0x00000000
        SRS0_RACH_GAMMA BIT[31:0]

TX_LTE_UPPTS_MOD_WORD5 ADDRESS 0x8AC14 RW
TX_LTE_UPPTS_MOD_WORD5 RESET_VALUE 0x00000000
        SRS1_ALPHA BIT[31:21]
        SRS1_BETA BIT[20:0]

TX_LTE_UPPTS_MOD_WORD6 ADDRESS 0x8AC18 RW
TX_LTE_UPPTS_MOD_WORD6 RESET_VALUE 0x00000000
        SRS1_GAMMA BIT[31:0]

TX_LTE_UPPTS_MOD_WORD7 ADDRESS 0x8AC1C RW
TX_LTE_UPPTS_MOD_WORD7 RESET_VALUE 0x00000000
        SCME_HALFTONE_SHIFT_EN BIT[31]
        SCME_IFFT_SHIFT_SEL_SRS1 BIT[27:16]
        SCME_IFFT_SHIFT_SEL_RACH_SRS0 BIT[11:0]

TX_LTE_UPPTS_MOD_WORD8 ADDRESS 0x8AC20 RW
TX_LTE_UPPTS_MOD_WORD8 RESET_VALUE 0x00000000
        SCME_SCALE_SRS1 BIT[31:16]
        SCME_SCALE_RACH_SRS0 BIT[15:0]

TX_LTE_UPPTS_MOD_WORD9 ADDRESS 0x8AC24 RW
TX_LTE_UPPTS_MOD_WORD9 RESET_VALUE 0x00000000
        UPPTS_PRACH_FREQ_CTL BIT[10:0]

TX_LTE_PUSCH_MOD_ACK_WORD0 ADDRESS 0x8AD00 RW
TX_LTE_PUSCH_MOD_ACK_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        ACK_NAK_OPT1 BIT[3:2]
        ACK_NAK_OPT0 BIT[1:0]

TX_LTE_PUCCH_MOD_ACK_WORD0 ADDRESS 0x8AE00 RW
TX_LTE_PUCCH_MOD_ACK_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        ACK_NAK_HYP0 BIT[1:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.RXFE

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.RXFE.RXFE_TOP_CFG

RXFE_ENABLE ADDRESS 0x60000 RW
RXFE_ENABLE RESET_VALUE 0x00000000
        TEMP BIT[1]
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_ADCa_LOGIC_CFG(a):(0)-(1) ARRAY 0x00060004+0x4*a
RXFE_ADC0_LOGIC_CFG ADDRESS 0x60004 RW
RXFE_ADC0_LOGIC_CFG RESET_VALUE 0x00000000
        PACK4_EN BIT[0]
                PACK4_DISABLED VALUE 0x0
                PACK4_ENABLED VALUE 0x1

RXFE_WBw_ADCMUX_CFG(w):(0)-(1) ARRAY 0x00060018+0x4*w
RXFE_WB0_ADCMUX_CFG ADDRESS 0x60018 RW
RXFE_WB0_ADCMUX_CFG RESET_VALUE 0x00000000
        ADC_SEL BIT[0]
                ADC0 VALUE 0x0
                ADC1 VALUE 0x1

RXFE_NBn_WBMUX_CFG(n):(0)-(3) ARRAY 0x0006002C+0x4*n
RXFE_NB0_WBMUX_CFG ADDRESS 0x6002C RW
RXFE_NB0_WBMUX_CFG RESET_VALUE 0x00000000
        WB_SEL BIT[0]
                WB0 VALUE 0x0
                WB1 VALUE 0x1

RXFE_TOP_STATUS ADDRESS 0x6004C R
RXFE_TOP_STATUS RESET_VALUE 0x00000000
        NB3_ACTIVE BIT[10]
        NB2_ACTIVE BIT[9]
        NB1_ACTIVE BIT[8]
        NB0_ACTIVE BIT[7]
                INACTIVE VALUE 0x0
                ACTIVE VALUE 0x1
        WB1_ACTIVE BIT[3]
        WB0_ACTIVE BIT[2]
                INACTIVE VALUE 0x0
                ACTIVE VALUE 0x1
        RXFE_BRIDGE_CLK_ON BIT[1]
        RXFE_CORE_CLK_ON BIT[0]

RXFE_RFIF_UPDATE_CMD ADDRESS 0x60050 C
RXFE_RFIF_UPDATE_CMD RESET_VALUE 0x00000000
        RFIF_1_UPDATED BIT[1]
        RFIF_0_UPDATED BIT[0]

RXFE_CMNNOTCH_FILT0_CFG0 ADDRESS 0x60054 RW
RXFE_CMNNOTCH_FILT0_CFG0 RESET_VALUE 0x00000000
        LEFT_SHIFT BIT[21:18]
        PHASE_INCR_REAL BIT[17:0]

RXFE_CMNNOTCH_FILT0_CFG1 ADDRESS 0x60058 RW
RXFE_CMNNOTCH_FILT0_CFG1 RESET_VALUE 0x00000000
        PHASE_INCR_IMAG BIT[17:0]

RXFE_CMNNOTCH_FILT1_CFG0 ADDRESS 0x6005C RW
RXFE_CMNNOTCH_FILT1_CFG0 RESET_VALUE 0x00000000
        LEFT_SHIFT BIT[21:18]
        PHASE_INCR_REAL BIT[17:0]

RXFE_CMNNOTCH_FILT1_CFG1 ADDRESS 0x60060 RW
RXFE_CMNNOTCH_FILT1_CFG1 RESET_VALUE 0x00000000
        PHASE_INCR_IMAG BIT[17:0]

RXFE_CMNNOTCH_FILT2_CFG0 ADDRESS 0x60064 RW
RXFE_CMNNOTCH_FILT2_CFG0 RESET_VALUE 0x00000000
        LEFT_SHIFT BIT[21:18]
        PHASE_INCR_REAL BIT[17:0]

RXFE_CMNNOTCH_FILT2_CFG1 ADDRESS 0x60068 RW
RXFE_CMNNOTCH_FILT2_CFG1 RESET_VALUE 0x00000000
        PHASE_INCR_IMAG BIT[17:0]

RXFE_CMNNOTCH_FILT3_CFG0 ADDRESS 0x6006C RW
RXFE_CMNNOTCH_FILT3_CFG0 RESET_VALUE 0x00000000
        LEFT_SHIFT BIT[21:18]
        PHASE_INCR_REAL BIT[17:0]

RXFE_CMNNOTCH_FILT3_CFG1 ADDRESS 0x60070 RW
RXFE_CMNNOTCH_FILT3_CFG1 RESET_VALUE 0x00000000
        PHASE_INCR_IMAG BIT[17:0]

RXFE_CMNNOTCH_FILT01_CFG ADDRESS 0x60074 RW
RXFE_CMNNOTCH_FILT01_CFG RESET_VALUE 0x00000000
        FILT01_ENABLE BIT[4:3]
                F0_F1_DISABLED VALUE 0x0
                ONLY_F0_ENABLED VALUE 0x1
                ILLEGAL VALUE 0x2
                F0_F1_ENABLED VALUE 0x3
        FILT01_WB_SEL BIT[1:0]
                SEL_NONE VALUE 0x0
                SEL_WB0 VALUE 0x1
                SEL_WB1 VALUE 0x2

RXFE_CMNNOTCH_FILT23_CFG ADDRESS 0x60078 RW
RXFE_CMNNOTCH_FILT23_CFG RESET_VALUE 0x00000000
        FILT23_ENABLE BIT[4:3]
                F2_F3_DISABLED VALUE 0x0
                ONLY_F2_ENABLED VALUE 0x1
                ILLEGAL VALUE 0x2
                F2_F3_ENABLED VALUE 0x3
        FILT23_WB_SEL BIT[1:0]
                SEL_NONE VALUE 0x0
                SEL_WB0 VALUE 0x1
                SEL_WB1 VALUE 0x2

RXFE_ACI_FILT0_CFG ADDRESS 0x6007C RW
RXFE_ACI_FILT0_CFG RESET_VALUE 0x00000000
        NB_SEL BIT[2:1]
                SEL_NB0 VALUE 0x0
                SEL_NB1 VALUE 0x1
                SEL_NB2 VALUE 0x2
                SEL_NB3 VALUE 0x3
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_ACI_FILT1_CFG ADDRESS 0x60080 RW
RXFE_ACI_FILT1_CFG RESET_VALUE 0x00000000
        NB_SEL BIT[2:1]
                SEL_NB0 VALUE 0x0
                SEL_NB1 VALUE 0x1
                SEL_NB2 VALUE 0x2
                SEL_NB3 VALUE 0x3
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_TOP_SPARE_REG ADDRESS 0x60084 RW
RXFE_TOP_SPARE_REG RESET_VALUE 0x00000000
        SPARE_BITS_31_0 BIT[31:0]

RXFE_DBG_ENABLES ADDRESS 0x60090 RW
RXFE_DBG_ENABLES RESET_VALUE 0x00000000
        NB1_DBG_ENABLE BIT[6]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        NB0_DBG_ENABLE BIT[5]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        WB1_DBG_ENABLE BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        WB0_DBG_ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_DBG_PROBE_CTL ADDRESS 0x60094 RW
RXFE_DBG_PROBE_CTL RESET_VALUE 0x00000000
        NB1_DBG_POINT_SEL BIT[9:8]
                NB_DBG0 VALUE 0x0
                NB_DBG1 VALUE 0x1
                NB_DBG2 VALUE 0x2
                NB_DBG3 VALUE 0x3
        NB0_DBG_POINT_SEL BIT[7:6]
                NB_DBG0 VALUE 0x0
                NB_DBG1 VALUE 0x1
                NB_DBG2 VALUE 0x2
                NB_DBG3 VALUE 0x3
        WB0_DBG_POINT_SEL BIT[2:0]
                WB_DBG0 VALUE 0x0
                WB_DBG1 VALUE 0x1
                WB_DBG2 VALUE 0x2
                WB_DBG3 VALUE 0x3
                WB_DBG4 VALUE 0x4
                WB_DBG5 VALUE 0x5
                WB_DBG6 VALUE 0x6

RXFE_DBG_CMD ADDRESS 0x60098 C
RXFE_DBG_CMD RESET_VALUE 0x00000000
        STOP_IMM_TRIG_WTR3 BIT[11]
        STOP_IMM_TRIG_WTR2 BIT[10]
        STOP_IMM_TRIG_WTR1 BIT[9]
        STOP_IMM_TRIG_WTR0 BIT[8]
        START_IMM_TRIG_WTR3 BIT[3]
        START_IMM_TRIG_WTR2 BIT[2]
        START_IMM_TRIG_WTR1 BIT[1]
        START_IMM_TRIG_WTR0 BIT[0]

RXFE_PBS_CFG ADDRESS 0x6009C RW
RXFE_PBS_CFG RESET_VALUE 0x00000080
        PBS_WIDE32_WORD_EN BIT[10]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        PBS_WIDE_WORD_EN BIT[9]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        PBS_FULL_MARK BIT[8:4]
        PBS_SAMPX_SEL BIT[3:1]
                VSRC_RATE VALUE 0x0
                VSRC_DIV_2_RATE VALUE 0x1
                VSRC_DIV_4_RATE VALUE 0x2
                VSRC_DIV_8_RATE VALUE 0x3
                VSRC_DIV_16_RATE VALUE 0x4
        PBS_EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.RXFE.RXFE_ADC_ADC0

RXFE_ADC_TEST1_REG_ADC0 ADDRESS 0x62000 RW
RXFE_ADC_TEST1_REG_ADC0 RESET_VALUE 0x00000000
        BBR_INP_SW_CTL BIT[31:24]
        BBR_GPR_CTL BIT[23:16]
        BBR_DDO_CTL BIT[15:8]
        BBR_CONF_CTL BIT[7:0]

RXFE_ADC_TEST2_REG_ADC0 ADDRESS 0x62004 RW
RXFE_ADC_TEST2_REG_ADC0 RESET_VALUE 0x00000000
        BBR_CLK_CTL BIT[31:24]
        BBR_CM_CTL BIT[23:16]
        BBR_I1_CTL BIT[15:8]
        BBR_I2_CTL BIT[7:0]

RXFE_ADC_TEST3_REG_ADC0 ADDRESS 0x62008 RW
RXFE_ADC_TEST3_REG_ADC0 RESET_VALUE 0x00000000
        BBR_I5_CTL BIT[31:24]
        BBR_TMUX_CTL BIT[23:16]
        BBR_CMP_CTL BIT[15:8]
        BBR_MISC_CTL BIT[7:0]

RXFE_ADC_CONFIG1_REG_ADC0 ADDRESS 0x6200C RW
RXFE_ADC_CONFIG1_REG_ADC0 RESET_VALUE 0x00000000
        BBR_AAF_CSEL1_CTL BIT[31:24]
        BBR_AAF_CSEL2_CTL BIT[23:16]
        BBR_I3_CTL BIT[15:8]
        BBR_I4_CTL BIT[7:0]

RXFE_ADC_CONFIG2_REG_ADC0 ADDRESS 0x62010 RW
RXFE_ADC_CONFIG2_REG_ADC0 RESET_VALUE 0x00000000
        BBR_RSB_CTL BIT[15:8]
        BBR_EN_CTL BIT[7:0]

RXFE_ADC_CONTROL_REG_ADC0 ADDRESS 0x62014 RW
RXFE_ADC_CONTROL_REG_ADC0 RESET_VALUE 0x00000000
        INPUT_CLOCK_ENABLE BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        OUTPUT_CLOCK_ENABLE BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SLEEP_N BIT[0]
                SLEEP VALUE 0x0
                NOT_SLEEP VALUE 0x1

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.RXFE.RXFE_ADC_ADC1

RXFE_ADC_TEST1_REG_ADC1 ADDRESS 0x62100 RW
RXFE_ADC_TEST1_REG_ADC1 RESET_VALUE 0x00000000
        BBR_INP_SW_CTL BIT[31:24]
        BBR_GPR_CTL BIT[23:16]
        BBR_DDO_CTL BIT[15:8]
        BBR_CONF_CTL BIT[7:0]

RXFE_ADC_TEST2_REG_ADC1 ADDRESS 0x62104 RW
RXFE_ADC_TEST2_REG_ADC1 RESET_VALUE 0x00000000
        BBR_CLK_CTL BIT[31:24]
        BBR_CM_CTL BIT[23:16]
        BBR_I1_CTL BIT[15:8]
        BBR_I2_CTL BIT[7:0]

RXFE_ADC_TEST3_REG_ADC1 ADDRESS 0x62108 RW
RXFE_ADC_TEST3_REG_ADC1 RESET_VALUE 0x00000000
        BBR_I5_CTL BIT[31:24]
        BBR_TMUX_CTL BIT[23:16]
        BBR_CMP_CTL BIT[15:8]
        BBR_MISC_CTL BIT[7:0]

RXFE_ADC_CONFIG1_REG_ADC1 ADDRESS 0x6210C RW
RXFE_ADC_CONFIG1_REG_ADC1 RESET_VALUE 0x00000000
        BBR_AAF_CSEL1_CTL BIT[31:24]
        BBR_AAF_CSEL2_CTL BIT[23:16]
        BBR_I3_CTL BIT[15:8]
        BBR_I4_CTL BIT[7:0]

RXFE_ADC_CONFIG2_REG_ADC1 ADDRESS 0x62110 RW
RXFE_ADC_CONFIG2_REG_ADC1 RESET_VALUE 0x00000000
        BBR_RSB_CTL BIT[15:8]
        BBR_EN_CTL BIT[7:0]

RXFE_ADC_CONTROL_REG_ADC1 ADDRESS 0x62114 RW
RXFE_ADC_CONTROL_REG_ADC1 RESET_VALUE 0x00000000
        INPUT_CLOCK_ENABLE BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        OUTPUT_CLOCK_ENABLE BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SLEEP_N BIT[0]
                SLEEP VALUE 0x0
                NOT_SLEEP VALUE 0x1

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.RXFE.RXFE_WB_WB0

RXFE_WB_TOP_CTL_WB0 ADDRESS 0x64000 RW
RXFE_WB_TOP_CTL_WB0 RESET_VALUE 0x00000000
        REGULATOR_BYPASS BIT[7]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        CAPT_ON_TRIG BIT[6]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        LOAD_ON_TRIG BIT[5]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        STSP_ON_TRIG BIT[4:3]
                NO_OP VALUE 0x0
                START_ON_TRIG VALUE 0x1
                STOP_ON_TRIG VALUE 0x2
                ILLEGAL VALUE 0x3
        TRIG_SRC_SEL BIT[2]
                SEL_SWI VALUE 0x0
                SEL_STMR VALUE 0x1
        CLEAR BIT[1]
                NOT_CLEAR VALUE 0x0
                CLEAR VALUE 0x1
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_WB_TOP_CMD_WB0 ADDRESS 0x64004 C
RXFE_WB_TOP_CMD_WB0 RESET_VALUE 0x00000000
        WB_STOPGATE_IMM_TRIG BIT[2]
        WB_STOPGATE_ARM BIT[1]
        SWI_STMR_TRIG BIT[0]

RXFE_WB_TOP_STATUS_WB0 ADDRESS 0x64008 R
RXFE_WB_TOP_STATUS_WB0 RESET_VALUE 0x00000000
        WB_GATE_OPEN BIT[2]
                CLOSED VALUE 0x0
                OPEN VALUE 0x1
        WB_STOPGATE_TRIGGERED BIT[1]
        WB_STOPGATE_ARMED BIT[0]

RXFE_WB_STOPGATE_ACTION_SAMPLE_WB0 ADDRESS 0x6400C RW
RXFE_WB_STOPGATE_ACTION_SAMPLE_WB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_TIMINGCTL_STATUS_WB0 ADDRESS 0x64010 R
RXFE_WB_TIMINGCTL_STATUS_WB0 RESET_VALUE 0x00000000
        IQMC_UPDT_ARMED BIT[26]
        IQMC_UPDT_TRIGGERED BIT[25]
        IQMC_UPDATED BIT[24]
        WBDC_UPDT_ARMED BIT[14]
        WBDC_UPDT_TRIGGERED BIT[13]
        WBDC_UPDATED BIT[12]
        WBDC_START_ARMED BIT[11]
        WBDC_START_TRIGGERED BIT[10]
        WBDC_STARTED BIT[9]
        WBDC_STOP_ARMED BIT[8]
        WBDC_STOP_TRIGGERED BIT[7]
        WBDC_STOPPED BIT[6]
        WBPWR_START_ARMED BIT[5]
        WBPWR_START_TRIGGERED BIT[4]
        WBPWR_STARTED BIT[3]
        WBPWR_STOP_ARMED BIT[2]
        WBPWR_STOP_TRIGGERED BIT[1]
        WBPWR_STOPPED BIT[0]

RXFE_WB_MISC_CFG_WB0 ADDRESS 0x64014 RW
RXFE_WB_MISC_CFG_WB0 RESET_VALUE 0x00000000
        VSHIFT_VAL BIT[6:5]
                NO_SHIFT VALUE 0x0
                LEFT_1 VALUE 0x1
                RIGHT_2 VALUE 0x2
                RIGHT_1 VALUE 0x3
        GDA4_EN BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        GDA3_EN BIT[3]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        GDA2_EN BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        GDA1_EN BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EC_ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_WB_WBPWR_CFG_WB0 ADDRESS 0x64018 RW
RXFE_WB_WBPWR_CFG_WB0 RESET_VALUE 0x00000000
        DEC_FACTOR BIT[4:2]
                DEC_BY_1 VALUE 0x0
                DEC_BY_2 VALUE 0x1
                DEC_BY_4 VALUE 0x2
                DEC_BY_8 VALUE 0x3
                DEC_BY_16 VALUE 0x4
        START_ALWAYS_ARMED BIT[1]
                NOT_ALWAYS_ARMED VALUE 0x0
                ALWAYS_ARMED VALUE 0x1
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_WB_WBPWR_CMD_WB0 ADDRESS 0x6401C C
RXFE_WB_WBPWR_CMD_WB0 RESET_VALUE 0x00000000
        ACC_CLR BIT[5]
        MAX_CLR BIT[4]
        START_IMM_TRIG BIT[3]
        START_ARM BIT[2]
        STOP_IMM_TRIG BIT[1]
        STOP_ARM BIT[0]

RXFE_WB_WBPWR_START_ACTION_SAMPLE_WB0 ADDRESS 0x64020 RW
RXFE_WB_WBPWR_START_ACTION_SAMPLE_WB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_START_MASK_WB0 ADDRESS 0x64024 RW
RXFE_WB_WBPWR_START_MASK_WB0 RESET_VALUE 0x00000000
        MASK BIT[31:0]

RXFE_WB_WBPWR_STOP_ACTION_SAMPLE_WB0 ADDRESS 0x64028 RW
RXFE_WB_WBPWR_STOP_ACTION_SAMPLE_WB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_FINAL_ACC_WB0 ADDRESS 0x6402C R
RXFE_WB_WBPWR_FINAL_ACC_WB0 RESET_VALUE 0x00000000
        FINAL_ACC BIT[31:0]

RXFE_WB_WBPWR_CURR_ACC_WB0 ADDRESS 0x64030 R
RXFE_WB_WBPWR_CURR_ACC_WB0 RESET_VALUE 0x00000000
        CURR_ACC BIT[31:0]

RXFE_WB_WBPWR_MAX_ACC_WB0 ADDRESS 0x64034 R
RXFE_WB_WBPWR_MAX_ACC_WB0 RESET_VALUE 0x00000000
        MAX_ACC BIT[31:0]

RXFE_WB_WBDC_CFG_WB0 ADDRESS 0x64038 RW
RXFE_WB_WBDC_CFG_WB0 RESET_VALUE 0x00000000
        LSHIFT_UPDATE_DELAY BIT[25:14]
        LSHIFT_RFIFUPD_MODE_EN BIT[13]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EST2_LEFT_SHIFT BIT[12:9]
        EST1_LEFT_SHIFT BIT[8:5]
        EST1_BYPASS BIT[4]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        OVRD_ENABLE BIT[3]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        ACC_UPDATE_MODE BIT[2]
                USE_SBI_DONE VALUE 0x0
                USE_SAMPLE_CNTR VALUE 0x1
        DC_CAN_BYPASS BIT[1]
                NO_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_WB_WBDC_CMD_WB0 ADDRESS 0x6403C C
RXFE_WB_WBDC_CMD_WB0 RESET_VALUE 0x00000000
        LSHIFT_UPDT_CMD BIT[7]
        ACC_CLR BIT[6]
        ACC_UPDT_IMM_TRIG BIT[5]
        ACC_UPDT_ARM BIT[4]
        START_IMM_TRIG BIT[3]
        START_ARM BIT[2]
        STOP_IMM_TRIG BIT[1]
        STOP_ARM BIT[0]

RXFE_WB_WBDC_START_ACTION_SAMPLE_WB0 ADDRESS 0x64040 RW
RXFE_WB_WBDC_START_ACTION_SAMPLE_WB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_STOP_ACTION_SAMPLE_WB0 ADDRESS 0x64044 RW
RXFE_WB_WBDC_STOP_ACTION_SAMPLE_WB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE_WB0 ADDRESS 0x64048 RW
RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE_WB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_DELAY_WB0 ADDRESS 0x6404C RW
RXFE_WB_WBDC_UPDATE_DELAY_WB0 RESET_VALUE 0x00000000
        DELAY_VALUE BIT[9:0]

RXFE_WB_WBDC_OVRD_I_WB0 ADDRESS 0x64050 RW
RXFE_WB_WBDC_OVRD_I_WB0 RESET_VALUE 0x00000000
        OVRD_I BIT[17:0]

RXFE_WB_WBDC_OVRD_Q_WB0 ADDRESS 0x64054 RW
RXFE_WB_WBDC_OVRD_Q_WB0 RESET_VALUE 0x00000000
        OVRD_Q BIT[17:0]

RXFE_WB_WBDC_EST1_CURR_I_WB0 ADDRESS 0x64058 R
RXFE_WB_WBDC_EST1_CURR_I_WB0 RESET_VALUE 0x00000000
        CURR_I BIT[31:0]

RXFE_WB_WBDC_EST1_CURR_Q_WB0 ADDRESS 0x6405C R
RXFE_WB_WBDC_EST1_CURR_Q_WB0 RESET_VALUE 0x00000000
        CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_I_WB0 ADDRESS 0x64060 R
RXFE_WB_WBDC_EST1_PREV_I_WB0 RESET_VALUE 0x00000000
        PREV_I BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_Q_WB0 ADDRESS 0x64064 R
RXFE_WB_WBDC_EST1_PREV_Q_WB0 RESET_VALUE 0x00000000
        PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_I_WB0 ADDRESS 0x64068 RW
RXFE_WB_WBDC_EST1_LOAD_I_WB0 RESET_VALUE 0x00000000
        LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_Q_WB0 ADDRESS 0x6406C RW
RXFE_WB_WBDC_EST1_LOAD_Q_WB0 RESET_VALUE 0x00000000
        LOAD_Q BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_I_WB0 ADDRESS 0x64070 R
RXFE_WB_WBDC_EST2_CURR_I_WB0 RESET_VALUE 0x00000000
        CURR_I BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_Q_WB0 ADDRESS 0x64074 R
RXFE_WB_WBDC_EST2_CURR_Q_WB0 RESET_VALUE 0x00000000
        CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_I_WB0 ADDRESS 0x64078 R
RXFE_WB_WBDC_EST2_PREV_I_WB0 RESET_VALUE 0x00000000
        PREV_I BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_Q_WB0 ADDRESS 0x6407C R
RXFE_WB_WBDC_EST2_PREV_Q_WB0 RESET_VALUE 0x00000000
        PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_I_WB0 ADDRESS 0x64080 RW
RXFE_WB_WBDC_EST2_LOAD_I_WB0 RESET_VALUE 0x00000000
        LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_Q_WB0 ADDRESS 0x64084 RW
RXFE_WB_WBDC_EST2_LOAD_Q_WB0 RESET_VALUE 0x00000000
        LOAD_Q BIT[31:0]

RXFE_WB_VSRC_CFG_WB0 ADDRESS 0x64088 RW
RXFE_WB_VSRC_CFG_WB0 RESET_VALUE 0x00000000
        SINC3_EN BIT[21]
                SINC2_ENABLED VALUE 0x0
                SINC3_ENABLED VALUE 0x1
        T1BYT2 BIT[20:14]
        TIMING_OFFSET BIT[13:0]

RXFE_WB_VSRC_T2BYT1M1_WB0 ADDRESS 0x6408C RW
RXFE_WB_VSRC_T2BYT1M1_WB0 RESET_VALUE 0x00000000
        T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_CMD_WB0 ADDRESS 0x64090 C
RXFE_WB_VSRC_CMD_WB0 RESET_VALUE 0x00000000
        IMM_SNAPSHOT BIT[4]
        SCTR_LOAD BIT[3]
        APPLY_TIMING_OFFSET BIT[2]
        VSRC_UPDT_IMM_TRIG BIT[1]
        VSRC_UPDT_ARM BIT[0]

RXFE_WB_VSRC_STATUS_WB0 ADDRESS 0x64094 R
RXFE_WB_VSRC_STATUS_WB0 RESET_VALUE 0x00000000
        VSRC_UPDATED BIT[2]
        VSRC_UPDT_TRIGGERED BIT[1]
        VSRC_UPDT_ARMED BIT[0]

RXFE_WB_VSRC_UPDT_ACTION_SAMPLE_WB0 ADDRESS 0x64098 RW
RXFE_WB_VSRC_UPDT_ACTION_SAMPLE_WB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_VSRC_CURR_T1BYT2_WB0 ADDRESS 0x6409C R
RXFE_WB_VSRC_CURR_T1BYT2_WB0 RESET_VALUE 0x00000000
        T1BYT2 BIT[6:0]

RXFE_WB_VSRC_CURR_T2BYT1M1_WB0 ADDRESS 0x640A0 R
RXFE_WB_VSRC_CURR_T2BYT1M1_WB0 RESET_VALUE 0x00000000
        T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_SCTR_LOAD_VALUE_WB0 ADDRESS 0x640A4 RW
RXFE_WB_VSRC_SCTR_LOAD_VALUE_WB0 RESET_VALUE 0x00000000
        SCTR BIT[31:0]

RXFE_WB_VSRC_SCTR_WA_WB0 ADDRESS 0x640A8 RW
RXFE_WB_VSRC_SCTR_WA_WB0 RESET_VALUE 0x00000000
        WA_COUNT BIT[31:0]

RXFE_WB_VSRC_SCTR_SNAPSHOT_WB0 ADDRESS 0x640AC R
RXFE_WB_VSRC_SCTR_SNAPSHOT_WB0 RESET_VALUE 0x00000000
        SCTR_SNAPSHOT BIT[31:0]

RXFE_WB_VSRC_ACC_SNAPSHOT_WB0 ADDRESS 0x640B0 R
RXFE_WB_VSRC_ACC_SNAPSHOT_WB0 RESET_VALUE 0x00000000
        ACC_SNAPSHOT BIT[31:0]

RXFE_WB_DEC_FILT_CFG_WB0 ADDRESS 0x640B4 RW
RXFE_WB_DEC_FILT_CFG_WB0 RESET_VALUE 0x00000000
        DEC3_MODE BIT[5:4]
                MODE_BYPASS VALUE 0x0
                MODE_HB VALUE 0x1
                MODE_FIR1HB VALUE 0x2
                MODE_FIR2_HB VALUE 0x3
        DEC2_MODE BIT[3:2]
                MODE_BYPASS VALUE 0x0
                MODE_FIR2 VALUE 0x1
                MODE_FIR3 VALUE 0x2
                MODE_FIR4 VALUE 0x3
        DEC1_MODE BIT[1:0]
                MODE_BYPASS VALUE 0x0
                MODE_FIR2 VALUE 0x1
                MODE_FIR3 VALUE 0x2
                MODE_RSRV VALUE 0x3

RXFE_WB_IQMC_CFG0_WB0 ADDRESS 0x640B8 RW
RXFE_WB_IQMC_CFG0_WB0 RESET_VALUE 0x00000000
        BYPASS BIT[11]
                NOT_BYPASED VALUE 0x0
                BYPASSED VALUE 0x1
        UPDATE_MODE BIT[10]
                USE_SBI_DONE VALUE 0x0
                USE_SAMPLE_CNTR VALUE 0x1
        DELAY_VALUE BIT[9:0]

RXFE_WB_IQMC_CFG1_WB0 ADDRESS 0x640BC RW
RXFE_WB_IQMC_CFG1_WB0 RESET_VALUE 0x00000000
        B BIT[25:13]
        A BIT[12:0]

RXFE_WB_IQMC_CURR_VALS_WB0 ADDRESS 0x640C0 R
RXFE_WB_IQMC_CURR_VALS_WB0 RESET_VALUE 0x00000000
        B BIT[25:13]
        A BIT[12:0]

RXFE_WB_IQMC_UPDT_CMD_WB0 ADDRESS 0x640C4 C
RXFE_WB_IQMC_UPDT_CMD_WB0 RESET_VALUE 0x00000000
        UPDATE_IMM_TRIG BIT[1]
        UPDATE_ARM BIT[0]

RXFE_WB_IQMC_UPDT_ACTION_SAMPLE_WB0 ADDRESS 0x640C8 RW
RXFE_WB_IQMC_UPDT_ACTION_SAMPLE_WB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_NOTCH_FILTn_CFG0_WB0(n):(0)-(2) ARRAY 0x000640CC+0x8*n
RXFE_WB_NOTCH_FILT0_CFG0_WB0 ADDRESS 0x640CC RW
RXFE_WB_NOTCH_FILT0_CFG0_WB0 RESET_VALUE 0x00000000
        LEFT_SHIFT BIT[21:18]
        PHASE_INCR_REAL BIT[17:0]

RXFE_WB_NOTCH_FILTn_CFG1_WB0(n):(0)-(2) ARRAY 0x000640D0+0x8*n
RXFE_WB_NOTCH_FILT0_CFG1_WB0 ADDRESS 0x640D0 RW
RXFE_WB_NOTCH_FILT0_CFG1_WB0 RESET_VALUE 0x00000000
        PHASE_INCR_IMAG BIT[17:0]

RXFE_WB_NOTCH_FILT012_CFG_WB0 ADDRESS 0x640E4 RW
RXFE_WB_NOTCH_FILT012_CFG_WB0 RESET_VALUE 0x00000000
        FILT2_ENABLE BIT[2]
                F2_DISABLED VALUE 0x0
                F2_ENABLED VALUE 0x1
        FILT01_ENABLE BIT[1:0]
                F0_F1_DISABLED VALUE 0x0
                ONLY_F0_ENABLED VALUE 0x1
                ILLEGAL VALUE 0x2
                F0_F1_ENABLED VALUE 0x3

RXFE_WB_SPARE_REG_WB0 ADDRESS 0x640E8 RW
RXFE_WB_SPARE_REG_WB0 RESET_VALUE 0x00000000
        SPARE_BITS_15_0 BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.RXFE.RXFE_WB_WB1

RXFE_WB_TOP_CTL_WB1 ADDRESS 0x65000 RW
RXFE_WB_TOP_CTL_WB1 RESET_VALUE 0x00000000
        REGULATOR_BYPASS BIT[7]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        CAPT_ON_TRIG BIT[6]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        LOAD_ON_TRIG BIT[5]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        STSP_ON_TRIG BIT[4:3]
                NO_OP VALUE 0x0
                START_ON_TRIG VALUE 0x1
                STOP_ON_TRIG VALUE 0x2
                ILLEGAL VALUE 0x3
        TRIG_SRC_SEL BIT[2]
                SEL_SWI VALUE 0x0
                SEL_STMR VALUE 0x1
        CLEAR BIT[1]
                NOT_CLEAR VALUE 0x0
                CLEAR VALUE 0x1
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_WB_TOP_CMD_WB1 ADDRESS 0x65004 C
RXFE_WB_TOP_CMD_WB1 RESET_VALUE 0x00000000
        WB_STOPGATE_IMM_TRIG BIT[2]
        WB_STOPGATE_ARM BIT[1]
        SWI_STMR_TRIG BIT[0]

RXFE_WB_TOP_STATUS_WB1 ADDRESS 0x65008 R
RXFE_WB_TOP_STATUS_WB1 RESET_VALUE 0x00000000
        WB_GATE_OPEN BIT[2]
                CLOSED VALUE 0x0
                OPEN VALUE 0x1
        WB_STOPGATE_TRIGGERED BIT[1]
        WB_STOPGATE_ARMED BIT[0]

RXFE_WB_STOPGATE_ACTION_SAMPLE_WB1 ADDRESS 0x6500C RW
RXFE_WB_STOPGATE_ACTION_SAMPLE_WB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_TIMINGCTL_STATUS_WB1 ADDRESS 0x65010 R
RXFE_WB_TIMINGCTL_STATUS_WB1 RESET_VALUE 0x00000000
        IQMC_UPDT_ARMED BIT[26]
        IQMC_UPDT_TRIGGERED BIT[25]
        IQMC_UPDATED BIT[24]
        WBDC_UPDT_ARMED BIT[14]
        WBDC_UPDT_TRIGGERED BIT[13]
        WBDC_UPDATED BIT[12]
        WBDC_START_ARMED BIT[11]
        WBDC_START_TRIGGERED BIT[10]
        WBDC_STARTED BIT[9]
        WBDC_STOP_ARMED BIT[8]
        WBDC_STOP_TRIGGERED BIT[7]
        WBDC_STOPPED BIT[6]
        WBPWR_START_ARMED BIT[5]
        WBPWR_START_TRIGGERED BIT[4]
        WBPWR_STARTED BIT[3]
        WBPWR_STOP_ARMED BIT[2]
        WBPWR_STOP_TRIGGERED BIT[1]
        WBPWR_STOPPED BIT[0]

RXFE_WB_MISC_CFG_WB1 ADDRESS 0x65014 RW
RXFE_WB_MISC_CFG_WB1 RESET_VALUE 0x00000000
        VSHIFT_VAL BIT[6:5]
                NO_SHIFT VALUE 0x0
                LEFT_1 VALUE 0x1
                RIGHT_2 VALUE 0x2
                RIGHT_1 VALUE 0x3
        GDA4_EN BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        GDA3_EN BIT[3]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        GDA2_EN BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        GDA1_EN BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EC_ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_WB_WBPWR_CFG_WB1 ADDRESS 0x65018 RW
RXFE_WB_WBPWR_CFG_WB1 RESET_VALUE 0x00000000
        DEC_FACTOR BIT[4:2]
                DEC_BY_1 VALUE 0x0
                DEC_BY_2 VALUE 0x1
                DEC_BY_4 VALUE 0x2
                DEC_BY_8 VALUE 0x3
                DEC_BY_16 VALUE 0x4
        START_ALWAYS_ARMED BIT[1]
                NOT_ALWAYS_ARMED VALUE 0x0
                ALWAYS_ARMED VALUE 0x1
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_WB_WBPWR_CMD_WB1 ADDRESS 0x6501C C
RXFE_WB_WBPWR_CMD_WB1 RESET_VALUE 0x00000000
        ACC_CLR BIT[5]
        MAX_CLR BIT[4]
        START_IMM_TRIG BIT[3]
        START_ARM BIT[2]
        STOP_IMM_TRIG BIT[1]
        STOP_ARM BIT[0]

RXFE_WB_WBPWR_START_ACTION_SAMPLE_WB1 ADDRESS 0x65020 RW
RXFE_WB_WBPWR_START_ACTION_SAMPLE_WB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_START_MASK_WB1 ADDRESS 0x65024 RW
RXFE_WB_WBPWR_START_MASK_WB1 RESET_VALUE 0x00000000
        MASK BIT[31:0]

RXFE_WB_WBPWR_STOP_ACTION_SAMPLE_WB1 ADDRESS 0x65028 RW
RXFE_WB_WBPWR_STOP_ACTION_SAMPLE_WB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_FINAL_ACC_WB1 ADDRESS 0x6502C R
RXFE_WB_WBPWR_FINAL_ACC_WB1 RESET_VALUE 0x00000000
        FINAL_ACC BIT[31:0]

RXFE_WB_WBPWR_CURR_ACC_WB1 ADDRESS 0x65030 R
RXFE_WB_WBPWR_CURR_ACC_WB1 RESET_VALUE 0x00000000
        CURR_ACC BIT[31:0]

RXFE_WB_WBPWR_MAX_ACC_WB1 ADDRESS 0x65034 R
RXFE_WB_WBPWR_MAX_ACC_WB1 RESET_VALUE 0x00000000
        MAX_ACC BIT[31:0]

RXFE_WB_WBDC_CFG_WB1 ADDRESS 0x65038 RW
RXFE_WB_WBDC_CFG_WB1 RESET_VALUE 0x00000000
        LSHIFT_UPDATE_DELAY BIT[25:14]
        LSHIFT_RFIFUPD_MODE_EN BIT[13]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EST2_LEFT_SHIFT BIT[12:9]
        EST1_LEFT_SHIFT BIT[8:5]
        EST1_BYPASS BIT[4]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        OVRD_ENABLE BIT[3]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        ACC_UPDATE_MODE BIT[2]
                USE_SBI_DONE VALUE 0x0
                USE_SAMPLE_CNTR VALUE 0x1
        DC_CAN_BYPASS BIT[1]
                NO_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_WB_WBDC_CMD_WB1 ADDRESS 0x6503C C
RXFE_WB_WBDC_CMD_WB1 RESET_VALUE 0x00000000
        LSHIFT_UPDT_CMD BIT[7]
        ACC_CLR BIT[6]
        ACC_UPDT_IMM_TRIG BIT[5]
        ACC_UPDT_ARM BIT[4]
        START_IMM_TRIG BIT[3]
        START_ARM BIT[2]
        STOP_IMM_TRIG BIT[1]
        STOP_ARM BIT[0]

RXFE_WB_WBDC_START_ACTION_SAMPLE_WB1 ADDRESS 0x65040 RW
RXFE_WB_WBDC_START_ACTION_SAMPLE_WB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_STOP_ACTION_SAMPLE_WB1 ADDRESS 0x65044 RW
RXFE_WB_WBDC_STOP_ACTION_SAMPLE_WB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE_WB1 ADDRESS 0x65048 RW
RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE_WB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_DELAY_WB1 ADDRESS 0x6504C RW
RXFE_WB_WBDC_UPDATE_DELAY_WB1 RESET_VALUE 0x00000000
        DELAY_VALUE BIT[9:0]

RXFE_WB_WBDC_OVRD_I_WB1 ADDRESS 0x65050 RW
RXFE_WB_WBDC_OVRD_I_WB1 RESET_VALUE 0x00000000
        OVRD_I BIT[17:0]

RXFE_WB_WBDC_OVRD_Q_WB1 ADDRESS 0x65054 RW
RXFE_WB_WBDC_OVRD_Q_WB1 RESET_VALUE 0x00000000
        OVRD_Q BIT[17:0]

RXFE_WB_WBDC_EST1_CURR_I_WB1 ADDRESS 0x65058 R
RXFE_WB_WBDC_EST1_CURR_I_WB1 RESET_VALUE 0x00000000
        CURR_I BIT[31:0]

RXFE_WB_WBDC_EST1_CURR_Q_WB1 ADDRESS 0x6505C R
RXFE_WB_WBDC_EST1_CURR_Q_WB1 RESET_VALUE 0x00000000
        CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_I_WB1 ADDRESS 0x65060 R
RXFE_WB_WBDC_EST1_PREV_I_WB1 RESET_VALUE 0x00000000
        PREV_I BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_Q_WB1 ADDRESS 0x65064 R
RXFE_WB_WBDC_EST1_PREV_Q_WB1 RESET_VALUE 0x00000000
        PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_I_WB1 ADDRESS 0x65068 RW
RXFE_WB_WBDC_EST1_LOAD_I_WB1 RESET_VALUE 0x00000000
        LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_Q_WB1 ADDRESS 0x6506C RW
RXFE_WB_WBDC_EST1_LOAD_Q_WB1 RESET_VALUE 0x00000000
        LOAD_Q BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_I_WB1 ADDRESS 0x65070 R
RXFE_WB_WBDC_EST2_CURR_I_WB1 RESET_VALUE 0x00000000
        CURR_I BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_Q_WB1 ADDRESS 0x65074 R
RXFE_WB_WBDC_EST2_CURR_Q_WB1 RESET_VALUE 0x00000000
        CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_I_WB1 ADDRESS 0x65078 R
RXFE_WB_WBDC_EST2_PREV_I_WB1 RESET_VALUE 0x00000000
        PREV_I BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_Q_WB1 ADDRESS 0x6507C R
RXFE_WB_WBDC_EST2_PREV_Q_WB1 RESET_VALUE 0x00000000
        PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_I_WB1 ADDRESS 0x65080 RW
RXFE_WB_WBDC_EST2_LOAD_I_WB1 RESET_VALUE 0x00000000
        LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_Q_WB1 ADDRESS 0x65084 RW
RXFE_WB_WBDC_EST2_LOAD_Q_WB1 RESET_VALUE 0x00000000
        LOAD_Q BIT[31:0]

RXFE_WB_VSRC_CFG_WB1 ADDRESS 0x65088 RW
RXFE_WB_VSRC_CFG_WB1 RESET_VALUE 0x00000000
        SINC3_EN BIT[21]
                SINC2_ENABLED VALUE 0x0
                SINC3_ENABLED VALUE 0x1
        T1BYT2 BIT[20:14]
        TIMING_OFFSET BIT[13:0]

RXFE_WB_VSRC_T2BYT1M1_WB1 ADDRESS 0x6508C RW
RXFE_WB_VSRC_T2BYT1M1_WB1 RESET_VALUE 0x00000000
        T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_CMD_WB1 ADDRESS 0x65090 C
RXFE_WB_VSRC_CMD_WB1 RESET_VALUE 0x00000000
        IMM_SNAPSHOT BIT[4]
        SCTR_LOAD BIT[3]
        APPLY_TIMING_OFFSET BIT[2]
        VSRC_UPDT_IMM_TRIG BIT[1]
        VSRC_UPDT_ARM BIT[0]

RXFE_WB_VSRC_STATUS_WB1 ADDRESS 0x65094 R
RXFE_WB_VSRC_STATUS_WB1 RESET_VALUE 0x00000000
        VSRC_UPDATED BIT[2]
        VSRC_UPDT_TRIGGERED BIT[1]
        VSRC_UPDT_ARMED BIT[0]

RXFE_WB_VSRC_UPDT_ACTION_SAMPLE_WB1 ADDRESS 0x65098 RW
RXFE_WB_VSRC_UPDT_ACTION_SAMPLE_WB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_VSRC_CURR_T1BYT2_WB1 ADDRESS 0x6509C R
RXFE_WB_VSRC_CURR_T1BYT2_WB1 RESET_VALUE 0x00000000
        T1BYT2 BIT[6:0]

RXFE_WB_VSRC_CURR_T2BYT1M1_WB1 ADDRESS 0x650A0 R
RXFE_WB_VSRC_CURR_T2BYT1M1_WB1 RESET_VALUE 0x00000000
        T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_SCTR_LOAD_VALUE_WB1 ADDRESS 0x650A4 RW
RXFE_WB_VSRC_SCTR_LOAD_VALUE_WB1 RESET_VALUE 0x00000000
        SCTR BIT[31:0]

RXFE_WB_VSRC_SCTR_WA_WB1 ADDRESS 0x650A8 RW
RXFE_WB_VSRC_SCTR_WA_WB1 RESET_VALUE 0x00000000
        WA_COUNT BIT[31:0]

RXFE_WB_VSRC_SCTR_SNAPSHOT_WB1 ADDRESS 0x650AC R
RXFE_WB_VSRC_SCTR_SNAPSHOT_WB1 RESET_VALUE 0x00000000
        SCTR_SNAPSHOT BIT[31:0]

RXFE_WB_VSRC_ACC_SNAPSHOT_WB1 ADDRESS 0x650B0 R
RXFE_WB_VSRC_ACC_SNAPSHOT_WB1 RESET_VALUE 0x00000000
        ACC_SNAPSHOT BIT[31:0]

RXFE_WB_DEC_FILT_CFG_WB1 ADDRESS 0x650B4 RW
RXFE_WB_DEC_FILT_CFG_WB1 RESET_VALUE 0x00000000
        DEC3_MODE BIT[5:4]
                MODE_BYPASS VALUE 0x0
                MODE_HB VALUE 0x1
                MODE_FIR1HB VALUE 0x2
                MODE_FIR2_HB VALUE 0x3
        DEC2_MODE BIT[3:2]
                MODE_BYPASS VALUE 0x0
                MODE_FIR2 VALUE 0x1
                MODE_FIR3 VALUE 0x2
                MODE_FIR4 VALUE 0x3
        DEC1_MODE BIT[1:0]
                MODE_BYPASS VALUE 0x0
                MODE_FIR2 VALUE 0x1
                MODE_FIR3 VALUE 0x2
                MODE_RSRV VALUE 0x3

RXFE_WB_IQMC_CFG0_WB1 ADDRESS 0x650B8 RW
RXFE_WB_IQMC_CFG0_WB1 RESET_VALUE 0x00000000
        BYPASS BIT[11]
                NOT_BYPASED VALUE 0x0
                BYPASSED VALUE 0x1
        UPDATE_MODE BIT[10]
                USE_SBI_DONE VALUE 0x0
                USE_SAMPLE_CNTR VALUE 0x1
        DELAY_VALUE BIT[9:0]

RXFE_WB_IQMC_CFG1_WB1 ADDRESS 0x650BC RW
RXFE_WB_IQMC_CFG1_WB1 RESET_VALUE 0x00000000
        B BIT[25:13]
        A BIT[12:0]

RXFE_WB_IQMC_CURR_VALS_WB1 ADDRESS 0x650C0 R
RXFE_WB_IQMC_CURR_VALS_WB1 RESET_VALUE 0x00000000
        B BIT[25:13]
        A BIT[12:0]

RXFE_WB_IQMC_UPDT_CMD_WB1 ADDRESS 0x650C4 C
RXFE_WB_IQMC_UPDT_CMD_WB1 RESET_VALUE 0x00000000
        UPDATE_IMM_TRIG BIT[1]
        UPDATE_ARM BIT[0]

RXFE_WB_IQMC_UPDT_ACTION_SAMPLE_WB1 ADDRESS 0x650C8 RW
RXFE_WB_IQMC_UPDT_ACTION_SAMPLE_WB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_WB_NOTCH_FILTn_CFG0_WB1(n):(0)-(2) ARRAY 0x000650CC+0x8*n
RXFE_WB_NOTCH_FILT0_CFG0_WB1 ADDRESS 0x650CC RW
RXFE_WB_NOTCH_FILT0_CFG0_WB1 RESET_VALUE 0x00000000
        LEFT_SHIFT BIT[21:18]
        PHASE_INCR_REAL BIT[17:0]

RXFE_WB_NOTCH_FILTn_CFG1_WB1(n):(0)-(2) ARRAY 0x000650D0+0x8*n
RXFE_WB_NOTCH_FILT0_CFG1_WB1 ADDRESS 0x650D0 RW
RXFE_WB_NOTCH_FILT0_CFG1_WB1 RESET_VALUE 0x00000000
        PHASE_INCR_IMAG BIT[17:0]

RXFE_WB_NOTCH_FILT012_CFG_WB1 ADDRESS 0x650E4 RW
RXFE_WB_NOTCH_FILT012_CFG_WB1 RESET_VALUE 0x00000000
        FILT2_ENABLE BIT[2]
                F2_DISABLED VALUE 0x0
                F2_ENABLED VALUE 0x1
        FILT01_ENABLE BIT[1:0]
                F0_F1_DISABLED VALUE 0x0
                ONLY_F0_ENABLED VALUE 0x1
                ILLEGAL VALUE 0x2
                F0_F1_ENABLED VALUE 0x3

RXFE_WB_SPARE_REG_WB1 ADDRESS 0x650E8 RW
RXFE_WB_SPARE_REG_WB1 RESET_VALUE 0x00000000
        SPARE_BITS_15_0 BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.RXFE.RXFE_NB_NB0

RXFE_NB_TOP_CTL_NB0 ADDRESS 0x70000 RW
RXFE_NB_TOP_CTL_NB0 RESET_VALUE 0x00000000
        STSP_ON_TRIG BIT[3:2]
                NO_OP VALUE 0x0
                START_ON_TRIG VALUE 0x1
                STOP_ON_TRIG VALUE 0x2
                ILLEGAL VALUE 0x3
        CLEAR BIT[1]
                NOT_CLEAR VALUE 0x0
                CLEAR VALUE 0x1
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_GATE_CMD_NB0 ADDRESS 0x70004 C
RXFE_NB_GATE_CMD_NB0 RESET_VALUE 0x00000000
        IMM_TRIG BIT[1]
        ARM BIT[0]

RXFE_NB_GATE_STATUS_NB0 ADDRESS 0x70008 R
RXFE_NB_GATE_STATUS_NB0 RESET_VALUE 0x00000000
        OPEN BIT[2]
                CLOSED VALUE 0x0
                OPEN VALUE 0x1
        TRIGGERED BIT[1]
        ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE_NB0 ADDRESS 0x7000C RW
RXFE_NB_GATE_ACTION_SAMPLE_NB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS_NB0 ADDRESS 0x70010 R
RXFE_NB_TIMINGCTL_STATUS_NB0 RESET_VALUE 0x00000000
        DVGA_GAIN_ARMED BIT[14]
        DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
        DVGA_GAIN_UPDATED BIT[12]
        CSR_FREQ_UPDATE_ARMED BIT[11]
        CSR_FREQ_UPDATE_TRIGGERED BIT[10]
        CSR_FREQ_UPDATED BIT[9]
        CSR_PHASE_UPDATE_ARMED BIT[8]
        CSR_PHASE_UPDATE_TRIGGERED BIT[7]
        CSR_PHASE_UPDATED BIT[6]
        NBPWR_START_ARMED BIT[5]
        NBPWR_START_TRIGGERED BIT[4]
        NBPWR_STARTED BIT[3]
        NBPWR_STOP_ARMED BIT[2]
        NBPWR_STOP_TRIGGERED BIT[1]
        NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG_NB0 ADDRESS 0x70014 RW
RXFE_NB_CSR_CFG_NB0 RESET_VALUE 0x00000000
        RESRVED_15_13 BIT[15:13]
        LOCATION BIT[12]
                FRONT_OF_NB VALUE 0x0
                AFTER_NBDC VALUE 0x1
        BYPASS BIT[11]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        UPDATE_MODE BIT[10]
                USE_SBI_DONE VALUE 0x0
                USE_SAMPLE_CNTR VALUE 0x1
        DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD_NB0 ADDRESS 0x70018 C
RXFE_NB_CSR_CMD_NB0 RESET_VALUE 0x00000000
        PHASE_ACCUM_CLR BIT[4]
        FREQUPD_IMM_TRIG BIT[3]
        FREQUPD_ARM BIT[2]
        PHASEUPD_IMM_TRIG BIT[1]
        PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE_NB0 ADDRESS 0x7001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE_NB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE_NB0 ADDRESS 0x70020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE_NB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET_NB0 ADDRESS 0x70024 RW
RXFE_NB_CSR_PHASE_OFFSET_NB0 RESET_VALUE 0x00000000
        CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET_NB0 ADDRESS 0x70028 RW
RXFE_NB_CSR_FREQ_OFFSET_NB0 RESET_VALUE 0x00000000
        CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET_NB0 ADDRESS 0x7002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET_NB0 RESET_VALUE 0x00000000
        CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET_NB0 ADDRESS 0x70030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET_NB0 RESET_VALUE 0x00000000
        CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG_NB0 ADDRESS 0x70034 RW
RXFE_NB_FILTERS_CFG_NB0 RESET_VALUE 0x00000000
        NBDC_COMP_EN BIT[18]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        ICI_TRUNC_BITS BIT[17:15]
        ICI_LENGTH BIT[14:11]
        ICI_BYPASS BIT[10]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        EQ_MODE BIT[9:8]
                MODE_BYPASS VALUE 0x0
                MODE_EQ1 VALUE 0x1
                MODE_EQ1EQ2 VALUE 0x2
                RESERVED VALUE 0x3
        DEC7_DS2_DIS BIT[7]
                DS2_EN VALUE 0x0
                DS2_BYPASS VALUE 0x1
        DEC7_MODE BIT[6:5]
                MODE_BYPASS VALUE 0x0
                MODE_NQHB VALUE 0x1
                MODE_FIR1HB VALUE 0x2
                MODE_FIR1NQHB VALUE 0x3
        DEC6_MODE BIT[4:3]
                MODE_BYPASS VALUE 0x0
                MODE_HB VALUE 0x1
                MODE_FIR2HB VALUE 0x2
                MODE_FIR2HB2 VALUE 0x3
        DEC5_MODE BIT[2]
                MODE_BYPASS VALUE 0x0
                MODE_FIR4 VALUE 0x1
        DEC4_MODE BIT[1:0]
                MODE_BYPASS VALUE 0x0
                MODE_FIR3 VALUE 0x1
                MODE_FIR5 VALUE 0x2
                MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc_NB0(c):(0)-(10) ARRAY 0x0007003C+0x4*c
RXFE_NB_ICI_COEF0_NB0 ADDRESS 0x7003C RW
RXFE_NB_ICI_COEF0_NB0 RESET_VALUE 0x00000000
        Q BIT[19:10]
        I BIT[9:0]

RXFE_NB_GDA_NB0 ADDRESS 0x70068 RW
RXFE_NB_GDA_NB0 RESET_VALUE 0x00000000
        EN3 BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EN2 BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EN1 BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I_NB0 ADDRESS 0x7006C RW
RXFE_NB_NBDC_COMPVAL_I_NB0 RESET_VALUE 0x00000000
        COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q_NB0 ADDRESS 0x70070 RW
RXFE_NB_NBDC_COMPVAL_Q_NB0 RESET_VALUE 0x00000000
        COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG_NB0 ADDRESS 0x70074 RW
RXFE_NB_NBPWR_CFG_NB0 RESET_VALUE 0x00000000
        ROUND_MODE BIT[5:3]
                RND_14_LSB VALUE 0x0
                RND_12_LSB VALUE 0x1
                RND_10_LSB VALUE 0x2
                RND_8_LSB VALUE 0x3
                RND_6_LSB VALUE 0x4
        FEEDFORWARD_MODE BIT[2]
                FEEDBACK_MODE VALUE 0x0
                FEEDFORWARD_MODE VALUE 0x1
        START_ALWAYS_ARMED BIT[1]
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD_NB0 ADDRESS 0x70078 C
RXFE_NB_NBPWR_CMD_NB0 RESET_VALUE 0x00000000
        ACC_CLR BIT[5]
        MAX_CLR BIT[4]
        START_IMM_TRIG BIT[3]
        START_ARM BIT[2]
        STOP_IMM_TRIG BIT[1]
        STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE_NB0 ADDRESS 0x7007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE_NB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK_NB0 ADDRESS 0x70080 RW
RXFE_NB_NBPWR_START_MASK_NB0 RESET_VALUE 0x00000000
        MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE_NB0 ADDRESS 0x70084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE_NB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC_NB0 ADDRESS 0x70088 R
RXFE_NB_NBPWR_FINAL_ACC_NB0 RESET_VALUE 0x00000000
        FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC_NB0 ADDRESS 0x7008C R
RXFE_NB_NBPWR_CURR_ACC_NB0 RESET_VALUE 0x00000000
        CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC_NB0 ADDRESS 0x70090 R
RXFE_NB_NBPWR_MAX_ACC_NB0 RESET_VALUE 0x00000000
        MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG_NB0 ADDRESS 0x70094 RW
RXFE_NB_DVGA_CFG_NB0 RESET_VALUE 0x00000000
        UPDATE_DELAY BIT[13:4]
        ALWAYS_ARMED BIT[3]
        UPDATE_MODE BIT[2]
                USE_SBI_DONE VALUE 0x0
                USE_SAMPLE_CNTR VALUE 0x1
        OVERRIDE BIT[1]
                NO_OVERRIDE VALUE 0x0
                OVERRIDE VALUE 0x1
        BYPASS BIT[0]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN_NB0 ADDRESS 0x70098 RW
RXFE_NB_DVGA_RXFE_GAIN_NB0 RESET_VALUE 0x00000000
        RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN_NB0 ADDRESS 0x7009C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN_NB0 RESET_VALUE 0x00000000
        OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD_NB0 ADDRESS 0x700A0 C
RXFE_NB_DVGA_CMD_NB0 RESET_VALUE 0x00000000
        UPDT_ARM BIT[2]
        UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE_NB0 ADDRESS 0x700A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE_NB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK_NB0 ADDRESS 0x700A8 RW
RXFE_NB_DVGA_UPDT_MASK_NB0 RESET_VALUE 0x00000000
        MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG_NB0 ADDRESS 0x700AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG_NB0 RESET_VALUE 0x00000000
        ROUND_MODE BIT[10]
                RND_10_LSB VALUE 0x0
                RND_2_LSB VALUE 0x1
        ROUND_SAT_ENABLE BIT[9:8]
                DISABLED VALUE 0x0
                ENABLE_ROUND VALUE 0x1
                ENABLE_SAT VALUE 0x2
        TRUNC_BITS BIT[7:4]
        PCFL_FORMAT_SEL BIT[3:1]
                PCFL_10_4 VALUE 0x0
                PCFL_12_4 VALUE 0x1
                PCFL_16_4 VALUE 0x2
                PCFL_20_4 VALUE 0x3
                PCFL_24_4 VALUE 0x4
        PCFL_BYPASS_N BIT[0]
                BYPASSED VALUE 0x0
                NOT_BYPASSED VALUE 0x1

RXFE_NB_FINAL_SWAP_NB0 ADDRESS 0x700DC RW
RXFE_NB_FINAL_SWAP_NB0 RESET_VALUE 0x00000000
        SWAP_IQ BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_WTR_CFG_NB0 ADDRESS 0x700B0 RW
RXFE_NB_WTR_CFG_NB0 RESET_VALUE 0x00000000
        THRES_OR_LAST_ADDR BIT[17:2]
        USE_THRES_ADDR BIT[1]
                DONT_USE VALUE 0x0
                USE VALUE 0x1
        MODE BIT[0]
                FUNC_MODE VALUE 0x0
                DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG_NB0 ADDRESS 0x700B4 RW
RXFE_NB_WTR_FUNC_CFG_NB0 RESET_VALUE 0x00000000
        DS_BY_2 BIT[24]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        OFFSET BIT[22:7]
        BUFF_SIZE_P5 BIT[6:5]
        BUFF_SIZE_P3 BIT[4]
        BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0_NB0 ADDRESS 0x700B8 RW
RXFE_NB_WTR_DBG_CFG0_NB0 RESET_VALUE 0x00000000
        USE_FUNC_DATA BIT[6]
        STOP_MODE BIT[5]
                START_STOP VALUE 0x0
                START_END_ADDR VALUE 0x1
        MCTR_SEL BIT[4:3]
                SEL_WB0 VALUE 0x0
                SEL_WB1 VALUE 0x1
        HL_SEL BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1_NB0 ADDRESS 0x700BC RW
RXFE_NB_WTR_DBG_CFG1_NB0 RESET_VALUE 0x00000000
        WA_ADDR BIT[31:16]
        INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD_NB0 ADDRESS 0x700C0 C
RXFE_NB_WTR_CMD_NB0 RESET_VALUE 0x00000000
        CLEAR_LA_DONE BIT[3]
        RESEVED_BIT_3 BIT[2]
        STOP_ARM BIT[1]
        START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE_NB0 ADDRESS 0x700C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE_NB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE_NB0 ADDRESS 0x700C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE_NB0 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS_NB0 ADDRESS 0x700D0 R
RXFE_NB_WTR_STATUS_NB0 RESET_VALUE 0x00000000
        LA_DONE BIT[6]
        STOPPED BIT[5]
        STOP_TRIGGERED BIT[4]
        STOP_ARMED BIT[3]
        STARTED BIT[2]
        START_TRIGGERED BIT[1]
        START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT_NB0 ADDRESS 0x700D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT_NB0 RESET_VALUE 0x00000000
        SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG_NB0 ADDRESS 0x700D8 RW
RXFE_NB_SPARE_REG_NB0 RESET_VALUE 0x00000000
        SPARE_BITS_31_0 BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.RXFE.RXFE_NB_NB1

RXFE_NB_TOP_CTL_NB1 ADDRESS 0x71000 RW
RXFE_NB_TOP_CTL_NB1 RESET_VALUE 0x00000000
        STSP_ON_TRIG BIT[3:2]
                NO_OP VALUE 0x0
                START_ON_TRIG VALUE 0x1
                STOP_ON_TRIG VALUE 0x2
                ILLEGAL VALUE 0x3
        CLEAR BIT[1]
                NOT_CLEAR VALUE 0x0
                CLEAR VALUE 0x1
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_GATE_CMD_NB1 ADDRESS 0x71004 C
RXFE_NB_GATE_CMD_NB1 RESET_VALUE 0x00000000
        IMM_TRIG BIT[1]
        ARM BIT[0]

RXFE_NB_GATE_STATUS_NB1 ADDRESS 0x71008 R
RXFE_NB_GATE_STATUS_NB1 RESET_VALUE 0x00000000
        OPEN BIT[2]
                CLOSED VALUE 0x0
                OPEN VALUE 0x1
        TRIGGERED BIT[1]
        ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE_NB1 ADDRESS 0x7100C RW
RXFE_NB_GATE_ACTION_SAMPLE_NB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS_NB1 ADDRESS 0x71010 R
RXFE_NB_TIMINGCTL_STATUS_NB1 RESET_VALUE 0x00000000
        DVGA_GAIN_ARMED BIT[14]
        DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
        DVGA_GAIN_UPDATED BIT[12]
        CSR_FREQ_UPDATE_ARMED BIT[11]
        CSR_FREQ_UPDATE_TRIGGERED BIT[10]
        CSR_FREQ_UPDATED BIT[9]
        CSR_PHASE_UPDATE_ARMED BIT[8]
        CSR_PHASE_UPDATE_TRIGGERED BIT[7]
        CSR_PHASE_UPDATED BIT[6]
        NBPWR_START_ARMED BIT[5]
        NBPWR_START_TRIGGERED BIT[4]
        NBPWR_STARTED BIT[3]
        NBPWR_STOP_ARMED BIT[2]
        NBPWR_STOP_TRIGGERED BIT[1]
        NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG_NB1 ADDRESS 0x71014 RW
RXFE_NB_CSR_CFG_NB1 RESET_VALUE 0x00000000
        RESRVED_15_13 BIT[15:13]
        LOCATION BIT[12]
                FRONT_OF_NB VALUE 0x0
                AFTER_NBDC VALUE 0x1
        BYPASS BIT[11]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        UPDATE_MODE BIT[10]
                USE_SBI_DONE VALUE 0x0
                USE_SAMPLE_CNTR VALUE 0x1
        DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD_NB1 ADDRESS 0x71018 C
RXFE_NB_CSR_CMD_NB1 RESET_VALUE 0x00000000
        PHASE_ACCUM_CLR BIT[4]
        FREQUPD_IMM_TRIG BIT[3]
        FREQUPD_ARM BIT[2]
        PHASEUPD_IMM_TRIG BIT[1]
        PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE_NB1 ADDRESS 0x7101C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE_NB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE_NB1 ADDRESS 0x71020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE_NB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET_NB1 ADDRESS 0x71024 RW
RXFE_NB_CSR_PHASE_OFFSET_NB1 RESET_VALUE 0x00000000
        CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET_NB1 ADDRESS 0x71028 RW
RXFE_NB_CSR_FREQ_OFFSET_NB1 RESET_VALUE 0x00000000
        CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET_NB1 ADDRESS 0x7102C R
RXFE_NB_CSR_CURR_PHASE_OFFSET_NB1 RESET_VALUE 0x00000000
        CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET_NB1 ADDRESS 0x71030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET_NB1 RESET_VALUE 0x00000000
        CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG_NB1 ADDRESS 0x71034 RW
RXFE_NB_FILTERS_CFG_NB1 RESET_VALUE 0x00000000
        NBDC_COMP_EN BIT[18]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        ICI_TRUNC_BITS BIT[17:15]
        ICI_LENGTH BIT[14:11]
        ICI_BYPASS BIT[10]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        EQ_MODE BIT[9:8]
                MODE_BYPASS VALUE 0x0
                MODE_EQ1 VALUE 0x1
                MODE_EQ1EQ2 VALUE 0x2
                RESERVED VALUE 0x3
        DEC7_DS2_DIS BIT[7]
                DS2_EN VALUE 0x0
                DS2_BYPASS VALUE 0x1
        DEC7_MODE BIT[6:5]
                MODE_BYPASS VALUE 0x0
                MODE_NQHB VALUE 0x1
                MODE_FIR1HB VALUE 0x2
                MODE_FIR1NQHB VALUE 0x3
        DEC6_MODE BIT[4:3]
                MODE_BYPASS VALUE 0x0
                MODE_HB VALUE 0x1
                MODE_FIR2HB VALUE 0x2
                MODE_FIR2HB2 VALUE 0x3
        DEC5_MODE BIT[2]
                MODE_BYPASS VALUE 0x0
                MODE_FIR4 VALUE 0x1
        DEC4_MODE BIT[1:0]
                MODE_BYPASS VALUE 0x0
                MODE_FIR3 VALUE 0x1
                MODE_FIR5 VALUE 0x2
                MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc_NB1(c):(0)-(10) ARRAY 0x0007103C+0x4*c
RXFE_NB_ICI_COEF0_NB1 ADDRESS 0x7103C RW
RXFE_NB_ICI_COEF0_NB1 RESET_VALUE 0x00000000
        Q BIT[19:10]
        I BIT[9:0]

RXFE_NB_GDA_NB1 ADDRESS 0x71068 RW
RXFE_NB_GDA_NB1 RESET_VALUE 0x00000000
        EN3 BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EN2 BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EN1 BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I_NB1 ADDRESS 0x7106C RW
RXFE_NB_NBDC_COMPVAL_I_NB1 RESET_VALUE 0x00000000
        COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q_NB1 ADDRESS 0x71070 RW
RXFE_NB_NBDC_COMPVAL_Q_NB1 RESET_VALUE 0x00000000
        COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG_NB1 ADDRESS 0x71074 RW
RXFE_NB_NBPWR_CFG_NB1 RESET_VALUE 0x00000000
        ROUND_MODE BIT[5:3]
                RND_14_LSB VALUE 0x0
                RND_12_LSB VALUE 0x1
                RND_10_LSB VALUE 0x2
                RND_8_LSB VALUE 0x3
                RND_6_LSB VALUE 0x4
        FEEDFORWARD_MODE BIT[2]
                FEEDBACK_MODE VALUE 0x0
                FEEDFORWARD_MODE VALUE 0x1
        START_ALWAYS_ARMED BIT[1]
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD_NB1 ADDRESS 0x71078 C
RXFE_NB_NBPWR_CMD_NB1 RESET_VALUE 0x00000000
        ACC_CLR BIT[5]
        MAX_CLR BIT[4]
        START_IMM_TRIG BIT[3]
        START_ARM BIT[2]
        STOP_IMM_TRIG BIT[1]
        STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE_NB1 ADDRESS 0x7107C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE_NB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK_NB1 ADDRESS 0x71080 RW
RXFE_NB_NBPWR_START_MASK_NB1 RESET_VALUE 0x00000000
        MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE_NB1 ADDRESS 0x71084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE_NB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC_NB1 ADDRESS 0x71088 R
RXFE_NB_NBPWR_FINAL_ACC_NB1 RESET_VALUE 0x00000000
        FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC_NB1 ADDRESS 0x7108C R
RXFE_NB_NBPWR_CURR_ACC_NB1 RESET_VALUE 0x00000000
        CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC_NB1 ADDRESS 0x71090 R
RXFE_NB_NBPWR_MAX_ACC_NB1 RESET_VALUE 0x00000000
        MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG_NB1 ADDRESS 0x71094 RW
RXFE_NB_DVGA_CFG_NB1 RESET_VALUE 0x00000000
        UPDATE_DELAY BIT[13:4]
        ALWAYS_ARMED BIT[3]
        UPDATE_MODE BIT[2]
                USE_SBI_DONE VALUE 0x0
                USE_SAMPLE_CNTR VALUE 0x1
        OVERRIDE BIT[1]
                NO_OVERRIDE VALUE 0x0
                OVERRIDE VALUE 0x1
        BYPASS BIT[0]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN_NB1 ADDRESS 0x71098 RW
RXFE_NB_DVGA_RXFE_GAIN_NB1 RESET_VALUE 0x00000000
        RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN_NB1 ADDRESS 0x7109C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN_NB1 RESET_VALUE 0x00000000
        OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD_NB1 ADDRESS 0x710A0 C
RXFE_NB_DVGA_CMD_NB1 RESET_VALUE 0x00000000
        UPDT_ARM BIT[2]
        UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE_NB1 ADDRESS 0x710A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE_NB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK_NB1 ADDRESS 0x710A8 RW
RXFE_NB_DVGA_UPDT_MASK_NB1 RESET_VALUE 0x00000000
        MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG_NB1 ADDRESS 0x710AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG_NB1 RESET_VALUE 0x00000000
        ROUND_MODE BIT[10]
                RND_10_LSB VALUE 0x0
                RND_2_LSB VALUE 0x1
        ROUND_SAT_ENABLE BIT[9:8]
                DISABLED VALUE 0x0
                ENABLE_ROUND VALUE 0x1
                ENABLE_SAT VALUE 0x2
        TRUNC_BITS BIT[7:4]
        PCFL_FORMAT_SEL BIT[3:1]
                PCFL_10_4 VALUE 0x0
                PCFL_12_4 VALUE 0x1
                PCFL_16_4 VALUE 0x2
                PCFL_20_4 VALUE 0x3
                PCFL_24_4 VALUE 0x4
        PCFL_BYPASS_N BIT[0]
                BYPASSED VALUE 0x0
                NOT_BYPASSED VALUE 0x1

RXFE_NB_FINAL_SWAP_NB1 ADDRESS 0x710DC RW
RXFE_NB_FINAL_SWAP_NB1 RESET_VALUE 0x00000000
        SWAP_IQ BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_WTR_CFG_NB1 ADDRESS 0x710B0 RW
RXFE_NB_WTR_CFG_NB1 RESET_VALUE 0x00000000
        THRES_OR_LAST_ADDR BIT[17:2]
        USE_THRES_ADDR BIT[1]
                DONT_USE VALUE 0x0
                USE VALUE 0x1
        MODE BIT[0]
                FUNC_MODE VALUE 0x0
                DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG_NB1 ADDRESS 0x710B4 RW
RXFE_NB_WTR_FUNC_CFG_NB1 RESET_VALUE 0x00000000
        DS_BY_2 BIT[24]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        OFFSET BIT[22:7]
        BUFF_SIZE_P5 BIT[6:5]
        BUFF_SIZE_P3 BIT[4]
        BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0_NB1 ADDRESS 0x710B8 RW
RXFE_NB_WTR_DBG_CFG0_NB1 RESET_VALUE 0x00000000
        USE_FUNC_DATA BIT[6]
        STOP_MODE BIT[5]
                START_STOP VALUE 0x0
                START_END_ADDR VALUE 0x1
        MCTR_SEL BIT[4:3]
                SEL_WB0 VALUE 0x0
                SEL_WB1 VALUE 0x1
        HL_SEL BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1_NB1 ADDRESS 0x710BC RW
RXFE_NB_WTR_DBG_CFG1_NB1 RESET_VALUE 0x00000000
        WA_ADDR BIT[31:16]
        INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD_NB1 ADDRESS 0x710C0 C
RXFE_NB_WTR_CMD_NB1 RESET_VALUE 0x00000000
        CLEAR_LA_DONE BIT[3]
        RESEVED_BIT_3 BIT[2]
        STOP_ARM BIT[1]
        START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE_NB1 ADDRESS 0x710C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE_NB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE_NB1 ADDRESS 0x710C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE_NB1 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS_NB1 ADDRESS 0x710D0 R
RXFE_NB_WTR_STATUS_NB1 RESET_VALUE 0x00000000
        LA_DONE BIT[6]
        STOPPED BIT[5]
        STOP_TRIGGERED BIT[4]
        STOP_ARMED BIT[3]
        STARTED BIT[2]
        START_TRIGGERED BIT[1]
        START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT_NB1 ADDRESS 0x710D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT_NB1 RESET_VALUE 0x00000000
        SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG_NB1 ADDRESS 0x710D8 RW
RXFE_NB_SPARE_REG_NB1 RESET_VALUE 0x00000000
        SPARE_BITS_31_0 BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.RXFE.RXFE_NB_NB2

RXFE_NB_TOP_CTL_NB2 ADDRESS 0x72000 RW
RXFE_NB_TOP_CTL_NB2 RESET_VALUE 0x00000000
        STSP_ON_TRIG BIT[3:2]
                NO_OP VALUE 0x0
                START_ON_TRIG VALUE 0x1
                STOP_ON_TRIG VALUE 0x2
                ILLEGAL VALUE 0x3
        CLEAR BIT[1]
                NOT_CLEAR VALUE 0x0
                CLEAR VALUE 0x1
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_GATE_CMD_NB2 ADDRESS 0x72004 C
RXFE_NB_GATE_CMD_NB2 RESET_VALUE 0x00000000
        IMM_TRIG BIT[1]
        ARM BIT[0]

RXFE_NB_GATE_STATUS_NB2 ADDRESS 0x72008 R
RXFE_NB_GATE_STATUS_NB2 RESET_VALUE 0x00000000
        OPEN BIT[2]
                CLOSED VALUE 0x0
                OPEN VALUE 0x1
        TRIGGERED BIT[1]
        ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE_NB2 ADDRESS 0x7200C RW
RXFE_NB_GATE_ACTION_SAMPLE_NB2 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS_NB2 ADDRESS 0x72010 R
RXFE_NB_TIMINGCTL_STATUS_NB2 RESET_VALUE 0x00000000
        DVGA_GAIN_ARMED BIT[14]
        DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
        DVGA_GAIN_UPDATED BIT[12]
        CSR_FREQ_UPDATE_ARMED BIT[11]
        CSR_FREQ_UPDATE_TRIGGERED BIT[10]
        CSR_FREQ_UPDATED BIT[9]
        CSR_PHASE_UPDATE_ARMED BIT[8]
        CSR_PHASE_UPDATE_TRIGGERED BIT[7]
        CSR_PHASE_UPDATED BIT[6]
        NBPWR_START_ARMED BIT[5]
        NBPWR_START_TRIGGERED BIT[4]
        NBPWR_STARTED BIT[3]
        NBPWR_STOP_ARMED BIT[2]
        NBPWR_STOP_TRIGGERED BIT[1]
        NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG_NB2 ADDRESS 0x72014 RW
RXFE_NB_CSR_CFG_NB2 RESET_VALUE 0x00000000
        RESRVED_15_13 BIT[15:13]
        LOCATION BIT[12]
                FRONT_OF_NB VALUE 0x0
                AFTER_NBDC VALUE 0x1
        BYPASS BIT[11]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        UPDATE_MODE BIT[10]
                USE_SBI_DONE VALUE 0x0
                USE_SAMPLE_CNTR VALUE 0x1
        DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD_NB2 ADDRESS 0x72018 C
RXFE_NB_CSR_CMD_NB2 RESET_VALUE 0x00000000
        PHASE_ACCUM_CLR BIT[4]
        FREQUPD_IMM_TRIG BIT[3]
        FREQUPD_ARM BIT[2]
        PHASEUPD_IMM_TRIG BIT[1]
        PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE_NB2 ADDRESS 0x7201C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE_NB2 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE_NB2 ADDRESS 0x72020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE_NB2 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET_NB2 ADDRESS 0x72024 RW
RXFE_NB_CSR_PHASE_OFFSET_NB2 RESET_VALUE 0x00000000
        CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET_NB2 ADDRESS 0x72028 RW
RXFE_NB_CSR_FREQ_OFFSET_NB2 RESET_VALUE 0x00000000
        CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET_NB2 ADDRESS 0x7202C R
RXFE_NB_CSR_CURR_PHASE_OFFSET_NB2 RESET_VALUE 0x00000000
        CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET_NB2 ADDRESS 0x72030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET_NB2 RESET_VALUE 0x00000000
        CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG_NB2 ADDRESS 0x72034 RW
RXFE_NB_FILTERS_CFG_NB2 RESET_VALUE 0x00000000
        NBDC_COMP_EN BIT[18]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        ICI_TRUNC_BITS BIT[17:15]
        ICI_LENGTH BIT[14:11]
        ICI_BYPASS BIT[10]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        EQ_MODE BIT[9:8]
                MODE_BYPASS VALUE 0x0
                MODE_EQ1 VALUE 0x1
                MODE_EQ1EQ2 VALUE 0x2
                RESERVED VALUE 0x3
        DEC7_DS2_DIS BIT[7]
                DS2_EN VALUE 0x0
                DS2_BYPASS VALUE 0x1
        DEC7_MODE BIT[6:5]
                MODE_BYPASS VALUE 0x0
                MODE_NQHB VALUE 0x1
                MODE_FIR1HB VALUE 0x2
                MODE_FIR1NQHB VALUE 0x3
        DEC6_MODE BIT[4:3]
                MODE_BYPASS VALUE 0x0
                MODE_HB VALUE 0x1
                MODE_FIR2HB VALUE 0x2
                MODE_FIR2HB2 VALUE 0x3
        DEC5_MODE BIT[2]
                MODE_BYPASS VALUE 0x0
                MODE_FIR4 VALUE 0x1
        DEC4_MODE BIT[1:0]
                MODE_BYPASS VALUE 0x0
                MODE_FIR3 VALUE 0x1
                MODE_FIR5 VALUE 0x2
                MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc_NB2(c):(0)-(10) ARRAY 0x0007203C+0x4*c
RXFE_NB_ICI_COEF0_NB2 ADDRESS 0x7203C RW
RXFE_NB_ICI_COEF0_NB2 RESET_VALUE 0x00000000
        Q BIT[19:10]
        I BIT[9:0]

RXFE_NB_GDA_NB2 ADDRESS 0x72068 RW
RXFE_NB_GDA_NB2 RESET_VALUE 0x00000000
        EN3 BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EN2 BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EN1 BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I_NB2 ADDRESS 0x7206C RW
RXFE_NB_NBDC_COMPVAL_I_NB2 RESET_VALUE 0x00000000
        COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q_NB2 ADDRESS 0x72070 RW
RXFE_NB_NBDC_COMPVAL_Q_NB2 RESET_VALUE 0x00000000
        COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG_NB2 ADDRESS 0x72074 RW
RXFE_NB_NBPWR_CFG_NB2 RESET_VALUE 0x00000000
        ROUND_MODE BIT[5:3]
                RND_14_LSB VALUE 0x0
                RND_12_LSB VALUE 0x1
                RND_10_LSB VALUE 0x2
                RND_8_LSB VALUE 0x3
                RND_6_LSB VALUE 0x4
        FEEDFORWARD_MODE BIT[2]
                FEEDBACK_MODE VALUE 0x0
                FEEDFORWARD_MODE VALUE 0x1
        START_ALWAYS_ARMED BIT[1]
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD_NB2 ADDRESS 0x72078 C
RXFE_NB_NBPWR_CMD_NB2 RESET_VALUE 0x00000000
        ACC_CLR BIT[5]
        MAX_CLR BIT[4]
        START_IMM_TRIG BIT[3]
        START_ARM BIT[2]
        STOP_IMM_TRIG BIT[1]
        STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE_NB2 ADDRESS 0x7207C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE_NB2 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK_NB2 ADDRESS 0x72080 RW
RXFE_NB_NBPWR_START_MASK_NB2 RESET_VALUE 0x00000000
        MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE_NB2 ADDRESS 0x72084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE_NB2 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC_NB2 ADDRESS 0x72088 R
RXFE_NB_NBPWR_FINAL_ACC_NB2 RESET_VALUE 0x00000000
        FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC_NB2 ADDRESS 0x7208C R
RXFE_NB_NBPWR_CURR_ACC_NB2 RESET_VALUE 0x00000000
        CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC_NB2 ADDRESS 0x72090 R
RXFE_NB_NBPWR_MAX_ACC_NB2 RESET_VALUE 0x00000000
        MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG_NB2 ADDRESS 0x72094 RW
RXFE_NB_DVGA_CFG_NB2 RESET_VALUE 0x00000000
        UPDATE_DELAY BIT[13:4]
        ALWAYS_ARMED BIT[3]
        UPDATE_MODE BIT[2]
                USE_SBI_DONE VALUE 0x0
                USE_SAMPLE_CNTR VALUE 0x1
        OVERRIDE BIT[1]
                NO_OVERRIDE VALUE 0x0
                OVERRIDE VALUE 0x1
        BYPASS BIT[0]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN_NB2 ADDRESS 0x72098 RW
RXFE_NB_DVGA_RXFE_GAIN_NB2 RESET_VALUE 0x00000000
        RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN_NB2 ADDRESS 0x7209C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN_NB2 RESET_VALUE 0x00000000
        OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD_NB2 ADDRESS 0x720A0 C
RXFE_NB_DVGA_CMD_NB2 RESET_VALUE 0x00000000
        UPDT_ARM BIT[2]
        UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE_NB2 ADDRESS 0x720A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE_NB2 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK_NB2 ADDRESS 0x720A8 RW
RXFE_NB_DVGA_UPDT_MASK_NB2 RESET_VALUE 0x00000000
        MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG_NB2 ADDRESS 0x720AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG_NB2 RESET_VALUE 0x00000000
        ROUND_MODE BIT[10]
                RND_10_LSB VALUE 0x0
                RND_2_LSB VALUE 0x1
        ROUND_SAT_ENABLE BIT[9:8]
                DISABLED VALUE 0x0
                ENABLE_ROUND VALUE 0x1
                ENABLE_SAT VALUE 0x2
        TRUNC_BITS BIT[7:4]
        PCFL_FORMAT_SEL BIT[3:1]
                PCFL_10_4 VALUE 0x0
                PCFL_12_4 VALUE 0x1
                PCFL_16_4 VALUE 0x2
                PCFL_20_4 VALUE 0x3
                PCFL_24_4 VALUE 0x4
        PCFL_BYPASS_N BIT[0]
                BYPASSED VALUE 0x0
                NOT_BYPASSED VALUE 0x1

RXFE_NB_FINAL_SWAP_NB2 ADDRESS 0x720DC RW
RXFE_NB_FINAL_SWAP_NB2 RESET_VALUE 0x00000000
        SWAP_IQ BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_WTR_CFG_NB2 ADDRESS 0x720B0 RW
RXFE_NB_WTR_CFG_NB2 RESET_VALUE 0x00000000
        THRES_OR_LAST_ADDR BIT[17:2]
        USE_THRES_ADDR BIT[1]
                DONT_USE VALUE 0x0
                USE VALUE 0x1
        MODE BIT[0]
                FUNC_MODE VALUE 0x0
                DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG_NB2 ADDRESS 0x720B4 RW
RXFE_NB_WTR_FUNC_CFG_NB2 RESET_VALUE 0x00000000
        DS_BY_2 BIT[24]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        OFFSET BIT[22:7]
        BUFF_SIZE_P5 BIT[6:5]
        BUFF_SIZE_P3 BIT[4]
        BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0_NB2 ADDRESS 0x720B8 RW
RXFE_NB_WTR_DBG_CFG0_NB2 RESET_VALUE 0x00000000
        USE_FUNC_DATA BIT[6]
        STOP_MODE BIT[5]
                START_STOP VALUE 0x0
                START_END_ADDR VALUE 0x1
        MCTR_SEL BIT[4:3]
                SEL_WB0 VALUE 0x0
                SEL_WB1 VALUE 0x1
        HL_SEL BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1_NB2 ADDRESS 0x720BC RW
RXFE_NB_WTR_DBG_CFG1_NB2 RESET_VALUE 0x00000000
        WA_ADDR BIT[31:16]
        INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD_NB2 ADDRESS 0x720C0 C
RXFE_NB_WTR_CMD_NB2 RESET_VALUE 0x00000000
        CLEAR_LA_DONE BIT[3]
        RESEVED_BIT_3 BIT[2]
        STOP_ARM BIT[1]
        START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE_NB2 ADDRESS 0x720C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE_NB2 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE_NB2 ADDRESS 0x720C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE_NB2 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS_NB2 ADDRESS 0x720D0 R
RXFE_NB_WTR_STATUS_NB2 RESET_VALUE 0x00000000
        LA_DONE BIT[6]
        STOPPED BIT[5]
        STOP_TRIGGERED BIT[4]
        STOP_ARMED BIT[3]
        STARTED BIT[2]
        START_TRIGGERED BIT[1]
        START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT_NB2 ADDRESS 0x720D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT_NB2 RESET_VALUE 0x00000000
        SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG_NB2 ADDRESS 0x720D8 RW
RXFE_NB_SPARE_REG_NB2 RESET_VALUE 0x00000000
        SPARE_BITS_31_0 BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.RXFE.RXFE_NB_NB3

RXFE_NB_TOP_CTL_NB3 ADDRESS 0x73000 RW
RXFE_NB_TOP_CTL_NB3 RESET_VALUE 0x00000000
        STSP_ON_TRIG BIT[3:2]
                NO_OP VALUE 0x0
                START_ON_TRIG VALUE 0x1
                STOP_ON_TRIG VALUE 0x2
                ILLEGAL VALUE 0x3
        CLEAR BIT[1]
                NOT_CLEAR VALUE 0x0
                CLEAR VALUE 0x1
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_GATE_CMD_NB3 ADDRESS 0x73004 C
RXFE_NB_GATE_CMD_NB3 RESET_VALUE 0x00000000
        IMM_TRIG BIT[1]
        ARM BIT[0]

RXFE_NB_GATE_STATUS_NB3 ADDRESS 0x73008 R
RXFE_NB_GATE_STATUS_NB3 RESET_VALUE 0x00000000
        OPEN BIT[2]
                CLOSED VALUE 0x0
                OPEN VALUE 0x1
        TRIGGERED BIT[1]
        ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE_NB3 ADDRESS 0x7300C RW
RXFE_NB_GATE_ACTION_SAMPLE_NB3 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS_NB3 ADDRESS 0x73010 R
RXFE_NB_TIMINGCTL_STATUS_NB3 RESET_VALUE 0x00000000
        DVGA_GAIN_ARMED BIT[14]
        DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
        DVGA_GAIN_UPDATED BIT[12]
        CSR_FREQ_UPDATE_ARMED BIT[11]
        CSR_FREQ_UPDATE_TRIGGERED BIT[10]
        CSR_FREQ_UPDATED BIT[9]
        CSR_PHASE_UPDATE_ARMED BIT[8]
        CSR_PHASE_UPDATE_TRIGGERED BIT[7]
        CSR_PHASE_UPDATED BIT[6]
        NBPWR_START_ARMED BIT[5]
        NBPWR_START_TRIGGERED BIT[4]
        NBPWR_STARTED BIT[3]
        NBPWR_STOP_ARMED BIT[2]
        NBPWR_STOP_TRIGGERED BIT[1]
        NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG_NB3 ADDRESS 0x73014 RW
RXFE_NB_CSR_CFG_NB3 RESET_VALUE 0x00000000
        RESRVED_15_13 BIT[15:13]
        LOCATION BIT[12]
                FRONT_OF_NB VALUE 0x0
                AFTER_NBDC VALUE 0x1
        BYPASS BIT[11]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        UPDATE_MODE BIT[10]
                USE_SBI_DONE VALUE 0x0
                USE_SAMPLE_CNTR VALUE 0x1
        DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD_NB3 ADDRESS 0x73018 C
RXFE_NB_CSR_CMD_NB3 RESET_VALUE 0x00000000
        PHASE_ACCUM_CLR BIT[4]
        FREQUPD_IMM_TRIG BIT[3]
        FREQUPD_ARM BIT[2]
        PHASEUPD_IMM_TRIG BIT[1]
        PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE_NB3 ADDRESS 0x7301C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE_NB3 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE_NB3 ADDRESS 0x73020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE_NB3 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET_NB3 ADDRESS 0x73024 RW
RXFE_NB_CSR_PHASE_OFFSET_NB3 RESET_VALUE 0x00000000
        CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET_NB3 ADDRESS 0x73028 RW
RXFE_NB_CSR_FREQ_OFFSET_NB3 RESET_VALUE 0x00000000
        CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET_NB3 ADDRESS 0x7302C R
RXFE_NB_CSR_CURR_PHASE_OFFSET_NB3 RESET_VALUE 0x00000000
        CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET_NB3 ADDRESS 0x73030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET_NB3 RESET_VALUE 0x00000000
        CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG_NB3 ADDRESS 0x73034 RW
RXFE_NB_FILTERS_CFG_NB3 RESET_VALUE 0x00000000
        NBDC_COMP_EN BIT[18]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        ICI_TRUNC_BITS BIT[17:15]
        ICI_LENGTH BIT[14:11]
        ICI_BYPASS BIT[10]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1
        EQ_MODE BIT[9:8]
                MODE_BYPASS VALUE 0x0
                MODE_EQ1 VALUE 0x1
                MODE_EQ1EQ2 VALUE 0x2
                RESERVED VALUE 0x3
        DEC7_DS2_DIS BIT[7]
                DS2_EN VALUE 0x0
                DS2_BYPASS VALUE 0x1
        DEC7_MODE BIT[6:5]
                MODE_BYPASS VALUE 0x0
                MODE_NQHB VALUE 0x1
                MODE_FIR1HB VALUE 0x2
                MODE_FIR1NQHB VALUE 0x3
        DEC6_MODE BIT[4:3]
                MODE_BYPASS VALUE 0x0
                MODE_HB VALUE 0x1
                MODE_FIR2HB VALUE 0x2
                MODE_FIR2HB2 VALUE 0x3
        DEC5_MODE BIT[2]
                MODE_BYPASS VALUE 0x0
                MODE_FIR4 VALUE 0x1
        DEC4_MODE BIT[1:0]
                MODE_BYPASS VALUE 0x0
                MODE_FIR3 VALUE 0x1
                MODE_FIR5 VALUE 0x2
                MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc_NB3(c):(0)-(10) ARRAY 0x0007303C+0x4*c
RXFE_NB_ICI_COEF0_NB3 ADDRESS 0x7303C RW
RXFE_NB_ICI_COEF0_NB3 RESET_VALUE 0x00000000
        Q BIT[19:10]
        I BIT[9:0]

RXFE_NB_GDA_NB3 ADDRESS 0x73068 RW
RXFE_NB_GDA_NB3 RESET_VALUE 0x00000000
        EN3 BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EN2 BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EN1 BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I_NB3 ADDRESS 0x7306C RW
RXFE_NB_NBDC_COMPVAL_I_NB3 RESET_VALUE 0x00000000
        COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q_NB3 ADDRESS 0x73070 RW
RXFE_NB_NBDC_COMPVAL_Q_NB3 RESET_VALUE 0x00000000
        COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG_NB3 ADDRESS 0x73074 RW
RXFE_NB_NBPWR_CFG_NB3 RESET_VALUE 0x00000000
        ROUND_MODE BIT[5:3]
                RND_14_LSB VALUE 0x0
                RND_12_LSB VALUE 0x1
                RND_10_LSB VALUE 0x2
                RND_8_LSB VALUE 0x3
                RND_6_LSB VALUE 0x4
        FEEDFORWARD_MODE BIT[2]
                FEEDBACK_MODE VALUE 0x0
                FEEDFORWARD_MODE VALUE 0x1
        START_ALWAYS_ARMED BIT[1]
        ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD_NB3 ADDRESS 0x73078 C
RXFE_NB_NBPWR_CMD_NB3 RESET_VALUE 0x00000000
        ACC_CLR BIT[5]
        MAX_CLR BIT[4]
        START_IMM_TRIG BIT[3]
        START_ARM BIT[2]
        STOP_IMM_TRIG BIT[1]
        STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE_NB3 ADDRESS 0x7307C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE_NB3 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK_NB3 ADDRESS 0x73080 RW
RXFE_NB_NBPWR_START_MASK_NB3 RESET_VALUE 0x00000000
        MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE_NB3 ADDRESS 0x73084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE_NB3 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC_NB3 ADDRESS 0x73088 R
RXFE_NB_NBPWR_FINAL_ACC_NB3 RESET_VALUE 0x00000000
        FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC_NB3 ADDRESS 0x7308C R
RXFE_NB_NBPWR_CURR_ACC_NB3 RESET_VALUE 0x00000000
        CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC_NB3 ADDRESS 0x73090 R
RXFE_NB_NBPWR_MAX_ACC_NB3 RESET_VALUE 0x00000000
        MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG_NB3 ADDRESS 0x73094 RW
RXFE_NB_DVGA_CFG_NB3 RESET_VALUE 0x00000000
        UPDATE_DELAY BIT[13:4]
        ALWAYS_ARMED BIT[3]
        UPDATE_MODE BIT[2]
                USE_SBI_DONE VALUE 0x0
                USE_SAMPLE_CNTR VALUE 0x1
        OVERRIDE BIT[1]
                NO_OVERRIDE VALUE 0x0
                OVERRIDE VALUE 0x1
        BYPASS BIT[0]
                NOT_BYPASSED VALUE 0x0
                BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN_NB3 ADDRESS 0x73098 RW
RXFE_NB_DVGA_RXFE_GAIN_NB3 RESET_VALUE 0x00000000
        RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN_NB3 ADDRESS 0x7309C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN_NB3 RESET_VALUE 0x00000000
        OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD_NB3 ADDRESS 0x730A0 C
RXFE_NB_DVGA_CMD_NB3 RESET_VALUE 0x00000000
        UPDT_ARM BIT[2]
        UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE_NB3 ADDRESS 0x730A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE_NB3 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK_NB3 ADDRESS 0x730A8 RW
RXFE_NB_DVGA_UPDT_MASK_NB3 RESET_VALUE 0x00000000
        MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG_NB3 ADDRESS 0x730AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG_NB3 RESET_VALUE 0x00000000
        ROUND_MODE BIT[10]
                RND_10_LSB VALUE 0x0
                RND_2_LSB VALUE 0x1
        ROUND_SAT_ENABLE BIT[9:8]
                DISABLED VALUE 0x0
                ENABLE_ROUND VALUE 0x1
                ENABLE_SAT VALUE 0x2
        TRUNC_BITS BIT[7:4]
        PCFL_FORMAT_SEL BIT[3:1]
                PCFL_10_4 VALUE 0x0
                PCFL_12_4 VALUE 0x1
                PCFL_16_4 VALUE 0x2
                PCFL_20_4 VALUE 0x3
                PCFL_24_4 VALUE 0x4
        PCFL_BYPASS_N BIT[0]
                BYPASSED VALUE 0x0
                NOT_BYPASSED VALUE 0x1

RXFE_NB_FINAL_SWAP_NB3 ADDRESS 0x730DC RW
RXFE_NB_FINAL_SWAP_NB3 RESET_VALUE 0x00000000
        SWAP_IQ BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

RXFE_NB_WTR_CFG_NB3 ADDRESS 0x730B0 RW
RXFE_NB_WTR_CFG_NB3 RESET_VALUE 0x00000000
        THRES_OR_LAST_ADDR BIT[17:2]
        USE_THRES_ADDR BIT[1]
                DONT_USE VALUE 0x0
                USE VALUE 0x1
        MODE BIT[0]
                FUNC_MODE VALUE 0x0
                DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG_NB3 ADDRESS 0x730B4 RW
RXFE_NB_WTR_FUNC_CFG_NB3 RESET_VALUE 0x00000000
        DS_BY_2 BIT[24]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        OFFSET BIT[22:7]
        BUFF_SIZE_P5 BIT[6:5]
        BUFF_SIZE_P3 BIT[4]
        BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0_NB3 ADDRESS 0x730B8 RW
RXFE_NB_WTR_DBG_CFG0_NB3 RESET_VALUE 0x00000000
        USE_FUNC_DATA BIT[6]
        STOP_MODE BIT[5]
                START_STOP VALUE 0x0
                START_END_ADDR VALUE 0x1
        MCTR_SEL BIT[4:3]
                SEL_WB0 VALUE 0x0
                SEL_WB1 VALUE 0x1
        HL_SEL BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1_NB3 ADDRESS 0x730BC RW
RXFE_NB_WTR_DBG_CFG1_NB3 RESET_VALUE 0x00000000
        WA_ADDR BIT[31:16]
        INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD_NB3 ADDRESS 0x730C0 C
RXFE_NB_WTR_CMD_NB3 RESET_VALUE 0x00000000
        CLEAR_LA_DONE BIT[3]
        RESEVED_BIT_3 BIT[2]
        STOP_ARM BIT[1]
        START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE_NB3 ADDRESS 0x730C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE_NB3 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE_NB3 ADDRESS 0x730C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE_NB3 RESET_VALUE 0x00000000
        ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS_NB3 ADDRESS 0x730D0 R
RXFE_NB_WTR_STATUS_NB3 RESET_VALUE 0x00000000
        LA_DONE BIT[6]
        STOPPED BIT[5]
        STOP_TRIGGERED BIT[4]
        STOP_ARMED BIT[3]
        STARTED BIT[2]
        START_TRIGGERED BIT[1]
        START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT_NB3 ADDRESS 0x730D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT_NB3 RESET_VALUE 0x00000000
        SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG_NB3 ADDRESS 0x730D8 RW
RXFE_NB_SPARE_REG_NB3 RESET_VALUE 0x00000000
        SPARE_BITS_31_0 BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.RXFE.RXFE_BRDG

RXFE_WRTRm_CFG0(m):(0)-(3) ARRAY 0x0007F000+0x8*m
RXFE_WRTR0_CFG0 ADDRESS 0x7F000 RW
RXFE_WRTR0_CFG0 RESET_VALUE 0x0F000000
        BURST_SIZE BIT[29:28]
                SIXTEEN_BEAT VALUE 0x0
                EIGHT_BEAT VALUE 0x1
                FOUR_BEAT VALUE 0x2
                TWO_BEAT VALUE 0x3
        AXI_BUF_THRESH BIT[27:24]
        Q_SIZE BIT[23:20]
                Q_SIZE_8 VALUE 0x4
                Q_SIZE_16 VALUE 0x5
                Q_SIZE_32 VALUE 0x6
                Q_SIZE_6 VALUE 0x8
                Q_SIZE_12 VALUE 0x9
                Q_SIZE_24 VALUE 0xA
                Q_SIZE_10 VALUE 0xC
                Q_SIZE_20 VALUE 0xD
        VBUF_LEN BIT[15:0]

RXFE_WRTRm_CFG1(m):(0)-(3) ARRAY 0x0007F004+0x8*m
RXFE_WRTR0_CFG1 ADDRESS 0x7F004 RW
RXFE_WRTR0_CFG1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:0]

RXFE_WRTR_XFER_CTL ADDRESS 0x7F040 RW
RXFE_WRTR_XFER_CTL RESET_VALUE 0x00000000
        XFER_EN BIT[3:0]

RXFE_BRDG_CTL ADDRESS 0x7F044 RW
RXFE_BRDG_CTL RESET_VALUE 0x00000000
        EN_XFER_ERR_EVENT BIT[3]
        EN_BUF_OVF_EVENT BIT[2]
        DIS_CGC_ON_XFER_EN BIT[1]
        EN_DONE_EVENT BIT[0]

RXFE_BRDG_STATUS ADDRESS 0x7F048 R
RXFE_BRDG_STATUS RESET_VALUE 0x00000000
        BUF_OVF BIT[19:16]
        BRDG_STATUS BIT[3:0]

RXFE_BRDG_CLEAR ADDRESS 0x7F04C RW
RXFE_BRDG_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[3:0]

RXFE_BRDG_ARB_PRI ADDRESS 0x7F050 RW
RXFE_BRDG_ARB_PRI RESET_VALUE 0x0000008B
        SLOT_3_PORT BIT[11:9]
        SLOT_2_PORT BIT[8:6]
        SLOT_1_PORT BIT[5:3]
        SLOT_0_PORT BIT[2:0]

RXFE_BRDG_AXI_PRI ADDRESS 0x7F054 RW
RXFE_BRDG_AXI_PRI RESET_VALUE 0x00000000
        ARB_REQ_PRIORITY BIT[1:0]

RXFE_BRDG_AXI_IDLE_CNTm(m):(0)-(3) ARRAY 0x0007F058+0x8*m
RXFE_BRDG_AXI_IDLE_CNT0 ADDRESS 0x7F058 RW
RXFE_BRDG_AXI_IDLE_CNT0 RESET_VALUE 0x000107FF
        ENABLE BIT[16]
        IDLE_CNT BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.DEMBACK_COMMON

DEMBACK_EN ADDRESS 0x40000 RW
DEMBACK_EN RESET_VALUE 0x00000000
        DEMBACK_EN BIT[0]
                RESET VALUE 0x0
                ENABLE VALUE 0x1

DEMBACK_MODE_SEL ADDRESS 0x40004 RW
DEMBACK_MODE_SEL RESET_VALUE 0x00000000
        MODE_SEL BIT[3:0]
                LTE_R99 VALUE 0x0
                LTE_1X VALUE 0x1
                UMTS VALUE 0x2
                R99_NONCON VALUE 0x3
                R99_VOICE VALUE 0x4
                TDS_CON VALUE 0x5
                TDS_NONCON VALUE 0x6
                TDS_VOICE VALUE 0x7
                EVDO_1X VALUE 0x8
                CDMA2K_1X_PBCH VALUE 0x9
                GERAN VALUE 0xA
                CDMA2K_1X VALUE 0xB
                EVDO VALUE 0xC
                LTE VALUE 0xD
                IDLE VALUE 0xF

DEMBACK_AHB_ERR ADDRESS 0x40008 R
DEMBACK_AHB_ERR RESET_VALUE 0x00000000
        RD_ERR BIT[18]
        WR_ERR BIT[17]
        ERR_ADDR BIT[16:0]

DEMBACK_MISC_ERR_DET ADDRESS 0x40010 R
DEMBACK_MISC_ERR_DET RESET_VALUE 0x00000000
        TOO_FEW_LTE_CCH_LLRS_ERR BIT[0]

DEMBACK_MISC_ERR_CLR ADDRESS 0x40014 W
DEMBACK_MISC_ERR_CLR RESET_VALUE 0x00000000
        TOO_FEW_LTE_CCH_LLRS_CLR BIT[0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.DEMBACK_BRDG

DEMBACK_RDR0_XFER_CTL ADDRESS 0x40100 RW
DEMBACK_RDR0_XFER_CTL RESET_VALUE 0x00000000
        Q_SIZE BIT[25]
                Q_SIZE_12 VALUE 0x0
                Q_SIZE_16 VALUE 0x1
        XFER_EN BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        OP_MODE BIT[3:2]
                SEQ_MODE VALUE 0x0
                RAN_MODE VALUE 0x1
                SEQ_STRD_MODE VALUE 0x2
                RAN_STRD_MODE VALUE 0x3
        DATA_MODE BIT[1:0]
                UNARY_MODE VALUE 0x0
                BINARY_MODE VALUE 0x1
                QUATERNARY_MODE VALUE 0x2
                OCTERNARY_MODE VALUE 0x3

DEMBACK_RDR0_CTX0_CFG0 ADDRESS 0x40108 RW
DEMBACK_RDR0_CTX0_CFG0 RESET_VALUE 0x00000000
        BURST_SIZE BIT[29:28]
                BURST_16_BEATS VALUE 0x0
                BURST_8_BEATS VALUE 0x1
                BURST_4_BEATS VALUE 0x2
                BURST_2_BEATS VALUE 0x3
        AXI_BUF_THRESH BIT[27:24]
        VBUF_LEN BIT[17:0]

DEMBACK_RDR0_CTX0_CFG1 ADDRESS 0x4010C RW
DEMBACK_RDR0_CTX0_CFG1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:0]

DEMBACK_RDR0_CTX1_CFG0 ADDRESS 0x40110 RW
DEMBACK_RDR0_CTX1_CFG0 RESET_VALUE 0x00000000
        BURST_SIZE BIT[29:28]
                BURST_16_BEATS VALUE 0x0
                BURST_8_BEATS VALUE 0x1
                BURST_4_BEATS VALUE 0x2
                BURST_2_BEATS VALUE 0x3
        AXI_BUF_THRESH BIT[27:24]
        VBUF_LEN BIT[17:0]

DEMBACK_RDR0_CTX1_CFG1 ADDRESS 0x40114 RW
DEMBACK_RDR0_CTX1_CFG1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:0]

DEMBACK_RDR0_CTX2_CFG0 ADDRESS 0x40118 RW
DEMBACK_RDR0_CTX2_CFG0 RESET_VALUE 0x00000000
        BURST_SIZE BIT[29:28]
                BURST_16_BEATS VALUE 0x0
                BURST_8_BEATS VALUE 0x1
                BURST_4_BEATS VALUE 0x2
                BURST_2_BEATS VALUE 0x3
        AXI_BUF_THRESH BIT[27:24]
        VBUF_LEN BIT[17:0]

DEMBACK_RDR0_CTX2_CFG1 ADDRESS 0x4011C RW
DEMBACK_RDR0_CTX2_CFG1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:0]

DEMBACK_RDR0_CTX3_CFG0 ADDRESS 0x40120 RW
DEMBACK_RDR0_CTX3_CFG0 RESET_VALUE 0x00000000
        BURST_SIZE BIT[29:28]
                BURST_16_BEATS VALUE 0x0
                BURST_8_BEATS VALUE 0x1
                BURST_4_BEATS VALUE 0x2
                BURST_2_BEATS VALUE 0x3
        AXI_BUF_THRESH BIT[27:24]
        VBUF_LEN BIT[17:0]

DEMBACK_RDR0_CTX3_CFG1 ADDRESS 0x40124 RW
DEMBACK_RDR0_CTX3_CFG1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:0]

DEMBACK_RDR1_XFER_CTL ADDRESS 0x40148 RW
DEMBACK_RDR1_XFER_CTL RESET_VALUE 0x00000000
        Q_SIZE BIT[25]
                Q_SIZE_12 VALUE 0x0
                Q_SIZE_16 VALUE 0x1
        XFER_EN BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        OP_MODE BIT[3:2]
                SEQ_MODE VALUE 0x0
                RAN_MODE VALUE 0x1
                SEQ_STRD_MODE VALUE 0x2
                RAN_STRD_MODE VALUE 0x3
        DATA_MODE BIT[1:0]
                UNARY_MODE VALUE 0x0
                BINARY_MODE VALUE 0x1
                QUATERNARY_MODE VALUE 0x2
                OCTERNARY_MODE VALUE 0x3

DEMBACK_RDR1_CFG0 ADDRESS 0x4014C RW
DEMBACK_RDR1_CFG0 RESET_VALUE 0x00000000
        BURST_SIZE BIT[29:28]
                BURST_16_BEATS VALUE 0x0
                BURST_8_BEATS VALUE 0x1
                BURST_4_BEATS VALUE 0x2
                BURST_2_BEATS VALUE 0x3
        AXI_BUF_THRESH BIT[27:24]
        VBUF_LEN BIT[15:0]

DEMBACK_RDR1_CFG1 ADDRESS 0x40150 RW
DEMBACK_RDR1_CFG1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:0]

DEMBACK_RDR2_XFER_CTL ADDRESS 0x40154 RW
DEMBACK_RDR2_XFER_CTL RESET_VALUE 0x00000000
        Q_SIZE BIT[25]
                Q_SIZE_16 VALUE 0x0
                Q_SIZE_8 VALUE 0x1
        XFER_EN BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        OP_MODE BIT[3:2]
                SEQ_MODE VALUE 0x0
                RAN_MODE VALUE 0x1
                SEQ_STRD_MODE VALUE 0x2
                RAN_STRD_MODE VALUE 0x3

DEMBACK_RDR2_CFG0 ADDRESS 0x40158 RW
DEMBACK_RDR2_CFG0 RESET_VALUE 0x00000000
        BURST_SIZE BIT[29:28]
                BURST_16_BEATS VALUE 0x0
                BURST_8_BEATS VALUE 0x1
                BURST_4_BEATS VALUE 0x2
                BURST_2_BEATS VALUE 0x3
        AXI_BUF_THRESH BIT[27:24]
        VBUF_LEN BIT[15:0]

DEMBACK_RDR2_CFG1 ADDRESS 0x4015C RW
DEMBACK_RDR2_CFG1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:0]

DEMBACK_BRDG_CTL ADDRESS 0x40190 RW
DEMBACK_BRDG_CTL RESET_VALUE 0x00000000
        EN_XFER_ERR_EVENT BIT[3]
        EN_BUF_OVF_EVENT BIT[2]
        EN_DONE_EVENT BIT[1]

DEMBACK_BRDG_STATUS ADDRESS 0x40194 R
DEMBACK_BRDG_STATUS RESET_VALUE 0x00000000
        BRDG_STATUS BIT[2:0]

DEMBACK_BRDG_CLEAR ADDRESS 0x40198 RW
DEMBACK_BRDG_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[2:0]

DEMBACK_BRDG_AXI_PRI ADDRESS 0x401A0 RW
DEMBACK_BRDG_AXI_PRI RESET_VALUE 0x00000000
        ARB_REQ_PRIORITY BIT[1:0]

DEMBACK_DBG_CTL ADDRESS 0x401AC RW
DEMBACK_DBG_CTL RESET_VALUE 0x00000000
        MUX_SEL BIT[6:4]
                EVDO VALUE 0x0
                CDMA VALUE 0x1
                TDS VALUE 0x2
                UMTS VALUE 0x3
                LTE VALUE 0x4
                SVD_TBVD VALUE 0x6
                TDEC VALUE 0x7

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.LTE_DEMBACK

LTE_DBE_PHICH_STATUS ADDRESS 0x41000 R
LTE_DBE_PHICH_STATUS RESET_VALUE 0x00000000
        LLR_VALUE_PHICH_2 BIT[21:16]
        LLR_VALUE_PHICH_1 BIT[5:0]

LTE_DBE_PCFICH_STATUS ADDRESS 0x41004 R
LTE_DBE_PCFICH_STATUS RESET_VALUE 0x00000000
        CFI_DETECTED BIT[31:30]
                CFI1 VALUE 0x0
                CFI2 VALUE 0x1
                CFI3 VALUE 0x2
                RESERVED VALUE 0x3
        LLR_CFI_RSVD BIT[29:24]
        LLR_CFI3 BIT[21:16]
        LLR_CFI2 BIT[13:8]
        LLR_CFI1 BIT[5:0]

LTE_DBE_SCRAMBLE_SEED_FF_X1_SEED ADDRESS 0x41008 RW
LTE_DBE_SCRAMBLE_SEED_FF_X1_SEED RESET_VALUE 0x00000000
        FF_X1_SEED BIT[30:0]

LTE_DBE_TESTBUS_ENABLE ADDRESS 0x4100C RW
LTE_DBE_TESTBUS_ENABLE RESET_VALUE 0x00000000
        FRAME_IDX_VALUE BIT[31:22]
        SUBF_IDX_VALUE BIT[21:18]
        TB_IDX_VALUE BIT[17:14]
        CB_IDX_VALUE BIT[13:10]
        USE_SW_DBG_TAG BIT[9]
        USE_FRAME_IDX BIT[8]
        USE_SUBF_IDX BIT[7]
        USE_TB_IDX BIT[6]
        USE_CB_IDX BIT[5]
        TESTBUS_SEL BIT[4:1]
                SEL_CCH_MP_INTF_PDCCH VALUE 0x0
                SEL_PDCCH_PROCESSOR VALUE 0x1
                SEL_CCH_PROCESSOR_PDCCH VALUE 0x2
                SEL_CCH_MP_INTF_PBCH VALUE 0x3
                SEL_PBCH_PROCESSOR VALUE 0x4
                SEL_CCH_PROCESSOR_PBCH VALUE 0x5
                SEL_SCH_MP_INTF_DESCR VALUE 0x6
                SEL_SCH_MP_INTF_DEINT VALUE 0x7
                SEL_SCH_DESCR_INTRA_TTI VALUE 0x8
                SEL_SCH_HARQ_COMBINE VALUE 0x9
                SEL_SCH_DEINT_IBUF_STORE VALUE 0xA
                SEL_SCH_LOAD_ROW_COL_DEINT VALUE 0xB
                SEL_SCH_STORE_ROW_COL_DEINT VALUE 0xC
                SEL_TDEC_DECIB_INTF VALUE 0xD
        TESTBUS_EN BIT[0]
                LTE_TESTBUS_DISABLE VALUE 0x0
                LTE_TESTBUS_ENABLE VALUE 0x1

LTE_DBE_TESTBUS_STATUS ADDRESS 0x41010 R
LTE_DBE_TESTBUS_STATUS RESET_VALUE 0x00000000
        TESTBUS_DATA BIT[31:0]

LTE_DBE_PBCH_CMD_COUNT ADDRESS 0x41014 R
LTE_DBE_PBCH_CMD_COUNT RESET_VALUE 0x00000000
        DEINT_COUNT BIT[31:16]
        FOH_COUNT BIT[15:0]

LTE_DBE_PDCCH_CMD_COUNT ADDRESS 0x41018 R
LTE_DBE_PDCCH_CMD_COUNT RESET_VALUE 0x00000000
        DEINT_COUNT BIT[31:16]
        REG_REORDER_COUNT BIT[15:0]

LTE_DBE_PDSCH_CMD_COUNT ADDRESS 0x4101C R
LTE_DBE_PDSCH_CMD_COUNT RESET_VALUE 0x00000000
        DEINT_COUNT BIT[31:16]
        DESCR_COUNT BIT[15:0]

LTE_DBE_PBCH_DONE_COUNT ADDRESS 0x41020 R
LTE_DBE_PBCH_DONE_COUNT RESET_VALUE 0x00000000
        DEINT_COUNT BIT[31:16]
        FOH_COUNT BIT[15:0]

LTE_DBE_PDCCH_DONE_COUNT ADDRESS 0x41024 R
LTE_DBE_PDCCH_DONE_COUNT RESET_VALUE 0x00000000
        DEINT_COUNT BIT[31:16]
        REG_REORDER_COUNT BIT[15:0]

LTE_DBE_PDSCH_DONE_COUNT ADDRESS 0x41028 R
LTE_DBE_PDSCH_DONE_COUNT RESET_VALUE 0x00000000
        DEINT_COUNT BIT[31:16]
        DESCR_COUNT BIT[15:0]

LTE_CFG ADDRESS 0x4102C RW
LTE_CFG RESET_VALUE 0x00000000
        MINIMIZE_AXI_RDR_FLUSHING BIT[0]
                OFF VALUE 0x0
                ON VALUE 0x1

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.UMTS_DEMBACK

DBACK_AMP_EST0_n(n):(0)-(5) ARRAY 0x00042000+0x8*n
DBACK_AMP_EST0_0 ADDRESS 0x42000 R
DBACK_AMP_EST0_0 RESET_VALUE 0x00000000
        AMP_EST BIT[20:0]

DBACK_ENG_EST0_n(n):(0)-(5) ARRAY 0x00042004+0x8*n
DBACK_ENG_EST0_0 ADDRESS 0x42004 R
DBACK_ENG_EST0_0 RESET_VALUE 0x00000000
        POWER_EST BIT[29:0]

DBACK_AMP_EST1_n(n):(0)-(5) ARRAY 0x00042030+0x8*n
DBACK_AMP_EST1_0 ADDRESS 0x42030 R
DBACK_AMP_EST1_0 RESET_VALUE 0x00000000
        AMP_EST BIT[20:0]

DBACK_ENG_EST1_n(n):(0)-(5) ARRAY 0x00042034+0x8*n
DBACK_ENG_EST1_0 ADDRESS 0x42034 R
DBACK_ENG_EST1_0 RESET_VALUE 0x00000000
        POWER_EST BIT[29:0]

DBACK_HS_CHc_PART1_DEC_DATA0(c):(0)-(9) ARRAY 0x00042060+0xC*c
DBACK_HS_CH0_PART1_DEC_DATA0 ADDRESS 0x42060 R
DBACK_HS_CH0_PART1_DEC_DATA0 RESET_VALUE 0x00000000
        PART1_DECODE_DATA BIT[11:0]

DBACK_HS_CHc_PART1_DEC_STAT(c):(0)-(9) ARRAY 0x00042064+0xC*c
DBACK_HS_CH0_PART1_DEC_STAT ADDRESS 0x42064 R
DBACK_HS_CH0_PART1_DEC_STAT RESET_VALUE 0x00000000
        ENERGY_METRIC BIT[31:16]
        QUALITY_BIT BIT[11]
        ERROR_CNT BIT[10:4]

DBACK_HS_CHc_SLOT1_AE_EST(c):(0)-(9) ARRAY 0x00042068+0xC*c
DBACK_HS_CH0_SLOT1_AE_EST ADDRESS 0x42068 R
DBACK_HS_CH0_SLOT1_AE_EST RESET_VALUE 0x00000000
        SLOT1_ENG_EST BIT[29:16]
        SLOT1_AMP_EST BIT[9:0]

DBACK_HS_CHc_PART2_DEC_DATA1(c):(0)-(9) ARRAY 0x000420D8+0x10*c
DBACK_HS_CH0_PART2_DEC_DATA1 ADDRESS 0x420D8 R
DBACK_HS_CH0_PART2_DEC_DATA1 RESET_VALUE 0x00000000
        PART2_DATA_LSB BIT[31:16]
        PART2_CRC BIT[15:0]

DBACK_HS_CHc_PART2_DEC_STAT(c):(0)-(9) ARRAY 0x000420DC+0x10*c
DBACK_HS_CH0_PART2_DEC_STAT ADDRESS 0x420DC R
DBACK_HS_CH0_PART2_DEC_STAT RESET_VALUE 0x00000000
        ENERGY_METRIC BIT[31:16]
        QUALITY_BIT BIT[11]
        ERROR_CNT BIT[10:4]
        PART2_DATA_MSB BIT[3:0]

DBACK_HS_CHc_SLOT2_AE_EST(c):(0)-(9) ARRAY 0x000420E0+0x10*c
DBACK_HS_CH0_SLOT2_AE_EST ADDRESS 0x420E0 R
DBACK_HS_CH0_SLOT2_AE_EST RESET_VALUE 0x00000000
        SLOT2_ENG_EST BIT[29:16]
        SLOT2_AMP_EST BIT[9:0]

DBACK_HS_CHc_SLOT3_AE_EST(c):(0)-(9) ARRAY 0x000420E4+0x10*c
DBACK_HS_CH0_SLOT3_AE_EST ADDRESS 0x420E4 R
DBACK_HS_CH0_SLOT3_AE_EST RESET_VALUE 0x00000000
        SLOT3_ENG_EST BIT[29:16]
        SLOT3_AMP_EST BIT[9:0]

DBACK_EAGCH_DEC_DATA ADDRESS 0x42178 R
DBACK_EAGCH_DEC_DATA RESET_VALUE 0x00000000
        DATA BIT[23:0]

DBACK_EAGCH_DEC_STAT ADDRESS 0x4217C R
DBACK_EAGCH_DEC_STAT RESET_VALUE 0x00000000
        ENERGY_METRIC BIT[31:16]
        QUALITY_BIT BIT[11]
        ERROR_CNT BIT[10:4]

DBACK_EAGCH_METRIC ADDRESS 0x42180 R
DBACK_EAGCH_METRIC RESET_VALUE 0x00000000
        SECOND_BEST_STATE_METRIC BIT[30:24]
        WORST_STATE_METRIC BIT[22:16]
        BEST_STATE_METRIC BIT[14:8]
        ZERO_STATE_METRIC BIT[6:0]

DBACK_HSSCCH_CTL1 ADDRESS 0x42184 RW
DBACK_HSSCCH_CTL1 RESET_VALUE 0x00000000
        HS_SCCH_AE_EN BIT[24]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        HS_SCCH_PART1_TYPE_SEL BIT[23:14]
                PART1_8_BITS VALUE 0x000
                PART1_12_BITS VALUE 0x001
        HS_SCCH_PART1_FIRST_IDX BIT[8:4]
        NUM_HS_SCCH_PART1 BIT[3:0]

DBACK_HSSCCH_CTL2 ADDRESS 0x42188 RW
DBACK_HSSCCH_CTL2 RESET_VALUE 0x00000000
        HS_SCCH_PART2_TYPE_SEL BIT[31:12]
                PART2_13_BITS VALUE 0x00000
                PART2_12_BITS VALUE 0x00001
                SCCH_20_BITS VALUE 0x00002
        HS_SCCH_PART2_FIRST_IDX BIT[8:4]
        NUM_HS_SCCH_PART2 BIT[3:0]

HS_SCCH_PART2_DECODE_MAP ADDRESS 0x4218C RW
HS_SCCH_PART2_DECODE_MAP RESET_VALUE 0x00000000
        HS_SCCH_PART2_DECODE_MAP BIT[9:0]

DBACK_CHc_UEID_MASK_0(c):(0)-(9) ARRAY 0x00042190+0x4*c
DBACK_CH0_UEID_MASK_0 ADDRESS 0x42190 RW
DBACK_CH0_UEID_MASK_0 RESET_VALUE 0x00000000
        UEID_MASK_31_0 BIT[31:0]

DBACK_CHc_UEID_MASK_1(c):(0)-(9) ARRAY 0x000421B8+0x4*c
DBACK_CH0_UEID_MASK_1 ADDRESS 0x421B8 RW
DBACK_CH0_UEID_MASK_1 RESET_VALUE 0x00000000
        UEID_MASK_39_32 BIT[7:0]

DBACK_HSSCCH_PART1_TRIGGER ADDRESS 0x421E0 C
DBACK_HSSCCH_PART1_TRIGGER RESET_VALUE 0x00000000
        TRIGGER BIT[0]
                DISABLE VALUE 0x0
                TRIGGER VALUE 0x1

DBACK_HSSCCH_YAM_THRES ADDRESS 0x421E4 RW
DBACK_HSSCCH_YAM_THRES RESET_VALUE 0x00000000
        HS_SCCH_YAM_THRESHOLD BIT[3:0]

DBACK_HSSCCH_PART2_TRIGGER ADDRESS 0x421E8 C
DBACK_HSSCCH_PART2_TRIGGER RESET_VALUE 0x00000000
        TRIGGER BIT[0]
                DISABLE VALUE 0x0
                TRIGGER VALUE 0x1

DBACK_HSSCCH_STATUS ADDRESS 0x421EC R
DBACK_HSSCCH_STATUS RESET_VALUE 0x00000000
        HS_SCCH_PART2_ENA BIT[25:16]
                DISABLE VALUE 0x000
                ENABLE VALUE 0x001
        HS_SCCH_PART1_ENA BIT[9:0]
                DISABLE VALUE 0x000
                ENABLE VALUE 0x001

DBACK_EAGCH_CONFIG ADDRESS 0x421F0 RW
DBACK_EAGCH_CONFIG RESET_VALUE 0x00000000
        EAGCH_OFFSET BIT[10:0]

DBACK_EAGCH_CTL ADDRESS 0x421F4 RW
DBACK_EAGCH_CTL RESET_VALUE 0x00000000
        COMB_EN BIT[3]
        ROUND_SEL BIT[2:1]
                SEL_0_BIT VALUE 0x0
                SEL_1_BIT VALUE 0x1
                SEL_2_BIT VALUE 0x2
                SEL_3_BIT VALUE 0x3
        DECODE_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

DBACK_EAGCH_TRIGGER ADDRESS 0x421F8 C
DBACK_EAGCH_TRIGGER RESET_VALUE 0x00000000
        TRIGGER BIT[0]
                DISABLE VALUE 0x0
                TRIGGER VALUE 0x1

DBACK_EAGCH_RM_PATTERN_k(k):(0)-(2) ARRAY 0x000421FC+0x4*k
DBACK_EAGCH_RM_PATTERN_0 ADDRESS 0x421FC RW
DBACK_EAGCH_RM_PATTERN_0 RESET_VALUE 0x00000000
        DATA BIT[31:0]
                NON VALUE 0x00000000
                PUNCT_REP VALUE 0x00000001

DBACK_HS_EUL_CTL_CH_RST ADDRESS 0x42208 C
DBACK_HS_EUL_CTL_CH_RST RESET_VALUE 0x00000000
        RESET BIT[0]
                NULL VALUE 0x0
                RESET VALUE 0x1

DBACK_NONHS_WCB_SIZE ADDRESS 0x4220C RW
DBACK_NONHS_WCB_SIZE RESET_VALUE 0x00000022
        NONHS_WCB_SIZE BIT[5:0]

DBACK_HS_WCB_SIZE ADDRESS 0x42210 RW
DBACK_HS_WCB_SIZE RESET_VALUE 0x00000010
        HS_WCB_SIZE BIT[4:0]

DBACK_PART1_INT_STATUS ADDRESS 0x42214 R
DBACK_PART1_INT_STATUS RESET_VALUE 0x00000000
        HSSCCH_PART1_DONE BIT[9:0]
                NULL VALUE 0x000
                DONE VALUE 0x001

DBACK_PART1_INT_CLR ADDRESS 0x42218 C
DBACK_PART1_INT_CLR RESET_VALUE 0x00000000
        HSSCCH_PART1_DONE BIT[9:0]
                NULL VALUE 0x000
                CLEAR VALUE 0x001

DBACK_PART1_INT_EN ADDRESS 0x4221C RW
DBACK_PART1_INT_EN RESET_VALUE 0x00000000
        HSSCCH_PART1_DONE BIT[9:0]
                NULL VALUE 0x000
                ENABLE VALUE 0x001

DBACK_PART2_INT_STATUS ADDRESS 0x42220 R
DBACK_PART2_INT_STATUS RESET_VALUE 0x00000000
        HSSCCH_PART2_DONE BIT[9:0]
                NULL VALUE 0x000
                DONE VALUE 0x001

DBACK_PART2_INT_CLR ADDRESS 0x42224 C
DBACK_PART2_INT_CLR RESET_VALUE 0x00000000
        HSSCCH_PART2_DONE BIT[9:0]
                NULL VALUE 0x000
                CLEAR VALUE 0x001

DBACK_PART2_INT_EN ADDRESS 0x42228 RW
DBACK_PART2_INT_EN RESET_VALUE 0x00000000
        HSSCCH_PART2_DONE BIT[9:0]
                NULL VALUE 0x000
                ENABLE VALUE 0x001

DBACK_EAGCH_INT_EN ADDRESS 0x4222C RW
DBACK_EAGCH_INT_EN RESET_VALUE 0x00000000
        EAGCH_DONE BIT[0]
                NULL VALUE 0x0
                ENABLE VALUE 0x1

DBACK_TEST_MEM_SEL ADDRESS 0x42230 RW
DBACK_TEST_MEM_SEL RESET_VALUE 0x00000000
        DRM_RAM_SEL BIT[2]
        WCB_RAM_SEL BIT[1]
        HSC_RAM_SEL BIT[0]

DBACK_TEST_BUS_SEL ADDRESS 0x42234 RW
DBACK_TEST_BUS_SEL RESET_VALUE 0x00000000
        TEST_BUS_EN BIT[31]
                DEFAULT VALUE 0x0
                ENABLE VALUE 0x1
        SEL BIT[6:0]
                MEMIF_1 VALUE 0x00
                MEMIF_2 VALUE 0x01
                MEMIF_3 VALUE 0x02
                MEMIF_4 VALUE 0x03
                MEMIF_5 VALUE 0x04
                MEMIF_6 VALUE 0x05
                MEMIF_7 VALUE 0x06
                MEMIF_8 VALUE 0x07
                MEMIF_9 VALUE 0x08
                MEMIF_10 VALUE 0x09
                HS_WC_BUFF_1 VALUE 0x0A
                HS_WC_BUFF_2 VALUE 0x0B
                HS_WC_BUFF_3 VALUE 0x0C
                HS_WC_BUFF_4 VALUE 0x0D
                NONHS_WC_BUFF_1 VALUE 0x0E
                NONHS_WC_BUFF_2 VALUE 0x0F
                DRM_DEC VALUE 0x10
                DRM VALUE 0x11
                VD_IF VALUE 0x12
                EVENT_1 VALUE 0x13
                VD_ARB VALUE 0x14
                NONHS_WC_BUFF_3 VALUE 0x15
                HS_MIMO_SIC1 VALUE 0x16
                HS_MIMO_SIC2 VALUE 0x17
                HS_MIMO_SIC3 VALUE 0x18
                HS_DEINT_LLR1 VALUE 0x19
                HS_DEINT_LLR2 VALUE 0x1A
                HS_DRM2_1 VALUE 0x1B
                HS_DRM2_2 VALUE 0x1C
                HS_DRM2_3 VALUE 0x1D
                HS_DRM2_4 VALUE 0x1E
                NONHS_WC_BUFF_4 VALUE 0x1F
                DECOB_IF VALUE 0x20
                HS_EUL_CTL_CH1 VALUE 0x22
                HSC_1 VALUE 0x23
                NONHS_DRMB_TD_0 VALUE 0x24
                NONHS_DRMB_TD_1 VALUE 0x25
                HS_DRMB_TD VALUE 0x26
                HS_DRM1_0 VALUE 0x27
                HS_DRM1_1 VALUE 0x28
                HS_MIMO_SIC4 VALUE 0x29
                HS_EUL_CTL_CH2 VALUE 0x2A
                HS_DMR1_2 VALUE 0x2B
                HS_DRM1_3 VALUE 0x2C
                TDECIB VALUE 0x2D
                BRDG2_TEST_IF_1 VALUE 0x30
                BRDG2_TEST_IF_2 VALUE 0x31
                BRDG2_TEST_IF_3 VALUE 0x32
                BRDG2_TEST_IF_4 VALUE 0x33
                HS_BRDG0_TEST_IF_1 VALUE 0x34
                HS_BRDG0_TEST_IF_2 VALUE 0x35
                HS_BRDG1_TEST_IF_1 VALUE 0x36
                HS_BRDG1_TEST_IF_2 VALUE 0x37
                HS_DRM2_5 VALUE 0x38
                HS_DRM2_6 VALUE 0x39
                HS_DRM2_7 VALUE 0x3A

DBACK_MEM_ADDR ADDRESS 0x42238 RW
DBACK_MEM_ADDR RESET_VALUE 0x00000000
        ADDR BIT[12:0]

DBACK_MEM_DATA0 ADDRESS 0x4223C RW
DBACK_MEM_DATA0 RESET_VALUE 0x00000000
        DATA_31_0 BIT[31:0]

DBACK_MEM_DATA1 ADDRESS 0x42240 RW
DBACK_MEM_DATA1 RESET_VALUE 0x00000000
        DATA_63_32 BIT[31:0]

DBACK_MEM_DATA2 ADDRESS 0x42244 RW
DBACK_MEM_DATA2 RESET_VALUE 0x00000000
        DATA_95_64 BIT[31:0]

DBACK_MEM_DATA3 ADDRESS 0x42248 RW
DBACK_MEM_DATA3 RESET_VALUE 0x00000000
        DATA_127_96 BIT[31:0]

DBACK_MEM_DATA4 ADDRESS 0x4224C RW
DBACK_MEM_DATA4 RESET_VALUE 0x00000000
        DATA_143_128 BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.TDS_DEMBACK

T_DBACK_HS_CHc_DEC_DATA0(c):(0)-(3) ARRAY 0x00042400+0xC*c
T_DBACK_HS_CH0_DEC_DATA0 ADDRESS 0x42400 R
T_DBACK_HS_CH0_DEC_DATA0 RESET_VALUE 0x00000000
        DECODE_DATA BIT[31:0]

T_DBACK_HS_CHc_DEC_DATA1(c):(0)-(3) ARRAY 0x00042404+0xC*c
T_DBACK_HS_CH0_DEC_DATA1 ADDRESS 0x42404 R
T_DBACK_HS_CH0_DEC_DATA1 RESET_VALUE 0x00000000
        DECODE_DATA BIT[17:0]

T_DBACK_HS_CHc_DEC_STAT(c):(0)-(3) ARRAY 0x00042408+0xC*c
T_DBACK_HS_CH0_DEC_STAT ADDRESS 0x42408 R
T_DBACK_HS_CH0_DEC_STAT RESET_VALUE 0x00000000
        ENERGY_METRIC BIT[31:16]
        QUALITY_BIT BIT[11]
        ERROR_CNT BIT[10:4]

T_DBACK_EAGCHc_DEC_DATA0(c):(0)-(3) ARRAY 0x00042430+0x10*c
T_DBACK_EAGCH0_DEC_DATA0 ADDRESS 0x42430 R
T_DBACK_EAGCH0_DEC_DATA0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_EAGCHc_DEC_DATA1(c):(0)-(3) ARRAY 0x00042434+0x10*c
T_DBACK_EAGCH0_DEC_DATA1 ADDRESS 0x42434 R
T_DBACK_EAGCH0_DEC_DATA1 RESET_VALUE 0x00000000
        DATA BIT[13:0]

T_DBACK_EAGCHc_DEC_STAT(c):(0)-(3) ARRAY 0x00042438+0x10*c
T_DBACK_EAGCH0_DEC_STAT ADDRESS 0x42438 R
T_DBACK_EAGCH0_DEC_STAT RESET_VALUE 0x00000000
        ENERGY_METRIC BIT[31:16]
        QUALITY_BIT BIT[11]
        ERROR_CNT BIT[10:4]

T_DBACK_EAGCHc_METRIC(c):(0)-(3) ARRAY 0x0004243C+0x10*c
T_DBACK_EAGCH0_METRIC ADDRESS 0x4243C R
T_DBACK_EAGCH0_METRIC RESET_VALUE 0x00000000
        SECOND_BEST_STATE_METRIC BIT[30:24]
        WORST_STATE_METRIC BIT[22:16]
        BEST_STATE_METRIC BIT[14:8]
        ZERO_STATE_METRIC BIT[6:0]

T_DBACK_FPACH_DEC_DATA0 ADDRESS 0x42470 R
T_DBACK_FPACH_DEC_DATA0 RESET_VALUE 0x00000000
        DEC_DATA BIT[31:0]

T_DBACK_FPACH_DEC_DATA1 ADDRESS 0x42474 R
T_DBACK_FPACH_DEC_DATA1 RESET_VALUE 0x00000000
        DEC_DATA BIT[7:0]

T_DBACK_FPACH_DEC_STAT ADDRESS 0x42478 R
T_DBACK_FPACH_DEC_STAT RESET_VALUE 0x00000000
        ENERGY_METRIC BIT[31:16]
        QUALITY_BIT BIT[11]
        ERROR_CNT BIT[10:4]

T_DBACK_TEST_MEM_SEL ADDRESS 0x4247C RW
T_DBACK_TEST_MEM_SEL RESET_VALUE 0x00000000
        DRM_RAM_SEL BIT[1]
        WCB_RAM_SEL BIT[0]

T_DBACK_TEST_BUS_SEL ADDRESS 0x42480 RW
T_DBACK_TEST_BUS_SEL RESET_VALUE 0x00000000
        TEST_BUS_EN BIT[31]
                DEFAULT VALUE 0x0
                ENABLE VALUE 0x1
        SEL BIT[5:0]
                WCB_1 VALUE 0x00
                WCB_2 VALUE 0x01
                WCB_WR VALUE 0x02
                PARAM_1 VALUE 0x03
                PARAM_2 VALUE 0x04
                DRM VALUE 0x05
                NONHS_DRMB_TD_0 VALUE 0x06
                NONHS_DRMB_TD_1 VALUE 0x07
                VD_IF VALUE 0x08
                EVENT VALUE 0x09
                HS_DRMB_TD VALUE 0x0A
                TDECIB VALUE 0x0B
                BRDG_IF VALUE 0x0C
                DRMB VALUE 0x0D
                LLR_1 VALUE 0x0E
                LLR_2 VALUE 0x0F
                DEINT_1 VALUE 0x10
                DEINT_2 VALUE 0x11
                HS_DRM1_0 VALUE 0x12
                HS_DRM2_1 VALUE 0x13
                HS_DRM2_2 VALUE 0x14
                HS_DRM2_3 VALUE 0x15
                HS_DRM2_4 VALUE 0x16
                HS_DRM2_5 VALUE 0x17
                HS_DRM2_6 VALUE 0x18
                HS_DRM2_7 VALUE 0x19
                DESCRMB VALUE 0x1A
                CTRL_CH VALUE 0x1B
                HS_DRM1_1 VALUE 0x1C
                HS_DRM1_2 VALUE 0x1D
                HS_DRM1_3 VALUE 0x1E
                DECOB_IF VALUE 0x1F

T_DBACK_MEM_ADDR ADDRESS 0x42484 RW
T_DBACK_MEM_ADDR RESET_VALUE 0x00000000
        ADDR BIT[12:0]

T_DBACK_MEM_DATA0 ADDRESS 0x42488 RW
T_DBACK_MEM_DATA0 RESET_VALUE 0x00000000
        DATA_31_0 BIT[31:0]

T_DBACK_MEM_DATA1 ADDRESS 0x4248C RW
T_DBACK_MEM_DATA1 RESET_VALUE 0x00000000
        DATA_63_32 BIT[31:0]

T_DBACK_MEM_DATA2 ADDRESS 0x42490 RW
T_DBACK_MEM_DATA2 RESET_VALUE 0x00000000
        DATA_95_64 BIT[31:0]

T_DBACK_MEM_DATA3 ADDRESS 0x42494 RW
T_DBACK_MEM_DATA3 RESET_VALUE 0x00000000
        DATA_127_96 BIT[31:0]

T_DBACK_MEM_DATA4 ADDRESS 0x42498 RW
T_DBACK_MEM_DATA4 RESET_VALUE 0x00000000
        DATA_143_128 BIT[15:0]

T_DBACK_HS_CHc_DC_DEC_DATA0(c):(0)-(3) ARRAY 0x0004249C+0xC*c
T_DBACK_HS_CH0_DC_DEC_DATA0 ADDRESS 0x4249C R
T_DBACK_HS_CH0_DC_DEC_DATA0 RESET_VALUE 0x00000000
        DECODE_DATA BIT[31:0]

T_DBACK_HS_CHc_DC_DEC_DATA1(c):(0)-(3) ARRAY 0x000424A0+0xC*c
T_DBACK_HS_CH0_DC_DEC_DATA1 ADDRESS 0x424A0 R
T_DBACK_HS_CH0_DC_DEC_DATA1 RESET_VALUE 0x00000000
        DECODE_DATA BIT[17:0]

T_DBACK_HS_CHc_DC_DEC_STAT(c):(0)-(3) ARRAY 0x000424A4+0xC*c
T_DBACK_HS_CH0_DC_DEC_STAT ADDRESS 0x424A4 R
T_DBACK_HS_CH0_DC_DEC_STAT RESET_VALUE 0x00000000
        ENERGY_METRIC BIT[31:16]
        QUALITY_BIT BIT[11]
        ERROR_CNT BIT[10:4]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.CDMA_DEINT

DINT_CFG ADDRESS 0x42600 W
DINT_CFG RESET_VALUE 0x00000000
        L_ODD_RAM_PAGE_SEL BIT[11]
        M_ODD_RAM_PAGE_SEL BIT[10]
        N_ODD_RAM_PAGE_SEL BIT[9]
        P_ODD_RAM_PAGE_SEL BIT[8]
        CHAN_RAM_ALLOC BIT[7:0]

DINT_CHw_CFG(w):(0)-(2) ARRAY 0x00042604+0x4*w
DINT_CH0_CFG ADDRESS 0x42604 W
DINT_CH0_CFG RESET_VALUE 0x00000000
        SYNC_CHAN_80M_BND BIT[3]
        NEXT_20M_BND BIT[2]

TD_BLOCK_SIZE ADDRESS 0x42614 W
TD_BLOCK_SIZE RESET_VALUE 0x00000000
        DATA BIT[15:0]

TD_INTLV_CFG_LO ADDRESS 0x42618 W
TD_INTLV_CFG_LO RESET_VALUE 0x00000000
        ROW_WIDTH BIT[2:0]

TD_INTLV_CFG_HI ADDRESS 0x4261C W
TD_INTLV_CFG_HI RESET_VALUE 0x00000000
        INTLV_COLS BIT[15:8]
        INTLV_ROWS BIT[7:0]

TD_INTLV_SIZE_LO ADDRESS 0x42620 W
TD_INTLV_SIZE_LO RESET_VALUE 0x00000000
        TD_INTLV_LEN_X1 BIT[12:0]

TD_PUNCT_LO ADDRESS 0x42624 W
TD_PUNCT_LO RESET_VALUE 0x00000000
        PUNCT_PATTERN BIT[15:8]
        PUNCT_LENGTH BIT[7:3]
        TD_DEC_INT_EN BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CODE_RATE BIT[1:0]

TD_PUNCT_HI ADDRESS 0x42628 W
TD_PUNCT_HI RESET_VALUE 0x00000000
        PUNCT_PATTERN BIT[15:0]

DINT_PKT_OFFSET ADDRESS 0x42630 W
DINT_PKT_OFFSET RESET_VALUE 0x00000000
        PACKET_OFFSET BIT[6:3]
                PKT_A VALUE 0x0
                PKT_B VALUE 0x1
                PKT_C VALUE 0x2
                PKT_D VALUE 0x3
                PKT_E VALUE 0x4
                PKT_F VALUE 0x5
                PKT_G VALUE 0x6
                PKT_H VALUE 0x7
                PKT_I VALUE 0x8
                PKT_J VALUE 0x9
                PKT_K VALUE 0xA
                PKT_L VALUE 0xB
                PKT_M VALUE 0xC
                PKT_N VALUE 0xD
                PKT_P VALUE 0xE
                PKT_Q VALUE 0xF
        PACKET_TYPE BIT[2:0]
                INTLV_CFG_LO VALUE 0x0
                INTLV_CFG_HI VALUE 0x1
                BLK_SIZE_LO VALUE 0x2
                BLK_SIZE_HI VALUE 0x3
                PUNCT_LO VALUE 0x4
                PUNCT_HI VALUE 0x5
                PL_CRC_LO VALUE 0x6
                PL_CRC_HI VALUE 0x7

DINT_PKT_CFG ADDRESS 0x42634 RW
DINT_PKT_CFG RESET_VALUE 0x00000000
        DINT_PKG_CFG BIT[15:0]

DINT_TASK_OFFSET ADDRESS 0x42638 W
DINT_TASK_OFFSET RESET_VALUE 0x00000000
        DATA1 BIT[6:5]
        DATA2 BIT[4:1]
        DATA3 BIT[0]

DINT_TASK_LIST ADDRESS 0x4263C RW
DINT_TASK_LIST RESET_VALUE 0x00000000
        DINT_TASK_LIST BIT[15:0]

TST_SYNC_DINT ADDRESS 0x42640 W
TST_SYNC_DINT RESET_VALUE 0x00000000
        TD_SYNC BIT[14]
        TD_DEINT_SYM1_REQ BIT[13]
        TD_DEINT_SYM0_REQ BIT[12]
        TD_DEINT_RESET BIT[11]
        TD_DEINT_ADDR_SKIP BIT[10]
        TD_DEINT_STROBE BIT[9]
        TD_DONE BIT[8]
        VD_SYNC BIT[7]
        SYMS_ACK BIT[6]
        VD_DONE BIT[5]
        SYNC80 BIT[4]
        SYNC20 BIT[2]
        SYNC5 BIT[1]
        SYNC_SLOT BIT[0]

TST_CH0_SYMS ADDRESS 0x42644 W
TST_CH0_SYMS RESET_VALUE 0x00000000
        TST_CH0_RXSYM_Q BIT[11:6]
        TST_CH0_RXSYM_I BIT[5:0]

TST_CH1_SYMS ADDRESS 0x42648 W
TST_CH1_SYMS RESET_VALUE 0x00000000
        TST_CH1_RXSYM_Q BIT[11:6]
        TST_CH1_RXSYM_I BIT[5:0]

TST_CH2_SYMS ADDRESS 0x4264C W
TST_CH2_SYMS RESET_VALUE 0x00000000
        TST_CH2_RXSYM_Q BIT[11:6]
        TST_CH2_RXSYM_I BIT[5:0]

TST_SEL_DINT ADDRESS 0x42654 W
TST_SEL_DINT RESET_VALUE 0x00000000
        TST_Q_CHAN_EN BIT[4]
        TST_SEL_OB BIT[3]
        TST_SEL_TD BIT[2]
        TST_SEL_VD BIT[1]
        TST_SEL_DEM_LOC BIT[0]

DINT_OTD_CFG ADDRESS 0x42658 RW
DINT_OTD_CFG RESET_VALUE 0x00000000
        OTD_SEL BIT[1]
        CH2_CODE_TYPE BIT[0]
                CONVOLUTIONALLY_ENCODED VALUE 0x0
                TURBO_ENCODED VALUE 0x1

TST_SYS_TIME ADDRESS 0x42670 RW
TST_SYS_TIME RESET_VALUE 0x00000000
        TST_SYS_TIME BIT[12:0]

DEINT_DBG_BUS_CTL ADDRESS 0x42674 RW
DEINT_DBG_BUS_CTL RESET_VALUE 0x00000000
        DBG_MODE BIT[5:1]
        DBG_BUS_OUT_EN BIT[0]

DEC_CLR_INT_STATUS ADDRESS 0x42684 W
DEC_CLR_INT_STATUS RESET_VALUE 0x00000000
        VD_CLR_STATUS BIT[1]
        TD_CLR_STATUS BIT[0]

DEINT_CLK_STATUS ADDRESS 0x42688 R
DEINT_CLK_STATUS RESET_VALUE 0x0000000F
        CLK_MODEM_IS_OFF BIT[3:0]

DEC_DONE_INT_STATUS ADDRESS 0x4268C R
DEC_DONE_INT_STATUS RESET_VALUE 0x00000000
        VD_DONE_STATUS BIT[1]
        TD_DONE_STATUS BIT[0]

DEINT_TASK_STATUS ADDRESS 0x42690 R
DEINT_TASK_STATUS RESET_VALUE 0x00000000
        FCH_EGTH_DEC_DONE BIT[12]
        FCH_QRTR_DEC_DONE BIT[11]
        FCH_HALF_DEC_DONE BIT[10]
        FCH_FULL_DEC_DONE BIT[9]
        DEC_DONE BIT[6]
        TASK_ID BIT[5:0]

DEINT_FRMHYP_STATUS ADDRESS 0x42694 R
DEINT_FRMHYP_STATUS RESET_VALUE 0x00000000
        DATA1 BIT[11:8]
        DATA2 BIT[7:4]
        DATA3 BIT[3:0]

DINT_VD_RD_ADDR ADDRESS 0x42698 R
DINT_VD_RD_ADDR RESET_VALUE 0x00000000
        DATA BIT[15:0]

DINT_FCH_CFG0 ADDRESS 0x4269C RW
DINT_FCH_CFG0 RESET_VALUE 0x00000000
        RD_VD_LIN_ADDR BIT[3]
        CHAN_ID BIT[2:1]
                CH0 VALUE 0x0
                CH1 VALUE 0x1
                CH2 VALUE 0x2
                CH3 VALUE 0x3
        CHAINBACK_DEPTH BIT[0]

DINT_FCH_CFG1 ADDRESS 0x426A0 RW
DINT_FCH_CFG1 RESET_VALUE 0x00000000
        LTU_LEN BIT[28:20]
        NUM_LTU_FRM BIT[19:16]
        LTU_CRC BIT[15:0]

DINT_FCH_TRIGGER ADDRESS 0x426A4 RW
DINT_FCH_TRIGGER RESET_VALUE 0x00000000
        FCH_RAM_RD_BANK BIT[21]
                BANK0 VALUE 0x0
                BANK1 VALUE 0x1
        TRIGGER BIT[20]
        FCH_FULL_HYP_DEC_INT_EN BIT[19]
                NO VALUE 0x0
                YES VALUE 0x1
        FCH_HALF_HYP_DEC_INT_EN BIT[18]
                NO VALUE 0x0
                YES VALUE 0x1
        FCH_QRTR_HYP_DEC_INT_EN BIT[17]
                NO VALUE 0x0
                YES VALUE 0x1
        FCH_EGTH_HYP_DEC_INT_EN BIT[16]
                NO VALUE 0x0
                YES VALUE 0x1
        FCH_FULL_HYP_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FCH_HALF_HYP_EN BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FCH_QRTR_HYP_EN BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FCH_EGTH_HYP_EN BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        VALID_SYM_SIZE BIT[9:0]

DINT_FCH_WR_BANK ADDRESS 0x426A8 R
DINT_FCH_WR_BANK RESET_VALUE 0x00000000
        FCH_RAM_WR_BANK BIT[0]
                BANK0 VALUE 0x0
                BANK1 VALUE 0x1

DINT_FCH_EGTH_HYP_CFG0 ADDRESS 0x426AC RW
DINT_FCH_EGTH_HYP_CFG0 RESET_VALUE 0x00000000
        CODE_RATE BIT[27:26]
        SYMBOL_REPEAT BIT[25:24]
        INTLV_COLS BIT[23:16]
        ROW_WIDTH BIT[14:12]
        YM_THRESH BIT[11:8]
        SMT_SCALAR BIT[7:0]

DINT_FCH_EGTH_HYP_CFG1 ADDRESS 0x426B0 RW
DINT_FCH_EGTH_HYP_CFG1 RESET_VALUE 0x00000000
        BLOCK_SIZE BIT[25:16]
        VD_OUTBUF_ADDR_OFFSET BIT[9:0]

DINT_FCH_EGTH_HYP_CFG2 ADDRESS 0x426B4 RW
DINT_FCH_EGTH_HYP_CFG2 RESET_VALUE 0x00000000
        PUNCT_LENGTH BIT[29:25]
        PUNCT_PATTERN BIT[24:0]

DINT_FCH_EGTH_HYP_CFG3 ADDRESS 0x426B8 RW
DINT_FCH_EGTH_HYP_CFG3 RESET_VALUE 0x00000000
        FULL_TRACEBACK BIT[23]
        MTVA_MAX_PATH BIT[21:20]
        MTVA_YM_THRESH BIT[19:16]
        PL_CRC BIT[15:0]

DINT_FCH_QRTR_HYP_CFG0 ADDRESS 0x426BC RW
DINT_FCH_QRTR_HYP_CFG0 RESET_VALUE 0x00000000
        CODE_RATE BIT[27:26]
        SYMBOL_REPEAT BIT[25:24]
        INTLV_COLS BIT[23:16]
        ROW_WIDTH BIT[14:12]
        YM_THRESH BIT[11:8]
        SMT_SCALAR BIT[7:0]

DINT_FCH_QRTR_HYP_CFG1 ADDRESS 0x426C0 RW
DINT_FCH_QRTR_HYP_CFG1 RESET_VALUE 0x00000000
        BLOCK_SIZE BIT[25:16]
        VD_OUTBUF_ADDR_OFFSET BIT[9:0]

DINT_FCH_QRTR_HYP_CFG2 ADDRESS 0x426C4 RW
DINT_FCH_QRTR_HYP_CFG2 RESET_VALUE 0x00000000
        PUNCT_LENGTH BIT[29:25]
        PUNCT_PATTERN BIT[24:0]

DINT_FCH_QRTR_HYP_CFG3 ADDRESS 0x426C8 RW
DINT_FCH_QRTR_HYP_CFG3 RESET_VALUE 0x00000000
        FULL_TRACEBACK BIT[23]
        MTVA_MAX_PATH BIT[21:20]
        MTVA_YM_THRESH BIT[19:16]
        PL_CRC BIT[15:0]

DINT_FCH_HALF_HYP_CFG0 ADDRESS 0x426CC RW
DINT_FCH_HALF_HYP_CFG0 RESET_VALUE 0x00000000
        CODE_RATE BIT[27:26]
        SYMBOL_REPEAT BIT[25:24]
        INTLV_COLS BIT[23:16]
        ROW_WIDTH BIT[14:12]
        YM_THRESH BIT[11:8]
        SMT_SCALAR BIT[7:0]

DINT_FCH_HALF_HYP_CFG1 ADDRESS 0x426D0 RW
DINT_FCH_HALF_HYP_CFG1 RESET_VALUE 0x00000000
        BLOCK_SIZE BIT[25:16]
        VD_OUTBUF_ADDR_OFFSET BIT[9:0]

DINT_FCH_HALF_HYP_CFG2 ADDRESS 0x426D4 RW
DINT_FCH_HALF_HYP_CFG2 RESET_VALUE 0x00000000
        PUNCT_LENGTH BIT[29:25]
        PUNCT_PATTERN BIT[24:0]

DINT_FCH_HALF_HYP_CFG3 ADDRESS 0x426D8 RW
DINT_FCH_HALF_HYP_CFG3 RESET_VALUE 0x00000000
        FULL_TRACEBACK BIT[23]
        MTVA_MAX_PATH BIT[21:20]
        MTVA_YM_THRESH BIT[19:16]
        PL_CRC BIT[15:0]

DINT_FCH_FULL_HYP_CFG0 ADDRESS 0x426DC RW
DINT_FCH_FULL_HYP_CFG0 RESET_VALUE 0x00000000
        CODE_RATE BIT[27:26]
        SYMBOL_REPEAT BIT[25:24]
        INTLV_COLS BIT[23:16]
        ROW_WIDTH BIT[14:12]
        YM_THRESH BIT[11:8]
        SMT_SCALAR BIT[7:0]

DINT_FCH_FULL_HYP_CFG1 ADDRESS 0x426E0 RW
DINT_FCH_FULL_HYP_CFG1 RESET_VALUE 0x00000000
        BLOCK_SIZE BIT[25:16]
        VD_OUTBUF_ADDR_OFFSET BIT[9:0]

DINT_FCH_FULL_HYP_CFG2 ADDRESS 0x426E4 RW
DINT_FCH_FULL_HYP_CFG2 RESET_VALUE 0x00000000
        PUNCT_LENGTH BIT[29:25]
        PUNCT_PATTERN BIT[24:0]

DINT_FCH_FULL_HYP_CFG3 ADDRESS 0x426E8 RW
DINT_FCH_FULL_HYP_CFG3 RESET_VALUE 0x00000000
        FULL_TRACEBACK BIT[23]
        MTVA_MAX_PATH BIT[21:20]
        MTVA_YM_THRESH BIT[19:16]
        PL_CRC BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.CDMA_WIDGET

COMB_FUND_SOFT_DEC_IQ_WR ADDRESS 0x42900 RW
COMB_FUND_SOFT_DEC_IQ_WR RESET_VALUE 0x00000000
        I_SOFTDEC BIT[21:16]
        Q_SOFTDEC BIT[5:0]

C_SYNC_TRIG_REG ADDRESS 0x42904 C
C_SYNC_TRIG_REG RESET_VALUE 0x00000000
        C_SYNC5 BIT[2]
        C_SYNC20 BIT[1]
        C_SYNC80 BIT[0]

CH0_Q_SOFTDEC_ENABLE ADDRESS 0x42908 RW
CH0_Q_SOFTDEC_ENABLE RESET_VALUE 0x00000000
        Q_CHAN_EN BIT[0]

CH1_CONTROL ADDRESS 0x4290C RW
CH1_CONTROL RESET_VALUE 0x00000000
        ENABLE BIT[31]
        SYMBOL_COUNT BIT[30:16]
        VBUF_ADDR BIT[15:0]

CH2_CONTROL ADDRESS 0x42910 RW
CH2_CONTROL RESET_VALUE 0x00000000
        ENABLE BIT[31]
        SYMBOL_COUNT BIT[30:16]
        VBUF_ADDR BIT[15:0]

CDMA_WIDGET_STATUS0 ADDRESS 0x42914 R
CDMA_WIDGET_STATUS0 RESET_VALUE 0x00000000
        SYNC5_STB BIT[31]
        SYNC20_STB BIT[30]
        CH0_RXSYM_I BIT[29:24]
        CH0_STB BIT[23]
        Q_CH_EN BIT[22]
        CH0_RXSYM_Q BIT[21:16]
        SYNC80_STB BIT[15]
        C2RD_FRAME BIT[14]
        C2RD_REQ BIT[13]
        C2RD_VALID BIT[12]
        C2RD_STATE BIT[11:9]
                IDLE VALUE 0x0
                DELAY_STATE1 VALUE 0x1
                DELAY_STATE2 VALUE 0x2
                DELAY_STATE3 VALUE 0x3
                PROCESSING_CHANNEL_1 VALUE 0x4
                PROCESSING_CHANNEL_2 VALUE 0x5
        SYMBOL_COUNT BIT[8:0]

RESET_STATUS0 ADDRESS 0x42918 C
RESET_STATUS0 RESET_VALUE 0x00000000
        CLR BIT[0]

CDMA_WIDGET_STATUS1 ADDRESS 0x4291C R
CDMA_WIDGET_STATUS1 RESET_VALUE 0x00000000
        CH0_RXSYM_ACK BIT[31]
        CH2_RXSYM_I BIT[29:24]
        CH2_STB BIT[22]
        CH2_RXSYM_Q BIT[21:16]
        CH1_RXSYM_I BIT[13:8]
        CH1_STB BIT[6]
        CH1_RXSYM_Q BIT[5:0]

RESET_STATUS1 ADDRESS 0x42920 C
RESET_STATUS1 RESET_VALUE 0x00000000
        CLR BIT[0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.HDR_DEINT

HDR_DINT_STATUS ADDRESS 0x42C24 R
HDR_DINT_STATUS RESET_VALUE 0x00000000
        DEINT_ACTIVE BIT[1]
                IDLE VALUE 0x0
                ACTIVE VALUE 0x1

HDR_DINT_DBG_BUS ADDRESS 0x42C80 W
HDR_DINT_DBG_BUS RESET_VALUE 0x000000XX
        DBG_BUS_SEL BIT[4:2]
        DBG_BUS_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

HDR_DINT_CLK_STATUS ADDRESS 0x42C84 R
HDR_DINT_CLK_STATUS RESET_VALUE 0x00000003
        HDEINT_BRIF_CLK_IS_OFF BIT[1]
                CLK_ON VALUE 0x0
                CLK_OFF VALUE 0x1
        HDEINT_CLK_IS_OFF BIT[0]
                CLK_ON VALUE 0x0
                CLK_OFF VALUE 0x1

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.DB_BUF

DEMBACK_BUFF_MODE ADDRESS 0x44004 RW
DEMBACK_BUFF_MODE RESET_VALUE 0x00000000
        SVD_RD_ENDIAN_MODE BIT[1]
                LITTLE_ENDIAN VALUE 0x0
                BIG_ENDIAN VALUE 0x1
        MICRO_ACCESS BIT[0]

DEMBACK_AHB_MEM_PAGE ADDRESS 0x44008 RW
DEMBACK_AHB_MEM_PAGE RESET_VALUE 0x00000000
        AHB_HARQ_PAGE_EN BIT[2]
        PAGE_SEL BIT[1:0]
                HARQ_PAGE_SEL0 VALUE 0x0
                HARQ_PAGE_SEL1 VALUE 0x1
                HARQ_PAGE_SEL2 VALUE 0x2
                HARQ_PAGE_SEL3 VALUE 0x3

DEMBACK_BUFF_MEM_CMD ADDRESS 0x44010 RW
DEMBACK_BUFF_MEM_CMD RESET_VALUE 0x00000000
        READ BIT[20]
                WRITE VALUE 0x0
                READ VALUE 0x1
        ADDRESS BIT[19:7]
        WORD_SEL BIT[6]
                SEL_0_31 VALUE 0x0
                SEL_32_47 VALUE 0x1
        RAM_GRP_IDX BIT[5:2]
                DRMB_47_0 VALUE 0x0
                DRMB_95_48 VALUE 0x1
                DRMB_143_96 VALUE 0x2
                WCB_DPCH VALUE 0x3
                WCB_PDSCH VALUE 0x4
                WCB_PDSCHM VALUE 0x5
                REENCODE_5 VALUE 0x6
                REENCODE_6 VALUE 0x7
                DEMOD_LLR_1 VALUE 0x8
                DEMOD_LLR VALUE 0x9
                SCH_IN VALUE 0xA
                CCH_IN VALUE 0xB
                SCH_OUT VALUE 0xC
                TAIL_DECOB VALUE 0xD
                SER_DECOB VALUE 0xE
                HS_SCCH VALUE 0xF
        RAM_BANK_IDX BIT[1:0]

DEMBACK_BUFF_MEM_WR ADDRESS 0x44014 W
DEMBACK_BUFF_MEM_WR RESET_VALUE 0x00000000
        WR_DATA BIT[31:0]

DEMBACK_BUFF_MEM_RD ADDRESS 0x44018 R
DEMBACK_BUFF_MEM_RD RESET_VALUE 0x00000000
        RD_DATA BIT[31:0]

DEMBACK_DBBUF_RDRi_CFG0(i):(0)-(3) ARRAY 0x00044020+0xC*i
DEMBACK_DBBUF_RDR0_CFG0 ADDRESS 0x44020 RW
DEMBACK_DBBUF_RDR0_CFG0 RESET_VALUE 0xXXXX0000
        UNUSED BIT[31:17]
        PBCH_MEM_SEL BIT[16]
                MEM_SEL_NORMAL VALUE 0x0
                MEM_SEL_RAM11 VALUE 0x1
        VBUF_LEN BIT[15:0]

DEMBACK_DBBUF_RDRi_CFG1(i):(0)-(3) ARRAY 0x00044024+0xC*i
DEMBACK_DBBUF_RDR0_CFG1 ADDRESS 0x44024 RW
DEMBACK_DBBUF_RDR0_CFG1 RESET_VALUE 0x00000000
        START_VADDR BIT[31:0]

DEMBACK_DBBUF_RDRi_XFER_CTL(i):(0)-(3) ARRAY 0x00044028+0xC*i
DEMBACK_DBBUF_RDR0_XFER_CTL ADDRESS 0x44028 RW
DEMBACK_DBBUF_RDR0_XFER_CTL RESET_VALUE 0xXX000000
        UNUSED BIT[31:24]
        LINE_WIDTH_SEL BIT[23]
                S_32BIT VALUE 0x0
                S_48BIT VALUE 0x1
        Q_SIZE BIT[22:19]
                Q_SIZE_8 VALUE 0x4
                Q_SIZE_16 VALUE 0x5
                Q_SIZE_32 VALUE 0x6
                Q_SIZE_6 VALUE 0x8
                Q_SIZE_12 VALUE 0x9
                Q_SIZE_24 VALUE 0xA
        XFER_LEN BIT[18:3]
        DATA_MODE BIT[2:1]
                UNARY_MODE VALUE 0x0
                BINARY_MODE VALUE 0x1
                QUATERNARY_MODE VALUE 0x2
                OCTERNARY_MODE VALUE 0x3
        XFER_EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

DEMBACK_DBBUF_WRTRi_CFG0(i):(0)-(3) ARRAY 0x00044080+0xC*i
DEMBACK_DBBUF_WRTR0_CFG0 ADDRESS 0x44080 RW
DEMBACK_DBBUF_WRTR0_CFG0 RESET_VALUE 0xXXXX0000
        UNUSED BIT[31:17]
        PBCH_MEM_SEL BIT[16]
                MEM_SEL_NORMAL VALUE 0x0
                MEM_SEL_RAM11 VALUE 0x1
        VBUF_LEN BIT[15:0]

DEMBACK_DBBUF_WRTRi_CFG1(i):(0)-(3) ARRAY 0x00044084+0xC*i
DEMBACK_DBBUF_WRTR0_CFG1 ADDRESS 0x44084 RW
DEMBACK_DBBUF_WRTR0_CFG1 RESET_VALUE 0x00000000
        START_VADDR BIT[31:0]

DEMBACK_DBBUF_WRTRi_XFER_CTL(i):(0)-(3) ARRAY 0x00044088+0xC*i
DEMBACK_DBBUF_WRTR0_XFER_CTL ADDRESS 0x44088 RW
DEMBACK_DBBUF_WRTR0_XFER_CTL RESET_VALUE 0xXX000000
        UNUSED BIT[31:24]
        LINE_WIDTH_SEL BIT[23]
                S_32BIT VALUE 0x0
                S_48BIT VALUE 0x1
        Q_SIZE BIT[22:19]
                Q_SIZE_8 VALUE 0x4
                Q_SIZE_16 VALUE 0x5
                Q_SIZE_32 VALUE 0x6
                Q_SIZE_6 VALUE 0x8
                Q_SIZE_12 VALUE 0x9
                Q_SIZE_24 VALUE 0xA
        XFER_LEN BIT[18:3]
        DATA_MODE BIT[2:1]
                UNARY_MODE VALUE 0x0
                BINARY_MODE VALUE 0x1
                QUATERNARY_MODE VALUE 0x2
                OCTERNARY_MODE VALUE 0x3
        XFER_EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

DEMBACK_DBBUF_BRDG_CTL ADDRESS 0x44100 RW
DEMBACK_DBBUF_BRDG_CTL RESET_VALUE 0x00000000
        EN_XFER_ERR_EVENT BIT[3]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EN_BUF_OVF_EVENT BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        EN_DONE_EVENT BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        DIS_CGC_ON_XFER_EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

DEMBACK_DBBUF_BRDG_STATUS ADDRESS 0x44104 R
DEMBACK_DBBUF_BRDG_STATUS RESET_VALUE 0x00000000
        BUF_OVF BIT[16]
                NO_OVERFLOW VALUE 0x0
                OVERFLOW VALUE 0x1
        BRDG_STATUS BIT[7:0]

DEMBACK_DBBUF_BRDG_CLEAR ADDRESS 0x44108 RW
DEMBACK_DBBUF_BRDG_CLEAR RESET_VALUE 0xXXXXXX00
        UNUSED BIT[31:8]
        BRDG_CLEAR BIT[7:0]
                RDR0_CLEAR VALUE 0x01
                RDR1_CLEAR VALUE 0x02
                RDR2_CLEAR VALUE 0x04
                RDR3_CLEAR VALUE 0x08
                WRTR0_CLEAR VALUE 0x10
                WRTR1_CLEAR VALUE 0x20
                WRTR2_CLEAR VALUE 0x40
                WRTR3_CLEAR VALUE 0x80

DEMBACK_BUFF_TBVD_DECOB_RD_MIN ADDRESS 0x45000 W
DEMBACK_BUFF_TBVD_DECOB_RD_MIN RESET_VALUE 0x00000000
        DATA BIT[0]

DEMBACK_BUFF_TBVD_DECOB_RD_MAX ADDRESS 0x4577C W
DEMBACK_BUFF_TBVD_DECOB_RD_MAX RESET_VALUE 0x00000000
        DATA BIT[0]

DEMBACK_BUFF_SVD_DECOB_RD_MIN ADDRESS 0x46000 W
DEMBACK_BUFF_SVD_DECOB_RD_MIN RESET_VALUE 0x00000000
        DATA BIT[0]

DEMBACK_BUFF_SVD_DECOB_RD_MAX ADDRESS 0x46D7C W
DEMBACK_BUFF_SVD_DECOB_RD_MAX RESET_VALUE 0x00000000
        DATA BIT[0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.SVD_TBVD

SVD_TBVD_CLK_STATUS_REG ADDRESS 0x48000 R
SVD_TBVD_CLK_STATUS_REG RESET_VALUE 0x0000000F
        SVD_UMTS_IF_STAT_CLK_STATUS BIT[3]
                CLK_ON VALUE 0x0
                CLK_OFF VALUE 0x1
        SVD_UMTS_IF_MAIN_CLK_STATUS BIT[2]
                CLK_ON VALUE 0x0
                CLK_OFF VALUE 0x1
        SVD_CORE_CLK_STATUS BIT[1]
                CLK_ON VALUE 0x0
                CLK_OFF VALUE 0x1
        TBVD_CLK_STATUS BIT[0]
                CLK_ON VALUE 0x0
                CLK_OFF VALUE 0x1

SVD_TBVD_HW_IDLE ADDRESS 0x48004 R
SVD_TBVD_HW_IDLE RESET_VALUE 0x00000003
        SVD_IDLE BIT[1]
        TBVD_IDLE BIT[0]
                HW_ACTIVE VALUE 0x0
                HW_IDLE VALUE 0x1

SVD_TBVD_TESTBUS_ENABLE ADDRESS 0x48008 RW
SVD_TBVD_TESTBUS_ENABLE RESET_VALUE 0x00000000
        TBVD_TASK_CTRL_TESTBUS_SEL BIT[27:24]
        SVD_TESTBUS_SEL BIT[23:20]
        TBVD_TESTBUS_SEL BIT[15:12]
        TBVD_TASK_CTRL_TESTBUS_EN BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SVD_TESTBUS_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TBVD_TESTBUS_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

SVD_MODE ADDRESS 0x4800C W
SVD_MODE RESET_VALUE 0x000000XX
        FLUSH BIT[4]
        INITMODE_2_0 BIT[3:1]
        PACKET BIT[0]

SVD_POLY2IJ ADDRESS 0x48010 W
SVD_POLY2IJ RESET_VALUE 0x0000XXXX
        POLY2J_6_0 BIT[13:7]
        POLY2I_6_0 BIT[6:0]

SVD_POLY3IJ ADDRESS 0x48014 W
SVD_POLY3IJ RESET_VALUE 0x0000XXXX
        POLY3J_6_0 BIT[13:7]
        POLY3I_6_0 BIT[6:0]

SVD_POLY3K ADDRESS 0x48018 W
SVD_POLY3K RESET_VALUE 0x000000XX
        POLY3K_6_0 BIT[6:0]

SVD_POLY4IJ ADDRESS 0x4801C W
SVD_POLY4IJ RESET_VALUE 0x0000XXXX
        POLY4J_6_0 BIT[13:7]
        POLY4I_6_0 BIT[6:0]

SVD_POLY4KL ADDRESS 0x48020 W
SVD_POLY4KL RESET_VALUE 0x0000XXXX
        POLY4L_6_0 BIT[13:7]
        POLY4K_6_0 BIT[6:0]

SVD_TESTCON ADDRESS 0x48024 W
SVD_TESTCON RESET_VALUE 0x0000000X
        TEST_CONTROL_1_0 BIT[1:0]
                MTVA VALUE 0x0
                QBITS VALUE 0x1
                DESISIONS VALUE 0x2
                CHAINBACK VALUE 0x3

SVD_TESTOUT ADDRESS 0x48028 R
SVD_TESTOUT RESET_VALUE 0x00000000
        TESTOUT_15_0 BIT[31:0]

SVD_TEST_MEM_SEL ADDRESS 0x4802C W
SVD_TEST_MEM_SEL RESET_VALUE 0x000000XX
        TST_SEL_ALL BIT[6]
                ACCESS_ONE_MEMORY_AS_DEFINED_BY_BIT_5_0 VALUE 0x0
                ACCESS_ALL_MEMORIES VALUE 0x1
        RAM_SEL BIT[5:0]
                NORAM_NO_RAM_SELECTED VALUE 0x00
                ACS0_SVD_ACS_0_RAM VALUE 0x26
                ACS1_SVD_ACS_1RAM VALUE 0x27
                SVD_P_SVD_P_RAM VALUE 0x28
                SVD_SER_SVD_SER_RAM VALUE 0x29
                SVD_Q_SVD_Q_RAM VALUE 0x2A

SVD_TEST_MEM_ADDR ADDRESS 0x48030 W
SVD_TEST_MEM_ADDR RESET_VALUE 0x00000XXX
        TEST_MEM_ADDR BIT[10:0]

SVD_TEST_MEM_WRITE ADDRESS 0x48034 W
SVD_TEST_MEM_WRITE RESET_VALUE 0xXXXXXXXX
        TEST_MEM_WRITE BIT[31:0]

SVD_TEST_MEM_READ0 ADDRESS 0x48038 R
SVD_TEST_MEM_READ0 RESET_VALUE 0xXXXXXXXX
        TEST_MEM_READ0 BIT[31:0]

SVD_TEST_MEM_READ1 ADDRESS 0x4803C R
SVD_TEST_MEM_READ1 RESET_VALUE 0xXXXXXXXX
        TEST_MEM_READ1 BIT[31:0]

SVD_TEST_MEM_DIN ADDRESS 0x48040 W
SVD_TEST_MEM_DIN RESET_VALUE 0xXXXXXXXX
        TEST_MEM_DIN BIT[31:0]

TBVD_DEBUG_MEM_CMD ADDRESS 0x48044 RW
TBVD_DEBUG_MEM_CMD RESET_VALUE 0x00000000
        DEBUG_EN BIT[17]
                DISABLE_DEBUG_MODE_DISABLED VALUE 0x0
                ENABLE_DEBUG_MODE_ENABLED VALUE 0x1
        READ BIT[16]
                NOT_READ_NOT_A_READ VALUE 0x0
                READ_READ VALUE 0x1
        ADDRESS BIT[15:4]
        WORD_SEL BIT[3]
                SEL_0_31_PART_SELECTION_0_TO_31 VALUE 0x0
                SEL_32_63_PART_SELECTION_32_TO_63 VALUE 0x1
        RAM_GRP_IDX BIT[2:0]
                TBVD_DECIB0 VALUE 0x0
                TBVD_DECIB1 VALUE 0x1
                NONE_SELECTED VALUE 0x2

TBVD_DEBUG_MEM_WR ADDRESS 0x48048 W
TBVD_DEBUG_MEM_WR RESET_VALUE 0x00000000
        WR_DATA BIT[31:0]

TBVD_DEBUG_MEM_RD ADDRESS 0x4804C R
TBVD_DEBUG_MEM_RD RESET_VALUE 0x00000000
        RD_DATA BIT[31:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.LTE_DEMBACK_SCH_TRIF

LTE_DEMBACK_SCH_STATUS_WORD0 ADDRESS 0x49000 R
LTE_DEMBACK_SCH_STATUS_WORD0 RESET_VALUE 0x00000000
        PE_READY BIT[31]
        CMD_ACK BIT[30]
        CMD_ERROR BIT[29]

LTE_DEMBACK_SCH_SHARED_WORD0 ADDRESS 0x49100 RW
LTE_DEMBACK_SCH_SHARED_WORD0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD1 ADDRESS 0x49104 RW
LTE_DEMBACK_SCH_SHARED_WORD1 RESET_VALUE 0x00000000
        DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD2 ADDRESS 0x49108 RW
LTE_DEMBACK_SCH_SHARED_WORD2 RESET_VALUE 0x00000000
        DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD3 ADDRESS 0x4910C RW
LTE_DEMBACK_SCH_SHARED_WORD3 RESET_VALUE 0x00000000
        DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD4 ADDRESS 0x49110 RW
LTE_DEMBACK_SCH_SHARED_WORD4 RESET_VALUE 0x00000000
        DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD5 ADDRESS 0x49114 RW
LTE_DEMBACK_SCH_SHARED_WORD5 RESET_VALUE 0x00000000
        DATA BIT[31:0]

PDSCH_HARQ_CFG_WORD0 ADDRESS 0x49200 RW
PDSCH_HARQ_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

PDSCH_HARQ_CFG_WORD1 ADDRESS 0x49204 RW
PDSCH_HARQ_CFG_WORD1 RESET_VALUE 0x00000000
        COMPAND_3BIT_ENTRY15 BIT[31:30]
        COMPAND_3BIT_ENTRY14 BIT[29:28]
        COMPAND_3BIT_ENTRY13 BIT[27:26]
        COMPAND_3BIT_ENTRY12 BIT[25:24]
        COMPAND_3BIT_ENTRY11 BIT[23:22]
        COMPAND_3BIT_ENTRY10 BIT[21:20]
        COMPAND_3BIT_ENTRY9 BIT[19:18]
        COMPAND_3BIT_ENTRY8 BIT[17:16]
        COMPAND_3BIT_ENTRY7 BIT[15:14]
        COMPAND_3BIT_ENTRY6 BIT[13:12]
        COMPAND_3BIT_ENTRY5 BIT[11:10]
        COMPAND_3BIT_ENTRY4 BIT[9:8]
        COMPAND_3BIT_ENTRY3 BIT[7:6]
        COMPAND_3BIT_ENTRY2 BIT[5:4]
        COMPAND_3BIT_ENTRY1 BIT[3:2]
        COMPAND_3BIT_ENTRY0 BIT[1:0]

PDSCH_HARQ_CFG_WORD2 ADDRESS 0x49208 RW
PDSCH_HARQ_CFG_WORD2 RESET_VALUE 0x00000000
        COMPAND_3BIT_ENTRY31 BIT[31:30]
        COMPAND_3BIT_ENTRY30 BIT[29:28]
        COMPAND_3BIT_ENTRY29 BIT[27:26]
        COMPAND_3BIT_ENTRY28 BIT[25:24]
        COMPAND_3BIT_ENTRY27 BIT[23:22]
        COMPAND_3BIT_ENTRY26 BIT[21:20]
        COMPAND_3BIT_ENTRY25 BIT[19:18]
        COMPAND_3BIT_ENTRY24 BIT[17:16]
        COMPAND_3BIT_ENTRY23 BIT[15:14]
        COMPAND_3BIT_ENTRY22 BIT[13:12]
        COMPAND_3BIT_ENTRY21 BIT[11:10]
        COMPAND_3BIT_ENTRY20 BIT[9:8]
        COMPAND_3BIT_ENTRY19 BIT[7:6]
        COMPAND_3BIT_ENTRY18 BIT[5:4]
        COMPAND_3BIT_ENTRY17 BIT[3:2]
        COMPAND_3BIT_ENTRY16 BIT[1:0]

PDSCH_HARQ_CFG_WORD3 ADDRESS 0x4920C RW
PDSCH_HARQ_CFG_WORD3 RESET_VALUE 0x00000000
        INV_COMPAND_3BIT_ENTRY3 BIT[19:15]
        INV_COMPAND_3BIT_ENTRY2 BIT[14:10]
        INV_COMPAND_3BIT_ENTRY1 BIT[9:5]
        INV_COMPAND_3BIT_ENTRY0 BIT[4:0]

PDSCH_HARQ_CFG_WORD4 ADDRESS 0x49210 RW
PDSCH_HARQ_CFG_WORD4 RESET_VALUE 0x00000000
        COMPAND_4BIT_ENTRY9 BIT[29:27]
        COMPAND_4BIT_ENTRY8 BIT[26:24]
        COMPAND_4BIT_ENTRY7 BIT[23:21]
        COMPAND_4BIT_ENTRY6 BIT[20:18]
        COMPAND_4BIT_ENTRY5 BIT[17:15]
        COMPAND_4BIT_ENTRY4 BIT[14:12]
        COMPAND_4BIT_ENTRY3 BIT[11:9]
        COMPAND_4BIT_ENTRY2 BIT[8:6]
        COMPAND_4BIT_ENTRY1 BIT[5:3]
        COMPAND_4BIT_ENTRY0 BIT[2:0]

PDSCH_HARQ_CFG_WORD5 ADDRESS 0x49214 RW
PDSCH_HARQ_CFG_WORD5 RESET_VALUE 0x00000000
        COMPAND_4BIT_ENTRY19 BIT[29:27]
        COMPAND_4BIT_ENTRY18 BIT[26:24]
        COMPAND_4BIT_ENTRY17 BIT[23:21]
        COMPAND_4BIT_ENTRY16 BIT[20:18]
        COMPAND_4BIT_ENTRY15 BIT[17:15]
        COMPAND_4BIT_ENTRY14 BIT[14:12]
        COMPAND_4BIT_ENTRY13 BIT[11:9]
        COMPAND_4BIT_ENTRY12 BIT[8:6]
        COMPAND_4BIT_ENTRY11 BIT[5:3]
        COMPAND_4BIT_ENTRY10 BIT[2:0]

PDSCH_HARQ_CFG_WORD6 ADDRESS 0x49218 RW
PDSCH_HARQ_CFG_WORD6 RESET_VALUE 0x00000000
        COMPAND_4BIT_ENTRY29 BIT[29:27]
        COMPAND_4BIT_ENTRY28 BIT[26:24]
        COMPAND_4BIT_ENTRY27 BIT[23:21]
        COMPAND_4BIT_ENTRY26 BIT[20:18]
        COMPAND_4BIT_ENTRY25 BIT[17:15]
        COMPAND_4BIT_ENTRY24 BIT[14:12]
        COMPAND_4BIT_ENTRY23 BIT[11:9]
        COMPAND_4BIT_ENTRY22 BIT[8:6]
        COMPAND_4BIT_ENTRY21 BIT[5:3]
        COMPAND_4BIT_ENTRY20 BIT[2:0]

PDSCH_HARQ_CFG_WORD7 ADDRESS 0x4921C RW
PDSCH_HARQ_CFG_WORD7 RESET_VALUE 0x00000000
        INV_COMPAND_4BIT_ENTRY3 BIT[27:23]
        INV_COMPAND_4BIT_ENTRY2 BIT[22:18]
        INV_COMPAND_4BIT_ENTRY1 BIT[17:13]
        INV_COMPAND_4BIT_ENTRY0 BIT[12:8]
        COMPAND_4BIT_ENTRY31 BIT[5:3]
        COMPAND_4BIT_ENTRY30 BIT[2:0]

PDSCH_HARQ_CFG_WORD8 ADDRESS 0x49220 RW
PDSCH_HARQ_CFG_WORD8 RESET_VALUE 0x00000000
        INV_COMPAND_4BIT_ENTRY7 BIT[19:15]
        INV_COMPAND_4BIT_ENTRY6 BIT[14:10]
        INV_COMPAND_4BIT_ENTRY5 BIT[9:5]
        INV_COMPAND_4BIT_ENTRY4 BIT[4:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.LTE_DEMBACK_CCH_TRIF

LTE_DEMBACK_CCH_STATUS_WORD0 ADDRESS 0x4A000 R
LTE_DEMBACK_CCH_STATUS_WORD0 RESET_VALUE 0x00000000
        PE_READY BIT[31]
        CMD_ACK BIT[30]
        CMD_ERROR BIT[29]

LTE_DEMBACK_CCH_SHARED_WORD0 ADDRESS 0x4A100 RW
LTE_DEMBACK_CCH_SHARED_WORD0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD1 ADDRESS 0x4A104 RW
LTE_DEMBACK_CCH_SHARED_WORD1 RESET_VALUE 0x00000000
        DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD2 ADDRESS 0x4A108 RW
LTE_DEMBACK_CCH_SHARED_WORD2 RESET_VALUE 0x00000000
        DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD3 ADDRESS 0x4A10C RW
LTE_DEMBACK_CCH_SHARED_WORD3 RESET_VALUE 0x00000000
        DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD4 ADDRESS 0x4A110 RW
LTE_DEMBACK_CCH_SHARED_WORD4 RESET_VALUE 0x00000000
        DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD5 ADDRESS 0x4A114 RW
LTE_DEMBACK_CCH_SHARED_WORD5 RESET_VALUE 0x00000000
        DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD6 ADDRESS 0x4A118 RW
LTE_DEMBACK_CCH_SHARED_WORD6 RESET_VALUE 0x00000000
        DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD7 ADDRESS 0x4A11C RW
LTE_DEMBACK_CCH_SHARED_WORD7 RESET_VALUE 0x00000000
        DATA BIT[31:0]

PDCCH_DEINT_CFG_WORD0 ADDRESS 0x4A200 RW
PDCCH_DEINT_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

PDCCH_DEINT_CFG_WORD1 ADDRESS 0x4A204 RW
PDCCH_DEINT_CFG_WORD1 RESET_VALUE 0x00000000
        REGS_PER_RB_SYMB3 BIT[27:26]
        REGS_PER_RB_SYMB2 BIT[25:24]
        REGS_PER_RB_SYMB1 BIT[23:22]
        REGS_PER_RB_SYMB0 BIT[21:20]
        REG_HEIGHT_SYMB3 BIT[19:17]
        REG_HEIGHT_SYMB2 BIT[16:14]
        REG_HEIGHT_SYMB1 BIT[13:11]
        REG_HEIGHT_SYMB0 BIT[10:8]
        NUM_RB BIT[7:0]

PDCCH_DEINT_CFG_WORD2 ADDRESS 0x4A208 RW
PDCCH_DEINT_CFG_WORD2 RESET_VALUE 0x00000000
        PDCCH_UE_PAYLOAD_SIZE1 BIT[30:24]
        PDCCH_UE_PAYLOAD_SIZE0 BIT[22:16]
        PDCCH_CM_PAYLOAD_SIZE1 BIT[14:8]
        PDCCH_CM_PAYLOAD_SIZE0 BIT[6:0]

SYMBOL0_REG_MAP_0_WORD0 ADDRESS 0x4A300 RW
SYMBOL0_REG_MAP_0_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

SYMBOL0_REG_MAP_0_WORD1 ADDRESS 0x4A304 RW
SYMBOL0_REG_MAP_0_WORD1 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP0_31_0 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD2 ADDRESS 0x4A308 RW
SYMBOL0_REG_MAP_0_WORD2 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP0_63_32 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD3 ADDRESS 0x4A30C RW
SYMBOL0_REG_MAP_0_WORD3 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP0_95_64 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD4 ADDRESS 0x4A310 RW
SYMBOL0_REG_MAP_0_WORD4 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP0_127_96 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD5 ADDRESS 0x4A314 RW
SYMBOL0_REG_MAP_0_WORD5 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP0_159_128 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD6 ADDRESS 0x4A318 RW
SYMBOL0_REG_MAP_0_WORD6 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP0_191_160 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD7 ADDRESS 0x4A31C RW
SYMBOL0_REG_MAP_0_WORD7 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP0_199_192 BIT[7:0]

SYMBOL0_REG_MAP_1_WORD0 ADDRESS 0x4A400 RW
SYMBOL0_REG_MAP_1_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

SYMBOL0_REG_MAP_1_WORD1 ADDRESS 0x4A404 RW
SYMBOL0_REG_MAP_1_WORD1 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP1_31_0 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD2 ADDRESS 0x4A408 RW
SYMBOL0_REG_MAP_1_WORD2 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP1_63_32 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD3 ADDRESS 0x4A40C RW
SYMBOL0_REG_MAP_1_WORD3 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP1_95_64 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD4 ADDRESS 0x4A410 RW
SYMBOL0_REG_MAP_1_WORD4 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP1_127_96 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD5 ADDRESS 0x4A414 RW
SYMBOL0_REG_MAP_1_WORD5 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP1_159_128 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD6 ADDRESS 0x4A418 RW
SYMBOL0_REG_MAP_1_WORD6 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP1_191_160 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD7 ADDRESS 0x4A41C RW
SYMBOL0_REG_MAP_1_WORD7 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP1_199_192 BIT[7:0]

SYMBOL0_REG_MAP_2_WORD0 ADDRESS 0x4A500 RW
SYMBOL0_REG_MAP_2_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

SYMBOL0_REG_MAP_2_WORD1 ADDRESS 0x4A504 RW
SYMBOL0_REG_MAP_2_WORD1 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP2_31_0 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD2 ADDRESS 0x4A508 RW
SYMBOL0_REG_MAP_2_WORD2 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP2_63_32 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD3 ADDRESS 0x4A50C RW
SYMBOL0_REG_MAP_2_WORD3 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP2_95_64 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD4 ADDRESS 0x4A510 RW
SYMBOL0_REG_MAP_2_WORD4 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP2_127_96 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD5 ADDRESS 0x4A514 RW
SYMBOL0_REG_MAP_2_WORD5 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP2_159_128 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD6 ADDRESS 0x4A518 RW
SYMBOL0_REG_MAP_2_WORD6 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP2_191_160 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD7 ADDRESS 0x4A51C RW
SYMBOL0_REG_MAP_2_WORD7 RESET_VALUE 0x00000000
        SYMBOL0_REG_MAP2_199_192 BIT[7:0]

SYMBOL1_REG_MAP_0_WORD0 ADDRESS 0x4A600 RW
SYMBOL1_REG_MAP_0_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

SYMBOL1_REG_MAP_0_WORD1 ADDRESS 0x4A604 RW
SYMBOL1_REG_MAP_0_WORD1 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP0_31_0 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD2 ADDRESS 0x4A608 RW
SYMBOL1_REG_MAP_0_WORD2 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP0_63_32 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD3 ADDRESS 0x4A60C RW
SYMBOL1_REG_MAP_0_WORD3 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP0_95_64 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD4 ADDRESS 0x4A610 RW
SYMBOL1_REG_MAP_0_WORD4 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP0_127_96 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD5 ADDRESS 0x4A614 RW
SYMBOL1_REG_MAP_0_WORD5 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP0_159_128 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD6 ADDRESS 0x4A618 RW
SYMBOL1_REG_MAP_0_WORD6 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP0_191_160 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD7 ADDRESS 0x4A61C RW
SYMBOL1_REG_MAP_0_WORD7 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP0_223_192 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD8 ADDRESS 0x4A620 RW
SYMBOL1_REG_MAP_0_WORD8 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP0_255_224 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD9 ADDRESS 0x4A624 RW
SYMBOL1_REG_MAP_0_WORD9 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP0_287_256 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD10 ADDRESS 0x4A628 RW
SYMBOL1_REG_MAP_0_WORD10 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP0_299_288 BIT[11:0]

SYMBOL1_REG_MAP_1_WORD0 ADDRESS 0x4A700 RW
SYMBOL1_REG_MAP_1_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

SYMBOL1_REG_MAP_1_WORD1 ADDRESS 0x4A704 RW
SYMBOL1_REG_MAP_1_WORD1 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP1_31_0 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD2 ADDRESS 0x4A708 RW
SYMBOL1_REG_MAP_1_WORD2 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP1_63_32 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD3 ADDRESS 0x4A70C RW
SYMBOL1_REG_MAP_1_WORD3 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP1_95_64 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD4 ADDRESS 0x4A710 RW
SYMBOL1_REG_MAP_1_WORD4 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP1_127_96 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD5 ADDRESS 0x4A714 RW
SYMBOL1_REG_MAP_1_WORD5 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP1_159_128 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD6 ADDRESS 0x4A718 RW
SYMBOL1_REG_MAP_1_WORD6 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP1_191_160 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD7 ADDRESS 0x4A71C RW
SYMBOL1_REG_MAP_1_WORD7 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP1_223_192 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD8 ADDRESS 0x4A720 RW
SYMBOL1_REG_MAP_1_WORD8 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP1_255_224 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD9 ADDRESS 0x4A724 RW
SYMBOL1_REG_MAP_1_WORD9 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP1_287_256 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD10 ADDRESS 0x4A728 RW
SYMBOL1_REG_MAP_1_WORD10 RESET_VALUE 0x00000000
        SYMBOL1_REG_MAP1_299_288 BIT[11:0]

SYMBOL2_REG_MAP_WORD0 ADDRESS 0x4A800 RW
SYMBOL2_REG_MAP_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

SYMBOL2_REG_MAP_WORD1 ADDRESS 0x4A804 RW
SYMBOL2_REG_MAP_WORD1 RESET_VALUE 0x00000000
        SYMBOL2_REG_MAP_31_0 BIT[31:0]

SYMBOL2_REG_MAP_WORD2 ADDRESS 0x4A808 RW
SYMBOL2_REG_MAP_WORD2 RESET_VALUE 0x00000000
        SYMBOL2_REG_MAP_63_32 BIT[31:0]

SYMBOL2_REG_MAP_WORD3 ADDRESS 0x4A80C RW
SYMBOL2_REG_MAP_WORD3 RESET_VALUE 0x00000000
        SYMBOL2_REG_MAP_95_64 BIT[31:0]

SYMBOL2_REG_MAP_WORD4 ADDRESS 0x4A810 RW
SYMBOL2_REG_MAP_WORD4 RESET_VALUE 0x00000000
        SYMBOL2_REG_MAP_127_96 BIT[31:0]

SYMBOL2_REG_MAP_WORD5 ADDRESS 0x4A814 RW
SYMBOL2_REG_MAP_WORD5 RESET_VALUE 0x00000000
        SYMBOL2_REG_MAP_159_128 BIT[31:0]

SYMBOL2_REG_MAP_WORD6 ADDRESS 0x4A818 RW
SYMBOL2_REG_MAP_WORD6 RESET_VALUE 0x00000000
        SYMBOL2_REG_MAP_191_160 BIT[31:0]

SYMBOL2_REG_MAP_WORD7 ADDRESS 0x4A81C RW
SYMBOL2_REG_MAP_WORD7 RESET_VALUE 0x00000000
        SYMBOL2_REG_MAP_223_192 BIT[31:0]

SYMBOL2_REG_MAP_WORD8 ADDRESS 0x4A820 RW
SYMBOL2_REG_MAP_WORD8 RESET_VALUE 0x00000000
        SYMBOL2_REG_MAP_255_224 BIT[31:0]

SYMBOL2_REG_MAP_WORD9 ADDRESS 0x4A824 RW
SYMBOL2_REG_MAP_WORD9 RESET_VALUE 0x00000000
        SYMBOL2_REG_MAP_287_256 BIT[31:0]

SYMBOL2_REG_MAP_WORD10 ADDRESS 0x4A828 RW
SYMBOL2_REG_MAP_WORD10 RESET_VALUE 0x00000000
        SYMBOL2_REG_MAP_299_288 BIT[11:0]

PBCH_DEINT_CFG_WORD0 ADDRESS 0x4A900 RW
PBCH_DEINT_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

PBCH_DEINT_CFG_WORD1 ADDRESS 0x4A904 RW
PBCH_DEINT_CFG_WORD1 RESET_VALUE 0x00000000
        PBCH_PAYLOAD_SIZE BIT[17:12]
        PBCH_LLR_LENGTH BIT[9:0]

PBCH_DEINT_CFG_WORD2 ADDRESS 0x4A908 RW
PBCH_DEINT_CFG_WORD2 RESET_VALUE 0x00000000
        PBCH_START_OFFSET_3 BIT[31:24]
        PBCH_START_OFFSET_2 BIT[23:16]
        PBCH_START_OFFSET_1 BIT[15:8]
        PBCH_START_OFFSET_0 BIT[7:0]

PBCH_DEINT_CFG_WORD3 ADDRESS 0x4A90C RW
PBCH_DEINT_CFG_WORD3 RESET_VALUE 0x00000000
        CINIT_FRAME_OFF0_0 BIT[30:0]

PBCH_DEINT_CFG_WORD4 ADDRESS 0x4A910 RW
PBCH_DEINT_CFG_WORD4 RESET_VALUE 0x00000000
        CINIT_FRAME_OFF0_1 BIT[30:0]

PBCH_DEINT_CFG_WORD5 ADDRESS 0x4A914 RW
PBCH_DEINT_CFG_WORD5 RESET_VALUE 0x00000000
        CINIT_FRAME_OFF1_0 BIT[30:0]

PBCH_DEINT_CFG_WORD6 ADDRESS 0x4A918 RW
PBCH_DEINT_CFG_WORD6 RESET_VALUE 0x00000000
        CINIT_FRAME_OFF1_1 BIT[30:0]

PBCH_DEINT_CFG_WORD7 ADDRESS 0x4A91C RW
PBCH_DEINT_CFG_WORD7 RESET_VALUE 0x00000000
        CINIT_FRAME_OFF2_0 BIT[30:0]

PBCH_DEINT_CFG_WORD8 ADDRESS 0x4A920 RW
PBCH_DEINT_CFG_WORD8 RESET_VALUE 0x00000000
        CINIT_FRAME_OFF2_1 BIT[30:0]

PBCH_DEINT_CFG_WORD9 ADDRESS 0x4A924 RW
PBCH_DEINT_CFG_WORD9 RESET_VALUE 0x00000000
        CINIT_FRAME_OFF3_0 BIT[30:0]

PBCH_DEINT_CFG_WORD10 ADDRESS 0x4A928 RW
PBCH_DEINT_CFG_WORD10 RESET_VALUE 0x00000000
        CINIT_FRAME_OFF3_1 BIT[30:0]

PDCCH_REG_REORDER_WORD0 ADDRESS 0x4AA00 RW
PDCCH_REG_REORDER_WORD0 RESET_VALUE 0x00000000
        SW_DBG_TAG BIT[31:28]
        OPCODE BIT[23:18]
        FRAME_IDX BIT[13:4]
        SUBF_IDX BIT[3:0]

PDCCH_REG_REORDER_WORD1 ADDRESS 0x4AA04 RW
PDCCH_REG_REORDER_WORD1 RESET_VALUE 0x00000000
        PDCCH_MP_START_ADDRESS BIT[31:16]
        NUM_REG_MOD9_CFI3 BIT[15:12]
        AXI_BUF_THRESH_EN BIT[9]
        AXI_BUF_THRESH BIT[8:5]
        SYMBOL1_REG_MAP_INDEX BIT[4]
        SYMBOL0_REG_MAP_INDEX BIT[3:2]
        NUM_PHICH_SYMBOLS BIT[1:0]

PDCCH_REG_REORDER_WORD2 ADDRESS 0x4AA08 RW
PDCCH_REG_REORDER_WORD2 RESET_VALUE 0x00000000
        COL_INDEX_FIRST_REG_CFI3 BIT[29:25]
        ROW_INDEX_FIRST_REG_CFI3 BIT[24:20]
        COL_INDEX_FIRST_REG_CFI2 BIT[19:15]
        ROW_INDEX_FIRST_REG_CFI2 BIT[14:10]
        COL_INDEX_FIRST_REG_CFI1 BIT[9:5]
        ROW_INDEX_FIRST_REG_CFI1 BIT[4:0]

PDCCH_REG_REORDER_WORD3 ADDRESS 0x4AA0C RW
PDCCH_REG_REORDER_WORD3 RESET_VALUE 0x00000000
        NUM_CCE_CFI3 BIT[30:24]
        NUM_REG_MOD9_CFI2 BIT[23:20]
        NUM_CCE_CFI2 BIT[18:12]
        NUM_REG_MOD9_CFI1 BIT[11:8]
        NUM_CCE_CFI1 BIT[6:0]

PDCCH_REG_REORDER_WORD4 ADDRESS 0x4AA10 RW
PDCCH_REG_REORDER_WORD4 RESET_VALUE 0x00000000
        PDCCH_FF_X2_SCRAMBLE_SEED BIT[30:0]

PBCH_FOH_WORD0 ADDRESS 0x4AB00 RW
PBCH_FOH_WORD0 RESET_VALUE 0x00000000
        SW_DBG_TAG BIT[31:28]
        OPCODE BIT[23:18]
        FRAME_IDX BIT[13:4]
        SUBF_IDX BIT[3:0]

PBCH_FOH_WORD1 ADDRESS 0x4AB04 RW
PBCH_FOH_WORD1 RESET_VALUE 0x00000000
        CURR_FRAME_PBCH_MP_START_ADDR BIT[31:16]
        PREV_FRAME_MASK BIT[15:12]
        FOH_RESET BIT[10]
        FOH_STATE BIT[9:8]
                SFN_FOH0 VALUE 0x0
                SFN_FOH1 VALUE 0x1
                SFN_FOH2 VALUE 0x2
                SFN_FOH3 VALUE 0x3
        ACH_MASK BIT[6:4]
        FOH_MASK BIT[3:0]

PBCH_FOH_WORD2 ADDRESS 0x4AB08 RW
PBCH_FOH_WORD2 RESET_VALUE 0x00000000
        AXI_BUF_THRESH_EN BIT[20]
        AXI_BUF_THRESH BIT[19:16]
        PREV_FRAMES_PBCH_MP_START_ADDR BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.LTE_REENC_TS_TRIF

PDSCH_REENC_TB_CFG_WORD0 ADDRESS 0x4B100 RW
PDSCH_REENC_TB_CFG_WORD0 RESET_VALUE 0x00000000
        MODULATION BIT[25:24]
                QPSK VALUE 0x0
                QAM_16 VALUE 0x1
                QAM_64 VALUE 0x2
        OPCODE BIT[23:18]
        DECOB_START_ADDR BIT[17:2]
        DECOB_START_BYTE BIT[1:0]

PDSCH_REENC_TB_CFG_WORD1 ADDRESS 0x4B104 RW
PDSCH_REENC_TB_CFG_WORD1 RESET_VALUE 0x00000000
        REENC_OUTPUT_START_ADDR BIT[16:0]

PDSCH_REENC_TB_CFG_WORD2 ADDRESS 0x4B108 RW
PDSCH_REENC_TB_CFG_WORD2 RESET_VALUE 0x00000000
        CINIT_1 BIT[30:0]

PDSCH_REENC_CB_WORD0 ADDRESS 0x4B200 RW
PDSCH_REENC_CB_WORD0 RESET_VALUE 0x00000000
        LAST_CBLK BIT[25]
        FIRST_CBLK BIT[24]
        OPCODE BIT[23:18]
        CBLK_SZ BIT[12:0]

PDSCH_REENC_CB_WORD1 ADDRESS 0x4B204 RW
PDSCH_REENC_CB_WORD1 RESET_VALUE 0x00000000
        E_SZ BIT[16:0]

PDSCH_REENC_CB_WORD2 ADDRESS 0x4B208 RW
PDSCH_REENC_CB_WORD2 RESET_VALUE 0x00000000
        CIR_BUF_OFFSET BIT[30:16]
        CIR_BUF_SZ BIT[14:0]

PBCH_REENC_WORD0 ADDRESS 0x4B300 RW
PBCH_REENC_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        REENC_OUTPUT_START_ADDR BIT[16:0]

PBCH_REENC_WORD1 ADDRESS 0x4B304 RW
PBCH_REENC_WORD1 RESET_VALUE 0x00000000
        CP_TYPE BIT[24]
                CP_NORMAL VALUE 0x0
                CP_EXTENDED VALUE 0x1
        PBCH_DATA BIT[23:0]

PBCH_REENC_WORD2 ADDRESS 0x4B308 RW
PBCH_REENC_WORD2 RESET_VALUE 0x00000000
        TX_ANT_TYPE BIT[10:9]
        CINIT_1 BIT[8:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.W_DBACK_HS_TRIF

W_DBACK_HS_SHARED_WORD0 ADDRESS 0x4C100 RW
W_DBACK_HS_SHARED_WORD0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD1 ADDRESS 0x4C104 RW
W_DBACK_HS_SHARED_WORD1 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD2 ADDRESS 0x4C108 RW
W_DBACK_HS_SHARED_WORD2 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD3 ADDRESS 0x4C10C RW
W_DBACK_HS_SHARED_WORD3 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD4 ADDRESS 0x4C110 RW
W_DBACK_HS_SHARED_WORD4 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD5 ADDRESS 0x4C114 RW
W_DBACK_HS_SHARED_WORD5 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD6 ADDRESS 0x4C118 RW
W_DBACK_HS_SHARED_WORD6 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD7 ADDRESS 0x4C11C RW
W_DBACK_HS_SHARED_WORD7 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD8 ADDRESS 0x4C120 RW
W_DBACK_HS_SHARED_WORD8 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD9 ADDRESS 0x4C124 RW
W_DBACK_HS_SHARED_WORD9 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD10 ADDRESS 0x4C128 RW
W_DBACK_HS_SHARED_WORD10 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD11 ADDRESS 0x4C12C RW
W_DBACK_HS_SHARED_WORD11 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD12 ADDRESS 0x4C130 RW
W_DBACK_HS_SHARED_WORD12 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD13 ADDRESS 0x4C134 RW
W_DBACK_HS_SHARED_WORD13 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD14 ADDRESS 0x4C138 RW
W_DBACK_HS_SHARED_WORD14 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD15 ADDRESS 0x4C13C RW
W_DBACK_HS_SHARED_WORD15 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD16 ADDRESS 0x4C140 RW
W_DBACK_HS_SHARED_WORD16 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD17 ADDRESS 0x4C144 RW
W_DBACK_HS_SHARED_WORD17 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD18 ADDRESS 0x4C148 RW
W_DBACK_HS_SHARED_WORD18 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD19 ADDRESS 0x4C14C RW
W_DBACK_HS_SHARED_WORD19 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD20 ADDRESS 0x4C150 RW
W_DBACK_HS_SHARED_WORD20 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD21 ADDRESS 0x4C154 RW
W_DBACK_HS_SHARED_WORD21 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD22 ADDRESS 0x4C158 RW
W_DBACK_HS_SHARED_WORD22 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD23 ADDRESS 0x4C15C RW
W_DBACK_HS_SHARED_WORD23 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD24 ADDRESS 0x4C160 RW
W_DBACK_HS_SHARED_WORD24 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD25 ADDRESS 0x4C164 RW
W_DBACK_HS_SHARED_WORD25 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD26 ADDRESS 0x4C168 RW
W_DBACK_HS_SHARED_WORD26 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD27 ADDRESS 0x4C16C RW
W_DBACK_HS_SHARED_WORD27 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD28 ADDRESS 0x4C170 RW
W_DBACK_HS_SHARED_WORD28 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD29 ADDRESS 0x4C174 RW
W_DBACK_HS_SHARED_WORD29 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD30 ADDRESS 0x4C178 RW
W_DBACK_HS_SHARED_WORD30 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD31 ADDRESS 0x4C17C RW
W_DBACK_HS_SHARED_WORD31 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD32 ADDRESS 0x4C180 RW
W_DBACK_HS_SHARED_WORD32 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD33 ADDRESS 0x4C184 RW
W_DBACK_HS_SHARED_WORD33 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD34 ADDRESS 0x4C188 RW
W_DBACK_HS_SHARED_WORD34 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD35 ADDRESS 0x4C18C RW
W_DBACK_HS_SHARED_WORD35 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD36 ADDRESS 0x4C190 RW
W_DBACK_HS_SHARED_WORD36 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD37 ADDRESS 0x4C194 RW
W_DBACK_HS_SHARED_WORD37 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD38 ADDRESS 0x4C198 RW
W_DBACK_HS_SHARED_WORD38 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD39 ADDRESS 0x4C19C RW
W_DBACK_HS_SHARED_WORD39 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD40 ADDRESS 0x4C1A0 RW
W_DBACK_HS_SHARED_WORD40 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD41 ADDRESS 0x4C1A4 RW
W_DBACK_HS_SHARED_WORD41 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD42 ADDRESS 0x4C1A8 RW
W_DBACK_HS_SHARED_WORD42 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD43 ADDRESS 0x4C1AC RW
W_DBACK_HS_SHARED_WORD43 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD44 ADDRESS 0x4C1B0 RW
W_DBACK_HS_SHARED_WORD44 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD45 ADDRESS 0x4C1B4 RW
W_DBACK_HS_SHARED_WORD45 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD46 ADDRESS 0x4C1B8 RW
W_DBACK_HS_SHARED_WORD46 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD47 ADDRESS 0x4C1BC RW
W_DBACK_HS_SHARED_WORD47 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD48 ADDRESS 0x4C1C0 RW
W_DBACK_HS_SHARED_WORD48 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD49 ADDRESS 0x4C1C4 RW
W_DBACK_HS_SHARED_WORD49 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD50 ADDRESS 0x4C1C8 RW
W_DBACK_HS_SHARED_WORD50 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD51 ADDRESS 0x4C1CC RW
W_DBACK_HS_SHARED_WORD51 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD52 ADDRESS 0x4C1D0 RW
W_DBACK_HS_SHARED_WORD52 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD53 ADDRESS 0x4C1D4 RW
W_DBACK_HS_SHARED_WORD53 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD54 ADDRESS 0x4C1D8 RW
W_DBACK_HS_SHARED_WORD54 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD55 ADDRESS 0x4C1DC RW
W_DBACK_HS_SHARED_WORD55 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD56 ADDRESS 0x4C1E0 RW
W_DBACK_HS_SHARED_WORD56 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD57 ADDRESS 0x4C1E4 RW
W_DBACK_HS_SHARED_WORD57 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_HS_TD_DECIB_WRITER_WORD0 ADDRESS 0x4C200 RW
W_DBACK_HS_TD_DECIB_WRITER_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        FIRST_CB BIT[1]
                NOT_FIRST_CB VALUE 0x0
                FIRST_CB VALUE 0x1
        TDECIB_IDX BIT[0]
                PING VALUE 0x0
                PONG VALUE 0x1

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD0 ADDRESS 0x4C300 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD1 ADDRESS 0x4C304 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD1 RESET_VALUE 0x00000000
        EINI_RM1 BIT[31:16]
        RM1_TYPE BIT[15]
                NO_RM VALUE 0x0
                PUNC VALUE 0x1
        DECOMPAND2 BIT[14:13]
                DCMPD2_DIS VALUE 0x0
                DCMPD2_322 VALUE 0x1
                DCMPD2_444 VALUE 0x2
                DCMPD2_644 VALUE 0x3
        CODE_BLK_SIZE BIT[12:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD2 ADDRESS 0x4C308 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD2 RESET_VALUE 0x00000000
        NUM_CODE_BLK BIT[20:17]
        EPLUS1_RM1 BIT[16:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD3 ADDRESS 0x4C30C RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD3 RESET_VALUE 0x00000000
        EMINUS1_RM1 BIT[16:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD4 ADDRESS 0x4C310 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD4 RESET_VALUE 0x00000000
        EPLUS2_RM1 BIT[31:16]
        EMINUS2_RM1 BIT[15:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD5 ADDRESS 0x4C314 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD5 RESET_VALUE 0x00000000
        DRMB_SYS_RD_START_ADDRESS BIT[17:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD6 ADDRESS 0x4C318 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD6 RESET_VALUE 0x00000000
        DRMB_P1_RD_START_ADDRESS BIT[17:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD7 ADDRESS 0x4C31C RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD7 RESET_VALUE 0x00000000
        DRMB_P2_RD_START_ADDRESS BIT[17:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.W_DBACK_NONHS_TRIF

W_DBACK_NONHS_SHARED_WORD0 ADDRESS 0x4D100 RW
W_DBACK_NONHS_SHARED_WORD0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD1 ADDRESS 0x4D104 RW
W_DBACK_NONHS_SHARED_WORD1 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD2 ADDRESS 0x4D108 RW
W_DBACK_NONHS_SHARED_WORD2 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD3 ADDRESS 0x4D10C RW
W_DBACK_NONHS_SHARED_WORD3 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD4 ADDRESS 0x4D110 RW
W_DBACK_NONHS_SHARED_WORD4 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD5 ADDRESS 0x4D114 RW
W_DBACK_NONHS_SHARED_WORD5 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD6 ADDRESS 0x4D118 RW
W_DBACK_NONHS_SHARED_WORD6 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD7 ADDRESS 0x4D11C RW
W_DBACK_NONHS_SHARED_WORD7 RESET_VALUE 0x00000000
        DATA BIT[31:0]

W_DBACK_NONHS_DRM_CFG_WORD0 ADDRESS 0x4D200 RW
W_DBACK_NONHS_DRM_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

W_DBACK_NONHS_DRM_CFG_WORD1 ADDRESS 0x4D204 RW
W_DBACK_NONHS_DRM_CFG_WORD1 RESET_VALUE 0x00000000
        WCB_ADDR_COL_2 BIT[30:16]
        WCB_ADDR_COL_1 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD2 ADDRESS 0x4D208 RW
W_DBACK_NONHS_DRM_CFG_WORD2 RESET_VALUE 0x00000000
        WCB_ADDR_COL_4 BIT[30:16]
        WCB_ADDR_COL_3 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD3 ADDRESS 0x4D20C RW
W_DBACK_NONHS_DRM_CFG_WORD3 RESET_VALUE 0x00000000
        WCB_ADDR_COL_6 BIT[30:16]
        WCB_ADDR_COL_5 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD4 ADDRESS 0x4D210 RW
W_DBACK_NONHS_DRM_CFG_WORD4 RESET_VALUE 0x00000000
        WCB_ADDR_COL_8 BIT[30:16]
        WCB_ADDR_COL_7 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD5 ADDRESS 0x4D214 RW
W_DBACK_NONHS_DRM_CFG_WORD5 RESET_VALUE 0x00000000
        WCB_ADDR_COL_10 BIT[30:16]
        WCB_ADDR_COL_9 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD6 ADDRESS 0x4D218 RW
W_DBACK_NONHS_DRM_CFG_WORD6 RESET_VALUE 0x00000000
        WCB_ADDR_COL_12 BIT[30:16]
        WCB_ADDR_COL_11 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD7 ADDRESS 0x4D21C RW
W_DBACK_NONHS_DRM_CFG_WORD7 RESET_VALUE 0x00000000
        WCB_ADDR_COL_14 BIT[30:16]
        WCB_ADDR_COL_13 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD8 ADDRESS 0x4D220 RW
W_DBACK_NONHS_DRM_CFG_WORD8 RESET_VALUE 0x00000000
        WCB_ADDR_COL_16 BIT[30:16]
        WCB_ADDR_COL_15 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD9 ADDRESS 0x4D224 RW
W_DBACK_NONHS_DRM_CFG_WORD9 RESET_VALUE 0x00000000
        WCB_ADDR_COL_18 BIT[30:16]
        WCB_ADDR_COL_17 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD10 ADDRESS 0x4D228 RW
W_DBACK_NONHS_DRM_CFG_WORD10 RESET_VALUE 0x00000000
        WCB_ADDR_COL_20 BIT[30:16]
        WCB_ADDR_COL_19 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD11 ADDRESS 0x4D22C RW
W_DBACK_NONHS_DRM_CFG_WORD11 RESET_VALUE 0x00000000
        WCB_ADDR_COL_22 BIT[30:16]
        WCB_ADDR_COL_21 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD12 ADDRESS 0x4D230 RW
W_DBACK_NONHS_DRM_CFG_WORD12 RESET_VALUE 0x00000000
        WCB_ADDR_COL_24 BIT[30:16]
        WCB_ADDR_COL_23 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD13 ADDRESS 0x4D234 RW
W_DBACK_NONHS_DRM_CFG_WORD13 RESET_VALUE 0x00000000
        WCB_ADDR_COL_26 BIT[30:16]
        WCB_ADDR_COL_25 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD14 ADDRESS 0x4D238 RW
W_DBACK_NONHS_DRM_CFG_WORD14 RESET_VALUE 0x00000000
        WCB_ADDR_COL_28 BIT[30:16]
        WCB_ADDR_COL_27 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD15 ADDRESS 0x4D23C RW
W_DBACK_NONHS_DRM_CFG_WORD15 RESET_VALUE 0x00000000
        WCB_ADDR_COL_29 BIT[14:0]

W_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD0 ADDRESS 0x4D300 RW
W_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        NUM_CODED_BLK BIT[4:0]

W_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD1 ADDRESS 0x4D304 RW
W_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD1 RESET_VALUE 0x00000000
        DRM_SCALE_FACTOR BIT[31:30]
                SCALE_1 VALUE 0x0
                SCALE_3_4 VALUE 0x1
                SCALE_1_2 VALUE 0x2
        CODE_BLK_SIZE BIT[28:16]
        STORAGE_DIR BIT[15]
                DECR_ADDR VALUE 0x0
                INCR_ADDR VALUE 0x1
        DRMB_START_ADDRESS BIT[10:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.T_DBACK_TRIF

T_DBACK_SHARED_WORD0 ADDRESS 0x4E100 RW
T_DBACK_SHARED_WORD0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD1 ADDRESS 0x4E104 RW
T_DBACK_SHARED_WORD1 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD2 ADDRESS 0x4E108 RW
T_DBACK_SHARED_WORD2 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD3 ADDRESS 0x4E10C RW
T_DBACK_SHARED_WORD3 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD4 ADDRESS 0x4E110 RW
T_DBACK_SHARED_WORD4 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD5 ADDRESS 0x4E114 RW
T_DBACK_SHARED_WORD5 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD6 ADDRESS 0x4E118 RW
T_DBACK_SHARED_WORD6 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD7 ADDRESS 0x4E11C RW
T_DBACK_SHARED_WORD7 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD8 ADDRESS 0x4E120 RW
T_DBACK_SHARED_WORD8 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD9 ADDRESS 0x4E124 RW
T_DBACK_SHARED_WORD9 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD10 ADDRESS 0x4E128 RW
T_DBACK_SHARED_WORD10 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD11 ADDRESS 0x4E12C RW
T_DBACK_SHARED_WORD11 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD12 ADDRESS 0x4E130 RW
T_DBACK_SHARED_WORD12 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD13 ADDRESS 0x4E134 RW
T_DBACK_SHARED_WORD13 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD14 ADDRESS 0x4E138 RW
T_DBACK_SHARED_WORD14 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD15 ADDRESS 0x4E13C RW
T_DBACK_SHARED_WORD15 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD16 ADDRESS 0x4E140 RW
T_DBACK_SHARED_WORD16 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD17 ADDRESS 0x4E144 RW
T_DBACK_SHARED_WORD17 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD18 ADDRESS 0x4E148 RW
T_DBACK_SHARED_WORD18 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD19 ADDRESS 0x4E14C RW
T_DBACK_SHARED_WORD19 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD20 ADDRESS 0x4E150 RW
T_DBACK_SHARED_WORD20 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD21 ADDRESS 0x4E154 RW
T_DBACK_SHARED_WORD21 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD22 ADDRESS 0x4E158 RW
T_DBACK_SHARED_WORD22 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD23 ADDRESS 0x4E15C RW
T_DBACK_SHARED_WORD23 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD24 ADDRESS 0x4E160 RW
T_DBACK_SHARED_WORD24 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD25 ADDRESS 0x4E164 RW
T_DBACK_SHARED_WORD25 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD26 ADDRESS 0x4E168 RW
T_DBACK_SHARED_WORD26 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD27 ADDRESS 0x4E16C RW
T_DBACK_SHARED_WORD27 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD28 ADDRESS 0x4E170 RW
T_DBACK_SHARED_WORD28 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD29 ADDRESS 0x4E174 RW
T_DBACK_SHARED_WORD29 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD30 ADDRESS 0x4E178 RW
T_DBACK_SHARED_WORD30 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD31 ADDRESS 0x4E17C RW
T_DBACK_SHARED_WORD31 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD32 ADDRESS 0x4E180 RW
T_DBACK_SHARED_WORD32 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD33 ADDRESS 0x4E184 RW
T_DBACK_SHARED_WORD33 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD34 ADDRESS 0x4E188 RW
T_DBACK_SHARED_WORD34 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD35 ADDRESS 0x4E18C RW
T_DBACK_SHARED_WORD35 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD36 ADDRESS 0x4E190 RW
T_DBACK_SHARED_WORD36 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD37 ADDRESS 0x4E194 RW
T_DBACK_SHARED_WORD37 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_SHARED_WORD38 ADDRESS 0x4E198 RW
T_DBACK_SHARED_WORD38 RESET_VALUE 0x00000000
        DATA BIT[31:0]

T_DBACK_NONHS_DRM_CFG_WORD0 ADDRESS 0x4E200 RW
T_DBACK_NONHS_DRM_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

T_DBACK_NONHS_DRM_CFG_WORD1 ADDRESS 0x4E204 RW
T_DBACK_NONHS_DRM_CFG_WORD1 RESET_VALUE 0x00000000
        DEINT_MODE BIT[19]
                FRAME VALUE 0x0
                TIMESLOT VALUE 0x1
        NUM_OF_TS BIT[18:16]
        WCB_ADDR_SF0 BIT[14:8]
        WCB_ADDR_SF1 BIT[6:0]

T_DBACK_NONHS_DRM_CFG_WORD2 ADDRESS 0x4E208 RW
T_DBACK_NONHS_DRM_CFG_WORD2 RESET_VALUE 0x00000000
        CH_CAP_G2_0 BIT[26:21]
        NUM_CHS_G2_0 BIT[19:16]
        SF1_CH_0 BIT[15]
                SPREAD_16 VALUE 0x0
                SPREAD_1 VALUE 0x1
        CH_CAP_G1_0 BIT[14:5]
        NUM_CHS_G1_0 BIT[4:0]

T_DBACK_NONHS_DRM_CFG_WORD3 ADDRESS 0x4E20C RW
T_DBACK_NONHS_DRM_CFG_WORD3 RESET_VALUE 0x00000000
        CH_CAP_G3_0 BIT[10:5]
        NUM_CHS_G3_0 BIT[3:0]

T_DBACK_NONHS_DRM_CFG_WORD4 ADDRESS 0x4E210 RW
T_DBACK_NONHS_DRM_CFG_WORD4 RESET_VALUE 0x00000000
        CH_CAP_G2_1 BIT[26:21]
        NUM_CHS_G2_1 BIT[19:16]
        SF1_CH_1 BIT[15]
        CH_CAP_G1_1 BIT[14:5]
        NUM_CHS_G1_1 BIT[4:0]

T_DBACK_NONHS_DRM_CFG_WORD5 ADDRESS 0x4E214 RW
T_DBACK_NONHS_DRM_CFG_WORD5 RESET_VALUE 0x00000000
        CH_CAP_G3_1 BIT[10:5]
        NUM_CHS_G3_1 BIT[3:0]

T_DBACK_NONHS_DRM_CFG_WORD6 ADDRESS 0x4E218 RW
T_DBACK_NONHS_DRM_CFG_WORD6 RESET_VALUE 0x00000000
        CH_CAP_G2_2 BIT[26:21]
        NUM_CHS_G2_2 BIT[19:16]
        SF1_CH_2 BIT[15]
        CH_CAP_G1_2 BIT[14:5]
        NUM_CHS_G1_2 BIT[4:0]

T_DBACK_NONHS_DRM_CFG_WORD7 ADDRESS 0x4E21C RW
T_DBACK_NONHS_DRM_CFG_WORD7 RESET_VALUE 0x00000000
        CH_CAP_G3_2 BIT[10:5]
        NUM_CHS_G3_2 BIT[3:0]

T_DBACK_NONHS_DRM_CFG_WORD8 ADDRESS 0x4E220 RW
T_DBACK_NONHS_DRM_CFG_WORD8 RESET_VALUE 0x00000000
        CH_CAP_G2_3 BIT[26:21]
        NUM_CHS_G2_3 BIT[19:16]
        SF1_CH_3 BIT[15]
        CH_CAP_G1_3 BIT[14:5]
        NUM_CHS_G1_3 BIT[4:0]

T_DBACK_NONHS_DRM_CFG_WORD9 ADDRESS 0x4E224 RW
T_DBACK_NONHS_DRM_CFG_WORD9 RESET_VALUE 0x00000000
        CH_CAP_G3_3 BIT[10:5]
        NUM_CHS_G3_3 BIT[3:0]

T_DBACK_NONHS_DRM_CFG_WORD10 ADDRESS 0x4E228 RW
T_DBACK_NONHS_DRM_CFG_WORD10 RESET_VALUE 0x00000000
        LLR1_XINTER_SF0_0 BIT[30:11]
        LLR1_SLOPE0_RND_SF0_0 BIT[10:8]
        LLR1_SLOPE0_M_SF0_0 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD11 ADDRESS 0x4E22C RW
T_DBACK_NONHS_DRM_CFG_WORD11 RESET_VALUE 0x00000000
        LLR1_XINFLEC_SF0_0 BIT[23:11]
        LLR1_SLOPE1_RND_SF0_0 BIT[10:8]
        LLR1_SLOPE1_M_SF0_0 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD12 ADDRESS 0x4E230 RW
T_DBACK_NONHS_DRM_CFG_WORD12 RESET_VALUE 0x00000000
        LLR1_XINTER_SF1_0 BIT[30:11]
        LLR1_SLOPE0_RND_SF1_0 BIT[10:8]
        LLR1_SLOPE0_M_SF1_0 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD13 ADDRESS 0x4E234 RW
T_DBACK_NONHS_DRM_CFG_WORD13 RESET_VALUE 0x00000000
        LLR1_XINFLEC_SF1_0 BIT[23:11]
        LLR1_SLOPE1_RND_SF1_0 BIT[10:8]
        LLR1_SLOPE1_M_SF1_0 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD14 ADDRESS 0x4E238 RW
T_DBACK_NONHS_DRM_CFG_WORD14 RESET_VALUE 0x00000000
        LLR1_XINTER_SF0_1 BIT[30:11]
        LLR1_SLOPE0_RND_SF0_1 BIT[10:8]
        LLR1_SLOPE0_M_SF0_1 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD15 ADDRESS 0x4E23C RW
T_DBACK_NONHS_DRM_CFG_WORD15 RESET_VALUE 0x00000000
        LLR1_XINFLEC_SF0_1 BIT[23:11]
        LLR1_SLOPE1_RND_SF0_1 BIT[10:8]
        LLR1_SLOPE1_M_SF0_1 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD16 ADDRESS 0x4E240 RW
T_DBACK_NONHS_DRM_CFG_WORD16 RESET_VALUE 0x00000000
        LLR1_XINTER_SF1_1 BIT[30:11]
        LLR1_SLOPE0_RND_SF1_1 BIT[10:8]
        LLR1_SLOPE0_M_SF1_1 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD17 ADDRESS 0x4E244 RW
T_DBACK_NONHS_DRM_CFG_WORD17 RESET_VALUE 0x00000000
        LLR1_XINFLEC_SF1_1 BIT[23:11]
        LLR1_SLOPE1_RND_SF1_1 BIT[10:8]
        LLR1_SLOPE1_M_SF1_1 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD18 ADDRESS 0x4E248 RW
T_DBACK_NONHS_DRM_CFG_WORD18 RESET_VALUE 0x00000000
        LLR1_XINTER_SF0_2 BIT[30:11]
        LLR1_SLOPE0_RND_SF0_2 BIT[10:8]
        LLR1_SLOPE0_M_SF0_2 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD19 ADDRESS 0x4E24C RW
T_DBACK_NONHS_DRM_CFG_WORD19 RESET_VALUE 0x00000000
        LLR1_XINFLEC_SF0_2 BIT[23:11]
        LLR1_SLOPE1_RND_SF0_2 BIT[10:8]
        LLR1_SLOPE1_M_SF0_2 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD20 ADDRESS 0x4E250 RW
T_DBACK_NONHS_DRM_CFG_WORD20 RESET_VALUE 0x00000000
        LLR1_XINTER_SF1_2 BIT[30:11]
        LLR1_SLOPE0_RND_SF1_2 BIT[10:8]
        LLR1_SLOPE0_M_SF1_2 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD21 ADDRESS 0x4E254 RW
T_DBACK_NONHS_DRM_CFG_WORD21 RESET_VALUE 0x00000000
        LLR1_XINFLEC_SF1_2 BIT[23:11]
        LLR1_SLOPE1_RND_SF1_2 BIT[10:8]
        LLR1_SLOPE1_M_SF1_2 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD22 ADDRESS 0x4E258 RW
T_DBACK_NONHS_DRM_CFG_WORD22 RESET_VALUE 0x00000000
        LLR1_XINTER_SF0_3 BIT[30:11]
        LLR1_SLOPE0_RND_SF0_3 BIT[10:8]
        LLR1_SLOPE0_M_SF0_3 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD23 ADDRESS 0x4E25C RW
T_DBACK_NONHS_DRM_CFG_WORD23 RESET_VALUE 0x00000000
        LLR1_XINFLEC_SF0_3 BIT[23:11]
        LLR1_SLOPE1_RND_SF0_3 BIT[10:8]
        LLR1_SLOPE1_M_SF0_3 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD24 ADDRESS 0x4E260 RW
T_DBACK_NONHS_DRM_CFG_WORD24 RESET_VALUE 0x00000000
        LLR1_XINTER_SF1_3 BIT[30:11]
        LLR1_SLOPE0_RND_SF1_3 BIT[10:8]
        LLR1_SLOPE0_M_SF1_3 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD25 ADDRESS 0x4E264 RW
T_DBACK_NONHS_DRM_CFG_WORD25 RESET_VALUE 0x00000000
        LLR1_XINFLEC_SF1_3 BIT[23:11]
        LLR1_SLOPE1_RND_SF1_3 BIT[10:8]
        LLR1_SLOPE1_M_SF1_3 BIT[7:0]

T_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD0 ADDRESS 0x4E300 RW
T_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        NUM_CODED_BLK BIT[4:0]

T_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD1 ADDRESS 0x4E304 RW
T_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD1 RESET_VALUE 0x00000000
        DRM_SCALE_FACTOR BIT[31:30]
                SCALE_1 VALUE 0x0
                SCALE_3_4 VALUE 0x1
                SCALE_1_2 VALUE 0x2
        CODE_BLK_SIZE BIT[28:16]
        STORAGE_DIR BIT[15]
                DECR_ADDR VALUE 0x0
                INCR_ADDR VALUE 0x1
        DRMB_START_ADDRESS BIT[10:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD0 ADDRESS 0x4E400 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD1 ADDRESS 0x4E404 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD1 RESET_VALUE 0x00000000
        EINI_RM1 BIT[31:16]
        RM1_TYPE BIT[15]
                NO_RM VALUE 0x0
                PUNC VALUE 0x1
        DECOMPAND2 BIT[14:13]
                DCMPD2_DIS VALUE 0x0
                DCMPD2_322 VALUE 0x1
                DCMPD2_444 VALUE 0x2
                DCMPD2_644 VALUE 0x3
        CODE_BLK_SIZE BIT[12:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD2 ADDRESS 0x4E408 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD2 RESET_VALUE 0x00000000
        NUM_CODE_BLK BIT[20:17]
        EPLUS1_RM1 BIT[16:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD3 ADDRESS 0x4E40C RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD3 RESET_VALUE 0x00000000
        EMINUS1_RM1 BIT[16:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD4 ADDRESS 0x4E410 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD4 RESET_VALUE 0x00000000
        EPLUS2_RM1 BIT[31:16]
        EMINUS2_RM1 BIT[15:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD5 ADDRESS 0x4E414 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD5 RESET_VALUE 0x00000000
        DRMB_SYS_RD_START_ADDRESS BIT[17:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD6 ADDRESS 0x4E418 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD6 RESET_VALUE 0x00000000
        DRMB_P1_RD_START_ADDRESS BIT[17:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD7 ADDRESS 0x4E41C RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD7 RESET_VALUE 0x00000000
        DRMB_P2_RD_START_ADDRESS BIT[17:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.HDR_DEINT_TS_TRIF

HDR_DEINT_CFG_WORD0 ADDRESS 0x4F100 RW
HDR_DEINT_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

HDR_DEINT_CFG_WORD1 ADDRESS 0x4F104 RW
HDR_DEINT_CFG_WORD1 RESET_VALUE 0x00000000
        C2I_EST_SEG_0 BIT[17:0]

HDR_DEINT_CFG_WORD2 ADDRESS 0x4F108 RW
HDR_DEINT_CFG_WORD2 RESET_VALUE 0x00000000
        C2I_EST_SEG_1 BIT[17:0]

HDR_DEINT_CFG_WORD3 ADDRESS 0x4F10C RW
HDR_DEINT_CFG_WORD3 RESET_VALUE 0x00000000
        C2I_EST_SEG_2 BIT[17:0]

HDR_DEINT_CFG_WORD4 ADDRESS 0x4F110 RW
HDR_DEINT_CFG_WORD4 RESET_VALUE 0x00000000
        C2I_EST_SEG_3 BIT[17:0]

HDR_DEINT_CFG_WORD5 ADDRESS 0x4F114 RW
HDR_DEINT_CFG_WORD5 RESET_VALUE 0x00000000
        C2I_EST_SEG_4 BIT[17:0]

HDR_DEINT_CFG_WORD6 ADDRESS 0x4F118 RW
HDR_DEINT_CFG_WORD6 RESET_VALUE 0x00000000
        C2I_EST_SEG_5 BIT[17:0]

HDR_DEINT_CFG_WORD7 ADDRESS 0x4F11C RW
HDR_DEINT_CFG_WORD7 RESET_VALUE 0x00000000
        C2I_EST_SEG_6 BIT[17:0]

HDR_DEINT_CFG_WORD8 ADDRESS 0x4F120 RW
HDR_DEINT_CFG_WORD8 RESET_VALUE 0x00000000
        C2I_EST_SEG_7 BIT[17:0]

HDR_DEINT_CFG_WORD9 ADDRESS 0x4F124 RW
HDR_DEINT_CFG_WORD9 RESET_VALUE 0x00000000
        C2I_EST_SEG_8 BIT[17:0]

HDR_DEINT_CFG_WORD10 ADDRESS 0x4F128 RW
HDR_DEINT_CFG_WORD10 RESET_VALUE 0x00000000
        C2I_EST_SEG_9 BIT[17:0]

HDR_DEINT_CFG_WORD11 ADDRESS 0x4F12C RW
HDR_DEINT_CFG_WORD11 RESET_VALUE 0x00000000
        C2I_EST_SEG_10 BIT[17:0]

HDR_DEINT_CFG_WORD12 ADDRESS 0x4F130 RW
HDR_DEINT_CFG_WORD12 RESET_VALUE 0x00000000
        C2I_EST_SEG_11 BIT[17:0]

HDR_DEINT_CFG_WORD13 ADDRESS 0x4F134 RW
HDR_DEINT_CFG_WORD13 RESET_VALUE 0x00000000
        C2I_EST_SEG_12 BIT[17:0]

HDR_DEINT_CFG_WORD14 ADDRESS 0x4F138 RW
HDR_DEINT_CFG_WORD14 RESET_VALUE 0x00000000
        C2I_EST_SEG_13 BIT[17:0]

HDR_DEINT_CFG_WORD15 ADDRESS 0x4F13C RW
HDR_DEINT_CFG_WORD15 RESET_VALUE 0x00000000
        C2I_EST_SEG_14 BIT[17:0]

HDR_DEINT_CFG_WORD16 ADDRESS 0x4F140 RW
HDR_DEINT_CFG_WORD16 RESET_VALUE 0x00000000
        C2I_EST_SEG_15 BIT[17:0]

HDR_DEINT_WORD0 ADDRESS 0x4F200 RW
HDR_DEINT_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

HDR_DEINT_WORD1 ADDRESS 0x4F204 RW
HDR_DEINT_WORD1 RESET_VALUE 0x00000000
        FRAME_SIZE BIT[28:16]
        CODE_RATE BIT[13:12]
                RATE_1_3 VALUE 0x0
                RATE_1_5 VALUE 0x2
        SYMBOL_TYPE BIT[11:10]
                QPSK VALUE 0x0
                PSK8 VALUE 0x1
                QAM16 VALUE 0x2
                QAM64 VALUE 0x3

HDR_DEINT_WORD2 ADDRESS 0x4F208 RW
HDR_DEINT_WORD2 RESET_VALUE 0x00000000
        K BIT[30:20]
        M BIT[19:16]
        N BIT[13:0]

HDR_DEINT_WORD3 ADDRESS 0x4F20C RW
HDR_DEINT_WORD3 RESET_VALUE 0x00000000
        LEVEL_SWAP BIT[15]
        LEVEL_INC BIT[14:8]
        D_PARAM BIT[4:0]

HDR_DEINT_WORD4 ADDRESS 0x4F210 RW
HDR_DEINT_WORD4 RESET_VALUE 0x00000000
        POST_COMB_THR BIT[29:17]
        POST_COMB_INC BIT[16:4]
        POST_COMB_ITER BIT[3:0]

HDR_DEINT_WORD5 ADDRESS 0x4F214 RW
HDR_DEINT_WORD5 RESET_VALUE 0x00000000
        INTLV_LEN_M1 BIT[12:0]

HDR_DEINT_WORD6 ADDRESS 0x4F218 RW
HDR_DEINT_WORD6 RESET_VALUE 0x00000000
        LLR_BIAS_PT BIT[3:0]
                BIAS_0_5 VALUE 0x0
                BIAS_1 VALUE 0x1
                BIAS_2 VALUE 0x2
                BIAS_4 VALUE 0x3
                BIAS_8 VALUE 0x4
                BIAS_16 VALUE 0x5
                BIAS_32 VALUE 0x6
                BIAS_64 VALUE 0x7
                BIAS_128 VALUE 0x8
                BIAS_256 VALUE 0x9

HDR_DEINT_WORD7 ADDRESS 0x4F21C RW
HDR_DEINT_WORD7 RESET_VALUE 0x00000000
        SCRAMBLE_SEED BIT[16:0]

HDR_DEINT_WORD8 ADDRESS 0x4F220 RW
HDR_DEINT_WORD8 RESET_VALUE 0x00000000
        SCRAMBLE_MASK_0 BIT[16:0]

HDR_DEINT_WORD9 ADDRESS 0x4F224 RW
HDR_DEINT_WORD9 RESET_VALUE 0x00000000
        SCRAMBLE_MASK_1 BIT[16:0]

HDR_DEINT_WORD10 ADDRESS 0x4F228 RW
HDR_DEINT_WORD10 RESET_VALUE 0x00000000
        SCRAMBLE_MASK_2 BIT[16:0]

HDR_DEINT_WORD11 ADDRESS 0x4F22C RW
HDR_DEINT_WORD11 RESET_VALUE 0x00000000
        SCRAMBLE_MASK_3 BIT[16:0]

HDR_DEINT_WORD12 ADDRESS 0x4F230 RW
HDR_DEINT_WORD12 RESET_VALUE 0x00000000
        SCRAMBLE_MASK_4 BIT[16:0]

HDR_DEINT_WORD13 ADDRESS 0x4F234 RW
HDR_DEINT_WORD13 RESET_VALUE 0x00000000
        SCRAMBLE_MASK_5 BIT[16:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.TBVD_CCH_TRIF

TBVD_CCH_STATUS_WORD0 ADDRESS 0x50000 R
TBVD_CCH_STATUS_WORD0 RESET_VALUE 0x00000000
        PE_READY BIT[31]
        CMD_ACK BIT[30]
        CMD_ERROR BIT[29]

TBVD_CCH_LTE_CFG_WORD0 ADDRESS 0x50100 RW
TBVD_CCH_LTE_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        PBCH_SIZE BIT[8:2]
        VDEC_CODE_RATE BIT[1:0]
                RATE_1_2 VALUE 0x0
                RATE_1_3 VALUE 0x1

TBVD_CCH_LTE_CFG_WORD1 ADDRESS 0x50104 RW
TBVD_CCH_LTE_CFG_WORD1 RESET_VALUE 0x00000000
        CRC_POLY BIT[31:16]
        PBCH_EXT_LENGTH BIT[15:7]
        PBCH_START_OFFSET BIT[6:0]

TBVD_CCH_LTE_CFG_WORD2 ADDRESS 0x50108 RW
TBVD_CCH_LTE_CFG_WORD2 RESET_VALUE 0x00000000
        PBCH_ANT_2_CRC_MASK BIT[31:16]
        PBCH_ANT_1_CRC_MASK BIT[15:0]

TBVD_CCH_LTE_CFG_WORD3 ADDRESS 0x5010C RW
TBVD_CCH_LTE_CFG_WORD3 RESET_VALUE 0x00000000
        PBCH_ANT_3_CRC_MASK BIT[15:0]

TBVD_CCH_LTE_CFG_WORD4 ADDRESS 0x50110 RW
TBVD_CCH_LTE_CFG_WORD4 RESET_VALUE 0x00000000
        RNTI_1 BIT[31:16]
        RNTI_0 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD5 ADDRESS 0x50114 RW
TBVD_CCH_LTE_CFG_WORD5 RESET_VALUE 0x00000000
        RNTI_3 BIT[31:16]
        RNTI_2 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD6 ADDRESS 0x50118 RW
TBVD_CCH_LTE_CFG_WORD6 RESET_VALUE 0x00000000
        RNTI_5 BIT[31:16]
        RNTI_4 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD7 ADDRESS 0x5011C RW
TBVD_CCH_LTE_CFG_WORD7 RESET_VALUE 0x00000000
        RNTI_7 BIT[31:16]
        RNTI_6 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD8 ADDRESS 0x50120 RW
TBVD_CCH_LTE_CFG_WORD8 RESET_VALUE 0x00000000
        RNTI_9 BIT[31:16]
        RNTI_8 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD9 ADDRESS 0x50124 RW
TBVD_CCH_LTE_CFG_WORD9 RESET_VALUE 0x00000000
        RNTI_11 BIT[31:16]
        RNTI_10 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD10 ADDRESS 0x50128 RW
TBVD_CCH_LTE_CFG_WORD10 RESET_VALUE 0x00000000
        RNTI_13 BIT[31:16]
        RNTI_12 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD11 ADDRESS 0x5012C RW
TBVD_CCH_LTE_CFG_WORD11 RESET_VALUE 0x00000000
        RNTI_15 BIT[31:16]
        RNTI_14 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD12 ADDRESS 0x50130 RW
TBVD_CCH_LTE_CFG_WORD12 RESET_VALUE 0x00000000
        PDCCH_UE_PAYLOAD_SIZE1 BIT[30:24]
        PDCCH_UE_PAYLOAD_SIZE0 BIT[22:16]
        PDCCH_CM_PAYLOAD_SIZE1 BIT[14:8]
        PDCCH_CM_PAYLOAD_SIZE0 BIT[6:0]

TBVD_CCH_LTE_CFG_WORD13 ADDRESS 0x50134 RW
TBVD_CCH_LTE_CFG_WORD13 RESET_VALUE 0x00000000
        PDCCH_CM_TBVD_EXT_LENGTH0 BIT[31:23]
        PDCCH_CM_TBVD_START_OFFSET0 BIT[22:16]

TBVD_CCH_LTE_CFG_WORD14 ADDRESS 0x50138 RW
TBVD_CCH_LTE_CFG_WORD14 RESET_VALUE 0x00000000
        PDCCH_UE_TBVD_EXT_LENGTH0 BIT[31:23]
        PDCCH_UE_TBVD_START_OFFSET0 BIT[22:16]
        PDCCH_CM_TBVD_EXT_LENGTH1 BIT[15:7]
        PDCCH_CM_TBVD_START_OFFSET1 BIT[6:0]

TBVD_CCH_LTE_CFG_WORD15 ADDRESS 0x5013C RW
TBVD_CCH_LTE_CFG_WORD15 RESET_VALUE 0x00000000
        PDCCH_UE_TBVD_EXT_LENGTH1 BIT[15:7]
        PDCCH_UE_TBVD_START_OFFSET1 BIT[6:0]

TBVD_CCH_LTE_CFG_WORD16 ADDRESS 0x50140 RW
TBVD_CCH_LTE_CFG_WORD16 RESET_VALUE 0x00000000
        DL_SCHED_HYP_MASK_0 BIT[31:0]

TBVD_CCH_LTE_CFG_WORD17 ADDRESS 0x50144 RW
TBVD_CCH_LTE_CFG_WORD17 RESET_VALUE 0x00000000
        DL_SCHED_HYP_MASK_1 BIT[31:0]

TBVD_CCH_LTE_CFG_WORD18 ADDRESS 0x50148 RW
TBVD_CCH_LTE_CFG_WORD18 RESET_VALUE 0x00000000
        DL_SCHED_HYP_MASK_2 BIT[31:0]

TBVD_CCH_LTE_CFG_WORD19 ADDRESS 0x5014C RW
TBVD_CCH_LTE_CFG_WORD19 RESET_VALUE 0x00000000
        DL_SCHED_HYP_MASK_3 BIT[31:0]

TBVD_CCH_LTE_PDCCH_WORD0 ADDRESS 0x50200 RW
TBVD_CCH_LTE_PDCCH_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

TBVD_CCH_LTE_PDCCH_WORD1 ADDRESS 0x50204 RW
TBVD_CCH_LTE_PDCCH_WORD1 RESET_VALUE 0x00000000
        COMMON_SZ1_RNTI_MASK BIT[31:16]
        COMMON_SZ0_RNTI_MASK BIT[15:0]

TBVD_CCH_LTE_PDCCH_WORD2 ADDRESS 0x50208 RW
TBVD_CCH_LTE_PDCCH_WORD2 RESET_VALUE 0x00000000
        UE_RNTI_MASK BIT[31:16]
        UE_SIZE_MASK BIT[9:8]
        COMMON_SIZE_MASK BIT[1:0]

TBVD_CCH_LTE_PDCCH_WORD3 ADDRESS 0x5020C RW
TBVD_CCH_LTE_PDCCH_WORD3 RESET_VALUE 0x00000000
        UE_AGG4_LAST_DECODE_INDEX_CFI0 BIT[29:27]
        UE_AGG8_LAST_DECODE_INDEX_CFI2 BIT[26:24]
        UE_AGG8_LAST_DECODE_INDEX_CFI1 BIT[23:21]
        UE_AGG8_LAST_DECODE_INDEX_CFI0 BIT[20:18]
        COMMON_AGG4_LAST_DECODE_INDEX_CFI2 BIT[17:15]
        COMMON_AGG4_LAST_DECODE_INDEX_CFI1 BIT[14:12]
        COMMON_AGG4_LAST_DECODE_INDEX_CFI0 BIT[11:9]
        COMMON_AGG8_LAST_DECODE_INDEX_CFI2 BIT[8:6]
        COMMON_AGG8_LAST_DECODE_INDEX_CFI1 BIT[5:3]
        COMMON_AGG8_LAST_DECODE_INDEX_CFI0 BIT[2:0]

TBVD_CCH_LTE_PDCCH_WORD4 ADDRESS 0x50210 RW
TBVD_CCH_LTE_PDCCH_WORD4 RESET_VALUE 0x00000000
        COMMON_AGG_LEVEL_MASK_CFI2 BIT[29:28]
        COMMON_AGG_LEVEL_MASK_CFI1 BIT[27:26]
        COMMON_AGG_LEVEL_MASK_CFI0 BIT[25:24]
        UE_AGG1_LAST_DECODE_INDEX_CFI2 BIT[23:21]
        UE_AGG1_LAST_DECODE_INDEX_CFI1 BIT[20:18]
        UE_AGG1_LAST_DECODE_INDEX_CFI0 BIT[17:15]
        UE_AGG2_LAST_DECODE_INDEX_CFI2 BIT[14:12]
        UE_AGG2_LAST_DECODE_INDEX_CFI1 BIT[11:9]
        UE_AGG2_LAST_DECODE_INDEX_CFI0 BIT[8:6]
        UE_AGG4_LAST_DECODE_INDEX_CFI2 BIT[5:3]
        UE_AGG4_LAST_DECODE_INDEX_CFI1 BIT[2:0]

TBVD_CCH_LTE_PDCCH_WORD5 ADDRESS 0x50214 RW
TBVD_CCH_LTE_PDCCH_WORD5 RESET_VALUE 0x00000000
        UE_AGG_LEVEL_MASK_CFI2 BIT[11:8]
        UE_AGG_LEVEL_MASK_CFI1 BIT[7:4]
        UE_AGG_LEVEL_MASK_CFI0 BIT[3:0]

TBVD_CCH_LTE_PDCCH_WORD6 ADDRESS 0x50218 RW
TBVD_CCH_LTE_PDCCH_WORD6 RESET_VALUE 0x00000000
        DECOB_HEADER_DEST_ADDR BIT[25:16]
        DECOB_DATA_DEST_ADDR BIT[9:0]

DEC_O_CCH_W_NONHS_LTE_PBCH_WORD0 ADDRESS 0x50300 RW
DEC_O_CCH_W_NONHS_LTE_PBCH_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        ACH_MASK BIT[8:6]
        FOH_MASK BIT[5:2]

DEC_O_CCH_W_NONHS_LTE_PBCH_WORD1 ADDRESS 0x50304 RW
DEC_O_CCH_W_NONHS_LTE_PBCH_WORD1 RESET_VALUE 0x00000000
        SUBF_IDX BIT[3:0]

DEC_O_CCH_W_NONHS_LTE_PBCH_WORD2 ADDRESS 0x50308 RW
DEC_O_CCH_W_NONHS_LTE_PBCH_WORD2 RESET_VALUE 0x00000000
        DECOB_HEADER_DEST_ADDR BIT[25:16]
        DECOB_DATA_DEST_ADDR BIT[9:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.DECOB

DECOB_MEM_BASE_MIN ADDRESS 0x50500 RW
DECOB_MEM_BASE_MIN RESET_VALUE 0xXXXXXXXX
        DATA BIT[31:0]

DECOB_MEM_BASE_MIN_INT ADDRESS 0x58500 RW
DECOB_MEM_BASE_MIN_INT RESET_VALUE 0xXXXXXXXX
        DATA BIT[31:0]

DECOB_MEM_BASE_MAX ADDRESS 0x5BDFC RW
DECOB_MEM_BASE_MAX RESET_VALUE 0xXXXXXXXX
        DATA BIT[31:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.DEMBACK_TOP.DB_BUF_PAGE

HARQ_PAGE_START ADDRESS 0x5C000 RW
HARQ_PAGE_START RESET_VALUE 0x00000000
        DATA BIT[31:0]

HARQ_PAGE_END ADDRESS 0x5FFFC RW
HARQ_PAGE_END RESET_VALUE 0x00000000
        DATA BIT[31:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TDEC_TOP

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TDEC_TOP.TDEC

TDEC_CLK_CTL ADDRESS 0x3C000 RW
TDEC_CLK_CTL RESET_VALUE 0x00000002
        TD_HW_LCG_EN BIT[1]
                SW_CLK_CTL VALUE 0x0
                HW_CLK_CTL VALUE 0x1
        TDEC_ENABLE BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

TDEC_SW_CLK_EN ADDRESS 0x3C004 RW
TDEC_SW_CLK_EN RESET_VALUE 0x0000000C
        TD_SW_CLK_CTL_COMMON BIT[3]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1
        TD_SW_CLK_CTL_CDMA BIT[2]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1
        TD_SW_CLK_CTL_UNIFIED BIT[1]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1
        TD_SW_CLK_CTL BIT[0]
                CLK_OFF VALUE 0x0
                CLK_ON VALUE 0x1

TDEC_CLK_STATUS_REG ADDRESS 0x3C008 R
TDEC_CLK_STATUS_REG RESET_VALUE 0x00000001
        TD_SW_CLK_CTL_COMMON_STATUS BIT[3]
                CLK_ON VALUE 0x0
                CLK_OFF VALUE 0x1
        TD_SW_CLK_CTL_CDMA_STATUS BIT[2]
                CLK_ON VALUE 0x0
                CLK_OFF VALUE 0x1
        TD_SW_CLK_CTL_UNIFIED_STATUS BIT[1]
                CLK_ON VALUE 0x0
                CLK_OFF VALUE 0x1
        TD_CLK_STATUS BIT[0]
                CLK_ON VALUE 0x0
                CLK_OFF VALUE 0x1

TDEC_MODE_CTL ADDRESS 0x3C00C RW
TDEC_MODE_CTL RESET_VALUE 0x00000000
        STANDARD BIT[2:0]
                CDMA VALUE 0x0
                HDR VALUE 0x1
                UMTS VALUE 0x2
                LTE VALUE 0x3
                TDSCDMA VALUE 0x4
                GERAN VALUE 0x5
                CDMA_HDR VALUE 0x6
                CDMA_LTE VALUE 0x7

TD_COMMON_CFG0 ADDRESS 0x3C020 RW
TD_COMMON_CFG0 RESET_VALUE 0x00000000
        CRC_WIDTH_SEL BIT[3:2]
                CRC16 VALUE 0x0
                CRC24 VALUE 0x1
                CRC24_1CB VALUE 0x2
                CRC_UNUSED VALUE 0x3
        UNUSED_1 BIT[1]
        IRQ_TIMING_SEL BIT[0]

TD_COMMON_CFG1 ADDRESS 0x3C024 RW
TD_COMMON_CFG1 RESET_VALUE 0x00000000
        LLR_SCALE_SEL BIT[30:27]
                BYPASS_LUT VALUE 0x0
                SEL_1_5 VALUE 0x1
                SEL_3_0 VALUE 0x2
                SEL_4_5 VALUE 0x3
                SEL_6_0 VALUE 0x4
        MIN_LLR BIT[26:13]
        INTLV_LEN_M1 BIT[12:0]

TD_COMMON_CFG2 ADDRESS 0x3C028 RW
TD_COMMON_CFG2 RESET_VALUE 0x00000000
        NUM_TD_MAP BIT[31:30]
                TD_1_MAP VALUE 0x0
                RSVD VALUE 0x1
                TD_4_MAP VALUE 0x2
                TD_1_MAP_SEQ VALUE 0x3
        EARLY_TERM_EN BIT[29]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        MAX_ITER BIT[28:25]
        MIN_ITER BIT[24:21]
        LAST_ROW_M1 BIT[20:16]
        LAST_COL_M1 BIT[15:8]
        NUM_COL_M1 BIT[7:0]

TD_COMMON_CFG3 ADDRESS 0x3C02C RW
TD_COMMON_CFG3 RESET_VALUE 0x00000000
        UNUSED_31 BIT[31]
        FWD2_SEQ_ROW_BND BIT[30:26]
        FWD1_SEQ_ROW_BND BIT[25:21]
        FWD0_SEQ_ROW_BND BIT[20:16]
        UNUSED_15 BIT[15]
        FWD2_ITV_ROW_BND BIT[14:10]
        FWD1_ITV_ROW_BND BIT[9:5]
        FWD0_ITV_ROW_BND BIT[4:0]

TD_COMMON_CFG4 ADDRESS 0x3C030 RW
TD_COMMON_CFG4 RESET_VALUE 0x00000000
        UNUSED_31_24 BIT[31:24]
        FWD2_ITV_COL_BND BIT[23:16]
        FWD1_ITV_COL_BND BIT[15:8]
        FWD0_ITV_COL_BND BIT[7:0]

TD_COMMON_CFG5 ADDRESS 0x3C034 RW
TD_COMMON_CFG5 RESET_VALUE 0x00000000
        UNUSED_31_24 BIT[31:24]
        FWD2_SEQ_COL_BND BIT[23:16]
        FWD1_SEQ_COL_BND BIT[15:8]
        FWD0_SEQ_COL_BND BIT[7:0]

TD_COMMON_START ADDRESS 0x3C038 C
TD_COMMON_START RESET_VALUE 0x0000000X
        TD_START BIT[0]

TD_1X_CFG ADDRESS 0x3C03C RW
TD_1X_CFG RESET_VALUE 0x00000000
        DEC_BIAS BIT[9]
                ZERO_TO_ZERO VALUE 0x0
                ZERO_TO_ONE VALUE 0x1
        UNUSED_8_7 BIT[8:7]
        CONSEC_CRC_M1 BIT[6:3]
        UNUSED_2_1 BIT[2:1]
        TDECIB_IDX BIT[0]

TD_1X_DECOB_WRITE_PTR ADDRESS 0x3C040 RW
TD_1X_DECOB_WRITE_PTR RESET_VALUE 0x00000000
        WR_PTR BIT[12:0]

TDEC_HW_IDLE ADDRESS 0x3C044 R
TDEC_HW_IDLE RESET_VALUE 0x00000001
        TD_IDLE BIT[0]

TDEC_PING_STATUS_0 ADDRESS 0x3C048 R
TDEC_PING_STATUS_0 RESET_VALUE 0x00000000
        CRC_FAIL BIT[31]
        EARLY_TERM BIT[30]
        UNUSED_29_28 BIT[29:28]
        ITERATIONS_RUN BIT[27:24]
        UNUSED_23_21 BIT[23:21]
        ENERGY_METRIC BIT[20:0]

TDEC_PING_STATUS_1 ADDRESS 0x3C04C R
TDEC_PING_STATUS_1 RESET_VALUE 0x00000000
        UNUSED_31_23 BIT[31:23]
        PKT_LENGTH BIT[22:14]
        MIN_LLR BIT[13:0]

TDEC_PONG_STATUS_0 ADDRESS 0x3C050 R
TDEC_PONG_STATUS_0 RESET_VALUE 0x00000000
        CRC_FAIL BIT[31]
        EARLY_TERM BIT[30]
        UNUSED_29_28 BIT[29:28]
        ITERATIONS_RUN BIT[27:24]
        UNUSED_23_21 BIT[23:21]
        ENERGY_METRIC BIT[20:0]

TDEC_PONG_STATUS_1 ADDRESS 0x3C054 R
TDEC_PONG_STATUS_1 RESET_VALUE 0x00000000
        UNUSED_31_23 BIT[31:23]
        PKT_LENGTH BIT[22:14]
        MIN_LLR BIT[13:0]

TDEC_GERAN_STATUS_0 ADDRESS 0x3C058 R
TDEC_GERAN_STATUS_0 RESET_VALUE 0x00000000
        UNUSED_31 BIT[31]
        EARLY_TERM BIT[30]
        UNUSED_29_28 BIT[29:28]
        ITERATIONS_RUN BIT[27:24]
        UNUSED_23_21 BIT[23:21]
        ENERGY_METRIC BIT[20:0]

TDEC_GERAN_STATUS_1 ADDRESS 0x3C05C R
TDEC_GERAN_STATUS_1 RESET_VALUE 0x00000000
        UNUSED_31_28 BIT[31:28]
        DLSLOT_IDX BIT[27:24]
        UNUSED_23_22 BIT[23:22]
        CS_IDX BIT[21:18]
        RLCBLK_IDX BIT[17:14]
        MIN_LLR BIT[13:0]

TDEC_TESTBUS_ENABLE ADDRESS 0x3C060 RW
TDEC_TESTBUS_ENABLE RESET_VALUE 0x00000000
        TDEC_TASK_CTRL_TESTBUS_SEL BIT[27:24]
        TDECIB_TESTBUS_SEL BIT[23:20]
        TDEC_POST_PROC_SEL BIT[15:12]
        TD_TESTBUS_SEL BIT[11:8]
        TD_TESTBUS_EN BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TDEC_TASK_CTRL_TESTBUS_EN BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TDECIB_TESTBUS_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TDEC_POST_PROC_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TDEC_TESTBUS_STATUS ADDRESS 0x3C064 R
TDEC_TESTBUS_STATUS RESET_VALUE 0x00000000
        TEST_BUS_DATA BIT[31:0]

DECIB_PAGE_ID ADDRESS 0x3C068 RW
DECIB_PAGE_ID RESET_VALUE 0x00000000
        MICRO_EN BIT[9]
        UNUSED_8_4 BIT[8:4]
        BUF_TYPE BIT[3:2]
        PAGE_ID BIT[1]
        BUF_ID BIT[0]

TDEC_AHB_ERROR_ADDR_RD ADDRESS 0x3C070 R
TDEC_AHB_ERROR_ADDR_RD RESET_VALUE 0x00000000
        C_ADDRESS BIT[15:0]

TEST_CRC_000_RD ADDRESS 0x3C074 R
TEST_CRC_000_RD RESET_VALUE 0x00000000
        CRC_STATUS BIT[13:0]

TEST_CRC_001_RD ADDRESS 0x3C078 R
TEST_CRC_001_RD RESET_VALUE 0x00000000
        CRC_STATUS BIT[13:0]

TEST_CRC_010_RD ADDRESS 0x3C07C R
TEST_CRC_010_RD RESET_VALUE 0x00000000
        CRC_STATUS BIT[0]

TEST_CRC_011_RD ADDRESS 0x3C080 R
TEST_CRC_011_RD RESET_VALUE 0x00000000
        CRC_STATUS BIT[0]

TEST_CRC_100_RD ADDRESS 0x3C084 R
TEST_CRC_100_RD RESET_VALUE 0x00000000
        CRC_STATUS BIT[13:0]

TEST_CRC_101_RD ADDRESS 0x3C088 R
TEST_CRC_101_RD RESET_VALUE 0x00000000
        CRC_STATUS BIT[13:0]

TEST_CRC_110_RD ADDRESS 0x3C08C R
TEST_CRC_110_RD RESET_VALUE 0x00000000
        CRC_STATUS BIT[0]

TEST_CRC_111_RD ADDRESS 0x3C090 R
TEST_CRC_111_RD RESET_VALUE 0x00000000
        CRC_STATUS BIT[0]

A2_TEST_SW_CFG_DATA0 ADDRESS 0x3C094 RW
A2_TEST_SW_CFG_DATA0 RESET_VALUE 0x00000000
        DBG_CFG_DATA0 BIT[31:0]

A2_TEST_SW_CFG_DATA1 ADDRESS 0x3C098 RW
A2_TEST_SW_CFG_DATA1 RESET_VALUE 0x00000000
        DBG_CFG_DATA1 BIT[31:0]

A2_TEST_SW_CFG_DATA2 ADDRESS 0x3C09C RW
A2_TEST_SW_CFG_DATA2 RESET_VALUE 0x00000000
        DBG_DECOB_LENGTH BIT[31:14]
        DBG_DECOB_START_ADDR BIT[13:0]

A2_TEST_SW_CFG_DATA3 ADDRESS 0x3C0A0 RW
A2_TEST_SW_CFG_DATA3 RESET_VALUE 0x00000000
        DBG_TRBLK_CRC_PASS BIT[1]
        DBG_A2_DECOB_INTF_EN BIT[0]

A2_TEST_SW_CFG_DATA4 ADDRESS 0x3C0A4 C
A2_TEST_SW_CFG_DATA4 RESET_VALUE 0x0000000X
        DBG_TRBLK_DONE BIT[0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TDEC_TOP.TD_CFG_TRIF

TD_CFG_STATUS_WORD0 ADDRESS 0x3D000 R
TD_CFG_STATUS_WORD0 RESET_VALUE 0x00000000
        PE_READY BIT[31]
        CMD_ACK BIT[30]
        CMD_ERROR BIT[29]

LTE_CFG_WORD0 ADDRESS 0x3D100 RW
LTE_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        TD_DEC_BIAS BIT[0]

LTE_CFG_WORD1 ADDRESS 0x3D104 RW
LTE_CFG_WORD1 RESET_VALUE 0x00000000
        CONSEC_CRC_PASS BIT[20:17]
        MIN_LLR_THRESHOLD BIT[16:3]
        EARLY_TERM_EN BIT[2]
        TDEC_CODE_RATE BIT[1:0]
                RATE_1_2 VALUE 0x0
                RATE_1_3 VALUE 0x1

LTE_CFG_WORD2 ADDRESS 0x3D108 RW
LTE_CFG_WORD2 RESET_VALUE 0x00000000
        LTE_CRC24_TB BIT[23:0]

W_TD_CFG_WORD0_0 ADDRESS 0x3D200 RW
W_TD_CFG_WORD0_0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        CRC_TYPE_NONHS BIT[2:0]
                CRC_0_BITS VALUE 0x0
                CRC_8_BITS VALUE 0x1
                CRC_12_BITS VALUE 0x2
                CRC_16_BITS VALUE 0x3
                CRC_24_BITS VALUE 0x4

W_TD_CFG_WORD1_0 ADDRESS 0x3D204 RW
W_TD_CFG_WORD1_0 RESET_VALUE 0x00000000
        EVENT_IDX BIT[31]
                PING VALUE 0x0
                PONG VALUE 0x1
        HS_NONHS_N BIT[30]
                NONHS VALUE 0x0
                HS VALUE 0x1
        NUM_TR_BLK_NONHS BIT[29:24]
        NUM_PADDED_BITS BIT[23:18]
        EARLY_TERM_EN BIT[17]
        TR_BLK_SIZE BIT[15:0]

W_TD_CFG_WORD2_0 ADDRESS 0x3D208 RW
W_TD_CFG_WORD2_0 RESET_VALUE 0x00000000
        TD_DEC_BIAS BIT[31]
        HITRX2_MIN_LLR_THRESHOLD BIT[30:16]
        MIN_LLR_THRESHOLD BIT[13:0]

W_TD_CFG_WORD3_0 ADDRESS 0x3D20C RW
W_TD_CFG_WORD3_0 RESET_VALUE 0x00000000
        NUM_TD_MAP BIT[31:30]
                TD_1_MAP VALUE 0x0
                RSVD VALUE 0x1
                TD_4_MAP VALUE 0x2
                TD_1_MAP_SEQ VALUE 0x3
        NUM_ROW_INDEX BIT[29:28]
        NUM_COLUMN BIT[27:20]
        LAST_ROW_BIT_EXCH BIT[19]
        MIN_ITERATION_NUM BIT[6:3]

W_TD_CFG_WORD4_0 ADDRESS 0x3D210 RW
W_TD_CFG_WORD4_0 RESET_VALUE 0x00000000
        LLR_SCALE_SEL BIT[31:28]
                SEL_0_75 VALUE 0x0
                SEL_1_5 VALUE 0x1
                SEL_3_0 VALUE 0x2
                SEL_4_5 VALUE 0x3
                SEL_6_0 VALUE 0x4
        PRIME_NUM BIT[27:19]
        PRIME_NUM_INDEX BIT[18:13]
        LAST_ROW BIT[12:8]
        LAST_COLUMN BIT[7:0]

W_TD_CFG_WORD5_0 ADDRESS 0x3D214 RW
W_TD_CFG_WORD5_0 RESET_VALUE 0x00000000
        FWD2_SEQ_ROW_BND BIT[30:26]
        FWD1_SEQ_ROW_BND BIT[25:21]
        FWD0_SEQ_ROW_BND BIT[20:16]
        FWD2_ITV_ROW_BND BIT[14:10]
        FWD1_ITV_ROW_BND BIT[9:5]
        FWD0_ITV_ROW_BND BIT[4:0]

W_TD_CFG_WORD6_0 ADDRESS 0x3D218 RW
W_TD_CFG_WORD6_0 RESET_VALUE 0x00000000
        FWD2_ITV_COL_BND BIT[23:16]
        FWD1_ITV_COL_BND BIT[15:8]
        FWD0_ITV_COL_BND BIT[7:0]

W_TD_CFG_WORD7_0 ADDRESS 0x3D21C RW
W_TD_CFG_WORD7_0 RESET_VALUE 0x00000000
        FWD2_SEQ_COL_BND BIT[23:16]
        FWD1_SEQ_COL_BND BIT[15:8]
        FWD0_SEQ_COL_BND BIT[7:0]

W_TD_CFG_WORD8_0 ADDRESS 0x3D220 RW
W_TD_CFG_WORD8_0 RESET_VALUE 0x00000000
        DEC_OB_DATA_START_ADDR BIT[29:16]
        UE_ID_HS BIT[15:0]

W_TD_CFG_WORD9_0 ADDRESS 0x3D224 RW
W_TD_CFG_WORD9_0 RESET_VALUE 0x00000000
        CB_SZ BIT[12:0]

W_TD_CFG_WORD0_1 ADDRESS 0x3D300 RW
W_TD_CFG_WORD0_1 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        CRC_TYPE_NONHS BIT[2:0]
                CRC_0_BITS VALUE 0x0
                CRC_8_BITS VALUE 0x1
                CRC_12_BITS VALUE 0x2
                CRC_16_BITS VALUE 0x3
                CRC_24_BITS VALUE 0x4

W_TD_CFG_WORD1_1 ADDRESS 0x3D304 RW
W_TD_CFG_WORD1_1 RESET_VALUE 0x00000000
        EVENT_IDX BIT[31]
                PING VALUE 0x0
                PONG VALUE 0x1
        HS_NONHS_N BIT[30]
                NONHS VALUE 0x0
                HS VALUE 0x1
        NUM_TR_BLK_NONHS BIT[29:24]
        NUM_PADDED_BITS BIT[23:18]
        EARLY_TERM_EN BIT[17]
        TR_BLK_SIZE BIT[15:0]

W_TD_CFG_WORD2_1 ADDRESS 0x3D308 RW
W_TD_CFG_WORD2_1 RESET_VALUE 0x00000000
        TD_DEC_BIAS BIT[31]
        HITRX2_MIN_LLR_THRESHOLD BIT[30:16]
        MIN_LLR_THRESHOLD BIT[13:0]

W_TD_CFG_WORD3_1 ADDRESS 0x3D30C RW
W_TD_CFG_WORD3_1 RESET_VALUE 0x00000000
        NUM_TD_MAP BIT[31:30]
                TD_1_MAP VALUE 0x0
                RSVD VALUE 0x1
                TD_4_MAP VALUE 0x2
                TD_1_MAP_SEQ VALUE 0x3
        NUM_ROW_INDEX BIT[29:28]
        NUM_COLUMN BIT[27:20]
        LAST_ROW_BIT_EXCH BIT[19]
        MIN_ITERATION_NUM BIT[6:3]

W_TD_CFG_WORD4_1 ADDRESS 0x3D310 RW
W_TD_CFG_WORD4_1 RESET_VALUE 0x00000000
        LLR_SCALE_SEL BIT[31:28]
                SEL_0_75 VALUE 0x0
                SEL_1_5 VALUE 0x1
                SEL_3_0 VALUE 0x2
                SEL_4_5 VALUE 0x3
                SEL_6_0 VALUE 0x4
        PRIME_NUM BIT[27:19]
        PRIME_NUM_INDEX BIT[18:13]
        LAST_ROW BIT[12:8]
        LAST_COLUMN BIT[7:0]

W_TD_CFG_WORD5_1 ADDRESS 0x3D314 RW
W_TD_CFG_WORD5_1 RESET_VALUE 0x00000000
        FWD2_SEQ_ROW_BND BIT[30:26]
        FWD1_SEQ_ROW_BND BIT[25:21]
        FWD0_SEQ_ROW_BND BIT[20:16]
        FWD2_ITV_ROW_BND BIT[14:10]
        FWD1_ITV_ROW_BND BIT[9:5]
        FWD0_ITV_ROW_BND BIT[4:0]

W_TD_CFG_WORD6_1 ADDRESS 0x3D318 RW
W_TD_CFG_WORD6_1 RESET_VALUE 0x00000000
        FWD2_ITV_COL_BND BIT[23:16]
        FWD1_ITV_COL_BND BIT[15:8]
        FWD0_ITV_COL_BND BIT[7:0]

W_TD_CFG_WORD7_1 ADDRESS 0x3D31C RW
W_TD_CFG_WORD7_1 RESET_VALUE 0x00000000
        FWD2_SEQ_COL_BND BIT[23:16]
        FWD1_SEQ_COL_BND BIT[15:8]
        FWD0_SEQ_COL_BND BIT[7:0]

W_TD_CFG_WORD8_1 ADDRESS 0x3D320 RW
W_TD_CFG_WORD8_1 RESET_VALUE 0x00000000
        DEC_OB_DATA_START_ADDR BIT[29:16]
        UE_ID_HS BIT[15:0]

W_TD_CFG_WORD9_1 ADDRESS 0x3D324 RW
W_TD_CFG_WORD9_1 RESET_VALUE 0x00000000
        CB_SZ BIT[12:0]

LTE_TRBLK_CFG_WORD0_0 ADDRESS 0x3D400 RW
LTE_TRBLK_CFG_WORD0_0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

LTE_TRBLK_CFG_WORD1_0 ADDRESS 0x3D404 RW
LTE_TRBLK_CFG_WORD1_0 RESET_VALUE 0x00000000
        EVENT_IDX BIT[31]
                PING VALUE 0x0
                PONG VALUE 0x1
        NUM_FILLER_BIT BIT[30:25]
        SFN_INDEX BIT[23:14]
        SUBFRAME_INDEX BIT[13:10]
        NUM_TD_MAP BIT[8:7]
                TD_1_MAP VALUE 0x0
                RSVD VALUE 0x1
                TD_4_MAP VALUE 0x2
                TD_1_MAP_SEQ VALUE 0x3
        TEST_TB_EN BIT[6]
        TEST_TB_SEQ BIT[5:4]
                TEST_CRC_00 VALUE 0x0
                TEST_CRC_01 VALUE 0x1
                TEST_CRC_10 VALUE 0x2
                TEST_CRC_11 VALUE 0x3
        LLR_SCALE_SEL BIT[3:0]
                SEL_0_75 VALUE 0x0
                SEL_1_5 VALUE 0x1
                SEL_3_0 VALUE 0x2
                SEL_4_5 VALUE 0x3
                SEL_6_0 VALUE 0x4

LTE_TRBLK_CFG_WORD2_0 ADDRESS 0x3D408 RW
LTE_TRBLK_CFG_WORD2_0 RESET_VALUE 0x00000000
        CRC_WIDTH_SEL BIT[31:30]
                CRC16 VALUE 0x0
                CRC24 VALUE 0x1
                CRC24_1CB VALUE 0x2
                CRC_UNUSED VALUE 0x3
        MIN_ITERATION_NUM BIT[29:26]
        TR_BLK_SZ BIT[17:0]

LTE_TRBLK_CFG_WORD3_0 ADDRESS 0x3D40C RW
LTE_TRBLK_CFG_WORD3_0 RESET_VALUE 0x00000000
        SW_CFG_DATA_0 BIT[31:0]

LTE_TRBLK_CFG_WORD4_0 ADDRESS 0x3D410 RW
LTE_TRBLK_CFG_WORD4_0 RESET_VALUE 0x00000000
        SW_CFG_DATA_1 BIT[31:0]

LTE_TRBLK_CFG_WORD5_0 ADDRESS 0x3D414 RW
LTE_TRBLK_CFG_WORD5_0 RESET_VALUE 0x00000000
        DECOB_HEADER_DEST_ADDR BIT[29:16]
        DECOB_DATA_DEST_ADDR BIT[13:0]

LTE_TRBLK_CFG_WORD0_1 ADDRESS 0x3D500 RW
LTE_TRBLK_CFG_WORD0_1 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]

LTE_TRBLK_CFG_WORD1_1 ADDRESS 0x3D504 RW
LTE_TRBLK_CFG_WORD1_1 RESET_VALUE 0x00000000
        EVENT_IDX BIT[31]
                PING VALUE 0x0
                PONG VALUE 0x1
        NUM_FILLER_BIT BIT[30:25]
        SFN_INDEX BIT[23:14]
        SUBFRAME_INDEX BIT[13:10]
        NUM_TD_MAP BIT[8:7]
                TD_1_MAP VALUE 0x0
                RSVD VALUE 0x1
                TD_4_MAP VALUE 0x2
                TD_1_MAP_SEQ VALUE 0x3
        TEST_TB_EN BIT[6]
        TEST_TB_SEQ BIT[5:4]
                TEST_CRC_00 VALUE 0x0
                TEST_CRC_01 VALUE 0x1
                TEST_CRC_10 VALUE 0x2
                TEST_CRC_11 VALUE 0x3
        LLR_SCALE_SEL BIT[3:0]
                SEL_0_75 VALUE 0x0
                SEL_1_5 VALUE 0x1
                SEL_3_0 VALUE 0x2
                SEL_4_5 VALUE 0x3
                SEL_6_0 VALUE 0x4

LTE_TRBLK_CFG_WORD2_1 ADDRESS 0x3D508 RW
LTE_TRBLK_CFG_WORD2_1 RESET_VALUE 0x00000000
        CRC_WIDTH_SEL BIT[31:30]
                CRC16 VALUE 0x0
                CRC24 VALUE 0x1
                CRC24_1CB VALUE 0x2
                CRC_UNUSED VALUE 0x3
        MIN_ITERATION_NUM BIT[29:26]
        TR_BLK_SZ BIT[17:0]

LTE_TRBLK_CFG_WORD3_1 ADDRESS 0x3D50C RW
LTE_TRBLK_CFG_WORD3_1 RESET_VALUE 0x00000000
        SW_CFG_DATA_0 BIT[31:0]

LTE_TRBLK_CFG_WORD4_1 ADDRESS 0x3D510 RW
LTE_TRBLK_CFG_WORD4_1 RESET_VALUE 0x00000000
        SW_CFG_DATA_1 BIT[31:0]

LTE_TRBLK_CFG_WORD5_1 ADDRESS 0x3D514 RW
LTE_TRBLK_CFG_WORD5_1 RESET_VALUE 0x00000000
        DECOB_HEADER_DEST_ADDR BIT[29:16]
        DECOB_DATA_DEST_ADDR BIT[13:0]

GERAN_TD_CFG_WORD0_0 ADDRESS 0x3D600 RW
GERAN_TD_CFG_WORD0_0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        TD_DEC_BIAS BIT[11]
        LLR_SCALE_SEL BIT[10:7]
                SEL_0_75 VALUE 0x0
                SEL_1_5 VALUE 0x1
                SEL_3_0 VALUE 0x2
                SEL_4_5 VALUE 0x3
                SEL_6_0 VALUE 0x4
        NUM_TD_MAP BIT[1:0]
                TD_1_MAP VALUE 0x0
                RSVD VALUE 0x1
                TD_4_MAP VALUE 0x2
                TD_1_MAP_SEQ VALUE 0x3

GERAN_TD_CFG_WORD1_0 ADDRESS 0x3D604 RW
GERAN_TD_CFG_WORD1_0 RESET_VALUE 0x00000000
        EARLY_TERM_EN BIT[30]
        MIN_ITERATION_NUM BIT[6:3]

GERAN_TD_CFG_WORD2_0 ADDRESS 0x3D608 RW
GERAN_TD_CFG_WORD2_0 RESET_VALUE 0x00000000
        HITRX2_MIN_LLR_THRESHOLD BIT[30:16]
        MIN_LLR_THRESHOLD BIT[13:0]

GERAN_TD_CFG_WORD3_0 ADDRESS 0x3D60C RW
GERAN_TD_CFG_WORD3_0 RESET_VALUE 0x00000000
        DECOB_DATA_DEST_ADDR BIT[13:0]

GERAN_TD_CFG_WORD0_1 ADDRESS 0x3D700 RW
GERAN_TD_CFG_WORD0_1 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        TD_DEC_BIAS BIT[11]
        LLR_SCALE_SEL BIT[10:7]
                SEL_0_75 VALUE 0x0
                SEL_1_5 VALUE 0x1
                SEL_3_0 VALUE 0x2
                SEL_4_5 VALUE 0x3
                SEL_6_0 VALUE 0x4
        NUM_TD_MAP BIT[1:0]
                TD_1_MAP VALUE 0x0
                RSVD VALUE 0x1
                TD_4_MAP VALUE 0x2
                TD_1_MAP_SEQ VALUE 0x3

GERAN_TD_CFG_WORD1_1 ADDRESS 0x3D704 RW
GERAN_TD_CFG_WORD1_1 RESET_VALUE 0x00000000
        EARLY_TERM_EN BIT[30]
        MIN_ITERATION_NUM BIT[6:3]

GERAN_TD_CFG_WORD2_1 ADDRESS 0x3D708 RW
GERAN_TD_CFG_WORD2_1 RESET_VALUE 0x00000000
        HITRX2_MIN_LLR_THRESHOLD BIT[30:16]
        MIN_LLR_THRESHOLD BIT[13:0]

GERAN_TD_CFG_WORD3_1 ADDRESS 0x3D70C RW
GERAN_TD_CFG_WORD3_1 RESET_VALUE 0x00000000
        DECOB_DATA_DEST_ADDR BIT[13:0]

HDR_TD_CFG_WORD0_0 ADDRESS 0x3D800 RW
HDR_TD_CFG_WORD0_0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        EVENT_IDX BIT[11]
                PING VALUE 0x0
                PONG VALUE 0x1
        CRC_WIDTH_SEL BIT[10:9]
                CRC16 VALUE 0x0
                CRC24 VALUE 0x1
                CRC24_1CB VALUE 0x2
                CRC_UNUSED VALUE 0x3
        EARLY_TERM_EN BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        LLR_SCALE_SEL BIT[3:0]
                BYPASS_LUT VALUE 0x0
                SEL_1_5 VALUE 0x1
                SEL_3_0 VALUE 0x2
                SEL_4_5 VALUE 0x3
                SEL_6_0 VALUE 0x4

HDR_TD_CFG_WORD1_0 ADDRESS 0x3D804 RW
HDR_TD_CFG_WORD1_0 RESET_VALUE 0x00000000
        MAX_ITER BIT[31:28]
        MIN_ITER BIT[27:24]
        MIN_LLR BIT[23:10]
        DEC_BIAS BIT[9]
                ZERO_TO_ZERO VALUE 0x0
                ZERO_TO_ONE VALUE 0x1
        NUM_TD_MAP BIT[8:7]
                TD_1_MAP VALUE 0x0
                RSVD VALUE 0x1
                TD_4_MAP VALUE 0x2
                TD_1_MAP_SEQ VALUE 0x3
        CONSEC_CRC_M1 BIT[6:3]
        CODE_RATE BIT[1:0]
                RATE_1_2 VALUE 0x0
                RATE_1_3 VALUE 0x1
                RATE_1_4 VALUE 0x2
                RATE_1_5 VALUE 0x3

HDR_TD_CFG_WORD2_0 ADDRESS 0x3D808 RW
HDR_TD_CFG_WORD2_0 RESET_VALUE 0x00000000
        WR_PTR_HD BIT[31:16]
        WR_PTR_DATA BIT[15:0]

HDR_TD_CFG_WORD0_1 ADDRESS 0x3D900 RW
HDR_TD_CFG_WORD0_1 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        EVENT_IDX BIT[11]
                PING VALUE 0x0
                PONG VALUE 0x1
        CRC_WIDTH_SEL BIT[10:9]
                CRC16 VALUE 0x0
                CRC24 VALUE 0x1
                CRC24_1CB VALUE 0x2
                CRC_UNUSED VALUE 0x3
        EARLY_TERM_EN BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        LLR_SCALE_SEL BIT[3:0]
                BYPASS_LUT VALUE 0x0
                SEL_1_5 VALUE 0x1
                SEL_3_0 VALUE 0x2
                SEL_4_5 VALUE 0x3
                SEL_6_0 VALUE 0x4

HDR_TD_CFG_WORD1_1 ADDRESS 0x3D904 RW
HDR_TD_CFG_WORD1_1 RESET_VALUE 0x00000000
        MAX_ITER BIT[31:28]
        MIN_ITER BIT[27:24]
        MIN_LLR BIT[23:10]
        DEC_BIAS BIT[9]
                ZERO_TO_ZERO VALUE 0x0
                ZERO_TO_ONE VALUE 0x1
        NUM_TD_MAP BIT[8:7]
                TD_1_MAP VALUE 0x0
                RSVD VALUE 0x1
                TD_4_MAP VALUE 0x2
                TD_1_MAP_SEQ VALUE 0x3
        CONSEC_CRC_M1 BIT[6:3]
        CODE_RATE BIT[1:0]
                RATE_1_2 VALUE 0x0
                RATE_1_3 VALUE 0x1
                RATE_1_4 VALUE 0x2
                RATE_1_5 VALUE 0x3

HDR_TD_CFG_WORD2_1 ADDRESS 0x3D908 RW
HDR_TD_CFG_WORD2_1 RESET_VALUE 0x00000000
        WR_PTR_HD BIT[31:16]
        WR_PTR_DATA BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TDEC_TOP.TD_TRIF

TD_STATUS_WORD0 ADDRESS 0x3E000 R
TD_STATUS_WORD0 RESET_VALUE 0x00000000
        PE_READY BIT[31]
        CMD_ACK BIT[30]
        CMD_ERROR BIT[29]

W_TD_WORD0_0 ADDRESS 0x3E100 RW
W_TD_WORD0_0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        MAX_ITERATION_NUM BIT[12:9]
        CFG_IDX BIT[8]
                CFG0 VALUE 0x0
                CFG1 VALUE 0x1
        TDECIB_IDX BIT[2]
        FIRST_CB BIT[1]
        LAST_CB BIT[0]

W_TD_WORD0_1 ADDRESS 0x3E200 RW
W_TD_WORD0_1 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        MAX_ITERATION_NUM BIT[12:9]
        CFG_IDX BIT[8]
                CFG0 VALUE 0x0
                CFG1 VALUE 0x1
        TDECIB_IDX BIT[2]
        FIRST_CB BIT[1]
        LAST_CB BIT[0]

LTE_PDSCH_WORD0_0 ADDRESS 0x3E300 RW
LTE_PDSCH_WORD0_0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        CBLK_IDX BIT[3:0]

LTE_PDSCH_WORD1_0 ADDRESS 0x3E304 RW
LTE_PDSCH_WORD1_0 RESET_VALUE 0x00000000
        TDECIB_IDX BIT[31]
        CFG_IDX BIT[30]
                CFG0 VALUE 0x0
                CFG1 VALUE 0x1
        CBLK_F1 BIT[29:16]
        CB_BYPASS BIT[15]
        LAST_CBLK BIT[14]
        FIRST_CBLK BIT[13]
        CBLK_SZ BIT[12:0]

LTE_PDSCH_WORD2_0 ADDRESS 0x3E308 RW
LTE_PDSCH_WORD2_0 RESET_VALUE 0x00000000
        MAX_ITERATION_NUM BIT[17:14]
        CBLK_F2 BIT[13:0]

LTE_PDSCH_WORD0_1 ADDRESS 0x3E400 RW
LTE_PDSCH_WORD0_1 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        CBLK_IDX BIT[3:0]

LTE_PDSCH_WORD1_1 ADDRESS 0x3E404 RW
LTE_PDSCH_WORD1_1 RESET_VALUE 0x00000000
        TDECIB_IDX BIT[31]
        CFG_IDX BIT[30]
                CFG0 VALUE 0x0
                CFG1 VALUE 0x1
        CBLK_F1 BIT[29:16]
        CB_BYPASS BIT[15]
        LAST_CBLK BIT[14]
        FIRST_CBLK BIT[13]
        CBLK_SZ BIT[12:0]

LTE_PDSCH_WORD2_1 ADDRESS 0x3E408 RW
LTE_PDSCH_WORD2_1 RESET_VALUE 0x00000000
        MAX_ITERATION_NUM BIT[17:14]
        CBLK_F2 BIT[13:0]

GERAN_TD_WORD0_0 ADDRESS 0x3E500 RW
GERAN_TD_WORD0_0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        DLSLOT_IDX BIT[11:8]
        CS_IDX BIT[7:4]
        RLCBLK_IDX BIT[3:0]

GERAN_TD_WORD1_0 ADDRESS 0x3E504 RW
GERAN_TD_WORD1_0 RESET_VALUE 0x00000000
        TDECIB_IDX BIT[29]
                PING VALUE 0x0
                PONG VALUE 0x1
        CFG_IDX BIT[28]
                CFG0 VALUE 0x0
                CFG1 VALUE 0x1
        MAX_ITERATION_NUM BIT[18:15]
        RLCBLK_SZ BIT[12:0]

GERAN_TD_WORD2_0 ADDRESS 0x3E508 RW
GERAN_TD_WORD2_0 RESET_VALUE 0x00000000
        LAST_ROW_BIT_EXCH BIT[14]
        NUM_ROW_INDEX BIT[13:12]
        NUM_COLUMN BIT[11:4]

GERAN_TD_WORD3_0 ADDRESS 0x3E50C RW
GERAN_TD_WORD3_0 RESET_VALUE 0x00000000
        PRIME_NUM BIT[27:19]
        PRIME_NUM_INDEX BIT[18:13]
        LAST_ROW BIT[12:8]
        LAST_COLUMN BIT[7:0]

GERAN_TD_WORD4_0 ADDRESS 0x3E510 RW
GERAN_TD_WORD4_0 RESET_VALUE 0x00000000
        FWD2_SEQ_ROW_BND BIT[30:26]
        FWD1_SEQ_ROW_BND BIT[25:21]
        FWD0_SEQ_ROW_BND BIT[20:16]
        FWD2_ITV_ROW_BND BIT[14:10]
        FWD1_ITV_ROW_BND BIT[9:5]
        FWD0_ITV_ROW_BND BIT[4:0]

GERAN_TD_WORD5_0 ADDRESS 0x3E514 RW
GERAN_TD_WORD5_0 RESET_VALUE 0x00000000
        FWD2_ITV_COL_BND BIT[23:16]
        FWD1_ITV_COL_BND BIT[15:8]
        FWD0_ITV_COL_BND BIT[7:0]

GERAN_TD_WORD6_0 ADDRESS 0x3E518 RW
GERAN_TD_WORD6_0 RESET_VALUE 0x00000000
        FWD2_SEQ_COL_BND BIT[23:16]
        FWD1_SEQ_COL_BND BIT[15:8]
        FWD0_SEQ_COL_BND BIT[7:0]

GERAN_TD_WORD0_1 ADDRESS 0x3E600 RW
GERAN_TD_WORD0_1 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        DLSLOT_IDX BIT[11:8]
        CS_IDX BIT[7:4]
        RLCBLK_IDX BIT[3:0]

GERAN_TD_WORD1_1 ADDRESS 0x3E604 RW
GERAN_TD_WORD1_1 RESET_VALUE 0x00000000
        TDECIB_IDX BIT[29]
                PING VALUE 0x0
                PONG VALUE 0x1
        CFG_IDX BIT[28]
                CFG0 VALUE 0x0
                CFG1 VALUE 0x1
        MAX_ITERATION_NUM BIT[18:15]
        RLCBLK_SZ BIT[12:0]

GERAN_TD_WORD2_1 ADDRESS 0x3E608 RW
GERAN_TD_WORD2_1 RESET_VALUE 0x00000000
        LAST_ROW_BIT_EXCH BIT[14]
        NUM_ROW_INDEX BIT[13:12]
        NUM_COLUMN BIT[11:4]

GERAN_TD_WORD3_1 ADDRESS 0x3E60C RW
GERAN_TD_WORD3_1 RESET_VALUE 0x00000000
        PRIME_NUM BIT[27:19]
        PRIME_NUM_INDEX BIT[18:13]
        LAST_ROW BIT[12:8]
        LAST_COLUMN BIT[7:0]

GERAN_TD_WORD4_1 ADDRESS 0x3E610 RW
GERAN_TD_WORD4_1 RESET_VALUE 0x00000000
        FWD2_SEQ_ROW_BND BIT[30:26]
        FWD1_SEQ_ROW_BND BIT[25:21]
        FWD0_SEQ_ROW_BND BIT[20:16]
        FWD2_ITV_ROW_BND BIT[14:10]
        FWD1_ITV_ROW_BND BIT[9:5]
        FWD0_ITV_ROW_BND BIT[4:0]

GERAN_TD_WORD5_1 ADDRESS 0x3E614 RW
GERAN_TD_WORD5_1 RESET_VALUE 0x00000000
        FWD2_ITV_COL_BND BIT[23:16]
        FWD1_ITV_COL_BND BIT[15:8]
        FWD0_ITV_COL_BND BIT[7:0]

GERAN_TD_WORD6_1 ADDRESS 0x3E618 RW
GERAN_TD_WORD6_1 RESET_VALUE 0x00000000
        FWD2_SEQ_COL_BND BIT[23:16]
        FWD1_SEQ_COL_BND BIT[15:8]
        FWD0_SEQ_COL_BND BIT[7:0]

HDR_TD_WORD0_0 ADDRESS 0x3E700 RW
HDR_TD_WORD0_0 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        CFG_IDX BIT[0]
                CFG0 VALUE 0x0
                CFG1 VALUE 0x1

HDR_TD_WORD1_0 ADDRESS 0x3E704 RW
HDR_TD_WORD1_0 RESET_VALUE 0x00000000
        TDECIB_IDX BIT[27]
        LAST_ROW_M1 BIT[20:16]
        LAST_COL_M1 BIT[15:8]
        NUM_COL_M1 BIT[7:0]

HDR_TD_WORD2_0 ADDRESS 0x3E708 RW
HDR_TD_WORD2_0 RESET_VALUE 0x00000000
        FWD2_SEQ_ROW_BND BIT[30:26]
        FWD1_SEQ_ROW_BND BIT[25:21]
        FWD0_SEQ_ROW_BND BIT[20:16]
        FWD2_ITV_ROW_BND BIT[14:10]
        FWD1_ITV_ROW_BND BIT[9:5]
        FWD0_ITV_ROW_BND BIT[4:0]

HDR_TD_WORD3_0 ADDRESS 0x3E70C RW
HDR_TD_WORD3_0 RESET_VALUE 0x00000000
        FWD2_ITV_COL_BND BIT[23:16]
        FWD1_ITV_COL_BND BIT[15:8]
        FWD0_ITV_COL_BND BIT[7:0]

HDR_TD_WORD4_0 ADDRESS 0x3E710 RW
HDR_TD_WORD4_0 RESET_VALUE 0x00000000
        FWD2_SEQ_COL_BND BIT[23:16]
        FWD1_SEQ_COL_BND BIT[15:8]
        FWD0_SEQ_COL_BND BIT[7:0]

HDR_TD_WORD5_0 ADDRESS 0x3E714 RW
HDR_TD_WORD5_0 RESET_VALUE 0x00000000
        INTLV_LEN_M1 BIT[12:0]

HDR_TD_WORD0_1 ADDRESS 0x3E800 RW
HDR_TD_WORD0_1 RESET_VALUE 0x00000000
        OPCODE BIT[23:18]
        CFG_IDX BIT[0]
                CFG0 VALUE 0x0
                CFG1 VALUE 0x1

HDR_TD_WORD1_1 ADDRESS 0x3E804 RW
HDR_TD_WORD1_1 RESET_VALUE 0x00000000
        TDECIB_IDX BIT[27]
        LAST_ROW_M1 BIT[20:16]
        LAST_COL_M1 BIT[15:8]
        NUM_COL_M1 BIT[7:0]

HDR_TD_WORD2_1 ADDRESS 0x3E808 RW
HDR_TD_WORD2_1 RESET_VALUE 0x00000000
        FWD2_SEQ_ROW_BND BIT[30:26]
        FWD1_SEQ_ROW_BND BIT[25:21]
        FWD0_SEQ_ROW_BND BIT[20:16]
        FWD2_ITV_ROW_BND BIT[14:10]
        FWD1_ITV_ROW_BND BIT[9:5]
        FWD0_ITV_ROW_BND BIT[4:0]

HDR_TD_WORD3_1 ADDRESS 0x3E80C RW
HDR_TD_WORD3_1 RESET_VALUE 0x00000000
        FWD2_ITV_COL_BND BIT[23:16]
        FWD1_ITV_COL_BND BIT[15:8]
        FWD0_ITV_COL_BND BIT[7:0]

HDR_TD_WORD4_1 ADDRESS 0x3E810 RW
HDR_TD_WORD4_1 RESET_VALUE 0x00000000
        FWD2_SEQ_COL_BND BIT[23:16]
        FWD1_SEQ_COL_BND BIT[15:8]
        FWD0_SEQ_COL_BND BIT[7:0]

HDR_TD_WORD5_1 ADDRESS 0x3E814 RW
HDR_TD_WORD5_1 RESET_VALUE 0x00000000
        INTLV_LEN_M1 BIT[12:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.TDEC_TOP.TDECIB_MEM

TDECIB_MEM_START ADDRESS 0x3F000 W
TDECIB_MEM_START RESET_VALUE 0xXXXXXXXX
        DATA BIT[31:0]

TDECIB_MEM_END ADDRESS 0x3FFFC W
TDECIB_MEM_END RESET_VALUE 0xXXXXXXXX
        DATA BIT[31:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.CCS

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.CCS.PDMEM

PDMEM_MIN ADDRESS 0x0000 RW
PDMEM_MIN RESET_VALUE 0x00000000
        Z BIT[31:0]

PDMEM_MAX ADDRESS 0xFFFC RW
PDMEM_MAX RESET_VALUE 0x00000000
        Z BIT[31:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.CCS.CONTROL

CCS_MSTS ADDRESS 0x1FC00 R
CCS_MSTS RESET_VALUE 0x00000000
        LOCK BIT[2]
        SLEEPING BIT[1]
        SLEEPDEEP BIT[0]

CCS_MCTL ADDRESS 0x1FC04 RW
CCS_MCTL RESET_VALUE 0x00000000
        DSMODE BIT[12]
        RFI_ENABLE BIT[11]
        DMAC_ENABLE BIT[10:3]
        TMR_ENABLE BIT[2]
        MON_ENABLE BIT[1]
        MP_ENABLE BIT[0]

CCS_IPC ADDRESS 0x1FC08 C
CCS_IPC RESET_VALUE 0x00000000
        CCS3 BIT[7]
        CCS2 BIT[6]
        CCS1 BIT[5]
        CCS0 BIT[4]
        FW3 BIT[3]
        FW2 BIT[2]
        FW1 BIT[1]
        FW0 BIT[0]

CCS_PIC0MSK ADDRESS 0x1FC0C RW
CCS_PIC0MSK RESET_VALUE 0x00000000
        MSK BIT[25:0]

CCS_PIC0STS ADDRESS 0x1FC10 RW
CCS_PIC0STS RESET_VALUE 0x00000000
        MON11 BIT[25]
        MCDMA3_DONE BIT[16]
        MCDMA2_DONE BIT[15]
        MCDMA1_DONE BIT[14]
        MCDMA0_DONE BIT[13]
        LTE_DESCR_DONE BIT[12]
        LTE_CCH_DEINT_DONE BIT[11]
        LTE_SCH_DEINT_DONE BIT[10]
        LTE_PDSCH_REENCODE_DONE BIT[9]
        LTE_PBCH_REENCODE_DONE BIT[8]
        TDEC_CBLK_PING_DONE BIT[7]
        TDEC_CBLK_PING_CRCPASS BIT[6]
        TDEC_TRBLK_PING_DONE BIT[5]
        TDEC_TRBLK_PING_CRCPASS BIT[4]
        TDEC_CBLK_PONG_DONE BIT[3]
        TDEC_CBLK_PONG_CRCPASS BIT[2]
        TDEC_TRBLK_PONG_DONE BIT[1]
        TDEC_TRBLK_PONG_CRCPASS BIT[0]

CCS_PIC1MSK ADDRESS 0x1FC14 RW
CCS_PIC1MSK RESET_VALUE 0x00000000
        MSK BIT[15:0]

CCS_PIC1STS ADDRESS 0x1FC18 RW
CCS_PIC1STS RESET_VALUE 0x00000000
        UMTS_HS_AE_DONE BIT[15]
        UMTS_HS_DRM2_DONE BIT[14]
        UMTS_HS_DECIB_RDY BIT[13]
        UMTS_NHS_DRM_DONE BIT[12]
        UMTS_NHS_DECIB_RDY BIT[11]
        UMTS_NHS_SVD_DONE BIT[10]
        TDS_HS_DRM2_DONE BIT[9]
        TDS_HS_DECIB_RDY BIT[8]
        TDS_HS_CCH_DONE BIT[7]
        TDS_NHS_DRM_DONE BIT[6]
        TDS_NHS_DECIB_RDY BIT[5]
        TDS_NHS_SVD_DONE BIT[4]
        TDS_NHS_WCB_RDY BIT[3]
        SVD_DONE BIT[2]
        SVD_CCH_CRCPASS BIT[1]
        HDR_DECIB_RDY BIT[0]

CCS_PIC2MSK ADDRESS 0x1FC1C RW
CCS_PIC2MSK RESET_VALUE 0x00000000
        MSK BIT[21:0]

CCS_PIC2STS ADDRESS 0x1FC20 RW
CCS_PIC2STS RESET_VALUE 0x00000000
        MON10 BIT[21]
        MON9 BIT[20]
        DMAC7_DONE BIT[19]
        DMAC6_DONE BIT[18]
        DMAC5_DONE BIT[17]
        DMAC4_DONE BIT[16]
        DMAC3_DONE BIT[15]
        DMAC2_DONE BIT[14]
        DMAC1_DONE BIT[13]
        DMAC0_DONE BIT[12]
        FW3 BIT[11]
        FW2 BIT[10]
        FW1 BIT[9]
        FW0 BIT[8]

CCS_PIC3MSK ADDRESS 0x1FC24 RW
CCS_PIC3MSK RESET_VALUE 0x00000000
        MSK BIT[4:0]

CCS_PIC3STS ADDRESS 0x1FC28 RW
CCS_PIC3STS RESET_VALUE 0x00000000
        MON4 BIT[4]
        MON3 BIT[3]
        MON2 BIT[2]
        MON1 BIT[1]
        MON0 BIT[0]

CCS_PIC4MSK ADDRESS 0x1FC2C RW
CCS_PIC4MSK RESET_VALUE 0x00000000
        MSK BIT[8:0]

CCS_PIC4STS ADDRESS 0x1FC30 RW
CCS_PIC4STS RESET_VALUE 0x00000000
        RFFE4_DONE BIT[8]
        RFFE3_DONE BIT[7]
        RFFE2_DONE BIT[6]
        RFFE1_DONE BIT[5]
        RFFE0_DONE BIT[4]
        SSBI3_DONE BIT[3]
        SSBI2_DONE BIT[2]
        SSBI1_DONE BIT[1]
        SSBI0_DONE BIT[0]

CCS_PIC5MSK ADDRESS 0x1FC34 RW
CCS_PIC5MSK RESET_VALUE 0x00000000
        MSK BIT[3:0]

CCS_PIC5STS ADDRESS 0x1FC38 RW
CCS_PIC5STS RESET_VALUE 0x00000000
        MON8 BIT[3]
        MON7 BIT[2]
        MON6 BIT[1]
        MON5 BIT[0]

CCS_PIC6MSK ADDRESS 0x1FC3C RW
CCS_PIC6MSK RESET_VALUE 0x00000000
        MSK BIT[16:0]

CCS_PIC6STS ADDRESS 0x1FC40 RW
CCS_PIC6STS RESET_VALUE 0x00000000
        TMR3_TC BIT[16]
        TMR2_TC BIT[15]
        TMR1_TC BIT[14]
        TMR0_TC BIT[13]
        RFFE4_ERR BIT[10]
        RFFE3_ERR BIT[9]
        RFFE2_ERR BIT[8]
        RFFE1_ERR BIT[7]
        RFFE0_ERR BIT[6]
        SSBI3_ERR BIT[5]
        SSBI2_ERR BIT[4]
        SSBI1_ERR BIT[3]
        SSBI0_ERR BIT[2]
        BP1 BIT[1]
        BP0 BIT[0]

CCS_PIT ADDRESS 0x1FC44 R
CCS_PIT RESET_VALUE 0x00000000
        TMR3_ACT BIT[15]
        TMR2_ACT BIT[14]
        TMR1_ACT BIT[13]
        TMR0_ACT BIT[12]
        MON11_ACT BIT[11]
        MON10_ACT BIT[10]
        MON9_ACT BIT[9]
        MON8_ACT BIT[8]
        MON7_ACT BIT[7]
        MON6_ACT BIT[6]
        MON5_ACT BIT[5]
        MON4_ACT BIT[4]
        MON3_ACT BIT[3]
        MON2_ACT BIT[2]
        MON1_ACT BIT[1]
        MON0_ACT BIT[0]

CCS_UTIME ADDRESS 0x1FC48 R
CCS_UTIME RESET_VALUE 0x00000000
        UTIME BIT[21:0]

CCS_MONn(n):(0)-(11) ARRAY 0x0001FC4C+0x4*n
CCS_MON0 ADDRESS 0x1FC4C RW
CCS_MON0 RESET_VALUE 0x00000000
        DISARM BIT[16]
        MONVAL BIT[15:1]

CCS_TMRn(n):(0)-(3) ARRAY 0x0001FC7C+0x4*n
CCS_TMR0 ADDRESS 0x1FC7C RW
CCS_TMR0 RESET_VALUE 0x00000000
        RETRIG BIT[20]
        EVTSEL BIT[19:16]
                TRUE0 VALUE 0x0
                MON0 VALUE 0x1
                MON1 VALUE 0x2
                MON2 VALUE 0x3
                MON3 VALUE 0x4
                MON4 VALUE 0x5
                MON5 VALUE 0x6
                MON6 VALUE 0x7
                MON7 VALUE 0x8
                MON8 VALUE 0x9
                MON9 VALUE 0xA
                MON10 VALUE 0xB
                TMR0 VALUE 0xC
                TMR1 VALUE 0xD
                TMR2 VALUE 0xE
                TMR3 VALUE 0xF
        COUNT BIT[15:3]

CCS_DMAC ADDRESS 0x1FC8C R
CCS_DMAC RESET_VALUE 0x00000000
        CH7_ACT BIT[7]
        CH6_ACT BIT[6]
        CH5_ACT BIT[5]
        CH4_ACT BIT[4]
        CH3_ACT BIT[3]
        CH2_ACT BIT[2]
        CH1_ACT BIT[1]
        CH0_ACT BIT[0]

CCS_DMACnSRC(n):(0)-(7) ARRAY 0x0001FC90+0x10*n
CCS_DMAC0SRC ADDRESS 0x1FC90 RW
CCS_DMAC0SRC RESET_VALUE 0x00000000
        SRC BIT[31:0]

CCS_DMACnDST(n):(0)-(7) ARRAY 0x0001FC94+0x10*n
CCS_DMAC0DST ADDRESS 0x1FC94 RW
CCS_DMAC0DST RESET_VALUE 0x00000000
        DST BIT[23:2]

CCS_DMACnLNK(n):(0)-(7) ARRAY 0x0001FC98+0x10*n
CCS_DMAC0LNK ADDRESS 0x1FC98 RW
CCS_DMAC0LNK RESET_VALUE 0x00000000
        WRTCUR BIT[24]
        LNK BIT[23:2]

CCS_DMACnCTL(n):(0)-(7) ARRAY 0x0001FC9C+0x10*n
CCS_DMAC0CTL ADDRESS 0x1FC9C RW
CCS_DMAC0CTL RESET_VALUE 0x00000000
        EVTDONE BIT[30]
        WRTBACK BIT[28]
        FRZDST BIT[27]
        FRZSRC BIT[26]
        DATSRC BIT[25]
        WB4EXE BIT[24]
        WAITON BIT[21:16]
                NO_WAIT0 VALUE 0x00
                SSBI0_NOTACT VALUE 0x01
                SSBI1_NOTACT VALUE 0x02
                SSBI2_NOTACT VALUE 0x03
                SSBI3_NOTACT VALUE 0x04
                RFFE0_NOTACT VALUE 0x05
                RFFE1_NOTACT VALUE 0x06
                RFFE2_NOTACT VALUE 0x07
                RFFE3_NOTACT VALUE 0x08
                RFFE4_NOTACT VALUE 0x09
                NO_WAIT2 VALUE 0x0A
                NO_WAIT3 VALUE 0x0B
                MON0_NOTACT VALUE 0x0C
                MON1_NOTACT VALUE 0x0D
                MON2_NOTACT VALUE 0x0E
                MON3_NOTACT VALUE 0x0F
                MON4_NOTACT VALUE 0x10
                MON5_NOTACT VALUE 0x11
                MON6_NOTACT VALUE 0x12
                MON7_NOTACT VALUE 0x13
                MON8_NOTACT VALUE 0x14
                MON9_NOTACT VALUE 0x15
                MON10_NOTACT VALUE 0x16
                MON11_NOTACT VALUE 0x17
                MCDMA0_DONE VALUE 0x18
                MCDMA1_DONE VALUE 0x19
                MCDMA2_DONE VALUE 0x1A
                MCDMA3_DONE VALUE 0x1B
                NO_WAIT4 VALUE 0x1C
                NO_WAITA VALUE 0x1D
                NO_WAIT5 VALUE 0x1E
                HDR_DECIB_RDY VALUE 0x1F
                SVD_CCH_CRCPASS VALUE 0x20
                SVD_DONE VALUE 0x21
                TDS_NHS_WCB_RDY VALUE 0x22
                TDS_NHS_SVD_DONE VALUE 0x23
                TDS_NHS_DECIB_RDY VALUE 0x24
                TDS_NHS_DRM_DONE VALUE 0x25
                TDS_HS_CCH_DONE VALUE 0x26
                TDS_HS_DECIB_RDY VALUE 0x27
                TDS_HS_DRM2_DONE VALUE 0x28
                NO_WAIT6 VALUE 0x29
                UMTS_NHS_SVD_DONE VALUE 0x2A
                UMTS_NHS_DECIB_RDY VALUE 0x2B
                UMTS_NHS_DRM_DONE VALUE 0x2C
                UMTS_HS_DECIB_RDY VALUE 0x2D
                UMTS_HS_DRM2_DONE VALUE 0x2E
                UMTS_HS_AE_DONE VALUE 0x2F
                NO_WAIT7 VALUE 0x30
                TDEC_TRBLK_PONG_CRCPASS VALUE 0x31
                TDEC_TRBLK_PONG_DONE VALUE 0x32
                TDEC_CBLK_PONG_CRCPASS VALUE 0x33
                TDEC_CBLK_PONG_DONE VALUE 0x34
                TDEC_TRBLK_PING_CRCPASS VALUE 0x35
                TDEC_TRBLK_PING_DONE VALUE 0x36
                TDEC_CBLK_PING_CRCPASS VALUE 0x37
                TDEC_CBLK_PING_DONE VALUE 0x38
                NO_WAIT8 VALUE 0x39
                LTE_PBCH_REENCODE_DONE VALUE 0x3A
                LTE_PDSCH_REENCODE_DONE VALUE 0x3B
                LTE_SCH_DEINT_DONE VALUE 0x3C
                LTE_CCH_DEINT_DONE VALUE 0x3D
                LTE_DESCR_DONE VALUE 0x3E
                NO_WAIT9 VALUE 0x3F
        XLEN BIT[13:2]

CCS_RFI ADDRESS 0x1FD10 R
CCS_RFI RESET_VALUE 0x00000000
        RFFE4_ACT BIT[10]
        RFFE3_ACT BIT[9]
        RFFE2_ACT BIT[8]
        RFFE1_ACT BIT[7]
        RFFE0_ACT BIT[6]
        SSBI3_ACT BIT[3]
        SSBI2_ACT BIT[2]
        SSBI1_ACT BIT[1]
        SSBI0_ACT BIT[0]

CCS_SSBIn(n):(0)-(3) ARRAY 0x0001FD14+0x8*n
CCS_SSBI0 ADDRESS 0x1FD14 RW
CCS_SSBI0 RESET_VALUE 0x00000000
        RBDLY BIT[2]
        MODE BIT[1:0]
                MODE0 VALUE 0x0
                MODE1 VALUE 0x1
                MODE2 VALUE 0x2
                MODE3 VALUE 0x3

CCS_SSBInDAT(n):(0)-(3) ARRAY 0x0001FD18+0x8*n
CCS_SSBI0DAT ADDRESS 0x1FD18 RW
CCS_SSBI0DAT RESET_VALUE 0x00000000
        B3 BIT[31:24]
        B2 BIT[23:16]
        B1 BIT[15:8]
        B0 BIT[7:0]

CCS_GRFC_SET ADDRESS 0x1FD44 RW
CCS_GRFC_SET RESET_VALUE 0x00000000
        SET BIT[31:0]

CCS_GRFC_CLR ADDRESS 0x1FD48 C
CCS_GRFC_CLR RESET_VALUE 0x00000000
        CLR BIT[31:0]

CCS_RFFEn(n):(0)-(4) ARRAY 0x0001FD4C+0x18*n
CCS_RFFE0 ADDRESS 0x1FD4C RW
CCS_RFFE0 RESET_VALUE 0x00000000
        AUTOX BIT[30]
        CMD BIT[29:28]
                W0 VALUE 0x0
                REG VALUE 0x1
                XREG VALUE 0x2
                XLREG VALUE 0x3
        RBDLY BIT[27]
        RBHRATE BIT[26]
        SID BIT[25:22]
        XCNT BIT[21:18]
                ONE VALUE 0x0
                TWO VALUE 0x1
                THREE VALUE 0x2
                FOUR VALUE 0x3
                FIVE VALUE 0x4
                SIX VALUE 0x5
                SEVEN VALUE 0x6
                EIGHT VALUE 0x7
                NINE VALUE 0x8
                TEN VALUE 0x9
                ELEVEN VALUE 0xA
                TWELVE VALUE 0xB
                THIRTEEN VALUE 0xC
                FOURTEEN VALUE 0xD
                FIFTEEN VALUE 0xE
                SIXTEEN VALUE 0xF
        MODE BIT[17:16]
                MODE0 VALUE 0x0
                MODE1 VALUE 0x1
                MODE2 VALUE 0x2
                MODE3 VALUE 0x3
        A BIT[15:0]

CCS_RFFEnDAT0(n):(0)-(4) ARRAY 0x0001FD50+0x18*n
CCS_RFFE0DAT0 ADDRESS 0x1FD50 RW
CCS_RFFE0DAT0 RESET_VALUE 0x00000000
        B3 BIT[31:24]
        B2 BIT[23:16]
        B1 BIT[15:8]
        B0 BIT[7:0]

CCS_RFFEnDAT1(n):(0)-(4) ARRAY 0x0001FD54+0x18*n
CCS_RFFE0DAT1 ADDRESS 0x1FD54 RW
CCS_RFFE0DAT1 RESET_VALUE 0x00000000
        B3 BIT[31:24]
        B2 BIT[23:16]
        B1 BIT[15:8]
        B0 BIT[7:0]

CCS_RFFEnDAT2(n):(0)-(4) ARRAY 0x0001FD58+0x18*n
CCS_RFFE0DAT2 ADDRESS 0x1FD58 RW
CCS_RFFE0DAT2 RESET_VALUE 0x00000000
        B3 BIT[31:24]
        B2 BIT[23:16]
        B1 BIT[15:8]
        B0 BIT[7:0]

CCS_RFFEnDAT3(n):(0)-(4) ARRAY 0x0001FD5C+0x18*n
CCS_RFFE0DAT3 ADDRESS 0x1FD5C RW
CCS_RFFE0DAT3 RESET_VALUE 0x00000000
        B3 BIT[31:24]
        B2 BIT[23:16]
        B1 BIT[15:8]
        B0 BIT[7:0]

CCS_RFFEn_STS(n):(0)-(4) ARRAY 0x0001FD60+0x18*n
CCS_RFFE0_STS ADDRESS 0x1FD60 RW
CCS_RFFE0_STS RESET_VALUE 0x00000000
        B15_PERR BIT[15]
        B14_PERR BIT[14]
        B13_PERR BIT[13]
        B12_PERR BIT[12]
        B11_PERR BIT[11]
        B10_PERR BIT[10]
        B9_PERR BIT[9]
        B8_PERR BIT[8]
        B7_PERR BIT[7]
        B6_PERR BIT[6]
        B5_PERR BIT[5]
        B4_PERR BIT[4]
        B3_PERR BIT[3]
        B2_PERR BIT[2]
        B1_PERR BIT[1]
        B0_PERR BIT[0]

CCS_BPn(n):(0)-(1) ARRAY 0x0001FE3C+0x4*n
CCS_BP0 ADDRESS 0x1FE3C RW
CCS_BP0 RESET_VALUE 0x00000000
        NMI BIT[31]
        DISARM BIT[26]
        DBUS BIT[25]
        WRT BIT[24]
        A BIT[23:2]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.MTC_CLK

MTC_ENABLE ADDRESS 0x20000 RW
MTC_ENABLE RESET_VALUE 0x00000000
        ARB_SLOT_PRI BIT[4:3]
                LOW VALUE 0x0
                HIGH VALUE 0x3
        ARB_REQ_PRI BIT[2:1]
                LOW VALUE 0x0
                HIGH VALUE 0x3
        ENABLE BIT[0]
                OFF VALUE 0x0
                ON VALUE 0x1

MODEM_PWRUP ADDRESS 0x20004 RW
MODEM_PWRUP RESET_VALUE 0x00000000
        DEMSS BIT[3]
                OFF VALUE 0x0
                ON VALUE 0x1
        TX BIT[2]
                OFF VALUE 0x0
                ON VALUE 0x1
        TDEC BIT[1]
                OFF VALUE 0x0
                ON VALUE 0x1
        DEMBACK BIT[0]
                OFF VALUE 0x0
                ON VALUE 0x1

MODEM_PWRON ADDRESS 0x20008 R
MODEM_PWRON RESET_VALUE 0x00000000
        DEMSS BIT[3]
                OFF VALUE 0x0
                ON VALUE 0x1
        TX BIT[2]
                OFF VALUE 0x0
                ON VALUE 0x1
        TDEC BIT[1]
                OFF VALUE 0x0
                ON VALUE 0x1
        DEMBACK BIT[0]
                OFF VALUE 0x0
                ON VALUE 0x1

MODEM_ID ADDRESS 0x2000C R
MODEM_ID RESET_VALUE 0x10000003
        MAJOR_REV BIT[31:16]
        MINOR_REV BIT[15:0]

MODEM_FEATURE_EN ADDRESS 0x20010 R
MODEM_FEATURE_EN RESET_VALUE 0x00000000
        DSDA_EN BIT[13]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        LTE_ABOVE_CAT2_EN BIT[12]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        LTE_ABOVE_CAT1_EN BIT[11]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        HSPA_DC_EN BIT[10]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        HSPA_MIMO_EN BIT[9]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        NAV BIT[8]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        TDSCDMA BIT[7]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        MODEM BIT[6]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        LTE BIT[5]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        HSPA BIT[4]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        WCDMA BIT[3]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        CDMA_DO BIT[2]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        CDMA_1X BIT[1]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1
        GSM BIT[0]
                UNAVAILABLE VALUE 0x0
                AVAILABLE VALUE 0x1

MODEM_OPTION_EN ADDRESS 0x20014 R
MODEM_OPTION_EN RESET_VALUE 0x00000000
        OPTION_EN BIT[31:0]

MODEM_CLK_AXI_CFG ADDRESS 0x20018 RW
MODEM_CLK_AXI_CFG RESET_VALUE 0x00000000
        DIV BIT[5:2]
                DIV1 VALUE 0x0
                DIV2 VALUE 0x1
                DIV3 VALUE 0x2
                DIV4 VALUE 0x3
                DIV5 VALUE 0x4
                DIV6 VALUE 0x5
                DIV7 VALUE 0x6
                DIV8 VALUE 0x7
                DIV9 VALUE 0x8
                DIV10 VALUE 0x9
                DIV11 VALUE 0xA
                DIV12 VALUE 0xB
                DIV13 VALUE 0xC
                DIV14 VALUE 0xD
                DIV15 VALUE 0xE
                DIV16 VALUE 0xF
        MUX BIT[1]
                CLK_PLL1 VALUE 0x0
                CLK_PLL1_EARLYDIV3 VALUE 0x1
        MODEM_AXI_CLK BIT[0]
                OFF VALUE 0x0
                ON VALUE 0x1

MODEM_CLK_AXI_TRIG ADDRESS 0x2001C C
MODEM_CLK_AXI_TRIG RESET_VALUE 0x00000000
        DIV BIT[0]
                DO_NOT_TRIGGER_DIV_UPDATE VALUE 0x0
                TRIGGER_DIV_UPDATE VALUE 0x1

MODEM_CLK_AXI_STATUS ADDRESS 0x20020 R
MODEM_CLK_AXI_STATUS RESET_VALUE 0x00000000
        DIV BIT[0]
                DIV_READY VALUE 0x0
                DIV_PENDING VALUE 0x1

MODEM_CLK_TDEC_CFG ADDRESS 0x20024 RW
MODEM_CLK_TDEC_CFG RESET_VALUE 0x00000000
        DIV BIT[5:2]
                DIV1 VALUE 0x0
                DIV2 VALUE 0x1
                DIV3 VALUE 0x2
                DIV4 VALUE 0x3
                DIV5 VALUE 0x4
                DIV6 VALUE 0x5
                DIV7 VALUE 0x6
                DIV8 VALUE 0x7
                DIV9 VALUE 0x8
                DIV10 VALUE 0x9
                DIV11 VALUE 0xA
                DIV12 VALUE 0xB
                DIV13 VALUE 0xC
                DIV14 VALUE 0xD
                DIV15 VALUE 0xE
                DIV16 VALUE 0xF
        MUX BIT[1]
                CLK_PLL1 VALUE 0x0
                CLK_PLL1_EARLYDIV3 VALUE 0x1

MODEM_CLK_TDEC_TRIG ADDRESS 0x20028 C
MODEM_CLK_TDEC_TRIG RESET_VALUE 0x00000000
        DIV BIT[0]
                DO_NOT_TRIGGER_DIV_UPDATE VALUE 0x0
                TRIGGER_DIV_UPDATE VALUE 0x1

MODEM_CLK_TDEC_STATUS ADDRESS 0x2002C R
MODEM_CLK_TDEC_STATUS RESET_VALUE 0x00000000
        DIV BIT[0]
                DIV_READY VALUE 0x0
                DIV_PENDING VALUE 0x1

MODEM_CLK_DBG_CFG ADDRESS 0x20030 RW
MODEM_CLK_DBG_CFG RESET_VALUE 0x00000000
        MUX BIT[2:0]
                OFF VALUE 0x0
                CLK_XO_MTC VALUE 0x1
                CLK_MODEM_MTC VALUE 0x2
                UNUSED VALUE 0x3
                CLK_AXI VALUE 0x4
                CLK_TDEC VALUE 0x5

MODEM_CLK_SPARE ADDRESS 0x20034 RW
MODEM_CLK_SPARE RESET_VALUE 0x00000000
        SPARE BIT[31:0]

MODEM_BRIC_MAXI2AXI_TESTBUS ADDRESS 0x20038 R
MODEM_BRIC_MAXI2AXI_TESTBUS RESET_VALUE 0x00000000
        BRIC_MAXI2AXI_TESTBUS BIT[31:0]

MODEM_BRIC_MAXI2AXI_TESTBUS_SEL ADDRESS 0x2003C RW
MODEM_BRIC_MAXI2AXI_TESTBUS_SEL RESET_VALUE 0x00000000
        BRIC_MAXI2AXI_TESTBUS_SEL BIT[2:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.MCDMA

MCDMA_RESET ADDRESS 0x20400 C
MCDMA_RESET RESET_VALUE 0x00000000
        RESET BIT[0]

MCDMA_ENABLE ADDRESS 0x2049C RW
MCDMA_ENABLE RESET_VALUE 0x00000000
        EN BIT[0]

MCDMA_LOG_CH_BUSY ADDRESS 0x20404 R
MCDMA_LOG_CH_BUSY RESET_VALUE 0x00000000
        SW_CH3 BIT[8]
        SW_CH2 BIT[7]
        SW_CH1 BIT[6]
        SW_CH0 BIT[5]
        HW_CH4 BIT[4]
        HW_CH3 BIT[3]
        HW_CH2 BIT[2]
        HW_CH1 BIT[1]
        HW_CH0 BIT[0]

MCDMA_LOG_HW_CHn_SYNC(n):(0)-(4) ARRAY 0x00020408+0x4*n
MCDMA_LOG_HW_CH0_SYNC ADDRESS 0x20408 C
MCDMA_LOG_HW_CH0_SYNC RESET_VALUE 0x00000000
        SYNC BIT[0]

MCDMA_LOG_HW_CHn_CTL(n):(0)-(4) ARRAY 0x00020420+0x4*n
MCDMA_LOG_HW_CH0_CTL ADDRESS 0x20420 RW
MCDMA_LOG_HW_CH0_CTL RESET_VALUE 0x00000000
        PRI BIT[5:4]
        WT BIT[3:0]

MCDMA_LOG_SW_CHn_RESET(n):(0)-(3) ARRAY 0x00020438+0x4*n
MCDMA_LOG_SW_CH0_RESET ADDRESS 0x20438 C
MCDMA_LOG_SW_CH0_RESET RESET_VALUE 0x00000000
        RESET BIT[0]

MCDMA_LOG_SW_CHn_CTL(n):(0)-(3) ARRAY 0x0002044C+0x4*n
MCDMA_LOG_SW_CH0_CTL ADDRESS 0x2044C RW
MCDMA_LOG_SW_CH0_CTL RESET_VALUE 0x00000000
        PRI BIT[5:4]
        WT BIT[3:0]

MCDMA_PHY_CH_CTL ADDRESS 0x20460 RW
MCDMA_PHY_CH_CTL RESET_VALUE 0x00000000
        OTX_CTL BIT[3:2]
        BUF_CTL BIT[1:0]

MCDMA_LOG_HW_CHn_DBG(n):(0)-(4) ARRAY 0x00020464+0x4*n
MCDMA_LOG_HW_CH0_DBG ADDRESS 0x20464 R
MCDMA_LOG_HW_CH0_DBG RESET_VALUE 0x00000000
        STATUS BIT[31:0]

MCDMA_LOG_SW_CHn_DBG(n):(0)-(3) ARRAY 0x00020478+0x4*n
MCDMA_LOG_SW_CH0_DBG ADDRESS 0x20478 R
MCDMA_LOG_SW_CH0_DBG RESET_VALUE 0x00000000
        STATUS BIT[31:0]

MCDMA_PHY_CH_DBG ADDRESS 0x20488 R
MCDMA_PHY_CH_DBG RESET_VALUE 0x00000000
        STATUS BIT[31:0]

MCDMA_VBUF_CFG_DBG ADDRESS 0x2048C C
MCDMA_VBUF_CFG_DBG RESET_VALUE 0x00000000
        VBUF_RD BIT[0]

MCDMA_VBUF_CFG_SEL ADDRESS 0x20490 RW
MCDMA_VBUF_CFG_SEL RESET_VALUE 0x00000000
        VBUF_SEL BIT[2:0]

MCDMA_VBUF_CFG_RD0 ADDRESS 0x20494 R
MCDMA_VBUF_CFG_RD0 RESET_VALUE 0x00000000
        RD_BUSY BIT[31]
        VBUF_LEN BIT[30:15]
        Q_SIZE BIT[5:2]
        DATA_MODE BIT[1:0]

MCDMA_VBUF_CFG_RD1 ADDRESS 0x20498 R
MCDMA_VBUF_CFG_RD1 RESET_VALUE 0x00000000
        VBUF_LOC BIT[31:30]
        START_VADDR BIT[28:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.A2

A2_SW_RESET_THRD ADDRESS 0x20800 C
A2_SW_RESET_THRD RESET_VALUE 0x00000000
        SW_RESET_THRD BIT[4:0]
                DISABLE VALUE 0x00
                ENABLE VALUE 0x01

A2_SW_RESET_ACC ADDRESS 0x20804 C
A2_SW_RESET_ACC RESET_VALUE 0x00000000
        SW_RST_SHRD BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SW_RST_PREF BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SW_RST_FRM BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SW_RST_DFRM BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SW_RST_CIPH BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SW_RST_IPF BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SW_RST_CRC BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

A2_TASKn_EN(n):(0)-(3) ARRAY 0x00020808+0x4*n
A2_TASK0_EN ADDRESS 0x20808 RW
A2_TASK0_EN RESET_VALUE 0x00000000
        ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

A2_TASKn_WR_PTR(n):(0)-(3) ARRAY 0x00020820+0x4*n
A2_TASK0_WR_PTR ADDRESS 0x20820 RW
A2_TASK0_WR_PTR RESET_VALUE 0x00000000
        WR_PTR BIT[19:0]

A2_TASKn_RD_PTR(n):(0)-(3) ARRAY 0x00020840+0x4*n
A2_TASK0_RD_PTR ADDRESS 0x20840 R
A2_TASK0_RD_PTR RESET_VALUE 0x00000000
        RD_PTR BIT[31:0]

A2_TASKn_RD_PTR_INIT(n):(0)-(3) ARRAY 0x00020860+0x4*n
A2_TASK0_RD_PTR_INIT ADDRESS 0x20860 RW
A2_TASK0_RD_PTR_INIT RESET_VALUE 0x00000000
        ADDR BIT[19:0]

A2_TASKn_RD_PTR_INIT_EN(n):(0)-(3) ARRAY 0x00020880+0x4*n
A2_TASK0_RD_PTR_INIT_EN ADDRESS 0x20880 C
A2_TASK0_RD_PTR_INIT_EN RESET_VALUE 0x00000000
        EN BIT[0]

A2_QUEUE_UPPER_ADDR ADDRESS 0x208B0 RW
A2_QUEUE_UPPER_ADDR RESET_VALUE 0x00000000
        ADDR BIT[11:0]

A2_STATUSn_WR_EN(n):(0)-(4) ARRAY 0x000208C8+0x4*n
A2_STATUS0_WR_EN ADDRESS 0x208C8 RW
A2_STATUS0_WR_EN RESET_VALUE 0x00000000
        ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

A2_STATUSn_WR_START(n):(0)-(4) ARRAY 0x000208DC+0x4*n
A2_STATUS0_WR_START ADDRESS 0x208DC RW
A2_STATUS0_WR_START RESET_VALUE 0x00000000
        ADDR BIT[19:0]

A2_STATUSn_WR_END(n):(0)-(4) ARRAY 0x000208F0+0x4*n
A2_STATUS0_WR_END ADDRESS 0x208F0 RW
A2_STATUS0_WR_END RESET_VALUE 0x00000000
        ADDR BIT[19:0]

A2_STATUSn_WR_PTR_INIT(n):(0)-(4) ARRAY 0x00020904+0x4*n
A2_STATUS0_WR_PTR_INIT ADDRESS 0x20904 RW
A2_STATUS0_WR_PTR_INIT RESET_VALUE 0x00000000
        ADDR BIT[19:0]

A2_STATUSn_WR_PTR_INIT_EN(n):(0)-(4) ARRAY 0x00020918+0x4*n
A2_STATUS0_WR_PTR_INIT_EN ADDRESS 0x20918 C
A2_STATUS0_WR_PTR_INIT_EN RESET_VALUE 0x00000000
        EN BIT[0]
                COMMIT_STATUS_WR_PTR_INIT VALUE 0x1

A2_STATUSn_WR_PTR_CURRENT(n):(0)-(4) ARRAY 0x0002092C+0x4*n
A2_STATUS0_WR_PTR_CURRENT ADDRESS 0x2092C R
A2_STATUS0_WR_PTR_CURRENT RESET_VALUE 0x00000000
        ADDR BIT[31:0]

A2_STATUSn_WR_PTR(n):(0)-(4) ARRAY 0x00020940+0x4*n
A2_STATUS0_WR_PTR ADDRESS 0x20940 R
A2_STATUS0_WR_PTR RESET_VALUE 0x00000000
        ADDR BIT[31:0]

A2_STATUSn_RD_PTR(n):(0)-(4) ARRAY 0x00020954+0x4*n
A2_STATUS0_RD_PTR ADDRESS 0x20954 RW
A2_STATUS0_RD_PTR RESET_VALUE 0x00000000
        ADDR BIT[19:0]

A2_FRAGn_THRESHOLD(n):(0)-(1) ARRAY 0x000209C0+0x4*n
A2_FRAG0_THRESHOLD ADDRESS 0x209C0 RW
A2_FRAG0_THRESHOLD RESET_VALUE 0x00000000
        FRAG_PACK BIT[31]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        STOP_PER BIT[30:16]
        SEND_IRQ BIT[15:1]
        EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

A2_FRAGn_REFILL_EN(n):(0)-(1) ARRAY 0x000209C8+0x4*n
A2_FRAG0_REFILL_EN ADDRESS 0x209C8 C
A2_FRAG0_REFILL_EN RESET_VALUE 0x00000000
        EN BIT[0]
                ENABLE VALUE 0x1

A2_FRAGn_LEN(n):(0)-(1) ARRAY 0x000209D0+0x4*n
A2_FRAG0_LEN ADDRESS 0x209D0 R
A2_FRAG0_LEN RESET_VALUE 0x00000000
        LEN BIT[11:0]

A2_FRAGn_ADDR(n):(0)-(1) ARRAY 0x000209D8+0x4*n
A2_FRAG0_ADDR ADDRESS 0x209D8 R
A2_FRAG0_ADDR RESET_VALUE 0x00000000
        ADDR BIT[31:0]

A2_FRAGn_PTR(n):(0)-(1) ARRAY 0x000209E0+0x4*n
A2_FRAG0_PTR ADDRESS 0x209E0 R
A2_FRAG0_PTR RESET_VALUE 0x00000000
        PTR BIT[31:0]

A2_FRAG_CACHE_LINE ADDRESS 0x209E8 RW
A2_FRAG_CACHE_LINE RESET_VALUE 0x00000000
        SIZE BIT[7:0]

A2_FRAG_CACHE_LINE_MASK ADDRESS 0x209EC RW
A2_FRAG_CACHE_LINE_MASK RESET_VALUE 0x00000000
        MASK BIT[7:0]

A2_FRAGn_TRANSFER_LEN(n):(0)-(1) ARRAY 0x000209F0+0x4*n
A2_FRAG0_TRANSFER_LEN ADDRESS 0x209F0 RW
A2_FRAG0_TRANSFER_LEN RESET_VALUE 0x00000000
        TRANSFER_LEN BIT[11:0]

A2_FRAGn_HDR_LEN(n):(0)-(1) ARRAY 0x000209F8+0x4*n
A2_FRAG0_HDR_LEN ADDRESS 0x209F8 RW
A2_FRAG0_HDR_LEN RESET_VALUE 0x00000000
        HDR_LEN BIT[6:0]

A2_FRAGn_QUEUE_START_ADDR(n):(0)-(1) ARRAY 0x00020A08+0x4*n
A2_FRAG0_QUEUE_START_ADDR ADDRESS 0x20A08 RW
A2_FRAG0_QUEUE_START_ADDR RESET_VALUE 0x00000000
        ADDR BIT[11:0]

A2_FRAGn_QUEUE_WR_PTR(n):(0)-(1) ARRAY 0x00020AA0+0x4*n
A2_FRAG0_QUEUE_WR_PTR ADDRESS 0x20AA0 RW
A2_FRAG0_QUEUE_WR_PTR RESET_VALUE 0x00000000
        WR_PTR BIT[11:0]

A2_FRAGn_QUEUE_RD_PTR(n):(0)-(1) ARRAY 0x00020AA8+0x4*n
A2_FRAG0_QUEUE_RD_PTR ADDRESS 0x20AA8 R
A2_FRAG0_QUEUE_RD_PTR RESET_VALUE 0x00000000
        RD_PTR BIT[11:0]

A2_FRAGn_RD_PTR_INIT_EN(n):(0)-(1) ARRAY 0x00020ACC+0x4*n
A2_FRAG0_RD_PTR_INIT_EN ADDRESS 0x20ACC C
A2_FRAG0_RD_PTR_INIT_EN RESET_VALUE 0x00000000
        EN BIT[0]

A2_TIMERn_CFG(n):(0)-(3) ARRAY 0x00020A10+0x4*n
A2_TIMER0_CFG ADDRESS 0x20A10 RW
A2_TIMER0_CFG RESET_VALUE 0x00000000
        IRQ_GATE_SEL BIT[4:2]
                THREAD0 VALUE 0x0
                THREAD1 VALUE 0x1
                THREAD2 VALUE 0x2
                THREAD3 VALUE 0x3
                THREAD4 VALUE 0x4
        IRQ_GATE BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

A2_TIMERn_CMD(n):(0)-(3) ARRAY 0x00020A20+0x4*n
A2_TIMER0_CMD ADDRESS 0x20A20 C
A2_TIMER0_CMD RESET_VALUE 0x00000000
        START BIT[0]
                NO_ACTION VALUE 0x0
                IMMEDIATE_ACTION VALUE 0x1

A2_TIMERn_PERIOD(n):(0)-(3) ARRAY 0x00020A40+0x4*n
A2_TIMER0_PERIOD ADDRESS 0x20A40 RW
A2_TIMER0_PERIOD RESET_VALUE 0x00000000
        PERIOD BIT[21:0]

A2_TIMERn_STATUS(n):(0)-(3) ARRAY 0x00020A50+0x4*n
A2_TIMER0_STATUS ADDRESS 0x20A50 R
A2_TIMER0_STATUS RESET_VALUE 0x00000000
        TIME BIT[21:0]

A2_PER_DL_CFG ADDRESS 0x20A70 RW
A2_PER_DL_CFG RESET_VALUE 0x00000000
        LINK_BAM_FACTOR BIT[26:21]
        DESC_FULL_OVERWR BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        END_NON_BUFFERED BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BUFFERED_TRANS BIT[18]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        DL_PIPE_FREE_SPLIT BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        DL_CKSUM_META_FLAG BIT[14:0]

A2_PERn_UL_CFG(n):(0)-(2) ARRAY 0x00020A74+0x4*n
A2_PER0_UL_CFG ADDRESS 0x20A74 RW
A2_PER0_UL_CFG RESET_VALUE 0x00000000
        UL_HW_STRM_ID BIT[23:19]
        PER_EN BIT[18]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        PER_FLOW_CTL BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UL_PIPE_FILL_MIN BIT[16:1]
        DFRM_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

A2_CKSUM_CFG ADDRESS 0x20ADC RW
A2_CKSUM_CFG RESET_VALUE 0x00000000
        UL_IP_AGGR_EN BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UL_CKSUM_OFFSET0 BIT[15:8]
        UL_CKSUM_OFFSET1 BIT[7:0]

A2_DL_PHY_DEC_TRBLK_THRESHOLD ADDRESS 0x20A90 RW
A2_DL_PHY_DEC_TRBLK_THRESHOLD RESET_VALUE 0x00000000
        THRESHOLD BIT[14:0]

A2_DL_PHY_CFG ADDRESS 0x20A94 RW
A2_DL_PHY_CFG RESET_VALUE 0x00000000
        PREFETCH_DISB BIT[7]
                EN VALUE 0x0
                DIS VALUE 0x1
        DL_PHY_HW_STRM_ID BIT[4:0]

A2_HW_THRD_EN ADDRESS 0x20A98 RW
A2_HW_THRD_EN RESET_VALUE 0x00000000
        UL_PER_HW_THRD_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        LTE_DL_PHY_HW_THRD_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

A2_UL_PHY_CFG ADDRESS 0x20A9C RW
A2_UL_PHY_CFG RESET_VALUE 0x00000000
        UL_PHY_LATE_RANGE BIT[6:0]

A2_LTE_DLPHY_CMD_ADDR ADDRESS 0x20AB0 RW
A2_LTE_DLPHY_CMD_ADDR RESET_VALUE 0x00000000
        START_ADDR BIT[11:0]

A2_IP_FILT_FRAG_ADDR ADDRESS 0x20AB4 RW
A2_IP_FILT_FRAG_ADDR RESET_VALUE 0x00000000
        START_ADDR BIT[11:0]

A2_MCDMA_DMA_IN_ADDR ADDRESS 0x20AB8 RW
A2_MCDMA_DMA_IN_ADDR RESET_VALUE 0x00000000
        START_ADDR BIT[11:0]

A2_MCDMA_DMA_OUT_ADDR ADDRESS 0x20ABC RW
A2_MCDMA_DMA_OUT_ADDR RESET_VALUE 0x00000000
        START_ADDR BIT[11:0]

A2_MCDMA_TASK_ADDR ADDRESS 0x20AC0 RW
A2_MCDMA_TASK_ADDR RESET_VALUE 0x00000000
        START_ADDR BIT[11:0]

A2_MCDMA_BAM_NDP_ADDR ADDRESS 0x20AC4 RW
A2_MCDMA_BAM_NDP_ADDR RESET_VALUE 0x00000000
        START_ADDR BIT[11:0]

A2_DECOB_PREFETCH_ADDR ADDRESS 0x20AC8 RW
A2_DECOB_PREFETCH_ADDR RESET_VALUE 0x00000000
        START_ADDR BIT[11:0]

A2_MCDMA_OST_BRST ADDRESS 0x20AD4 RW
A2_MCDMA_OST_BRST RESET_VALUE 0x00000000
        CH3 BIT[14:12]
        CH2 BIT[10:8]
        CH1 BIT[6:4]
        CH0 BIT[2:0]

A2_MCDMA_MAX_BRST_SIZE ADDRESS 0x20AD8 RW
A2_MCDMA_MAX_BRST_SIZE RESET_VALUE 0x00000000
        CH3 BIT[13:12]
        CH2 BIT[9:8]
        CH1 BIT[5:4]
        CH0 BIT[1:0]

A2_HW_CLK_CTL ADDRESS 0x20AE0 RW
A2_HW_CLK_CTL RESET_VALUE 0x00000000
        DFRM_CLK_HW_EN BIT[4]
                SW VALUE 0x0
                HW VALUE 0x1
        FRM_CLK_HW_EN BIT[3]
                SW VALUE 0x0
                HW VALUE 0x1
        IPF_CLK_HW_EN BIT[2]
                SW VALUE 0x0
                HW VALUE 0x1
        CIPH_CLK_HW_EN BIT[1]
                SW VALUE 0x0
                HW VALUE 0x1
        SHRD_CLK_HW_EN BIT[0]
                SW VALUE 0x0
                HW VALUE 0x1

A2_CLK_EN_CTL ADDRESS 0x20AE4 RW
A2_CLK_EN_CTL RESET_VALUE 0x00000000
        DFRM_CLK_EN BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FRM_CLK_EN BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        IPF_CLK_EN BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CIPH_CLK_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SHRD_CLK_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

A2_CLK_STATUS ADDRESS 0x20AE8 R
A2_CLK_STATUS RESET_VALUE 0x0000001F
        DFRM_CLK_HALT BIT[4]
                ENABLE VALUE 0x0
                HALT VALUE 0x1
        FRM_CLK_HALT BIT[3]
                ENABLE VALUE 0x0
                HALT VALUE 0x1
        IPF_CLK_HALT BIT[2]
                ENABLE VALUE 0x0
                HALT VALUE 0x1
        CIPH_CLK_HALT BIT[1]
                ENABLE VALUE 0x0
                HALT VALUE 0x1
        SHRD_CLK_HALT BIT[0]
                ENABLE VALUE 0x0
                HALT VALUE 0x1

A2_UL_PER_1ST_PKT_INT_EN ADDRESS 0x20AEC RW
A2_UL_PER_1ST_PKT_INT_EN RESET_VALUE 0x00000000
        UL_PER_1ST_PKT_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

A2_DBG_LINK_RD ADDRESS 0x20AF0 R
A2_DBG_LINK_RD RESET_VALUE 0x00000000
        LINK BIT[31:0]

A2_DBG_LINK1_RD ADDRESS 0x20AF4 R
A2_DBG_LINK1_RD RESET_VALUE 0x00000000
        LINK1 BIT[31:0]

A2_DBG_FRAGn_LEN(n):(0)-(4) ARRAY 0x00020AF8+0x4*n
A2_DBG_FRAG0_LEN ADDRESS 0x20AF8 R
A2_DBG_FRAG0_LEN RESET_VALUE 0x00000000
        FRAG_NEW BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FRAG_AVAIL BIT[18]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FRAG_LEN BIT[17:0]

A2_DBG_FRAGn_ADDR_CUR(n):(0)-(4) ARRAY 0x00020B0C+0x4*n
A2_DBG_FRAG0_ADDR_CUR ADDRESS 0x20B0C R
A2_DBG_FRAG0_ADDR_CUR RESET_VALUE 0x00000000
        FRAG_ADDR_CUR BIT[31:0]

A2_DBG_FRAGn_ADDR_NXT(n):(0)-(4) ARRAY 0x00020B20+0x4*n
A2_DBG_FRAG0_ADDR_NXT ADDRESS 0x20B20 R
A2_DBG_FRAG0_ADDR_NXT RESET_VALUE 0x00000000
        FRAG_ADDR_NXT BIT[31:0]

A2_DBG_FRAGn_PTR(n):(0)-(4) ARRAY 0x00020B34+0x4*n
A2_DBG_FRAG0_PTR ADDRESS 0x20B34 R
A2_DBG_FRAG0_PTR RESET_VALUE 0x00000000
        FRAG_PTR BIT[31:0]

A2_DBG_TRBLK_LENGTH ADDRESS 0x20B60 RW
A2_DBG_TRBLK_LENGTH RESET_VALUE 0x00000000
        LENGTH BIT[17:0]

A2_DBG_TRBLK_START_ADDR ADDRESS 0x20B64 RW
A2_DBG_TRBLK_START_ADDR RESET_VALUE 0x00000000
        START_ADDR BIT[15:0]

A2_DBG_TRBLK_SW_INFO0 ADDRESS 0x20B68 RW
A2_DBG_TRBLK_SW_INFO0 RESET_VALUE 0x00000000
        DEC_SW_CFG_DATA0 BIT[31:0]

A2_DBG_TRBLK_SW_INFO1 ADDRESS 0x20B6C RW
A2_DBG_TRBLK_SW_INFO1 RESET_VALUE 0x00000000
        DEC_SW_CFG_DATA1 BIT[31:0]

A2_DBG_TRBLK_TRIGGER ADDRESS 0x20B70 RW
A2_DBG_TRBLK_TRIGGER RESET_VALUE 0x00000000
        TRIGGER BIT[0]
                SW_TRIGGER_DATA_TRANSFER VALUE 0x1

A2_DBG_TRBLK_STATUS ADDRESS 0x20B74 R
A2_DBG_TRBLK_STATUS RESET_VALUE 0x00008000
        DBG_DATA BIT[31:1]
        BUSY BIT[0]
                A2_NOT_BUSY VALUE 0x0
                A2_BUSY VALUE 0x1

A2_DBG_STRM_ID ADDRESS 0x20B80 R
A2_DBG_STRM_ID RESET_VALUE 0x00000200
        STRM_CONTENT BIT[13:5]
        STRM_ID BIT[4:0]

A2_DBG_DMA_SRC ADDRESS 0x20B84 R
A2_DBG_DMA_SRC RESET_VALUE 0x00680C00
        DBG_DATA BIT[31:0]

A2_DBG_DMA_DST ADDRESS 0x20B8C R
A2_DBG_DMA_DST RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_DMA_CTL ADDRESS 0x20B90 R
A2_DBG_DMA_CTL RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_TASK_FETCHER ADDRESS 0x20B94 R
A2_DBG_TASK_FETCHER RESET_VALUE 0x0001C000
        DBG_DATA BIT[31:0]

A2_DBG_DL0_BAM ADDRESS 0x20B98 R
A2_DBG_DL0_BAM RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_DL1_BAM ADDRESS 0x20B9C R
A2_DBG_DL1_BAM RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_DL2_BAM ADDRESS 0x20BA0 R
A2_DBG_DL2_BAM RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_UL0_BAM ADDRESS 0x20BA4 R
A2_DBG_UL0_BAM RESET_VALUE 0x00400000
        DBG_DATA BIT[31:0]

A2_DBG_UL1_BAM ADDRESS 0x20BA8 R
A2_DBG_UL1_BAM RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_UL2_BAM ADDRESS 0x20BAC R
A2_DBG_UL2_BAM RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_FRM ADDRESS 0x20BB0 R
A2_DBG_FRM RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_DFRM ADDRESS 0x20BB4 R
A2_DBG_DFRM RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_CIPH ADDRESS 0x20BB8 R
A2_DBG_CIPH RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_IPF ADDRESS 0x20BBC R
A2_DBG_IPF RESET_VALUE 0x08000000
        DBG_DATA BIT[31:0]

A2_DBG_MIU0 ADDRESS 0x20BC0 R
A2_DBG_MIU0 RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_MIU1 ADDRESS 0x20BC4 R
A2_DBG_MIU1 RESET_VALUE 0x00000008
        DBG_DATA BIT[31:0]

A2_DBG_MIU2 ADDRESS 0x20BC8 R
A2_DBG_MIU2 RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_MIU3 ADDRESS 0x20BCC R
A2_DBG_MIU3 RESET_VALUE 0x00000010
        DBG_DATA BIT[31:0]

A2_DBG_TASK_WORD ADDRESS 0x20BD0 R
A2_DBG_TASK_WORD RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_UL_CKSUM0 ADDRESS 0x20BD4 R
A2_DBG_UL_CKSUM0 RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_UL_CKSUM1 ADDRESS 0x20BD8 R
A2_DBG_UL_CKSUM1 RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_DL_CKSUM0 ADDRESS 0x20BDC R
A2_DBG_DL_CKSUM0 RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_DL_CKSUM1 ADDRESS 0x20BE0 R
A2_DBG_DL_CKSUM1 RESET_VALUE 0x00000000
        DBG_DATA BIT[31:0]

A2_DBG_CKSUM_UL_EOT ADDRESS 0x20BE4 C
A2_DBG_CKSUM_UL_EOT RESET_VALUE 0x00000000
        DBG_EOT BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.DBG

DBG_RESET ADDRESS 0x20C00 C
DBG_RESET RESET_VALUE 0x00000000
        SW_RESET BIT[0]

DBG_ENABLE ADDRESS 0x20C04 RW
DBG_ENABLE RESET_VALUE 0x00000000
        DBG_EN BIT[0]

DBG_LOG_STATUS ADDRESS 0x20C08 R
DBG_LOG_STATUS RESET_VALUE 0x00000000
        LOG_STATUS BIT[0]

DBG_MUX_MASK_n(n):(0)-(15) ARRAY 0x00020C0C+0x4*n
DBG_MUX_MASK_0 ADDRESS 0x20C0C RW
DBG_MUX_MASK_0 RESET_VALUE 0x00000000
        EN BIT[24]
        VALUE BIT[23:0]

DBG_PORT_MUX ADDRESS 0x20C4C RW
DBG_PORT_MUX RESET_VALUE 0x00000000
        GRFC_SEL BIT[0]

DBG_ERR_IRQ_MASK0 ADDRESS 0x20C50 RW
DBG_ERR_IRQ_MASK0 RESET_VALUE 0x00000000
        MASK BIT[31:0]

DBG_ERR_IRQ_MASK1 ADDRESS 0x20C54 RW
DBG_ERR_IRQ_MASK1 RESET_VALUE 0x00000000
        MASK BIT[31:0]

DBG_SW_LOG ADDRESS 0x20C58 C
DBG_SW_LOG RESET_VALUE 0x00000000
        EN BIT[24]
        MSG BIT[23:0]

DBG_DATA_DST ADDRESS 0x20C5C RW
DBG_DATA_DST RESET_VALUE 0x00000000
        DST BIT[0]

DBG_START_ADDR ADDRESS 0x20C60 RW
DBG_START_ADDR RESET_VALUE 0x00000000
        START_ADDR BIT[31:2]

DBG_EXT_MEM_CNT_VAL ADDRESS 0x20C64 RW
DBG_EXT_MEM_CNT_VAL RESET_VALUE 0x00000000
        CNT_VAL BIT[9:0]

DBG_SHRD_START_ADDR ADDRESS 0x20C68 RW
DBG_SHRD_START_ADDR RESET_VALUE 0x00000000
        START_ADDR BIT[11:0]

DBG_SHRD_END_ADDR ADDRESS 0x20C6C RW
DBG_SHRD_END_ADDR RESET_VALUE 0x00000000
        END_ADDR BIT[11:0]

DBG_MAX_OST_BURSTS ADDRESS 0x20C70 RW
DBG_MAX_OST_BURSTS RESET_VALUE 0x00000007
        OST_BURSTS BIT[2:0]

DBG_ERR_IRQ_EN0 ADDRESS 0x20C74 RW
DBG_ERR_IRQ_EN0 RESET_VALUE 0x00000000
        IRQ_EN0 BIT[31:0]

DBG_ERR_IRQ_EN1 ADDRESS 0x20C78 RW
DBG_ERR_IRQ_EN1 RESET_VALUE 0x00000000
        IRQ_EN1 BIT[31:0]

DBG_ERR_IRQ_CLR0 ADDRESS 0x20C7C C
DBG_ERR_IRQ_CLR0 RESET_VALUE 0x00000000
        IRQ_CLR0 BIT[31:0]

DBG_ERR_IRQ_CLR1 ADDRESS 0x20C80 C
DBG_ERR_IRQ_CLR1 RESET_VALUE 0x00000000
        IRQ_CLR1 BIT[31:0]

DBG_ERR_IRQ_STATUS0 ADDRESS 0x20C84 R
DBG_ERR_IRQ_STATUS0 RESET_VALUE 0x00000000
        IRQ_STATUS0 BIT[31:0]

DBG_ERR_IRQ_STATUS1 ADDRESS 0x20C88 R
DBG_ERR_IRQ_STATUS1 RESET_VALUE 0x00000000
        IRQ_STATUS1 BIT[31:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.MTC_BRDG

MTC_BRDG_MCDMA_RD_ENABLE ADDRESS 0x2100C RW
MTC_BRDG_MCDMA_RD_ENABLE RESET_VALUE 0x00000000
        EN BIT[0]

MTC_BRDG_MCDMA_WR_ENABLE ADDRESS 0x21010 RW
MTC_BRDG_MCDMA_WR_ENABLE RESET_VALUE 0x00000000
        EN BIT[0]

MTC_BRDG_A2_RD_ENABLE ADDRESS 0x21014 RW
MTC_BRDG_A2_RD_ENABLE RESET_VALUE 0x00000000
        EN BIT[0]

MTC_BRDG_CTL ADDRESS 0x21000 RW
MTC_BRDG_CTL RESET_VALUE 0x00000000
        DIS_CGC_ON_XFER_EN BIT[1]
        EN_DONE_EVENT BIT[0]

MTC_BRDG_STATUS ADDRESS 0x21004 R
MTC_BRDG_STATUS RESET_VALUE 0x00000000
        BRDG_STATUS BIT[2:0]

MTC_BRDG_CLEAR ADDRESS 0x21008 RW
MTC_BRDG_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[2:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.A2_MEM

A2_SHRD_MEM_BASE_MIN ADDRESS 0x22000 RW
A2_SHRD_MEM_BASE_MIN RESET_VALUE 0xXXXXXXXX
        DATA BIT[31:0]

A2_SHRD_MEM_BASE_MAX ADDRESS 0x2367C RW
A2_SHRD_MEM_BASE_MAX RESET_VALUE 0xXXXXXXXX
        DATA BIT[31:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.MCDMA_TS_TRIF

MCDMA_TS_STATUS_WORD0 ADDRESS 0x24000 R
MCDMA_TS_STATUS_WORD0 RESET_VALUE 0x92400000
        PE_READY_CH0 BIT[31]
        CMD_ACK_CH0 BIT[30]
        CMD_ERROR_CH0 BIT[29]
        PE_READY_CH1 BIT[28]
        CMD_ACK_CH1 BIT[27]
        CMD_ERROR_CH1 BIT[26]
        PE_READY_CH2 BIT[25]
        CMD_ACK_CH2 BIT[24]
        CMD_ERROR_CH2 BIT[23]
        PE_READY_CH3 BIT[22]
        CMD_ACK_CH3 BIT[21]
        CMD_ERROR_CH3 BIT[20]

MCDMA_TS_VBUF_CFG_WORD0 ADDRESS 0x24100 RW
MCDMA_TS_VBUF_CFG_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[31:26]
        VBUF_SEL BIT[24:22]
        DATA_MODE BIT[21:20]
                UNARY_MODE VALUE 0x0
                BINARY_MODE VALUE 0x1
                QUATERNARY_MODE VALUE 0x2
                OCTONARY_MODE VALUE 0x3
        Q_SIZE BIT[19:16]
                Q_SIZE_64 VALUE 0x0
                Q_SIZE_8 VALUE 0x4
                Q_SIZE_16 VALUE 0x5
                Q_SIZE_32 VALUE 0x6
                Q_SIZE_6 VALUE 0x8
                Q_SIZE_12 VALUE 0x9
                Q_SIZE_24 VALUE 0xA
                Q_SIZE_10 VALUE 0xC
                Q_SIZE_20 VALUE 0xD
        VBUF_LEN BIT[15:0]

MCDMA_TS_VBUF_CFG_WORD1 ADDRESS 0x24104 RW
MCDMA_TS_VBUF_CFG_WORD1 RESET_VALUE 0x00000000
        VBUF_LOC BIT[31:30]
                DECOB VALUE 0x1
                HARQ VALUE 0x2
                L1S VALUE 0x3
        START_VADDR BIT[28:0]

MCDMA_TS_DMA_CH0_WORD0 ADDRESS 0x24200 RW
MCDMA_TS_DMA_CH0_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[31:26]
        FMT_CONV BIT[25:22]
                NO_FMT_CONV VALUE 0x0
                PCFC10_2_SC16 VALUE 0x1
                PCFC12_2_SC16 VALUE 0x2
                PCFC16_2_SC16 VALUE 0x3
                PCFC20_2_SC16 VALUE 0x4
                PCFC24_2_SC16 VALUE 0x5
                UFL165_2_S32 VALUE 0x6
                UFL125_2_S32 VALUE 0x7
                SC16_2_PCFC10 VALUE 0x8
                SC16_2_PCFC12 VALUE 0x9
                SC16_2_PCFC16 VALUE 0xA
                SC16_2_PCFC20 VALUE 0xB
                SC16_2_PCFC24 VALUE 0xC
                S32_2_UFL165 VALUE 0xD
                S32_2_UFL125 VALUE 0xE
        FMT_BIAS BIT[21:17]
        IQ_SWAP BIT[13]
        EXT_L1S BIT[12]
        EXT_STRM BIT[11]
        VBUF_SEL BIT[10:8]
        EXT_MAX_OUTSTANDING BIT[7:5]
                MAX_1_BURST VALUE 0x0
                MAX_2_BURST VALUE 0x1
                MAX_3_BURST VALUE 0x2
                MAX_4_BURST VALUE 0x3
                MAX_5_BURST VALUE 0x4
                MAX_6_BURST VALUE 0x5
                MAX_7_BURST VALUE 0x6
                MAX_8_BURST VALUE 0x7
        EXT_MAX_BURST_SIZE BIT[4:3]
                MAX_128_BYTES VALUE 0x0
                MAX_64_BYTES VALUE 0x1
                MAX_32_BYTES VALUE 0x2
                MAX_8_BYTES VALUE 0x3
        EN_DMA_DONE BIT[2]
                NO_DMA_DONE_PULSE VALUE 0x0
                DMA_DONE_PULSE VALUE 0x1
        DMA_BUF BIT[1]
                NON_BUFFERABLE VALUE 0x0
                BUFFERABLE VALUE 0x1
        EXT_RWB BIT[0]
                WRITE VALUE 0x0
                READ VALUE 0x1

MCDMA_TS_DMA_CH0_WORD1 ADDRESS 0x24204 RW
MCDMA_TS_DMA_CH0_WORD1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:2]

MCDMA_TS_DMA_CH0_WORD2 ADDRESS 0x24208 RW
MCDMA_TS_DMA_CH0_WORD2 RESET_VALUE 0x00000000
        VBUF_ADDR BIT[31:16]
        EXT_BYTE_LENGTH BIT[15:0]

MCDMA_TS_DMA_CH1_WORD0 ADDRESS 0x24300 RW
MCDMA_TS_DMA_CH1_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[31:26]
        FMT_CONV BIT[25:22]
                NO_FMT_CONV VALUE 0x0
                PCFC10_2_SC16 VALUE 0x1
                PCFC12_2_SC16 VALUE 0x2
                PCFC16_2_SC16 VALUE 0x3
                PCFC20_2_SC16 VALUE 0x4
                PCFC24_2_SC16 VALUE 0x5
                UFL165_2_S32 VALUE 0x6
                UFL125_2_S32 VALUE 0x7
                SC16_2_PCFC10 VALUE 0x8
                SC16_2_PCFC12 VALUE 0x9
                SC16_2_PCFC16 VALUE 0xA
                SC16_2_PCFC20 VALUE 0xB
                SC16_2_PCFC24 VALUE 0xC
                S32_2_UFL165 VALUE 0xD
                S32_2_UFL125 VALUE 0xE
        FMT_BIAS BIT[21:17]
        IQ_SWAP BIT[13]
        EXT_L1S BIT[12]
        EXT_STRM BIT[11]
        VBUF_SEL BIT[10:8]
        EXT_MAX_OUTSTANDING BIT[7:5]
                MAX_1_BURST VALUE 0x0
                MAX_2_BURST VALUE 0x1
                MAX_3_BURST VALUE 0x2
                MAX_4_BURST VALUE 0x3
                MAX_5_BURST VALUE 0x4
                MAX_6_BURST VALUE 0x5
                MAX_7_BURST VALUE 0x6
                MAX_8_BURST VALUE 0x7
        EXT_MAX_BURST_SIZE BIT[4:3]
                MAX_128_BYTES VALUE 0x0
                MAX_64_BYTES VALUE 0x1
                MAX_32_BYTES VALUE 0x2
                MAX_8_BYTES VALUE 0x3
        EN_DMA_DONE BIT[2]
                NO_DMA_DONE_PULSE VALUE 0x0
                DMA_DONE_PULSE VALUE 0x1
        DMA_BUF BIT[1]
                NON_BUFFERABLE VALUE 0x0
                BUFFERABLE VALUE 0x1
        EXT_RWB BIT[0]
                WRITE VALUE 0x0
                READ VALUE 0x1

MCDMA_TS_DMA_CH1_WORD1 ADDRESS 0x24304 RW
MCDMA_TS_DMA_CH1_WORD1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:2]

MCDMA_TS_DMA_CH1_WORD2 ADDRESS 0x24308 RW
MCDMA_TS_DMA_CH1_WORD2 RESET_VALUE 0x00000000
        VBUF_ADDR BIT[31:16]
        EXT_BYTE_LENGTH BIT[15:0]

MCDMA_TS_DMA_CH2_WORD0 ADDRESS 0x24400 RW
MCDMA_TS_DMA_CH2_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[31:26]
        FMT_CONV BIT[25:22]
                NO_FMT_CONV VALUE 0x0
                PCFC10_2_SC16 VALUE 0x1
                PCFC12_2_SC16 VALUE 0x2
                PCFC16_2_SC16 VALUE 0x3
                PCFC20_2_SC16 VALUE 0x4
                PCFC24_2_SC16 VALUE 0x5
                UFL165_2_S32 VALUE 0x6
                UFL125_2_S32 VALUE 0x7
                SC16_2_PCFC10 VALUE 0x8
                SC16_2_PCFC12 VALUE 0x9
                SC16_2_PCFC16 VALUE 0xA
                SC16_2_PCFC20 VALUE 0xB
                SC16_2_PCFC24 VALUE 0xC
                S32_2_UFL165 VALUE 0xD
                S32_2_UFL125 VALUE 0xE
        FMT_BIAS BIT[21:17]
        IQ_SWAP BIT[13]
        EXT_L1S BIT[12]
        EXT_STRM BIT[11]
        VBUF_SEL BIT[10:8]
        EXT_MAX_OUTSTANDING BIT[7:5]
                MAX_1_BURST VALUE 0x0
                MAX_2_BURST VALUE 0x1
                MAX_3_BURST VALUE 0x2
                MAX_4_BURST VALUE 0x3
                MAX_5_BURST VALUE 0x4
                MAX_6_BURST VALUE 0x5
                MAX_7_BURST VALUE 0x6
                MAX_8_BURST VALUE 0x7
        EXT_MAX_BURST_SIZE BIT[4:3]
                MAX_128_BYTES VALUE 0x0
                MAX_64_BYTES VALUE 0x1
                MAX_32_BYTES VALUE 0x2
                MAX_8_BYTES VALUE 0x3
        EN_DMA_DONE BIT[2]
                NO_DMA_DONE_PULSE VALUE 0x0
                DMA_DONE_PULSE VALUE 0x1
        DMA_BUF BIT[1]
                NON_BUFFERABLE VALUE 0x0
                BUFFERABLE VALUE 0x1
        EXT_RWB BIT[0]
                WRITE VALUE 0x0
                READ VALUE 0x1

MCDMA_TS_DMA_CH2_WORD1 ADDRESS 0x24404 RW
MCDMA_TS_DMA_CH2_WORD1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:2]

MCDMA_TS_DMA_CH2_WORD2 ADDRESS 0x24408 RW
MCDMA_TS_DMA_CH2_WORD2 RESET_VALUE 0x00000000
        VBUF_ADDR BIT[31:16]
        EXT_BYTE_LENGTH BIT[15:0]

MCDMA_TS_DMA_CH3_WORD0 ADDRESS 0x24500 RW
MCDMA_TS_DMA_CH3_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[31:26]
        FMT_CONV BIT[25:22]
                NO_FMT_CONV VALUE 0x0
                PCFC10_2_SC16 VALUE 0x1
                PCFC12_2_SC16 VALUE 0x2
                PCFC16_2_SC16 VALUE 0x3
                PCFC20_2_SC16 VALUE 0x4
                PCFC24_2_SC16 VALUE 0x5
                UFL165_2_S32 VALUE 0x6
                UFL125_2_S32 VALUE 0x7
                SC16_2_PCFC10 VALUE 0x8
                SC16_2_PCFC12 VALUE 0x9
                SC16_2_PCFC16 VALUE 0xA
                SC16_2_PCFC20 VALUE 0xB
                SC16_2_PCFC24 VALUE 0xC
                S32_2_UFL165 VALUE 0xD
                S32_2_UFL125 VALUE 0xE
        FMT_BIAS BIT[21:17]
        IQ_SWAP BIT[13]
        EXT_L1S BIT[12]
        EXT_STRM BIT[11]
        VBUF_SEL BIT[10:8]
        EXT_MAX_OUTSTANDING BIT[7:5]
                MAX_1_BURST VALUE 0x0
                MAX_2_BURST VALUE 0x1
                MAX_3_BURST VALUE 0x2
                MAX_4_BURST VALUE 0x3
                MAX_5_BURST VALUE 0x4
                MAX_6_BURST VALUE 0x5
                MAX_7_BURST VALUE 0x6
                MAX_8_BURST VALUE 0x7
        EXT_MAX_BURST_SIZE BIT[4:3]
                MAX_128_BYTES VALUE 0x0
                MAX_64_BYTES VALUE 0x1
                MAX_32_BYTES VALUE 0x2
                MAX_8_BYTES VALUE 0x3
        EN_DMA_DONE BIT[2]
                NO_DMA_DONE_PULSE VALUE 0x0
                DMA_DONE_PULSE VALUE 0x1
        DMA_BUF BIT[1]
                NON_BUFFERABLE VALUE 0x0
                BUFFERABLE VALUE 0x1
        EXT_RWB BIT[0]
                WRITE VALUE 0x0
                READ VALUE 0x1

MCDMA_TS_DMA_CH3_WORD1 ADDRESS 0x24504 RW
MCDMA_TS_DMA_CH3_WORD1 RESET_VALUE 0x00000000
        AXI_START_ADDR BIT[31:2]

MCDMA_TS_DMA_CH3_WORD2 ADDRESS 0x24508 RW
MCDMA_TS_DMA_CH3_WORD2 RESET_VALUE 0x00000000
        VBUF_ADDR BIT[31:16]
        EXT_BYTE_LENGTH BIT[15:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.DBG_TS_TRIF

DBG_STATUS_WORD0 ADDRESS 0x24800 R
DBG_STATUS_WORD0 RESET_VALUE 0xC0000000
        PE_READY BIT[31]
        CMD_ACK BIT[30]
        CMD_ERROR BIT[29]

DBG_TASK_WORD0 ADDRESS 0x24900 RW
DBG_TASK_WORD0 RESET_VALUE 0x00000000
        OPCODE BIT[31:26]
        CMD_DBG_TASK BIT[0]

DBG_TASK_WORD1 ADDRESS 0x24904 RW
DBG_TASK_WORD1 RESET_VALUE 0x00000000
        DEBUG_TASK BIT[23:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.STMR_EXPY

UNIV_STMR_MSTMR_EXPY ADDRESS 0x24C00 R
UNIV_STMR_MSTMR_EXPY RESET_VALUE 0x00000000
        MSTMR_TIME BIT[26:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.ENCRYPT

ENCRYPT_ACC_RESET ADDRESS 0x25000 RW
ENCRYPT_ACC_RESET RESET_VALUE 0x00000000
        RESET BIT[0]
                ACTIVE VALUE 0x0
                RESET VALUE 0x1

ENCRYPT_ACC_CGC_CTL ADDRESS 0x25004 RW
ENCRYPT_ACC_CGC_CTL RESET_VALUE 0x00000000
        GEA_CGC_SW_EN BIT[3]
                CGC_OFF VALUE 0x0
                CGC_ON VALUE 0x1
        GEA_CGC_CTL BIT[2]
                HW_CGC VALUE 0x0
                SW_CGC VALUE 0x1
        A5_CGC_SW_EN BIT[1]
                CGC_OFF VALUE 0x0
                CGC_ON VALUE 0x1
        A5_CGC_CTL BIT[0]
                HW_CGC VALUE 0x0
                SW_CGC VALUE 0x1

ENCRYPT_ACC_CGC_STATUS ADDRESS 0x25008 R
ENCRYPT_ACC_CGC_STATUS RESET_VALUE 0x00000000
        GEA_CGC_CTL_STATUS BIT[3]
                HW_CGC VALUE 0x0
                SW_CGC VALUE 0x1
        GEA_CLK_STATUS BIT[2]
                CGC_OFF VALUE 0x0
                CGC_ON VALUE 0x1
        A5_CGC_CTL_STATUS BIT[1]
                HW_CGC VALUE 0x0
                SW_CGC VALUE 0x1
        A5_CLK_STATUS BIT[0]
                CGC_OFF VALUE 0x0
                CGC_ON VALUE 0x1

GEA_CONFIG_0 ADDRESS 0x2500C RW
GEA_CONFIG_0 RESET_VALUE 0x00000000
        GEA12_BIG_ENDIAN BIT[13]
        GEA12_PREPEND_X_ZEROS BIT[12:8]
        GEA_DIRECTION_DATA_BIT BIT[7]
        GEA_SHIFT_INTO_MSB_ENA BIT[6]
        GEA12_KEY_STREAM_GEN_CMD BIT[5]
        GEA12_AUTOGEN_ENA BIT[4]
        GEA12_32OCTETS_MODE BIT[3]
        GEA_MODE BIT[2:1]
        GEA_TRIGGER BIT[0]

GEA_INPUT ADDRESS 0x25010 RW
GEA_INPUT RESET_VALUE 0x00000000
        FRAME_DEPENDENT_INPUT BIT[31:0]

GEA_KC_n(n):(0)-(1) ARRAY 0x00025014+0x4*n
GEA_KC_0 ADDRESS 0x25014 RW
GEA_KC_0 RESET_VALUE 0x00000000
        CIPHER_KEY BIT[31:0]

AMBA_KEY_STRM_WORDn_RD(n):(0)-(7) ARRAY 0x0002501C+0x4*n
AMBA_KEY_STRM_WORD0_RD ADDRESS 0x2501C R
AMBA_KEY_STRM_WORD0_RD RESET_VALUE 0x00000000
        GEA12_KEYSTREAM BIT[31:0]

AMBA_KEY_STRM_STATUS ADDRESS 0x2503C R
AMBA_KEY_STRM_STATUS RESET_VALUE 0x00000000
        GEA12_ACTIVE BIT[31]
        GEA12_STATUS BIT[7:0]

AFIVE_CONFIG_0 ADDRESS 0x25040 RW
AFIVE_CONFIG_0 RESET_VALUE 0x00000000
        CONTINUE_2NDBLK BIT[7]
        AFIVE12_DONE_MASK BIT[5]
        BLK_IDX_CFG BIT[4]
        BLK_SIZE_CFG BIT[3]
        AFIVE_MODE BIT[2:1]
        AFIVE_GO BIT[0]

AFIVE_INPUT ADDRESS 0x25044 RW
AFIVE_INPUT RESET_VALUE 0x00000000
        INPUT BIT[21:0]

AFIVE_KC_n(n):(0)-(1) ARRAY 0x00025048+0x4*n
AFIVE_KC_0 ADDRESS 0x25048 RW
AFIVE_KC_0 RESET_VALUE 0x00000000
        CIPHER_KEY BIT[31:0]

AFIVE_KEY_STRM_WORDn_RD(n):(0)-(10) ARRAY 0x00025050+0x4*n
AFIVE_KEY_STRM_WORD0_RD ADDRESS 0x25050 R
AFIVE_KEY_STRM_WORD0_RD RESET_VALUE 0x00000000
        KEY_STREAM_BLOCK BIT[31:0]

-- LYKAN_RPM.MSS_TOP.MODEM_TOP.MTC_TOP.UNIV_STMR

UNIV_STMR_RESET ADDRESS 0x28800 C
UNIV_STMR_RESET RESET_VALUE 0x00000000
        DATA0 BIT[0]

UNIV_STMR_ENABLE ADDRESS 0x28804 RW
UNIV_STMR_ENABLE RESET_VALUE 0x00000000
        MSTMR_EN BIT[0]

UNIV_STMR_MSTMR ADDRESS 0x28808 R
UNIV_STMR_MSTMR RESET_VALUE 0x00000000
        MSTMR_TIME BIT[26:0]

UNIV_STMR_SYNC_CMD ADDRESS 0x2880C C
UNIV_STMR_SYNC_CMD RESET_VALUE 0x00000000
        SYNC BIT[0]

UNIV_STMR_MODIFIER_ADJ ADDRESS 0x28810 RW
UNIV_STMR_MODIFIER_ADJ RESET_VALUE 0x00000006
        ADJ_VAL BIT[2:0]

UNIV_STMR_STATUS ADDRESS 0x28814 R
UNIV_STMR_STATUS RESET_VALUE 0x00000000
        IN_SYNC BIT[0]

UNIV_STMR_STATUS_DUMP_CMD ADDRESS 0x28834 C
UNIV_STMR_STATUS_DUMP_CMD RESET_VALUE 0x00000000
        STATUS_DUMP_UP BIT[0]

UNIV_STMR_TIME_STATUS_RD ADDRESS 0x28838 R
UNIV_STMR_TIME_STATUS_RD RESET_VALUE 0x00000000
        TIME BIT[26:0]

TX_Cn_CTRL_SEL(n):(0)-(0) ARRAY 0x00028880+0x4*n
TX_C0_CTRL_SEL ADDRESS 0x28880 RW
TX_C0_CTRL_SEL RESET_VALUE 0x00000000
        FR_STB_SEL BIT[0]
                NO_DUMP VALUE 0x0
                DUMP VALUE 0x1

TX_Cn_TRIG_CMD(n):(0)-(0) ARRAY 0x00028888+0x4*n
TX_C0_TRIG_CMD ADDRESS 0x28888 C
TX_C0_TRIG_CMD RESET_VALUE 0x00000000
        TRIG BIT[0]

TX_Cn_TRIG_VAL(n):(0)-(0) ARRAY 0x00028890+0x4*n
TX_C0_TRIG_VAL ADDRESS 0x28890 RW
TX_C0_TRIG_VAL RESET_VALUE 0x00000000
        TX_TRIG_TIME BIT[21:0]

TX_TRIG_STATUS ADDRESS 0x288A8 R
TX_TRIG_STATUS RESET_VALUE 0x00000000
        DACCOMP_MUX_CHAIN0_STOP_TRIG BIT[8]
        DACCOMP_MUX_CHAIN0_STRT_TRIG BIT[6]
        DAC0_UPDATE_STOP_TRIG BIT[4]
        DAC0_UPDATE_STRT_TRIG BIT[2]
        TX_C0_TRIG BIT[0]

TX_Cn_TRIG_RD(n):(0)-(0) ARRAY 0x000288B0+0x4*n
TX_C0_TRIG_RD ADDRESS 0x288B0 R
TX_C0_TRIG_RD RESET_VALUE 0x00000000
        TX_TRIG_DUMP BIT[21:0]

UNIV_STMR_TX_SYNC_TIMEn(n):(0)-(0) ARRAY 0x000288D0+0x4*n
UNIV_STMR_TX_SYNC_TIME0 ADDRESS 0x288D0 R
UNIV_STMR_TX_SYNC_TIME0 RESET_VALUE 0x00000000
        MSTMR_TIME BIT[21:0]

UNIV_STMR_TRIG_CTRL ADDRESS 0x288D8 RW
UNIV_STMR_TRIG_CTRL RESET_VALUE 0x001FFFFF
        TMB_BOUNDARY_WRAP BIT[21:0]

UNIV_STMR_TRIG_MASK ADDRESS 0x288DC RW
UNIV_STMR_TRIG_MASK RESET_VALUE 0x003FFFFF
        TMB_MASK BIT[21:0]

VFR_SEL ADDRESS 0x288E0 RW
VFR_SEL RESET_VALUE 0x00000000
        VFR_SEL BIT[2:0]

UNIV_STMR_SPARE ADDRESS 0x288E4 RW
UNIV_STMR_SPARE RESET_VALUE 0x00000000
        SPARE BIT[31:0]

UNIV_STMR_LD_CMD ADDRESS 0x288EC C
UNIV_STMR_LD_CMD RESET_VALUE 0x00000000
        LOAD BIT[0]

UNIV_STMR_MODIFIER_LD ADDRESS 0x288F0 RW
UNIV_STMR_MODIFIER_LD RESET_VALUE 0x00000000
        LD_VAL BIT[26:0]

TX_DACn_UPDATE_STRT_TRIG_CMD(n):(0)-(0) ARRAY 0x00028908+0x4*n
TX_DAC0_UPDATE_STRT_TRIG_CMD ADDRESS 0x28908 C
TX_DAC0_UPDATE_STRT_TRIG_CMD RESET_VALUE 0x00000000
        TRIG BIT[0]

TX_DACn_UPDATE_STRT_VAL(n):(0)-(0) ARRAY 0x00028910+0x4*n
TX_DAC0_UPDATE_STRT_VAL ADDRESS 0x28910 RW
TX_DAC0_UPDATE_STRT_VAL RESET_VALUE 0x00000000
        TRIG_TIME BIT[21:0]

TX_DACn_UPDATE_STOP_TRIG_CMD(n):(0)-(0) ARRAY 0x00028918+0x4*n
TX_DAC0_UPDATE_STOP_TRIG_CMD ADDRESS 0x28918 C
TX_DAC0_UPDATE_STOP_TRIG_CMD RESET_VALUE 0x00000000
        TRIG BIT[0]

TX_DACn_UPDATE_STOP_VAL(n):(0)-(0) ARRAY 0x00028920+0x4*n
TX_DAC0_UPDATE_STOP_VAL ADDRESS 0x28920 RW
TX_DAC0_UPDATE_STOP_VAL RESET_VALUE 0x00000000
        TRIG_TIME BIT[21:0]

TX_DACn_IREF_GAIN(n):(0)-(0) ARRAY 0x00028928+0x4*n
TX_DAC0_IREF_GAIN ADDRESS 0x28928 RW
TX_DAC0_IREF_GAIN RESET_VALUE 0x00000000
        RTUNE_FINE_MX BIT[7:3]
        GC BIT[2:0]

DACCOMP_MUX_CHAINn_STRT_TRIG_CMD(n):(0)-(0) ARRAY 0x00028930+0x4*n
DACCOMP_MUX_CHAIN0_STRT_TRIG_CMD ADDRESS 0x28930 C
DACCOMP_MUX_CHAIN0_STRT_TRIG_CMD RESET_VALUE 0x00000000
        TRIG BIT[0]

DACCOMP_MUX_CHAINn_STRT_VAL(n):(0)-(0) ARRAY 0x00028938+0x4*n
DACCOMP_MUX_CHAIN0_STRT_VAL ADDRESS 0x28938 RW
DACCOMP_MUX_CHAIN0_STRT_VAL RESET_VALUE 0x00000000
        TRIG_TIME BIT[21:0]

DACCOMP_MUX_CHAINn_STOP_TRIG_CMD(n):(0)-(0) ARRAY 0x00028940+0x4*n
DACCOMP_MUX_CHAIN0_STOP_TRIG_CMD ADDRESS 0x28940 C
DACCOMP_MUX_CHAIN0_STOP_TRIG_CMD RESET_VALUE 0x00000000
        TRIG BIT[0]

DACCOMP_MUX_CHAINn_STOP_VAL(n):(0)-(0) ARRAY 0x00028948+0x4*n
DACCOMP_MUX_CHAIN0_STOP_VAL ADDRESS 0x28948 RW
DACCOMP_MUX_CHAIN0_STOP_VAL RESET_VALUE 0x00000000
        TRIG_TIME BIT[21:0]

DACCOMP_MUX_CHAINn_STRT_TRIG_RD(n):(0)-(0) ARRAY 0x00028950+0x4*n
DACCOMP_MUX_CHAIN0_STRT_TRIG_RD ADDRESS 0x28950 R
DACCOMP_MUX_CHAIN0_STRT_TRIG_RD RESET_VALUE 0x00000000
        TRIG_DUMP BIT[21:0]

DACCOMP_MUX_CHAINn_STOP_TRIG_RD(n):(0)-(0) ARRAY 0x00028958+0x4*n
DACCOMP_MUX_CHAIN0_STOP_TRIG_RD ADDRESS 0x28958 R
DACCOMP_MUX_CHAIN0_STOP_TRIG_RD RESET_VALUE 0x00000000
        TRIG_DUMP BIT[21:0]

RXFE_Cn_TRIG_CMD(n):(0)-(1) ARRAY 0x00028980+0x4*n
RXFE_C0_TRIG_CMD ADDRESS 0x28980 C
RXFE_C0_TRIG_CMD RESET_VALUE 0x00000000
        TRIG BIT[0]

RXFE_Cn_TRIG_VAL(n):(0)-(1) ARRAY 0x000289A0+0x4*n
RXFE_C0_TRIG_VAL ADDRESS 0x289A0 RW
RXFE_C0_TRIG_VAL RESET_VALUE 0x00000000
        RXFE_TRIG_TIME BIT[21:0]

RXFE_TRIG_STATUS ADDRESS 0x289C0 R
RXFE_TRIG_STATUS RESET_VALUE 0x00000000
        RXFE_C1_TRIG BIT[1]
        RXFE_C0_TRIG BIT[0]

RXFE_Cn_TRIG_RD(n):(0)-(1) ARRAY 0x000289D0+0x4*n
RXFE_C0_TRIG_RD ADDRESS 0x289D0 R
RXFE_C0_TRIG_RD RESET_VALUE 0x00000000
        RXFE_TRIG_DUMP BIT[21:0]

STMR_TIME_RD ADDRESS 0x28B00 R
STMR_TIME_RD RESET_VALUE 0x00000000
        UNIV_TIME BIT[23:0]

STMR_EVT_MATCH_n(n):(0)-(31) ARRAY 0x00028B04+0x4*n
STMR_EVT_MATCH_0 ADDRESS 0x28B04 RW
STMR_EVT_MATCH_0 RESET_VALUE 0x00000000
        EN BIT[31]
        TIME BIT[23:0]

OCIMEM_WRAPPER_CSR BASE 0x60050000 ocimem_wrapper_csraddr 31:0

ocimem_csr MODULE OFFSET=OCIMEM_WRAPPER_CSR+0x00000000 MAX=OCIMEM_WRAPPER_CSR+0x000007FF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.OCIMEM_WRAPPER_CSR.OCIMEM_CSR
OCIMEM_HW_VERSION ADDRESS 0x0000 R
OCIMEM_HW_VERSION RESET_VALUE 0x10190000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

OCIMEM_HW_PROFILE ADDRESS 0x0004 R
OCIMEM_HW_PROFILE RESET_VALUE 0x00001010
        NUM_BANKS BIT[16:12]
        NUM_EXCL_MON BIT[8:0]

OCIMEM_GEN_CTL ADDRESS 0x0008 RW
OCIMEM_GEN_CTL RESET_VALUE 0x00000000
        EXMON_GRAN_128B_EN BIT[2]
                GRAN_64B VALUE 0x0
                GRAN_128B VALUE 0x1
        CSR_AHB_BRIDGE_POSTWR_DIS BIT[1]
                POSTWR_OK VALUE 0x0
                POST_WR_DISABLED VALUE 0x1
        SW_STM_FLAG BIT[0]
                SEND_0 VALUE 0x0
                SEND_1 VALUE 0x1

OCIMEM_GEN_STAT ADDRESS 0x000C R
OCIMEM_GEN_STAT RESET_VALUE 0x00000000
        AXI_ERR_SLEEP BIT[1]
                NO_SLEEP_ERROR VALUE 0x0
                MEMORY_SLEEP_ACCESS_ERROR VALUE 0x1
        AXI_ERR_DECODE BIT[0]
                NO_DECODE_ERROR VALUE 0x0
                ADDRESS_OUT_OF_RANGE_ERROR VALUE 0x1

OCIMEM_INTC_CLR ADDRESS 0x0010 RW
OCIMEM_INTC_CLR RESET_VALUE 0x00000000
        AXI_ERR_INT_CLR BIT[0]
                NO_ACTION VALUE 0x0
                NONSTICK_INTERRUPT_CLEAR VALUE 0x1

OCIMEM_INTC_MASK ADDRESS 0x0014 RW
OCIMEM_INTC_MASK RESET_VALUE 0x00000001
        AXI_ERR_INT_MSK BIT[0]
                INTERRUPT_ON_ERROR VALUE 0x0
                DISABLE_INTERRUPT VALUE 0x1

OCIMEM_INTC_STAT ADDRESS 0x0018 R
OCIMEM_INTC_STAT RESET_VALUE 0x00000000
        AXI_ERR_INT_STAT BIT[0]
                NO_AXI_ERROR VALUE 0x0
                AXI_ERROR_DETECTED VALUE 0x1

OCIMEM_OSW_STATUS ADDRESS 0x001C R
OCIMEM_OSW_STATUS RESET_VALUE 0x00000001
        OSW_RRESP_FIFO_FULL BIT[5]
                NOT_FULL VALUE 0x0
                FULL VALUE 0x1
        OSW_WRESP_FIFO_FULL BIT[4]
                NOT_FULL VALUE 0x0
                FULL VALUE 0x1
        OSW_RDDATA_FIFO_FULL BIT[3]
                NOT_FULL VALUE 0x0
                FULL VALUE 0x1
        OSW_WRDATA_FIFO_FULL BIT[2]
                NOT_FULL VALUE 0x0
                FULL VALUE 0x1
        OSW_CMDFIFO_FULL BIT[1]
                NOT_FULL VALUE 0x0
                FULL VALUE 0x1
        OSW_STAT_IDLE BIT[0]
                NOT_IDLE VALUE 0x0
                IDLE VALUE 0x1

OCIMEM_PSCGC_TIMERS ADDRESS 0x0034 RW
OCIMEM_PSCGC_TIMERS RESET_VALUE 0x00000F0F
        TO_SLEEP_COUNTER BIT[11:8]
        WAKEUP_COUNTER BIT[3:0]

OCIMEM_PSCGC_STAT ADDRESS 0x0038 R
OCIMEM_PSCGC_STAT RESET_VALUE 0x00000000
        M0_PSCGC_CLKOFF BIT[0]
                CLK_IS_ON VALUE 0x0
                CLK_IS_OFF VALUE 0x1

OCIMEM_PSCGC_M0_M7_CTL ADDRESS 0x003C RW
OCIMEM_PSCGC_M0_M7_CTL RESET_VALUE 0x00000002
        M0_PSCGC_CTL BIT[2:0]

OCIMEM_ERR_ADDRESS ADDRESS 0x0060 R
OCIMEM_ERR_ADDRESS RESET_VALUE 0x00000000
        ERROR_ADDRESS BIT[31:0]

OCIMEM_AXI_ERR_SYNDROME ADDRESS 0x0064 R
OCIMEM_AXI_ERR_SYNDROME RESET_VALUE 0x00000000
        ERROR_ABID BIT[31:29]
        ERROR_APID BIT[28:24]
        ERROR_AMID BIT[23:16]
        ERROR_ATID BIT[14:8]
        ERROR_ABURST BIT[5]
        ERROR_AWRITE BIT[4]
        ERROR_ALEN BIT[3:0]

OCIMEM_DEBUG_CTL ADDRESS 0x0068 RW
OCIMEM_DEBUG_CTL RESET_VALUE 0x00000000
        DEBUG_BUS_EN BIT[8]
                DEBUG_BUS_DISABLE VALUE 0x0
                DEBUG_BUS_ENABLE VALUE 0x1
        DEBUG_BUS_SEL BIT[3:0]

mpu MODULE OFFSET=OCIMEM_WRAPPER_CSR+0x00003000 MAX=OCIMEM_WRAPPER_CSR+0x000035FF APRE=OCIMEM_MPU_ SPRE=OCIMEM_MPU_ FPRE=OCIMEM_MPU_ BPRE=OCIMEM_MPU_ ABPRE=OCIMEM_MPU_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.OCIMEM_WRAPPER_CSR.MPU
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[20:10]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[20:10]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[20:10]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[20:10]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x140AAC07
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A4A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(7,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(7,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(7) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x001FFC00
        ADDR BIT[20:10]

XPU_PRTn_END0(n):(0)-(7) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x001FFC00
        ADDR BIT[20:10]

XPU_PRTn_SCR(n):(0)-(7) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_PRTn_MCR(n):(0)-(7) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(7) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(7) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

PMIC_ARB BASE 0x62000000 pmic_arbaddr 31:0

spmi_cfg_top MODULE OFFSET=PMIC_ARB+0x00000000 MAX=PMIC_ARB+0x0000CFFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PMIC_ARB.SPMI_CFG_TOP
-- LYKAN_RPM.PMIC_ARB.SPMI_CFG_TOP.SPMI_GENI_CFG

SPMI_GENI_CLK_CTRL ADDRESS 0xA000 RW
SPMI_GENI_CLK_CTRL RESET_VALUE 0x00000000
        SER_CLK_SEL BIT[0]

SPMI_GENI_HW_VERSION ADDRESS 0xA004 R
SPMI_GENI_HW_VERSION RESET_VALUE 0x20000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

SPMI_GENI_FW_REVISION ADDRESS 0xA008 RW
SPMI_GENI_FW_REVISION RESET_VALUE 0x0000FFFF
        PROTOCOL BIT[15:6]
        VERSION BIT[5:0]

SPMI_GENI_S_FW_REVISION ADDRESS 0xA00C RW
SPMI_GENI_S_FW_REVISION RESET_VALUE 0x0000FFFF
        PROTOCOL BIT[15:6]
        VERSION BIT[5:0]

SPMI_GENI_FORCE_DEFAULT_REG ADDRESS 0xA010 W
SPMI_GENI_FORCE_DEFAULT_REG RESET_VALUE 0x00000000
        FORCE_DEFAULT BIT[0]

SPMI_GENI_OUTPUT_CTRL ADDRESS 0xA014 RW
SPMI_GENI_OUTPUT_CTRL RESET_VALUE 0x00000000
        SOE2_EN BIT[2]
        SOE1_EN BIT[1]
        SOE0_EN BIT[0]

SPMI_GENI_CGC_CTRL ADDRESS 0xA018 RW
SPMI_GENI_CGC_CTRL RESET_VALUE 0x00000078
        PROG_RAM_SCLK_OFF BIT[9]
        PROG_RAM_HCLK_OFF BIT[8]
        EXT_CLK_CGC_ON BIT[6]
        RX_CLK_CGC_ON BIT[5]
        TX_CLK_CGC_ON BIT[4]
        SCLK_CGC_ON BIT[3]
        DATA_AHB_CLK_CGC_ON BIT[2]
        CFG_AHB_WR_CLK_CGC_ON BIT[1]
        CFG_AHB_CLK_CGC_ON BIT[0]

SPMI_GENI_CHAR_CFG ADDRESS 0xA01C RW
SPMI_GENI_CHAR_CFG RESET_VALUE 0x00000000
        CHAR_MODE BIT[19:12]
        CHAR_STATUS BIT[11:8]
        DIRECTION BIT[4]
        ENABLE BIT[0]

SPMI_GENI_CHAR_DATA_n(n):(0)-(1) ARRAY 0x0000A020+0x4*n
SPMI_GENI_CHAR_DATA_0 ADDRESS 0xA020 RW
SPMI_GENI_CHAR_DATA_0 RESET_VALUE 0x00000000
        DIN_ACTUAL BIT[15:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPMI_GENI_CTRL ADDRESS 0xA028 RW
SPMI_GENI_CTRL RESET_VALUE 0x00000000
        S_GENI_DISABLE BIT[1]
        M_GENI_DISABLE BIT[0]

SPMI_GENI_STATUS ADDRESS 0xA02C R
SPMI_GENI_STATUS RESET_VALUE 0x00000000
        S_GENI_CMD_FSM_STATE BIT[20:16]
        NOT_USED_BITS_3 BIT[15:13]
        S_GENI_CMD_ACTIVE BIT[12]
        NOT_USED_BITS_2 BIT[11:9]
        M_GENI_CMD_FSM_STATE BIT[8:4]
        NOT_USED_BITS_1 BIT[3:1]
        M_GENI_CMD_ACTIVE BIT[0]

SPMI_GENI_TEST_BUS_CTRL ADDRESS 0xA030 RW
SPMI_GENI_TEST_BUS_CTRL RESET_VALUE 0x00000000
        TEST_BUS_SEL BIT[4:0]

SPMI_GENI_SER_CLK_CFG ADDRESS 0xA034 RW
SPMI_GENI_SER_CLK_CFG RESET_VALUE 0x00004002
        TX_CLK_DIV_VALUE BIT[25:14]
        RX_CLK_DIV_VALUE BIT[13:2]
        TX_SER_CLK_EN BIT[1]
        RX_SER_CLK_EN BIT[0]

SPMI_GENI_TX_WATERMARK_REG ADDRESS 0xA038 RW
SPMI_GENI_TX_WATERMARK_REG RESET_VALUE 0x00000000
        TX_WATERMARK BIT[3:0]

SPMI_GENI_RX_WATERMARK_REG ADDRESS 0xA03C RW
SPMI_GENI_RX_WATERMARK_REG RESET_VALUE 0x00000000
        RX_WATERMARK BIT[3:0]

SPMI_GENI_STOP_REG ADDRESS 0xA040 W
SPMI_GENI_STOP_REG RESET_VALUE 0x00000000
        S_GENI_STOP BIT[1]
        M_GENI_STOP BIT[0]

SPMI_GENI_SW_COMP_REG ADDRESS 0xA044 RW
SPMI_GENI_SW_COMP_REG RESET_VALUE 0x00000000
        SW_COMP BIT[2:0]

SPMI_GENI_PROG_ROM_CTRL_REG ADDRESS 0xA048 RW
SPMI_GENI_PROG_ROM_CTRL_REG RESET_VALUE 0x00000001
        PROG_ROM_EN BIT[0]

SPMI_GENI_CFG_REG0 ADDRESS 0xA100 RW
SPMI_GENI_CFG_REG0 RESET_VALUE 0x0202187F
        GENI_TX_MODE BIT[29]
        COND_COMP_IN_0_SEL_RST_VAL BIT[28:21]
        COND_COMP_IN_VEC BIT[20:13]
        M_DATA_CNT_INIT_VALUE_INCR BIT[12]
        DATA_CNT_MODE BIT[11]
        M_DATA_CNT_EN_BITS BIT[8:3]
        EXT_SECURITY_EN BIT[2]
        EXT_ARB_EN BIT[1]
        M_PROG_RAM_SEC_WORD_EN BIT[0]

SPMI_GENI_CFG_REG1 ADDRESS 0xA104 RW
SPMI_GENI_CFG_REG1 RESET_VALUE 0x00027F7B
        TX_PARAM_TABLE_VEC_1 BIT[17:9]
        TX_PARAM_TABLE_VEC_0 BIT[8:0]

SPMI_GENI_CFG_REG2 ADDRESS 0xA108 RW
SPMI_GENI_CFG_REG2 RESET_VALUE 0x000076BF
        TX_PARAM_TABLE_VEC_3 BIT[17:9]
        TX_PARAM_TABLE_VEC_2 BIT[8:0]

SPMI_GENI_CFG_REG3 ADDRESS 0xA10C RW
SPMI_GENI_CFG_REG3 RESET_VALUE 0x0007F8FE
        TX_DATA_TABLE_VEC_1 BIT[19:10]
        TX_DATA_TABLE_VEC_0 BIT[9:0]

SPMI_GENI_CFG_REG4 ADDRESS 0xA110 RW
SPMI_GENI_CFG_REG4 RESET_VALUE 0x000FFEFE
        TX_DATA_TABLE_VEC_3 BIT[19:10]
        TX_DATA_TABLE_VEC_2 BIT[9:0]

SPMI_GENI_CFG_REG5 ADDRESS 0xA114 RW
SPMI_GENI_CFG_REG5 RESET_VALUE 0x208802AB
        DRIVE_DEFAULT_ON_START_EN BIT[29]
        TX_BP_MODE BIT[28]
        TX_SOE_EDGE_SEL BIT[27]
        TX_SOUT_EDGE_SEL BIT[26]
        TX_DEFAULT_PRIM_SOE_VALUE BIT[25]
        TX_DEFAULT_PRIM_SOUT_VALUE BIT[24]
        TX_DEFAULT_SOE_VALUE BIT[23]
        TX_DEFAULT_SOUT_VALUE BIT[22]
        TX_CONST1_EFF_SIZE BIT[20:18]
        TX_CONST1_REG BIT[9:2]
        TX_PAR_MODE BIT[1]
        TX_PAR_CALC_EN BIT[0]

SPMI_GENI_CFG_REG6 ADDRESS 0xA118 RW
SPMI_GENI_CFG_REG6 RESET_VALUE 0x00005512
        M_TIME_CNT_FR_DIV BIT[31:30]
        M_TIME_CNT_EN_FR_SEL BIT[29]
        M_GP_CNT_INIT_VAL BIT[25:21]
        M_GP_CNT_DIRECTION BIT[20]
        TX_SOUT_MODUL_START_VAL BIT[19]
        TX_SOUT_MODUL_STOP_DUR BIT[17:16]
        TX_SOUT_MODUL_EN BIT[15]
        TX_LOAD_PAR_EN BIT[14]
        TX_PARAM_DUMMY_PAR_EN BIT[13]
        TX_PARAM_PAR_EN BIT[12]
        TX_FIFO_DUMMY_PAR_EN BIT[11]
        TX_FIFO_PAR_EN BIT[10]
        IO2_CONST_EFF_SIZE BIT[8]
        IO2_CONST_REG BIT[5:4]
        IO2_DEFAULT_PRIM_SOE_VALUE BIT[3]
        IO2_DEFAULT_PRIM_SOUT_VALUE BIT[2]
        IO2_DEFAULT_SOE_VALUE BIT[1]
        IO2_DEFAULT_SOUT_VALUE BIT[0]

SPMI_GENI_CFG_REG7 ADDRESS 0xA11C RW
SPMI_GENI_CFG_REG7 RESET_VALUE 0x03880001
        GENI_RX_MODE BIT[26]
        RX_PAR_MODE BIT[25]
        RX_PAR_CALC_EN BIT[24]
        RX_IO_SIN_SEL BIT[23:21]
        RX_SIN_SEL BIT[19:18]
        RX_DATA_SRC BIT[17]
        S_COND_COMP_IN_0_SEL_RST_VAL BIT[16:9]
        S_COND_COMP_IN_VEC BIT[8:1]
        S_DATA_CNT_MODE BIT[0]

SPMI_GENI_CFG_REG8 ADDRESS 0xA120 RW
SPMI_GENI_CFG_REG8 RESET_VALUE 0x0000021F
        S_GP_CNT_INIT_VAL BIT[15:11]
        S_GP_CNT_DIRECTION BIT[10]
        S_DATA_CNT_INIT_VALUE_INCR BIT[9]
        S_DATA_CNT_EN_BITS BIT[6:1]
        S_PROG_RAM_SEC_WORD_EN BIT[0]

SPMI_GENI_CFG_REG9 ADDRESS 0xA124 RW
SPMI_GENI_CFG_REG9 RESET_VALUE 0x0007F8FE
        RX_DATA_TABLE_VEC_1 BIT[19:10]
        RX_DATA_TABLE_VEC_0 BIT[9:0]

SPMI_GENI_CFG_REG10 ADDRESS 0xA128 RW
SPMI_GENI_CFG_REG10 RESET_VALUE 0x000FFEFE
        RX_DATA_TABLE_VEC_3 BIT[19:10]
        RX_DATA_TABLE_VEC_2 BIT[9:0]

SPMI_GENI_CFG_REG11 ADDRESS 0xA12C RW
SPMI_GENI_CFG_REG11 RESET_VALUE 0x00011000
        PRIM_11_TX_DURATION BIT[23:22]
        PRIM_10_TX_DURATION BIT[21:20]
        PRIM_9_TX_DURATION BIT[19:18]
        PRIM_8_TX_DURATION BIT[17:16]
        PRIM_7_TX_DURATION BIT[15:14]
        PRIM_6_TX_DURATION BIT[13:12]
        PRIM_5_TX_DURATION BIT[11:10]
        PRIM_4_TX_DURATION BIT[9:8]
        PRIM_3_TX_DURATION BIT[7:6]
        PRIM_2_TX_DURATION BIT[5:4]
        PRIM_1_TX_DURATION BIT[3:2]
        PRIM_0_TX_DURATION BIT[1:0]

SPMI_GENI_CFG_REG12 ADDRESS 0xA130 RW
SPMI_GENI_CFG_REG12 RESET_VALUE 0x00000000
        PRIM_23_TX_DURATION BIT[23:22]
        PRIM_22_TX_DURATION BIT[21:20]
        PRIM_21_TX_DURATION BIT[19:18]
        PRIM_20_TX_DURATION BIT[17:16]
        PRIM_19_TX_DURATION BIT[15:14]
        PRIM_18_TX_DURATION BIT[13:12]
        PRIM_17_TX_DURATION BIT[11:10]
        PRIM_16_TX_DURATION BIT[9:8]
        PRIM_15_TX_DURATION BIT[7:6]
        PRIM_14_TX_DURATION BIT[5:4]
        PRIM_13_TX_DURATION BIT[3:2]
        PRIM_12_TX_DURATION BIT[1:0]

SPMI_GENI_CFG_REG13 ADDRESS 0xA134 RW
SPMI_GENI_CFG_REG13 RESET_VALUE 0x00011000
        PRIM_11_RX_DURATION BIT[23:22]
        PRIM_10_RX_DURATION BIT[21:20]
        PRIM_9_RX_DURATION BIT[19:18]
        PRIM_8_RX_DURATION BIT[17:16]
        PRIM_7_RX_DURATION BIT[15:14]
        PRIM_6_RX_DURATION BIT[13:12]
        PRIM_5_RX_DURATION BIT[11:10]
        PRIM_4_RX_DURATION BIT[9:8]
        PRIM_3_RX_DURATION BIT[7:6]
        PRIM_2_RX_DURATION BIT[5:4]
        PRIM_1_RX_DURATION BIT[3:2]
        PRIM_0_RX_DURATION BIT[1:0]

SPMI_GENI_CFG_REG14 ADDRESS 0xA138 RW
SPMI_GENI_CFG_REG14 RESET_VALUE 0x00000000
        PRIM_23_RX_DURATION BIT[23:22]
        PRIM_22_RX_DURATION BIT[21:20]
        PRIM_21_RX_DURATION BIT[19:18]
        PRIM_20_RX_DURATION BIT[17:16]
        PRIM_19_RX_DURATION BIT[15:14]
        PRIM_18_RX_DURATION BIT[13:12]
        PRIM_17_RX_DURATION BIT[11:10]
        PRIM_16_RX_DURATION BIT[9:8]
        PRIM_15_RX_DURATION BIT[7:6]
        PRIM_14_RX_DURATION BIT[5:4]
        PRIM_13_RX_DURATION BIT[3:2]
        PRIM_12_RX_DURATION BIT[1:0]

SPMI_GENI_CFG_REG15 ADDRESS 0xA13C RW
SPMI_GENI_CFG_REG15 RESET_VALUE 0x002DC896
        PRIM_7_TX_FUNC_SEL BIT[23:21]
        PRIM_6_TX_FUNC_SEL BIT[20:18]
        PRIM_5_TX_FUNC_SEL BIT[17:15]
        PRIM_4_TX_FUNC_SEL BIT[14:12]
        PRIM_3_TX_FUNC_SEL BIT[11:9]
        PRIM_2_TX_FUNC_SEL BIT[8:6]
        PRIM_1_TX_FUNC_SEL BIT[5:3]
        PRIM_0_TX_FUNC_SEL BIT[2:0]

SPMI_GENI_CFG_REG16 ADDRESS 0xA140 RW
SPMI_GENI_CFG_REG16 RESET_VALUE 0x00A00001
        PRIM_15_TX_FUNC_SEL BIT[23:21]
        PRIM_14_TX_FUNC_SEL BIT[20:18]
        PRIM_13_TX_FUNC_SEL BIT[17:15]
        PRIM_12_TX_FUNC_SEL BIT[14:12]
        PRIM_11_TX_FUNC_SEL BIT[11:9]
        PRIM_10_TX_FUNC_SEL BIT[8:6]
        PRIM_9_TX_FUNC_SEL BIT[5:3]
        PRIM_8_TX_FUNC_SEL BIT[2:0]

SPMI_GENI_CFG_REG17 ADDRESS 0xA144 RW
SPMI_GENI_CFG_REG17 RESET_VALUE 0x00000007
        PRIM_23_TX_FUNC_SEL BIT[23:21]
        PRIM_22_TX_FUNC_SEL BIT[20:18]
        PRIM_21_TX_FUNC_SEL BIT[17:15]
        PRIM_20_TX_FUNC_SEL BIT[14:12]
        PRIM_19_TX_FUNC_SEL BIT[11:9]
        PRIM_18_TX_FUNC_SEL BIT[8:6]
        PRIM_17_TX_FUNC_SEL BIT[5:3]
        PRIM_16_TX_FUNC_SEL BIT[2:0]

SPMI_GENI_CFG_REG18 ADDRESS 0xA148 RW
SPMI_GENI_CFG_REG18 RESET_VALUE 0x00000082
        PRIM_23_TX_PAR_FIRST BIT[23]
        PRIM_22_TX_PAR_FIRST BIT[22]
        PRIM_21_TX_PAR_FIRST BIT[21]
        PRIM_20_TX_PAR_FIRST BIT[20]
        PRIM_19_TX_PAR_FIRST BIT[19]
        PRIM_18_TX_PAR_FIRST BIT[18]
        PRIM_17_TX_PAR_FIRST BIT[17]
        PRIM_16_TX_PAR_FIRST BIT[16]
        PRIM_15_TX_PAR_FIRST BIT[15]
        PRIM_14_TX_PAR_FIRST BIT[14]
        PRIM_13_TX_PAR_FIRST BIT[13]
        PRIM_12_TX_PAR_FIRST BIT[12]
        PRIM_11_TX_PAR_FIRST BIT[11]
        PRIM_10_TX_PAR_FIRST BIT[10]
        PRIM_9_TX_PAR_FIRST BIT[9]
        PRIM_8_TX_PAR_FIRST BIT[8]
        PRIM_7_TX_PAR_FIRST BIT[7]
        PRIM_6_TX_PAR_FIRST BIT[6]
        PRIM_5_TX_PAR_FIRST BIT[5]
        PRIM_4_TX_PAR_FIRST BIT[4]
        PRIM_3_TX_PAR_FIRST BIT[3]
        PRIM_2_TX_PAR_FIRST BIT[2]
        PRIM_1_TX_PAR_FIRST BIT[1]
        PRIM_0_TX_PAR_FIRST BIT[0]

SPMI_GENI_CFG_REG19 ADDRESS 0xA14C RW
SPMI_GENI_CFG_REG19 RESET_VALUE 0x00000000
        PRIM_23_TX_DUMMY_DATA_EN BIT[23]
        PRIM_22_TX_DUMMY_DATA_EN BIT[22]
        PRIM_21_TX_DUMMY_DATA_EN BIT[21]
        PRIM_20_TX_DUMMY_DATA_EN BIT[20]
        PRIM_19_TX_DUMMY_DATA_EN BIT[19]
        PRIM_18_TX_DUMMY_DATA_EN BIT[18]
        PRIM_17_TX_DUMMY_DATA_EN BIT[17]
        PRIM_16_TX_DUMMY_DATA_EN BIT[16]
        PRIM_15_TX_DUMMY_DATA_EN BIT[15]
        PRIM_14_TX_DUMMY_DATA_EN BIT[14]
        PRIM_13_TX_DUMMY_DATA_EN BIT[13]
        PRIM_12_TX_DUMMY_DATA_EN BIT[12]
        PRIM_11_TX_DUMMY_DATA_EN BIT[11]
        PRIM_10_TX_DUMMY_DATA_EN BIT[10]
        PRIM_9_TX_DUMMY_DATA_EN BIT[9]
        PRIM_8_TX_DUMMY_DATA_EN BIT[8]
        PRIM_7_TX_DUMMY_DATA_EN BIT[7]
        PRIM_6_TX_DUMMY_DATA_EN BIT[6]
        PRIM_5_TX_DUMMY_DATA_EN BIT[5]
        PRIM_4_TX_DUMMY_DATA_EN BIT[4]
        PRIM_3_TX_DUMMY_DATA_EN BIT[3]
        PRIM_2_TX_DUMMY_DATA_EN BIT[2]
        PRIM_1_TX_DUMMY_DATA_EN BIT[1]
        PRIM_0_TX_DUMMY_DATA_EN BIT[0]

SPMI_GENI_CFG_REG20 ADDRESS 0xA150 RW
SPMI_GENI_CFG_REG20 RESET_VALUE 0x00000008
        PRIM_23_TX_DUMMY_PARAM_EN BIT[23]
        PRIM_22_TX_DUMMY_PARAM_EN BIT[22]
        PRIM_21_TX_DUMMY_PARAM_EN BIT[21]
        PRIM_20_TX_DUMMY_PARAM_EN BIT[20]
        PRIM_19_TX_DUMMY_PARAM_EN BIT[19]
        PRIM_18_TX_DUMMY_PARAM_EN BIT[18]
        PRIM_17_TX_DUMMY_PARAM_EN BIT[17]
        PRIM_16_TX_DUMMY_PARAM_EN BIT[16]
        PRIM_15_TX_DUMMY_PARAM_EN BIT[15]
        PRIM_14_TX_DUMMY_PARAM_EN BIT[14]
        PRIM_13_TX_DUMMY_PARAM_EN BIT[13]
        PRIM_12_TX_DUMMY_PARAM_EN BIT[12]
        PRIM_11_TX_DUMMY_PARAM_EN BIT[11]
        PRIM_10_TX_DUMMY_PARAM_EN BIT[10]
        PRIM_9_TX_DUMMY_PARAM_EN BIT[9]
        PRIM_8_TX_DUMMY_PARAM_EN BIT[8]
        PRIM_7_TX_DUMMY_PARAM_EN BIT[7]
        PRIM_6_TX_DUMMY_PARAM_EN BIT[6]
        PRIM_5_TX_DUMMY_PARAM_EN BIT[5]
        PRIM_4_TX_DUMMY_PARAM_EN BIT[4]
        PRIM_3_TX_DUMMY_PARAM_EN BIT[3]
        PRIM_2_TX_DUMMY_PARAM_EN BIT[2]
        PRIM_1_TX_DUMMY_PARAM_EN BIT[1]
        PRIM_0_TX_DUMMY_PARAM_EN BIT[0]

SPMI_GENI_CFG_REG21 ADDRESS 0xA154 RW
SPMI_GENI_CFG_REG21 RESET_VALUE 0x00004400
        PRIM_23_RX_SI_EN BIT[23]
        PRIM_22_RX_SI_EN BIT[22]
        PRIM_21_RX_SI_EN BIT[21]
        PRIM_20_RX_SI_EN BIT[20]
        PRIM_19_RX_SI_EN BIT[19]
        PRIM_18_RX_SI_EN BIT[18]
        PRIM_17_RX_SI_EN BIT[17]
        PRIM_16_RX_SI_EN BIT[16]
        PRIM_15_RX_SI_EN BIT[15]
        PRIM_14_RX_SI_EN BIT[14]
        PRIM_13_RX_SI_EN BIT[13]
        PRIM_12_RX_SI_EN BIT[12]
        PRIM_11_RX_SI_EN BIT[11]
        PRIM_10_RX_SI_EN BIT[10]
        PRIM_9_RX_SI_EN BIT[9]
        PRIM_8_RX_SI_EN BIT[8]
        PRIM_7_RX_SI_EN BIT[7]
        PRIM_6_RX_SI_EN BIT[6]
        PRIM_5_RX_SI_EN BIT[5]
        PRIM_4_RX_SI_EN BIT[4]
        PRIM_3_RX_SI_EN BIT[3]
        PRIM_2_RX_SI_EN BIT[2]
        PRIM_1_RX_SI_EN BIT[1]
        PRIM_0_RX_SI_EN BIT[0]

SPMI_GENI_CFG_REG22 ADDRESS 0xA158 RW
SPMI_GENI_CFG_REG22 RESET_VALUE 0x00005C00
        PRIM_23_RX_PAR_EN BIT[23]
        PRIM_22_RX_PAR_EN BIT[22]
        PRIM_21_RX_PAR_EN BIT[21]
        PRIM_20_RX_PAR_EN BIT[20]
        PRIM_19_RX_PAR_EN BIT[19]
        PRIM_18_RX_PAR_EN BIT[18]
        PRIM_17_RX_PAR_EN BIT[17]
        PRIM_16_RX_PAR_EN BIT[16]
        PRIM_15_RX_PAR_EN BIT[15]
        PRIM_14_RX_PAR_EN BIT[14]
        PRIM_13_RX_PAR_EN BIT[13]
        PRIM_12_RX_PAR_EN BIT[12]
        PRIM_11_RX_PAR_EN BIT[11]
        PRIM_10_RX_PAR_EN BIT[10]
        PRIM_9_RX_PAR_EN BIT[9]
        PRIM_8_RX_PAR_EN BIT[8]
        PRIM_7_RX_PAR_EN BIT[7]
        PRIM_6_RX_PAR_EN BIT[6]
        PRIM_5_RX_PAR_EN BIT[5]
        PRIM_4_RX_PAR_EN BIT[4]
        PRIM_3_RX_PAR_EN BIT[3]
        PRIM_2_RX_PAR_EN BIT[2]
        PRIM_1_RX_PAR_EN BIT[1]
        PRIM_0_RX_PAR_EN BIT[0]

SPMI_GENI_CFG_REG23 ADDRESS 0xA15C RW
SPMI_GENI_CFG_REG23 RESET_VALUE 0x00000400
        PRIM_23_RX_PAR_FIRST BIT[23]
        PRIM_22_RX_PAR_FIRST BIT[22]
        PRIM_21_RX_PAR_FIRST BIT[21]
        PRIM_20_RX_PAR_FIRST BIT[20]
        PRIM_19_RX_PAR_FIRST BIT[19]
        PRIM_18_RX_PAR_FIRST BIT[18]
        PRIM_17_RX_PAR_FIRST BIT[17]
        PRIM_16_RX_PAR_FIRST BIT[16]
        PRIM_15_RX_PAR_FIRST BIT[15]
        PRIM_14_RX_PAR_FIRST BIT[14]
        PRIM_13_RX_PAR_FIRST BIT[13]
        PRIM_12_RX_PAR_FIRST BIT[12]
        PRIM_11_RX_PAR_FIRST BIT[11]
        PRIM_10_RX_PAR_FIRST BIT[10]
        PRIM_9_RX_PAR_FIRST BIT[9]
        PRIM_8_RX_PAR_FIRST BIT[8]
        PRIM_7_RX_PAR_FIRST BIT[7]
        PRIM_6_RX_PAR_FIRST BIT[6]
        PRIM_5_RX_PAR_FIRST BIT[5]
        PRIM_4_RX_PAR_FIRST BIT[4]
        PRIM_3_RX_PAR_FIRST BIT[3]
        PRIM_2_RX_PAR_FIRST BIT[2]
        PRIM_1_RX_PAR_FIRST BIT[1]
        PRIM_0_RX_PAR_FIRST BIT[0]

SPMI_GENI_CFG_REG24 ADDRESS 0xA160 RW
SPMI_GENI_CFG_REG24 RESET_VALUE 0x00001800
        PRIM_23_ACC_PAR_EN BIT[23]
        PRIM_22_ACC_PAR_EN BIT[22]
        PRIM_21_ACC_PAR_EN BIT[21]
        PRIM_20_ACC_PAR_EN BIT[20]
        PRIM_19_ACC_PAR_EN BIT[19]
        PRIM_18_ACC_PAR_EN BIT[18]
        PRIM_17_ACC_PAR_EN BIT[17]
        PRIM_16_ACC_PAR_EN BIT[16]
        PRIM_15_ACC_PAR_EN BIT[15]
        PRIM_14_ACC_PAR_EN BIT[14]
        PRIM_13_ACC_PAR_EN BIT[13]
        PRIM_12_ACC_PAR_EN BIT[12]
        PRIM_11_ACC_PAR_EN BIT[11]
        PRIM_10_ACC_PAR_EN BIT[10]
        PRIM_9_ACC_PAR_EN BIT[9]
        PRIM_8_ACC_PAR_EN BIT[8]
        PRIM_7_ACC_PAR_EN BIT[7]
        PRIM_6_ACC_PAR_EN BIT[6]
        PRIM_5_ACC_PAR_EN BIT[5]
        PRIM_4_ACC_PAR_EN BIT[4]
        PRIM_3_ACC_PAR_EN BIT[3]
        PRIM_2_ACC_PAR_EN BIT[2]
        PRIM_1_ACC_PAR_EN BIT[1]
        PRIM_0_ACC_PAR_EN BIT[0]

SPMI_GENI_CFG_REG25 ADDRESS 0xA164 RW
SPMI_GENI_CFG_REG25 RESET_VALUE 0x00555555
        PRIM_11_IO2_FUNC_SEL BIT[23:22]
        PRIM_10_IO2_FUNC_SEL BIT[21:20]
        PRIM_9_IO2_FUNC_SEL BIT[19:18]
        PRIM_8_IO2_FUNC_SEL BIT[17:16]
        PRIM_7_IO2_FUNC_SEL BIT[15:14]
        PRIM_6_IO2_FUNC_SEL BIT[13:12]
        PRIM_5_IO2_FUNC_SEL BIT[11:10]
        PRIM_4_IO2_FUNC_SEL BIT[9:8]
        PRIM_3_IO2_FUNC_SEL BIT[7:6]
        PRIM_2_IO2_FUNC_SEL BIT[5:4]
        PRIM_1_IO2_FUNC_SEL BIT[3:2]
        PRIM_0_IO2_FUNC_SEL BIT[1:0]

SPMI_GENI_CFG_REG26 ADDRESS 0xA168 RW
SPMI_GENI_CFG_REG26 RESET_VALUE 0x00000290
        PRIM_23_IO2_FUNC_SEL BIT[23:22]
        PRIM_22_IO2_FUNC_SEL BIT[21:20]
        PRIM_21_IO2_FUNC_SEL BIT[19:18]
        PRIM_20_IO2_FUNC_SEL BIT[17:16]
        PRIM_19_IO2_FUNC_SEL BIT[15:14]
        PRIM_18_IO2_FUNC_SEL BIT[13:12]
        PRIM_17_IO2_FUNC_SEL BIT[11:10]
        PRIM_16_IO2_FUNC_SEL BIT[9:8]
        PRIM_15_IO2_FUNC_SEL BIT[7:6]
        PRIM_14_IO2_FUNC_SEL BIT[5:4]
        PRIM_13_IO2_FUNC_SEL BIT[3:2]
        PRIM_12_IO2_FUNC_SEL BIT[1:0]

SPMI_GENI_CFG_REG27 ADDRESS 0xA16C RW
SPMI_GENI_CFG_REG27 RESET_VALUE 0x00000000
        PRIM_23_TX_FORCE_DATA_VALUE BIT[23]
        PRIM_22_TX_FORCE_DATA_VALUE BIT[22]
        PRIM_21_TX_FORCE_DATA_VALUE BIT[21]
        PRIM_20_TX_FORCE_DATA_VALUE BIT[20]
        PRIM_19_TX_FORCE_DATA_VALUE BIT[19]
        PRIM_18_TX_FORCE_DATA_VALUE BIT[18]
        PRIM_17_TX_FORCE_DATA_VALUE BIT[17]
        PRIM_16_TX_FORCE_DATA_VALUE BIT[16]
        PRIM_15_TX_FORCE_DATA_VALUE BIT[15]
        PRIM_14_TX_FORCE_DATA_VALUE BIT[14]
        PRIM_13_TX_FORCE_DATA_VALUE BIT[13]
        PRIM_12_TX_FORCE_DATA_VALUE BIT[12]
        PRIM_11_TX_FORCE_DATA_VALUE BIT[11]
        PRIM_10_TX_FORCE_DATA_VALUE BIT[10]
        PRIM_9_TX_FORCE_DATA_VALUE BIT[9]
        PRIM_8_TX_FORCE_DATA_VALUE BIT[8]
        PRIM_7_TX_FORCE_DATA_VALUE BIT[7]
        PRIM_6_TX_FORCE_DATA_VALUE BIT[6]
        PRIM_5_TX_FORCE_DATA_VALUE BIT[5]
        PRIM_4_TX_FORCE_DATA_VALUE BIT[4]
        PRIM_3_TX_FORCE_DATA_VALUE BIT[3]
        PRIM_2_TX_FORCE_DATA_VALUE BIT[2]
        PRIM_1_TX_FORCE_DATA_VALUE BIT[1]
        PRIM_0_TX_FORCE_DATA_VALUE BIT[0]

SPMI_GENI_CFG_REG28 ADDRESS 0xA170 RW
SPMI_GENI_CFG_REG28 RESET_VALUE 0x00000000
        PRIM_23_RX_FORCE_DATA_VALUE BIT[23]
        PRIM_22_RX_FORCE_DATA_VALUE BIT[22]
        PRIM_21_RX_FORCE_DATA_VALUE BIT[21]
        PRIM_20_RX_FORCE_DATA_VALUE BIT[20]
        PRIM_19_RX_FORCE_DATA_VALUE BIT[19]
        PRIM_18_RX_FORCE_DATA_VALUE BIT[18]
        PRIM_17_RX_FORCE_DATA_VALUE BIT[17]
        PRIM_16_RX_FORCE_DATA_VALUE BIT[16]
        PRIM_15_RX_FORCE_DATA_VALUE BIT[15]
        PRIM_14_RX_FORCE_DATA_VALUE BIT[14]
        PRIM_13_RX_FORCE_DATA_VALUE BIT[13]
        PRIM_12_RX_FORCE_DATA_VALUE BIT[12]
        PRIM_11_RX_FORCE_DATA_VALUE BIT[11]
        PRIM_10_RX_FORCE_DATA_VALUE BIT[10]
        PRIM_9_RX_FORCE_DATA_VALUE BIT[9]
        PRIM_8_RX_FORCE_DATA_VALUE BIT[8]
        PRIM_7_RX_FORCE_DATA_VALUE BIT[7]
        PRIM_6_RX_FORCE_DATA_VALUE BIT[6]
        PRIM_5_RX_FORCE_DATA_VALUE BIT[5]
        PRIM_4_RX_FORCE_DATA_VALUE BIT[4]
        PRIM_3_RX_FORCE_DATA_VALUE BIT[3]
        PRIM_2_RX_FORCE_DATA_VALUE BIT[2]
        PRIM_1_RX_FORCE_DATA_VALUE BIT[1]
        PRIM_0_RX_FORCE_DATA_VALUE BIT[0]

SPMI_GENI_CFG_REG29 ADDRESS 0xA174 RW
SPMI_GENI_CFG_REG29 RESET_VALUE 0x00000000
        PRIM_23_TX_TIME_COUNTER_EN BIT[23]
        PRIM_22_TX_TIME_COUNTER_EN BIT[22]
        PRIM_21_TX_TIME_COUNTER_EN BIT[21]
        PRIM_20_TX_TIME_COUNTER_EN BIT[20]
        PRIM_19_TX_TIME_COUNTER_EN BIT[19]
        PRIM_18_TX_TIME_COUNTER_EN BIT[18]
        PRIM_17_TX_TIME_COUNTER_EN BIT[17]
        PRIM_16_TX_TIME_COUNTER_EN BIT[16]
        PRIM_15_TX_TIME_COUNTER_EN BIT[15]
        PRIM_14_TX_TIME_COUNTER_EN BIT[14]
        PRIM_13_TX_TIME_COUNTER_EN BIT[13]
        PRIM_12_TX_TIME_COUNTER_EN BIT[12]
        PRIM_11_TX_TIME_COUNTER_EN BIT[11]
        PRIM_10_TX_TIME_COUNTER_EN BIT[10]
        PRIM_9_TX_TIME_COUNTER_EN BIT[9]
        PRIM_8_TX_TIME_COUNTER_EN BIT[8]
        PRIM_7_TX_TIME_COUNTER_EN BIT[7]
        PRIM_6_TX_TIME_COUNTER_EN BIT[6]
        PRIM_5_TX_TIME_COUNTER_EN BIT[5]
        PRIM_4_TX_TIME_COUNTER_EN BIT[4]
        PRIM_3_TX_TIME_COUNTER_EN BIT[3]
        PRIM_2_TX_TIME_COUNTER_EN BIT[2]
        PRIM_1_TX_TIME_COUNTER_EN BIT[1]
        PRIM_0_TX_TIME_COUNTER_EN BIT[0]

SPMI_GENI_CFG_REG30 ADDRESS 0xA178 RW
SPMI_GENI_CFG_REG30 RESET_VALUE 0x00000000
        PRIM_23_RX_TIME_COUNTER_EN BIT[23]
        PRIM_22_RX_TIME_COUNTER_EN BIT[22]
        PRIM_21_RX_TIME_COUNTER_EN BIT[21]
        PRIM_20_RX_TIME_COUNTER_EN BIT[20]
        PRIM_19_RX_TIME_COUNTER_EN BIT[19]
        PRIM_18_RX_TIME_COUNTER_EN BIT[18]
        PRIM_17_RX_TIME_COUNTER_EN BIT[17]
        PRIM_16_RX_TIME_COUNTER_EN BIT[16]
        PRIM_15_RX_TIME_COUNTER_EN BIT[15]
        PRIM_14_RX_TIME_COUNTER_EN BIT[14]
        PRIM_13_RX_TIME_COUNTER_EN BIT[13]
        PRIM_12_RX_TIME_COUNTER_EN BIT[12]
        PRIM_11_RX_TIME_COUNTER_EN BIT[11]
        PRIM_10_RX_TIME_COUNTER_EN BIT[10]
        PRIM_9_RX_TIME_COUNTER_EN BIT[9]
        PRIM_8_RX_TIME_COUNTER_EN BIT[8]
        PRIM_7_RX_TIME_COUNTER_EN BIT[7]
        PRIM_6_RX_TIME_COUNTER_EN BIT[6]
        PRIM_5_RX_TIME_COUNTER_EN BIT[5]
        PRIM_4_RX_TIME_COUNTER_EN BIT[4]
        PRIM_3_RX_TIME_COUNTER_EN BIT[3]
        PRIM_2_RX_TIME_COUNTER_EN BIT[2]
        PRIM_1_RX_TIME_COUNTER_EN BIT[1]
        PRIM_0_RX_TIME_COUNTER_EN BIT[0]

SPMI_GENI_CFG_RAMn(n):(0)-(255) ARRAY 0x0000A200+0x4*n
SPMI_GENI_CFG_RAM0 ADDRESS 0xA200 RW
SPMI_GENI_CFG_RAM0 RESET_VALUE 0x00000000
        TBD BIT[20:0]

-- LYKAN_RPM.PMIC_ARB.SPMI_CFG_TOP.SPMI_CFG

SPMI_PERIPHm_2OWNER_TABLE_REG(m):(0)-(255) ARRAY 0x0000A700+0x4*m
SPMI_PERIPH0_2OWNER_TABLE_REG ADDRESS 0xA700 RW
SPMI_PERIPH0_2OWNER_TABLE_REG RESET_VALUE 0x00000000
        APID2PPID BIT[27:16]
        PERIPH2OWNER BIT[2:0]

SPMI_MAPPING_TABLE_REGk(k):(0)-(254) ARRAY 0x0000AB00+0x4*k
SPMI_MAPPING_TABLE_REG0 ADDRESS 0xAB00 RW
SPMI_MAPPING_TABLE_REG0 RESET_VALUE 0x00000000
        BIT_INDEX BIT[21:18]
        BRANCH_RESULT_0_FLAG BIT[17]
        BRANCH_RESULT_0 BIT[16:9]
        BRANCH_RESULT_1_FLAG BIT[8]
        BRANCH_RESULT_1 BIT[7:0]

SPMI_MID_REG ADDRESS 0xAF00 RW
SPMI_MID_REG RESET_VALUE 0x00000000
        MID BIT[1:0]

SPMI_CFG_REG ADDRESS 0xAF04 RW
SPMI_CFG_REG RESET_VALUE 0x00000020
        ARBITER_CTRL BIT[16:12]
        ASYNC_SSC_DET_INT_DIS BIT[11]
        SSC_Q1_DELAY_DIS BIT[10]
        ARB_UNKNOWN_EN BIT[9]
        SSC_WINDOW_EN BIT[8]
        SSC_DET_INT_DIS BIT[7]
        FORCE_MPM_CLK_REQ_IMM BIT[6]
        FORCE_ARB_AFTER_MASTER_TO BIT[5]
        BUS_IDLE_CONN_MODE BIT[4]
        FORCE_MASTER_WRITE_ON_ERROR BIT[3]
        FORCE_MPM_CLK_REQ BIT[2]
        ARBITER_BYPASS BIT[1]
        ARBITER_ENABLE BIT[0]

SPMI_SEC_DISABLE_REG ADDRESS 0xAF08 RW
SPMI_SEC_DISABLE_REG RESET_VALUE 0x00000000
        DISABLE_SECURITY BIT[0]

SPMI_HW_VERSION ADDRESS 0xAF0C R
SPMI_HW_VERSION RESET_VALUE 0x20010000
        HW_VERSION_MAJOR BIT[31:28]
        HW_VERSION_MINOR BIT[27:16]
        HW_VERSION_STEP BIT[15:0]

SPMI_CGC_CTRL ADDRESS 0xAF10 RW
SPMI_CGC_CTRL RESET_VALUE 0x00000000
        MAP_LOGIC_CLK_CGC_ON BIT[6]
        RPU_CLK_CGC_ON BIT[5]
        MWB_CLK_CGC_ON BIT[4]
        PIC_CLK_CGC_ON BIT[3]
        PAC_CLK_CGC_ON BIT[2]
        CFG_AHB_BRIDGE_WR_CLK_CGC_ON BIT[1]
        CFG_AHB_BRIDGE_CLK_CGC_ON BIT[0]

SPMI_MWB_ENABLE_REG ADDRESS 0xAF14 RW
SPMI_MWB_ENABLE_REG RESET_VALUE 0x00000000
        MWB_ENABLE BIT[0]

SPMI_CHAR_CFG ADDRESS 0xAF40 RW
SPMI_CHAR_CFG RESET_VALUE 0x00000000
        CHAR_MODE BIT[19:12]
        CHAR_STATUS BIT[11:8]
        DIRECTION BIT[4]
        ENABLE BIT[0]

SPMI_CHAR_DATA_n(n):(0)-(1) ARRAY 0x0000AF44+0x4*n
SPMI_CHAR_DATA_0 ADDRESS 0xAF44 RW
SPMI_CHAR_DATA_0 RESET_VALUE 0x00000000
        DIN_ACTUAL BIT[15:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPMI_CMPR_EN_REG ADDRESS 0xAF54 RW
SPMI_CMPR_EN_REG RESET_VALUE 0x00000000
        CMPR_ENABLE BIT[0]

SPMI_PROTOCOL_IRQ_STATUS ADDRESS 0xB000 R
SPMI_PROTOCOL_IRQ_STATUS RESET_VALUE 0x00000000
        ARBITER_DISCONNECTED BIT[11]
        ARBITER_CONNECTED BIT[10]
        PERIH_IRQ_LOST BIT[9]
        UNEXPECTED_SSC BIT[8]
        NO_RESPONSE_DATA_FRAME_DETECTED BIT[7]
        NO_RESPONSE_CMD_FRAME_DETECTED BIT[6]
        FALSE_MASTER_ARBITRATION_WIN BIT[5]
        FALSE_BUS_REQUEST BIT[4]
        UNSUPPORTED_COMMAND BIT[3]
        DATA_ADDR_FRAME_PARITY_ERROR BIT[2]
        SLAVE_CMD_FRAME_PARITY_ERROR BIT[1]
        MASTER_CMD_FRAME_PARITY_ERROR BIT[0]

SPMI_PROTOCOL_IRQ_ENABLE ADDRESS 0xB004 RW
SPMI_PROTOCOL_IRQ_ENABLE RESET_VALUE 0x00000000
        ARBITER_DISCONNECTED BIT[11]
        ARBITER_CONNECTED BIT[10]
        PERIH_IRQ_LOST BIT[9]
        UNEXPECTED_SSC BIT[8]
        NO_RESPONSE_DATA_FRAME_DETECTED BIT[7]
        NO_RESPONSE_CMD_FRAME_DETECTED BIT[6]
        FALSE_MASTER_ARBITRATION_WIN BIT[5]
        FALSE_BUS_REQUEST BIT[4]
        UNSUPPORTED_COMMAND BIT[3]
        DATA_ADDR_FRAME_PARITY_ERROR BIT[2]
        SLAVE_CMD_FRAME_PARITY_ERROR BIT[1]
        MASTER_CMD_FRAME_PARITY_ERROR BIT[0]

SPMI_PROTOCOL_IRQ_CLEAR ADDRESS 0xB008 W
SPMI_PROTOCOL_IRQ_CLEAR RESET_VALUE 0x00000000
        ARBITER_DISCONNECTED BIT[11]
        ARBITER_CONNECTED BIT[10]
        PERIH_IRQ_LOST BIT[9]
        UNEXPECTED_SSC BIT[8]
        NO_RESPONSE_DATA_FRAME_DETECTED BIT[7]
        NO_RESPONSE_CMD_FRAME_DETECTED BIT[6]
        FALSE_MASTER_ARBITRATION_WIN BIT[5]
        FALSE_BUS_REQUEST BIT[4]
        UNSUPPORTED_COMMAND BIT[3]
        DATA_ADDR_FRAME_PARITY_ERROR BIT[2]
        SLAVE_CMD_FRAME_PARITY_ERROR BIT[1]
        MASTER_CMD_FRAME_PARITY_ERROR BIT[0]

SPMI_PROTOCOL_IRQ_EN_SET ADDRESS 0xB00C W
SPMI_PROTOCOL_IRQ_EN_SET RESET_VALUE 0x00000000
        ARBITER_DISCONNECTED BIT[11]
        ARBITER_CONNECTED BIT[10]
        PERIH_IRQ_LOST BIT[9]
        UNEXPECTED_SSC BIT[8]
        NO_RESPONSE_DATA_FRAME_DETECTED BIT[7]
        NO_RESPONSE_CMD_FRAME_DETECTED BIT[6]
        FALSE_MASTER_ARBITRATION_WIN BIT[5]
        FALSE_BUS_REQUEST BIT[4]
        UNSUPPORTED_COMMAND BIT[3]
        DATA_ADDR_FRAME_PARITY_ERROR BIT[2]
        SLAVE_CMD_FRAME_PARITY_ERROR BIT[1]
        MASTER_CMD_FRAME_PARITY_ERROR BIT[0]

SPMI_PROTOCOL_IRQ_EN_CLEAR ADDRESS 0xB010 W
SPMI_PROTOCOL_IRQ_EN_CLEAR RESET_VALUE 0x00000000
        ARBITER_DISCONNECTED BIT[11]
        ARBITER_CONNECTED BIT[10]
        PERIH_IRQ_LOST BIT[9]
        UNEXPECTED_SSC BIT[8]
        NO_RESPONSE_DATA_FRAME_DETECTED BIT[7]
        NO_RESPONSE_CMD_FRAME_DETECTED BIT[6]
        FALSE_MASTER_ARBITRATION_WIN BIT[5]
        FALSE_BUS_REQUEST BIT[4]
        UNSUPPORTED_COMMAND BIT[3]
        DATA_ADDR_FRAME_PARITY_ERROR BIT[2]
        SLAVE_CMD_FRAME_PARITY_ERROR BIT[1]
        MASTER_CMD_FRAME_PARITY_ERROR BIT[0]

SPMI_TEST_BUS_CTRL ADDRESS 0xC000 RW
SPMI_TEST_BUS_CTRL RESET_VALUE 0x00000000
        TEST_BUS_ARB_SEL BIT[9:6]
        TEST_BUS_INT_SEL BIT[5:2]
        TEST_BUS_SEL BIT[1:0]

SPMI_HW_SW_EVENTS_CTRL ADDRESS 0xC004 RW
SPMI_HW_SW_EVENTS_CTRL RESET_VALUE 0x00000000
        HW_SW_EVENTS_SEL BIT[2:0]

SPMI_HW_SW_EVENTS_BITWISE_REGj(j):(0)-(7) ARRAY 0x0000C008+0x4*j
SPMI_HW_SW_EVENTS_BITWISE_REG0 ADDRESS 0xC008 RW
SPMI_HW_SW_EVENTS_BITWISE_REG0 RESET_VALUE 0x00000000
        HW_EVENTS_EN_D BIT[31]
        HW_EVENTS_SEL_D BIT[24]
        HW_EVENTS_EN_C BIT[23]
        HW_EVENTS_SEL_C BIT[16]
        HW_EVENTS_EN_B BIT[15]
        HW_EVENTS_SEL_B BIT[8]
        HW_EVENTS_EN_A BIT[7]
        HW_EVENTS_SEL_A BIT[0]

spmi_pic MODULE OFFSET=PMIC_ARB+0x01800000 MAX=PMIC_ARB+0x019FFFFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PMIC_ARB.SPMI_PIC
SPMI_PIC_OWNERm_ACC_STATUSn(m,n):(0,0)-(5,3) ARRAY 0x00100000+0x1000*m+0x4*n
SPMI_PIC_OWNER0_ACC_STATUS0 ADDRESS 0x100000 R
SPMI_PIC_OWNER0_ACC_STATUS0 RESET_VALUE 0x00000000
        INT_ACC_STATUS BIT[31:0]

SPMI_PIC_ACC_ENABLEn(n):(0)-(127) ARRAY 0x00000000+0x1000*n
SPMI_PIC_ACC_ENABLE0 ADDRESS 0x0000 RW
SPMI_PIC_ACC_ENABLE0 RESET_VALUE 0x00000000
        INT_ACC_ENABLE BIT[0]

SPMI_PIC_IRQ_STATUSn(n):(0)-(127) ARRAY 0x00000004+0x1000*n
SPMI_PIC_IRQ_STATUS0 ADDRESS 0x0004 R
SPMI_PIC_IRQ_STATUS0 RESET_VALUE 0x00000000
        INT_STATUS BIT[7:0]

SPMI_PIC_IRQ_CLEARn(n):(0)-(127) ARRAY 0x00000008+0x1000*n
SPMI_PIC_IRQ_CLEAR0 ADDRESS 0x0008 W
SPMI_PIC_IRQ_CLEAR0 RESET_VALUE 0x00000000
        INT_CLEAR BIT[7:0]

pmic_arb_mpu1132_18_m25l12_ahb MODULE OFFSET=PMIC_ARB+0x0000E000 MAX=PMIC_ARB+0x0000EAFF APRE=PMIC_ARB_ SPRE=PMIC_ARB_ FPRE=PMIC_ARB_ BPRE=PMIC_ARB_ ABPRE=PMIC_ARB_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PMIC_ARB.PMIC_ARB_MPU1132_18_M25L12_AHB
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[25:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[25:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[25:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[25:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x190C2C11
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(17,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(17,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(17) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x03FFF000
        ADDR BIT[25:12]

XPU_PRTn_END0(n):(0)-(17) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x03FFF000
        ADDR BIT[25:12]

XPU_PRTn_SCR(n):(0)-(17) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_PRTn_MCR(n):(0)-(17) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(17) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(17) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

pmic_arb_core MODULE OFFSET=PMIC_ARB+0x0000F000 MAX=PMIC_ARB+0x0000FFFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PMIC_ARB.PMIC_ARB_CORE
PMIC_ARB_HW_VERSION ADDRESS 0x0000 R
PMIC_ARB_HW_VERSION RESET_VALUE 0x20010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

PMIC_ARB_MISC_CONFIG ADDRESS 0x0004 RW
PMIC_ARB_MISC_CONFIG RESET_VALUE 0x00000002
        TEST_BUS_EN BIT[2]
        CLK_GATE_EN BIT[1]
        DONE_IRQ_EN BIT[0]

PMIC_ARB_PVC_INTF_CTL ADDRESS 0x0008 RW
PMIC_ARB_PVC_INTF_CTL RESET_VALUE 0x00000000
        PVC_INTF_EN BIT[0]

PMIC_ARB_PVC_INTF_STATUS ADDRESS 0x000C R
PMIC_ARB_PVC_INTF_STATUS RESET_VALUE 0x00000000
        PVC_INTF_BUSY BIT[0]

PMIC_ARB_PRIORITIESn(n):(0)-(6) ARRAY 0x00000100+0x4*n
PMIC_ARB_PRIORITIES0 ADDRESS 0x0100 RW
PMIC_ARB_PRIORITIES0 RESET_VALUE 0x00000000
        PORT BIT[2:0]

PMIC_ARB_PVC_PORTn_CTL(n):(0)-(5) ARRAY 0x00000200+0x4*n
PMIC_ARB_PVC_PORT0_CTL ADDRESS 0x0200 RW
PMIC_ARB_PVC_PORT0_CTL RESET_VALUE 0x00000000
        SPMI_PRIORITY BIT[1]
        PVC_PORT_EN BIT[0]

PMIC_ARB_PVC_PORTn_STATUS(n):(0)-(5) ARRAY 0x00000280+0x4*n
PMIC_ARB_PVC_PORT0_STATUS ADDRESS 0x0280 R
PMIC_ARB_PVC_PORT0_STATUS RESET_VALUE 0x00000000
        PVC_PORT_FAILURE BIT[1]
        PVC_PORT_BUSY BIT[0]

PMIC_ARB_PVCn_ADDRm(n,m):(0,0)-(5,3) ARRAY 0x00000400+0x20*n+0x4*m
PMIC_ARB_PVC0_ADDR0 ADDRESS 0x0400 RW
PMIC_ARB_PVC0_ADDR0 RESET_VALUE 0x00000000
        SID BIT[19:16]
        ADDRESS BIT[15:0]

PMIC_ARB_REG_CHNLn(n):(0)-(127) ARRAY 0x00000800+0x4*n
PMIC_ARB_REG_CHNL0 ADDRESS 0x0800 RW
PMIC_ARB_REG_CHNL0 RESET_VALUE 0x00000000
        SID BIT[19:16]
        ADDRESS BIT[15:8]

pmic_arb_core_registers MODULE OFFSET=PMIC_ARB+0x00400000 MAX=PMIC_ARB+0x007FFFFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PMIC_ARB.PMIC_ARB_CORE_REGISTERS
PMIC_ARBq_CHNLn_CMD(q,n):(0,0)-(5,127) ARRAY 0x00000000+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_CMD ADDRESS 0x0000 RW
PMIC_ARB0_CHNL0_CMD RESET_VALUE 0x00000000
        OPCODE BIT[31:27]
                EXTENDED_REG_WRITE_LONG VALUE 0x00
                EXTENDED_REG_READ_LONG VALUE 0x01
                EXTENDED_REG_WRITE VALUE 0x02
                RESET VALUE 0x03
                SLEEP VALUE 0x04
                SHUTDOWN VALUE 0x05
                WAKEUP VALUE 0x06
                AUTHENTICATE VALUE 0x07
                MASTER_READ VALUE 0x08
                MASTER_WRITE VALUE 0x09
                TRANSFER_BUS_OWNERSHIP VALUE 0x0A
                DEVICE_DESC_BLOCK_MASTER VALUE 0x0B
                DEVICE_DESC_BLOCK_SLAVE VALUE 0x0C
                EXTENDED_REGISTER_READ VALUE 0x0D
                REGISTER_WRITE VALUE 0x0E
                REGISTER_READ VALUE 0x0F
                REGISTER_0_WRITE VALUE 0x10
        PRIORITY BIT[26]
        ADDRESS BIT[11:4]
        BYTE_CNT BIT[2:0]

PMIC_ARBq_CHNLn_CONFIG(q,n):(0,0)-(5,127) ARRAY 0x00000004+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_CONFIG ADDRESS 0x0004 RW
PMIC_ARB0_CHNL0_CONFIG RESET_VALUE 0x00000000
        IRQ_EN BIT[0]

PMIC_ARBq_CHNLn_STATUS(q,n):(0,0)-(5,127) ARRAY 0x00000008+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_STATUS ADDRESS 0x0008 R
PMIC_ARB0_CHNL0_STATUS RESET_VALUE 0x00000001
        DROPPED BIT[3]
        DENIED BIT[2]
        FAILURE BIT[1]
        DONE BIT[0]

PMIC_ARBq_CHNLn_WDATA0(q,n):(0,0)-(5,127) ARRAY 0x00000010+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_WDATA0 ADDRESS 0x0010 RW
PMIC_ARB0_CHNL0_WDATA0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

PMIC_ARBq_CHNLn_WDATA1(q,n):(0,0)-(5,127) ARRAY 0x00000014+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_WDATA1 ADDRESS 0x0014 RW
PMIC_ARB0_CHNL0_WDATA1 RESET_VALUE 0x00000000
        DATA BIT[31:0]

PMIC_ARBq_CHNLn_RDATA0(q,n):(0,0)-(5,127) ARRAY 0x00000018+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_RDATA0 ADDRESS 0x0018 R
PMIC_ARB0_CHNL0_RDATA0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

PMIC_ARBq_CHNLn_RDATA1(q,n):(0,0)-(5,127) ARRAY 0x0000001C+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_RDATA1 ADDRESS 0x001C R
PMIC_ARB0_CHNL0_RDATA1 RESET_VALUE 0x00000000
        DATA BIT[31:0]

PMIC_ARBq_CHNLn_RDATA2(q,n):(0,0)-(5,127) ARRAY 0x00000020+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_RDATA2 ADDRESS 0x0020 R
PMIC_ARB0_CHNL0_RDATA2 RESET_VALUE 0x00000000
        DATA BIT[15:0]

pmic_arb_core_registers_obs MODULE OFFSET=PMIC_ARB+0x00C00000 MAX=PMIC_ARB+0x00FFFFFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PMIC_ARB.PMIC_ARB_CORE_REGISTERS_OBS
PMIC_ARB_OBSq_CHNLn_CMD(q,n):(0,0)-(5,127) ARRAY 0x00000000+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_CMD ADDRESS 0x0000 RW
PMIC_ARB_OBS0_CHNL0_CMD RESET_VALUE 0x00000000
        OPCODE BIT[31:27]
                EXTENDED_REG_READ_LONG VALUE 0x01
        PRIORITY BIT[26]
        ADDRESS BIT[11:4]
        BYTE_CNT BIT[2:0]

PMIC_ARB_OBSq_CHNLn_CONFIG(q,n):(0,0)-(5,127) ARRAY 0x00000004+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_CONFIG ADDRESS 0x0004 RW
PMIC_ARB_OBS0_CHNL0_CONFIG RESET_VALUE 0x00000000
        IRQ_EN BIT[0]

PMIC_ARB_OBSq_CHNLn_STATUS(q,n):(0,0)-(5,127) ARRAY 0x00000008+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_STATUS ADDRESS 0x0008 R
PMIC_ARB_OBS0_CHNL0_STATUS RESET_VALUE 0x00000001
        DROPPED BIT[3]
        DENIED BIT[2]
        FAILURE BIT[1]
        DONE BIT[0]

PMIC_ARB_OBSq_CHNLn_RDATA0(q,n):(0,0)-(5,127) ARRAY 0x00000018+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_RDATA0 ADDRESS 0x0018 R
PMIC_ARB_OBS0_CHNL0_RDATA0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

PMIC_ARB_OBSq_CHNLn_RDATA1(q,n):(0,0)-(5,127) ARRAY 0x0000001C+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_RDATA1 ADDRESS 0x001C R
PMIC_ARB_OBS0_CHNL0_RDATA1 RESET_VALUE 0x00000000
        DATA BIT[31:0]

QDSS_QDSS BASE 0x66000000 qdss_qdssaddr 31:0

qdss_apb MODULE OFFSET=QDSS_QDSS+0x00000000 MAX=QDSS_QDSS+0x0002FFFF APRE=QDSS_ SPRE=QDSS_ FPRE=QDSS_ BPRE=QDSS_ ABPRE=QDSS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB
-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.DAPROM

CORESIGHT_CSR_ROM_WORD ADDRESS 0x0000 R
CORESIGHT_CSR_ROM_WORD RESET_VALUE 0x00001003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

STM_ROM_WORD ADDRESS 0x0004 R
STM_ROM_WORD RESET_VALUE 0x00002003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

CTI0_ROM_WORD ADDRESS 0x0008 R
CTI0_ROM_WORD RESET_VALUE 0x00010003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

CTI1_ROM_WORD ADDRESS 0x000C R
CTI1_ROM_WORD RESET_VALUE 0x00011003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

CTI2_ROM_WORD ADDRESS 0x0010 R
CTI2_ROM_WORD RESET_VALUE 0x00012003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

CTI3_ROM_WORD ADDRESS 0x0014 R
CTI3_ROM_WORD RESET_VALUE 0x00013003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

CTI4_ROM_WORD ADDRESS 0x0018 R
CTI4_ROM_WORD RESET_VALUE 0x00014003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

CTI5_ROM_WORD ADDRESS 0x001C R
CTI5_ROM_WORD RESET_VALUE 0x00015003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

CTI6_ROM_WORD ADDRESS 0x0020 R
CTI6_ROM_WORD RESET_VALUE 0x00016003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

CTI7_ROM_WORD ADDRESS 0x0024 R
CTI7_ROM_WORD RESET_VALUE 0x00017003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

CTI8_ROM_WORD ADDRESS 0x0028 R
CTI8_ROM_WORD RESET_VALUE 0x00018003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

TPIU_ROM_WORD ADDRESS 0x002C R
TPIU_ROM_WORD RESET_VALUE 0x00020003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

TFUN0_ROM_WORD ADDRESS 0x0030 R
TFUN0_ROM_WORD RESET_VALUE 0x00021003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

TREPL_ROM_WORD ADDRESS 0x0034 R
TREPL_ROM_WORD RESET_VALUE 0x00024003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

ETBETF_ROM_WORD ADDRESS 0x0038 R
ETBETF_ROM_WORD RESET_VALUE 0x00025003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

ETR_ROM_WORD ADDRESS 0x003C R
ETR_ROM_WORD RESET_VALUE 0x00026003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

VENUS_CTI_ROM_WORD ADDRESS 0x0040 R
VENUS_CTI_ROM_WORD RESET_VALUE 0x00030003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

VENUS_A9_ETM_ROM_WORD ADDRESS 0x0044 R
VENUS_A9_ETM_ROM_WORD RESET_VALUE 0x00031003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

PRONTO_A9_ETM_ROM_WORD ADDRESS 0x0048 R
PRONTO_A9_ETM_ROM_WORD RESET_VALUE 0x00034003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

PRONTO_A9_CTI_ROM_WORD ADDRESS 0x004C R
PRONTO_A9_CTI_ROM_WORD RESET_VALUE 0x00035003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

MSS_Q6_CTI_ROM_WORD ADDRESS 0x0050 R
MSS_Q6_CTI_ROM_WORD RESET_VALUE 0x00038003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

RPM_CM3_CTI_ROM_WORD ADDRESS 0x0054 R
RPM_CM3_CTI_ROM_WORD RESET_VALUE 0x0003C003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC0_DBG_ROM_WORD ADDRESS 0x0058 R
A7SS_PC0_DBG_ROM_WORD RESET_VALUE 0x00040003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC0_PM_ROM_WORD ADDRESS 0x005C R
A7SS_PC0_PM_ROM_WORD RESET_VALUE 0x00041003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC1_DBG_ROM_WORD ADDRESS 0x0060 R
A7SS_PC1_DBG_ROM_WORD RESET_VALUE 0x00042003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC1_PM_ROM_WORD ADDRESS 0x0064 R
A7SS_PC1_PM_ROM_WORD RESET_VALUE 0x00043003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC2_DBG_ROM_WORD ADDRESS 0x0068 R
A7SS_PC2_DBG_ROM_WORD RESET_VALUE 0x00044003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC2_PM_ROM_WORD ADDRESS 0x006C R
A7SS_PC2_PM_ROM_WORD RESET_VALUE 0x00045003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC3_DBG_ROM_WORD ADDRESS 0x0070 R
A7SS_PC3_DBG_ROM_WORD RESET_VALUE 0x00046003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC3_PM_ROM_WORD ADDRESS 0x0074 R
A7SS_PC3_PM_ROM_WORD RESET_VALUE 0x00047003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC0_ETM_ROM_WORD ADDRESS 0x0078 R
A7SS_PC0_ETM_ROM_WORD RESET_VALUE 0x0004C003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC1_ETM_ROM_WORD ADDRESS 0x007C R
A7SS_PC1_ETM_ROM_WORD RESET_VALUE 0x0004D003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC2_ETM_ROM_WORD ADDRESS 0x0080 R
A7SS_PC2_ETM_ROM_WORD RESET_VALUE 0x0004E003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC3_ETM_ROM_WORD ADDRESS 0x0084 R
A7SS_PC3_ETM_ROM_WORD RESET_VALUE 0x0004F003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC0_CTI_ROM_WORD ADDRESS 0x0088 R
A7SS_PC0_CTI_ROM_WORD RESET_VALUE 0x00051003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC1_CTI_ROM_WORD ADDRESS 0x008C R
A7SS_PC1_CTI_ROM_WORD RESET_VALUE 0x00052003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC2_CTI_ROM_WORD ADDRESS 0x0090 R
A7SS_PC2_CTI_ROM_WORD RESET_VALUE 0x00053003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_PC3_CTI_ROM_WORD ADDRESS 0x0094 R
A7SS_PC3_CTI_ROM_WORD RESET_VALUE 0x00054003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

A7SS_TFUNNEL_ROM_WORD ADDRESS 0x0098 R
A7SS_TFUNNEL_ROM_WORD RESET_VALUE 0x00055003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

QDSS_WRAPPER_2X1_FUNNEL_ROM_WORD ADDRESS 0x009C R
QDSS_WRAPPER_2X1_FUNNEL_ROM_WORD RESET_VALUE 0x00068003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

QDSS_WRAPPER_8X1_FUNNEL_ROM_WORD ADDRESS 0x00A0 R
QDSS_WRAPPER_8X1_FUNNEL_ROM_WORD RESET_VALUE 0x00069003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

HWE_EXPD_MUX_CFG_ROM_WORD ADDRESS 0x00A4 R
HWE_EXPD_MUX_CFG_ROM_WORD RESET_VALUE 0x0006C003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

DBGUI_CFG_ROM_WORD ADDRESS 0x00A8 R
DBGUI_CFG_ROM_WORD RESET_VALUE 0x0006D003
        ADDR_OFFSET BIT[31:12]
        RFU BIT[11:2]
        FORMAT BIT[1]
        PRESENT BIT[0]

DAPROM_PERIPHERAL_ID4 ADDRESS 0x0FD0 R
DAPROM_PERIPHERAL_ID4 RESET_VALUE 0x00000000
        RFU BIT[31:8]
        FIELD_4KB_COUNT BIT[7:4]
        JEP106_CC BIT[3:0]

DAPROM_PERIPHERAL_ID5 ADDRESS 0x0FD4 R
DAPROM_PERIPHERAL_ID5 RESET_VALUE 0x00000000
        RFU BIT[31:1]
        SBZ BIT[0]

DAPROM_PERIPHERAL_ID6 ADDRESS 0x0FD8 R
DAPROM_PERIPHERAL_ID6 RESET_VALUE 0x00000000
        RFU BIT[31:8]
        SBZ BIT[7:0]

DAPROM_PERIPHERAL_ID7 ADDRESS 0x0FDC R
DAPROM_PERIPHERAL_ID7 RESET_VALUE 0x00000000
        RFU BIT[31:8]
        SBZ BIT[7:0]

DAPROM_PERIPHERAL_ID0 ADDRESS 0x0FE0 R
DAPROM_PERIPHERAL_ID0 RESET_VALUE 0x0000007B
        RFU BIT[31:8]
        PART_NUM BIT[7:0]

DAPROM_PERIPHERAL_ID1 ADDRESS 0x0FE4 R
DAPROM_PERIPHERAL_ID1 RESET_VALUE 0x00000000
        RFU BIT[31:8]
        JEP106_ID BIT[7:4]
        PART_NUM BIT[3:0]

DAPROM_PERIPHERAL_ID2 ADDRESS 0x0FE8 R
DAPROM_PERIPHERAL_ID2 RESET_VALUE 0x0000001F
        RFU BIT[31:8]
        PERIPH_REV BIT[7:4]
        JEP106_ASS BIT[3]
        JEP106_ID BIT[2:0]

DAPROM_PERIPHERAL_ID3 ADDRESS 0x0FEC R
DAPROM_PERIPHERAL_ID3 RESET_VALUE 0x00000000
        RFU BIT[31:8]
        REV_AND BIT[7:4]
        MODIFIED BIT[3:0]

DAPROM_COMPONENT_ID0 ADDRESS 0x0FF0 R
DAPROM_COMPONENT_ID0 RESET_VALUE 0x0000000D
        RFU BIT[31:8]
        PREAMBLE_7_0 BIT[7:0]

DAPROM_COMPONENT_ID1 ADDRESS 0x0FF4 R
DAPROM_COMPONENT_ID1 RESET_VALUE 0x00000010
        RFU BIT[31:8]
        PREAMBLE_15_12 BIT[7:4]
        PREAMBLE_11_8 BIT[3:0]

DAPROM_COMPONENT_ID2 ADDRESS 0x0FF8 R
DAPROM_COMPONENT_ID2 RESET_VALUE 0x00000005
        RFU BIT[31:8]
        PREAMBLE_23_16 BIT[7:0]

DAPROM_COMPONENT_ID3 ADDRESS 0x0FFC R
DAPROM_COMPONENT_ID3 RESET_VALUE 0x000000B1
        RFU BIT[31:8]
        PREAMBLE_31_24 BIT[7:0]

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.QDSSCSR

CS_QDSSCSR_SWDBGPWRCTRL ADDRESS 0x1000 RW
CS_QDSSCSR_SWDBGPWRCTRL RESET_VALUE 0x00000000
        RFU BIT[31:1]
        SWDBGPWRUPREQ BIT[0]

CS_QDSSCSR_SWDBGPWRACK ADDRESS 0x1004 R
CS_QDSSCSR_SWDBGPWRACK RESET_VALUE 0x00000000
        RFU BIT[31:16]
        SWDBGPWRACK BIT[15:0]

CS_QDSSCSR_SWSPADREG0 ADDRESS 0x1008 RW
CS_QDSSCSR_SWSPADREG0 RESET_VALUE 0x00000000
        SWSPADRW BIT[31:0]

CS_QDSSCSR_SWSPADREG1 ADDRESS 0x100C RW
CS_QDSSCSR_SWSPADREG1 RESET_VALUE 0x00000000
        SWSPADRW BIT[31:0]

CS_QDSSCSR_STMTRANSCTRL ADDRESS 0x1010 RW
CS_QDSSCSR_STMTRANSCTRL RESET_VALUE 0x00000000
        RFU BIT[31:4]
        STMTRANENAB3 BIT[3]
        STMTRANENAB2 BIT[2]
        STMTRANENAB1 BIT[1]
        STMTRANENAB0 BIT[0]

CS_QDSSCSR_STMAWIDCTRL ADDRESS 0x1014 RW
CS_QDSSCSR_STMAWIDCTRL RESET_VALUE 0x00000000
        STMAWID3 BIT[31:24]
        STMAWID2 BIT[23:16]
        STMAWID1 BIT[15:8]
        STMAWID0 BIT[7:0]

CS_QDSSCSR_STMCHNOFST0 ADDRESS 0x1018 RW
CS_QDSSCSR_STMCHNOFST0 RESET_VALUE 0x00000000
        RFU BIT[31:27]
        STMCHNOFST2 BIT[26:18]
        STMCHNOFST1 BIT[17:9]
        STMCHNOFST0 BIT[8:0]

CS_QDSSCSR_STMCHNOFST1 ADDRESS 0x101C RW
CS_QDSSCSR_STMCHNOFST1 RESET_VALUE 0x00000000
        RFU BIT[31:9]
        STMCHNOFST3 BIT[8:0]

CS_QDSSCSR_STMEXTHWCTRL0 ADDRESS 0x1020 RW
CS_QDSSCSR_STMEXTHWCTRL0 RESET_VALUE 0x00000000
        HEBS7 BIT[31:28]
        HEBS6 BIT[27:24]
        HEBS5 BIT[23:20]
        HEBS4 BIT[19:16]
        HEBS3 BIT[15:12]
        HEBS2 BIT[11:8]
        HEBS1 BIT[7:4]
        HEBS0 BIT[3:0]

CS_QDSSCSR_STMEXTHWCTRL1 ADDRESS 0x1024 RW
CS_QDSSCSR_STMEXTHWCTRL1 RESET_VALUE 0x00000000
        HEBS15 BIT[31:28]
        HEBS14 BIT[27:24]
        HEBS13 BIT[23:20]
        HEBS12 BIT[19:16]
        HEBS11 BIT[15:12]
        HEBS10 BIT[11:8]
        HEBS9 BIT[7:4]
        HEBS8 BIT[3:0]

CS_QDSSCSR_STMEXTHWCTRL2 ADDRESS 0x1028 RW
CS_QDSSCSR_STMEXTHWCTRL2 RESET_VALUE 0x00000000
        HEBS23 BIT[31:28]
        HEBS22 BIT[27:24]
        HEBS21 BIT[23:20]
        HEBS20 BIT[19:16]
        HEBS19 BIT[15:12]
        HEBS18 BIT[11:8]
        HEBS17 BIT[7:4]
        HEBS16 BIT[3:0]

CS_QDSSCSR_STMEXTHWCTRL3 ADDRESS 0x102C RW
CS_QDSSCSR_STMEXTHWCTRL3 RESET_VALUE 0x00000000
        HEBS31 BIT[31:28]
        HEBS30 BIT[27:24]
        HEBS29 BIT[23:20]
        HEBS28 BIT[19:16]
        HEBS27 BIT[15:12]
        HEBS26 BIT[11:8]
        HEBS25 BIT[7:4]
        HEBS24 BIT[3:0]

CS_QDSSCSR_USBBAMCTRL ADDRESS 0x1030 RW
CS_QDSSCSR_USBBAMCTRL RESET_VALUE 0x00000000
        RFU BIT[31:3]
        USBENAB BIT[2]
        BLKSIZE BIT[1:0]
                ENUM_0 VALUE 0x0
                ENUM_1 VALUE 0x1
                ENUM_2 VALUE 0x2
                ENUM_3 VALUE 0x3

CS_QDSSCSR_USBFLSHCTRL ADDRESS 0x1034 RW
CS_QDSSCSR_USBFLSHCTRL RESET_VALUE 0x00000000
        RFU BIT[31:20]
        TRIGEOT BIT[19]
        PERFLSHEOT BIT[18]
        PERFLSHTHRS BIT[17:2]
        PERFLSH BIT[1]
        EOT BIT[0]

CS_QDSSCSR_TIMESTAMPCTRL ADDRESS 0x1038 RW
CS_QDSSCSR_TIMESTAMPCTRL RESET_VALUE 0x00000000
        RFU BIT[31:2]
        TIMESTAMPDISABLE BIT[1]
        CAPTURE BIT[0]

CS_QDSSCSR_AOTIMEVAL0 ADDRESS 0x103C R
CS_QDSSCSR_AOTIMEVAL0 RESET_VALUE 0x00000000
        TIMEVAL BIT[31:0]

CS_QDSSCSR_AOTIMEVAL1 ADDRESS 0x1040 R
CS_QDSSCSR_AOTIMEVAL1 RESET_VALUE 0x00000000
        RFU BIT[31:24]
        TIMEVAL BIT[23:0]

CS_QDSSCSR_QDSSTIMEVAL0 ADDRESS 0x1044 R
CS_QDSSCSR_QDSSTIMEVAL0 RESET_VALUE 0x00000000
        TIMEVAL BIT[31:0]

CS_QDSSCSR_QDSSTIMEVAL1 ADDRESS 0x1048 R
CS_QDSSCSR_QDSSTIMEVAL1 RESET_VALUE 0x00000000
        TIMEVAL BIT[31:0]

CS_QDSSCSR_QDSSTIMELOAD0 ADDRESS 0x104C RW
CS_QDSSCSR_QDSSTIMELOAD0 RESET_VALUE 0x00000000
        TIMELOAD BIT[31:0]

CS_QDSSCSR_QDSSTIMELOAD1 ADDRESS 0x1050 RW
CS_QDSSCSR_QDSSTIMELOAD1 RESET_VALUE 0x00000000
        TIMELOAD BIT[31:0]

CS_QDSSCSR_DAPMSAVAL ADDRESS 0x1054 RW
CS_QDSSCSR_DAPMSAVAL RESET_VALUE 0x00000000
        RFU BIT[31:1]
        MSAVAL BIT[0]

CS_QDSSCSR_QDSSCLKVOTE ADDRESS 0x1058 RW
CS_QDSSCSR_QDSSCLKVOTE RESET_VALUE 0x00000000
        CLKVOTE BIT[31:0]

CS_QDSSCSR_QDSSCLKIPI ADDRESS 0x105C RW
CS_QDSSCSR_QDSSCLKIPI RESET_VALUE 0x00000000
        RFU BIT[31:1]
        CLKIPI BIT[0]

CS_QDSSCSR_QDSSPWRREQIGNORE ADDRESS 0x1060 RW
CS_QDSSCSR_QDSSPWRREQIGNORE RESET_VALUE 0x00000000
        PWRREQIGNORE BIT[31:0]

CS_QDSSCSR_QDSSSPARE ADDRESS 0x1064 RW
CS_QDSSCSR_QDSSSPARE RESET_VALUE 0x00000000
        SPARE BIT[31:0]

CS_QDSSCSR_IPCAT ADDRESS 0x1068 R
CS_QDSSCSR_IPCAT RESET_VALUE 0x30000000
        MAJ BIT[31:28]
        MIN BIT[27:16]
        STEP BIT[15:0]

CS_QDSSCSR_ETRIRQCTRL ADDRESS 0x106C RW
CS_QDSSCSR_ETRIRQCTRL RESET_VALUE 0x00000000
        IRQBYTECNTVAL BIT[31:0]

CS_QDSSCSR_PRESERVEETF ADDRESS 0x1070 R
CS_QDSSCSR_PRESERVEETF RESET_VALUE 0x00000000
        RFU BIT[31:23]
        STS_MEMERR BIT[22]
        AFVALIDS BIT[21]
        STS_EMPTY BIT[20]
        ACQCOMP BIT[19]
        STS_TMCREADY BIT[18]
        STS_TRIGGERED BIT[17]
        FULL BIT[16]
        RWP_PRESERVE BIT[15:0]

CS_QDSSCSR_PRESERVEETR0 ADDRESS 0x1074 R
CS_QDSSCSR_PRESERVEETR0 RESET_VALUE 0x00000000
        RWP_PRESERVE BIT[31:0]

CS_QDSSCSR_PRESERVEETR1 ADDRESS 0x1078 R
CS_QDSSCSR_PRESERVEETR1 RESET_VALUE 0x00000000
        RFU BIT[31:23]
        STS_MEMERR BIT[22]
        AFVALIDS BIT[21]
        STS_EMPTY BIT[20]
        ACQCOMP BIT[19]
        STS_TMCREADY BIT[18]
        STS_TRIGGERED BIT[17]
        FULL BIT[16]
        RFU15_8 BIT[15:8]
        RWP_PRESERVE BIT[7:0]

CS_QDSSCSR_ITCTL ADDRESS 0x1F00 R
CS_QDSSCSR_ITCTL RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_QDSSCSR_CLAIMSET ADDRESS 0x1FA0 R
CS_QDSSCSR_CLAIMSET RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_QDSSCSR_CLAIMCLR ADDRESS 0x1FA4 R
CS_QDSSCSR_CLAIMCLR RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_QDSSCSR_LOCKACCESS ADDRESS 0x1FB0 W
CS_QDSSCSR_LOCKACCESS RESET_VALUE 0xXXXXXXXX
        LOCKACCESS BIT[31:0]

CS_QDSSCSR_LOCKSTATUS ADDRESS 0x1FB4 R
CS_QDSSCSR_LOCKSTATUS RESET_VALUE 0x00000003
        RFU BIT[31:3]
        FIELD_8_BIT_LOCK BIT[2]
        ACCESS BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        LOCK_CONTROL BIT[0]

CS_QDSSCSR_AUTHSTATUS ADDRESS 0x1FB8 R
CS_QDSSCSR_AUTHSTATUS RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_QDSSCSR_DEVICEID ADDRESS 0x1FC8 R
CS_QDSSCSR_DEVICEID RESET_VALUE 0x00000000
        RFU BIT[31:8]
        DEVID BIT[7:0]

CS_QDSSCSR_DEVICETYPE ADDRESS 0x1FCC R
CS_QDSSCSR_DEVICETYPE RESET_VALUE 0x00000004
        RFU BIT[31:8]
        SUBTYPE BIT[7:4]
        MAJTYPE BIT[3:0]

CS_QDSSCSR_PERIPHID4 ADDRESS 0x1FD0 R
CS_QDSSCSR_PERIPHID4 RESET_VALUE 0x0000000X
        RFU BIT[31:8]
        FIELD_4KB_COUNT BIT[7:4]
        JEP106_CONTINUATION BIT[3:0]

CS_QDSSCSR_PERIPHID5 ADDRESS 0x1FD4 R
CS_QDSSCSR_PERIPHID5 RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_QDSSCSR_PERIPHID6 ADDRESS 0x1FD8 R
CS_QDSSCSR_PERIPHID6 RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_QDSSCSR_PERIPHID7 ADDRESS 0x1FDC R
CS_QDSSCSR_PERIPHID7 RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_QDSSCSR_PERIPHID0 ADDRESS 0x1FE0 R
CS_QDSSCSR_PERIPHID0 RESET_VALUE 0x00000040
        RFU BIT[31:8]
        PARTNUM BIT[7:0]

CS_QDSSCSR_PERIPHID1 ADDRESS 0x1FE4 R
CS_QDSSCSR_PERIPHID1 RESET_VALUE 0x000000X4
        RFU BIT[31:8]
        JEP106_IDENTITY_3_0 BIT[7:4]
        PARTNUM BIT[3:0]

CS_QDSSCSR_PERIPHID2 ADDRESS 0x1FE8 R
CS_QDSSCSR_PERIPHID2 RESET_VALUE 0x0000001X
        RFU BIT[31:8]
        MAJREV BIT[7:4]
        JEDEC BIT[3]
        JEP106_IDENTITY_6_4 BIT[2:0]

CS_QDSSCSR_PERIPHID3 ADDRESS 0x1FEC R
CS_QDSSCSR_PERIPHID3 RESET_VALUE 0x00000000
        RFU BIT[31:8]
        REV_AND BIT[7:4]
        CUSTOMER_MODIFIED BIT[3:0]

CS_QDSSCSR_COMPID0 ADDRESS 0x1FF0 R
CS_QDSSCSR_COMPID0 RESET_VALUE 0x0000000D
        RFU BIT[31:8]
        PREAMBLE_7_0 BIT[7:0]

CS_QDSSCSR_COMPID1 ADDRESS 0x1FF4 R
CS_QDSSCSR_COMPID1 RESET_VALUE 0x00000090
        RFU BIT[31:8]
        PREAMBLE_15_12 BIT[7:4]
        PREAMBLE_11_8 BIT[3:0]

CS_QDSSCSR_COMPID2 ADDRESS 0x1FF8 R
CS_QDSSCSR_COMPID2 RESET_VALUE 0x00000005
        RFU BIT[31:8]
        PREAMBLE_23_16 BIT[7:0]

CS_QDSSCSR_COMPID3 ADDRESS 0x1FFC R
CS_QDSSCSR_COMPID3 RESET_VALUE 0x000000B1
        RFU BIT[31:8]
        PREAMBLE_31_24 BIT[7:0]

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.CXSTM_2_32_32_TRUE

STMDMASTARTR ADDRESS 0x2C04 W
STMDMASTARTR RESET_VALUE 0x0000000X
        START BIT[0]
                START VALUE 0x1

STMDMASTOPR ADDRESS 0x2C08 W
STMDMASTOPR RESET_VALUE 0x0000000X
        STOP BIT[0]
                STOP VALUE 0x1

STMDMASTATR ADDRESS 0x2C0C R
STMDMASTATR RESET_VALUE 0x00000000
        STATUS BIT[0]
                IDLE VALUE 0x0
                ACTIVE VALUE 0x1

STMDMACTLR ADDRESS 0x2C10 RW
STMDMACTLR RESET_VALUE 0x00000000
        SENS BIT[3:2]
                EMPTY VALUE 0x0
                ENUM_25 VALUE 0x1
                ENUM_50 VALUE 0x2
                ENUM_75 VALUE 0x3

STMDMAIDR ADDRESS 0x2CFC R
STMDMAIDR RESET_VALUE 0x00000002
        VENDSPEC BIT[11:8]
                VENDSPEC VALUE 0x0
        CLASSREV BIT[7:4]
                REVISION_CONTROL VALUE 0x0
        CLASS BIT[3:0]
                CONTROL VALUE 0x2

STMHEER ADDRESS 0x2D00 RW
STMHEER RESET_VALUE 0xXXXXXXXX
        HEE BIT[31:0]

STMHETER ADDRESS 0x2D20 RW
STMHETER RESET_VALUE 0xXXXXXXXX
        HETE BIT[31:0]

STMHEMCR ADDRESS 0x2D64 RW
STMHEMCR RESET_VALUE 0x000000XX
        ATBTRIGEN BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TRIGCLEAR BIT[6]
                NO_EFFECT VALUE 0x0
                CLEAR VALUE 0x1
        TRIGSTATUS BIT[5]
                NOT_OCCURRED VALUE 0x0
                OCCURRED VALUE 0x1
        TRIGCTL BIT[4]
                MULTI_SHOT VALUE 0x0
                SINGLE_SHOT VALUE 0x1
        ERRDETECT BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        COMPEN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

STMHEMASTR ADDRESS 0x2DF4 R
STMHEMASTR RESET_VALUE 0x00000080
        MASTER BIT[15:0]
                MASTER_1 VALUE 0x0080

STMHEFEAT1R ADDRESS 0x2DF8 R
STMHEFEAT1R RESET_VALUE 0x00100035
        NUMHE BIT[23:15]
                EVENTS VALUE 0x020
        HECOMP BIT[5:4]
                RO VALUE 0x3
        HEMASTR BIT[3]
                RO VALUE 0x0
        HEERR BIT[2]
                IMPLEMENTED VALUE 0x1
        HETER BIT[0]
                IMPLEMENTED VALUE 0x1

STMHEIDR ADDRESS 0x2DFC R
STMHEIDR RESET_VALUE 0x00000001
        VENDSPEC BIT[11:8]
                VENDSPEC VALUE 0x0
        CLASSREV BIT[7:4]
                REVISION_CONTROL VALUE 0x0
        CLASS BIT[3:0]
                CONTROL VALUE 0x1

STMSPER ADDRESS 0x2E00 RW
STMSPER RESET_VALUE 0x00000000
        SPE BIT[31:0]

STMSPTER ADDRESS 0x2E20 RW
STMSPTER RESET_VALUE 0x00000000
        SPTE BIT[31:0]

STMSPSCR ADDRESS 0x2E60 RW
STMSPSCR RESET_VALUE 0xXXX00000
        PORTSEL BIT[31:20]
        PORTCTL BIT[1:0]
                NOT_USED VALUE 0x0
                STMSPTER_ONLY VALUE 0x1
                RESERVED VALUE 0x2
                STMSPER_AND_STMSPTER VALUE 0x3

STMSPMSCR ADDRESS 0x2E64 RW
STMSPMSCR RESET_VALUE 0x00XXX000
        MASTSEL BIT[22:15]
        MASTCTL BIT[0]
                NOT_USED VALUE 0x0
                STMSPSCR VALUE 0x1

STMSPOVERRIDER ADDRESS 0x2E68 RW
STMSPOVERRIDER RESET_VALUE 0xXXXXX000
        PORTSEL BIT[31:15]
        OVERTS BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        OVERCTL BIT[1:0]
                DISABLED VALUE 0x0
                GUARANTEED VALUE 0x1
                INVARIANT_TIMING VALUE 0x2
                RESERVED VALUE 0x3

STMSPMOVERRIDER ADDRESS 0x2E6C RW
STMSPMOVERRIDER RESET_VALUE 0x00XXX000
        MASTSEL BIT[22:15]
        MASTCTL BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

STMSPTRIGCSR ADDRESS 0x2E70 RW
STMSPTRIGCSR RESET_VALUE 0x0000000X
        ATBTRIGEN_DIR BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ATBTRIGEN_TE BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TRIGCLEAR BIT[2]
                NO_EFFECT VALUE 0x0
                CLEAR VALUE 0x1
        TRIGSTATUS BIT[1]
                NOT_OCCURRED VALUE 0x0
                OCCURRED VALUE 0x1
        TRIGCTL BIT[0]
                MULTI_SHOT VALUE 0x0
                SINGLE_SHOT VALUE 0x1

STMTCSR ADDRESS 0x2E80 RW
STMTCSR RESET_VALUE 0x00XX0004
        BUSY BIT[23]
                IDLE VALUE 0x0
                BUSY VALUE 0x1
        TRACEID BIT[22:16]
        COMPEN BIT[5]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SYNCEN BIT[2]
                RAO VALUE 0x1
        TSEN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

STMTSSTIMR ADDRESS 0x2E84 W
STMTSSTIMR RESET_VALUE 0x0000000X
        FORCETS BIT[0]
                FORCETS VALUE 0x1

STMTSFREQR ADDRESS 0x2E8C RW
STMTSFREQR RESET_VALUE 0x00000000
        FREQ BIT[31:0]

STMSYNCR ADDRESS 0x2E90 RW
STMSYNCR RESET_VALUE 0x00000000
        MODE BIT[12]
                N_BYTES VALUE 0x0
                ENUM_2_N_BYTES VALUE 0x1
        COUNT BIT[11:2]

STMAUXCR ADDRESS 0x2E94 RW
STMAUXCR RESET_VALUE 0x00000000
        AFREADYHIGH BIT[4]
                NO_OVERRIDE VALUE 0x0
                OVERRIDE VALUE 0x1
        CLKON BIT[3]
                NO_OVERRIDE VALUE 0x0
                OVERRIDE VALUE 0x1
        PRIORINVDIS BIT[2]
                INVERSION_ENABLED VALUE 0x0
                INVERSION_DISABLED VALUE 0x1
        ASYNCPE BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FIFOAF BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

STMSPFEAT1R ADDRESS 0x2EA0 R
STMSPFEAT1R RESET_VALUE 0x006587D1
        SWOEN BIT[23:22]
                NOT_IMPLEMENTED VALUE 0x1
        SYNCEN BIT[21:20]
                RAO VALUE 0x2
        HWTEN BIT[19:18]
                NOT_IMPLEMENTED VALUE 0x1
        TSPRESCALE BIT[17:16]
                NOT_IMPLEMENTED VALUE 0x1
        TRIGCTL BIT[15:14]
                MULTI_SHOT_AND_SINGLE_SHOT VALUE 0x2
        TRACEBUS BIT[13:10]
                ATB_WITH_TRIGGER VALUE 0x1
        SYNC BIT[9:8]
                MODE VALUE 0x3
        FORCETS BIT[7]
                IMPLEMENTED VALUE 0x1
        TSFREQ BIT[6]
                RW VALUE 0x1
        TS BIT[5:4]
                ABSOLUT VALUE 0x1
        PROT BIT[3:0]
                STPV2 VALUE 0x1

STMSPFEAT2R ADDRESS 0x2EA4 R
STMSPFEAT2R RESET_VALUE 0x000104F2
        SPTYPE BIT[17:16]
                EXTENDED_ONLY VALUE 0x1
        DSIZE BIT[15:12]
                ENUM_32_BIT VALUE 0x0
        SPTRTYPE BIT[10:9]
                INVARIANT_TIMING_AND_GUARANTEED VALUE 0x2
        PRIVMASK BIT[8:7]
                NOT_IMPLEMENTED VALUE 0x1
        SPOVERRIDE BIT[6]
                IMPLEMENTED VALUE 0x1
        SPCOMP BIT[5:4]
                PROGRAMMABLE VALUE 0x3
        SPER BIT[2]
                IMPLEMENTED VALUE 0x0
        SPTER BIT[1:0]
                IMPLEMENTED VALUE 0x2

STMSPFEAT3R ADDRESS 0x2EA8 R
STMSPFEAT3R RESET_VALUE 0x0000007F
        NUMMAST BIT[6:0]
                NUMMAST VALUE 0x7F

STMITTRIGGER ADDRESS 0x2EE8 W
STMITTRIGGER RESET_VALUE 0x0000000X
        ASYNCOUT_W BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGOUTHETE_W BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGOUTSW_W BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGOUTSPTE_W BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

STMITATBDATA0 ADDRESS 0x2EEC W
STMITATBDATA0 RESET_VALUE 0x000000XX
        ATDATAM31_W BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAM23_W BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAM15_W BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAM7_W BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAM0_W BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

STMITATBCTR2 ADDRESS 0x2EF0 R
STMITATBCTR2 RESET_VALUE 0x0000000X
        AFVALIDM_R BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATREADYM_R BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

STMITATBID ADDRESS 0x2EF4 W
STMITATBID RESET_VALUE 0x000000XX
        ATIDM_W BIT[6:0]

STMITATBCTR0 ADDRESS 0x2EF8 W
STMITATBCTR0 RESET_VALUE 0x00000X0X
        ATBYTESM_W BIT[9:8]
                ENUM_00 VALUE 0x0
                ENUM_01 VALUE 0x1
                ENUM_10 VALUE 0x2
                ENUM_11 VALUE 0x3
        AFREADYM_W BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATVALIDM_W BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

STMITCTRL ADDRESS 0x2F00 RW
STMITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

STMCLAIMSET ADDRESS 0x2FA0 RW
STMCLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

STMCLAIMCLR ADDRESS 0x2FA4 RW
STMCLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

STMLAR ADDRESS 0x2FB0 W
STMLAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

STMLSR ADDRESS 0x2FB4 R
STMLSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

STMAUTHSTATUS ADDRESS 0x2FB8 R
STMAUTHSTATUS RESET_VALUE 0x000000XX
        SNID BIT[7:6]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        SID BIT[5:4]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSNID BIT[3:2]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSID BIT[1:0]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3

STMDEVID ADDRESS 0x2FC8 R
STMDEVID RESET_VALUE 0x00010000
        NUMSP BIT[16:0]
                NUMBER_OF_PORTS VALUE 0x10000

STMDEVTYPE ADDRESS 0x2FCC R
STMDEVTYPE RESET_VALUE 0x00000063
        SUB_TYPE BIT[7:4]
                CORESIGHT_STM VALUE 0x6
        MAJOR_TYPE BIT[3:0]
                TRACE_SOURCE VALUE 0x3

STMPIDR0 ADDRESS 0x2FE0 R
STMPIDR0 RESET_VALUE 0x00000062
        PART_NUMBER_BITS7TO0 BIT[7:0]
                CORESIGHT_STM_PART_NUMBER_7_0 VALUE 0x62

STMPIDR1 ADDRESS 0x2FE4 R
STMPIDR1 RESET_VALUE 0x000000B9
        JEP106_BITS3TO0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
        PART_NUMBER_BITS11TO8 BIT[3:0]
                CORESIGHT_STM_PART_NUMBER_11_8 VALUE 0x9

STMPIDR2 ADDRESS 0x2FE8 R
STMPIDR2 RESET_VALUE 0x0000001B
        REVISION BIT[7:4]
                R0P1 VALUE 0x1
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        JEP106_BITS6TO4 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

STMPIDR3 ADDRESS 0x2FEC R
STMPIDR3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODS VALUE 0x0
        CUSTOMER_MODIFIED BIT[3:0]
                NO_MODS VALUE 0x0

STMPIDR4 ADDRESS 0x2FD0 R
STMPIDR4 RESET_VALUE 0x00000004
        FOURKB_COUNT BIT[7:4]
                ENUM_4KB VALUE 0x0
        JEP106_CONT BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

STMPIDR5 ADDRESS 0x2FD4 RW
STMPIDR5 RESET_VALUE 0xXXXXXXXX
        STMPIDR5 BIT[31:0]

STMPIDR6 ADDRESS 0x2FD8 RW
STMPIDR6 RESET_VALUE 0xXXXXXXXX
        STMPIDR6 BIT[31:0]

STMPIDR7 ADDRESS 0x2FDC RW
STMPIDR7 RESET_VALUE 0xXXXXXXXX
        STMPIDR7 BIT[31:0]

STMCIDR0 ADDRESS 0x2FF0 R
STMCIDR0 RESET_VALUE 0x0000000D
        PREAMBLE BIT[7:0]
                ENUM_0D VALUE 0x0D

STMCIDR1 ADDRESS 0x2FF4 R
STMCIDR1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PREAMBLE BIT[3:0]
                ENUM_0 VALUE 0x0

STMCIDR2 ADDRESS 0x2FF8 R
STMCIDR2 RESET_VALUE 0x00000005
        PREAMBLE BIT[7:0]
                ENUM_05 VALUE 0x05

STMCIDR3 ADDRESS 0x2FFC R
STMCIDR3 RESET_VALUE 0x000000B1
        PREAMBLE BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.CTI0_CSCTI

CTI0_CTICONTROL ADDRESS 0x10000 RW
CTI0_CTICONTROL RESET_VALUE 0x00000000
        GLBEN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CTI0_CTIINTACK ADDRESS 0x10010 W
CTI0_CTIINTACK RESET_VALUE 0x00000000
        INTACK BIT[7:0]

CTI0_CTIAPPSET ADDRESS 0x10014 W
CTI0_CTIAPPSET RESET_VALUE 0x00000000
        APPSET BIT[3:0]

CTI0_CTIAPPCLEAR ADDRESS 0x10018 W
CTI0_CTIAPPCLEAR RESET_VALUE 0x00000000
        APPCLEAR BIT[3:0]

CTI0_CTIAPPPULSE ADDRESS 0x1001C W
CTI0_CTIAPPPULSE RESET_VALUE 0x00000000
        APPULSE BIT[3:0]

CTI0_CTIINEN0 ADDRESS 0x10020 RW
CTI0_CTIINEN0 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI0_CTIINEN1 ADDRESS 0x10024 RW
CTI0_CTIINEN1 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI0_CTIINEN2 ADDRESS 0x10028 RW
CTI0_CTIINEN2 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI0_CTIINEN3 ADDRESS 0x1002C RW
CTI0_CTIINEN3 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI0_CTIINEN4 ADDRESS 0x10030 RW
CTI0_CTIINEN4 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI0_CTIINEN5 ADDRESS 0x10034 RW
CTI0_CTIINEN5 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI0_CTIINEN6 ADDRESS 0x10038 RW
CTI0_CTIINEN6 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI0_CTIINEN7 ADDRESS 0x1003C RW
CTI0_CTIINEN7 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI0_CTIOUTEN0 ADDRESS 0x100A0 RW
CTI0_CTIOUTEN0 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI0_CTIOUTEN1 ADDRESS 0x100A4 RW
CTI0_CTIOUTEN1 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI0_CTIOUTEN2 ADDRESS 0x100A8 RW
CTI0_CTIOUTEN2 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI0_CTIOUTEN3 ADDRESS 0x100AC RW
CTI0_CTIOUTEN3 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI0_CTIOUTEN4 ADDRESS 0x100B0 RW
CTI0_CTIOUTEN4 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI0_CTIOUTEN5 ADDRESS 0x100B4 RW
CTI0_CTIOUTEN5 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI0_CTIOUTEN6 ADDRESS 0x100B8 RW
CTI0_CTIOUTEN6 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI0_CTIOUTEN7 ADDRESS 0x100BC RW
CTI0_CTIOUTEN7 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI0_CTITRIGINSTATUS ADDRESS 0x10130 R
CTI0_CTITRIGINSTATUS RESET_VALUE 0x000000XX
        TRIGINSTATUS BIT[7:0]

CTI0_CTITRIGOUTSTATUS ADDRESS 0x10134 R
CTI0_CTITRIGOUTSTATUS RESET_VALUE 0x00000000
        TRIGOUTSTATUS BIT[7:0]

CTI0_CTICHINSTATUS ADDRESS 0x10138 R
CTI0_CTICHINSTATUS RESET_VALUE 0x0000000X
        CTICHINSTATUS BIT[3:0]

CTI0_CTICHOUTSTATUS ADDRESS 0x1013C R
CTI0_CTICHOUTSTATUS RESET_VALUE 0x00000000
        CTICHOUTSTATUS BIT[3:0]

CTI0_CTIGATE ADDRESS 0x10140 RW
CTI0_CTIGATE RESET_VALUE 0x0000000F
        CTIGATEEN3 BIT[3]
        CTIGATEEN2 BIT[2]
        CTIGATEEN1 BIT[1]
        CTIGATEEN0 BIT[0]

CTI0_ASICCTL ADDRESS 0x10144 RW
CTI0_ASICCTL RESET_VALUE 0x00000000
        ASICCTL BIT[7:0]

CTI0_ITCHINACK ADDRESS 0x10EDC W
CTI0_ITCHINACK RESET_VALUE 0x00000000
        CTCHINACK BIT[3:0]

CTI0_ITTRIGINACK ADDRESS 0x10EE0 W
CTI0_ITTRIGINACK RESET_VALUE 0x00000000
        CTTRIGINACK BIT[7:0]

CTI0_ITCHOUT ADDRESS 0x10EE4 W
CTI0_ITCHOUT RESET_VALUE 0x00000000
        CTCHOUT BIT[3:0]

CTI0_ITTRIGOUT ADDRESS 0x10EE8 W
CTI0_ITTRIGOUT RESET_VALUE 0x00000000
        CTTRIGOUT BIT[7:0]

CTI0_ITCHOUTACK ADDRESS 0x10EEC R
CTI0_ITCHOUTACK RESET_VALUE 0x00000000
        CTCHOUTACK BIT[3:0]

CTI0_ITTRIGOUTACK ADDRESS 0x10EF0 R
CTI0_ITTRIGOUTACK RESET_VALUE 0x00000000
        CTTRIGOUTACK BIT[7:0]

CTI0_ITCHIN ADDRESS 0x10EF4 R
CTI0_ITCHIN RESET_VALUE 0x00000000
        CTCHIN BIT[3:0]

CTI0_ITTRIGIN ADDRESS 0x10EF8 R
CTI0_ITTRIGIN RESET_VALUE 0x00000000
        CTTRIGIN BIT[7:0]

CTI0_ITCTRL ADDRESS 0x10F00 RW
CTI0_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

CTI0_CLAIMSET ADDRESS 0x10FA0 RW
CTI0_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CTI0_CLAIMCLR ADDRESS 0x10FA4 RW
CTI0_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

CTI0_LAR ADDRESS 0x10FB0 W
CTI0_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

CTI0_LSR ADDRESS 0x10FB4 R
CTI0_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

CTI0_AUTHSTATUS ADDRESS 0x10FB8 R
CTI0_AUTHSTATUS RESET_VALUE 0x0000000X
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSID BIT[1:0]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3

CTI0_DEVID ADDRESS 0x10FC8 R
CTI0_DEVID RESET_VALUE 0x00040800
        NUMCH BIT[19:16]
        NUMTRIG BIT[15:8]
        EXTMUXNUM BIT[4:0]

CTI0_DEVTYPE ADDRESS 0x10FCC R
CTI0_DEVTYPE RESET_VALUE 0x00000014
        SUB_TYPE BIT[7:4]
                TRIGGER_MATRIX VALUE 0x1
        MAJOR_TYPE BIT[3:0]
                DEBUG_CONTROL VALUE 0x4

CTI0_PERIPHID0 ADDRESS 0x10FE0 R
CTI0_PERIPHID0 RESET_VALUE 0x00000006
        PART_0 BIT[7:0]
                CTI_PART_NUMBER_7_0 VALUE 0x06

CTI0_PERIPHID1 ADDRESS 0x10FE4 R
CTI0_PERIPHID1 RESET_VALUE 0x000000B9
        DES_0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
        PART_1 BIT[3:0]
                CTI_PART_NUMBER_11_8 VALUE 0x9

CTI0_PERIPHID2 ADDRESS 0x10FE8 R
CTI0_PERIPHID2 RESET_VALUE 0x0000004B
        REVISION BIT[7:4]
                R0P4 VALUE 0x4
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        DES_1 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

CTI0_PERIPHID3 ADDRESS 0x10FEC R
CTI0_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODIFICATION VALUE 0x0
        CMOD BIT[3:0]
                NO_MODIFICATION VALUE 0x0

CTI0_PERIPHID4 ADDRESS 0x10FD0 R
CTI0_PERIPHID4 RESET_VALUE 0x00000004
        SIZE BIT[7:4]
                ENUM_4KB VALUE 0x0
        DES_2 BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

CTI0_PERIPHID5 ADDRESS 0x10FD4 RW
CTI0_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

CTI0_PERIPHID6 ADDRESS 0x10FD8 RW
CTI0_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

CTI0_PERIPHID7 ADDRESS 0x10FDC RW
CTI0_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

CTI0_COMPID0 ADDRESS 0x10FF0 R
CTI0_COMPID0 RESET_VALUE 0x0000000D
        PRMBL_0 BIT[7:0]
                ENUM_0D VALUE 0x0D

CTI0_COMPID1 ADDRESS 0x10FF4 R
CTI0_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PRMBL_1 BIT[3:0]
                ENUM_0 VALUE 0x0

CTI0_COMPID2 ADDRESS 0x10FF8 R
CTI0_COMPID2 RESET_VALUE 0x00000005
        PRMBL_2 BIT[7:0]
                ENUM_05 VALUE 0x05

CTI0_COMPID3 ADDRESS 0x10FFC R
CTI0_COMPID3 RESET_VALUE 0x000000B1
        PRMBL_3 BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.CTI1_CSCTI

CTI1_CTICONTROL ADDRESS 0x11000 RW
CTI1_CTICONTROL RESET_VALUE 0x00000000
        GLBEN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CTI1_CTIINTACK ADDRESS 0x11010 W
CTI1_CTIINTACK RESET_VALUE 0x00000000
        INTACK BIT[7:0]

CTI1_CTIAPPSET ADDRESS 0x11014 W
CTI1_CTIAPPSET RESET_VALUE 0x00000000
        APPSET BIT[3:0]

CTI1_CTIAPPCLEAR ADDRESS 0x11018 W
CTI1_CTIAPPCLEAR RESET_VALUE 0x00000000
        APPCLEAR BIT[3:0]

CTI1_CTIAPPPULSE ADDRESS 0x1101C W
CTI1_CTIAPPPULSE RESET_VALUE 0x00000000
        APPULSE BIT[3:0]

CTI1_CTIINEN0 ADDRESS 0x11020 RW
CTI1_CTIINEN0 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI1_CTIINEN1 ADDRESS 0x11024 RW
CTI1_CTIINEN1 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI1_CTIINEN2 ADDRESS 0x11028 RW
CTI1_CTIINEN2 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI1_CTIINEN3 ADDRESS 0x1102C RW
CTI1_CTIINEN3 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI1_CTIINEN4 ADDRESS 0x11030 RW
CTI1_CTIINEN4 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI1_CTIINEN5 ADDRESS 0x11034 RW
CTI1_CTIINEN5 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI1_CTIINEN6 ADDRESS 0x11038 RW
CTI1_CTIINEN6 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI1_CTIINEN7 ADDRESS 0x1103C RW
CTI1_CTIINEN7 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI1_CTIOUTEN0 ADDRESS 0x110A0 RW
CTI1_CTIOUTEN0 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI1_CTIOUTEN1 ADDRESS 0x110A4 RW
CTI1_CTIOUTEN1 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI1_CTIOUTEN2 ADDRESS 0x110A8 RW
CTI1_CTIOUTEN2 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI1_CTIOUTEN3 ADDRESS 0x110AC RW
CTI1_CTIOUTEN3 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI1_CTIOUTEN4 ADDRESS 0x110B0 RW
CTI1_CTIOUTEN4 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI1_CTIOUTEN5 ADDRESS 0x110B4 RW
CTI1_CTIOUTEN5 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI1_CTIOUTEN6 ADDRESS 0x110B8 RW
CTI1_CTIOUTEN6 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI1_CTIOUTEN7 ADDRESS 0x110BC RW
CTI1_CTIOUTEN7 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI1_CTITRIGINSTATUS ADDRESS 0x11130 R
CTI1_CTITRIGINSTATUS RESET_VALUE 0x000000XX
        TRIGINSTATUS BIT[7:0]

CTI1_CTITRIGOUTSTATUS ADDRESS 0x11134 R
CTI1_CTITRIGOUTSTATUS RESET_VALUE 0x00000000
        TRIGOUTSTATUS BIT[7:0]

CTI1_CTICHINSTATUS ADDRESS 0x11138 R
CTI1_CTICHINSTATUS RESET_VALUE 0x0000000X
        CTICHINSTATUS BIT[3:0]

CTI1_CTICHOUTSTATUS ADDRESS 0x1113C R
CTI1_CTICHOUTSTATUS RESET_VALUE 0x00000000
        CTICHOUTSTATUS BIT[3:0]

CTI1_CTIGATE ADDRESS 0x11140 RW
CTI1_CTIGATE RESET_VALUE 0x0000000F
        CTIGATEEN3 BIT[3]
        CTIGATEEN2 BIT[2]
        CTIGATEEN1 BIT[1]
        CTIGATEEN0 BIT[0]

CTI1_ASICCTL ADDRESS 0x11144 RW
CTI1_ASICCTL RESET_VALUE 0x00000000
        ASICCTL BIT[7:0]

CTI1_ITCHINACK ADDRESS 0x11EDC W
CTI1_ITCHINACK RESET_VALUE 0x00000000
        CTCHINACK BIT[3:0]

CTI1_ITTRIGINACK ADDRESS 0x11EE0 W
CTI1_ITTRIGINACK RESET_VALUE 0x00000000
        CTTRIGINACK BIT[7:0]

CTI1_ITCHOUT ADDRESS 0x11EE4 W
CTI1_ITCHOUT RESET_VALUE 0x00000000
        CTCHOUT BIT[3:0]

CTI1_ITTRIGOUT ADDRESS 0x11EE8 W
CTI1_ITTRIGOUT RESET_VALUE 0x00000000
        CTTRIGOUT BIT[7:0]

CTI1_ITCHOUTACK ADDRESS 0x11EEC R
CTI1_ITCHOUTACK RESET_VALUE 0x00000000
        CTCHOUTACK BIT[3:0]

CTI1_ITTRIGOUTACK ADDRESS 0x11EF0 R
CTI1_ITTRIGOUTACK RESET_VALUE 0x00000000
        CTTRIGOUTACK BIT[7:0]

CTI1_ITCHIN ADDRESS 0x11EF4 R
CTI1_ITCHIN RESET_VALUE 0x00000000
        CTCHIN BIT[3:0]

CTI1_ITTRIGIN ADDRESS 0x11EF8 R
CTI1_ITTRIGIN RESET_VALUE 0x00000000
        CTTRIGIN BIT[7:0]

CTI1_ITCTRL ADDRESS 0x11F00 RW
CTI1_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

CTI1_CLAIMSET ADDRESS 0x11FA0 RW
CTI1_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CTI1_CLAIMCLR ADDRESS 0x11FA4 RW
CTI1_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

CTI1_LAR ADDRESS 0x11FB0 W
CTI1_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

CTI1_LSR ADDRESS 0x11FB4 R
CTI1_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

CTI1_AUTHSTATUS ADDRESS 0x11FB8 R
CTI1_AUTHSTATUS RESET_VALUE 0x0000000X
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSID BIT[1:0]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3

CTI1_DEVID ADDRESS 0x11FC8 R
CTI1_DEVID RESET_VALUE 0x00040800
        NUMCH BIT[19:16]
        NUMTRIG BIT[15:8]
        EXTMUXNUM BIT[4:0]

CTI1_DEVTYPE ADDRESS 0x11FCC R
CTI1_DEVTYPE RESET_VALUE 0x00000014
        SUB_TYPE BIT[7:4]
                TRIGGER_MATRIX VALUE 0x1
        MAJOR_TYPE BIT[3:0]
                DEBUG_CONTROL VALUE 0x4

CTI1_PERIPHID0 ADDRESS 0x11FE0 R
CTI1_PERIPHID0 RESET_VALUE 0x00000006
        PART_0 BIT[7:0]
                CTI_PART_NUMBER_7_0 VALUE 0x06

CTI1_PERIPHID1 ADDRESS 0x11FE4 R
CTI1_PERIPHID1 RESET_VALUE 0x000000B9
        DES_0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
        PART_1 BIT[3:0]
                CTI_PART_NUMBER_11_8 VALUE 0x9

CTI1_PERIPHID2 ADDRESS 0x11FE8 R
CTI1_PERIPHID2 RESET_VALUE 0x0000004B
        REVISION BIT[7:4]
                R0P4 VALUE 0x4
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        DES_1 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

CTI1_PERIPHID3 ADDRESS 0x11FEC R
CTI1_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODIFICATION VALUE 0x0
        CMOD BIT[3:0]
                NO_MODIFICATION VALUE 0x0

CTI1_PERIPHID4 ADDRESS 0x11FD0 R
CTI1_PERIPHID4 RESET_VALUE 0x00000004
        SIZE BIT[7:4]
                ENUM_4KB VALUE 0x0
        DES_2 BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

CTI1_PERIPHID5 ADDRESS 0x11FD4 RW
CTI1_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

CTI1_PERIPHID6 ADDRESS 0x11FD8 RW
CTI1_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

CTI1_PERIPHID7 ADDRESS 0x11FDC RW
CTI1_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

CTI1_COMPID0 ADDRESS 0x11FF0 R
CTI1_COMPID0 RESET_VALUE 0x0000000D
        PRMBL_0 BIT[7:0]
                ENUM_0D VALUE 0x0D

CTI1_COMPID1 ADDRESS 0x11FF4 R
CTI1_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PRMBL_1 BIT[3:0]
                ENUM_0 VALUE 0x0

CTI1_COMPID2 ADDRESS 0x11FF8 R
CTI1_COMPID2 RESET_VALUE 0x00000005
        PRMBL_2 BIT[7:0]
                ENUM_05 VALUE 0x05

CTI1_COMPID3 ADDRESS 0x11FFC R
CTI1_COMPID3 RESET_VALUE 0x000000B1
        PRMBL_3 BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.CTI2_CSCTI

CTI2_CTICONTROL ADDRESS 0x12000 RW
CTI2_CTICONTROL RESET_VALUE 0x00000000
        GLBEN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CTI2_CTIINTACK ADDRESS 0x12010 W
CTI2_CTIINTACK RESET_VALUE 0x00000000
        INTACK BIT[7:0]

CTI2_CTIAPPSET ADDRESS 0x12014 W
CTI2_CTIAPPSET RESET_VALUE 0x00000000
        APPSET BIT[3:0]

CTI2_CTIAPPCLEAR ADDRESS 0x12018 W
CTI2_CTIAPPCLEAR RESET_VALUE 0x00000000
        APPCLEAR BIT[3:0]

CTI2_CTIAPPPULSE ADDRESS 0x1201C W
CTI2_CTIAPPPULSE RESET_VALUE 0x00000000
        APPULSE BIT[3:0]

CTI2_CTIINEN0 ADDRESS 0x12020 RW
CTI2_CTIINEN0 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI2_CTIINEN1 ADDRESS 0x12024 RW
CTI2_CTIINEN1 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI2_CTIINEN2 ADDRESS 0x12028 RW
CTI2_CTIINEN2 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI2_CTIINEN3 ADDRESS 0x1202C RW
CTI2_CTIINEN3 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI2_CTIINEN4 ADDRESS 0x12030 RW
CTI2_CTIINEN4 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI2_CTIINEN5 ADDRESS 0x12034 RW
CTI2_CTIINEN5 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI2_CTIINEN6 ADDRESS 0x12038 RW
CTI2_CTIINEN6 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI2_CTIINEN7 ADDRESS 0x1203C RW
CTI2_CTIINEN7 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI2_CTIOUTEN0 ADDRESS 0x120A0 RW
CTI2_CTIOUTEN0 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI2_CTIOUTEN1 ADDRESS 0x120A4 RW
CTI2_CTIOUTEN1 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI2_CTIOUTEN2 ADDRESS 0x120A8 RW
CTI2_CTIOUTEN2 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI2_CTIOUTEN3 ADDRESS 0x120AC RW
CTI2_CTIOUTEN3 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI2_CTIOUTEN4 ADDRESS 0x120B0 RW
CTI2_CTIOUTEN4 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI2_CTIOUTEN5 ADDRESS 0x120B4 RW
CTI2_CTIOUTEN5 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI2_CTIOUTEN6 ADDRESS 0x120B8 RW
CTI2_CTIOUTEN6 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI2_CTIOUTEN7 ADDRESS 0x120BC RW
CTI2_CTIOUTEN7 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI2_CTITRIGINSTATUS ADDRESS 0x12130 R
CTI2_CTITRIGINSTATUS RESET_VALUE 0x000000XX
        TRIGINSTATUS BIT[7:0]

CTI2_CTITRIGOUTSTATUS ADDRESS 0x12134 R
CTI2_CTITRIGOUTSTATUS RESET_VALUE 0x00000000
        TRIGOUTSTATUS BIT[7:0]

CTI2_CTICHINSTATUS ADDRESS 0x12138 R
CTI2_CTICHINSTATUS RESET_VALUE 0x0000000X
        CTICHINSTATUS BIT[3:0]

CTI2_CTICHOUTSTATUS ADDRESS 0x1213C R
CTI2_CTICHOUTSTATUS RESET_VALUE 0x00000000
        CTICHOUTSTATUS BIT[3:0]

CTI2_CTIGATE ADDRESS 0x12140 RW
CTI2_CTIGATE RESET_VALUE 0x0000000F
        CTIGATEEN3 BIT[3]
        CTIGATEEN2 BIT[2]
        CTIGATEEN1 BIT[1]
        CTIGATEEN0 BIT[0]

CTI2_ASICCTL ADDRESS 0x12144 RW
CTI2_ASICCTL RESET_VALUE 0x00000000
        ASICCTL BIT[7:0]

CTI2_ITCHINACK ADDRESS 0x12EDC W
CTI2_ITCHINACK RESET_VALUE 0x00000000
        CTCHINACK BIT[3:0]

CTI2_ITTRIGINACK ADDRESS 0x12EE0 W
CTI2_ITTRIGINACK RESET_VALUE 0x00000000
        CTTRIGINACK BIT[7:0]

CTI2_ITCHOUT ADDRESS 0x12EE4 W
CTI2_ITCHOUT RESET_VALUE 0x00000000
        CTCHOUT BIT[3:0]

CTI2_ITTRIGOUT ADDRESS 0x12EE8 W
CTI2_ITTRIGOUT RESET_VALUE 0x00000000
        CTTRIGOUT BIT[7:0]

CTI2_ITCHOUTACK ADDRESS 0x12EEC R
CTI2_ITCHOUTACK RESET_VALUE 0x00000000
        CTCHOUTACK BIT[3:0]

CTI2_ITTRIGOUTACK ADDRESS 0x12EF0 R
CTI2_ITTRIGOUTACK RESET_VALUE 0x00000000
        CTTRIGOUTACK BIT[7:0]

CTI2_ITCHIN ADDRESS 0x12EF4 R
CTI2_ITCHIN RESET_VALUE 0x00000000
        CTCHIN BIT[3:0]

CTI2_ITTRIGIN ADDRESS 0x12EF8 R
CTI2_ITTRIGIN RESET_VALUE 0x00000000
        CTTRIGIN BIT[7:0]

CTI2_ITCTRL ADDRESS 0x12F00 RW
CTI2_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

CTI2_CLAIMSET ADDRESS 0x12FA0 RW
CTI2_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CTI2_CLAIMCLR ADDRESS 0x12FA4 RW
CTI2_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

CTI2_LAR ADDRESS 0x12FB0 W
CTI2_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

CTI2_LSR ADDRESS 0x12FB4 R
CTI2_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

CTI2_AUTHSTATUS ADDRESS 0x12FB8 R
CTI2_AUTHSTATUS RESET_VALUE 0x0000000X
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSID BIT[1:0]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3

CTI2_DEVID ADDRESS 0x12FC8 R
CTI2_DEVID RESET_VALUE 0x00040800
        NUMCH BIT[19:16]
        NUMTRIG BIT[15:8]
        EXTMUXNUM BIT[4:0]

CTI2_DEVTYPE ADDRESS 0x12FCC R
CTI2_DEVTYPE RESET_VALUE 0x00000014
        SUB_TYPE BIT[7:4]
                TRIGGER_MATRIX VALUE 0x1
        MAJOR_TYPE BIT[3:0]
                DEBUG_CONTROL VALUE 0x4

CTI2_PERIPHID0 ADDRESS 0x12FE0 R
CTI2_PERIPHID0 RESET_VALUE 0x00000006
        PART_0 BIT[7:0]
                CTI_PART_NUMBER_7_0 VALUE 0x06

CTI2_PERIPHID1 ADDRESS 0x12FE4 R
CTI2_PERIPHID1 RESET_VALUE 0x000000B9
        DES_0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
        PART_1 BIT[3:0]
                CTI_PART_NUMBER_11_8 VALUE 0x9

CTI2_PERIPHID2 ADDRESS 0x12FE8 R
CTI2_PERIPHID2 RESET_VALUE 0x0000004B
        REVISION BIT[7:4]
                R0P4 VALUE 0x4
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        DES_1 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

CTI2_PERIPHID3 ADDRESS 0x12FEC R
CTI2_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODIFICATION VALUE 0x0
        CMOD BIT[3:0]
                NO_MODIFICATION VALUE 0x0

CTI2_PERIPHID4 ADDRESS 0x12FD0 R
CTI2_PERIPHID4 RESET_VALUE 0x00000004
        SIZE BIT[7:4]
                ENUM_4KB VALUE 0x0
        DES_2 BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

CTI2_PERIPHID5 ADDRESS 0x12FD4 RW
CTI2_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

CTI2_PERIPHID6 ADDRESS 0x12FD8 RW
CTI2_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

CTI2_PERIPHID7 ADDRESS 0x12FDC RW
CTI2_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

CTI2_COMPID0 ADDRESS 0x12FF0 R
CTI2_COMPID0 RESET_VALUE 0x0000000D
        PRMBL_0 BIT[7:0]
                ENUM_0D VALUE 0x0D

CTI2_COMPID1 ADDRESS 0x12FF4 R
CTI2_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PRMBL_1 BIT[3:0]
                ENUM_0 VALUE 0x0

CTI2_COMPID2 ADDRESS 0x12FF8 R
CTI2_COMPID2 RESET_VALUE 0x00000005
        PRMBL_2 BIT[7:0]
                ENUM_05 VALUE 0x05

CTI2_COMPID3 ADDRESS 0x12FFC R
CTI2_COMPID3 RESET_VALUE 0x000000B1
        PRMBL_3 BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.CTI3_CSCTI

CTI3_CTICONTROL ADDRESS 0x13000 RW
CTI3_CTICONTROL RESET_VALUE 0x00000000
        GLBEN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CTI3_CTIINTACK ADDRESS 0x13010 W
CTI3_CTIINTACK RESET_VALUE 0x00000000
        INTACK BIT[7:0]

CTI3_CTIAPPSET ADDRESS 0x13014 W
CTI3_CTIAPPSET RESET_VALUE 0x00000000
        APPSET BIT[3:0]

CTI3_CTIAPPCLEAR ADDRESS 0x13018 W
CTI3_CTIAPPCLEAR RESET_VALUE 0x00000000
        APPCLEAR BIT[3:0]

CTI3_CTIAPPPULSE ADDRESS 0x1301C W
CTI3_CTIAPPPULSE RESET_VALUE 0x00000000
        APPULSE BIT[3:0]

CTI3_CTIINEN0 ADDRESS 0x13020 RW
CTI3_CTIINEN0 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI3_CTIINEN1 ADDRESS 0x13024 RW
CTI3_CTIINEN1 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI3_CTIINEN2 ADDRESS 0x13028 RW
CTI3_CTIINEN2 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI3_CTIINEN3 ADDRESS 0x1302C RW
CTI3_CTIINEN3 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI3_CTIINEN4 ADDRESS 0x13030 RW
CTI3_CTIINEN4 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI3_CTIINEN5 ADDRESS 0x13034 RW
CTI3_CTIINEN5 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI3_CTIINEN6 ADDRESS 0x13038 RW
CTI3_CTIINEN6 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI3_CTIINEN7 ADDRESS 0x1303C RW
CTI3_CTIINEN7 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI3_CTIOUTEN0 ADDRESS 0x130A0 RW
CTI3_CTIOUTEN0 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI3_CTIOUTEN1 ADDRESS 0x130A4 RW
CTI3_CTIOUTEN1 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI3_CTIOUTEN2 ADDRESS 0x130A8 RW
CTI3_CTIOUTEN2 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI3_CTIOUTEN3 ADDRESS 0x130AC RW
CTI3_CTIOUTEN3 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI3_CTIOUTEN4 ADDRESS 0x130B0 RW
CTI3_CTIOUTEN4 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI3_CTIOUTEN5 ADDRESS 0x130B4 RW
CTI3_CTIOUTEN5 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI3_CTIOUTEN6 ADDRESS 0x130B8 RW
CTI3_CTIOUTEN6 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI3_CTIOUTEN7 ADDRESS 0x130BC RW
CTI3_CTIOUTEN7 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI3_CTITRIGINSTATUS ADDRESS 0x13130 R
CTI3_CTITRIGINSTATUS RESET_VALUE 0x000000XX
        TRIGINSTATUS BIT[7:0]

CTI3_CTITRIGOUTSTATUS ADDRESS 0x13134 R
CTI3_CTITRIGOUTSTATUS RESET_VALUE 0x00000000
        TRIGOUTSTATUS BIT[7:0]

CTI3_CTICHINSTATUS ADDRESS 0x13138 R
CTI3_CTICHINSTATUS RESET_VALUE 0x0000000X
        CTICHINSTATUS BIT[3:0]

CTI3_CTICHOUTSTATUS ADDRESS 0x1313C R
CTI3_CTICHOUTSTATUS RESET_VALUE 0x00000000
        CTICHOUTSTATUS BIT[3:0]

CTI3_CTIGATE ADDRESS 0x13140 RW
CTI3_CTIGATE RESET_VALUE 0x0000000F
        CTIGATEEN3 BIT[3]
        CTIGATEEN2 BIT[2]
        CTIGATEEN1 BIT[1]
        CTIGATEEN0 BIT[0]

CTI3_ASICCTL ADDRESS 0x13144 RW
CTI3_ASICCTL RESET_VALUE 0x00000000
        ASICCTL BIT[7:0]

CTI3_ITCHINACK ADDRESS 0x13EDC W
CTI3_ITCHINACK RESET_VALUE 0x00000000
        CTCHINACK BIT[3:0]

CTI3_ITTRIGINACK ADDRESS 0x13EE0 W
CTI3_ITTRIGINACK RESET_VALUE 0x00000000
        CTTRIGINACK BIT[7:0]

CTI3_ITCHOUT ADDRESS 0x13EE4 W
CTI3_ITCHOUT RESET_VALUE 0x00000000
        CTCHOUT BIT[3:0]

CTI3_ITTRIGOUT ADDRESS 0x13EE8 W
CTI3_ITTRIGOUT RESET_VALUE 0x00000000
        CTTRIGOUT BIT[7:0]

CTI3_ITCHOUTACK ADDRESS 0x13EEC R
CTI3_ITCHOUTACK RESET_VALUE 0x00000000
        CTCHOUTACK BIT[3:0]

CTI3_ITTRIGOUTACK ADDRESS 0x13EF0 R
CTI3_ITTRIGOUTACK RESET_VALUE 0x00000000
        CTTRIGOUTACK BIT[7:0]

CTI3_ITCHIN ADDRESS 0x13EF4 R
CTI3_ITCHIN RESET_VALUE 0x00000000
        CTCHIN BIT[3:0]

CTI3_ITTRIGIN ADDRESS 0x13EF8 R
CTI3_ITTRIGIN RESET_VALUE 0x00000000
        CTTRIGIN BIT[7:0]

CTI3_ITCTRL ADDRESS 0x13F00 RW
CTI3_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

CTI3_CLAIMSET ADDRESS 0x13FA0 RW
CTI3_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CTI3_CLAIMCLR ADDRESS 0x13FA4 RW
CTI3_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

CTI3_LAR ADDRESS 0x13FB0 W
CTI3_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

CTI3_LSR ADDRESS 0x13FB4 R
CTI3_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

CTI3_AUTHSTATUS ADDRESS 0x13FB8 R
CTI3_AUTHSTATUS RESET_VALUE 0x0000000X
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSID BIT[1:0]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3

CTI3_DEVID ADDRESS 0x13FC8 R
CTI3_DEVID RESET_VALUE 0x00040800
        NUMCH BIT[19:16]
        NUMTRIG BIT[15:8]
        EXTMUXNUM BIT[4:0]

CTI3_DEVTYPE ADDRESS 0x13FCC R
CTI3_DEVTYPE RESET_VALUE 0x00000014
        SUB_TYPE BIT[7:4]
                TRIGGER_MATRIX VALUE 0x1
        MAJOR_TYPE BIT[3:0]
                DEBUG_CONTROL VALUE 0x4

CTI3_PERIPHID0 ADDRESS 0x13FE0 R
CTI3_PERIPHID0 RESET_VALUE 0x00000006
        PART_0 BIT[7:0]
                CTI_PART_NUMBER_7_0 VALUE 0x06

CTI3_PERIPHID1 ADDRESS 0x13FE4 R
CTI3_PERIPHID1 RESET_VALUE 0x000000B9
        DES_0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
        PART_1 BIT[3:0]
                CTI_PART_NUMBER_11_8 VALUE 0x9

CTI3_PERIPHID2 ADDRESS 0x13FE8 R
CTI3_PERIPHID2 RESET_VALUE 0x0000004B
        REVISION BIT[7:4]
                R0P4 VALUE 0x4
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        DES_1 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

CTI3_PERIPHID3 ADDRESS 0x13FEC R
CTI3_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODIFICATION VALUE 0x0
        CMOD BIT[3:0]
                NO_MODIFICATION VALUE 0x0

CTI3_PERIPHID4 ADDRESS 0x13FD0 R
CTI3_PERIPHID4 RESET_VALUE 0x00000004
        SIZE BIT[7:4]
                ENUM_4KB VALUE 0x0
        DES_2 BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

CTI3_PERIPHID5 ADDRESS 0x13FD4 RW
CTI3_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

CTI3_PERIPHID6 ADDRESS 0x13FD8 RW
CTI3_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

CTI3_PERIPHID7 ADDRESS 0x13FDC RW
CTI3_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

CTI3_COMPID0 ADDRESS 0x13FF0 R
CTI3_COMPID0 RESET_VALUE 0x0000000D
        PRMBL_0 BIT[7:0]
                ENUM_0D VALUE 0x0D

CTI3_COMPID1 ADDRESS 0x13FF4 R
CTI3_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PRMBL_1 BIT[3:0]
                ENUM_0 VALUE 0x0

CTI3_COMPID2 ADDRESS 0x13FF8 R
CTI3_COMPID2 RESET_VALUE 0x00000005
        PRMBL_2 BIT[7:0]
                ENUM_05 VALUE 0x05

CTI3_COMPID3 ADDRESS 0x13FFC R
CTI3_COMPID3 RESET_VALUE 0x000000B1
        PRMBL_3 BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.CTI4_CSCTI

CTI4_CTICONTROL ADDRESS 0x14000 RW
CTI4_CTICONTROL RESET_VALUE 0x00000000
        GLBEN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CTI4_CTIINTACK ADDRESS 0x14010 W
CTI4_CTIINTACK RESET_VALUE 0x00000000
        INTACK BIT[7:0]

CTI4_CTIAPPSET ADDRESS 0x14014 W
CTI4_CTIAPPSET RESET_VALUE 0x00000000
        APPSET BIT[3:0]

CTI4_CTIAPPCLEAR ADDRESS 0x14018 W
CTI4_CTIAPPCLEAR RESET_VALUE 0x00000000
        APPCLEAR BIT[3:0]

CTI4_CTIAPPPULSE ADDRESS 0x1401C W
CTI4_CTIAPPPULSE RESET_VALUE 0x00000000
        APPULSE BIT[3:0]

CTI4_CTIINEN0 ADDRESS 0x14020 RW
CTI4_CTIINEN0 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI4_CTIINEN1 ADDRESS 0x14024 RW
CTI4_CTIINEN1 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI4_CTIINEN2 ADDRESS 0x14028 RW
CTI4_CTIINEN2 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI4_CTIINEN3 ADDRESS 0x1402C RW
CTI4_CTIINEN3 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI4_CTIINEN4 ADDRESS 0x14030 RW
CTI4_CTIINEN4 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI4_CTIINEN5 ADDRESS 0x14034 RW
CTI4_CTIINEN5 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI4_CTIINEN6 ADDRESS 0x14038 RW
CTI4_CTIINEN6 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI4_CTIINEN7 ADDRESS 0x1403C RW
CTI4_CTIINEN7 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI4_CTIOUTEN0 ADDRESS 0x140A0 RW
CTI4_CTIOUTEN0 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI4_CTIOUTEN1 ADDRESS 0x140A4 RW
CTI4_CTIOUTEN1 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI4_CTIOUTEN2 ADDRESS 0x140A8 RW
CTI4_CTIOUTEN2 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI4_CTIOUTEN3 ADDRESS 0x140AC RW
CTI4_CTIOUTEN3 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI4_CTIOUTEN4 ADDRESS 0x140B0 RW
CTI4_CTIOUTEN4 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI4_CTIOUTEN5 ADDRESS 0x140B4 RW
CTI4_CTIOUTEN5 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI4_CTIOUTEN6 ADDRESS 0x140B8 RW
CTI4_CTIOUTEN6 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI4_CTIOUTEN7 ADDRESS 0x140BC RW
CTI4_CTIOUTEN7 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI4_CTITRIGINSTATUS ADDRESS 0x14130 R
CTI4_CTITRIGINSTATUS RESET_VALUE 0x000000XX
        TRIGINSTATUS BIT[7:0]

CTI4_CTITRIGOUTSTATUS ADDRESS 0x14134 R
CTI4_CTITRIGOUTSTATUS RESET_VALUE 0x00000000
        TRIGOUTSTATUS BIT[7:0]

CTI4_CTICHINSTATUS ADDRESS 0x14138 R
CTI4_CTICHINSTATUS RESET_VALUE 0x0000000X
        CTICHINSTATUS BIT[3:0]

CTI4_CTICHOUTSTATUS ADDRESS 0x1413C R
CTI4_CTICHOUTSTATUS RESET_VALUE 0x00000000
        CTICHOUTSTATUS BIT[3:0]

CTI4_CTIGATE ADDRESS 0x14140 RW
CTI4_CTIGATE RESET_VALUE 0x0000000F
        CTIGATEEN3 BIT[3]
        CTIGATEEN2 BIT[2]
        CTIGATEEN1 BIT[1]
        CTIGATEEN0 BIT[0]

CTI4_ASICCTL ADDRESS 0x14144 RW
CTI4_ASICCTL RESET_VALUE 0x00000000
        ASICCTL BIT[7:0]

CTI4_ITCHINACK ADDRESS 0x14EDC W
CTI4_ITCHINACK RESET_VALUE 0x00000000
        CTCHINACK BIT[3:0]

CTI4_ITTRIGINACK ADDRESS 0x14EE0 W
CTI4_ITTRIGINACK RESET_VALUE 0x00000000
        CTTRIGINACK BIT[7:0]

CTI4_ITCHOUT ADDRESS 0x14EE4 W
CTI4_ITCHOUT RESET_VALUE 0x00000000
        CTCHOUT BIT[3:0]

CTI4_ITTRIGOUT ADDRESS 0x14EE8 W
CTI4_ITTRIGOUT RESET_VALUE 0x00000000
        CTTRIGOUT BIT[7:0]

CTI4_ITCHOUTACK ADDRESS 0x14EEC R
CTI4_ITCHOUTACK RESET_VALUE 0x00000000
        CTCHOUTACK BIT[3:0]

CTI4_ITTRIGOUTACK ADDRESS 0x14EF0 R
CTI4_ITTRIGOUTACK RESET_VALUE 0x00000000
        CTTRIGOUTACK BIT[7:0]

CTI4_ITCHIN ADDRESS 0x14EF4 R
CTI4_ITCHIN RESET_VALUE 0x00000000
        CTCHIN BIT[3:0]

CTI4_ITTRIGIN ADDRESS 0x14EF8 R
CTI4_ITTRIGIN RESET_VALUE 0x00000000
        CTTRIGIN BIT[7:0]

CTI4_ITCTRL ADDRESS 0x14F00 RW
CTI4_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

CTI4_CLAIMSET ADDRESS 0x14FA0 RW
CTI4_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CTI4_CLAIMCLR ADDRESS 0x14FA4 RW
CTI4_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

CTI4_LAR ADDRESS 0x14FB0 W
CTI4_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

CTI4_LSR ADDRESS 0x14FB4 R
CTI4_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

CTI4_AUTHSTATUS ADDRESS 0x14FB8 R
CTI4_AUTHSTATUS RESET_VALUE 0x0000000X
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSID BIT[1:0]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3

CTI4_DEVID ADDRESS 0x14FC8 R
CTI4_DEVID RESET_VALUE 0x00040800
        NUMCH BIT[19:16]
        NUMTRIG BIT[15:8]
        EXTMUXNUM BIT[4:0]

CTI4_DEVTYPE ADDRESS 0x14FCC R
CTI4_DEVTYPE RESET_VALUE 0x00000014
        SUB_TYPE BIT[7:4]
                TRIGGER_MATRIX VALUE 0x1
        MAJOR_TYPE BIT[3:0]
                DEBUG_CONTROL VALUE 0x4

CTI4_PERIPHID0 ADDRESS 0x14FE0 R
CTI4_PERIPHID0 RESET_VALUE 0x00000006
        PART_0 BIT[7:0]
                CTI_PART_NUMBER_7_0 VALUE 0x06

CTI4_PERIPHID1 ADDRESS 0x14FE4 R
CTI4_PERIPHID1 RESET_VALUE 0x000000B9
        DES_0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
        PART_1 BIT[3:0]
                CTI_PART_NUMBER_11_8 VALUE 0x9

CTI4_PERIPHID2 ADDRESS 0x14FE8 R
CTI4_PERIPHID2 RESET_VALUE 0x0000004B
        REVISION BIT[7:4]
                R0P4 VALUE 0x4
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        DES_1 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

CTI4_PERIPHID3 ADDRESS 0x14FEC R
CTI4_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODIFICATION VALUE 0x0
        CMOD BIT[3:0]
                NO_MODIFICATION VALUE 0x0

CTI4_PERIPHID4 ADDRESS 0x14FD0 R
CTI4_PERIPHID4 RESET_VALUE 0x00000004
        SIZE BIT[7:4]
                ENUM_4KB VALUE 0x0
        DES_2 BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

CTI4_PERIPHID5 ADDRESS 0x14FD4 RW
CTI4_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

CTI4_PERIPHID6 ADDRESS 0x14FD8 RW
CTI4_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

CTI4_PERIPHID7 ADDRESS 0x14FDC RW
CTI4_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

CTI4_COMPID0 ADDRESS 0x14FF0 R
CTI4_COMPID0 RESET_VALUE 0x0000000D
        PRMBL_0 BIT[7:0]
                ENUM_0D VALUE 0x0D

CTI4_COMPID1 ADDRESS 0x14FF4 R
CTI4_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PRMBL_1 BIT[3:0]
                ENUM_0 VALUE 0x0

CTI4_COMPID2 ADDRESS 0x14FF8 R
CTI4_COMPID2 RESET_VALUE 0x00000005
        PRMBL_2 BIT[7:0]
                ENUM_05 VALUE 0x05

CTI4_COMPID3 ADDRESS 0x14FFC R
CTI4_COMPID3 RESET_VALUE 0x000000B1
        PRMBL_3 BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.CTI5_CSCTI

CTI5_CTICONTROL ADDRESS 0x15000 RW
CTI5_CTICONTROL RESET_VALUE 0x00000000
        GLBEN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CTI5_CTIINTACK ADDRESS 0x15010 W
CTI5_CTIINTACK RESET_VALUE 0x00000000
        INTACK BIT[7:0]

CTI5_CTIAPPSET ADDRESS 0x15014 W
CTI5_CTIAPPSET RESET_VALUE 0x00000000
        APPSET BIT[3:0]

CTI5_CTIAPPCLEAR ADDRESS 0x15018 W
CTI5_CTIAPPCLEAR RESET_VALUE 0x00000000
        APPCLEAR BIT[3:0]

CTI5_CTIAPPPULSE ADDRESS 0x1501C W
CTI5_CTIAPPPULSE RESET_VALUE 0x00000000
        APPULSE BIT[3:0]

CTI5_CTIINEN0 ADDRESS 0x15020 RW
CTI5_CTIINEN0 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI5_CTIINEN1 ADDRESS 0x15024 RW
CTI5_CTIINEN1 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI5_CTIINEN2 ADDRESS 0x15028 RW
CTI5_CTIINEN2 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI5_CTIINEN3 ADDRESS 0x1502C RW
CTI5_CTIINEN3 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI5_CTIINEN4 ADDRESS 0x15030 RW
CTI5_CTIINEN4 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI5_CTIINEN5 ADDRESS 0x15034 RW
CTI5_CTIINEN5 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI5_CTIINEN6 ADDRESS 0x15038 RW
CTI5_CTIINEN6 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI5_CTIINEN7 ADDRESS 0x1503C RW
CTI5_CTIINEN7 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI5_CTIOUTEN0 ADDRESS 0x150A0 RW
CTI5_CTIOUTEN0 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI5_CTIOUTEN1 ADDRESS 0x150A4 RW
CTI5_CTIOUTEN1 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI5_CTIOUTEN2 ADDRESS 0x150A8 RW
CTI5_CTIOUTEN2 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI5_CTIOUTEN3 ADDRESS 0x150AC RW
CTI5_CTIOUTEN3 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI5_CTIOUTEN4 ADDRESS 0x150B0 RW
CTI5_CTIOUTEN4 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI5_CTIOUTEN5 ADDRESS 0x150B4 RW
CTI5_CTIOUTEN5 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI5_CTIOUTEN6 ADDRESS 0x150B8 RW
CTI5_CTIOUTEN6 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI5_CTIOUTEN7 ADDRESS 0x150BC RW
CTI5_CTIOUTEN7 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI5_CTITRIGINSTATUS ADDRESS 0x15130 R
CTI5_CTITRIGINSTATUS RESET_VALUE 0x000000XX
        TRIGINSTATUS BIT[7:0]

CTI5_CTITRIGOUTSTATUS ADDRESS 0x15134 R
CTI5_CTITRIGOUTSTATUS RESET_VALUE 0x00000000
        TRIGOUTSTATUS BIT[7:0]

CTI5_CTICHINSTATUS ADDRESS 0x15138 R
CTI5_CTICHINSTATUS RESET_VALUE 0x0000000X
        CTICHINSTATUS BIT[3:0]

CTI5_CTICHOUTSTATUS ADDRESS 0x1513C R
CTI5_CTICHOUTSTATUS RESET_VALUE 0x00000000
        CTICHOUTSTATUS BIT[3:0]

CTI5_CTIGATE ADDRESS 0x15140 RW
CTI5_CTIGATE RESET_VALUE 0x0000000F
        CTIGATEEN3 BIT[3]
        CTIGATEEN2 BIT[2]
        CTIGATEEN1 BIT[1]
        CTIGATEEN0 BIT[0]

CTI5_ASICCTL ADDRESS 0x15144 RW
CTI5_ASICCTL RESET_VALUE 0x00000000
        ASICCTL BIT[7:0]

CTI5_ITCHINACK ADDRESS 0x15EDC W
CTI5_ITCHINACK RESET_VALUE 0x00000000
        CTCHINACK BIT[3:0]

CTI5_ITTRIGINACK ADDRESS 0x15EE0 W
CTI5_ITTRIGINACK RESET_VALUE 0x00000000
        CTTRIGINACK BIT[7:0]

CTI5_ITCHOUT ADDRESS 0x15EE4 W
CTI5_ITCHOUT RESET_VALUE 0x00000000
        CTCHOUT BIT[3:0]

CTI5_ITTRIGOUT ADDRESS 0x15EE8 W
CTI5_ITTRIGOUT RESET_VALUE 0x00000000
        CTTRIGOUT BIT[7:0]

CTI5_ITCHOUTACK ADDRESS 0x15EEC R
CTI5_ITCHOUTACK RESET_VALUE 0x00000000
        CTCHOUTACK BIT[3:0]

CTI5_ITTRIGOUTACK ADDRESS 0x15EF0 R
CTI5_ITTRIGOUTACK RESET_VALUE 0x00000000
        CTTRIGOUTACK BIT[7:0]

CTI5_ITCHIN ADDRESS 0x15EF4 R
CTI5_ITCHIN RESET_VALUE 0x00000000
        CTCHIN BIT[3:0]

CTI5_ITTRIGIN ADDRESS 0x15EF8 R
CTI5_ITTRIGIN RESET_VALUE 0x00000000
        CTTRIGIN BIT[7:0]

CTI5_ITCTRL ADDRESS 0x15F00 RW
CTI5_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

CTI5_CLAIMSET ADDRESS 0x15FA0 RW
CTI5_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CTI5_CLAIMCLR ADDRESS 0x15FA4 RW
CTI5_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

CTI5_LAR ADDRESS 0x15FB0 W
CTI5_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

CTI5_LSR ADDRESS 0x15FB4 R
CTI5_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

CTI5_AUTHSTATUS ADDRESS 0x15FB8 R
CTI5_AUTHSTATUS RESET_VALUE 0x0000000X
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSID BIT[1:0]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3

CTI5_DEVID ADDRESS 0x15FC8 R
CTI5_DEVID RESET_VALUE 0x00040800
        NUMCH BIT[19:16]
        NUMTRIG BIT[15:8]
        EXTMUXNUM BIT[4:0]

CTI5_DEVTYPE ADDRESS 0x15FCC R
CTI5_DEVTYPE RESET_VALUE 0x00000014
        SUB_TYPE BIT[7:4]
                TRIGGER_MATRIX VALUE 0x1
        MAJOR_TYPE BIT[3:0]
                DEBUG_CONTROL VALUE 0x4

CTI5_PERIPHID0 ADDRESS 0x15FE0 R
CTI5_PERIPHID0 RESET_VALUE 0x00000006
        PART_0 BIT[7:0]
                CTI_PART_NUMBER_7_0 VALUE 0x06

CTI5_PERIPHID1 ADDRESS 0x15FE4 R
CTI5_PERIPHID1 RESET_VALUE 0x000000B9
        DES_0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
        PART_1 BIT[3:0]
                CTI_PART_NUMBER_11_8 VALUE 0x9

CTI5_PERIPHID2 ADDRESS 0x15FE8 R
CTI5_PERIPHID2 RESET_VALUE 0x0000004B
        REVISION BIT[7:4]
                R0P4 VALUE 0x4
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        DES_1 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

CTI5_PERIPHID3 ADDRESS 0x15FEC R
CTI5_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODIFICATION VALUE 0x0
        CMOD BIT[3:0]
                NO_MODIFICATION VALUE 0x0

CTI5_PERIPHID4 ADDRESS 0x15FD0 R
CTI5_PERIPHID4 RESET_VALUE 0x00000004
        SIZE BIT[7:4]
                ENUM_4KB VALUE 0x0
        DES_2 BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

CTI5_PERIPHID5 ADDRESS 0x15FD4 RW
CTI5_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

CTI5_PERIPHID6 ADDRESS 0x15FD8 RW
CTI5_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

CTI5_PERIPHID7 ADDRESS 0x15FDC RW
CTI5_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

CTI5_COMPID0 ADDRESS 0x15FF0 R
CTI5_COMPID0 RESET_VALUE 0x0000000D
        PRMBL_0 BIT[7:0]
                ENUM_0D VALUE 0x0D

CTI5_COMPID1 ADDRESS 0x15FF4 R
CTI5_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PRMBL_1 BIT[3:0]
                ENUM_0 VALUE 0x0

CTI5_COMPID2 ADDRESS 0x15FF8 R
CTI5_COMPID2 RESET_VALUE 0x00000005
        PRMBL_2 BIT[7:0]
                ENUM_05 VALUE 0x05

CTI5_COMPID3 ADDRESS 0x15FFC R
CTI5_COMPID3 RESET_VALUE 0x000000B1
        PRMBL_3 BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.CTI6_CSCTI

CTI6_CTICONTROL ADDRESS 0x16000 RW
CTI6_CTICONTROL RESET_VALUE 0x00000000
        GLBEN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CTI6_CTIINTACK ADDRESS 0x16010 W
CTI6_CTIINTACK RESET_VALUE 0x00000000
        INTACK BIT[7:0]

CTI6_CTIAPPSET ADDRESS 0x16014 W
CTI6_CTIAPPSET RESET_VALUE 0x00000000
        APPSET BIT[3:0]

CTI6_CTIAPPCLEAR ADDRESS 0x16018 W
CTI6_CTIAPPCLEAR RESET_VALUE 0x00000000
        APPCLEAR BIT[3:0]

CTI6_CTIAPPPULSE ADDRESS 0x1601C W
CTI6_CTIAPPPULSE RESET_VALUE 0x00000000
        APPULSE BIT[3:0]

CTI6_CTIINEN0 ADDRESS 0x16020 RW
CTI6_CTIINEN0 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI6_CTIINEN1 ADDRESS 0x16024 RW
CTI6_CTIINEN1 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI6_CTIINEN2 ADDRESS 0x16028 RW
CTI6_CTIINEN2 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI6_CTIINEN3 ADDRESS 0x1602C RW
CTI6_CTIINEN3 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI6_CTIINEN4 ADDRESS 0x16030 RW
CTI6_CTIINEN4 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI6_CTIINEN5 ADDRESS 0x16034 RW
CTI6_CTIINEN5 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI6_CTIINEN6 ADDRESS 0x16038 RW
CTI6_CTIINEN6 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI6_CTIINEN7 ADDRESS 0x1603C RW
CTI6_CTIINEN7 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI6_CTIOUTEN0 ADDRESS 0x160A0 RW
CTI6_CTIOUTEN0 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI6_CTIOUTEN1 ADDRESS 0x160A4 RW
CTI6_CTIOUTEN1 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI6_CTIOUTEN2 ADDRESS 0x160A8 RW
CTI6_CTIOUTEN2 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI6_CTIOUTEN3 ADDRESS 0x160AC RW
CTI6_CTIOUTEN3 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI6_CTIOUTEN4 ADDRESS 0x160B0 RW
CTI6_CTIOUTEN4 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI6_CTIOUTEN5 ADDRESS 0x160B4 RW
CTI6_CTIOUTEN5 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI6_CTIOUTEN6 ADDRESS 0x160B8 RW
CTI6_CTIOUTEN6 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI6_CTIOUTEN7 ADDRESS 0x160BC RW
CTI6_CTIOUTEN7 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI6_CTITRIGINSTATUS ADDRESS 0x16130 R
CTI6_CTITRIGINSTATUS RESET_VALUE 0x000000XX
        TRIGINSTATUS BIT[7:0]

CTI6_CTITRIGOUTSTATUS ADDRESS 0x16134 R
CTI6_CTITRIGOUTSTATUS RESET_VALUE 0x00000000
        TRIGOUTSTATUS BIT[7:0]

CTI6_CTICHINSTATUS ADDRESS 0x16138 R
CTI6_CTICHINSTATUS RESET_VALUE 0x0000000X
        CTICHINSTATUS BIT[3:0]

CTI6_CTICHOUTSTATUS ADDRESS 0x1613C R
CTI6_CTICHOUTSTATUS RESET_VALUE 0x00000000
        CTICHOUTSTATUS BIT[3:0]

CTI6_CTIGATE ADDRESS 0x16140 RW
CTI6_CTIGATE RESET_VALUE 0x0000000F
        CTIGATEEN3 BIT[3]
        CTIGATEEN2 BIT[2]
        CTIGATEEN1 BIT[1]
        CTIGATEEN0 BIT[0]

CTI6_ASICCTL ADDRESS 0x16144 RW
CTI6_ASICCTL RESET_VALUE 0x00000000
        ASICCTL BIT[7:0]

CTI6_ITCHINACK ADDRESS 0x16EDC W
CTI6_ITCHINACK RESET_VALUE 0x00000000
        CTCHINACK BIT[3:0]

CTI6_ITTRIGINACK ADDRESS 0x16EE0 W
CTI6_ITTRIGINACK RESET_VALUE 0x00000000
        CTTRIGINACK BIT[7:0]

CTI6_ITCHOUT ADDRESS 0x16EE4 W
CTI6_ITCHOUT RESET_VALUE 0x00000000
        CTCHOUT BIT[3:0]

CTI6_ITTRIGOUT ADDRESS 0x16EE8 W
CTI6_ITTRIGOUT RESET_VALUE 0x00000000
        CTTRIGOUT BIT[7:0]

CTI6_ITCHOUTACK ADDRESS 0x16EEC R
CTI6_ITCHOUTACK RESET_VALUE 0x00000000
        CTCHOUTACK BIT[3:0]

CTI6_ITTRIGOUTACK ADDRESS 0x16EF0 R
CTI6_ITTRIGOUTACK RESET_VALUE 0x00000000
        CTTRIGOUTACK BIT[7:0]

CTI6_ITCHIN ADDRESS 0x16EF4 R
CTI6_ITCHIN RESET_VALUE 0x00000000
        CTCHIN BIT[3:0]

CTI6_ITTRIGIN ADDRESS 0x16EF8 R
CTI6_ITTRIGIN RESET_VALUE 0x00000000
        CTTRIGIN BIT[7:0]

CTI6_ITCTRL ADDRESS 0x16F00 RW
CTI6_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

CTI6_CLAIMSET ADDRESS 0x16FA0 RW
CTI6_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CTI6_CLAIMCLR ADDRESS 0x16FA4 RW
CTI6_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

CTI6_LAR ADDRESS 0x16FB0 W
CTI6_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

CTI6_LSR ADDRESS 0x16FB4 R
CTI6_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

CTI6_AUTHSTATUS ADDRESS 0x16FB8 R
CTI6_AUTHSTATUS RESET_VALUE 0x0000000X
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSID BIT[1:0]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3

CTI6_DEVID ADDRESS 0x16FC8 R
CTI6_DEVID RESET_VALUE 0x00040800
        NUMCH BIT[19:16]
        NUMTRIG BIT[15:8]
        EXTMUXNUM BIT[4:0]

CTI6_DEVTYPE ADDRESS 0x16FCC R
CTI6_DEVTYPE RESET_VALUE 0x00000014
        SUB_TYPE BIT[7:4]
                TRIGGER_MATRIX VALUE 0x1
        MAJOR_TYPE BIT[3:0]
                DEBUG_CONTROL VALUE 0x4

CTI6_PERIPHID0 ADDRESS 0x16FE0 R
CTI6_PERIPHID0 RESET_VALUE 0x00000006
        PART_0 BIT[7:0]
                CTI_PART_NUMBER_7_0 VALUE 0x06

CTI6_PERIPHID1 ADDRESS 0x16FE4 R
CTI6_PERIPHID1 RESET_VALUE 0x000000B9
        DES_0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
        PART_1 BIT[3:0]
                CTI_PART_NUMBER_11_8 VALUE 0x9

CTI6_PERIPHID2 ADDRESS 0x16FE8 R
CTI6_PERIPHID2 RESET_VALUE 0x0000004B
        REVISION BIT[7:4]
                R0P4 VALUE 0x4
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        DES_1 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

CTI6_PERIPHID3 ADDRESS 0x16FEC R
CTI6_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODIFICATION VALUE 0x0
        CMOD BIT[3:0]
                NO_MODIFICATION VALUE 0x0

CTI6_PERIPHID4 ADDRESS 0x16FD0 R
CTI6_PERIPHID4 RESET_VALUE 0x00000004
        SIZE BIT[7:4]
                ENUM_4KB VALUE 0x0
        DES_2 BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

CTI6_PERIPHID5 ADDRESS 0x16FD4 RW
CTI6_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

CTI6_PERIPHID6 ADDRESS 0x16FD8 RW
CTI6_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

CTI6_PERIPHID7 ADDRESS 0x16FDC RW
CTI6_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

CTI6_COMPID0 ADDRESS 0x16FF0 R
CTI6_COMPID0 RESET_VALUE 0x0000000D
        PRMBL_0 BIT[7:0]
                ENUM_0D VALUE 0x0D

CTI6_COMPID1 ADDRESS 0x16FF4 R
CTI6_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PRMBL_1 BIT[3:0]
                ENUM_0 VALUE 0x0

CTI6_COMPID2 ADDRESS 0x16FF8 R
CTI6_COMPID2 RESET_VALUE 0x00000005
        PRMBL_2 BIT[7:0]
                ENUM_05 VALUE 0x05

CTI6_COMPID3 ADDRESS 0x16FFC R
CTI6_COMPID3 RESET_VALUE 0x000000B1
        PRMBL_3 BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.CTI7_CSCTI

CTI7_CTICONTROL ADDRESS 0x17000 RW
CTI7_CTICONTROL RESET_VALUE 0x00000000
        GLBEN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CTI7_CTIINTACK ADDRESS 0x17010 W
CTI7_CTIINTACK RESET_VALUE 0x00000000
        INTACK BIT[7:0]

CTI7_CTIAPPSET ADDRESS 0x17014 W
CTI7_CTIAPPSET RESET_VALUE 0x00000000
        APPSET BIT[3:0]

CTI7_CTIAPPCLEAR ADDRESS 0x17018 W
CTI7_CTIAPPCLEAR RESET_VALUE 0x00000000
        APPCLEAR BIT[3:0]

CTI7_CTIAPPPULSE ADDRESS 0x1701C W
CTI7_CTIAPPPULSE RESET_VALUE 0x00000000
        APPULSE BIT[3:0]

CTI7_CTIINEN0 ADDRESS 0x17020 RW
CTI7_CTIINEN0 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI7_CTIINEN1 ADDRESS 0x17024 RW
CTI7_CTIINEN1 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI7_CTIINEN2 ADDRESS 0x17028 RW
CTI7_CTIINEN2 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI7_CTIINEN3 ADDRESS 0x1702C RW
CTI7_CTIINEN3 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI7_CTIINEN4 ADDRESS 0x17030 RW
CTI7_CTIINEN4 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI7_CTIINEN5 ADDRESS 0x17034 RW
CTI7_CTIINEN5 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI7_CTIINEN6 ADDRESS 0x17038 RW
CTI7_CTIINEN6 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI7_CTIINEN7 ADDRESS 0x1703C RW
CTI7_CTIINEN7 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI7_CTIOUTEN0 ADDRESS 0x170A0 RW
CTI7_CTIOUTEN0 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI7_CTIOUTEN1 ADDRESS 0x170A4 RW
CTI7_CTIOUTEN1 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI7_CTIOUTEN2 ADDRESS 0x170A8 RW
CTI7_CTIOUTEN2 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI7_CTIOUTEN3 ADDRESS 0x170AC RW
CTI7_CTIOUTEN3 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI7_CTIOUTEN4 ADDRESS 0x170B0 RW
CTI7_CTIOUTEN4 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI7_CTIOUTEN5 ADDRESS 0x170B4 RW
CTI7_CTIOUTEN5 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI7_CTIOUTEN6 ADDRESS 0x170B8 RW
CTI7_CTIOUTEN6 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI7_CTIOUTEN7 ADDRESS 0x170BC RW
CTI7_CTIOUTEN7 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI7_CTITRIGINSTATUS ADDRESS 0x17130 R
CTI7_CTITRIGINSTATUS RESET_VALUE 0x000000XX
        TRIGINSTATUS BIT[7:0]

CTI7_CTITRIGOUTSTATUS ADDRESS 0x17134 R
CTI7_CTITRIGOUTSTATUS RESET_VALUE 0x00000000
        TRIGOUTSTATUS BIT[7:0]

CTI7_CTICHINSTATUS ADDRESS 0x17138 R
CTI7_CTICHINSTATUS RESET_VALUE 0x0000000X
        CTICHINSTATUS BIT[3:0]

CTI7_CTICHOUTSTATUS ADDRESS 0x1713C R
CTI7_CTICHOUTSTATUS RESET_VALUE 0x00000000
        CTICHOUTSTATUS BIT[3:0]

CTI7_CTIGATE ADDRESS 0x17140 RW
CTI7_CTIGATE RESET_VALUE 0x0000000F
        CTIGATEEN3 BIT[3]
        CTIGATEEN2 BIT[2]
        CTIGATEEN1 BIT[1]
        CTIGATEEN0 BIT[0]

CTI7_ASICCTL ADDRESS 0x17144 RW
CTI7_ASICCTL RESET_VALUE 0x00000000
        ASICCTL BIT[7:0]

CTI7_ITCHINACK ADDRESS 0x17EDC W
CTI7_ITCHINACK RESET_VALUE 0x00000000
        CTCHINACK BIT[3:0]

CTI7_ITTRIGINACK ADDRESS 0x17EE0 W
CTI7_ITTRIGINACK RESET_VALUE 0x00000000
        CTTRIGINACK BIT[7:0]

CTI7_ITCHOUT ADDRESS 0x17EE4 W
CTI7_ITCHOUT RESET_VALUE 0x00000000
        CTCHOUT BIT[3:0]

CTI7_ITTRIGOUT ADDRESS 0x17EE8 W
CTI7_ITTRIGOUT RESET_VALUE 0x00000000
        CTTRIGOUT BIT[7:0]

CTI7_ITCHOUTACK ADDRESS 0x17EEC R
CTI7_ITCHOUTACK RESET_VALUE 0x00000000
        CTCHOUTACK BIT[3:0]

CTI7_ITTRIGOUTACK ADDRESS 0x17EF0 R
CTI7_ITTRIGOUTACK RESET_VALUE 0x00000000
        CTTRIGOUTACK BIT[7:0]

CTI7_ITCHIN ADDRESS 0x17EF4 R
CTI7_ITCHIN RESET_VALUE 0x00000000
        CTCHIN BIT[3:0]

CTI7_ITTRIGIN ADDRESS 0x17EF8 R
CTI7_ITTRIGIN RESET_VALUE 0x00000000
        CTTRIGIN BIT[7:0]

CTI7_ITCTRL ADDRESS 0x17F00 RW
CTI7_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

CTI7_CLAIMSET ADDRESS 0x17FA0 RW
CTI7_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CTI7_CLAIMCLR ADDRESS 0x17FA4 RW
CTI7_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

CTI7_LAR ADDRESS 0x17FB0 W
CTI7_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

CTI7_LSR ADDRESS 0x17FB4 R
CTI7_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

CTI7_AUTHSTATUS ADDRESS 0x17FB8 R
CTI7_AUTHSTATUS RESET_VALUE 0x0000000X
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSID BIT[1:0]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3

CTI7_DEVID ADDRESS 0x17FC8 R
CTI7_DEVID RESET_VALUE 0x00040800
        NUMCH BIT[19:16]
        NUMTRIG BIT[15:8]
        EXTMUXNUM BIT[4:0]

CTI7_DEVTYPE ADDRESS 0x17FCC R
CTI7_DEVTYPE RESET_VALUE 0x00000014
        SUB_TYPE BIT[7:4]
                TRIGGER_MATRIX VALUE 0x1
        MAJOR_TYPE BIT[3:0]
                DEBUG_CONTROL VALUE 0x4

CTI7_PERIPHID0 ADDRESS 0x17FE0 R
CTI7_PERIPHID0 RESET_VALUE 0x00000006
        PART_0 BIT[7:0]
                CTI_PART_NUMBER_7_0 VALUE 0x06

CTI7_PERIPHID1 ADDRESS 0x17FE4 R
CTI7_PERIPHID1 RESET_VALUE 0x000000B9
        DES_0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
        PART_1 BIT[3:0]
                CTI_PART_NUMBER_11_8 VALUE 0x9

CTI7_PERIPHID2 ADDRESS 0x17FE8 R
CTI7_PERIPHID2 RESET_VALUE 0x0000004B
        REVISION BIT[7:4]
                R0P4 VALUE 0x4
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        DES_1 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

CTI7_PERIPHID3 ADDRESS 0x17FEC R
CTI7_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODIFICATION VALUE 0x0
        CMOD BIT[3:0]
                NO_MODIFICATION VALUE 0x0

CTI7_PERIPHID4 ADDRESS 0x17FD0 R
CTI7_PERIPHID4 RESET_VALUE 0x00000004
        SIZE BIT[7:4]
                ENUM_4KB VALUE 0x0
        DES_2 BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

CTI7_PERIPHID5 ADDRESS 0x17FD4 RW
CTI7_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

CTI7_PERIPHID6 ADDRESS 0x17FD8 RW
CTI7_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

CTI7_PERIPHID7 ADDRESS 0x17FDC RW
CTI7_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

CTI7_COMPID0 ADDRESS 0x17FF0 R
CTI7_COMPID0 RESET_VALUE 0x0000000D
        PRMBL_0 BIT[7:0]
                ENUM_0D VALUE 0x0D

CTI7_COMPID1 ADDRESS 0x17FF4 R
CTI7_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PRMBL_1 BIT[3:0]
                ENUM_0 VALUE 0x0

CTI7_COMPID2 ADDRESS 0x17FF8 R
CTI7_COMPID2 RESET_VALUE 0x00000005
        PRMBL_2 BIT[7:0]
                ENUM_05 VALUE 0x05

CTI7_COMPID3 ADDRESS 0x17FFC R
CTI7_COMPID3 RESET_VALUE 0x000000B1
        PRMBL_3 BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.CTI8_CSCTI

CTI8_CTICONTROL ADDRESS 0x18000 RW
CTI8_CTICONTROL RESET_VALUE 0x00000000
        GLBEN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CTI8_CTIINTACK ADDRESS 0x18010 W
CTI8_CTIINTACK RESET_VALUE 0x00000000
        INTACK BIT[7:0]

CTI8_CTIAPPSET ADDRESS 0x18014 W
CTI8_CTIAPPSET RESET_VALUE 0x00000000
        APPSET BIT[3:0]

CTI8_CTIAPPCLEAR ADDRESS 0x18018 W
CTI8_CTIAPPCLEAR RESET_VALUE 0x00000000
        APPCLEAR BIT[3:0]

CTI8_CTIAPPPULSE ADDRESS 0x1801C W
CTI8_CTIAPPPULSE RESET_VALUE 0x00000000
        APPULSE BIT[3:0]

CTI8_CTIINEN0 ADDRESS 0x18020 RW
CTI8_CTIINEN0 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI8_CTIINEN1 ADDRESS 0x18024 RW
CTI8_CTIINEN1 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI8_CTIINEN2 ADDRESS 0x18028 RW
CTI8_CTIINEN2 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI8_CTIINEN3 ADDRESS 0x1802C RW
CTI8_CTIINEN3 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI8_CTIINEN4 ADDRESS 0x18030 RW
CTI8_CTIINEN4 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI8_CTIINEN5 ADDRESS 0x18034 RW
CTI8_CTIINEN5 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI8_CTIINEN6 ADDRESS 0x18038 RW
CTI8_CTIINEN6 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI8_CTIINEN7 ADDRESS 0x1803C RW
CTI8_CTIINEN7 RESET_VALUE 0x00000000
        TRIGINEN BIT[3:0]

CTI8_CTIOUTEN0 ADDRESS 0x180A0 RW
CTI8_CTIOUTEN0 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI8_CTIOUTEN1 ADDRESS 0x180A4 RW
CTI8_CTIOUTEN1 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI8_CTIOUTEN2 ADDRESS 0x180A8 RW
CTI8_CTIOUTEN2 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI8_CTIOUTEN3 ADDRESS 0x180AC RW
CTI8_CTIOUTEN3 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI8_CTIOUTEN4 ADDRESS 0x180B0 RW
CTI8_CTIOUTEN4 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI8_CTIOUTEN5 ADDRESS 0x180B4 RW
CTI8_CTIOUTEN5 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI8_CTIOUTEN6 ADDRESS 0x180B8 RW
CTI8_CTIOUTEN6 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI8_CTIOUTEN7 ADDRESS 0x180BC RW
CTI8_CTIOUTEN7 RESET_VALUE 0x00000000
        TRIGOUTEN BIT[3:0]

CTI8_CTITRIGINSTATUS ADDRESS 0x18130 R
CTI8_CTITRIGINSTATUS RESET_VALUE 0x000000XX
        TRIGINSTATUS BIT[7:0]

CTI8_CTITRIGOUTSTATUS ADDRESS 0x18134 R
CTI8_CTITRIGOUTSTATUS RESET_VALUE 0x00000000
        TRIGOUTSTATUS BIT[7:0]

CTI8_CTICHINSTATUS ADDRESS 0x18138 R
CTI8_CTICHINSTATUS RESET_VALUE 0x0000000X
        CTICHINSTATUS BIT[3:0]

CTI8_CTICHOUTSTATUS ADDRESS 0x1813C R
CTI8_CTICHOUTSTATUS RESET_VALUE 0x00000000
        CTICHOUTSTATUS BIT[3:0]

CTI8_CTIGATE ADDRESS 0x18140 RW
CTI8_CTIGATE RESET_VALUE 0x0000000F
        CTIGATEEN3 BIT[3]
        CTIGATEEN2 BIT[2]
        CTIGATEEN1 BIT[1]
        CTIGATEEN0 BIT[0]

CTI8_ASICCTL ADDRESS 0x18144 RW
CTI8_ASICCTL RESET_VALUE 0x00000000
        ASICCTL BIT[7:0]

CTI8_ITCHINACK ADDRESS 0x18EDC W
CTI8_ITCHINACK RESET_VALUE 0x00000000
        CTCHINACK BIT[3:0]

CTI8_ITTRIGINACK ADDRESS 0x18EE0 W
CTI8_ITTRIGINACK RESET_VALUE 0x00000000
        CTTRIGINACK BIT[7:0]

CTI8_ITCHOUT ADDRESS 0x18EE4 W
CTI8_ITCHOUT RESET_VALUE 0x00000000
        CTCHOUT BIT[3:0]

CTI8_ITTRIGOUT ADDRESS 0x18EE8 W
CTI8_ITTRIGOUT RESET_VALUE 0x00000000
        CTTRIGOUT BIT[7:0]

CTI8_ITCHOUTACK ADDRESS 0x18EEC R
CTI8_ITCHOUTACK RESET_VALUE 0x00000000
        CTCHOUTACK BIT[3:0]

CTI8_ITTRIGOUTACK ADDRESS 0x18EF0 R
CTI8_ITTRIGOUTACK RESET_VALUE 0x00000000
        CTTRIGOUTACK BIT[7:0]

CTI8_ITCHIN ADDRESS 0x18EF4 R
CTI8_ITCHIN RESET_VALUE 0x00000000
        CTCHIN BIT[3:0]

CTI8_ITTRIGIN ADDRESS 0x18EF8 R
CTI8_ITTRIGIN RESET_VALUE 0x00000000
        CTTRIGIN BIT[7:0]

CTI8_ITCTRL ADDRESS 0x18F00 RW
CTI8_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

CTI8_CLAIMSET ADDRESS 0x18FA0 RW
CTI8_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CTI8_CLAIMCLR ADDRESS 0x18FA4 RW
CTI8_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

CTI8_LAR ADDRESS 0x18FB0 W
CTI8_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

CTI8_LSR ADDRESS 0x18FB4 R
CTI8_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

CTI8_AUTHSTATUS ADDRESS 0x18FB8 R
CTI8_AUTHSTATUS RESET_VALUE 0x0000000X
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSID BIT[1:0]
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3

CTI8_DEVID ADDRESS 0x18FC8 R
CTI8_DEVID RESET_VALUE 0x00040800
        NUMCH BIT[19:16]
        NUMTRIG BIT[15:8]
        EXTMUXNUM BIT[4:0]

CTI8_DEVTYPE ADDRESS 0x18FCC R
CTI8_DEVTYPE RESET_VALUE 0x00000014
        SUB_TYPE BIT[7:4]
                TRIGGER_MATRIX VALUE 0x1
        MAJOR_TYPE BIT[3:0]
                DEBUG_CONTROL VALUE 0x4

CTI8_PERIPHID0 ADDRESS 0x18FE0 R
CTI8_PERIPHID0 RESET_VALUE 0x00000006
        PART_0 BIT[7:0]
                CTI_PART_NUMBER_7_0 VALUE 0x06

CTI8_PERIPHID1 ADDRESS 0x18FE4 R
CTI8_PERIPHID1 RESET_VALUE 0x000000B9
        DES_0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
        PART_1 BIT[3:0]
                CTI_PART_NUMBER_11_8 VALUE 0x9

CTI8_PERIPHID2 ADDRESS 0x18FE8 R
CTI8_PERIPHID2 RESET_VALUE 0x0000004B
        REVISION BIT[7:4]
                R0P4 VALUE 0x4
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        DES_1 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

CTI8_PERIPHID3 ADDRESS 0x18FEC R
CTI8_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODIFICATION VALUE 0x0
        CMOD BIT[3:0]
                NO_MODIFICATION VALUE 0x0

CTI8_PERIPHID4 ADDRESS 0x18FD0 R
CTI8_PERIPHID4 RESET_VALUE 0x00000004
        SIZE BIT[7:4]
                ENUM_4KB VALUE 0x0
        DES_2 BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

CTI8_PERIPHID5 ADDRESS 0x18FD4 RW
CTI8_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

CTI8_PERIPHID6 ADDRESS 0x18FD8 RW
CTI8_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

CTI8_PERIPHID7 ADDRESS 0x18FDC RW
CTI8_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

CTI8_COMPID0 ADDRESS 0x18FF0 R
CTI8_COMPID0 RESET_VALUE 0x0000000D
        PRMBL_0 BIT[7:0]
                ENUM_0D VALUE 0x0D

CTI8_COMPID1 ADDRESS 0x18FF4 R
CTI8_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PRMBL_1 BIT[3:0]
                ENUM_0 VALUE 0x0

CTI8_COMPID2 ADDRESS 0x18FF8 R
CTI8_COMPID2 RESET_VALUE 0x00000005
        PRMBL_2 BIT[7:0]
                ENUM_05 VALUE 0x05

CTI8_COMPID3 ADDRESS 0x18FFC R
CTI8_COMPID3 RESET_VALUE 0x000000B1
        PRMBL_3 BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.CSTPIU_CSTPIU

CSTPIU_SUPPORTED_PORT_SIZES ADDRESS 0x20000 R
CSTPIU_SUPPORTED_PORT_SIZES RESET_VALUE 0xXXXXXXXX
        PORT_SIZE_32 BIT[31]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_31 BIT[30]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_30 BIT[29]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_29 BIT[28]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_28 BIT[27]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_27 BIT[26]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_26 BIT[25]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_25 BIT[24]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_24 BIT[23]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_23 BIT[22]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_22 BIT[21]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_21 BIT[20]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_20 BIT[19]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_19 BIT[18]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_18 BIT[17]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_17 BIT[16]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_16 BIT[15]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_15 BIT[14]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_14 BIT[13]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_13 BIT[12]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_12 BIT[11]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_11 BIT[10]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_10 BIT[9]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_9 BIT[8]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_8 BIT[7]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_7 BIT[6]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_6 BIT[5]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_5 BIT[4]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_4 BIT[3]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_3 BIT[2]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_2 BIT[1]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PORT_SIZE_1 BIT[0]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1

CSTPIU_CURRENT_PORT_SIZE ADDRESS 0x20004 RW
CSTPIU_CURRENT_PORT_SIZE RESET_VALUE 0x00000001
        PORT_SIZE_32 BIT[31]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_31 BIT[30]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_30 BIT[29]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_29 BIT[28]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_28 BIT[27]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_27 BIT[26]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_26 BIT[25]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_25 BIT[24]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_24 BIT[23]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_23 BIT[22]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_22 BIT[21]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_21 BIT[20]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_20 BIT[19]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_19 BIT[18]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_18 BIT[17]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_17 BIT[16]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_16 BIT[15]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_15 BIT[14]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_14 BIT[13]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_13 BIT[12]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_12 BIT[11]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_11 BIT[10]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_10 BIT[9]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_9 BIT[8]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_8 BIT[7]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_7 BIT[6]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_6 BIT[5]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_5 BIT[4]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_4 BIT[3]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_3 BIT[2]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_2 BIT[1]
                INVALID VALUE 0x0
                VALID VALUE 0x1
        PORT_SIZE_1 BIT[0]
                INVALID VALUE 0x0
                VALID VALUE 0x1

CSTPIU_SUPPORTED_TRIGGER_MODES ADDRESS 0x20100 R
CSTPIU_SUPPORTED_TRIGGER_MODES RESET_VALUE 0x0000011F
        TRGRUN BIT[17]
                TRGNOTRUNNING VALUE 0x0
                TRGRUNNING VALUE 0x1
        TRIGGERED BIT[16]
                TRIGGER_NOT_OCCURRED VALUE 0x0
                TRIGGER_OCCURRED VALUE 0x1
        TCOUNT8 BIT[8]
                NOT_IMPLEMENTED VALUE 0x0
                IMPLEMENTED VALUE 0x1
        MULT64K BIT[4]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        MULT256 BIT[3]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        MULT16 BIT[2]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        MULT4 BIT[1]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        MULT2 BIT[0]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1

CSTPIU_TRIGGER_COUNTER_VALUE ADDRESS 0x20104 RW
CSTPIU_TRIGGER_COUNTER_VALUE RESET_VALUE 0x00000000
        TRIGCOUNT BIT[7:0]

CSTPIU_TRIGGER_MULTIPLIER ADDRESS 0x20108 RW
CSTPIU_TRIGGER_MULTIPLIER RESET_VALUE 0x00000000
        MULT64K BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        MULT256 BIT[3]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        MULT16 BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        MULT4 BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        MULT2 BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CSTPIU_SUPPORTED_TEST_PATTERN_MODES ADDRESS 0x20200 R
CSTPIU_SUPPORTED_TEST_PATTERN_MODES RESET_VALUE 0x0003000F
        PCONTEN BIT[17]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PTIMEEN BIT[16]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PATF0 BIT[3]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PATA5 BIT[2]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PATW0 BIT[1]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1
        PATW1 BIT[0]
                NOT_SUPPORTED VALUE 0x0
                SUPPORTED VALUE 0x1

CSTPIU_CURRENT_TEST_PATTERN_MODE ADDRESS 0x20204 RW
CSTPIU_CURRENT_TEST_PATTERN_MODE RESET_VALUE 0x00000000
        PCONTEN BIT[17]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        PTIMEEN BIT[16]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        PATF0 BIT[3]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        PATA5 BIT[2]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        PATW0 BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        PATW1 BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CSTPIU_TPRCR ADDRESS 0x20208 RW
CSTPIU_TPRCR RESET_VALUE 0x00000000
        PATTCOUNT BIT[7:0]

CSTPIU_FFSR ADDRESS 0x20300 R
CSTPIU_FFSR RESET_VALUE 0x0000000X
        TCPRESENT BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FTSTOPPED BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FLINPROG BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

CSTPIU_FFCR ADDRESS 0x20304 RW
CSTPIU_FFCR RESET_VALUE 0x00000000
        STOPTRIG BIT[13]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        STOPFL BIT[12]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TRIGFL BIT[10]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TRIGEVT BIT[9]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        TRIGIN BIT[8]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        FONMAN_R BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FONMAN_W BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FONTRIG BIT[5]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        FONFLIN BIT[4]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        ENFCONT BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        ENFTC BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

CSTPIU_FSCR ADDRESS 0x20308 RW
CSTPIU_FSCR RESET_VALUE 0x00000040
        CYCCOUNT BIT[11:0]

CSTPIU_EXTCTL_IN_PORT ADDRESS 0x20400 R
CSTPIU_EXTCTL_IN_PORT RESET_VALUE 0x000000XX
        EXTCTLIN BIT[7:0]

CSTPIU_EXTCTL_OUT_PORT ADDRESS 0x20404 RW
CSTPIU_EXTCTL_OUT_PORT RESET_VALUE 0x00000000
        EXTCTLOUT BIT[7:0]

CSTPIU_ITTRFLINACK ADDRESS 0x20EE4 W
CSTPIU_ITTRFLINACK RESET_VALUE 0x00000000
        FLUSHINACK BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGINACK BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

CSTPIU_ITTRFLIN ADDRESS 0x20EE8 R
CSTPIU_ITTRFLIN RESET_VALUE 0x0000000X
        FLUSHIN BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGIN BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

CSTPIU_ITATBDATA0 ADDRESS 0x20EEC R
CSTPIU_ITATBDATA0 RESET_VALUE 0x000000XX
        ATDATA_31 BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA_23 BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA_15 BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA_7 BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA_0 BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

CSTPIU_ITATBCTR2 ADDRESS 0x20EF0 W
CSTPIU_ITATBCTR2 RESET_VALUE 0x00000000
        AFVALID BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATREADY BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

CSTPIU_ITATBCTR1 ADDRESS 0x20EF4 R
CSTPIU_ITATBCTR1 RESET_VALUE 0x000000XX
        ATID BIT[6:0]

CSTPIU_ITATBCTR0 ADDRESS 0x20EF8 R
CSTPIU_ITATBCTR0 RESET_VALUE 0x00000X0X
        ATBYTES BIT[9:8]
        AFREADY BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATVALID BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

CSTPIU_ITCTRL ADDRESS 0x20F00 RW
CSTPIU_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

CSTPIU_CLAIMSET ADDRESS 0x20FA0 RW
CSTPIU_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CSTPIU_CLAIMCLR ADDRESS 0x20FA4 RW
CSTPIU_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

CSTPIU_LAR ADDRESS 0x20FB0 W
CSTPIU_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

CSTPIU_LSR ADDRESS 0x20FB4 R
CSTPIU_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

CSTPIU_AUTHSTATUS ADDRESS 0x20FB8 R
CSTPIU_AUTHSTATUS RESET_VALUE 0x00000000
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B00 VALUE 0x0
        NSID BIT[1:0]
                ENUM_2_B00 VALUE 0x0

CSTPIU_DEVID ADDRESS 0x20FC8 R
CSTPIU_DEVID RESET_VALUE 0x000000A0
        SWOUARTNRZ BIT[11]
                ENUM_0 VALUE 0x0
        SWOMAN BIT[10]
                ENUM_0 VALUE 0x0
        TCLKDATA BIT[9]
                ENUM_0 VALUE 0x0
        FIFOSIZE BIT[8:6]
                ENUM_2 VALUE 0x2
        CLKRELAT BIT[5]
                ASYNC VALUE 0x1
        MUXNUM BIT[4:0]

CSTPIU_DEVTYPE ADDRESS 0x20FCC R
CSTPIU_DEVTYPE RESET_VALUE 0x00000011
        SUB_TYPE BIT[7:4]
                TRIGGER_MATRIX VALUE 0x1
        MAJOR_TYPE BIT[3:0]
                TRACE_SINK VALUE 0x1

CSTPIU_PERIPHID0 ADDRESS 0x20FE0 R
CSTPIU_PERIPHID0 RESET_VALUE 0x00000012
        PART_0 BIT[7:0]
                TPIU_PART_NUMBER_7_0 VALUE 0x12

CSTPIU_PERIPHID1 ADDRESS 0x20FE4 R
CSTPIU_PERIPHID1 RESET_VALUE 0x000000B9
        DES_0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
        PART_1 BIT[3:0]
                TPIU_PART_NUMBER_11_8 VALUE 0x9

CSTPIU_PERIPHID2 ADDRESS 0x20FE8 R
CSTPIU_PERIPHID2 RESET_VALUE 0x0000004B
        REVISION BIT[7:4]
                R0P4 VALUE 0x4
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        DES_1 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

CSTPIU_PERIPHID3 ADDRESS 0x20FEC R
CSTPIU_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODIFICATION VALUE 0x0
        CMOD BIT[3:0]
                NO_MODIFICATION VALUE 0x0

CSTPIU_PERIPHID4 ADDRESS 0x20FD0 R
CSTPIU_PERIPHID4 RESET_VALUE 0x00000004
        SIZE BIT[7:4]
                ENUM_4KB VALUE 0x0
        DES_2 BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

CSTPIU_PERIPHID5 ADDRESS 0x20FD4 RW
CSTPIU_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

CSTPIU_PERIPHID6 ADDRESS 0x20FD8 RW
CSTPIU_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

CSTPIU_PERIPHID7 ADDRESS 0x20FDC RW
CSTPIU_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

CSTPIU_COMPID0 ADDRESS 0x20FF0 R
CSTPIU_COMPID0 RESET_VALUE 0x0000000D
        PRMBL_0 BIT[7:0]
                ENUM_0D VALUE 0x0D

CSTPIU_COMPID1 ADDRESS 0x20FF4 R
CSTPIU_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PRMBL_1 BIT[3:0]
                ENUM_0 VALUE 0x0

CSTPIU_COMPID2 ADDRESS 0x20FF8 R
CSTPIU_COMPID2 RESET_VALUE 0x00000005
        PRMBL_2 BIT[7:0]
                ENUM_05 VALUE 0x05

CSTPIU_COMPID3 ADDRESS 0x20FFC R
CSTPIU_COMPID3 RESET_VALUE 0x000000B1
        PRMBL_3 BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.IN_FUN0_CXATBFUNNEL_128W8SP

IN_FUN0_CTRL_REG ADDRESS 0x21000 RW
IN_FUN0_CTRL_REG RESET_VALUE 0x00000300
        HT BIT[11:8]
                HOLD_TIME_1 VALUE 0x0
                HOLD_TIME_2 VALUE 0x1
                HOLD_TIME_3 VALUE 0x2
                HOLD_TIME_4 VALUE 0x3
                HOLD_TIME_5 VALUE 0x4
                HOLD_TIME_6 VALUE 0x5
                HOLD_TIME_7 VALUE 0x6
                HOLD_TIME_8 VALUE 0x7
                HOLD_TIME_9 VALUE 0x8
                HOLD_TIME_10 VALUE 0x9
                HOLD_TIME_11 VALUE 0xA
                HOLD_TIME_12 VALUE 0xB
                HOLD_TIME_13 VALUE 0xC
                HOLD_TIME_14 VALUE 0xD
                HOLD_TIME_15 VALUE 0xE
        ENS7 BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENS6 BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENS5 BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENS4 BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENS3 BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENS2 BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENS1 BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENS0 BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

IN_FUN0_PRIORITY_CTRL_REG ADDRESS 0x21004 RW
IN_FUN0_PRIORITY_CTRL_REG RESET_VALUE 0x00000000
        PRIPORT7 BIT[23:21]
                PRORITY_LEVEL_0 VALUE 0x0
                PRORITY_LEVEL_1 VALUE 0x1
                PRORITY_LEVEL_2 VALUE 0x2
                PRORITY_LEVEL_3 VALUE 0x3
                PRORITY_LEVEL_4 VALUE 0x4
                PRORITY_LEVEL_5 VALUE 0x5
                PRORITY_LEVEL_6 VALUE 0x6
                PRORITY_LEVEL_7 VALUE 0x7
        PRIPORT6 BIT[20:18]
                PRORITY_LEVEL_0 VALUE 0x0
                PRORITY_LEVEL_1 VALUE 0x1
                PRORITY_LEVEL_2 VALUE 0x2
                PRORITY_LEVEL_3 VALUE 0x3
                PRORITY_LEVEL_4 VALUE 0x4
                PRORITY_LEVEL_5 VALUE 0x5
                PRORITY_LEVEL_6 VALUE 0x6
                PRORITY_LEVEL_7 VALUE 0x7
        PRIPORT5 BIT[17:15]
                PRORITY_LEVEL_0 VALUE 0x0
                PRORITY_LEVEL_1 VALUE 0x1
                PRORITY_LEVEL_2 VALUE 0x2
                PRORITY_LEVEL_3 VALUE 0x3
                PRORITY_LEVEL_4 VALUE 0x4
                PRORITY_LEVEL_5 VALUE 0x5
                PRORITY_LEVEL_6 VALUE 0x6
                PRORITY_LEVEL_7 VALUE 0x7
        PRIPORT4 BIT[14:12]
                PRORITY_LEVEL_0 VALUE 0x0
                PRORITY_LEVEL_1 VALUE 0x1
                PRORITY_LEVEL_2 VALUE 0x2
                PRORITY_LEVEL_3 VALUE 0x3
                PRORITY_LEVEL_4 VALUE 0x4
                PRORITY_LEVEL_5 VALUE 0x5
                PRORITY_LEVEL_6 VALUE 0x6
                PRORITY_LEVEL_7 VALUE 0x7
        PRIPORT3 BIT[11:9]
                PRORITY_LEVEL_0 VALUE 0x0
                PRORITY_LEVEL_1 VALUE 0x1
                PRORITY_LEVEL_2 VALUE 0x2
                PRORITY_LEVEL_3 VALUE 0x3
                PRORITY_LEVEL_4 VALUE 0x4
                PRORITY_LEVEL_5 VALUE 0x5
                PRORITY_LEVEL_6 VALUE 0x6
                PRORITY_LEVEL_7 VALUE 0x7
        PRIPORT2 BIT[8:6]
                PRORITY_LEVEL_0 VALUE 0x0
                PRORITY_LEVEL_1 VALUE 0x1
                PRORITY_LEVEL_2 VALUE 0x2
                PRORITY_LEVEL_3 VALUE 0x3
                PRORITY_LEVEL_4 VALUE 0x4
                PRORITY_LEVEL_5 VALUE 0x5
                PRORITY_LEVEL_6 VALUE 0x6
                PRORITY_LEVEL_7 VALUE 0x7
        PRIPORT1 BIT[5:3]
                PRORITY_LEVEL_0 VALUE 0x0
                PRORITY_LEVEL_1 VALUE 0x1
                PRORITY_LEVEL_2 VALUE 0x2
                PRORITY_LEVEL_3 VALUE 0x3
                PRORITY_LEVEL_4 VALUE 0x4
                PRORITY_LEVEL_5 VALUE 0x5
                PRORITY_LEVEL_6 VALUE 0x6
                PRORITY_LEVEL_7 VALUE 0x7
        PRIPORT0 BIT[2:0]
                PRORITY_LEVEL_0 VALUE 0x0
                PRORITY_LEVEL_1 VALUE 0x1
                PRORITY_LEVEL_2 VALUE 0x2
                PRORITY_LEVEL_3 VALUE 0x3
                PRORITY_LEVEL_4 VALUE 0x4
                PRORITY_LEVEL_5 VALUE 0x5
                PRORITY_LEVEL_6 VALUE 0x6
                PRORITY_LEVEL_7 VALUE 0x7

IN_FUN0_ITATBDATA0 ADDRESS 0x21EEC RW
IN_FUN0_ITATBDATA0 RESET_VALUE 0x00000000
        ATDATA127_R BIT[16]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA127_W BIT[16]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA119_R BIT[15]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA119_W BIT[15]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA111_R BIT[14]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA111_W BIT[14]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA103_R BIT[13]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA103_W BIT[13]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA95_R BIT[12]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA95_W BIT[12]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA87_R BIT[11]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA87_W BIT[11]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA79_R BIT[10]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA79_W BIT[10]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA71_R BIT[9]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA71_W BIT[9]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA63_R BIT[8]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA63_W BIT[8]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA55_R BIT[7]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA55_W BIT[7]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA47_R BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA47_W BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA39_R BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA39_W BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA31_R BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA31_W BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA23_R BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAM23_W BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA15_R BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA15_W BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA7_R BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA7_W BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA0_R BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA0_W BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

IN_FUN0_ITATBCTR2 ADDRESS 0x21EF0 RW
IN_FUN0_ITATBCTR2 RESET_VALUE 0x00000000
        AFVALID_R BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        AFVALID_W BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATREADY_R BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATREADY_W BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

IN_FUN0_ITATBCTR1 ADDRESS 0x21EF4 RW
IN_FUN0_ITATBCTR1 RESET_VALUE 0x000000XX
        ATID_R BIT[6:0]
        ATID_W BIT[6:0]

IN_FUN0_ITATBCTR0 ADDRESS 0x21EF8 RW
IN_FUN0_ITATBCTR0 RESET_VALUE 0x00000000
        ATBYTES_W BIT[11:8]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATBYTES_R BIT[11:8]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        AFREADY_W BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        AFREADY_R BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATVALID_W BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATVALID_R BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

IN_FUN0_ITCTRL ADDRESS 0x21F00 RW
IN_FUN0_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

IN_FUN0_CLAIMSET ADDRESS 0x21FA0 RW
IN_FUN0_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

IN_FUN0_CLAIMCLR ADDRESS 0x21FA4 RW
IN_FUN0_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

IN_FUN0_LOCKACCESS ADDRESS 0x21FB0 W
IN_FUN0_LOCKACCESS RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55
                LOCK VALUE 0xDEADBEEF

IN_FUN0_LOCKSTATUS ADDRESS 0x21FB4 R
IN_FUN0_LOCKSTATUS RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

IN_FUN0_AUTHSTATUS ADDRESS 0x21FB8 R
IN_FUN0_AUTHSTATUS RESET_VALUE 0x00000000
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B00 VALUE 0x0
        NSID BIT[1:0]
                ENUM_2_B00 VALUE 0x0

IN_FUN0_DEVID ADDRESS 0x21FC8 R
IN_FUN0_DEVID RESET_VALUE 0x00000038
        SCHEME BIT[7:4]
                STATIC_PRIORITY VALUE 0x3
        PORTCOUNT BIT[3:0]
                ENUM_2 VALUE 0x2
                ENUM_3 VALUE 0x3
                ENUM_4 VALUE 0x4
                ENUM_5 VALUE 0x5
                ENUM_6 VALUE 0x6
                ENUM_7 VALUE 0x7
                ENUM_8 VALUE 0x8

IN_FUN0_DEVTYPE ADDRESS 0x21FCC R
IN_FUN0_DEVTYPE RESET_VALUE 0x00000012
        SUB_TYPE BIT[7:4]
                FUNNEL_ROUTER VALUE 0x1
        MAJOR_TYPE BIT[3:0]
                TRACE_LINK VALUE 0x2

IN_FUN0_PERIPHID0 ADDRESS 0x21FE0 R
IN_FUN0_PERIPHID0 RESET_VALUE 0x00000008
        PART_NUMBER_BITS7TO0 BIT[7:0]
                CORESIGHT_FUNNEL_PART_NUMBER_7_0 VALUE 0x08

IN_FUN0_PERIPHID1 ADDRESS 0x21FE4 R
IN_FUN0_PERIPHID1 RESET_VALUE 0x000000B9
        JEP106_BITS3TO0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
        PART_NUMBER_BITS11TO8 BIT[3:0]
                CORESIGHT_FUNNEL_PART_NUMBER_11_8 VALUE 0x9

IN_FUN0_PERIPHID2 ADDRESS 0x21FE8 R
IN_FUN0_PERIPHID2 RESET_VALUE 0x0000002B
        REVISION BIT[7:4]
                R2P0 VALUE 0x2
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        JEP106_BITS6TO4 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

IN_FUN0_PERIPHID3 ADDRESS 0x21FEC R
IN_FUN0_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODS VALUE 0x0
        CUSTOMER_MODIFIED BIT[3:0]
                NO_MODS VALUE 0x0

IN_FUN0_PERIPHID4 ADDRESS 0x21FD0 R
IN_FUN0_PERIPHID4 RESET_VALUE 0x00000004
        FOURKB_COUNT BIT[7:4]
                ENUM_4KB VALUE 0x0
        JEP106_CONT BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

IN_FUN0_PERIPHID5 ADDRESS 0x21FD4 RW
IN_FUN0_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

IN_FUN0_PERIPHID6 ADDRESS 0x21FD8 RW
IN_FUN0_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

IN_FUN0_PERIPHID7 ADDRESS 0x21FDC RW
IN_FUN0_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

IN_FUN0_COMPID0 ADDRESS 0x21FF0 R
IN_FUN0_COMPID0 RESET_VALUE 0x0000000D
        PREAMBLE BIT[7:0]
                ENUM_0D VALUE 0x0D

IN_FUN0_COMPID1 ADDRESS 0x21FF4 R
IN_FUN0_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PREAMBLE BIT[3:0]
                ENUM_0 VALUE 0x0

IN_FUN0_COMPID2 ADDRESS 0x21FF8 R
IN_FUN0_COMPID2 RESET_VALUE 0x00000005
        PREAMBLE BIT[7:0]
                ENUM_05 VALUE 0x05

IN_FUN0_COMPID3 ADDRESS 0x21FFC R
IN_FUN0_COMPID3 RESET_VALUE 0x000000B1
        PREAMBLE BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.REPL64_CXATBREPLICATOR_64WP

REPL64_IDFILTER0 ADDRESS 0x24000 RW
REPL64_IDFILTER0 RESET_VALUE 0x00000000
        ID0_70_7F BIT[7]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID0_60_6F BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID0_50_5F BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID0_40_4F BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID0_30_3F BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID0_20_2F BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID0_10_1F BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID0_0_F BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

REPL64_IDFILTER1 ADDRESS 0x24004 RW
REPL64_IDFILTER1 RESET_VALUE 0x00000000
        ID1_70_7F BIT[7]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID1_60_6F BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID1_50_5F BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID1_40_4F BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID1_30_3F BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID1_20_2F BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID1_10_1F BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ID1_0_F BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

REPL64_ITATBCTR0 ADDRESS 0x24EFC W
REPL64_ITATBCTR0 RESET_VALUE 0x000000XX
        ATREADYS_W BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATVALIDM1_W BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATVALIDM0_W BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

REPL64_ITATBCTR1 ADDRESS 0x24EF8 R
REPL64_ITATBCTR1 RESET_VALUE 0x0000000X
        ATVALIDS_R BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATREADYM1_R BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATREADYM0_R BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

REPL64_ITCTRL ADDRESS 0x24F00 RW
REPL64_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

REPL64_CLAIMSET ADDRESS 0x24FA0 RW
REPL64_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

REPL64_CLAIMCLR ADDRESS 0x24FA4 RW
REPL64_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

REPL64_LAR ADDRESS 0x24FB0 W
REPL64_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

REPL64_LSR ADDRESS 0x24FB4 R
REPL64_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

REPL64_AUTHSTATUS ADDRESS 0x24FB8 R
REPL64_AUTHSTATUS RESET_VALUE 0x00000000
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B00 VALUE 0x0
        NSID BIT[1:0]
                ENUM_2_B00 VALUE 0x0

REPL64_DEVID ADDRESS 0x24FC8 R
REPL64_DEVID RESET_VALUE 0x00000002
        PORTNUM BIT[3:0]
                NUMBER_OF_PORTS VALUE 0x2

REPL64_DEVTYPE ADDRESS 0x24FCC R
REPL64_DEVTYPE RESET_VALUE 0x00000022
        SUB_TYPE BIT[7:4]
                CORESIGHT_REPLICATOR VALUE 0x2
        MAJOR_TYPE BIT[3:0]
                TRACE_LINK VALUE 0x2

REPL64_PIDR0 ADDRESS 0x24FE0 R
REPL64_PIDR0 RESET_VALUE 0x00000009
        PART_NUMBER_BITS7TO0 BIT[7:0]
                CORESIGHT_REPLICATOR_PART_NUMBER_7_0 VALUE 0x09

REPL64_PIDR1 ADDRESS 0x24FE4 R
REPL64_PIDR1 RESET_VALUE 0x000000B9
        JEP106_BITS3TO0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
        PART_NUMBER_BITS11TO8 BIT[3:0]
                CORESIGHT_REPLICATOR_PART_NUMBER_11_8 VALUE 0x9

REPL64_PIDR2 ADDRESS 0x24FE8 R
REPL64_PIDR2 RESET_VALUE 0x0000001B
        REVISION BIT[7:4]
                R1P0 VALUE 0x1
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        JEP106_BITS6TO4 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

REPL64_PIDR3 ADDRESS 0x24FEC R
REPL64_PIDR3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODS VALUE 0x0
        CUSTOMER_MODIFIED BIT[3:0]
                NO_MODS VALUE 0x0

REPL64_PIDR4 ADDRESS 0x24FD0 R
REPL64_PIDR4 RESET_VALUE 0x00000004
        FOURKB_COUNT BIT[7:4]
                ENUM_4KB VALUE 0x0
        JEP106_CONT BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

REPL64_PIDR5 ADDRESS 0x24FD4 RW
REPL64_PIDR5 RESET_VALUE 0xXXXXXXXX
        PIDR5 BIT[31:0]

REPL64_PIDR6 ADDRESS 0x24FD8 RW
REPL64_PIDR6 RESET_VALUE 0xXXXXXXXX
        PIDR6 BIT[31:0]

REPL64_PIDR7 ADDRESS 0x24FDC RW
REPL64_PIDR7 RESET_VALUE 0xXXXXXXXX
        PIDR7 BIT[31:0]

REPL64_CIDR0 ADDRESS 0x24FF0 R
REPL64_CIDR0 RESET_VALUE 0x0000000D
        PREAMBLE BIT[7:0]
                ENUM_0D VALUE 0x0D

REPL64_CIDR1 ADDRESS 0x24FF4 R
REPL64_CIDR1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PREAMBLE BIT[3:0]
                ENUM_0 VALUE 0x0

REPL64_CIDR2 ADDRESS 0x24FF8 R
REPL64_CIDR2 RESET_VALUE 0x00000005
        PREAMBLE BIT[7:0]
                ENUM_05 VALUE 0x05

REPL64_CIDR3 ADDRESS 0x24FFC R
REPL64_CIDR3 RESET_VALUE 0x000000B1
        PREAMBLE BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.ETFETB_CXTMC_F128W8K

ETFETB_RSZ ADDRESS 0x25004 R
ETFETB_RSZ RESET_VALUE 0x00000800
        RSZ BIT[30:0]

ETFETB_STS ADDRESS 0x2500C R
ETFETB_STS RESET_VALUE 0x0000000C
        EMPTY BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FTEMPTY BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TMCREADY BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGGERED BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FULL BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETFETB_RRD ADDRESS 0x25010 R
ETFETB_RRD RESET_VALUE 0xXXXXXXXX
        RRD BIT[31:0]

ETFETB_RRP ADDRESS 0x25014 RW
ETFETB_RRP RESET_VALUE 0x00000000
        RRP BIT[12:0]

ETFETB_RWP ADDRESS 0x25018 RW
ETFETB_RWP RESET_VALUE 0x00000000
        RWP BIT[12:0]

ETFETB_TRG ADDRESS 0x2501C RW
ETFETB_TRG RESET_VALUE 0x00000000
        TRG BIT[10:0]

ETFETB_CTL ADDRESS 0x25020 RW
ETFETB_CTL RESET_VALUE 0x00000000
        TRACECAPTEN BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETFETB_RWD ADDRESS 0x25024 W
ETFETB_RWD RESET_VALUE 0xXXXXXXXX
        RWD BIT[31:0]

ETFETB_MODE ADDRESS 0x25028 RW
ETFETB_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]
                CIRCULAR_BUFFER VALUE 0x0
                SW_FIFO VALUE 0x1
                HW_FIFO VALUE 0x2
                RESERVED VALUE 0x3

ETFETB_LBUFLEVEL ADDRESS 0x2502C R
ETFETB_LBUFLEVEL RESET_VALUE 0x00000000
        LBUFLEVEL BIT[11:0]

ETFETB_CBUFLEVEL ADDRESS 0x25030 R
ETFETB_CBUFLEVEL RESET_VALUE 0x00000000
        CBUFLEVEL BIT[11:0]

ETFETB_BUFWM ADDRESS 0x25034 RW
ETFETB_BUFWM RESET_VALUE 0x00000000
        BUFWM BIT[10:0]

ETFETB_FFSR ADDRESS 0x25300 R
ETFETB_FFSR RESET_VALUE 0x00000002
        FTSTOPPED BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FLINPROG BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETFETB_FFCR ADDRESS 0x25304 RW
ETFETB_FFCR RESET_VALUE 0x00000000
        DRAINBUFFER BIT[14]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        STOPONTRIGEVT BIT[13]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        STOPONFL BIT[12]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGONFL BIT[10]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGONTRIGEVT BIT[9]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGONTRIGIN BIT[8]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FLUSHMAN_R BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FLUSHMAN_W BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FONTRIGEVT BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FONFLIN BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ENTI BIT[1]
                TRIGGER_INSERTION_DISABLED VALUE 0x0
                TRIGGER_INSERTION_ENABLED VALUE 0x1
        ENFT BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETFETB_PSCR ADDRESS 0x25308 RW
ETFETB_PSCR RESET_VALUE 0x00000000
        PSCOUNT BIT[4:0]

ETFETB_ITATBMDATA0 ADDRESS 0x25ED0 W
ETFETB_ITATBMDATA0 RESET_VALUE 0x00000000
        ATDATAMBIT127 BIT[16]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT119 BIT[15]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT111 BIT[14]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT103 BIT[13]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT95 BIT[12]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT87 BIT[11]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT79 BIT[10]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT71 BIT[9]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT63 BIT[8]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT55 BIT[7]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT47 BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT39 BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT31 BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT23 BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT15 BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT7 BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAMBIT0 BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETFETB_ITATBMCTR2 ADDRESS 0x25ED4 R
ETFETB_ITATBMCTR2 RESET_VALUE 0x00000001
        SYNCREQM BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        AFVALIDM BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATREADYM BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETFETB_ITATBMCTR1 ADDRESS 0x25ED8 W
ETFETB_ITATBMCTR1 RESET_VALUE 0x00000000
        ATIDM BIT[6:0]

ETFETB_ITATBMCTR0 ADDRESS 0x25EDC W
ETFETB_ITATBMCTR0 RESET_VALUE 0x00000000
        ATBYTESM BIT[11:8]
        AFREADYM BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATVALIDM BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETFETB_ITMISCOP0 ADDRESS 0x25EE0 W
ETFETB_ITMISCOP0 RESET_VALUE 0x00000000
        FULL BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ACQCOMP BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETFETB_ITTRFLIN ADDRESS 0x25EE8 R
ETFETB_ITTRFLIN RESET_VALUE 0x00000000
        FLUSHIN BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGIN BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETFETB_ITATBDATA0 ADDRESS 0x25EEC R
ETFETB_ITATBDATA0 RESET_VALUE 0x00000000
        ATDATASBIT127 BIT[16]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT119 BIT[15]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT111 BIT[14]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT103 BIT[13]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT95 BIT[12]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT87 BIT[11]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT79 BIT[10]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT71 BIT[9]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT63 BIT[8]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT55 BIT[7]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT47 BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT39 BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT31 BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT23 BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT15 BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT7 BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT0 BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETFETB_ITATBCTR2 ADDRESS 0x25EF0 W
ETFETB_ITATBCTR2 RESET_VALUE 0x00000000
        SYNCREQS BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        AFVALIDS BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATREADYS BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETFETB_ITATBCTR1 ADDRESS 0x25EF4 R
ETFETB_ITATBCTR1 RESET_VALUE 0x00000000
        ATIDS BIT[6:0]

ETFETB_ITATBCTR0 ADDRESS 0x25EF8 R
ETFETB_ITATBCTR0 RESET_VALUE 0x00000000
        ATBYTESS BIT[11:8]
        AFREADYS BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATVALIDS BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETFETB_ITCTRL ADDRESS 0x25F00 RW
ETFETB_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

ETFETB_CLAIMSET ADDRESS 0x25FA0 RW
ETFETB_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

ETFETB_CLAIMCLR ADDRESS 0x25FA4 RW
ETFETB_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

ETFETB_LAR ADDRESS 0x25FB0 W
ETFETB_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

ETFETB_LSR ADDRESS 0x25FB4 R
ETFETB_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

ETFETB_AUTHSTATUS ADDRESS 0x25FB8 R
ETFETB_AUTHSTATUS RESET_VALUE 0x00000000
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSNID BIT[3:2]
                ENUM_2_B00 VALUE 0x0
        NSID BIT[1:0]
                ENUM_2_B00 VALUE 0x0
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3

ETFETB_DEVID ADDRESS 0x25FC8 R
ETFETB_DEVID RESET_VALUE 0x00000580
        MEMWIDTH BIT[10:8]
                ENUM_32_BITS VALUE 0x2
                ENUM_64_BITS VALUE 0x3
                ENUM_128_BITS VALUE 0x4
                ENUM_256_BITS VALUE 0x5
        CONFIGTYPE BIT[7:6]
                TMC_CONFIGURED_AS_ETB_EMBEDDED_TRACE_BUFFER VALUE 0x0
                TMC_CONFIGURED_AS_ETR_EMBEDDED_TRACE_ROUTER VALUE 0x1
                TMC_CONFIGURED_AS_ETF_EMBEDDED_TRACE_FIFO VALUE 0x2
        CLKSCHEME BIT[5]
                TMC_RAM_SYNCHRONOUS_TO_CLK VALUE 0x0
        ATBINPORTCOUNT BIT[4:0]
                NO_MULTIPLEXING_PRESENT VALUE 0x00

ETFETB_DEVTYPE ADDRESS 0x25FCC R
ETFETB_DEVTYPE RESET_VALUE 0x00000032
        SUB_TYPE BIT[7:4]
                BUFFER VALUE 0x2
                FIFO VALUE 0x3
        MAJOR_TYPE BIT[3:0]
                TRACE_SINK VALUE 0x1
                TRACE_LINK VALUE 0x2

ETFETB_PERIPHID0 ADDRESS 0x25FE0 R
ETFETB_PERIPHID0 RESET_VALUE 0x00000061
        PART_NUMBER_BITS7TO0 BIT[7:0]
                CORESIGHT_TMC_PART_NUMBER_7_0 VALUE 0x61

ETFETB_PERIPHID1 ADDRESS 0x25FE4 R
ETFETB_PERIPHID1 RESET_VALUE 0x000000B9
        JEP106_BITS3TO0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
        PART_NUMBER_BITS11TO8 BIT[3:0]
                CORESIGHT_TMC_PART_NUMBER_11_8 VALUE 0x9

ETFETB_PERIPHID2 ADDRESS 0x25FE8 R
ETFETB_PERIPHID2 RESET_VALUE 0x0000001B
        REVISION BIT[7:4]
                R0P1 VALUE 0x1
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        JEP106_BITS6TO4 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

ETFETB_PERIPHID3 ADDRESS 0x25FEC R
ETFETB_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODS VALUE 0x0
        CUSTOMER_MODIFIED BIT[3:0]
                NO_MODS VALUE 0x0

ETFETB_PERIPHID4 ADDRESS 0x25FD0 R
ETFETB_PERIPHID4 RESET_VALUE 0x00000004
        FOURKB_COUNT BIT[7:4]
                ENUM_4KB VALUE 0x0
        JEP106_CONT BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

ETFETB_PERIPHID5 ADDRESS 0x25FD4 RW
ETFETB_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

ETFETB_PERIPHID6 ADDRESS 0x25FD8 RW
ETFETB_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

ETFETB_PERIPHID7 ADDRESS 0x25FDC RW
ETFETB_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

ETFETB_COMPID0 ADDRESS 0x25FF0 R
ETFETB_COMPID0 RESET_VALUE 0x0000000D
        PREAMBLE BIT[7:0]
                ENUM_0D VALUE 0x0D

ETFETB_COMPID1 ADDRESS 0x25FF4 R
ETFETB_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PREAMBLE BIT[3:0]
                ENUM_0 VALUE 0x0

ETFETB_COMPID2 ADDRESS 0x25FF8 R
ETFETB_COMPID2 RESET_VALUE 0x00000005
        PREAMBLE BIT[7:0]
                ENUM_05 VALUE 0x05

ETFETB_COMPID3 ADDRESS 0x25FFC R
ETFETB_COMPID3 RESET_VALUE 0x000000B1
        PREAMBLE BIT[7:0]
                B1 VALUE 0xB1

-- LYKAN_RPM.QDSS_QDSS.QDSS_APB.ETR_CXTMC_R64W32D

ETR_RSZ ADDRESS 0x26004 RW
ETR_RSZ RESET_VALUE 0x00000400
        RSZ_ETR BIT[30:0]

ETR_STS ADDRESS 0x2600C RW
ETR_STS RESET_VALUE 0x0000000C
        MEMERR_W BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        MEMERR_R BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        EMPTY BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FTEMPTY BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TMCREADY BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGGERED BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FULL BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETR_RRD ADDRESS 0x26010 R
ETR_RRD RESET_VALUE 0xXXXXXXXX
        RRD BIT[31:0]

ETR_RRP ADDRESS 0x26014 RW
ETR_RRP RESET_VALUE 0x00000000
        RRP BIT[31:0]

ETR_RWP ADDRESS 0x26018 RW
ETR_RWP RESET_VALUE 0x00000000
        RWP BIT[31:0]

ETR_TRG ADDRESS 0x2601C RW
ETR_TRG RESET_VALUE 0x00000000
        TRG BIT[31:0]

ETR_CTL ADDRESS 0x26020 RW
ETR_CTL RESET_VALUE 0x00000000
        TRACECAPTEN BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETR_RWD ADDRESS 0x26024 W
ETR_RWD RESET_VALUE 0xXXXXXXXX
        RWD BIT[31:0]

ETR_MODE ADDRESS 0x26028 RW
ETR_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]
                CIRCULAR_BUFFER VALUE 0x0
                SW_FIFO VALUE 0x1
                HW_FIFO VALUE 0x2
                RESERVED VALUE 0x3

ETR_LBUFLEVEL ADDRESS 0x2602C R
ETR_LBUFLEVEL RESET_VALUE 0x00000000
        LBUFLEVEL BIT[30:0]

ETR_CBUFLEVEL ADDRESS 0x26030 R
ETR_CBUFLEVEL RESET_VALUE 0x00000000
        CBUFLEVEL BIT[30:0]

ETR_BUFWM ADDRESS 0x26034 RW
ETR_BUFWM RESET_VALUE 0x00000000
        BUFWM BIT[29:0]

ETR_RRPHI ADDRESS 0x26038 RW
ETR_RRPHI RESET_VALUE 0x00000000
        RRPHI BIT[7:0]

ETR_RWPHI ADDRESS 0x2603C RW
ETR_RWPHI RESET_VALUE 0x00000000
        RWPHI BIT[7:0]

ETR_AXICTL ADDRESS 0x26110 RW
ETR_AXICTL RESET_VALUE 0x00000000
        WRBURSTLEN BIT[11:8]
        SCATTERGATHERMODE BIT[7]
                SINGLE_BUFFER VALUE 0x0
                SCATTER_GATHER VALUE 0x1
        CACHECTRLBIT3 BIT[5]
                DO_NOT_CACHE_ALLOCATE_ON_WRITES VALUE 0x0
                CACHE_ALLOCATE_ON_WRITES VALUE 0x1
        CACHECTRLBIT2 BIT[4]
                DO_NOT_CACHE_ALLOCATE_ON_READS VALUE 0x0
                CACHE_ALLOCATE_ON_READS VALUE 0x1
        CACHECTRLBIT1 BIT[3]
                NON_CACHEABLE VALUE 0x0
                CACHEABLE VALUE 0x1
        CACHECTRLBIT0 BIT[2]
                NON_BUFFERABLE VALUE 0x0
                BUFFERABLE VALUE 0x1
        PROTCTRLBIT1 BIT[1]
                SECURE_ACCESS VALUE 0x0
                NON_SECURE_ACCESS VALUE 0x1
        PROTCTRLBIT0 BIT[0]
                NORMAL_ACCESS VALUE 0x0
                PRIVILEGED_ACCESS VALUE 0x1

ETR_DBALO ADDRESS 0x26118 RW
ETR_DBALO RESET_VALUE 0x00000000
        BUFADDRLO BIT[31:0]

ETR_DBAHI ADDRESS 0x2611C RW
ETR_DBAHI RESET_VALUE 0x00000000
        BUFADDRHI BIT[7:0]

ETR_FFSR ADDRESS 0x26300 R
ETR_FFSR RESET_VALUE 0x00000002
        FTSTOPPED BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FLINPROG BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETR_FFCR ADDRESS 0x26304 RW
ETR_FFCR RESET_VALUE 0x00000000
        STOPONTRIGEVT BIT[13]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        STOPONFL BIT[12]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGONFL BIT[10]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGONTRIGEVT BIT[9]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGONTRIGIN BIT[8]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FLUSHMAN_R BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FLUSHMAN_W BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FONTRIGEVT BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        FONFLIN BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ENTI BIT[1]
                TRIGGER_INSERTION_DISABLED VALUE 0x0
                TRIGGER_INSERTION_ENABLED VALUE 0x1
        ENFT BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETR_PSCR ADDRESS 0x26308 RW
ETR_PSCR RESET_VALUE 0x00000000
        PSCOUNT BIT[4:0]

ETR_ITMISCOP0 ADDRESS 0x26EE0 W
ETR_ITMISCOP0 RESET_VALUE 0x00000000
        FULL BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ACQCOMP BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETR_ITTRFLIN ADDRESS 0x26EE8 R
ETR_ITTRFLIN RESET_VALUE 0x00000000
        FLUSHIN BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        TRIGIN BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETR_ITATBDATA0 ADDRESS 0x26EEC R
ETR_ITATBDATA0 RESET_VALUE 0x00000000
        ATDATASBIT63 BIT[8]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT55 BIT[7]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT47 BIT[6]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT39 BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT31 BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT23 BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT15 BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT7 BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATASBIT0 BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETR_ITATBCTR2 ADDRESS 0x26EF0 W
ETR_ITATBCTR2 RESET_VALUE 0x00000000
        SYNCREQS BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        AFVALIDS BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATREADYS BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETR_ITATBCTR1 ADDRESS 0x26EF4 R
ETR_ITATBCTR1 RESET_VALUE 0x00000000
        ATIDS BIT[6:0]

ETR_ITATBCTR0 ADDRESS 0x26EF8 R
ETR_ITATBCTR0 RESET_VALUE 0x00000000
        ATBYTESS BIT[10:8]
        AFREADYS BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATVALIDS BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ETR_ITCTRL ADDRESS 0x26F00 RW
ETR_ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

ETR_CLAIMSET ADDRESS 0x26FA0 RW
ETR_CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

ETR_CLAIMCLR ADDRESS 0x26FA4 RW
ETR_CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

ETR_LAR ADDRESS 0x26FB0 W
ETR_LAR RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55

ETR_LSR ADDRESS 0x26FB4 R
ETR_LSR RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

ETR_AUTHSTATUS ADDRESS 0x26FB8 R
ETR_AUTHSTATUS RESET_VALUE 0x000000XX
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3
        NSNID BIT[3:2]
                ENUM_2_B00 VALUE 0x0
        NSID BIT[1:0]
                ENUM_2_B00 VALUE 0x0
                ENUM_2_B10 VALUE 0x2
                ENUM_2_B11 VALUE 0x3

ETR_DEVID ADDRESS 0x26FC8 R
ETR_DEVID RESET_VALUE 0x00002B40
        WBUF_DEPTH BIT[13:11]
                ENUM_4_ENTRIES VALUE 0x2
                ENUM_8_ENTRIES VALUE 0x3
                ENUM_16_ENTRIES VALUE 0x4
                ENUM_32_ENTRIES VALUE 0x5
        MEMWIDTH BIT[10:8]
                ENUM_32_BITS VALUE 0x2
                ENUM_64_BITS VALUE 0x3
                ENUM_128_BITS VALUE 0x4
                ENUM_256_BITS VALUE 0x5
        CONFIGTYPE BIT[7:6]
                TMC_CONFIGURED_AS_ETB_EMBEDDED_TRACE_BUFFER VALUE 0x0
                TMC_CONFIGURED_AS_ETR_EMBEDDED_TRACE_ROUTER VALUE 0x1
                TMC_CONFIGURED_AS_ETF_EMBEDDED_TRACE_FIFO VALUE 0x2
        CLKSCHEME BIT[5]
                TMC_RAM_SYNCHRONOUS_TO_CLK VALUE 0x0
        ATBINPORTCOUNT BIT[4:0]
                NO_MULTIPLEXING_PRESENT VALUE 0x00

ETR_DEVTYPE ADDRESS 0x26FCC R
ETR_DEVTYPE RESET_VALUE 0x00000021
        SUB_TYPE BIT[7:4]
                BUFFER VALUE 0x2
                FIFO VALUE 0x3
        MAJOR_TYPE BIT[3:0]
                TRACE_SINK VALUE 0x1
                TRACE_LINK VALUE 0x2

ETR_PERIPHID0 ADDRESS 0x26FE0 R
ETR_PERIPHID0 RESET_VALUE 0x00000061
        PART_NUMBER_BITS7TO0 BIT[7:0]
                CORESIGHT_TMC_PART_NUMBER_7_0 VALUE 0x61

ETR_PERIPHID1 ADDRESS 0x26FE4 R
ETR_PERIPHID1 RESET_VALUE 0x000000B9
        JEP106_BITS3TO0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
        PART_NUMBER_BITS11TO8 BIT[3:0]
                CORESIGHT_TMC_PART_NUMBER_11_8 VALUE 0x9

ETR_PERIPHID2 ADDRESS 0x26FE8 R
ETR_PERIPHID2 RESET_VALUE 0x0000001B
        REVISION BIT[7:4]
                R0P1 VALUE 0x1
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        JEP106_BITS6TO4 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

ETR_PERIPHID3 ADDRESS 0x26FEC R
ETR_PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODS VALUE 0x0
        CUSTOMER_MODIFIED BIT[3:0]
                NO_MODS VALUE 0x0

ETR_PERIPHID4 ADDRESS 0x26FD0 R
ETR_PERIPHID4 RESET_VALUE 0x00000004
        FOURKB_COUNT BIT[7:4]
                ENUM_4KB VALUE 0x0
        JEP106_CONT BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

ETR_PERIPHID5 ADDRESS 0x26FD4 RW
ETR_PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

ETR_PERIPHID6 ADDRESS 0x26FD8 RW
ETR_PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

ETR_PERIPHID7 ADDRESS 0x26FDC RW
ETR_PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

ETR_COMPID0 ADDRESS 0x26FF0 R
ETR_COMPID0 RESET_VALUE 0x0000000D
        PREAMBLE BIT[7:0]
                ENUM_0D VALUE 0x0D

ETR_COMPID1 ADDRESS 0x26FF4 R
ETR_COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PREAMBLE BIT[3:0]
                ENUM_0 VALUE 0x0

ETR_COMPID2 ADDRESS 0x26FF8 R
ETR_COMPID2 RESET_VALUE 0x00000005
        PREAMBLE BIT[7:0]
                ENUM_05 VALUE 0x05

ETR_COMPID3 ADDRESS 0x26FFC R
ETR_COMPID3 RESET_VALUE 0x000000B1
        PREAMBLE BIT[7:0]
                B1 VALUE 0xB1

qdss_ahb MODULE OFFSET=QDSS_QDSS+0x00070000 MAX=QDSS_QDSS+0x0009FFFF APRE=QDSS_ SPRE=QDSS_ FPRE=QDSS_ BPRE=QDSS_ ABPRE=QDSS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.QDSS_QDSS.QDSS_AHB
-- LYKAN_RPM.QDSS_QDSS.QDSS_AHB.NDPBAM_BAM_NDP_TOP_AUTO_SCALE_V2_0

-- LYKAN_RPM.QDSS_QDSS.QDSS_AHB.NDPBAM_BAM_NDP_TOP_AUTO_SCALE_V2_0.BAM

NDPBAM_BAM_CTRL ADDRESS 0x14000 RW
NDPBAM_BAM_CTRL RESET_VALUE 0x00020000
        BAM_MESS_ONLY_CANCEL_WB BIT[20]
        CACHE_MISS_ERR_RESP_EN BIT[19]
        LOCAL_CLK_GATING BIT[18:17]
        IBC_DISABLE BIT[16]
        BAM_CACHED_DESC_STORE BIT[15]
        BAM_DESC_CACHE_SEL BIT[14:13]
        BAM_TESTBUS_SEL BIT[11:5]
        BAM_EN_ACCUM BIT[4]
        BAM_EN BIT[1]
        BAM_SW_RST BIT[0]

NDPBAM_BAM_TIMER ADDRESS 0x14040 R
NDPBAM_BAM_TIMER RESET_VALUE 0x00000000
        TIMER BIT[15:0]

NDPBAM_BAM_TIMER_CTRL ADDRESS 0x14044 RW
NDPBAM_BAM_TIMER_CTRL RESET_VALUE 0x00000000
        TIMER_RST BIT[31]
        TIMER_RUN BIT[30]
        TIMER_MODE BIT[29]
        TIMER_TRSHLD BIT[15:0]

NDPBAM_BAM_DESC_CNT_TRSHLD ADDRESS 0x14008 RW
NDPBAM_BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
        CNT_TRSHLD BIT[15:0]

NDPBAM_BAM_IRQ_STTS ADDRESS 0x14014 R
NDPBAM_BAM_IRQ_STTS RESET_VALUE 0x00000000
        BAM_TIMER_IRQ BIT[4]
        BAM_EMPTY_IRQ BIT[3]
        BAM_ERROR_IRQ BIT[2]
        BAM_HRESP_ERR_IRQ BIT[1]

NDPBAM_BAM_IRQ_CLR ADDRESS 0x14018 W
NDPBAM_BAM_IRQ_CLR RESET_VALUE 0x00000000
        BAM_TIMER_CLR BIT[4]
        BAM_EMPTY_CLR BIT[3]
        BAM_ERROR_CLR BIT[2]
        BAM_HRESP_ERR_CLR BIT[1]

NDPBAM_BAM_IRQ_EN ADDRESS 0x1401C RW
NDPBAM_BAM_IRQ_EN RESET_VALUE 0x00000000
        BAM_TIMER_EN BIT[4]
        BAM_EMPTY_EN BIT[3]
        BAM_ERROR_EN BIT[2]
        BAM_HRESP_ERR_EN BIT[1]

NDPBAM_BAM_CNFG_BITS ADDRESS 0x1407C RW
NDPBAM_BAM_CNFG_BITS RESET_VALUE 0x00000000
        AOS_OVERFLOW_PRVNT BIT[31]
        MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
        MULTIPLE_EVENTS_SIZE_EN BIT[29]
        BAM_ZLT_W_CD_SUPPORT BIT[28]
        BAM_CD_ENABLE BIT[27]
        BAM_AU_ACCUMED BIT[26]
        BAM_PSM_P_HD_DATA BIT[25]
        BAM_REG_P_EN BIT[24]
        BAM_WB_DSC_AVL_P_RST BIT[23]
        BAM_WB_RETR_SVPNT BIT[22]
        BAM_WB_CSW_ACK_IDL BIT[21]
        BAM_WB_BLK_CSW BIT[20]
        BAM_WB_P_RES BIT[19]
        BAM_SI_P_RES BIT[18]
        BAM_AU_P_RES BIT[17]
        BAM_PSM_P_RES BIT[16]
        BAM_PSM_CSW_REQ BIT[15]
        BAM_SB_CLK_REQ BIT[14]
        BAM_IBC_DISABLE BIT[13]
        BAM_NO_EXT_P_RST BIT[12]
        BAM_FULL_PIPE BIT[11]
        BAM_ADML_SYNC_BRIDGE BIT[3]
        BAM_PIPE_CNFG BIT[2]
        BAM_ADML_DEEP_CONS_FIFO BIT[1]
        BAM_ADML_INCR4_EN_N BIT[0]

NDPBAM_BAM_CNFG_BITS_2 ADDRESS 0x14084 RW
NDPBAM_BAM_CNFG_BITS_2 RESET_VALUE 0x0000000F
        SUP_GRP_LOCKER_RST_SUPPORT BIT[3]
        ACTIVE_PIPE_RST_SUPPORT BIT[2]
        NO_SW_OFFSET_REVERT_BACK BIT[1]
        CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

NDPBAM_BAM_REVISION ADDRESS 0x15000 R
NDPBAM_BAM_REVISION RESET_VALUE 0xXXXXXXXX
        INACTIV_TMR_BASE BIT[31:24]
        CMD_DESC_EN BIT[23]
        DESC_CACHE_DEPTH BIT[22:21]
        NUM_INACTIV_TMRS BIT[20]
        INACTIV_TMRS_EXST BIT[19]
        HIGH_FREQUENCY_BAM BIT[18]
        BAM_HAS_NO_BYPASS BIT[17]
        SECURED BIT[16]
        USE_VMIDMT BIT[15]
        AXI_ACTIVE BIT[14]
        CE_BUFFER_SIZE BIT[13:12]
        NUM_EES BIT[11:8]
        REVISION BIT[7:0]

NDPBAM_BAM_SW_VERSION ADDRESS 0x15004 R
NDPBAM_BAM_SW_VERSION RESET_VALUE 0x10070004
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

NDPBAM_BAM_NUM_PIPES ADDRESS 0x15008 R
NDPBAM_BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
        BAM_NON_PIPE_GRP BIT[31:24]
        PERIPH_NON_PIPE_GRP BIT[23:16]
        BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
        BAM_NUM_PIPES BIT[7:0]

NDPBAM_BAM_TEST_BUS_SEL ADDRESS 0x15010 RW
NDPBAM_BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
        SW_EVENTS_ZERO BIT[21]
        SW_EVENTS_SEL BIT[20:19]
        BAM_DATA_ERASE BIT[18]
        BAM_DATA_FLUSH BIT[17]
        BAM_CLK_ALWAYS_ON BIT[16]
        BAM_TESTBUS_SEL BIT[6:0]

NDPBAM_BAM_TEST_BUS_REG ADDRESS 0x15014 R
NDPBAM_BAM_TEST_BUS_REG RESET_VALUE 0x00000000
        BAM_TESTBUS_REG BIT[31:0]

NDPBAM_BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x15024 R
NDPBAM_BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
        BAM_ERR_HVMID BIT[22:18]
        BAM_ERR_DIRECT_MODE BIT[17]
        BAM_ERR_HCID BIT[16:12]
        BAM_ERR_HPROT BIT[11:8]
        BAM_ERR_HBURST BIT[7:5]
        BAM_ERR_HSIZE BIT[4:3]
        BAM_ERR_HWRITE BIT[2]
        BAM_ERR_HTRANS BIT[1:0]

NDPBAM_BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x15028 R
NDPBAM_BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

NDPBAM_BAM_AHB_MASTER_ERR_DATA ADDRESS 0x1502C R
NDPBAM_BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
        BAM_ERR_DATA BIT[31:0]

NDPBAM_BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x15100 R
NDPBAM_BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

NDPBAM_BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x15104 R
NDPBAM_BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[3:0]

NDPBAM_BAM_TRUST_REG ADDRESS 0x16000 RW
NDPBAM_BAM_TRUST_REG RESET_VALUE 0x00000000
        LOCK_EE_CTRL BIT[13]
        BAM_VMID BIT[12:8]
        BAM_RST_BLOCK BIT[7]
        BAM_EE BIT[2:0]

NDPBAM_BAM_P_TRUST_REGn(n):(0)-(1) ARRAY 0x00016020+0x4*n
NDPBAM_BAM_P_TRUST_REG0 ADDRESS 0x16020 RW
NDPBAM_BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
        BAM_P_VMID BIT[12:8]
        BAM_P_SUP_GROUP BIT[7:3]
        BAM_P_EE BIT[2:0]

NDPBAM_BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00017000+0x1000*n
NDPBAM_BAM_IRQ_SRCS_EE0 ADDRESS 0x17000 R
NDPBAM_BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

NDPBAM_BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00017004+0x1000*n
NDPBAM_BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x17004 RW
NDPBAM_BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

NDPBAM_BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00017008+0x1000*n
NDPBAM_BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x17008 R
NDPBAM_BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

NDPBAM_BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0001700C+0x1000*n
NDPBAM_BAM_PIPE_ATTR_EE0 ADDRESS 0x1700C R
NDPBAM_BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
        BAM_ENABLED BIT[31]
        P_ATTR BIT[30:0]

NDPBAM_BAM_IRQ_SRCS ADDRESS 0x17010 R
NDPBAM_BAM_IRQ_SRCS RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

NDPBAM_BAM_IRQ_SRCS_MSK ADDRESS 0x17014 RW
NDPBAM_BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

NDPBAM_BAM_IRQ_SRCS_UNMASKED ADDRESS 0x17018 R
NDPBAM_BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

NDPBAM_BAM_P_CTRLn(n):(0)-(1) ARRAY 0x00027000+0x1000*n
NDPBAM_BAM_P_CTRL0 ADDRESS 0x27000 RW
NDPBAM_BAM_P_CTRL0 RESET_VALUE 0x00000000
        P_LOCK_GROUP BIT[20:16]
        P_WRITE_NWD BIT[11]
        P_PREFETCH_LIMIT BIT[10:9]
        P_AUTO_EOB_SEL BIT[8:7]
        P_AUTO_EOB BIT[6]
        P_SYS_MODE BIT[5]
        P_SYS_STRM BIT[4]
        P_DIRECTION BIT[3]
        P_EN BIT[1]

NDPBAM_BAM_P_RSTn(n):(0)-(1) ARRAY 0x00027004+0x1000*n
NDPBAM_BAM_P_RST0 ADDRESS 0x27004 W
NDPBAM_BAM_P_RST0 RESET_VALUE 0x00000000
        P_SW_RST BIT[0]

NDPBAM_BAM_P_HALTn(n):(0)-(1) ARRAY 0x00027008+0x1000*n
NDPBAM_BAM_P_HALT0 ADDRESS 0x27008 RW
NDPBAM_BAM_P_HALT0 RESET_VALUE 0x00000008
        P_FORCE_DESC_FIFO_FULL BIT[4]
        P_PIPE_EMPTY BIT[3]
        P_LAST_DESC_ZLT BIT[2]
        P_PROD_HALTED BIT[1]
        P_HALT BIT[0]

NDPBAM_BAM_P_IRQ_STTSn(n):(0)-(1) ARRAY 0x00027010+0x1000*n
NDPBAM_BAM_P_IRQ_STTS0 ADDRESS 0x27010 R
NDPBAM_BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
        P_HRESP_ERR_IRQ BIT[7]
        P_PIPE_RST_ERROR_IRQ BIT[6]
        P_TRNSFR_END_IRQ BIT[5]
        P_ERR_IRQ BIT[4]
        P_OUT_OF_DESC_IRQ BIT[3]
        P_WAKE_IRQ BIT[2]
        P_TIMER_IRQ BIT[1]
        P_PRCSD_DESC_IRQ BIT[0]

NDPBAM_BAM_P_IRQ_CLRn(n):(0)-(1) ARRAY 0x00027014+0x1000*n
NDPBAM_BAM_P_IRQ_CLR0 ADDRESS 0x27014 W
NDPBAM_BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
        P_HRESP_ERR_CLR BIT[7]
        P_PIPE_RST_ERROR_CLR BIT[6]
        P_TRNSFR_END_CLR BIT[5]
        P_ERR_CLR BIT[4]
        P_OUT_OF_DESC_CLR BIT[3]
        P_WAKE_CLR BIT[2]
        P_TIMER_CLR BIT[1]
        P_PRCSD_DESC_CLR BIT[0]

NDPBAM_BAM_P_IRQ_ENn(n):(0)-(1) ARRAY 0x00027018+0x1000*n
NDPBAM_BAM_P_IRQ_EN0 ADDRESS 0x27018 RW
NDPBAM_BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
        P_HRESP_ERR_EN BIT[7]
        P_PIPE_RST_ERROR_EN BIT[6]
        P_TRNSFR_END_EN BIT[5]
        P_ERR_EN BIT[4]
        P_OUT_OF_DESC_EN BIT[3]
        P_WAKE_EN BIT[2]
        P_TIMER_EN BIT[1]
        P_PRCSD_DESC_EN BIT[0]

NDPBAM_BAM_P_TIMERn(n):(0)-(1) ARRAY 0x0002701C+0x1000*n
NDPBAM_BAM_P_TIMER0 ADDRESS 0x2701C R
NDPBAM_BAM_P_TIMER0 RESET_VALUE 0x00000000
        P_TIMER BIT[15:0]

NDPBAM_BAM_P_TIMER_CTRLn(n):(0)-(1) ARRAY 0x00027020+0x1000*n
NDPBAM_BAM_P_TIMER_CTRL0 ADDRESS 0x27020 RW
NDPBAM_BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
        P_TIMER_RST BIT[31]
        P_TIMER_RUN BIT[30]
        P_TIMER_MODE BIT[29]
        P_TIMER_TRSHLD BIT[15:0]

NDPBAM_BAM_P_PRDCR_SDBNDn(n):(0)-(1) ARRAY 0x00027024+0x1000*n
NDPBAM_BAM_P_PRDCR_SDBND0 ADDRESS 0x27024 R
NDPBAM_BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_SB_UPDATED BIT[24]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_FREE BIT[15:0]

NDPBAM_BAM_P_CNSMR_SDBNDn(n):(0)-(1) ARRAY 0x00027028+0x1000*n
NDPBAM_BAM_P_CNSMR_SDBND0 ADDRESS 0x27028 R
NDPBAM_BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
        BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
        BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
        BAM_P_SB_UPDATED BIT[26]
        BAM_P_NWD_TOGGLE BIT[25]
        BAM_P_NWD_TOGGLE_R BIT[24]
        BAM_P_WAIT_4_ACK BIT[23]
        BAM_P_ACK_TOGGLE BIT[22]
        BAM_P_ACK_TOGGLE_R BIT[21]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_AVAIL BIT[15:0]

NDPBAM_BAM_P_SW_OFSTSn(n):(0)-(1) ARRAY 0x00027800+0x1000*n
NDPBAM_BAM_P_SW_OFSTS0 ADDRESS 0x27800 RW
NDPBAM_BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
        SW_OFST_IN_DESC BIT[31:16]
        SW_DESC_OFST BIT[15:0]

NDPBAM_BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(1) ARRAY 0x00027804+0x1000*n
NDPBAM_BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x27804 RW
NDPBAM_BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
        AU_PSM_ACCUMED BIT[31:16]
        AU_ACKED BIT[15:0]

NDPBAM_BAM_P_PSM_CNTXT_2_n(n):(0)-(1) ARRAY 0x00027808+0x1000*n
NDPBAM_BAM_P_PSM_CNTXT_2_0 ADDRESS 0x27808 RW
NDPBAM_BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
        PSM_DESC_VALID BIT[31]
        PSM_DESC_IRQ BIT[30]
        PSM_DESC_IRQ_DONE BIT[29]
        PSM_GENERAL_BITS BIT[28:25]
        PSM_CONS_STATE BIT[24:22]
        PSM_PROD_SYS_STATE BIT[21:19]
        PSM_PROD_B2B_STATE BIT[18:16]
        PSM_DESC_SIZE BIT[15:0]

NDPBAM_BAM_P_PSM_CNTXT_3_n(n):(0)-(1) ARRAY 0x0002780C+0x1000*n
NDPBAM_BAM_P_PSM_CNTXT_3_0 ADDRESS 0x2780C RW
NDPBAM_BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

NDPBAM_BAM_P_PSM_CNTXT_4_n(n):(0)-(1) ARRAY 0x00027810+0x1000*n
NDPBAM_BAM_P_PSM_CNTXT_4_0 ADDRESS 0x27810 RW
NDPBAM_BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
        PSM_DESC_OFST BIT[31:16]
        PSM_SAVED_ACCUMED_SIZE BIT[15:0]

NDPBAM_BAM_P_PSM_CNTXT_5_n(n):(0)-(1) ARRAY 0x00027814+0x1000*n
NDPBAM_BAM_P_PSM_CNTXT_5_0 ADDRESS 0x27814 RW
NDPBAM_BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
        PSM_BLOCK_BYTE_CNT BIT[31:16]
        PSM_OFST_IN_DESC BIT[15:0]

NDPBAM_BAM_P_EVNT_REGn(n):(0)-(1) ARRAY 0x00027818+0x1000*n
NDPBAM_BAM_P_EVNT_REG0 ADDRESS 0x27818 RW
NDPBAM_BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
        P_BYTES_CONSUMED BIT[31:16]
        P_DESC_FIFO_PEER_OFST BIT[15:0]

NDPBAM_BAM_P_DESC_FIFO_ADDRn(n):(0)-(1) ARRAY 0x0002781C+0x1000*n
NDPBAM_BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x2781C RW
NDPBAM_BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

NDPBAM_BAM_P_FIFO_SIZESn(n):(0)-(1) ARRAY 0x00027820+0x1000*n
NDPBAM_BAM_P_FIFO_SIZES0 ADDRESS 0x27820 RW
NDPBAM_BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
        P_DATA_FIFO_SIZE BIT[31:16]
        P_DESC_FIFO_SIZE BIT[15:0]

NDPBAM_BAM_P_DATA_FIFO_ADDRn(n):(0)-(1) ARRAY 0x00027824+0x1000*n
NDPBAM_BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x27824 RW
NDPBAM_BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

NDPBAM_BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(1) ARRAY 0x00027828+0x1000*n
NDPBAM_BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x27828 RW
NDPBAM_BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
        P_TRSHLD BIT[15:0]

NDPBAM_BAM_P_EVNT_DEST_ADDRn(n):(0)-(1) ARRAY 0x0002782C+0x1000*n
NDPBAM_BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x2782C RW
NDPBAM_BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

NDPBAM_BAM_P_DF_CNTXT_n(n):(0)-(1) ARRAY 0x00027830+0x1000*n
NDPBAM_BAM_P_DF_CNTXT_0 ADDRESS 0x27830 RW
NDPBAM_BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
        WB_ACCUMULATED BIT[31:16]
        DF_DESC_OFST BIT[15:0]

NDPBAM_BAM_P_RETR_CNTXT_n(n):(0)-(1) ARRAY 0x00027834+0x1000*n
NDPBAM_BAM_P_RETR_CNTXT_0 ADDRESS 0x27834 RW
NDPBAM_BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
        RETR_DESC_OFST BIT[31:16]
        RETR_OFST_IN_DESC BIT[15:0]

NDPBAM_BAM_P_SI_CNTXT_n(n):(0)-(1) ARRAY 0x00027838+0x1000*n
NDPBAM_BAM_P_SI_CNTXT_0 ADDRESS 0x27838 RW
NDPBAM_BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
        SI_DESC_OFST BIT[15:0]

NDPBAM_BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(1) ARRAY 0x00027900+0x1000*n
NDPBAM_BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x27900 RW
NDPBAM_BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

NDPBAM_BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(1) ARRAY 0x00027904+0x1000*n
NDPBAM_BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x27904 RW
NDPBAM_BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[3:0]

NDPBAM_BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00027910+0x1000*n
NDPBAM_BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x27910 RW
NDPBAM_BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

NDPBAM_BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00027914+0x1000*n
NDPBAM_BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x27914 RW
NDPBAM_BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[3:0]

NDPBAM_BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00027920+0x1000*n
NDPBAM_BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x27920 RW
NDPBAM_BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

NDPBAM_BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00027924+0x1000*n
NDPBAM_BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x27924 RW
NDPBAM_BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[3:0]

NDPBAM_BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(1) ARRAY 0x00027930+0x1000*n
NDPBAM_BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x27930 RW
NDPBAM_BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

NDPBAM_BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(1) ARRAY 0x00027934+0x1000*n
NDPBAM_BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x27934 RW
NDPBAM_BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[3:0]

RPM BASE 0x00000000 rpmaddr 31:0

rpm_dec MODULE OFFSET=RPM+0x00080000 MAX=RPM+0x00081FFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.RPM.RPM_DEC
RPM_HW_VERSION ADDRESS 0x0000 R
RPM_HW_VERSION RESET_VALUE 0x30000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

RPM_WFI_CONFIG ADDRESS 0x0004 RW
RPM_WFI_CONFIG RESET_VALUE 0x00000000
        CHIP_SLEEP_UPON_WFI BIT[2]
                NO_AFFECT VALUE 0x0
                SLEEP_EN VALUE 0x1
        BUS_CLK_HALT BIT[1]
                NO_AFFECT VALUE 0x0
                CLOCK_HALT VALUE 0x1
        PROC_CLK_HALT BIT[0]
                NO_AFFECT VALUE 0x0
                CLOCK_HALT VALUE 0x1

RPM_TIMERS_CLK_OFF_CTL ADDRESS 0x0008 RW
RPM_TIMERS_CLK_OFF_CTL RESET_VALUE 0x00000001
        WDOG_TIMER_CLK_OFF BIT[0]
                CLOCK_ON VALUE 0x0
                CLOCK_OFF VALUE 0x1

RPM_IPC ADDRESS 0x000C W
RPM_IPC RESET_VALUE 0x00000000
        RSRV_IPC BIT[31:28]
        APCS_TZ_IPC BIT[27:24]
        SPARE_IPC BIT[23:20]
        WCN_IPC BIT[19:16]
        MPSS_IPC BIT[15:12]
        ADSP_IPC BIT[11:8]
        APCS_HLOS_IPC BIT[7:4]
        RPM_RSRV BIT[3:0]

RPM_GPO_WDATA ADDRESS 0x0010 RW
RPM_GPO_WDATA RESET_VALUE 0xFFFF0000
        WDATA BIT[31:0]

RPM_GPO_WDSET ADDRESS 0x0014 W
RPM_GPO_WDSET RESET_VALUE 0xXXXXXXXX
        WDSET BIT[31:0]
                DON_T_SET VALUE 0x00000000
                SET VALUE 0x00000001

RPM_GPO_WDCLR ADDRESS 0x0018 W
RPM_GPO_WDCLR RESET_VALUE 0xXXXXXXXX
        WDCLR BIT[31:0]
                DON_T_CLEAR VALUE 0x00000000
                CLEAR VALUE 0x00000001

RPM_SLAVES_CLK_GATING ADDRESS 0x001C RW
RPM_SLAVES_CLK_GATING RESET_VALUE 0x0000000F
        INTR_CLK_GATING BIT[3]
                DYNAMIC_CLK_ON VALUE 0x0
                CLOCK_ON VALUE 0x1
        RAM_CLK_GATING BIT[2]
                DYNAMIC_CLK_ON VALUE 0x0
                CLOCK_ON VALUE 0x1
        PERIPH_CLK_GATING BIT[1]
                DYNAMIC_CLK_ON VALUE 0x0
                CLOCK_ON VALUE 0x1
        SLP_WKUP_FSM_CLK_GATING BIT[0]
                DYNAMIC_CLK_ON VALUE 0x0
                CLOCK_ON VALUE 0x1

RPM_INTR_POLARITY_0 ADDRESS 0x0030 RW
RPM_INTR_POLARITY_0 RESET_VALUE 0x00000000
        POLARITY BIT[31:0]
                NEG_OR_LOW VALUE 0x00000000
                POS_OR_HIGH VALUE 0x00000001

RPM_INTR_POLARITY_1 ADDRESS 0x0034 RW
RPM_INTR_POLARITY_1 RESET_VALUE 0x00000000
        POLARITY BIT[31:0]
                NEG_OR_LOW VALUE 0x00000000
                POS_OR_HIGH VALUE 0x00000001

RPM_INTR_EDG_LVL_0 ADDRESS 0x0038 RW
RPM_INTR_EDG_LVL_0 RESET_VALUE 0x00000000
        EDG_LVL BIT[31:0]
                LEVEL VALUE 0x00000000
                EDGE VALUE 0x00000001

RPM_INTR_EDG_LVL_1 ADDRESS 0x003C RW
RPM_INTR_EDG_LVL_1 RESET_VALUE 0x00000000
        EDG_LVL BIT[31:0]
                LEVEL VALUE 0x00000000
                EDGE VALUE 0x00000001

RPM_WDOG_RESET ADDRESS 0x0040 RW
RPM_WDOG_RESET RESET_VALUE 0x00000002
        SYNC_STATUS BIT[1]
        WDOG_RESET BIT[0]

RPM_WDOG_CTRL ADDRESS 0x0044 RC
RPM_WDOG_CTRL RESET_VALUE 0x00000000
        HW_WAKEUP_SLEEP_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

RPM_WDOG_STATUS ADDRESS 0x0048 R
RPM_WDOG_STATUS RESET_VALUE 0x00000004
        WDOG_COUNT BIT[22:3]
        WDOG_CNT_RESET_STATUS BIT[2]
        WDOG_FROZEN BIT[1]
                NOT_FROZEN VALUE 0x0
                FROZEN VALUE 0x1
        WDOG_EXPIRED_STATUS BIT[0]
                NOT_EXPIRED VALUE 0x0
                EXPIRED VALUE 0x1

RPM_WDOG_BARK_TIME ADDRESS 0x004C RW
RPM_WDOG_BARK_TIME RESET_VALUE 0x0017FFFF
        SYNC_STATUS BIT[20]
        WDOG_BARK_VAL BIT[19:0]

RPM_WDOG_BITE_TIME ADDRESS 0x0050 RW
RPM_WDOG_BITE_TIME RESET_VALUE 0x001FFFFF
        SYNC_STATUS BIT[20]
        WDOG_BITE_VAL BIT[19:0]

RPM_WDOG_TEST_LOAD ADDRESS 0x0054 RC
RPM_WDOG_TEST_LOAD RESET_VALUE 0x00000002
        SYNC_STATUS BIT[1]
        LOAD BIT[0]

RPM_WDOG_TEST ADDRESS 0x0058 RW
RPM_WDOG_TEST RESET_VALUE 0x00100000
        SYNC_STATUS BIT[20]
        LOAD_VALUE BIT[19:0]

RPM_TEST_BUS_SEL ADDRESS 0x005C RW
RPM_TEST_BUS_SEL RESET_VALUE 0x00000000
        VAL BIT[2:0]
                ALL_0 VALUE 0x0
                ALL_5 VALUE 0x1
                ALL_A VALUE 0x2
                RPM_QTMR_TEST_BUS VALUE 0x3
                RPM_CSR_TEST_BUS VALUE 0x4
                RPM_M3_TEST_BUS VALUE 0x5
                RPM_LPAE_TEST_BUS VALUE 0x6
                RESERVED_7 VALUE 0x7

RPM_SPARE_REG0 ADDRESS 0x0060 RW
RPM_SPARE_REG0 RESET_VALUE 0x00000000
        WDATA BIT[31:0]

RPM_SPARE_REG1 ADDRESS 0x0064 RW
RPM_SPARE_REG1 RESET_VALUE 0x00000000
        WDATA BIT[31:0]

RPM_SPARE_REG2 ADDRESS 0x0068 RW
RPM_SPARE_REG2 RESET_VALUE 0x00000000
        WDATA BIT[31:0]

RPM_SPARE_REG3 ADDRESS 0x006C RW
RPM_SPARE_REG3 RESET_VALUE 0x00000000
        WDATA BIT[31:0]

RPM_PAGE_SELECT ADDRESS 0x0070 RW
RPM_PAGE_SELECT RESET_VALUE 0x00000000
        PAGE_SELECT BIT[5:0]

qtmr_ac MODULE OFFSET=RPM+0x00082000 MAX=RPM+0x00082FFF APRE=RPM_ SPRE=RPM_ FPRE=RPM_ BPRE=RPM_ ABPRE=RPM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.RPM.QTMR_AC
QTMR_AC_CNTFRQ ADDRESS 0x0000 RW
QTMR_AC_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_AC_CNTSR ADDRESS 0x0004 RW
QTMR_AC_CNTSR RESET_VALUE 0x00000000
        NSN BIT[1:0]
                SECURE_ONLY VALUE 0x0
                SECURE_OR_NONSECURE VALUE 0x1

QTMR_AC_CNTTID ADDRESS 0x0008 R
QTMR_AC_CNTTID RESET_VALUE 0x00000000
        F7_CFG BIT[31:28]
        F6_CFG BIT[27:24]
        F5_CFG BIT[23:20]
        F4_CFG BIT[19:16]
        F3_CFG BIT[15:12]
        F2_CFG BIT[11:8]
        F1_CFG BIT[7:4]
        F0_CFG BIT[3:0]
                FI VALUE 0x0
                FVI VALUE 0x1
                FPLO VALUE 0x2
                RSVD VALUE 0x3

QTMR_AC_CNTACR_n(n):(0)-(1) ARRAY 0x00000040+0x4*n
QTMR_AC_CNTACR_0 ADDRESS 0x0040 RW
QTMR_AC_CNTACR_0 RESET_VALUE 0x00000000
        RWPT BIT[5]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RWVT BIT[4]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RVOFF BIT[3]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RFRQ BIT[2]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RPVCT BIT[1]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1
        RPCT BIT[0]
                ACCESS_DENIED VALUE 0x0
                ACCESS_ALLOWED VALUE 0x1

QTMR_AC_CNTVOFF_LO_n(n):(0)-(1) ARRAY 0x00000080+0x8*n
QTMR_AC_CNTVOFF_LO_0 ADDRESS 0x0080 RW
QTMR_AC_CNTVOFF_LO_0 RESET_VALUE 0x00000000
        CNTVOFF_LO BIT[31:0]

QTMR_AC_CNTVOFF_HI_n(n):(0)-(1) ARRAY 0x00000084+0x8*n
QTMR_AC_CNTVOFF_HI_0 ADDRESS 0x0084 RW
QTMR_AC_CNTVOFF_HI_0 RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_AC_CFG ADDRESS 0x0FC0 RW
QTMR_AC_CFG RESET_VALUE 0x00000000
        TEST_BUS_EN BIT[0]

QTMR_AC_VERSION ADDRESS 0x0FD0 R
QTMR_AC_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

qtmr_v1_f0 MODULE OFFSET=RPM+0x00083000 MAX=RPM+0x00083FFF APRE=RPM_F0_ SPRE=RPM_F0_ FPRE=RPM_F0_ BPRE=RPM_F0_ ABPRE=RPM_F0_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.RPM.QTMR_V1_F0
QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

qtmr_v1_f1 MODULE OFFSET=RPM+0x00084000 MAX=RPM+0x00084FFF APRE=RPM_F1_ SPRE=RPM_F1_ FPRE=RPM_F1_ BPRE=RPM_F1_ ABPRE=RPM_F1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.RPM.QTMR_V1_F1
QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
        CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
        CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
        CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
        CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
        CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
        PL0CTEN BIT[9]
        PL0VTEN BIT[8]
        PL0VCTEN BIT[1]
        PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
        CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
        CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
        CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
        CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
        CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
        CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
        CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
        CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
        ISTAT BIT[2]
                INTERRUPT_NOT_PENDING VALUE 0x0
                INTERRUPT_PENDING VALUE 0x1
        IMSK BIT[1]
                UNMASK_INTERRUPT VALUE 0x0
                MASK_INTERRUPT VALUE 0x1
        EN BIT[0]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

apu MODULE OFFSET=RPM+0x00087000 MAX=RPM+0x000872FF APRE=RPM_APU_ SPRE=RPM_APU_ FPRE=RPM_APU_ BPRE=RPM_APU_ ABPRE=RPM_APU_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.RPM.APU
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001C01
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(1,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_RGn_WACRm(n,m):(0,0)-(1,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_RGn_SCR(n):(0)-(1) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_RGn_MCR(n):(0)-(1) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

vmidmt MODULE OFFSET=RPM+0x00088000 MAX=RPM+0x00088FFF APRE=RPM_ SPRE=RPM_ FPRE=RPM_ BPRE=RPM_ ABPRE=RPM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.RPM.VMIDMT
VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_SCR1 ADDRESS 0x0004 RW
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000100
        GASRAE BIT[24]
        NSNUMSMRGO BIT[8]

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x80000001
        SES BIT[31]
        SMS BIT[27]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00001000
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDX BIT[11:8]

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
        OAS BIT[7:4]
        IAS BIT[3:0]

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0001021F
        NUMMSDRB BIT[23:16]
        MSAE BIT[9]
        QRIBE BIT[8]
        NVMID BIT[7:0]

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
        SGFEA0 BIT[31:0]

VMIDMT_SGFSR ADDRESS 0x0048 RW
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[24]
        SSDINDEX BIT[16]
        STREAMINDEX BIT[0]

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x00000001
        SMS BIT[27]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00000000
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDX BIT[11:8]

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
        OAS BIT[7:4]
        IAS BIT[3:0]

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0001021F
        NUMMSDRB BIT[23:16]
        MSAE BIT[9]
        QRIBE BIT[8]
        NVMID BIT[7:0]

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
        GFEA0 BIT[31:0]

VMIDMT_GFSR ADDRESS 0x0048 RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[24]
        SSDINDEX BIT[16]
        STREAMINDEX BIT[0]

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_VMIDMTACR ADDRESS 0x009C RW
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

VMIDMT_NSCR0 ADDRESS 0x0400 RW
VMIDMT_NSCR0 RESET_VALUE 0x00000111
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_NSCR2 ADDRESS 0x0408 RW
VMIDMT_NSCR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_NSACR ADDRESS 0x0410 RW
VMIDMT_NSACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_NSGFAR0 ADDRESS 0x0440 R
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
        GFEA0 BIT[31:0]

VMIDMT_NSGFSR ADDRESS 0x0448 RW
VMIDMT_NSGFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[24]
        SSDINDEX BIT[16]
        STREAMINDEX BIT[0]

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x00000001
        RWE BIT[0]

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
        RWE BIT[0]

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
        CLKONOFFE BIT[2]
        BPMSACFG BIT[1]
        BPSMSACFG BIT[0]

VMIDMT_S2VRn(n):(0)-(0) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
        TRANSIENTCFG BIT[29:28]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR BIT[14:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        VMID BIT[4:0]

VMIDMT_AS2VRn(n):(0)-(0) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
        RCNSH BIT[30]
        RCISH BIT[29]
        RCOSH BIT[28]
        REQPRIORITYCFG BIT[4]
        REQPRIORITY BIT[1:0]

RPM_M3_CORTEXM3_T BASE 0xE0000000 rpm_m3_cortexm3_taddr 31:0

ppb_int MODULE OFFSET=RPM_M3_CORTEXM3_T+0x00000000 MAX=RPM_M3_CORTEXM3_T+0x0000EFFF APRE=RPM_M3_ SPRE=RPM_M3_ FPRE=RPM_M3_ BPRE=RPM_M3_ ABPRE=RPM_M3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.RPM_M3_CORTEXM3_T.PPB_INT
ITM_ITM_STIM0 ADDRESS 0x0000 RW
ITM_ITM_STIM0 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM0 BIT[31:0]

ITM_ITM_STIM1 ADDRESS 0x0004 RW
ITM_ITM_STIM1 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM1 BIT[31:0]

ITM_ITM_STIM2 ADDRESS 0x0008 RW
ITM_ITM_STIM2 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM2 BIT[31:0]

ITM_ITM_STIM3 ADDRESS 0x000C RW
ITM_ITM_STIM3 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM3 BIT[31:0]

ITM_ITM_STIM4 ADDRESS 0x0010 RW
ITM_ITM_STIM4 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM4 BIT[31:0]

ITM_ITM_STIM5 ADDRESS 0x0014 RW
ITM_ITM_STIM5 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM5 BIT[31:0]

ITM_ITM_STIM6 ADDRESS 0x0018 RW
ITM_ITM_STIM6 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM6 BIT[31:0]

ITM_ITM_STIM7 ADDRESS 0x001C RW
ITM_ITM_STIM7 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM7 BIT[31:0]

ITM_ITM_STIM8 ADDRESS 0x0020 RW
ITM_ITM_STIM8 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM8 BIT[31:0]

ITM_ITM_STIM9 ADDRESS 0x0024 RW
ITM_ITM_STIM9 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM9 BIT[31:0]

ITM_ITM_STIM10 ADDRESS 0x0028 RW
ITM_ITM_STIM10 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM10 BIT[31:0]

ITM_ITM_STIM11 ADDRESS 0x002C RW
ITM_ITM_STIM11 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM11 BIT[31:0]

ITM_ITM_STIM12 ADDRESS 0x0030 RW
ITM_ITM_STIM12 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM12 BIT[31:0]

ITM_ITM_STIM13 ADDRESS 0x0034 RW
ITM_ITM_STIM13 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM13 BIT[31:0]

ITM_ITM_STIM14 ADDRESS 0x0038 RW
ITM_ITM_STIM14 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM14 BIT[31:0]

ITM_ITM_STIM15 ADDRESS 0x003C RW
ITM_ITM_STIM15 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM15 BIT[31:0]

ITM_ITM_STIM16 ADDRESS 0x0040 RW
ITM_ITM_STIM16 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM16 BIT[31:0]

ITM_ITM_STIM17 ADDRESS 0x0044 RW
ITM_ITM_STIM17 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM17 BIT[31:0]

ITM_ITM_STIM18 ADDRESS 0x0048 RW
ITM_ITM_STIM18 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM18 BIT[31:0]

ITM_ITM_STIM19 ADDRESS 0x004C RW
ITM_ITM_STIM19 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM19 BIT[31:0]

ITM_ITM_STIM20 ADDRESS 0x0050 RW
ITM_ITM_STIM20 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM20 BIT[31:0]

ITM_ITM_STIM21 ADDRESS 0x0054 RW
ITM_ITM_STIM21 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM21 BIT[31:0]

ITM_ITM_STIM22 ADDRESS 0x0058 RW
ITM_ITM_STIM22 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM22 BIT[31:0]

ITM_ITM_STIM23 ADDRESS 0x005C RW
ITM_ITM_STIM23 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM23 BIT[31:0]

ITM_ITM_STIM24 ADDRESS 0x0060 RW
ITM_ITM_STIM24 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM24 BIT[31:0]

ITM_ITM_STIM25 ADDRESS 0x0064 RW
ITM_ITM_STIM25 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM25 BIT[31:0]

ITM_ITM_STIM26 ADDRESS 0x0068 RW
ITM_ITM_STIM26 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM26 BIT[31:0]

ITM_ITM_STIM27 ADDRESS 0x006C RW
ITM_ITM_STIM27 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM27 BIT[31:0]

ITM_ITM_STIM28 ADDRESS 0x0070 RW
ITM_ITM_STIM28 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM28 BIT[31:0]

ITM_ITM_STIM29 ADDRESS 0x0074 RW
ITM_ITM_STIM29 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM29 BIT[31:0]

ITM_ITM_STIM30 ADDRESS 0x0078 RW
ITM_ITM_STIM30 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM30 BIT[31:0]

ITM_ITM_STIM31 ADDRESS 0x007C RW
ITM_ITM_STIM31 RESET_VALUE 0xXXXXXXXX
        ITM_ITM_STIM31 BIT[31:0]

ITM_ITM_TER ADDRESS 0x0E00 RW
ITM_ITM_TER RESET_VALUE 0x00000000
        STIMENA BIT[31:0]

ITM_ITM_TPR ADDRESS 0x0E40 RW
ITM_ITM_TPR RESET_VALUE 0x00000000
        PRIVMASK BIT[3:0]

ITM_ITM_TCR ADDRESS 0x0E80 RW
ITM_ITM_TCR RESET_VALUE 0x00000000
        BUSY BIT[23]
        ATBID BIT[22:16]
        TSPRESCALE BIT[9:8]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        SWOENA BIT[4]
        DWTENA BIT[3]
        SYNCENA BIT[2]
        TSENA BIT[1]
        ITMENA BIT[0]

ITM_ITM_IWR ADDRESS 0x0EF8 W
ITM_ITM_IWR RESET_VALUE 0x00000000
        ATVALIDM BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

ITM_ITM_IMCR ADDRESS 0x0F00 RW
ITM_ITM_IMCR RESET_VALUE 0x00000000
        INTEGRATION BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

ITM_ITM_LAR ADDRESS 0x0FB0 W
ITM_ITM_LAR RESET_VALUE 0x00000000
        LOCK_ACCESS BIT[31:0]

ITM_ITM_LSR ADDRESS 0x0FB4 R
ITM_ITM_LSR RESET_VALUE 0x00000003
        BYTEACC BIT[2]
        ACCESS BIT[1]
        PRESENT BIT[0]

ITM_PID4 ADDRESS 0x0FD0 R
ITM_PID4 RESET_VALUE 0x00000004
        ITM_PID4 BIT[31:0]

ITM_PID5 ADDRESS 0x0FD4 R
ITM_PID5 RESET_VALUE 0x00000000
        ITM_PID5 BIT[31:0]

ITM_PID6 ADDRESS 0x0FD8 R
ITM_PID6 RESET_VALUE 0x00000000
        ITM_PID6 BIT[31:0]

ITM_PID7 ADDRESS 0x0FDC R
ITM_PID7 RESET_VALUE 0x00000000
        ITM_PID7 BIT[31:0]

ITM_PID0 ADDRESS 0x0FE0 R
ITM_PID0 RESET_VALUE 0x00000001
        ITM_PID0 BIT[31:0]

ITM_PID1 ADDRESS 0x0FE4 R
ITM_PID1 RESET_VALUE 0x000000B0
        ITM_PID1 BIT[31:0]

ITM_PID2 ADDRESS 0x0FE8 R
ITM_PID2 RESET_VALUE 0x0000003B
        ITM_PID2 BIT[31:0]

ITM_PID3 ADDRESS 0x0FEC R
ITM_PID3 RESET_VALUE 0x00000000
        ITM_PID3 BIT[31:0]

ITM_CID0 ADDRESS 0x0FF0 R
ITM_CID0 RESET_VALUE 0x0000000D
        ITM_CID0 BIT[31:0]

ITM_CID1 ADDRESS 0x0FF4 R
ITM_CID1 RESET_VALUE 0x000000E0
        ITM_CID1 BIT[31:0]

ITM_CID2 ADDRESS 0x0FF8 R
ITM_CID2 RESET_VALUE 0x00000005
        ITM_CID2 BIT[31:0]

ITM_CID3 ADDRESS 0x0FFC R
ITM_CID3 RESET_VALUE 0x000000B1
        ITM_CID3 BIT[31:0]

DWT_DWT_CTRL ADDRESS 0x1000 RW
DWT_DWT_CTRL RESET_VALUE 0x00000000
        NOCYCCNT BIT[25]
        NOPRFCNT BIT[24]
        CYCEVTENA BIT[22]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        FOLDEVTENA BIT[21]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        LSUEVTENA BIT[20]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        SLEEPEVTENA BIT[19]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        EXCEVTENA BIT[18]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        CPIEVTENA BIT[17]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        EXCTRCENA BIT[16]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        PCSAMPLEENA BIT[12]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        SYNCTAP BIT[11:10]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        CYCTAP BIT[9]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        POSTCNT BIT[8:5]
        POSTPRESET BIT[4:1]
        CYCCNTENA BIT[0]

DWT_DWT_CYCCNT ADDRESS 0x1004 RW
DWT_DWT_CYCCNT RESET_VALUE 0x00000000
        CYCCNT BIT[31:0]

DWT_DWT_CPICNT ADDRESS 0x1008 RW
DWT_DWT_CPICNT RESET_VALUE 0x000000XX
        CPICNT BIT[7:0]

DWT_DWT_EXCCNT ADDRESS 0x100C RW
DWT_DWT_EXCCNT RESET_VALUE 0x000000XX
        EXCCNT BIT[7:0]

DWT_DWT_SLEEPCNT ADDRESS 0x1010 RW
DWT_DWT_SLEEPCNT RESET_VALUE 0x000000XX
        SLEEPCNT BIT[7:0]

DWT_DWT_LSUCNT ADDRESS 0x1014 RW
DWT_DWT_LSUCNT RESET_VALUE 0x000000XX
        LSUCNT BIT[7:0]

DWT_DWT_FOLDCNT ADDRESS 0x1018 RW
DWT_DWT_FOLDCNT RESET_VALUE 0x000000XX
        FOLDCNT BIT[7:0]

DWT_DWT_PCSR ADDRESS 0x101C R
DWT_DWT_PCSR RESET_VALUE 0xXXXXXXXX
        EIASAMPLE BIT[31:0]

DWT_DWT_COMP0 ADDRESS 0x1020 RW
DWT_DWT_COMP0 RESET_VALUE 0xXXXXXXXX
        COMP BIT[31:0]

DWT_DWT_MASK0 ADDRESS 0x1024 RW
DWT_DWT_MASK0 RESET_VALUE 0x0000000X
        MASK BIT[3:0]

DWT_DWT_FUNCTION0 ADDRESS 0x1028 RW
DWT_DWT_FUNCTION0 RESET_VALUE 0x00000000
        MATCHED BIT[24]
        DATAVADDR1 BIT[19:16]
        DATAVADDR0 BIT[15:12]
        DATAVSIZE BIT[11:10]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        LNK1ENA BIT[9]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        DATAVMATCH BIT[8]
        EMITRANGE BIT[5]
        FUNCTION BIT[3:0]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
                ENUM_0B0011 VALUE 0x3
                ENUM_0B0100 VALUE 0x4
                ENUM_0B0101 VALUE 0x5
                ENUM_0B0110 VALUE 0x6
                ENUM_0B0111 VALUE 0x7
                ENUM_0B1000 VALUE 0x8
                ENUM_0B1001 VALUE 0x9
                ENUM_0B1010 VALUE 0xA
                ENUM_0B1011 VALUE 0xB
                ENUM_0B1100 VALUE 0xC
                ENUM_0B1101 VALUE 0xD
                ENUM_0B1110 VALUE 0xE
                ENUM_0B1111 VALUE 0xF

DWT_DWT_COMP1 ADDRESS 0x1030 RW
DWT_DWT_COMP1 RESET_VALUE 0xXXXXXXXX
        COMP BIT[31:0]

DWT_DWT_MASK1 ADDRESS 0x1034 RW
DWT_DWT_MASK1 RESET_VALUE 0x0000000X
        MASK BIT[3:0]

DWT_DWT_FUNCTION1 ADDRESS 0x1038 RW
DWT_DWT_FUNCTION1 RESET_VALUE 0x00000200
        MATCHED BIT[24]
        DATAVADDR1 BIT[19:16]
        DATAVADDR0 BIT[15:12]
        DATAVSIZE BIT[11:10]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        LNK1ENA BIT[9]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        DATAVMATCH BIT[8]
        CYCMATCH BIT[7]
        EMITRANGE BIT[5]
        FUNCTION BIT[3:0]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
                ENUM_0B0011 VALUE 0x3
                ENUM_0B0100 VALUE 0x4
                ENUM_0B0101 VALUE 0x5
                ENUM_0B0110 VALUE 0x6
                ENUM_0B0111 VALUE 0x7
                ENUM_0B1000 VALUE 0x8
                ENUM_0B1001 VALUE 0x9
                ENUM_0B1010 VALUE 0xA
                ENUM_0B1011 VALUE 0xB
                ENUM_0B1100 VALUE 0xC
                ENUM_0B1101 VALUE 0xD
                ENUM_0B1110 VALUE 0xE
                ENUM_0B1111 VALUE 0xF

DWT_DWT_COMP2 ADDRESS 0x1040 RW
DWT_DWT_COMP2 RESET_VALUE 0xXXXXXXXX
        COMP BIT[31:0]

DWT_DWT_MASK2 ADDRESS 0x1044 RW
DWT_DWT_MASK2 RESET_VALUE 0x0000000X
        MASK BIT[3:0]

DWT_DWT_FUNCTION2 ADDRESS 0x1048 RW
DWT_DWT_FUNCTION2 RESET_VALUE 0x00000000
        MATCHED BIT[24]
        DATAVADDR1 BIT[19:16]
        DATAVADDR0 BIT[15:12]
        DATAVSIZE BIT[11:10]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        LNK1ENA BIT[9]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        DATAVMATCH BIT[8]
        EMITRANGE BIT[5]
        FUNCTION BIT[3:0]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
                ENUM_0B0011 VALUE 0x3
                ENUM_0B0100 VALUE 0x4
                ENUM_0B0101 VALUE 0x5
                ENUM_0B0110 VALUE 0x6
                ENUM_0B0111 VALUE 0x7
                ENUM_0B1000 VALUE 0x8
                ENUM_0B1001 VALUE 0x9
                ENUM_0B1010 VALUE 0xA
                ENUM_0B1011 VALUE 0xB
                ENUM_0B1100 VALUE 0xC
                ENUM_0B1101 VALUE 0xD
                ENUM_0B1110 VALUE 0xE
                ENUM_0B1111 VALUE 0xF

DWT_DWT_COMP3 ADDRESS 0x1050 RW
DWT_DWT_COMP3 RESET_VALUE 0xXXXXXXXX
        COMP BIT[31:0]

DWT_DWT_MASK3 ADDRESS 0x1054 RW
DWT_DWT_MASK3 RESET_VALUE 0x0000000X
        MASK BIT[3:0]

DWT_DWT_FUNCTION3 ADDRESS 0x1058 RW
DWT_DWT_FUNCTION3 RESET_VALUE 0x00000000
        MATCHED BIT[24]
        DATAVADDR1 BIT[19:16]
        DATAVADDR0 BIT[15:12]
        DATAVSIZE BIT[11:10]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        LNK1ENA BIT[9]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        DATAVMATCH BIT[8]
        EMITRANGE BIT[5]
        FUNCTION BIT[3:0]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
                ENUM_0B0011 VALUE 0x3
                ENUM_0B0100 VALUE 0x4
                ENUM_0B0101 VALUE 0x5
                ENUM_0B0110 VALUE 0x6
                ENUM_0B0111 VALUE 0x7
                ENUM_0B1000 VALUE 0x8
                ENUM_0B1001 VALUE 0x9
                ENUM_0B1010 VALUE 0xA
                ENUM_0B1011 VALUE 0xB
                ENUM_0B1100 VALUE 0xC
                ENUM_0B1101 VALUE 0xD
                ENUM_0B1110 VALUE 0xE
                ENUM_0B1111 VALUE 0xF

DWT_PID4 ADDRESS 0x1FD0 R
DWT_PID4 RESET_VALUE 0x00000004
        DWT_PID4 BIT[31:0]

DWT_PID5 ADDRESS 0x1FD4 R
DWT_PID5 RESET_VALUE 0x00000000
        DWT_PID5 BIT[31:0]

DWT_PID6 ADDRESS 0x1FD8 R
DWT_PID6 RESET_VALUE 0x00000000
        DWT_PID6 BIT[31:0]

DWT_PID7 ADDRESS 0x1FDC R
DWT_PID7 RESET_VALUE 0x00000000
        DWT_PID7 BIT[31:0]

DWT_PID0 ADDRESS 0x1FE0 R
DWT_PID0 RESET_VALUE 0x00000002
        DWT_PID0 BIT[31:0]

DWT_PID1 ADDRESS 0x1FE4 R
DWT_PID1 RESET_VALUE 0x000000B0
        DWT_PID1 BIT[31:0]

DWT_PID2 ADDRESS 0x1FE8 R
DWT_PID2 RESET_VALUE 0x0000003B
        DWT_PID2 BIT[31:0]

DWT_PID3 ADDRESS 0x1FEC R
DWT_PID3 RESET_VALUE 0x00000000
        DWT_PID3 BIT[31:0]

DWT_CID0 ADDRESS 0x1FF0 R
DWT_CID0 RESET_VALUE 0x0000000D
        DWT_CID0 BIT[31:0]

DWT_CID1 ADDRESS 0x1FF4 R
DWT_CID1 RESET_VALUE 0x000000E0
        DWT_CID1 BIT[31:0]

DWT_CID2 ADDRESS 0x1FF8 R
DWT_CID2 RESET_VALUE 0x00000005
        DWT_CID2 BIT[31:0]

DWT_CID3 ADDRESS 0x1FFC R
DWT_CID3 RESET_VALUE 0x000000B1
        DWT_CID3 BIT[31:0]

FPB_FP_CTRL ADDRESS 0x2000 RW
FPB_FP_CTRL RESET_VALUE 0x00000260
        NUM_CODE2 BIT[13:12]
        NUM_LIT BIT[11:8]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0010 VALUE 0x2
        NUM_CODE1 BIT[7:4]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0010 VALUE 0x2
                ENUM_0B0110 VALUE 0x6
        KEY BIT[1]
        ENABLE BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

FPB_FP_REMAP ADDRESS 0x2004 RW
FPB_FP_REMAP RESET_VALUE 0xXXXXXXX0
        REMAP BIT[28:5]

FPB_FP_COMP0 ADDRESS 0x2008 RW
FPB_FP_COMP0 RESET_VALUE 0xXXXXXXXX
        REPLACE BIT[31:30]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        COMP BIT[28:2]
        ENABLE BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

FPB_FP_COMP1 ADDRESS 0x200C RW
FPB_FP_COMP1 RESET_VALUE 0xXXXXXXXX
        REPLACE BIT[31:30]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        COMP BIT[28:2]
        ENABLE BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

FPB_FP_COMP2 ADDRESS 0x2010 RW
FPB_FP_COMP2 RESET_VALUE 0xXXXXXXXX
        REPLACE BIT[31:30]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        COMP BIT[28:2]
        ENABLE BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

FPB_FP_COMP3 ADDRESS 0x2014 RW
FPB_FP_COMP3 RESET_VALUE 0xXXXXXXXX
        REPLACE BIT[31:30]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        COMP BIT[28:2]
        ENABLE BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

FPB_FP_COMP4 ADDRESS 0x2018 RW
FPB_FP_COMP4 RESET_VALUE 0xXXXXXXXX
        REPLACE BIT[31:30]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        COMP BIT[28:2]
        ENABLE BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

FPB_FP_COMP5 ADDRESS 0x201C RW
FPB_FP_COMP5 RESET_VALUE 0xXXXXXXXX
        REPLACE BIT[31:30]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        COMP BIT[28:2]
        ENABLE BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

FPB_FP_COMP6 ADDRESS 0x2020 RW
FPB_FP_COMP6 RESET_VALUE 0xXXXXXXXX
        REPLACE BIT[31:30]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        COMP BIT[28:2]
        ENABLE BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

FPB_FP_COMP7 ADDRESS 0x2024 RW
FPB_FP_COMP7 RESET_VALUE 0xXXXXXXXX
        REPLACE BIT[31:30]
                ENUM_0B00 VALUE 0x0
                ENUM_0B01 VALUE 0x1
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        COMP BIT[28:2]
        ENABLE BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

FPB_PID4 ADDRESS 0x2FD0 R
FPB_PID4 RESET_VALUE 0x00000004
        FPB_PID4 BIT[31:0]

FPB_PID5 ADDRESS 0x2FD4 R
FPB_PID5 RESET_VALUE 0x00000000
        FPB_PID5 BIT[31:0]

FPB_PID6 ADDRESS 0x2FD8 R
FPB_PID6 RESET_VALUE 0x00000000
        FPB_PID6 BIT[31:0]

FPB_PID7 ADDRESS 0x2FDC R
FPB_PID7 RESET_VALUE 0x00000000
        FPB_PID7 BIT[31:0]

FPB_PID0 ADDRESS 0x2FE0 R
FPB_PID0 RESET_VALUE 0x00000003
        FPB_PID0 BIT[31:0]

FPB_PID1 ADDRESS 0x2FE4 R
FPB_PID1 RESET_VALUE 0x000000B0
        FPB_PID1 BIT[31:0]

FPB_PID2 ADDRESS 0x2FE8 R
FPB_PID2 RESET_VALUE 0x0000002B
        FPB_PID2 BIT[31:0]

FPB_PID3 ADDRESS 0x2FEC R
FPB_PID3 RESET_VALUE 0x00000000
        FPB_PID3 BIT[31:0]

FPB_CID0 ADDRESS 0x2FF0 R
FPB_CID0 RESET_VALUE 0x0000000D
        FPB_CID0 BIT[31:0]

FPB_CID1 ADDRESS 0x2FF4 R
FPB_CID1 RESET_VALUE 0x000000E0
        FPB_CID1 BIT[31:0]

FPB_CID2 ADDRESS 0x2FF8 R
FPB_CID2 RESET_VALUE 0x00000005
        FPB_CID2 BIT[31:0]

FPB_CID3 ADDRESS 0x2FFC R
FPB_CID3 RESET_VALUE 0x000000B1
        FPB_CID3 BIT[31:0]

SCS_ICTR ADDRESS 0xE004 R
SCS_ICTR RESET_VALUE 0x00000000
        INTLINESNUM BIT[4:0]

SCS_ACTLR ADDRESS 0xE008 RW
SCS_ACTLR RESET_VALUE 0x00000000
        DISFOLD BIT[2]
        DISDEFWBUF BIT[1]
        DISMCYCINT BIT[0]

SCS_STCSR ADDRESS 0xE010 RW
SCS_STCSR RESET_VALUE 0x00000000
        COUNTFLAG BIT[16]
        CLKSOURCE BIT[2]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        TICKINT BIT[1]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        ENABLE BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

SCS_STRVR ADDRESS 0xE014 RW
SCS_STRVR RESET_VALUE 0x00XXXXXX
        RELOAD BIT[23:0]

SCS_STCVR ADDRESS 0xE018 RW
SCS_STCVR RESET_VALUE 0x00XXXXXX
        CURRENT BIT[23:0]

SCS_STCR ADDRESS 0xE01C R
SCS_STCR RESET_VALUE 0xX0XXXXXX
        NOREF BIT[31]
        SKEW BIT[30]
        TENMS BIT[23:0]

SCS_NVIC_ISER0 ADDRESS 0xE100 RW
SCS_NVIC_ISER0 RESET_VALUE 0x00000000
        SETENA BIT[31:0]

SCS_NVIC_ISER1 ADDRESS 0xE104 RW
SCS_NVIC_ISER1 RESET_VALUE 0x00000000
        SETENA BIT[31:0]

SCS_NVIC_ICER0 ADDRESS 0xE180 RW
SCS_NVIC_ICER0 RESET_VALUE 0x00000000
        CLRENA BIT[31:0]

SCS_NVIC_ICER1 ADDRESS 0xE184 RW
SCS_NVIC_ICER1 RESET_VALUE 0x00000000
        CLRENA BIT[31:0]

SCS_NVIC_ISPR0 ADDRESS 0xE200 RW
SCS_NVIC_ISPR0 RESET_VALUE 0x00000000
        SETPEND BIT[31:0]

SCS_NVIC_ISPR1 ADDRESS 0xE204 RW
SCS_NVIC_ISPR1 RESET_VALUE 0x00000000
        SETPEND BIT[31:0]

SCS_NVIC_ICPR0 ADDRESS 0xE280 RW
SCS_NVIC_ICPR0 RESET_VALUE 0x00000000
        CLRPEND BIT[31:0]

SCS_NVIC_ICPR1 ADDRESS 0xE284 RW
SCS_NVIC_ICPR1 RESET_VALUE 0x00000000
        CLRPEND BIT[31:0]

SCS_NVIC_IABR0 ADDRESS 0xE300 R
SCS_NVIC_IABR0 RESET_VALUE 0x00000000
        ACTIVE BIT[31:0]

SCS_NVIC_IABR1 ADDRESS 0xE304 R
SCS_NVIC_IABR1 RESET_VALUE 0x00000000
        ACTIVE BIT[31:0]

SCS_NVIC_IPR0 ADDRESS 0xE400 RW
SCS_NVIC_IPR0 RESET_VALUE 0x00000000
        PRI_3 BIT[31:24]
        PRI_2 BIT[23:16]
        PRI_1 BIT[15:8]
        PRI_0 BIT[7:0]

SCS_NVIC_IPR1 ADDRESS 0xE404 RW
SCS_NVIC_IPR1 RESET_VALUE 0x00000000
        PRI_7 BIT[31:24]
        PRI_6 BIT[23:16]
        PRI_5 BIT[15:8]
        PRI_4 BIT[7:0]

SCS_NVIC_IPR2 ADDRESS 0xE408 RW
SCS_NVIC_IPR2 RESET_VALUE 0x00000000
        PRI_11 BIT[31:24]
        PRI_10 BIT[23:16]
        PRI_9 BIT[15:8]
        PRI_8 BIT[7:0]

SCS_NVIC_IPR3 ADDRESS 0xE40C RW
SCS_NVIC_IPR3 RESET_VALUE 0x00000000
        PRI_15 BIT[31:24]
        PRI_14 BIT[23:16]
        PRI_13 BIT[15:8]
        PRI_12 BIT[7:0]

SCS_NVIC_IPR4 ADDRESS 0xE410 RW
SCS_NVIC_IPR4 RESET_VALUE 0x00000000
        PRI_19 BIT[31:24]
        PRI_18 BIT[23:16]
        PRI_17 BIT[15:8]
        PRI_16 BIT[7:0]

SCS_NVIC_IPR5 ADDRESS 0xE414 RW
SCS_NVIC_IPR5 RESET_VALUE 0x00000000
        PRI_23 BIT[31:24]
        PRI_22 BIT[23:16]
        PRI_21 BIT[15:8]
        PRI_20 BIT[7:0]

SCS_NVIC_IPR6 ADDRESS 0xE418 RW
SCS_NVIC_IPR6 RESET_VALUE 0x00000000
        PRI_27 BIT[31:24]
        PRI_26 BIT[23:16]
        PRI_25 BIT[15:8]
        PRI_24 BIT[7:0]

SCS_NVIC_IPR7 ADDRESS 0xE41C RW
SCS_NVIC_IPR7 RESET_VALUE 0x00000000
        PRI_31 BIT[31:24]
        PRI_30 BIT[23:16]
        PRI_29 BIT[15:8]
        PRI_28 BIT[7:0]

SCS_NVIC_IPR8 ADDRESS 0xE420 RW
SCS_NVIC_IPR8 RESET_VALUE 0x00000000
        PRI_35 BIT[31:24]
        PRI_34 BIT[23:16]
        PRI_33 BIT[15:8]
        PRI_32 BIT[7:0]

SCS_NVIC_IPR9 ADDRESS 0xE424 RW
SCS_NVIC_IPR9 RESET_VALUE 0x00000000
        PRI_39 BIT[31:24]
        PRI_38 BIT[23:16]
        PRI_37 BIT[15:8]
        PRI_36 BIT[7:0]

SCS_NVIC_IPR10 ADDRESS 0xE428 RW
SCS_NVIC_IPR10 RESET_VALUE 0x00000000
        PRI_43 BIT[31:24]
        PRI_42 BIT[23:16]
        PRI_41 BIT[15:8]
        PRI_40 BIT[7:0]

SCS_NVIC_IPR11 ADDRESS 0xE42C RW
SCS_NVIC_IPR11 RESET_VALUE 0x00000000
        PRI_47 BIT[31:24]
        PRI_46 BIT[23:16]
        PRI_45 BIT[15:8]
        PRI_44 BIT[7:0]

SCS_NVIC_IPR12 ADDRESS 0xE430 RW
SCS_NVIC_IPR12 RESET_VALUE 0x00000000
        PRI_51 BIT[31:24]
        PRI_50 BIT[23:16]
        PRI_49 BIT[15:8]
        PRI_48 BIT[7:0]

SCS_NVIC_IPR13 ADDRESS 0xE434 RW
SCS_NVIC_IPR13 RESET_VALUE 0x00000000
        PRI_55 BIT[31:24]
        PRI_54 BIT[23:16]
        PRI_53 BIT[15:8]
        PRI_52 BIT[7:0]

SCS_NVIC_IPR14 ADDRESS 0xE438 RW
SCS_NVIC_IPR14 RESET_VALUE 0x00000000
        PRI_59 BIT[31:24]
        PRI_58 BIT[23:16]
        PRI_57 BIT[15:8]
        PRI_56 BIT[7:0]

SCS_NVIC_IPR15 ADDRESS 0xE43C RW
SCS_NVIC_IPR15 RESET_VALUE 0x00000000
        PRI_63 BIT[31:24]
        PRI_62 BIT[23:16]
        PRI_61 BIT[15:8]
        PRI_60 BIT[7:0]

SCS_CPUID ADDRESS 0xED00 R
SCS_CPUID RESET_VALUE 0x412FC231
        IMPLEMENTER BIT[31:24]
        VARIANT BIT[23:20]
        CONSTANT BIT[19:16]
        PARTNO BIT[15:4]
        REVISION BIT[3:0]

SCS_ICSR ADDRESS 0xED04 RW
SCS_ICSR RESET_VALUE 0x00000000
        NMIPENDSET BIT[31]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        PENDSVSET BIT[28]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        PENDSVCLR BIT[27]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        PENDSTSET BIT[26]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        PENDSTCLR BIT[25]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        ISRPREEMPT BIT[23]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        ISRPENDING BIT[22]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        VECTPENDING BIT[17:12]
        RETTOBASE BIT[11]
        VECTACTIVE BIT[8:0]

SCS_VTOR ADDRESS 0xED08 RW
SCS_VTOR RESET_VALUE 0x00000000
        TBLBASE BIT[29]
        TBLOFF BIT[28:7]

SCS_AIRCR ADDRESS 0xED0C RW
SCS_AIRCR RESET_VALUE 0xFA05X000
        VECTKEY BIT[31:16]
        ENDIANESS BIT[15]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        PRIGROUP BIT[10:8]
        SYSRESETREQ BIT[2]
        VECTCLRACTIVE BIT[1]
        VECTRESET BIT[0]

SCS_SCR ADDRESS 0xED10 RW
SCS_SCR RESET_VALUE 0x00000000
        SEVONPEND BIT[4]
        SLEEPDEEP BIT[2]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        SLEEPONEXIT BIT[1]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

SCS_CCR ADDRESS 0xED14 RW
SCS_CCR RESET_VALUE 0x00000200
        STKALIGN BIT[9]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        BFHFNMIGN BIT[8]
        DIV_0_TRP BIT[4]
        UNALIGN_TRP BIT[3]
        USERSETMPEND BIT[1]
        NONBASETHREDENA BIT[0]

SCS_SHPR1 ADDRESS 0xED18 RW
SCS_SHPR1 RESET_VALUE 0x00000000
        PRI_7 BIT[31:24]
        PRI_6 BIT[23:16]
        PRI_5 BIT[15:8]
        PRI_4 BIT[7:0]

SCS_SHPR2 ADDRESS 0xED1C RW
SCS_SHPR2 RESET_VALUE 0x00000000
        PRI_11 BIT[31:24]
        PRI_10 BIT[23:16]
        PRI_9 BIT[15:8]
        PRI_8 BIT[7:0]

SCS_SHPR3 ADDRESS 0xED20 RW
SCS_SHPR3 RESET_VALUE 0x00000000
        PRI_15 BIT[31:24]
        PRI_14 BIT[23:16]
        PRI_13 BIT[15:8]
        PRI_12 BIT[7:0]

SCS_SHCSR ADDRESS 0xED24 RW
SCS_SHCSR RESET_VALUE 0x00000000
        USGFAULTENA BIT[18]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        BUSFAULTENA BIT[17]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        MEMFAULTENA BIT[16]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        SVCALLPENDED BIT[15]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        BUSFAULTPENDED BIT[14]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        MEMFAULTPENDED BIT[13]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        USGFAULTPENDED BIT[12]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        SYSTICKACT BIT[11]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        PENDSVACT BIT[10]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        MONITORACT BIT[8]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        SVCALLACT BIT[7]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        USGFAULTACT BIT[3]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        BUSFAULTACT BIT[1]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        MEMFAULTACT BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

SCS_CFSR ADDRESS 0xED28 RW
SCS_CFSR RESET_VALUE 0x00000000
        DIVBYZERO BIT[25]
        UNALIGNED BIT[24]
        NOCP BIT[19]
        INVPC BIT[18]
        INVSTATE BIT[17]
        UNDEFINSTR BIT[16]
        BFARVALID BIT[15]
        STKERR BIT[12]
        UNSTKERR BIT[11]
        IMPRECISERR BIT[10]
        PRECISERR BIT[9]
        IBUSERR BIT[8]
        MMARVALID BIT[7]
        MSTKERR BIT[4]
        MUNSTKERR BIT[3]
        DACCVIOL BIT[1]
        IACCVIOL BIT[0]

SCS_HFSR ADDRESS 0xED2C RW
SCS_HFSR RESET_VALUE 0x00000000
        DEBUGEVT BIT[31]
        FORCED BIT[30]
        VECTTBL BIT[1]

SCS_DFSR ADDRESS 0xED30 RW
SCS_DFSR RESET_VALUE 0x00000000
        EXTERNAL BIT[4]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        VCATCH BIT[3]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        DWTTRAP BIT[2]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        BKPT BIT[1]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        HALTED BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

SCS_MMFAR ADDRESS 0xED34 RW
SCS_MMFAR RESET_VALUE 0xXXXXXXXX
        ADDRESS BIT[31:0]

SCS_BFAR ADDRESS 0xED38 RW
SCS_BFAR RESET_VALUE 0xXXXXXXXX
        ADDRESS BIT[31:0]

SCS_AFSR ADDRESS 0xED3C RW
SCS_AFSR RESET_VALUE 0x00000000
        IMPDEF BIT[31:0]

SCS_ID_PFR0 ADDRESS 0xED40 R
SCS_ID_PFR0 RESET_VALUE 0x00000030
        STATE1 BIT[7:4]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
                ENUM_0B0011 VALUE 0x3
        STATE0 BIT[3:0]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1

SCS_ID_PFR1 ADDRESS 0xED44 R
SCS_ID_PFR1 RESET_VALUE 0x00000200
        MICROCONTROLLER_PROGRAMMERS_MODEL BIT[11:8]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0010 VALUE 0x2

SCS_ID_DFR0 ADDRESS 0xED48 R
SCS_ID_DFR0 RESET_VALUE 0x00100000
        MICROCONTROLLER_DEBUG_MODEL BIT[23:20]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1

SCS_ID_AFR0 ADDRESS 0xED4C R
SCS_ID_AFR0 RESET_VALUE 0x00000000
        SCS_ID_AFR0 BIT[31:0]

SCS_ID_MMFR0 ADDRESS 0xED50 R
SCS_ID_MMFR0 RESET_VALUE 0x00100030
        AUXILIARY_REGISTER_SUPPORT BIT[23:20]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        OUTER_NON_SHARABLE_SUPPORT BIT[15:12]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        CACHE_COHERENCE_SUPPORT BIT[11:8]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
                ENUM_0B0011 VALUE 0x3
        PMSA_SUPPORT BIT[7:4]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
                ENUM_0B0011 VALUE 0x3

SCS_ID_MMFR1 ADDRESS 0xED54 R
SCS_ID_MMFR1 RESET_VALUE 0x00000000
        SCS_ID_MMFR1 BIT[31:0]

SCS_ID_MMFR2 ADDRESS 0xED58 R
SCS_ID_MMFR2 RESET_VALUE 0x01000000
        WAIT_FOR_INTERRUPT_STALLING BIT[27:24]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1

SCS_ID_MMFR3 ADDRESS 0xED5C R
SCS_ID_MMFR3 RESET_VALUE 0x00000000
        SCS_ID_MMFR3 BIT[31:0]

SCS_ID_ISAR0 ADDRESS 0xED60 R
SCS_ID_ISAR0 RESET_VALUE 0x01101110
        DIVIDE_INSTRS BIT[27:24]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        DEBUG_INSTRS BIT[23:20]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        COPROC_INSTRS BIT[19:16]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
                ENUM_0B0011 VALUE 0x3
                ENUM_0B0100 VALUE 0x4
        CMPBRANCH_INSTRS BIT[15:12]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        BITFIELD_INSTRS BIT[11:8]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        BITCOUNT_INSTRS BIT[7:4]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1

SCS_ID_ISAR1 ADDRESS 0xED64 R
SCS_ID_ISAR1 RESET_VALUE 0x02111000
        INTERWORK_INSTRS BIT[27:24]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
                ENUM_0B0011 VALUE 0x3
        IMMEDIATE_INSTRS BIT[23:20]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        IFTHEN_INSTRS BIT[19:16]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        EXTEND_INSRS BIT[15:12]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2

SCS_ID_ISAR2 ADDRESS 0xED68 R
SCS_ID_ISAR2 RESET_VALUE 0x20112231
        REVERSAL_INSTRS BIT[31:28]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
        MULTU_INSTRS BIT[23:20]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
        MULTS_INSTRS BIT[19:16]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
                ENUM_0B0011 VALUE 0x3
        MULT_INSTRS BIT[15:12]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
        MULTIACCESSINT_INSTRS BIT[11:8]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
        MEMHINT_INSTRS BIT[7:4]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
                ENUM_0B0011 VALUE 0x3
        LOADSTORE_INSTRS BIT[3:0]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1

SCS_ID_ISAR3 ADDRESS 0xED6C R
SCS_ID_ISAR3 RESET_VALUE 0x01111110
        TRUENOP_INSTRS BIT[27:24]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        THUMBCOPY_INSTRS BIT[23:20]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        TABBRANCH_INSTRS BIT[19:16]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        SYNCPRIM_INSTRS BIT[15:12]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2
        SVC_INSTRS BIT[11:8]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        SIMD_INSTRS BIT[7:4]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0011 VALUE 0x3
        SATRUATE_INSTRS BIT[3:0]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1

SCS_ID_ISAR4 ADDRESS 0xED70 R
SCS_ID_ISAR4 RESET_VALUE 0x01310132
        PSR_M_INSTRS BIT[27:24]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        SYNCPRIM_INSTRS_FRAC BIT[23:20]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0011 VALUE 0x3
        BARRIER_INSTRS BIT[19:16]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        WRITEBACK_INSTRS BIT[11:8]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
        WITHSHIFTS_INSTRS BIT[7:4]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x3
                ENUM_0B0100 VALUE 0x4
        UNPRIV_INSTRS BIT[3:0]
                ENUM_0B0000 VALUE 0x0
                ENUM_0B0001 VALUE 0x1
                ENUM_0B0010 VALUE 0x2

SCS_CPACR ADDRESS 0xED88 RW
SCS_CPACR RESET_VALUE 0x00X00000
        CP11 BIT[23:22]
        CP10 BIT[21:20]

SCS_MPU_TYPE ADDRESS 0xED90 R
SCS_MPU_TYPE RESET_VALUE 0x00000800
        IREGION BIT[23:16]
        DREGION BIT[15:8]
        SEPARATE BIT[0]

SCS_MPU_CTRL ADDRESS 0xED94 RW
SCS_MPU_CTRL RESET_VALUE 0x00000000
        PRIVDEFENA BIT[2]
        HFNMIENA BIT[1]
        ENABLE BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

SCS_MPU_RNR ADDRESS 0xED98 RW
SCS_MPU_RNR RESET_VALUE 0x000000XX
        REGION BIT[7:0]

SCS_MPU_RBAR ADDRESS 0xED9C RW
SCS_MPU_RBAR RESET_VALUE 0x00000000
        ADDR BIT[31:5]
        VALID BIT[4]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        REGION BIT[3:0]

SCS_MPU_RASR ADDRESS 0xEDA0 RW
SCS_MPU_RASR RESET_VALUE 0x00000000
        XN BIT[28]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        AP BIT[26:24]
                ENUM_0B000 VALUE 0x0
                ENUM_0B001 VALUE 0x1
                ENUM_0B010 VALUE 0x2
                ENUM_0B011 VALUE 0x3
                ENUM_0B101 VALUE 0x5
                ENUM_0B110 VALUE 0x6
                ENUM_0B111 VALUE 0x7
        TEX BIT[21:19]
        S BIT[18]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        C BIT[17]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        B BIT[16]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        SRD BIT[15:8]
        SIZE BIT[5:1]
                ENUM_0B00100 VALUE 0x04
                ENUM_0B00101 VALUE 0x05
                ENUM_0B00110 VALUE 0x06
                ENUM_0B00111 VALUE 0x07
                ENUM_0B01000 VALUE 0x08
                ENUM_0B01001 VALUE 0x09
                ENUM_0B01010 VALUE 0x0A
                ENUM_0B01011 VALUE 0x0B
                ENUM_0B01100 VALUE 0x0C
                ENUM_0B01101 VALUE 0x0D
                ENUM_0B01110 VALUE 0x0E
                ENUM_0B01111 VALUE 0x0F
                ENUM_0B10000 VALUE 0x10
                ENUM_0B10001 VALUE 0x11
                ENUM_0B10010 VALUE 0x12
                ENUM_0B10011 VALUE 0x13
                ENUM_0B10100 VALUE 0x14
                ENUM_0B10101 VALUE 0x15
                ENUM_0B10110 VALUE 0x16
                ENUM_0B10111 VALUE 0x17
                ENUM_0B11000 VALUE 0x18
                ENUM_0B11001 VALUE 0x19
                ENUM_0B11010 VALUE 0x1A
                ENUM_0B11011 VALUE 0x1B
                ENUM_0B11100 VALUE 0x1C
                ENUM_0B11101 VALUE 0x1D
                ENUM_0B11110 VALUE 0x1E
                ENUM_0B11111 VALUE 0x1F
        ENABLE BIT[0]

SCS_MPU_RBAR_A1 ADDRESS 0xEDA4 RW
SCS_MPU_RBAR_A1 RESET_VALUE 0x00000000
        SCS_MPU_RBAR_A1 BIT[31:0]

SCS_MPU_RASR_A1 ADDRESS 0xEDA8 RW
SCS_MPU_RASR_A1 RESET_VALUE 0x00000000
        SCS_MPU_RASR_A1 BIT[31:0]

SCS_MPU_RBAR_A2 ADDRESS 0xEDAC RW
SCS_MPU_RBAR_A2 RESET_VALUE 0x00000000
        SCS_MPU_RBAR_A2 BIT[31:0]

SCS_MPU_RASR_A2 ADDRESS 0xEDB0 RW
SCS_MPU_RASR_A2 RESET_VALUE 0x00000000
        SCS_MPU_RASR_A2 BIT[31:0]

SCS_MPU_RBAR_A3 ADDRESS 0xEDB4 RW
SCS_MPU_RBAR_A3 RESET_VALUE 0xXXXXXXXX
        SCS_MPU_RBAR_A3 BIT[31:0]

SCS_MPU_RASR_A3 ADDRESS 0xEDB8 RW
SCS_MPU_RASR_A3 RESET_VALUE 0x00000000
        SCS_MPU_RASR_A3 BIT[31:0]

SCS_DHCSR ADDRESS 0xEDF0 RW
SCS_DHCSR RESET_VALUE 0x000X0000
        S_RESET_ST BIT[25]
        S_RETIRE_ST BIT[24]
        S_LOCKUP BIT[19]
        S_SLEEP BIT[18]
        S_HALT BIT[17]
        S_REGRDY BIT[16]
        C_SNAPSTALL BIT[5]
        C_MASKINTS BIT[3]
        C_STEP BIT[2]
        C_HALT BIT[1]
        C_DEBUGEN BIT[0]

SCS_DCRSR ADDRESS 0xEDF4 W
SCS_DCRSR RESET_VALUE 0x000X00XX
        REGWNR BIT[16]
        REGSEL BIT[4:0]
                ENUM_0B00000 VALUE 0x00
                ENUM_0B00001 VALUE 0x01
                ENUM_0B00010 VALUE 0x02
                ENUM_0B00011 VALUE 0x03
                ENUM_0B00100 VALUE 0x04
                ENUM_0B00101 VALUE 0x05
                ENUM_0B00110 VALUE 0x06
                ENUM_0B00111 VALUE 0x07
                ENUM_0B01000 VALUE 0x08
                ENUM_0B01001 VALUE 0x09
                ENUM_0B01010 VALUE 0x0A
                ENUM_0B01011 VALUE 0x0B
                ENUM_0B01100 VALUE 0x0C
                ENUM_0B01101 VALUE 0x0D
                ENUM_0B01110 VALUE 0x0E
                ENUM_0B01111 VALUE 0x0F
                ENUM_0B10000 VALUE 0x10
                ENUM_0B10001 VALUE 0x11
                ENUM_0B10010 VALUE 0x12
                ENUM_0B10100 VALUE 0x14

SCS_DCRDR ADDRESS 0xEDF8 RW
SCS_DCRDR RESET_VALUE 0xXXXXXXXX
        SCS_DCRDR BIT[31:0]

SCS_DEMCR ADDRESS 0xEDFC RW
SCS_DEMCR RESET_VALUE 0x00000000
        TRCENA BIT[24]
        MON_REQ BIT[19]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        MON_STEP BIT[18]
        MON_PEND BIT[17]
        MON_EN BIT[16]
        VC_HARDERR BIT[10]
        VC_INTERR BIT[9]
        VC_BUSERR BIT[8]
        VC_STATERR BIT[7]
        VC_CHKERR BIT[6]
        VC_NOCPERR BIT[5]
        VC_MMERR BIT[4]
        VC_CORERESET BIT[0]

SCS_STIR ADDRESS 0xEF00 W
SCS_STIR RESET_VALUE 0x00000000
        INTID BIT[8:0]

SCS_PID4 ADDRESS 0xEFD0 R
SCS_PID4 RESET_VALUE 0x00000004
        SCS_PID4 BIT[31:0]

SCS_PID5 ADDRESS 0xEFD4 R
SCS_PID5 RESET_VALUE 0x00000000
        SCS_PID5 BIT[31:0]

SCS_PID6 ADDRESS 0xEFD8 R
SCS_PID6 RESET_VALUE 0x00000000
        SCS_PID6 BIT[31:0]

SCS_PID7 ADDRESS 0xEFDC R
SCS_PID7 RESET_VALUE 0x00000000
        SCS_PID7 BIT[31:0]

SCS_PID0 ADDRESS 0xEFE0 R
SCS_PID0 RESET_VALUE 0x00000000
        SCS_PID0 BIT[31:0]

SCS_PID1 ADDRESS 0xEFE4 R
SCS_PID1 RESET_VALUE 0x000000B0
        SCS_PID1 BIT[31:0]

SCS_PID2 ADDRESS 0xEFE8 R
SCS_PID2 RESET_VALUE 0x0000000B
        SCS_PID2 BIT[31:0]

SCS_PID3 ADDRESS 0xEFEC R
SCS_PID3 RESET_VALUE 0x00000000
        SCS_PID3 BIT[31:0]

SCS_CID0 ADDRESS 0xEFF0 R
SCS_CID0 RESET_VALUE 0x0000000D
        SCS_CID0 BIT[31:0]

SCS_CID1 ADDRESS 0xEFF4 R
SCS_CID1 RESET_VALUE 0x000000E0
        SCS_CID1 BIT[31:0]

SCS_CID2 ADDRESS 0xEFF8 R
SCS_CID2 RESET_VALUE 0x00000005
        SCS_CID2 BIT[31:0]

SCS_CID3 ADDRESS 0xEFFC R
SCS_CID3 RESET_VALUE 0x000000B1
        SCS_CID3 BIT[31:0]

ppb_ext MODULE OFFSET=RPM_M3_CORTEXM3_T+0x00040000 MAX=RPM_M3_CORTEXM3_T+0x000FFFFF APRE=RPM_M3_ SPRE=RPM_M3_ FPRE=RPM_M3_ BPRE=RPM_M3_ ABPRE=RPM_M3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.RPM_M3_CORTEXM3_T.PPB_EXT
ETM_ETMCR ADDRESS 0x1000 RW
ETM_ETMCR RESET_VALUE 0x00000411
        PORT_SIZE_BIT_3 BIT[21]
        PORT_MODE_BITS_1_0 BIT[17:16]
        PORT_MODE_BIT_2 BIT[13]
        ETMEN BIT[11]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1
        ETM_PROGRAMMING BIT[10]
        DEBUG_REQUEST_CONTROL BIT[9]
        BRANCH_OUTPUT BIT[8]
        STALL_PROCESSOR BIT[7]
        PORT_SIZE_BITS_2_0 BIT[6:4]
        ETM_POWER_DOWN BIT[0]

ETM_ETMCCR ADDRESS 0x1004 R
ETM_ETMCCR RESET_VALUE 0x8C802000
        ETM_ETMCCR BIT[31:0]

ETM_ETMTRIGGER ADDRESS 0x1008 RW
ETM_ETMTRIGGER RESET_VALUE 0x000XXXXX
        BOOLEAN_FUNCTION BIT[16:14]
                ENUM_0B000 VALUE 0x0
                ENUM_0B001 VALUE 0x1
                ENUM_0B010 VALUE 0x2
                ENUM_0B011 VALUE 0x3
                ENUM_0B100 VALUE 0x4
                ENUM_0B101 VALUE 0x5
                ENUM_0B110 VALUE 0x6
                ENUM_0B111 VALUE 0x7
        RESOURCE_A BIT[13:7]
                ENUM_0B0100000 VALUE 0x20
                ENUM_0B0100001 VALUE 0x21
                ENUM_0B0100010 VALUE 0x22
                ENUM_0B0100011 VALUE 0x23
                ENUM_0B1011111 VALUE 0x5F
                ENUM_0B1100000 VALUE 0x60
                ENUM_0B1100001 VALUE 0x61
                ENUM_0B1101111 VALUE 0x6F
        RESOURCE_B BIT[6:0]
                ENUM_0B0100000 VALUE 0x20
                ENUM_0B0100001 VALUE 0x21
                ENUM_0B0100010 VALUE 0x22
                ENUM_0B0100011 VALUE 0x23
                ENUM_0B1011111 VALUE 0x5F
                ENUM_0B1100000 VALUE 0x60
                ENUM_0B1100001 VALUE 0x61
                ENUM_0B1101111 VALUE 0x6F

ETM_ETMSR ADDRESS 0x1010 RW
ETM_ETMSR RESET_VALUE 0x0000000X
        TRIGGER_FLAG BIT[3]
        TRACE_START_STOP_RESOURCE_STATUS BIT[2]
        ETM_PROGRAMMING_BIT_VALUE BIT[1]
        UNTRACED_OVERFLOW_FLAG BIT[0]

ETM_ETMSCR ADDRESS 0x1014 R
ETM_ETMSCR RESET_VALUE 0x00020D01
        NO_FETCH_COMPARISON BIT[17]
        PORT_MODE_SUPPORTED BIT[11]
        PORT_SIZE_SUPPORTED BIT[10]
        MAXIMUM_PORT_SIZE_BIT_3 BIT[9]
        FIFOFULL_SUPPORTED BIT[8]
        MAXIMUM_PORT_SIZE_BITS_2_0 BIT[2:0]

ETM_ETMTEEVR ADDRESS 0x1020 W
ETM_ETMTEEVR RESET_VALUE 0x000XXXXX
        BOOLEAN_FUNCTION BIT[16:14]
                ENUM_0B000 VALUE 0x0
                ENUM_0B001 VALUE 0x1
                ENUM_0B010 VALUE 0x2
                ENUM_0B011 VALUE 0x3
                ENUM_0B100 VALUE 0x4
                ENUM_0B101 VALUE 0x5
                ENUM_0B110 VALUE 0x6
                ENUM_0B111 VALUE 0x7
        RESOURCE_A BIT[13:7]
                ENUM_0B0100000 VALUE 0x20
                ENUM_0B0100001 VALUE 0x21
                ENUM_0B0100010 VALUE 0x22
                ENUM_0B0100011 VALUE 0x23
                ENUM_0B1011111 VALUE 0x5F
                ENUM_0B1100000 VALUE 0x60
                ENUM_0B1100001 VALUE 0x61
                ENUM_0B1101111 VALUE 0x6F
        RESOURCE_B BIT[6:0]
                ENUM_0B0100000 VALUE 0x20
                ENUM_0B0100001 VALUE 0x21
                ENUM_0B0100010 VALUE 0x22
                ENUM_0B0100011 VALUE 0x23
                ENUM_0B1011111 VALUE 0x5F
                ENUM_0B1100000 VALUE 0x60
                ENUM_0B1100001 VALUE 0x61
                ENUM_0B1101111 VALUE 0x6F

ETM_ETMTECR1 ADDRESS 0x1024 W
ETM_ETMTECR1 RESET_VALUE 0x0X000000
        TRACE_CONTROL_ENABLE BIT[25]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

ETM_ETMFFLR ADDRESS 0x1028 RW
ETM_ETMFFLR RESET_VALUE 0x000000XX
        FIFO_FULL_LEVEL BIT[7:0]

ETM_ETMCNTRLDVR1 ADDRESS 0x1140 RW
ETM_ETMCNTRLDVR1 RESET_VALUE 0x000000XX
        FIFO_FULL_LEVEL BIT[7:0]

ETM_ETMSYNCFR ADDRESS 0x11E0 R
ETM_ETMSYNCFR RESET_VALUE 0x00000400
        SYNCHRONIZATION_FREQUENCY BIT[11:0]

ETM_ETMIDR ADDRESS 0x11E4 R
ETM_ETMIDR RESET_VALUE 0x4114F253
        ETM_ETMIDR BIT[31:0]

ETM_ETMCCER ADDRESS 0x11E8 R
ETM_ETMCCER RESET_VALUE 0x18541800
        ETM_ETMCCER BIT[31:0]

ETM_ETMTESSEICR ADDRESS 0x11F0 RW
ETM_ETMTESSEICR RESET_VALUE 0x000X000X
        STOP_RESOURCE_SELECT BIT[19:16]
        START_RESOURCE_SELECT BIT[3:0]

ETM_ETMTSEVR ADDRESS 0x11F8 R
ETM_ETMTSEVR RESET_VALUE 0xXXXXXXXX
        ETM_ETMTSEVR BIT[31:0]

ETM_ETMTRACEIDR ADDRESS 0x1200 RW
ETM_ETMTRACEIDR RESET_VALUE 0x00000000
        SIGNALS_TO_TRACE_BUS_BITS BIT[6:0]

ETM_ETMIDR2 ADDRESS 0x1208 R
ETM_ETMIDR2 RESET_VALUE 0x00000000
        SWP_TRANSFER_ORDER BIT[1]
        RFE_TRANSFER_ORDER BIT[0]

ETM_ETMPDSR ADDRESS 0x1314 R
ETM_ETMPDSR RESET_VALUE 0x00000001
        ETM_POWERED_UP BIT[0]
                ENUM_0B0 VALUE 0x0
                ENUM_0B1 VALUE 0x1

ETM_ITMISCIN ADDRESS 0x1EE0 R
ETM_ITMISCIN RESET_VALUE 0xXXXXXXXX
        ETM_ITMISCIN BIT[31:0]

ETM_ITTRIGOUT ADDRESS 0x1EE8 W
ETM_ITTRIGOUT RESET_VALUE 0xXXXXXXXX
        ETM_ITTRIGOUT BIT[31:0]

ETM_ETM_ITATBCTR2 ADDRESS 0x1EF0 R
ETM_ETM_ITATBCTR2 RESET_VALUE 0xXXXXXXXX
        ETM_ETM_ITATBCTR2 BIT[31:0]

ETM_ETM_ITATBCTR0 ADDRESS 0x1EF8 W
ETM_ETM_ITATBCTR0 RESET_VALUE 0xXXXXXXXX
        ETM_ETM_ITATBCTR0 BIT[31:0]

ETM_ETMITCTRL ADDRESS 0x1F00 RW
ETM_ETMITCTRL RESET_VALUE 0x00000000
        ENABLE_INTEGRATION_MODE BIT[0]

ETM_ETMCLAIMSET ADDRESS 0x1FA0 RW
ETM_ETMCLAIMSET RESET_VALUE 0x0000000X
        CLAIM_TAG BIT[3:0]

ETM_ETMCLAIMCLR ADDRESS 0x1FA4 RW
ETM_ETMCLAIMCLR RESET_VALUE 0x0000000X
        CLAIM_TAG BIT[3:0]

ETM_ETMLAR ADDRESS 0x1FB0 W
ETM_ETMLAR RESET_VALUE 0xXXXXXXXX
        ETM_ETMLAR BIT[31:0]

ETM_ETMLSR ADDRESS 0x1FB4 R
ETM_ETMLSR RESET_VALUE 0xXXXXXXXX
        ETM_ETMLSR BIT[31:0]

ETM_ETMAUTHSTATUS ADDRESS 0x1FB8 R
ETM_ETMAUTHSTATUS RESET_VALUE 0x000000XX
        SECURE_NON_INVASIVE_DEBUG BIT[7:6]
                ENUM_0B10 VALUE 0x2
                ENUM_0B11 VALUE 0x3
        SECURE_INVASIVE_DEBUG BIT[5:4]
        NONSECURE_NON_INVASIVE_DEBUG BIT[1:0]

ETM_ETMDEVTYPE ADDRESS 0x1FCC R
ETM_ETMDEVTYPE RESET_VALUE 0x00000013
        SUB_TYPE BIT[7:4]
                ENUM_0B0001 VALUE 0x1
        MAIN_TYPE BIT[3:0]
                ENUM_0B0011 VALUE 0x3

ETM_ETMPID4 ADDRESS 0x1FD0 R
ETM_ETMPID4 RESET_VALUE 0x00000004
        ETM_ETMPID4 BIT[31:0]

ETM_ETMPID5 ADDRESS 0x1FD4 R
ETM_ETMPID5 RESET_VALUE 0x00000000
        ETM_ETMPID5 BIT[31:0]

ETM_ETMPID6 ADDRESS 0x1FD8 R
ETM_ETMPID6 RESET_VALUE 0x00000000
        ETM_ETMPID6 BIT[31:0]

ETM_ETMPID7 ADDRESS 0x1FDC R
ETM_ETMPID7 RESET_VALUE 0x00000000
        ETM_ETMPID7 BIT[31:0]

ETM_ETMPID0 ADDRESS 0x1FE0 R
ETM_ETMPID0 RESET_VALUE 0x00000024
        ETM_ETMPID0 BIT[31:0]

ETM_ETMPID1 ADDRESS 0x1FE4 R
ETM_ETMPID1 RESET_VALUE 0x000000B9
        ETM_ETMPID1 BIT[31:0]

ETM_ETMPID2 ADDRESS 0x1FE8 R
ETM_ETMPID2 RESET_VALUE 0x0000002B
        ETM_ETMPID2 BIT[31:0]

ETM_ETMPID3 ADDRESS 0x1FEC R
ETM_ETMPID3 RESET_VALUE 0x00000000
        ETM_ETMPID3 BIT[31:0]

ETM_ETMCID0 ADDRESS 0x1FF0 R
ETM_ETMCID0 RESET_VALUE 0x0000000D
        ETM_ETMCID0 BIT[31:0]

ETM_ETMCID1 ADDRESS 0x1FF4 R
ETM_ETMCID1 RESET_VALUE 0x00000090
        ETM_ETMCID1 BIT[31:0]

ETM_ETMCID2 ADDRESS 0x1FF8 R
ETM_ETMCID2 RESET_VALUE 0x00000005
        ETM_ETMCID2 BIT[31:0]

ETM_ETMCID3 ADDRESS 0x1FFC R
ETM_ETMCID3 RESET_VALUE 0x000000B1
        ETM_ETMCID3 BIT[31:0]

ROM_TABLE_SCS ADDRESS 0xBF000 R
ROM_TABLE_SCS RESET_VALUE 0xFFF0F003
        ROM_TABLE_SCS BIT[31:0]

ROM_TABLE_DWT ADDRESS 0xBF004 R
ROM_TABLE_DWT RESET_VALUE 0xFFF02003
        ROM_TABLE_DWT BIT[31:0]

ROM_TABLE_FPB ADDRESS 0xBF008 R
ROM_TABLE_FPB RESET_VALUE 0xFFF03003
        ROM_TABLE_FPB BIT[31:0]

ROM_TABLE_ITM ADDRESS 0xBF00C R
ROM_TABLE_ITM RESET_VALUE 0xFFF01003
        ROM_TABLE_ITM BIT[31:0]

ROM_TABLE_TPIU ADDRESS 0xBF010 R
ROM_TABLE_TPIU RESET_VALUE 0xFFF41003
        ROM_TABLE_TPIU BIT[31:0]

ROM_TABLE_ETM ADDRESS 0xBF014 R
ROM_TABLE_ETM RESET_VALUE 0xFFF42002
        ROM_TABLE_ETM BIT[31:0]

ROM_TABLE_END ADDRESS 0xBF018 R
ROM_TABLE_END RESET_VALUE 0x00000000
        ROM_TABLE_END BIT[31:0]

ROM_TABLE_SYSTEM_ACCESS ADDRESS 0xBFFCC R
ROM_TABLE_SYSTEM_ACCESS RESET_VALUE 0x00000001
        ROM_TABLE_SYSTEM_ACCESS BIT[31:0]

ROM_TABLE_PID4 ADDRESS 0xBFFD0 R
ROM_TABLE_PID4 RESET_VALUE 0x00000004
        ROM_TABLE_PID4 BIT[31:0]

ROM_TABLE_PID5 ADDRESS 0xBFFD4 R
ROM_TABLE_PID5 RESET_VALUE 0x00000000
        ROM_TABLE_PID5 BIT[31:0]

ROM_TABLE_PID6 ADDRESS 0xBFFD8 R
ROM_TABLE_PID6 RESET_VALUE 0x00000000
        ROM_TABLE_PID6 BIT[31:0]

ROM_TABLE_PID7 ADDRESS 0xBFFDC R
ROM_TABLE_PID7 RESET_VALUE 0x00000000
        ROM_TABLE_PID7 BIT[31:0]

ROM_TABLE_PID0 ADDRESS 0xBFFE0 R
ROM_TABLE_PID0 RESET_VALUE 0x000000C3
        ROM_TABLE_PID0 BIT[31:0]

ROM_TABLE_PID1 ADDRESS 0xBFFE4 R
ROM_TABLE_PID1 RESET_VALUE 0x000000B4
        ROM_TABLE_PID1 BIT[31:0]

ROM_TABLE_PID2 ADDRESS 0xBFFE8 R
ROM_TABLE_PID2 RESET_VALUE 0x0000000B
        ROM_TABLE_PID2 BIT[31:0]

ROM_TABLE_PID3 ADDRESS 0xBFFEC R
ROM_TABLE_PID3 RESET_VALUE 0x00000000
        ROM_TABLE_PID3 BIT[31:0]

ROM_TABLE_CID0 ADDRESS 0xBFFF0 R
ROM_TABLE_CID0 RESET_VALUE 0x0000000D
        ROM_TABLE_CID0 BIT[31:0]

ROM_TABLE_CID1 ADDRESS 0xBFFF4 R
ROM_TABLE_CID1 RESET_VALUE 0x00000010
        ROM_TABLE_CID1 BIT[31:0]

ROM_TABLE_CID2 ADDRESS 0xBFFF8 R
ROM_TABLE_CID2 RESET_VALUE 0x00000005
        ROM_TABLE_CID2 BIT[31:0]

ROM_TABLE_CID3 ADDRESS 0xBFFFC R
ROM_TABLE_CID3 RESET_VALUE 0x000000B1
        ROM_TABLE_CID3 BIT[31:0]

SECURITY_CONTROL BASE 0x600A0000 security_controladdr 15:2

security_control_core MODULE OFFSET=SECURITY_CONTROL+0x00000000 MAX=SECURITY_CONTROL+0x00006FFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SECURITY_CONTROL.SECURITY_CONTROL_CORE
QFPROM_RAW_CRI_CM_PRIVATEn(n):(0)-(71) ARRAY 0x00000000+0x4*n
QFPROM_RAW_CRI_CM_PRIVATE0 ADDRESS 0x0000 R
QFPROM_RAW_CRI_CM_PRIVATE0 RESET_VALUE 0xXXXXXXXX
        CRI_CM_PRIVATE BIT[31:0]

QFPROM_RAW_JTAG_ID ADDRESS 0x0120 RW
QFPROM_RAW_JTAG_ID RESET_VALUE 0xXXXXXXXX
        PTE_DATA0 BIT[31:29]
        MACCHIATO_EN BIT[28]
        FEATURE_ID BIT[27:20]
        JTAG_ID BIT[19:0]

QFPROM_RAW_PTE1 ADDRESS 0x0124 RW
QFPROM_RAW_PTE1 RESET_VALUE 0xXXXXXXXX
        SPARE1 BIT[31:26]
        PROCESS_NODE_ID BIT[25]
                TN1 VALUE 0x0
                TN3 VALUE 0x1
        UNUSED_RSVD_24_23 BIT[24:23]
        BONE_PILE BIT[22]
        ACC_SETTINGS_ID BIT[21:20]
        SPARE2 BIT[19:13]
        WAFER_BIN BIT[12:10]
        SPARE BIT[9:0]

QFPROM_RAW_SERIAL_NUM ADDRESS 0x0128 RW
QFPROM_RAW_SERIAL_NUM RESET_VALUE 0xXXXXXXXX
        SERIAL_NUM BIT[31:0]

QFPROM_RAW_PTE2 ADDRESS 0x012C RW
QFPROM_RAW_PTE2 RESET_VALUE 0xXXXXXXXX
        WAFER_ID BIT[31:27]
        DIE_X BIT[26:19]
        DIE_Y BIT[18:11]
        FOUNDRY_ID BIT[10:8]
                TSMC VALUE 0x0
                GLOBAL_FOUNDRY VALUE 0x1
                SAMSUNG VALUE 0x2
                IBM VALUE 0x3
                UMC VALUE 0x4
        LOGIC_RETENTION BIT[7:5]
        SPEED_BIN BIT[4:2]
        MX_RET_BIN BIT[1:0]

QFPROM_RAW_RD_WR_PERM_LSB ADDRESS 0x0130 RW
QFPROM_RAW_RD_WR_PERM_LSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:27]
        SPARE26 BIT[26]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE25 BIT[25]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE24 BIT[24]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE23 BIT[23]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE22 BIT[22]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE21 BIT[21]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE20 BIT[20]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE19 BIT[19]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE18 BIT[18]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        FEC_EN BIT[17]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        BOOT_ROM_PATCH BIT[16]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        MEM_CONFIG BIT[15]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        CALIB BIT[14]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        PK_HASH BIT[13]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        CALIB2 BIT[12]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        OEM_SEC_BOOT BIT[11]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SEC_KEY_DERIVATION_KEY BIT[10]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        PRI_KEY_DERIVATION_KEY BIT[9]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        CM_FEAT_CONFIG BIT[8]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        FEAT_CONFIG BIT[7]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        OEM_CONFIG BIT[6]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        ANTI_ROLLBACK_3 BIT[5]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        ANTI_ROLLBACK_2 BIT[4]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        ANTI_ROLLBACK_1 BIT[3]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        RD_WR_PERM BIT[2]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        PTE BIT[1]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        CRI_CM_PRIVATE BIT[0]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1

QFPROM_RAW_RD_WR_PERM_MSB ADDRESS 0x0134 RW
QFPROM_RAW_RD_WR_PERM_MSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:27]
        SPARE26 BIT[26]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE25 BIT[25]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE24 BIT[24]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE23 BIT[23]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE22 BIT[22]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE21 BIT[21]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE20 BIT[20]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE19 BIT[19]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE18 BIT[18]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        FEC_EN BIT[17]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        BOOT_ROM_PATCH BIT[16]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        MEM_CONFIG BIT[15]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        CALIB BIT[14]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        PK_HASH BIT[13]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        CALIB2 BIT[12]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        OEM_SEC_BOOT BIT[11]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SEC_KEY_DERIVATION_KEY BIT[10]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        PRI_KEY_DERIVATION_KEY BIT[9]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        CM_FEAT_CONFIG BIT[8]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        FEAT_CONFIG BIT[7]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        OEM_CONFIG BIT[6]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        ANTI_ROLLBACK_3 BIT[5]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        ANTI_ROLLBACK_2 BIT[4]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        ANTI_ROLLBACK_1 BIT[3]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        RD_WR_PERM BIT[2]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        PTE BIT[1]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        CRI_CM_PRIVATE BIT[0]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1

QFPROM_RAW_ANTI_ROLLBACK_1_LSB ADDRESS 0x0138 RW
QFPROM_RAW_ANTI_ROLLBACK_1_LSB RESET_VALUE 0xXXXXXXXX
        PIL_SUBSYSTEM0 BIT[31:26]
        TZ BIT[25:12]
        SBL1 BIT[11:1]
        RPMB_KEY_PROVISIONED BIT[0]
                RPMB_KEY_NOT_PROVISIONED VALUE 0x0
                RPMB_KEY_PROVISIONED VALUE 0x1

QFPROM_RAW_ANTI_ROLLBACK_1_MSB ADDRESS 0x013C RW
QFPROM_RAW_ANTI_ROLLBACK_1_MSB RESET_VALUE 0xXXXXXXXX
        APPSBL0 BIT[31:18]
        PIL_SUBSYSTEM1 BIT[17:0]

QFPROM_RAW_ANTI_ROLLBACK_2_LSB ADDRESS 0x0140 RW
QFPROM_RAW_ANTI_ROLLBACK_2_LSB RESET_VALUE 0xXXXXXXXX
        APPSBL1 BIT[31:0]

QFPROM_RAW_ANTI_ROLLBACK_2_MSB ADDRESS 0x0144 RW
QFPROM_RAW_ANTI_ROLLBACK_2_MSB RESET_VALUE 0xXXXXXXXX
        ROOT_CERT_PK_HASH_INDEX BIT[31:24]
                PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED VALUE 0x00
                DEVICE_FIXED_TO_CERTIFICATE_15 VALUE 0x0F
                DEVICE_FIXED_TO_CERTIFICATE_14 VALUE 0x1E
                DEVICE_FIXED_TO_CERTIFICATE_13 VALUE 0x2D
                DEVICE_FIXED_TO_CERTIFICATE_12 VALUE 0x3C
                DEVICE_FIXED_TO_CERTIFICATE_11 VALUE 0x4B
                DEVICE_FIXED_TO_CERTIFICATE_10 VALUE 0x5A
                DEVICE_FIXED_TO_CERTIFICATE_9 VALUE 0x69
                DEVICE_FIXED_TO_CERTIFICATE_8 VALUE 0x78
                DEVICE_FIXED_TO_CERTIFICATE_7 VALUE 0x87
                DEVICE_FIXED_TO_CERTIFICATE_6 VALUE 0x96
                DEVICE_FIXED_TO_CERTIFICATE_5 VALUE 0xA5
                DEVICE_FIXED_TO_CERTIFICATE_4 VALUE 0xB4
                DEVICE_FIXED_TO_CERTIFICATE_3 VALUE 0xC3
                DEVICE_FIXED_TO_CERTIFICATE_2 VALUE 0xD2
                DEVICE_FIXED_TO_CERTIFICATE_1 VALUE 0xE1
                PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0 VALUE 0xF0
        HYPERVISOR BIT[23:12]
        RPM BIT[11:4]
        APPSBL2 BIT[3:0]

QFPROM_RAW_ANTI_ROLLBACK_3_LSB ADDRESS 0x0148 RW
QFPROM_RAW_ANTI_ROLLBACK_3_LSB RESET_VALUE 0xXXXXXXXX
        MSS BIT[31:16]
        MBA BIT[15:0]

QFPROM_RAW_ANTI_ROLLBACK_3_MSB ADDRESS 0x014C RW
QFPROM_RAW_ANTI_ROLLBACK_3_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:8]
        MODEM_ROOT_CERT_PK_HASH_INDEX BIT[7:0]
                PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED VALUE 0x00
                DEVICE_FIXED_TO_CERTIFICATE_15 VALUE 0x0F
                DEVICE_FIXED_TO_CERTIFICATE_14 VALUE 0x1E
                DEVICE_FIXED_TO_CERTIFICATE_13 VALUE 0x2D
                DEVICE_FIXED_TO_CERTIFICATE_12 VALUE 0x3C
                DEVICE_FIXED_TO_CERTIFICATE_11 VALUE 0x4B
                DEVICE_FIXED_TO_CERTIFICATE_10 VALUE 0x5A
                DEVICE_FIXED_TO_CERTIFICATE_9 VALUE 0x69
                DEVICE_FIXED_TO_CERTIFICATE_8 VALUE 0x78
                DEVICE_FIXED_TO_CERTIFICATE_7 VALUE 0x87
                DEVICE_FIXED_TO_CERTIFICATE_6 VALUE 0x96
                DEVICE_FIXED_TO_CERTIFICATE_5 VALUE 0xA5
                DEVICE_FIXED_TO_CERTIFICATE_4 VALUE 0xB4
                DEVICE_FIXED_TO_CERTIFICATE_3 VALUE 0xC3
                DEVICE_FIXED_TO_CERTIFICATE_2 VALUE 0xD2
                DEVICE_FIXED_TO_CERTIFICATE_1 VALUE 0xE1
                PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0 VALUE 0xF0

QFPROM_RAW_OEM_CONFIG_ROW0_LSB ADDRESS 0x0150 RW
QFPROM_RAW_OEM_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:28]
        SPARE_REG26_SECURE BIT[27]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG25_SECURE BIT[26]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG24_SECURE BIT[25]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG23_SECURE BIT[24]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG22_SECURE BIT[23]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        PBL_LOG_DISABLE BIT[22]
        ROOT_CERT_TOTAL_NUM BIT[21:18]
        SPARE_REG21_SECURE BIT[17]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG20_SECURE BIT[16]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG19_SECURE BIT[15]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG18_SECURE BIT[14]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG17_SECURE BIT[13]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        WDOG_EN BIT[12]
                USE_GPIO VALUE 0x0
                IGNORE_GPIO_ENABLE_WDOG VALUE 0x1
        SPDM_SECURE_MODE BIT[11]
                NORMAL_MODE VALUE 0x0
                SECURE_MODE VALUE 0x1
        ALT_SD_PORT_FOR_BOOT BIT[10]
                BOOT_FROM_SD_CARD_CONNECTED_ON_SDC2_PORT VALUE 0x0
                BOOT_FROM_SD_CARD_CONNECTED_ON_SDC3_PORT VALUE 0x1
        SDC_EMMC_MODE1P2_GPIO_DISABLE BIT[9]
        SDC_EMMC_MODE1P2_EN BIT[8]
        FAST_BOOT BIT[7:5]
                DEFAULT_NAND_TO_USB VALUE 0x0
                BOOT_USB_OPTION VALUE 0x1
        SDCC_MCLK_BOOT_FREQ BIT[4]
                ENUM_19_2_MHZ VALUE 0x0
                ENUM_25_MHZ VALUE 0x1
        FORCE_DLOAD_DISABLE BIT[3]
                USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB VALUE 0x0
                NOT_USE_FORCE_USB_BOOT_PIN VALUE 0x1
        SPARE BIT[2]
        ENUM_TIMEOUT BIT[1]
                TIMEOUT_DISABLED VALUE 0x0
                TIMEOUT_ENABLED_90S VALUE 0x1
        E_DLOAD_DISABLE BIT[0]
                DOWNLOADER_ENABLED VALUE 0x0
                DOWNLOADER_DISABLED VALUE 0x1

QFPROM_RAW_OEM_CONFIG_ROW0_MSB ADDRESS 0x0154 RW
QFPROM_RAW_OEM_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        SPARE1 BIT[31:28]
        DEBUGBUS_DISABLE BIT[27]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SDCC5_SCM_FORCE_EFUSE_KEY BIT[26]
                SDCC5_SCM_DOES_NOT_USE_EFUSE_KEY VALUE 0x0
                SDCC5_SCM_USES_EFUSE_KEY VALUE 0x1
        A5X_ISDB_DBGEN_DISABLE BIT[25]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        LPASS_NIDEN_DISABLE BIT[24]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        LPASS_DBGEN_DISABLE BIT[23]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        ANTI_ROLLBACK_FEATURE_EN BIT[22:19]
        DAP_DEVICEEN_DISABLE BIT[18]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DAP_SPNIDEN_DISABLE BIT[17]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DAP_SPIDEN_DISABLE BIT[16]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DAP_NIDEN_DISABLE BIT[15]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DAP_DBGEN_DISABLE BIT[14]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        APPS_SPNIDEN_DISABLE BIT[13]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        APPS_SPIDEN_DISABLE BIT[12]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        APPS_NIDEN_DISABLE BIT[11]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        APPS_DBGEN_DISABLE BIT[10]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE1_DISABLE BIT[9]
        SPARE0_DISABLE BIT[8]
        VENUS_0_DBGEN_DISABLE BIT[7]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        RPM_DAPEN_DISABLE BIT[6]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        RPM_WCSS_NIDEN_DISABLE BIT[5]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        RPM_DBGEN_DISABLE BIT[4]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        WCSS_DBGEN_DISABLE BIT[3]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MSS_NIDEN_DISABLE BIT[2]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MSS_DBGEN_DISABLE BIT[1]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        ALL_DEBUG_DISABLE BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

QFPROM_RAW_OEM_CONFIG_ROW1_LSB ADDRESS 0x0158 RW
QFPROM_RAW_OEM_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
        OEM_PRODUCT_ID BIT[31:16]
        OEM_HW_ID BIT[15:0]

QFPROM_RAW_OEM_CONFIG_ROW1_MSB ADDRESS 0x015C RW
QFPROM_RAW_OEM_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
        PERIPH_VID BIT[31:16]
        PERIPH_PID BIT[15:0]

QFPROM_RAW_FEAT_CONFIG_ROW0_LSB ADDRESS 0x0160 RW
QFPROM_RAW_FEAT_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        RESOLUTION_LIMITER BIT[31]
        DSI_1_DISABLE BIT[30]
        DSI_0_DISABLE BIT[29]
        MDP_EFUSE_LTC0_DISABLE BIT[28]
        NIDNT_DISABLE BIT[27]
        SPARE BIT[26]
        SECURE_CHANNEL_DISABLE BIT[25]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        VP8_DECODER_DISABLE BIT[24]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        VP8_ENCODER_DISABLE BIT[23]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE_22 BIT[22]
        NAV_DISABLE BIT[21]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        GSM_DISABLE BIT[20]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_SPARE_DISABLE BIT[19:17]
        MODEM_UIM2_DISABLE BIT[16]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_UIM1_DISABLE BIT[15]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_SMMU_DISABLE BIT[14]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_DSDA_DISABLE BIT[13]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_BBRX3_DISABLE BIT[12]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_BBRX2_DISABLE BIT[11]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_GLOBAL_DISABLE BIT[10]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_HSPA_DC_DISABLE BIT[9]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_HSPA_MIMO_DISABLE BIT[8]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_LTE_ABOVE_CAT2_DISABLE BIT[7]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_LTE_ABOVE_CAT1_DISABLE BIT[6]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_TDSCDMA_DISABLE BIT[5]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_HSPA_DISABLE BIT[4]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_LTE_DISABLE BIT[3]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_WCDMA_DISABLE BIT[2]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_DO_DISABLE BIT[1]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_1X_DISABLE BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

QFPROM_RAW_FEAT_CONFIG_ROW0_MSB ADDRESS 0x0164 RW
QFPROM_RAW_FEAT_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        SDC_EMMC_MODE1P2_FORCE_GPIO BIT[31]
        CM_FEAT_CONFIG_DISABLE BIT[30]
        GFX_FREQ_LIMIT_FUSE BIT[29:28]
                ENUM_DEFAULT VALUE 0x0
                ENUM_500_MHZ VALUE 0x1
                ENUM_450_MHZ VALUE 0x2
                ENUM_450_MHZZ VALUE 0x3
        SYSBARDISABLE BIT[27]
        SPARE6 BIT[26]
        DDR_FREQ_LIMIT_EN BIT[25]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        VFE_DISABLE BIT[24]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SDCC5_ICE_FORCE_HW_KEY1 BIT[23]
                ICE_ENGINE_USES_SW_KEY VALUE 0x0
                ICE_ENGINE_USES_HW_KEY VALUE 0x1
        SDCC5_ICE_FORCE_HW_KEY0 BIT[22]
                ICE_ENGINE_USES_SW_KEY VALUE 0x0
                ICE_ENGINE_USES_HW_KEY VALUE 0x1
        SDCC5_ICE_DISABLE BIT[21]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE5 BIT[20]
        SPARE1 BIT[19]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE2 BIT[18]
        SPARE3 BIT[17:15]
                ENUM_1_5GHZ VALUE 0x0
                ENUM_1_4GHZ VALUE 0x2
                ENUM_1_2GHZ VALUE 0x3
        SPARE4 BIT[14]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE7 BIT[13]
        SPARE8 BIT[12]
        SPARE9 BIT[11]
        SPARE10 BIT[10]
        SPARE11 BIT[9]
        SPARE12 BIT[8]
        SPARE13 BIT[7]
        SPARE14 BIT[6]
        APPS_BOOT_FSM_CFG BIT[5]
                DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM VALUE 0x0
                BOOT_FSM_BASED_BRING_UP VALUE 0x1
        APPS_BOOT_FSM_DELAY BIT[4:3]
                GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256 VALUE 0x0
                GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128 VALUE 0x2
                GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103 VALUE 0x3
        SPARE15 BIT[2:1]
        APPS_L2_CACHE_UPPER_BANK_DISABLE BIT[0]
                ENUM_512KB VALUE 0x0
                ENUM_1MB VALUE 0x1

QFPROM_RAW_FEAT_CONFIG_ROW1_LSB ADDRESS 0x0168 RW
QFPROM_RAW_FEAT_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
        SPARE1 BIT[31:27]
        QC_DEBUGBUS_DISABLE BIT[26]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE2 BIT[25]
        SPARE3 BIT[24]
        SPARE4 BIT[23]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE5 BIT[22]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE6 BIT[21]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_DEVICEEN_DISABLE BIT[20]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_SPNIDEN_DISABLE BIT[19]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_SPIDEN_DISABLE BIT[18]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_NIDEN_DISABLE BIT[17]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_DBGEN_DISABLE BIT[16]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_APPS_SPNIDEN_DISABLE BIT[15]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_APPS_SPIDEN_DISABLE BIT[14]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_APPS_NIDEN_DISABLE BIT[13]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_APPS_DBGEN_DISABLE BIT[12]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_SPARE1_DISABLE BIT[11]
        QC_SPARE0_DISABLE BIT[10]
        QC_SPARE4_DISABLE BIT[9]
        QC_RPM_DAPEN_DISABLE BIT[8]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_RPM_WCSS_NIDEN_DISABLE BIT[7]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_RPM_DBGEN_DISABLE BIT[6]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_SPARE5_DISABLE BIT[5]
        QC_MSS_NIDEN_DISABLE BIT[4]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_MSS_DBGEN_DISABLE BIT[3]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QDI_SPMI_DISABLE BIT[2]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SM_BIST_DISABLE BIT[1]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        TIC_DISABLE BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

QFPROM_RAW_FEAT_CONFIG_ROW1_MSB ADDRESS 0x016C RW
QFPROM_RAW_FEAT_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
        SEC_TAP_ACCESS_DISABLE BIT[31:25]
        TAP_CJI_CORE_SEL_DISABLE BIT[24]
        TAP_INSTR_DISABLE BIT[23:11]
        SPARE1 BIT[10]
        MODEM_PBL_PATCH_VERSION BIT[9:5]
        APPS_PBL_PATCH_VERSION BIT[4:0]

QFPROM_RAW_FEAT_CONFIG_ROW2_LSB ADDRESS 0x0170 RW
QFPROM_RAW_FEAT_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
        TAP_GEN_SPARE_INSTR_DISABLE_31_0 BIT[31:0]

QFPROM_RAW_FEAT_CONFIG_ROW2_MSB ADDRESS 0x0174 RW
QFPROM_RAW_FEAT_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
        SPARE_7 BIT[31]
        SPARE_6 BIT[30]
        FUSE_APPS_BOOT_TRIGGER_DISABLE BIT[29]
        MSS_HASH_INTEGRITY_CHECK_DISABLE BIT[28]
        MODEM_PBL_PLL_CTRL BIT[27:24]
        APPS_PBL_PLL_CTRL BIT[23:19]
        SPARE_3 BIT[18]
        SPARE_2 BIT[17]
        SPARE_1 BIT[16]
        SPARE_0 BIT[15]
        APPS_AARCH64_ENABLE BIT[14]
        APPS_PBL_BOOT_SPEED BIT[13:12]
                XO VALUE 0x0
                ENUM_384_MHZ VALUE 0x1
                ENUM_614_4_MHZ VALUE 0x2
                ENUM_998_4_MHZ VALUE 0x3
        APPS_BOOT_FROM_ROM BIT[11]
        MSA_ENA BIT[10]
        FORCE_MSA_AUTH_EN BIT[9]
                MODEM_IMAGE_NOT_AUTHENTICATED VALUE 0x0
                FORCE_MODEM_IMAGE_AUTHENTICATION VALUE 0x1
        SPARE_8_7 BIT[8:7]
        MODEM_BOOT_FROM_ROM BIT[6]
        BOOT_ROM_PATCH_DISABLE BIT[5]
                ENABLE_PATCHING VALUE 0x0
                DISABLE_PATCHING VALUE 0x1
        TAP_GEN_SPARE_INSTR_DISABLE_36_32 BIT[4:0]

QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB ADDRESS 0x0178 RW
QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:0]

QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB ADDRESS 0x017C RW
QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:0]

QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB ADDRESS 0x0180 RW
QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:0]

QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB ADDRESS 0x0184 RW
QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:0]

QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB ADDRESS 0x0188 RW
QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:0]

QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB ADDRESS 0x018C RW
QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:0]

QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB(n):(0)-(3) ARRAY 0x00000190+0x8*n
QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW0_LSB ADDRESS 0x0190 RW
QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        KEY_DATA0 BIT[31:0]

QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB(n):(0)-(3) ARRAY 0x00000194+0x8*n
QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW0_MSB ADDRESS 0x0194 RW
QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        KEY_DATA1 BIT[31:0]

QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB(n):(0)-(3) ARRAY 0x000001B0+0x8*n
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW0_LSB ADDRESS 0x01B0 RW
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        KEY_DATA0 BIT[31:0]

QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB(n):(0)-(3) ARRAY 0x000001B4+0x8*n
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW0_MSB ADDRESS 0x01B4 RW
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        KEY_DATA1 BIT[31:0]

QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB ADDRESS 0x01D0 RW
QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        SEC_BOOT4 BIT[31:24]
        SEC_BOOT3 BIT[23:16]
        SEC_BOOT2 BIT[15:8]
        SEC_BOOT1 BIT[7:0]

QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB ADDRESS 0x01D4 RW
QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SEC_BOOT7 BIT[23:16]
        SEC_BOOT6 BIT[15:8]
        SEC_BOOT5 BIT[7:0]

QFPROM_RAW_CALIB2_ROW0_LSB ADDRESS 0x01D8 RW
QFPROM_RAW_CALIB2_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        SPARE BIT[31:30]
        SPARE2 BIT[29:0]

QFPROM_RAW_CALIB2_ROW0_MSB ADDRESS 0x01DC RW
QFPROM_RAW_CALIB2_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE3 BIT[23:0]

QFPROM_RAW_PK_HASH_ROWn_LSB(n):(0)-(3) ARRAY 0x000001E0+0x8*n
QFPROM_RAW_PK_HASH_ROW0_LSB ADDRESS 0x01E0 RW
QFPROM_RAW_PK_HASH_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        HASH_DATA0 BIT[31:0]

QFPROM_RAW_PK_HASH_ROWn_MSB(n):(0)-(3) ARRAY 0x000001E4+0x8*n
QFPROM_RAW_PK_HASH_ROW0_MSB ADDRESS 0x01E4 RW
QFPROM_RAW_PK_HASH_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        HASH_DATA1 BIT[23:0]

QFPROM_RAW_PK_HASH_ROW4_LSB ADDRESS 0x0200 RW
QFPROM_RAW_PK_HASH_ROW4_LSB RESET_VALUE 0xXXXXXXXX
        HASH_DATA0 BIT[31:0]

QFPROM_RAW_PK_HASH_ROW4_MSB ADDRESS 0x0204 RW
QFPROM_RAW_PK_HASH_ROW4_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        UNUSED BIT[23:0]

QFPROM_RAW_CALIB_ROW0_LSB ADDRESS 0x0208 RW
QFPROM_RAW_CALIB_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        CPR2_QUOT_VMIN_SVS BIT[31:24]
        CPR2_QUOT_VMIN_NOM BIT[23:12]
        CPR2_QUOT_VMIN_TUR BIT[11:0]

QFPROM_RAW_CALIB_ROW0_MSB ADDRESS 0x020C RW
QFPROM_RAW_CALIB_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        FEC_BITS BIT[31:24]
        SPARE BIT[23]
        CPR2_DIS_CPR BIT[22]
        CPR_GLOBAL_RC BIT[21:19]
        CPR2_TARG_VOLT_TUR BIT[18:13]
        CPR2_RO_SEL_SVS BIT[12:10]
        CPR2_RO_SEL_NOM BIT[9:7]
        CPR2_RO_SEL_TUR BIT[6:4]
        CPR2_QUOT_VMIN_SVS_1 BIT[3:0]

QFPROM_RAW_CALIB_ROW1_LSB ADDRESS 0x0210 RW
QFPROM_RAW_CALIB_ROW1_LSB RESET_VALUE 0xXXXXXXXX
        SPARE_31_28 BIT[31:28]
        CPR0_TARG_VOLT_SVS BIT[27:23]
        CPR0_TARG_VOLT_NOM BIT[22:18]
        CPR0_TARG_VOLT_TUR BIT[17:13]
        CPR0_DIS_CPR BIT[12]
        CPR2_TARG_VOLT_SVS BIT[11:6]
        CPR2_TARG_VOLT_NOM BIT[5:0]

QFPROM_RAW_CALIB_ROW1_MSB ADDRESS 0x0214 RW
QFPROM_RAW_CALIB_ROW1_MSB RESET_VALUE 0xXXXXXXXX
        FEC_BITS BIT[31:24]
        CPR_LOCAL_RC BIT[23:21]
        CPR1_TARG_VOLT_NOMPLUS BIT[20:16]
        CPR1_TARG_VOLT_SVS BIT[15:11]
        CPR1_TARG_VOLT_NOM BIT[10:6]
        CPR1_TARG_VOLT_TUR BIT[5:1]
        CPR1_DIS_CPR BIT[0]

QFPROM_RAW_CALIB_ROW2_LSB ADDRESS 0x0218 RW
QFPROM_RAW_CALIB_ROW2_LSB RESET_VALUE 0xXXXXXXXX
        IDDQ_CX_ACTIVE_BIT BIT[31:27]
        IDDQ_APC_ACTIVE BIT[26:19]
        CPR2_OFFSET_SVS BIT[18:13]
        CPR2_OFFSET_NOMINAL BIT[12:7]
        CPR2_OFFSET_TURBO BIT[6:0]

QFPROM_RAW_CALIB_ROW2_MSB ADDRESS 0x021C RW
QFPROM_RAW_CALIB_ROW2_MSB RESET_VALUE 0xXXXXXXXX
        FEC_BITS BIT[31:24]
        PH_B0M1 BIT[23:21]
        PH_B0M0 BIT[20:18]
        G_B0 BIT[17:15]
        CLK_B BIT[14:13]
        CAP_B BIT[12:11]
        SAR_B BIT[10:9]
        IDDQ_MX_ACTIVE BIT[8:3]
        IDDQ_CX_ACTIVE_BIT BIT[2:0]

QFPROM_RAW_CALIB_ROW3_LSB ADDRESS 0x0220 RW
QFPROM_RAW_CALIB_ROW3_LSB RESET_VALUE 0xXXXXXXXX
        SPARE1 BIT[31:25]
        VREF_B1 BIT[24:23]
        PH_B1M3 BIT[22:20]
        PH_B1M2 BIT[19:17]
        PH_B1M1 BIT[16:14]
        PH_B1M0 BIT[13:11]
        G_B1 BIT[10:8]
        VREF_B0 BIT[7:6]
        PH_B0M3 BIT[5:3]
        PH_BOM2 BIT[2:0]

QFPROM_RAW_CALIB_ROW3_MSB ADDRESS 0x0224 RW
QFPROM_RAW_CALIB_ROW3_MSB RESET_VALUE 0xXXXXXXXX
        FEC_BITS BIT[31:24]
        SPARE BIT[23:22]
        GNSS_ADC_CALIB BIT[21:19]
        MODEM_TXDAC_FUSEFLAG BIT[18]
        COMBOTXDAC_SPARE BIT[17:10]
        COMBOTXDAC_RANGE_CORR BIT[9]
        COMBOTXDAC_AVEG_CORR BIT[8]
        COMBOTXDAC_RPOLY_CAL BIT[7:0]

QFPROM_RAW_CALIB_ROW4_LSB ADDRESS 0x0228 RW
QFPROM_RAW_CALIB_ROW4_LSB RESET_VALUE 0xXXXXXXXX
        TSENS1_POINT2 BIT[31:26]
        TSENS1_POINT1 BIT[25:20]
        TSENS0_POINT2 BIT[19:14]
        TSENS0_POINT1 BIT[13:8]
        TSENS_BASE0 BIT[7:0]

QFPROM_RAW_CALIB_ROW4_MSB ADDRESS 0x022C RW
QFPROM_RAW_CALIB_ROW4_MSB RESET_VALUE 0xXXXXXXXX
        FEC_BITS BIT[31:24]
        TSENS3_POINT2 BIT[23:18]
        TSENS3_POINT1 BIT[17:12]
        TSENS2_POINT2 BIT[11:6]
        TSENS2_POINT1 BIT[5:0]

QFPROM_RAW_CALIB_ROW5_LSB ADDRESS 0x0230 RW
QFPROM_RAW_CALIB_ROW5_LSB RESET_VALUE 0xXXXXXXXX
        SPARE_23_31 BIT[31:23]
        TSENS_CALIB BIT[22:20]
        TSENS_BASE1 BIT[19:12]
        TSENS4_POINT2 BIT[11:6]
        TSENS4_POINT1 BIT[5:0]

QFPROM_RAW_CALIB_ROW5_MSB ADDRESS 0x0234 RW
QFPROM_RAW_CALIB_ROW5_MSB RESET_VALUE 0xXXXXXXXX
        FEC_VALUE BIT[31:24]
        SPARE_23_9 BIT[23:9]
        CPR1_TARG_VOLT_SVSPLUS BIT[8:4]
        SPARE_0_3 BIT[3:0]

QFPROM_RAW_CALIB_ROW6_LSB ADDRESS 0x0238 RW
QFPROM_RAW_CALIB_ROW6_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_RAW_CALIB_ROW6_MSB ADDRESS 0x023C RW
QFPROM_RAW_CALIB_ROW6_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_RAW_CALIB_ROW7_LSB ADDRESS 0x0240 RW
QFPROM_RAW_CALIB_ROW7_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_RAW_CALIB_ROW7_MSB ADDRESS 0x0244 RW
QFPROM_RAW_CALIB_ROW7_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_RAW_CALIB_ROW8_LSB ADDRESS 0x0248 RW
QFPROM_RAW_CALIB_ROW8_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_RAW_CALIB_ROW8_MSB ADDRESS 0x024C RW
QFPROM_RAW_CALIB_ROW8_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_RAW_CALIB_ROW9_LSB ADDRESS 0x0250 RW
QFPROM_RAW_CALIB_ROW9_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_RAW_CALIB_ROW9_MSB ADDRESS 0x0254 RW
QFPROM_RAW_CALIB_ROW9_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW0_LSB ADDRESS 0x0258 RW
QFPROM_RAW_MEM_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW1_LSB ADDRESS 0x0260 RW
QFPROM_RAW_MEM_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW2_LSB ADDRESS 0x0268 RW
QFPROM_RAW_MEM_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW3_LSB ADDRESS 0x0270 RW
QFPROM_RAW_MEM_CONFIG_ROW3_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW4_LSB ADDRESS 0x0278 RW
QFPROM_RAW_MEM_CONFIG_ROW4_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW5_LSB ADDRESS 0x0280 RW
QFPROM_RAW_MEM_CONFIG_ROW5_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW6_LSB ADDRESS 0x0288 RW
QFPROM_RAW_MEM_CONFIG_ROW6_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW7_LSB ADDRESS 0x0290 RW
QFPROM_RAW_MEM_CONFIG_ROW7_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW8_LSB ADDRESS 0x0298 RW
QFPROM_RAW_MEM_CONFIG_ROW8_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW0_MSB ADDRESS 0x025C RW
QFPROM_RAW_MEM_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        REDUN_DATA BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW1_MSB ADDRESS 0x0264 RW
QFPROM_RAW_MEM_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        REDUN_DATA BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW2_MSB ADDRESS 0x026C RW
QFPROM_RAW_MEM_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        REDUN_DATA BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW3_MSB ADDRESS 0x0274 RW
QFPROM_RAW_MEM_CONFIG_ROW3_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        REDUN_DATA BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW4_MSB ADDRESS 0x027C RW
QFPROM_RAW_MEM_CONFIG_ROW4_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        REDUN_DATA BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW5_MSB ADDRESS 0x0284 RW
QFPROM_RAW_MEM_CONFIG_ROW5_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        REDUN_DATA BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW6_MSB ADDRESS 0x028C RW
QFPROM_RAW_MEM_CONFIG_ROW6_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        REDUN_DATA BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW7_MSB ADDRESS 0x0294 RW
QFPROM_RAW_MEM_CONFIG_ROW7_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        REDUN_DATA BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW8_MSB ADDRESS 0x029C RW
QFPROM_RAW_MEM_CONFIG_ROW8_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        REDUN_DATA BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW9_LSB ADDRESS 0x02A0 RW
QFPROM_RAW_MEM_CONFIG_ROW9_LSB RESET_VALUE 0xXXXXXXXX
        MEM_ACCEL BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW9_MSB ADDRESS 0x02A4 RW
QFPROM_RAW_MEM_CONFIG_ROW9_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        MEM_ACCEL BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW10_LSB ADDRESS 0x02A8 RW
QFPROM_RAW_MEM_CONFIG_ROW10_LSB RESET_VALUE 0xXXXXXXXX
        MEM_ACCEL BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW10_MSB ADDRESS 0x02AC RW
QFPROM_RAW_MEM_CONFIG_ROW10_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        MEM_ACCEL BIT[23:0]

QFPROM_RAW_ROM_PATCH_ROWn_LSB(n):(0)-(31) ARRAY 0x000002B0+0x8*n
QFPROM_RAW_ROM_PATCH_ROW0_LSB ADDRESS 0x02B0 RW
QFPROM_RAW_ROM_PATCH_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        PATCH_DATA BIT[31:0]

QFPROM_RAW_ROM_PATCH_ROWn_MSB(n):(0)-(31) ARRAY 0x000002B4+0x8*n
QFPROM_RAW_ROM_PATCH_ROW0_MSB ADDRESS 0x02B4 RW
QFPROM_RAW_ROM_PATCH_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE3 BIT[23:17]
        PATCH_ADDR BIT[16:1]
        PATCH_EN BIT[0]

QFPROM_RAW_FEC_EN_LSB ADDRESS 0x03B0 RW
QFPROM_RAW_FEC_EN_LSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:27]
        REGION26_FEC_EN BIT[26]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION25_FEC_EN BIT[25]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION24_FEC_EN BIT[24]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION23_FEC_EN BIT[23]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION22_FEC_EN BIT[22]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION21_FEC_EN BIT[21]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION20_FEC_EN BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION19_FEC_EN BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION18_FEC_EN BIT[18]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION17_FEC_EN BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION16_FEC_EN BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION15_FEC_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION14_FEC_EN BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION13_FEC_EN BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION12_FEC_EN BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION11_FEC_EN BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION10_FEC_EN BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION9_FEC_EN BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION8_FEC_EN BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION7_FEC_EN BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION6_FEC_EN BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION5_FEC_EN BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION4_FEC_EN BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION3_FEC_EN BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION2_FEC_EN BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION1_FEC_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION0_FEC_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QFPROM_RAW_FEC_EN_MSB ADDRESS 0x03B4 RW
QFPROM_RAW_FEC_EN_MSB RESET_VALUE 0xXXXXXXXX
        FEC_EN_REDUNDANCY BIT[31:0]

QFPROM_RAW_SPARE_REG18_LSB ADDRESS 0x03B8 RW
QFPROM_RAW_SPARE_REG18_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG18_MSB ADDRESS 0x03BC RW
QFPROM_RAW_SPARE_REG18_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG19_LSB ADDRESS 0x03C0 RW
QFPROM_RAW_SPARE_REG19_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG19_MSB ADDRESS 0x03C4 RW
QFPROM_RAW_SPARE_REG19_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG20_LSB ADDRESS 0x03C8 RW
QFPROM_RAW_SPARE_REG20_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG20_MSB ADDRESS 0x03CC RW
QFPROM_RAW_SPARE_REG20_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG21_LSB ADDRESS 0x03D0 RW
QFPROM_RAW_SPARE_REG21_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG21_MSB ADDRESS 0x03D4 RW
QFPROM_RAW_SPARE_REG21_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG22_LSB ADDRESS 0x03D8 RW
QFPROM_RAW_SPARE_REG22_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG22_MSB ADDRESS 0x03DC RW
QFPROM_RAW_SPARE_REG22_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG23_LSB ADDRESS 0x03E0 RW
QFPROM_RAW_SPARE_REG23_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG23_MSB ADDRESS 0x03E4 RW
QFPROM_RAW_SPARE_REG23_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG24_LSB ADDRESS 0x03E8 RW
QFPROM_RAW_SPARE_REG24_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG24_MSB ADDRESS 0x03EC RW
QFPROM_RAW_SPARE_REG24_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG25_LSB ADDRESS 0x03F0 RW
QFPROM_RAW_SPARE_REG25_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG25_MSB ADDRESS 0x03F4 RW
QFPROM_RAW_SPARE_REG25_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG26_LSB ADDRESS 0x03F8 RW
QFPROM_RAW_SPARE_REG26_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG26_MSB ADDRESS 0x03FC RW
QFPROM_RAW_SPARE_REG26_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE1 BIT[23:0]

QFPROM_RAW_ACC_PRIVATEn(n):(0)-(39) ARRAY 0x00000800+0x4*n
QFPROM_RAW_ACC_PRIVATE0 ADDRESS 0x0800 R
QFPROM_RAW_ACC_PRIVATE0 RESET_VALUE 0xXXXXXXXX
        ACC_PRIVATE BIT[31:0]

ACC_IR ADDRESS 0x2000 W
ACC_IR RESET_VALUE 0x00000000
        INSTRUCTION BIT[4:0]
                CMDCODE_IDCODE VALUE 0x01
                CMDCODE_REQVERID VALUE 0x02
                CMDCODE_STARTACC VALUE 0x03
                CMDCODE_STOPACC VALUE 0x04
                CMDCODE_LOCKOUT VALUE 0x05
                CMDCODE_INITFCT VALUE 0x06
                CMDCODE_FCT VALUE 0x07
                CMDCODE_TESTMEM VALUE 0x08
                CMDCODE_TESTROM VALUE 0x09
                CMDCODE_TESTNVM VALUE 0x0A
                CMDCODE_TESTRNG VALUE 0x0B
                CMDCODE_SCAN VALUE 0x0C
                CMDCODE_SHARENVMWR VALUE 0x0D
                CMDCODE_SHARENVMRD VALUE 0x0E
                CMDCODE_EXITTEST VALUE 0x0F
                CMDCODE_REQRESP VALUE 0x10
                CMDCODE_BYPASS VALUE 0x1F

ACC_DR ADDRESS 0x2004 RW
ACC_DR RESET_VALUE 0x00000000
        DR BIT[31:0]

ACC_VERID ADDRESS 0x2008 R
ACC_VERID RESET_VALUE 0x00000202
        FWVERID BIT[15:8]
        HWVERID BIT[7:0]

ACC_FEATSETn(n):(0)-(7) ARRAY 0x00002010+0x4*n
ACC_FEATSET0 ADDRESS 0x2010 R
ACC_FEATSET0 RESET_VALUE 0x00000000
        FEAT BIT[31:0]

ACC_STATE ADDRESS 0x2038 R
ACC_STATE RESET_VALUE 0x00000000
        ACC_READY BIT[2]
                NOT_READY VALUE 0x0
                READY VALUE 0x1
        ACC_LOCKED BIT[1]
                UNLOCKED VALUE 0x0
                LOCKED VALUE 0x1
        ACC_STOP BIT[0]
                ACTIVE VALUE 0x0
                STOPPED VALUE 0x1

QFPROM_BLOW_TIMER ADDRESS 0x203C RW
QFPROM_BLOW_TIMER RESET_VALUE 0x00000000
        BLOW_TIMER BIT[11:0]

QFPROM_TEST_CTRL ADDRESS 0x2040 RW
QFPROM_TEST_CTRL RESET_VALUE 0x00000000
        SEL_TST_ROM BIT[3]
        SEL_TST_WL BIT[2]
        SEL_TST_BL BIT[1]
        EN_FUSE_RES_MEAS BIT[0]

QFPROM_ACCEL ADDRESS 0x2044 RW
QFPROM_ACCEL RESET_VALUE 0x00000100
        QFPROM_GATELAST BIT[11]
        QFPROM_TRIPPT_SEL BIT[10:8]
        QFPROM_ACCEL BIT[7:0]

QFPROM_BLOW_STATUS ADDRESS 0x2048 R
QFPROM_BLOW_STATUS RESET_VALUE 0x00000000
        QFPROM_WR_ERR BIT[1]
                NO_ERROR VALUE 0x0
                ERROR VALUE 0x1
        QFPROM_BUSY BIT[0]

QFPROM_ROM_ERROR ADDRESS 0x204C R
QFPROM_ROM_ERROR RESET_VALUE 0x00000000
        ERROR BIT[0]
                NO_ERROR VALUE 0x0
                ERROR VALUE 0x1

QFPROM_BIST_CTRL ADDRESS 0x2050 RW
QFPROM_BIST_CTRL RESET_VALUE 0x00000000
        AUTH_REGION BIT[6:2]
        SHA_ENABLE BIT[1]
        START BIT[0]

QFPROM_BIST_ERROR ADDRESS 0x2054 R
QFPROM_BIST_ERROR RESET_VALUE 0x00000000
        ERROR BIT[31:0]
                NO_ERROR VALUE 0x00000000
                ERROR VALUE 0x00000001

QFPROM_HASH_SIGNATUREn(n):(0)-(7) ARRAY 0x00002060+0x4*n
QFPROM_HASH_SIGNATURE0 ADDRESS 0x2060 R
QFPROM_HASH_SIGNATURE0 RESET_VALUE 0x00000000
        HASH_VALUE BIT[31:0]

HW_KEY_STATUS ADDRESS 0x2080 R
HW_KEY_STATUS RESET_VALUE 0x000000XX
        FUSE_SENSE_DONE BIT[6]
                FUSE_SENSE_IN_PROGRESS VALUE 0x0
                FUSE_SENSE_HAS_COMPLETED VALUE 0x1
        CRI_CM_BOOT_DONE BIT[5]
                CRI_CM_BOOT_IN_PROGRESS VALUE 0x0
                CRI_CM_BOOT_HAS_COMPLETED VALUE 0x1
        KDF_DONE BIT[4]
                KDF_OPERATION_IN_PROGRESS VALUE 0x0
                KDF_OPERATION_HAS_COMPLETED VALUE 0x1
        MSA_KEYS_BLOCKED BIT[3]
                NOT_BLOCKED VALUE 0x0
                BLOCKED VALUE 0x1
        APPS_KEYS_BLOCKED BIT[2]
                NOT_BLOCKED VALUE 0x0
                BLOCKED VALUE 0x1
        SEC_KEY_DERIVATION_KEY_BLOWN BIT[1]
                NOT_BLOWN VALUE 0x0
                BLOWN VALUE 0x1
        PRI_KEY_DERIVATION_KEY_BLOWN BIT[0]
                NOT_BLOWN VALUE 0x0
                BLOWN VALUE 0x1

RESET_JDR_STATUS ADDRESS 0x2084 R
RESET_JDR_STATUS RESET_VALUE 0x00000000
        FORCE_RESET BIT[1]
        DISABLE_SYSTEM_RESET BIT[0]

FEC_ESR ADDRESS 0x2090 RW
FEC_ESR RESET_VALUE 0x00000000
        CORR_SW_ACC BIT[13]
        CORR_RESERVED BIT[12]
        CORR_SECURE_CHANNEL BIT[11]
        CORR_BOOT_ROM BIT[10]
        CORR_FUSE_SENSE BIT[9]
        CORR_MULT BIT[8]
        CORR_SEEN BIT[7]
                NO_CORRECTION VALUE 0x0
                CORRECTION VALUE 0x1
        ERR_SW_ACC BIT[6]
        ERR_RESERVED BIT[5]
        ERR_SECURE_CHANNEL BIT[4]
        ERR_BOOT_ROM BIT[3]
        ERR_FUSE_SENSE BIT[2]
        ERR_MULT BIT[1]
        ERR_SEEN BIT[0]
                NO_ERROR VALUE 0x0
                ERROR VALUE 0x1

FEC_EAR ADDRESS 0x2094 R
FEC_EAR RESET_VALUE 0x00000000
        CORR_ADDR BIT[31:16]
        ERR_ADDR BIT[15:0]

QFPROM0_MATCH_STATUS ADDRESS 0x2098 R
QFPROM0_MATCH_STATUS RESET_VALUE 0xXXXXXXXX
        FLAG BIT[31:0]

QFPROM1_MATCH_STATUS ADDRESS 0x209C R
QFPROM1_MATCH_STATUS RESET_VALUE 0xXXXXXXXX
        FLAG BIT[31:0]

FEAT_PROV_OUTn(n):(0)-(3) ARRAY 0x000020A0+0x4*n
FEAT_PROV_OUT0 ADDRESS 0x20A0 R
FEAT_PROV_OUT0 RESET_VALUE 0x00000000
        FEAT_PROV_OUT_VALUE BIT[31:0]

SEC_CTRL_MISC_CONFIG_STATUSn(n):(0)-(3) ARRAY 0x000020B0+0x4*n
SEC_CTRL_MISC_CONFIG_STATUS0 ADDRESS 0x20B0 R
SEC_CTRL_MISC_CONFIG_STATUS0 RESET_VALUE 0x00000000
        SEC_CTRL_MISC_CONFIG_STATUS_VALUE BIT[31:0]

QFPROM_CORR_CRI_CM_PRIVATEn(n):(0)-(71) ARRAY 0x00004000+0x4*n
QFPROM_CORR_CRI_CM_PRIVATE0 ADDRESS 0x4000 R
QFPROM_CORR_CRI_CM_PRIVATE0 RESET_VALUE 0xXXXXXXXX
        CRI_CM_PRIVATE BIT[31:0]

QFPROM_CORR_JTAG_ID ADDRESS 0x4120 R
QFPROM_CORR_JTAG_ID RESET_VALUE 0xXXXXXXXX
        PTE_DATA0 BIT[31:29]
        MACCHIATO_EN BIT[28]
        FEATURE_ID BIT[27:20]
        JTAG_ID BIT[19:0]

QFPROM_CORR_PTE1 ADDRESS 0x4124 R
QFPROM_CORR_PTE1 RESET_VALUE 0xXXXXXXXX
        SPARE1 BIT[31:26]
        PROCESS_NODE_ID BIT[25]
                TN1 VALUE 0x0
                TN3 VALUE 0x1
        SPARE4 BIT[24:23]
        BONE_PILE BIT[22]
        ACC_SETTINGS_ID BIT[21:20]
        SPARE3 BIT[19:13]
        WAFER_BIN BIT[12:10]
        SPARE BIT[9:0]

QFPROM_CORR_SERIAL_NUM ADDRESS 0x4128 R
QFPROM_CORR_SERIAL_NUM RESET_VALUE 0xXXXXXXXX
        SERIAL_NUM BIT[31:0]

QFPROM_CORR_PTE2 ADDRESS 0x412C R
QFPROM_CORR_PTE2 RESET_VALUE 0xXXXXXXXX
        WAFER_ID BIT[31:27]
        DIE_X BIT[26:19]
        DIE_Y BIT[18:11]
        FOUNDRY_ID BIT[10:8]
                TSMC VALUE 0x0
                GLOBAL_FOUNDRY VALUE 0x1
                SAMSUNG VALUE 0x2
                IBM VALUE 0x3
                UMC VALUE 0x4
        LOGIC_RETENTION BIT[7:5]
        SPEED_BIN BIT[4:2]
        MX_RET_BIN BIT[1:0]

QFPROM_CORR_RD_WR_PERM_LSB ADDRESS 0x4130 R
QFPROM_CORR_RD_WR_PERM_LSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:27]
        SPARE26 BIT[26]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE25 BIT[25]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE24 BIT[24]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE23 BIT[23]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE22 BIT[22]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE21 BIT[21]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE20 BIT[20]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE19 BIT[19]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SPARE18 BIT[18]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        FEC_EN BIT[17]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        BOOT_ROM_PATCH BIT[16]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        MEM_CONFIG BIT[15]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        CALIB BIT[14]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        PK_HASH BIT[13]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        CALIB2 BIT[12]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        OEM_SEC_BOOT BIT[11]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        SEC_KEY_DERIVATION_KEY BIT[10]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        PRI_KEY_DERIVATION_KEY BIT[9]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        CM_FEAT_CONFIG BIT[8]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        FEAT_CONFIG BIT[7]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        OEM_CONFIG BIT[6]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        ANTI_ROLLBACK_3 BIT[5]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        ANTI_ROLLBACK_2 BIT[4]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        ANTI_ROLLBACK_1 BIT[3]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        RD_WR_PERM BIT[2]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        PTE BIT[1]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1
        CRI_CM_PRIVATE BIT[0]
                ALLOW_READ VALUE 0x0
                DISABLE_READ VALUE 0x1

QFPROM_CORR_RD_WR_PERM_MSB ADDRESS 0x4134 R
QFPROM_CORR_RD_WR_PERM_MSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:27]
        SPARE26 BIT[26]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE25 BIT[25]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE24 BIT[24]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE23 BIT[23]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE22 BIT[22]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE21 BIT[21]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE20 BIT[20]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE19 BIT[19]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SPARE18 BIT[18]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        FEC_EN BIT[17]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        BOOT_ROM_PATCH BIT[16]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        MEM_CONFIG BIT[15]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        CALIB BIT[14]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        PK_HASH BIT[13]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        CALIB2 BIT[12]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        OEM_SEC_BOOT BIT[11]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        SEC_KEY_DERIVATION_KEY BIT[10]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        PRI_KEY_DERIVATION_KEY BIT[9]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        CM_FEAT_CONFIG BIT[8]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        FEAT_CONFIG BIT[7]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        OEM_CONFIG BIT[6]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        ANTI_ROLLBACK_3 BIT[5]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        ANTI_ROLLBACK_2 BIT[4]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        ANTI_ROLLBACK_1 BIT[3]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        RD_WR_PERM BIT[2]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        PTE BIT[1]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        CRI_CM_PRIVATE BIT[0]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1

QFPROM_CORR_ANTI_ROLLBACK_1_LSB ADDRESS 0x4138 R
QFPROM_CORR_ANTI_ROLLBACK_1_LSB RESET_VALUE 0xXXXXXXXX
        PIL_SUBSYSTEM0 BIT[31:26]
        TZ BIT[25:12]
        SBL1 BIT[11:1]
        RPMB_KEY_PROVISIONED BIT[0]
                RPMB_KEY_NOT_PROVISIONED VALUE 0x0
                RPMB_KEY_PROVISIONED VALUE 0x1

QFPROM_CORR_ANTI_ROLLBACK_1_MSB ADDRESS 0x413C R
QFPROM_CORR_ANTI_ROLLBACK_1_MSB RESET_VALUE 0xXXXXXXXX
        APPSBL0 BIT[31:18]
        PIL_SUBSYSTEM1 BIT[17:0]

QFPROM_CORR_ANTI_ROLLBACK_2_LSB ADDRESS 0x4140 R
QFPROM_CORR_ANTI_ROLLBACK_2_LSB RESET_VALUE 0xXXXXXXXX
        APPSBL1 BIT[31:0]

QFPROM_CORR_ANTI_ROLLBACK_2_MSB ADDRESS 0x4144 R
QFPROM_CORR_ANTI_ROLLBACK_2_MSB RESET_VALUE 0xXXXXXXXX
        ROOT_CERT_PK_HASH_INDEX BIT[31:24]
                PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED VALUE 0x00
                DEVICE_FIXED_TO_CERTIFICATE_15 VALUE 0x0F
                DEVICE_FIXED_TO_CERTIFICATE_14 VALUE 0x1E
                DEVICE_FIXED_TO_CERTIFICATE_13 VALUE 0x2D
                DEVICE_FIXED_TO_CERTIFICATE_12 VALUE 0x3C
                DEVICE_FIXED_TO_CERTIFICATE_11 VALUE 0x4B
                DEVICE_FIXED_TO_CERTIFICATE_10 VALUE 0x5A
                DEVICE_FIXED_TO_CERTIFICATE_9 VALUE 0x69
                DEVICE_FIXED_TO_CERTIFICATE_8 VALUE 0x78
                DEVICE_FIXED_TO_CERTIFICATE_7 VALUE 0x87
                DEVICE_FIXED_TO_CERTIFICATE_6 VALUE 0x96
                DEVICE_FIXED_TO_CERTIFICATE_5 VALUE 0xA5
                DEVICE_FIXED_TO_CERTIFICATE_4 VALUE 0xB4
                DEVICE_FIXED_TO_CERTIFICATE_3 VALUE 0xC3
                DEVICE_FIXED_TO_CERTIFICATE_2 VALUE 0xD2
                DEVICE_FIXED_TO_CERTIFICATE_1 VALUE 0xE1
                PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0 VALUE 0xF0
        HYPERVISOR BIT[23:12]
        RPM BIT[11:4]
        APPSBL2 BIT[3:0]

QFPROM_CORR_ANTI_ROLLBACK_3_LSB ADDRESS 0x4148 R
QFPROM_CORR_ANTI_ROLLBACK_3_LSB RESET_VALUE 0xXXXXXXXX
        MSS BIT[31:16]
        MBA BIT[15:0]

QFPROM_CORR_ANTI_ROLLBACK_3_MSB ADDRESS 0x414C R
QFPROM_CORR_ANTI_ROLLBACK_3_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:8]
        MODEM_ROOT_CERT_PK_HASH_INDEX BIT[7:0]
                PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED VALUE 0x00
                DEVICE_FIXED_TO_CERTIFICATE_15 VALUE 0x0F
                DEVICE_FIXED_TO_CERTIFICATE_14 VALUE 0x1E
                DEVICE_FIXED_TO_CERTIFICATE_13 VALUE 0x2D
                DEVICE_FIXED_TO_CERTIFICATE_12 VALUE 0x3C
                DEVICE_FIXED_TO_CERTIFICATE_11 VALUE 0x4B
                DEVICE_FIXED_TO_CERTIFICATE_10 VALUE 0x5A
                DEVICE_FIXED_TO_CERTIFICATE_9 VALUE 0x69
                DEVICE_FIXED_TO_CERTIFICATE_8 VALUE 0x78
                DEVICE_FIXED_TO_CERTIFICATE_7 VALUE 0x87
                DEVICE_FIXED_TO_CERTIFICATE_6 VALUE 0x96
                DEVICE_FIXED_TO_CERTIFICATE_5 VALUE 0xA5
                DEVICE_FIXED_TO_CERTIFICATE_4 VALUE 0xB4
                DEVICE_FIXED_TO_CERTIFICATE_3 VALUE 0xC3
                DEVICE_FIXED_TO_CERTIFICATE_2 VALUE 0xD2
                DEVICE_FIXED_TO_CERTIFICATE_1 VALUE 0xE1
                PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0 VALUE 0xF0

QFPROM_CORR_OEM_CONFIG_ROW0_LSB ADDRESS 0x4150 R
QFPROM_CORR_OEM_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:28]
        SPARE_REG26_SECURE BIT[27]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG25_SECURE BIT[26]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG24_SECURE BIT[25]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG23_SECURE BIT[24]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG22_SECURE BIT[23]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        PBL_LOG_DISABLE BIT[22]
        ROOT_CERT_TOTAL_NUM BIT[21:18]
        SPARE_REG21_SECURE BIT[17]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG20_SECURE BIT[16]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG19_SECURE BIT[15]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG18_SECURE BIT[14]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG17_SECURE BIT[13]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        WDOG_EN BIT[12]
                USE_GPIO VALUE 0x0
                IGNORE_GPIO_ENABLE_WDOG VALUE 0x1
        SPDM_SECURE_MODE BIT[11]
                NORMAL_MODE VALUE 0x0
                SECURE_MODE VALUE 0x1
        ALT_SD_PORT_FOR_BOOT BIT[10]
                BOOT_FROM_SD_CARD_CONNECTED_ON_SDC2_PORT VALUE 0x0
                BOOT_FROM_SD_CARD_CONNECTED_ON_SDC3_PORT VALUE 0x1
        SDC_EMMC_MODE1P2_GPIO_DISABLE BIT[9]
        SDC_EMMC_MODE1P2_EN BIT[8]
        FAST_BOOT BIT[7:5]
                DEFAULT_NAND_TO_USB VALUE 0x0
                BOOT_USB_OPTION VALUE 0x1
        SDCC_MCLK_BOOT_FREQ BIT[4]
                ENUM_19_2_MHZ VALUE 0x0
                ENUM_25_MHZ VALUE 0x1
        FORCE_DLOAD_DISABLE BIT[3]
                USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB VALUE 0x0
                NOT_USE_FORCE_USB_BOOT_PIN VALUE 0x1
        SPARE BIT[2]
        ENUM_TIMEOUT BIT[1]
                TIMEOUT_DISABLED VALUE 0x0
                TIMEOUT_ENABLED_90S VALUE 0x1
        E_DLOAD_DISABLE BIT[0]
                DOWNLOADER_ENABLED VALUE 0x0
                DOWNLOADER_DISABLED VALUE 0x1

QFPROM_CORR_OEM_CONFIG_ROW0_MSB ADDRESS 0x4154 RW
QFPROM_CORR_OEM_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        SPARE1 BIT[31:28]
        DEBUGBUS_DISABLE BIT[27]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SDCC5_SCM_FORCE_EFUSE_KEY BIT[26]
                SDCC5_SCM_DOES_NOT_USE_EFUSE_KEY VALUE 0x0
                SDCC5_SCM_USES_EFUSE_KEY VALUE 0x1
        A5X_ISDB_DBGEN_DISABLE BIT[25]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        LPASS_NIDEN_DISABLE BIT[24]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        LPASS_DBGEN_DISABLE BIT[23]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        ANTI_ROLLBACK_FEATURE_EN BIT[22:19]
        DAP_DEVICEEN_DISABLE BIT[18]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DAP_SPNIDEN_DISABLE BIT[17]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DAP_SPIDEN_DISABLE BIT[16]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DAP_NIDEN_DISABLE BIT[15]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DAP_DBGEN_DISABLE BIT[14]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        APPS_SPNIDEN_DISABLE BIT[13]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        APPS_SPIDEN_DISABLE BIT[12]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        APPS_NIDEN_DISABLE BIT[11]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        APPS_DBGEN_DISABLE BIT[10]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE1_DISABLE BIT[9]
        SPARE0_DISABLE BIT[8]
        VENUS_0_DBGEN_DISABLE BIT[7]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        RPM_DAPEN_DISABLE BIT[6]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        RPM_WCSS_NIDEN_DISABLE BIT[5]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        RPM_DBGEN_DISABLE BIT[4]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        WCSS_DBGEN_DISABLE BIT[3]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MSS_NIDEN_DISABLE BIT[2]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MSS_DBGEN_DISABLE BIT[1]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        ALL_DEBUG_DISABLE BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

QFPROM_CORR_OEM_CONFIG_ROW1_LSB ADDRESS 0x4158 R
QFPROM_CORR_OEM_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
        OEM_PRODUCT_ID BIT[31:16]
        OEM_HW_ID BIT[15:0]

QFPROM_CORR_OEM_CONFIG_ROW1_MSB ADDRESS 0x415C R
QFPROM_CORR_OEM_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
        PERIPH_VID BIT[31:16]
        PERIPH_PID BIT[15:0]

QFPROM_CORR_FEAT_CONFIG_ROW0_LSB ADDRESS 0x4160 R
QFPROM_CORR_FEAT_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        RESOLUTION_LIMITER BIT[31]
        DSI_1_DISABLE BIT[30]
        DSI_0_DISABLE BIT[29]
        MDP_EFUSE_LTC0_DISABLE BIT[28]
        NIDNT_DISABLE BIT[27]
        SPARE BIT[26]
        SECURE_CHANNEL_DISABLE BIT[25]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        VP8_DECODER_DISABLE BIT[24]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        VP8_ENCODER_DISABLE BIT[23]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE_22 BIT[22]
        NAV_DISABLE BIT[21]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        GSM_DISABLE BIT[20]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_SPARE_DISABLE BIT[19:17]
        MODEM_UIM2_DISABLE BIT[16]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_UIM1_DISABLE BIT[15]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_SMMU_DISABLE BIT[14]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_DSDA_DISABLE BIT[13]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_BBRX3_DISABLE BIT[12]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_BBRX2_DISABLE BIT[11]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_GLOBAL_DISABLE BIT[10]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_HSPA_DC_DISABLE BIT[9]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_HSPA_MIMO_DISABLE BIT[8]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_LTE_ABOVE_CAT2_DISABLE BIT[7]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_LTE_ABOVE_CAT1_DISABLE BIT[6]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_TDSCDMA_DISABLE BIT[5]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_HSPA_DISABLE BIT[4]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_LTE_DISABLE BIT[3]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_WCDMA_DISABLE BIT[2]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_DO_DISABLE BIT[1]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_1X_DISABLE BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

QFPROM_CORR_FEAT_CONFIG_ROW0_MSB ADDRESS 0x4164 R
QFPROM_CORR_FEAT_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        SDC_EMMC_MODE1P2_FORCE_GPIO BIT[31]
        CM_FEAT_CONFIG_DISABLE BIT[30]
        GFX_FREQ_LIMIT_FUSE BIT[29:28]
                ENUM_DEFAULT VALUE 0x0
                ENUM_500_MHZ VALUE 0x1
                ENUM_450_MHZ VALUE 0x2
                ENUM_450_MHZZ VALUE 0x3
        SYSBARDISABLE BIT[27]
        SPARE6 BIT[26]
        DDR_FREQ_LIMIT_EN BIT[25]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        VFE_DISABLE BIT[24]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SDCC5_ICE_FORCE_HW_KEY1 BIT[23]
                ICE_ENGINE_USES_SW_KEY VALUE 0x0
                ICE_ENGINE_USES_HW_KEY VALUE 0x1
        SDCC5_ICE_FORCE_HW_KEY0 BIT[22]
                ICE_ENGINE_USES_SW_KEY VALUE 0x0
                ICE_ENGINE_USES_HW_KEY VALUE 0x1
        SDCC5_ICE_DISABLE BIT[21]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE5 BIT[20]
        SPARE1 BIT[19]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE2 BIT[18]
        SPARE3 BIT[17:15]
                ENUM_1_5GHZ VALUE 0x0
                ENUM_1_4GHZ VALUE 0x2
                ENUM_1_2GHZ VALUE 0x3
        SPARE4 BIT[14]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE7 BIT[13]
        SPARE8 BIT[12]
        SPARE9 BIT[11]
        SPARE10 BIT[10]
        SPARE11 BIT[9]
        SPARE12 BIT[8]
        SPARE13 BIT[7]
        SPARE14 BIT[6]
        APPS_BOOT_FSM_CFG BIT[5]
                DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM VALUE 0x0
                BOOT_FSM_BASED_BRING_UP VALUE 0x1
        APPS_BOOT_FSM_DELAY BIT[4:3]
                GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256 VALUE 0x0
                GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128 VALUE 0x2
                GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103 VALUE 0x3
        SPARE15 BIT[2:1]
        APPS_L2_CACHE_UPPER_BANK_DISABLE BIT[0]
                ENUM_512KB VALUE 0x0
                ENUM_1MB VALUE 0x1

QFPROM_CORR_FEAT_CONFIG_ROW1_LSB ADDRESS 0x4168 R
QFPROM_CORR_FEAT_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
        SPARE1 BIT[31:27]
        QC_DEBUGBUS_DISABLE BIT[26]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE2 BIT[25]
        SPARE3 BIT[24]
        SPARE4 BIT[23]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE5 BIT[22]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE6 BIT[21]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_DEVICEEN_DISABLE BIT[20]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_SPNIDEN_DISABLE BIT[19]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_SPIDEN_DISABLE BIT[18]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_NIDEN_DISABLE BIT[17]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_DBGEN_DISABLE BIT[16]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_APPS_SPNIDEN_DISABLE BIT[15]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_APPS_SPIDEN_DISABLE BIT[14]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_APPS_NIDEN_DISABLE BIT[13]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_APPS_DBGEN_DISABLE BIT[12]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_SPARE1_DISABLE BIT[11]
        QC_SPARE0_DISABLE BIT[10]
        QC_SPARE4_DISABLE BIT[9]
        QC_RPM_DAPEN_DISABLE BIT[8]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_RPM_WCSS_NIDEN_DISABLE BIT[7]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_RPM_DBGEN_DISABLE BIT[6]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_SPARE5_DISABLE BIT[5]
        QC_MSS_NIDEN_DISABLE BIT[4]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_MSS_DBGEN_DISABLE BIT[3]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QDI_SPMI_DISABLE BIT[2]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SM_BIST_DISABLE BIT[1]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        TIC_DISABLE BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

QFPROM_CORR_FEAT_CONFIG_ROW1_MSB ADDRESS 0x416C R
QFPROM_CORR_FEAT_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
        SEC_TAP_ACCESS_DISABLE BIT[31:25]
        TAP_CJI_CORE_SEL_DISABLE BIT[24]
        TAP_INSTR_DISABLE BIT[23:11]
        SPARE1 BIT[10]
        MODEM_PBL_PATCH_VERSION BIT[9:5]
        APPS_PBL_PATCH_VERSION BIT[4:0]

QFPROM_CORR_FEAT_CONFIG_ROW2_LSB ADDRESS 0x4170 R
QFPROM_CORR_FEAT_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
        TAP_GEN_SPARE_INSTR_DISABLE_31_0 BIT[31:0]

QFPROM_CORR_FEAT_CONFIG_ROW2_MSB ADDRESS 0x4174 R
QFPROM_CORR_FEAT_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
        SPARE_7 BIT[31]
        SPARE_6 BIT[30]
        FUSE_APPS_BOOT_TRIGGER_DISABLE BIT[29]
        MSS_HASH_INTEGRITY_CHECK_DISABLE BIT[28]
        MODEM_PBL_PLL_CTRL BIT[27:24]
        APPS_PBL_PLL_CTRL BIT[23:19]
        SPARE_3 BIT[18]
        SPARE_2 BIT[17]
        SPARE_1 BIT[16]
        SPARE_0 BIT[15]
        APPS_AARCH64_ENABLE BIT[14]
        APPS_PBL_BOOT_SPEED BIT[13:12]
                XO VALUE 0x0
                ENUM_384_MHZ VALUE 0x1
                ENUM_614_4_MHZ VALUE 0x2
                ENUM_998_4_MHZ VALUE 0x3
        APPS_BOOT_FROM_ROM BIT[11]
        MSA_ENA BIT[10]
        FORCE_MSA_AUTH_EN BIT[9]
                MODEM_IMAGE_NOT_AUTHENTICATED VALUE 0x0
                FORCE_MODEM_IMAGE_AUTHENTICATION VALUE 0x1
        SPARE_8_7 BIT[8:7]
        MODEM_BOOT_FROM_ROM BIT[6]
        BOOT_ROM_PATCH_DISABLE BIT[5]
                ENABLE_PATCHING VALUE 0x0
                DISABLE_PATCHING VALUE 0x1
        TAP_GEN_SPARE_INSTR_DISABLE_36_32 BIT[4:0]

QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB ADDRESS 0x4178 R
QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:0]

QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB ADDRESS 0x417C R
QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:0]

QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB ADDRESS 0x4180 R
QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:0]

QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB ADDRESS 0x4184 R
QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:0]

QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB ADDRESS 0x4188 R
QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:0]

QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB ADDRESS 0x418C R
QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:0]

QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB(n):(0)-(3) ARRAY 0x00004190+0x8*n
QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW0_LSB ADDRESS 0x4190 R
QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        KEY_DATA0 BIT[31:0]

QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB(n):(0)-(3) ARRAY 0x00004194+0x8*n
QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW0_MSB ADDRESS 0x4194 R
QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        KEY_DATA1 BIT[31:0]

QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB(n):(0)-(3) ARRAY 0x000041B0+0x8*n
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW0_LSB ADDRESS 0x41B0 R
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        KEY_DATA0 BIT[31:0]

QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB(n):(0)-(3) ARRAY 0x000041B4+0x8*n
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW0_MSB ADDRESS 0x41B4 R
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        KEY_DATA1 BIT[31:0]

QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB ADDRESS 0x41D0 R
QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        SEC_BOOT4 BIT[31:24]
        SEC_BOOT3 BIT[23:16]
        SEC_BOOT2 BIT[15:8]
        SEC_BOOT1 BIT[7:0]

QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB ADDRESS 0x41D4 R
QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB RESET_VALUE 0x00XXXXXX
        SEC_BOOT7 BIT[23:16]
        SEC_BOOT6 BIT[15:8]
        SEC_BOOT5 BIT[7:0]

QFPROM_CORR_CALIB2_ROW0_LSB ADDRESS 0x41D8 R
QFPROM_CORR_CALIB2_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        SPARE BIT[31:30]
        SPARE3 BIT[29:0]

QFPROM_CORR_CALIB2_ROW0_MSB ADDRESS 0x41DC R
QFPROM_CORR_CALIB2_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE4 BIT[23:0]

QFPROM_CORR_PK_HASH_ROWn_LSB(n):(0)-(3) ARRAY 0x000041E0+0x8*n
QFPROM_CORR_PK_HASH_ROW0_LSB ADDRESS 0x41E0 R
QFPROM_CORR_PK_HASH_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        HASH_DATA0 BIT[31:0]

QFPROM_CORR_PK_HASH_ROWn_MSB(n):(0)-(3) ARRAY 0x000041E4+0x8*n
QFPROM_CORR_PK_HASH_ROW0_MSB ADDRESS 0x41E4 R
QFPROM_CORR_PK_HASH_ROW0_MSB RESET_VALUE 0x00XXXXXX
        HASH_DATA1 BIT[23:0]

QFPROM_CORR_PK_HASH_ROW4_LSB ADDRESS 0x4200 R
QFPROM_CORR_PK_HASH_ROW4_LSB RESET_VALUE 0xXXXXXXXX
        HASH_DATA0 BIT[31:0]

QFPROM_CORR_PK_HASH_ROW4_MSB ADDRESS 0x4204 R
QFPROM_CORR_PK_HASH_ROW4_MSB RESET_VALUE 0x00XXXXXX
        QFPROM_CORR_PK_HASH_ROW4_MSB BIT[23:0]

QFPROM_CORR_CALIB_ROW0_LSB ADDRESS 0x4208 R
QFPROM_CORR_CALIB_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        CPR2_QUOT_VMIN_SVS BIT[31:24]
        CPR2_QUOT_VMIN_NOM BIT[23:12]
        CPR2_QUOT_VMIN_TUR BIT[11:0]

QFPROM_CORR_CALIB_ROW0_MSB ADDRESS 0x420C R
QFPROM_CORR_CALIB_ROW0_MSB RESET_VALUE 0xXXXXXXXX
        FEC_BITS BIT[31:24]
        SPARE BIT[23]
        CPR2_DIS_CPR BIT[22]
        CPR_GLOBAL_RC BIT[21:19]
        CPR2_TARG_VOLT_TUR BIT[18:13]
        CPR2_RO_SEL_SVS BIT[12:10]
        CPR2_RO_SEL_NOM BIT[9:7]
        CPR2_RO_SEL_TUR BIT[6:4]
        CPR2_QUOT_VMIN_SVS_1 BIT[3:0]

QFPROM_CORR_CALIB_ROW1_LSB ADDRESS 0x4210 R
QFPROM_CORR_CALIB_ROW1_LSB RESET_VALUE 0xXXXXXXXX
        SPARE_31_28 BIT[31:28]
        CPR0_TARG_VOLT_SVS BIT[27:23]
        CPR0_TARG_VOLT_NOM BIT[22:18]
        CPR0_TARG_VOLT_TUR BIT[17:13]
        CPR0_DIS_CPR BIT[12]
        CPR2_TARG_VOLT_SVS BIT[11:6]
        CPR2_TARG_VOLT_NOM BIT[5:0]

QFPROM_CORR_CALIB_ROW1_MSB ADDRESS 0x4214 R
QFPROM_CORR_CALIB_ROW1_MSB RESET_VALUE 0xXXXXXXXX
        FEC_BITS BIT[31:24]
        CPR_LOCAL_RC BIT[23:21]
        CPR1_TARG_VOLT_NOMPLUS BIT[20:16]
        CPR1_TARG_VOLT_SVS BIT[15:11]
        CPR1_TARG_VOLT_NOM BIT[10:6]
        CPR1_TARG_VOLT_TUR BIT[5:1]
        CPR1_DIS_CPR BIT[0]

QFPROM_CORR_CALIB_ROW2_LSB ADDRESS 0x4218 R
QFPROM_CORR_CALIB_ROW2_LSB RESET_VALUE 0xXXXXXXXX
        IDDQ_CX_ACTIVE_BIT BIT[31:27]
        IDDQ_APC_ACTIVE BIT[26:19]
        CPR2_OFFSET_SVS BIT[18:13]
        CPR2_OFFSET_NOMINAL BIT[12:7]
        CPR2_OFFSET_TURBO BIT[6:0]

QFPROM_CORR_CALIB_ROW2_MSB ADDRESS 0x421C R
QFPROM_CORR_CALIB_ROW2_MSB RESET_VALUE 0xXXXXXXXX
        FEC_BITS BIT[31:24]
        PH_B0M1 BIT[23:21]
        PH_B0M0 BIT[20:18]
        G_B0 BIT[17:15]
        CLK_B BIT[14:13]
        CAP_B BIT[12:11]
        SAR_B BIT[10:9]
        IDDQ_MX_ACTIVE BIT[8:3]
        IDDQ_CX_ACTIVE_BIT BIT[2:0]

QFPROM_CORR_CALIB_ROW3_LSB ADDRESS 0x4220 R
QFPROM_CORR_CALIB_ROW3_LSB RESET_VALUE 0xXXXXXXXX
        SPARE1 BIT[31:25]
        VREF_B1 BIT[24:23]
        PH_B1M3 BIT[22:20]
        PH_B1M2 BIT[19:17]
        PH_B1M1 BIT[16:14]
        PH_B1M0 BIT[13:11]
        G_B1 BIT[10:8]
        VREF_B0 BIT[7:6]
        PH_B0M3 BIT[5:3]
        PH_BOM2 BIT[2:0]

QFPROM_CORR_CALIB_ROW3_MSB ADDRESS 0x4224 R
QFPROM_CORR_CALIB_ROW3_MSB RESET_VALUE 0xXXXXXXXX
        FEC_BITS BIT[31:24]
        SPARE BIT[23:22]
        GNSS_ADC_CALIB BIT[21:19]
        MODEM_TXDAC_FUSEFLAG BIT[18]
        COMBOTXDAC_SPARE BIT[17:10]
        COMBOTXDAC_RANGE_CORR BIT[9]
        COMBOTXDAC_AVEG_CORR BIT[8]
        COMBOTXDAC_RPOLY_CAL BIT[7:0]

QFPROM_CORR_CALIB_ROW4_LSB ADDRESS 0x4228 R
QFPROM_CORR_CALIB_ROW4_LSB RESET_VALUE 0xXXXXXXXX
        TSENS1_POINT2 BIT[31:26]
        TSENS1_POINT1 BIT[25:20]
        TSENS0_POINT2 BIT[19:14]
        TSENS0_POINT1 BIT[13:8]
        TSENS_BASE BIT[7:0]

QFPROM_CORR_CALIB_ROW4_MSB ADDRESS 0x422C R
QFPROM_CORR_CALIB_ROW4_MSB RESET_VALUE 0xXXXXXXXX
        FEC_BITS BIT[31:24]
        TSENS3_POINT2 BIT[23:18]
        TSENS3_POINT1 BIT[17:12]
        TSENS2_POINT2 BIT[11:6]
        TSENS2_POINT1 BIT[5:0]

QFPROM_CORR_CALIB_ROW5_LSB ADDRESS 0x4230 R
QFPROM_CORR_CALIB_ROW5_LSB RESET_VALUE 0xXXXXXXXX
        SPARE_23_31 BIT[31:23]
        TSENS_CALIB BIT[22:20]
        TSENS_BASE1 BIT[19:12]
        TSENS4_POINT2 BIT[11:6]
        TSENS4_POINT1 BIT[5:0]

QFPROM_CORR_CALIB_ROW5_MSB ADDRESS 0x4234 R
QFPROM_CORR_CALIB_ROW5_MSB RESET_VALUE 0xXXXXXXXX
        FEC_VALUE BIT[31:24]
        SPARE_23_9 BIT[23:9]
        CPR1_TARG_VOLT_SVSPLUS BIT[8:4]
        SPARE_0_3 BIT[3:0]

QFPROM_CORR_CALIB_ROW6_LSB ADDRESS 0x4238 R
QFPROM_CORR_CALIB_ROW6_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_CORR_CALIB_ROW6_MSB ADDRESS 0x423C R
QFPROM_CORR_CALIB_ROW6_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_CORR_CALIB_ROW7_LSB ADDRESS 0x4240 R
QFPROM_CORR_CALIB_ROW7_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_CORR_CALIB_ROW7_MSB ADDRESS 0x4244 R
QFPROM_CORR_CALIB_ROW7_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_CORR_CALIB_ROW8_LSB ADDRESS 0x4248 R
QFPROM_CORR_CALIB_ROW8_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_CORR_CALIB_ROW8_MSB ADDRESS 0x424C R
QFPROM_CORR_CALIB_ROW8_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_CORR_CALIB_ROW9_LSB ADDRESS 0x4250 R
QFPROM_CORR_CALIB_ROW9_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_CORR_CALIB_ROW9_MSB ADDRESS 0x4254 R
QFPROM_CORR_CALIB_ROW9_MSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31]
        FEC_VALUE BIT[30:24]
        SPARE BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW0_LSB ADDRESS 0x4258 R
QFPROM_CORR_MEM_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW1_LSB ADDRESS 0x4260 R
QFPROM_CORR_MEM_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW2_LSB ADDRESS 0x4268 R
QFPROM_CORR_MEM_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW3_LSB ADDRESS 0x4270 R
QFPROM_CORR_MEM_CONFIG_ROW3_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW4_LSB ADDRESS 0x4278 R
QFPROM_CORR_MEM_CONFIG_ROW4_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW5_LSB ADDRESS 0x4280 R
QFPROM_CORR_MEM_CONFIG_ROW5_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW6_LSB ADDRESS 0x4288 R
QFPROM_CORR_MEM_CONFIG_ROW6_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW7_LSB ADDRESS 0x4290 R
QFPROM_CORR_MEM_CONFIG_ROW7_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW8_LSB ADDRESS 0x4298 R
QFPROM_CORR_MEM_CONFIG_ROW8_LSB RESET_VALUE 0xXXXXXXXX
        REDUN_DATA BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW0_MSB ADDRESS 0x425C R
QFPROM_CORR_MEM_CONFIG_ROW0_MSB RESET_VALUE 0x00XXXXXX
        REDUN_DATA BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW1_MSB ADDRESS 0x4264 R
QFPROM_CORR_MEM_CONFIG_ROW1_MSB RESET_VALUE 0x00XXXXXX
        REDUN_DATA BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW2_MSB ADDRESS 0x426C R
QFPROM_CORR_MEM_CONFIG_ROW2_MSB RESET_VALUE 0x00XXXXXX
        REDUN_DATA BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW3_MSB ADDRESS 0x4274 R
QFPROM_CORR_MEM_CONFIG_ROW3_MSB RESET_VALUE 0x00XXXXXX
        REDUN_DATA BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW4_MSB ADDRESS 0x427C R
QFPROM_CORR_MEM_CONFIG_ROW4_MSB RESET_VALUE 0x00XXXXXX
        REDUN_DATA BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW5_MSB ADDRESS 0x4284 R
QFPROM_CORR_MEM_CONFIG_ROW5_MSB RESET_VALUE 0x00XXXXXX
        REDUN_DATA BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW6_MSB ADDRESS 0x428C R
QFPROM_CORR_MEM_CONFIG_ROW6_MSB RESET_VALUE 0x00XXXXXX
        REDUN_DATA BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW7_MSB ADDRESS 0x4294 R
QFPROM_CORR_MEM_CONFIG_ROW7_MSB RESET_VALUE 0x00XXXXXX
        REDUN_DATA BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW8_MSB ADDRESS 0x429C R
QFPROM_CORR_MEM_CONFIG_ROW8_MSB RESET_VALUE 0x00XXXXXX
        REDUN_DATA BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW9_LSB ADDRESS 0x42A0 R
QFPROM_CORR_MEM_CONFIG_ROW9_LSB RESET_VALUE 0xXXXXXXXX
        MEM_ACCEL BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW9_MSB ADDRESS 0x42A4 R
QFPROM_CORR_MEM_CONFIG_ROW9_MSB RESET_VALUE 0x00XXXXXX
        MEM_ACCEL BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW10_LSB ADDRESS 0x42A8 R
QFPROM_CORR_MEM_CONFIG_ROW10_LSB RESET_VALUE 0xXXXXXXXX
        MEM_ACCEL BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW10_MSB ADDRESS 0x42AC R
QFPROM_CORR_MEM_CONFIG_ROW10_MSB RESET_VALUE 0x00XXXXXX
        MEM_ACCEL BIT[23:0]

QFPROM_CORR_ROM_PATCH_ROWn_LSB(n):(0)-(31) ARRAY 0x000042B0+0x8*n
QFPROM_CORR_ROM_PATCH_ROW0_LSB ADDRESS 0x42B0 R
QFPROM_CORR_ROM_PATCH_ROW0_LSB RESET_VALUE 0xXXXXXXXX
        PATCH_DATA BIT[31:0]

QFPROM_CORR_ROM_PATCH_ROWn_MSB(n):(0)-(31) ARRAY 0x000042B4+0x8*n
QFPROM_CORR_ROM_PATCH_ROW0_MSB ADDRESS 0x42B4 R
QFPROM_CORR_ROM_PATCH_ROW0_MSB RESET_VALUE 0x00XXXXXX
        SPARE3 BIT[23:17]
        PATCH_ADDR BIT[16:1]
        PATCH_EN BIT[0]

QFPROM_CORR_FEC_EN_LSB ADDRESS 0x43B0 R
QFPROM_CORR_FEC_EN_LSB RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:27]
        REGION26_FEC_EN BIT[26]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION25_FEC_EN BIT[25]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION24_FEC_EN BIT[24]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION23_FEC_EN BIT[23]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION22_FEC_EN BIT[22]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION21_FEC_EN BIT[21]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION20_FEC_EN BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION19_FEC_EN BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION18_FEC_EN BIT[18]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION17_FEC_EN BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION16_FEC_EN BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION15_FEC_EN BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION14_FEC_EN BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION13_FEC_EN BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION12_FEC_EN BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION11_FEC_EN BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION10_FEC_EN BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION9_FEC_EN BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION8_FEC_EN BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION7_FEC_EN BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION6_FEC_EN BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION5_FEC_EN BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION4_FEC_EN BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION3_FEC_EN BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION2_FEC_EN BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION1_FEC_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        REGION0_FEC_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QFPROM_CORR_FEC_EN_MSB ADDRESS 0x43B4 R
QFPROM_CORR_FEC_EN_MSB RESET_VALUE 0xXXXXXXXX
        FEC_EN_REDUNDANCY BIT[31:0]

QFPROM_CORR_SPARE_REG18_LSB ADDRESS 0x43B8 R
QFPROM_CORR_SPARE_REG18_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG18_MSB ADDRESS 0x43BC R
QFPROM_CORR_SPARE_REG18_MSB RESET_VALUE 0x00XXXXXX
        SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG19_LSB ADDRESS 0x43C0 R
QFPROM_CORR_SPARE_REG19_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG19_MSB ADDRESS 0x43C4 R
QFPROM_CORR_SPARE_REG19_MSB RESET_VALUE 0x00XXXXXX
        SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG20_LSB ADDRESS 0x43C8 R
QFPROM_CORR_SPARE_REG20_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG20_MSB ADDRESS 0x43CC R
QFPROM_CORR_SPARE_REG20_MSB RESET_VALUE 0x00XXXXXX
        SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG21_LSB ADDRESS 0x43D0 R
QFPROM_CORR_SPARE_REG21_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG21_MSB ADDRESS 0x43D4 R
QFPROM_CORR_SPARE_REG21_MSB RESET_VALUE 0x00XXXXXX
        SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG22_LSB ADDRESS 0x43D8 R
QFPROM_CORR_SPARE_REG22_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG22_MSB ADDRESS 0x43DC R
QFPROM_CORR_SPARE_REG22_MSB RESET_VALUE 0x00XXXXXX
        SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG23_LSB ADDRESS 0x43E0 R
QFPROM_CORR_SPARE_REG23_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG23_MSB ADDRESS 0x43E4 R
QFPROM_CORR_SPARE_REG23_MSB RESET_VALUE 0x00XXXXXX
        SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG24_LSB ADDRESS 0x43E8 R
QFPROM_CORR_SPARE_REG24_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG24_MSB ADDRESS 0x43EC R
QFPROM_CORR_SPARE_REG24_MSB RESET_VALUE 0x00XXXXXX
        SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG25_LSB ADDRESS 0x43F0 R
QFPROM_CORR_SPARE_REG25_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG25_MSB ADDRESS 0x43F4 R
QFPROM_CORR_SPARE_REG25_MSB RESET_VALUE 0x00XXXXXX
        SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG26_LSB ADDRESS 0x43F8 R
QFPROM_CORR_SPARE_REG26_LSB RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG26_MSB ADDRESS 0x43FC R
QFPROM_CORR_SPARE_REG26_MSB RESET_VALUE 0x00XXXXXX
        SPARE1 BIT[23:0]

QFPROM_CORR_ACC_PRIVATEn(n):(0)-(39) ARRAY 0x00004800+0x4*n
QFPROM_CORR_ACC_PRIVATE0 ADDRESS 0x4800 R
QFPROM_CORR_ACC_PRIVATE0 RESET_VALUE 0xXXXXXXXX
        ACC_PRIVATE BIT[31:0]

SEC_CTRL_HW_VERSION ADDRESS 0x6000 R
SEC_CTRL_HW_VERSION RESET_VALUE 0x40050000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

FEATURE_CONFIG0 ADDRESS 0x6004 R
FEATURE_CONFIG0 RESET_VALUE 0xXXXXXXXX
        RESOLUTION_LIMITER BIT[31]
        DSI_1_DISABLE BIT[30]
        DSI_0_DISABLE BIT[29]
        MDP_EFUSE_LTC0_DISABLE BIT[28]
        NIDNT_DISABLE BIT[27]
        VENUS_DISABLE_HEVC BIT[26]
        SECURE_CHANNEL_DISABLE BIT[25]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        VP8_DECODER_DISABLE BIT[24]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        VP8_ENCODER_DISABLE BIT[23]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE_22 BIT[22]
        NAV_DISABLE BIT[21]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE_20 BIT[20]
        MODEM_SPARE_DISABLE BIT[19:17]
        MODEM_UIM2_DISABLE BIT[16]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_UIM1_DISABLE BIT[15]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_SMMU_DISABLE BIT[14]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_DSDA_DISABLE BIT[13]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_BBRX3_DISABLE BIT[12]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_BBRX2_DISABLE BIT[11]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_GLOBAL_DISABLE BIT[10]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_HSPA_DC_DISABLE BIT[9]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_HSPA_MIMO_DISABLE BIT[8]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_LTE_ABOVE_CAT2_DISABLE BIT[7]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_LTE_ABOVE_CAT1_DISABLE BIT[6]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_TDSCDMA_DISABLE BIT[5]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_HSPA_DISABLE BIT[4]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_LTE_DISABLE BIT[3]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_WCDMA_DISABLE BIT[2]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_DO_DISABLE BIT[1]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MODEM_1X_DISABLE BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

FEATURE_CONFIG1 ADDRESS 0x6008 R
FEATURE_CONFIG1 RESET_VALUE 0xXXXXXXXX
        SDC_EMMC_MODE1P2_FORCE_GPIO BIT[31]
        CM_FEAT_CONFIG_DISABLE BIT[30]
        GFX_FREQ_LIMIT_FUSE BIT[29:28]
                ENUM_DEFAULT VALUE 0x0
                ENUM_500_MHZ VALUE 0x1
                ENUM_450_MHZ VALUE 0x2
                ENUM_450_MHZZ VALUE 0x3
        SYSBARDISABLE BIT[27]
        SPARE6 BIT[26]
        DDR_FREQ_LIMIT_EN BIT[25]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        VFE_DISABLE BIT[24]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SDCC5_ICE_FORCE_HW_KEY1 BIT[23]
                ICE_ENGINE_USES_SW_KEY VALUE 0x0
                ICE_ENGINE_USES_HW_KEY VALUE 0x1
        SDCC5_ICE_FORCE_HW_KEY0 BIT[22]
                ICE_ENGINE_USES_SW_KEY VALUE 0x0
                ICE_ENGINE_USES_HW_KEY VALUE 0x1
        SDCC5_ICE_DISABLE BIT[21]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE5 BIT[20]
        SDCC5_SCM_DISABLE BIT[19]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        CCI_FREQ_SCALE BIT[18]
        APPS_CLOCKCFG BIT[17:15]
                ENUM_1_5GHZ VALUE 0x0
                ENUM_1_4GHZ VALUE 0x2
                ENUM_1_2GHZ VALUE 0x3
        DCC_DISABLE BIT[14]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MSMC_LTE_UL_CA_EN BIT[13]
        MSMC_LTE_ABOVE_CAT4_EN BIT[12]
        MSMC_MODEM_HSUPA_DC_EN BIT[11]
        VENUS_DISABLE_VP9D BIT[10]
        SPARE2 BIT[9]
        VENUS_DISABLE_265E BIT[8]
        VENUS_DISABLE_4KX2KD BIT[7]
        CSID_2_DISABLE BIT[6]
        APPS_BOOT_FSM_CFG BIT[5]
                DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM VALUE 0x0
                BOOT_FSM_BASED_BRING_UP VALUE 0x1
        APPS_BOOT_FSM_DELAY BIT[4:3]
                GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256 VALUE 0x0
                GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128 VALUE 0x2
                GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103 VALUE 0x3
        SPARE1 BIT[2:1]
        APPS_L2_CACHE_UPPER_BANK_DISABLE BIT[0]
                ENUM_512KB VALUE 0x0
                ENUM_1MB VALUE 0x1

FEATURE_CONFIG2 ADDRESS 0x600C R
FEATURE_CONFIG2 RESET_VALUE 0xXXXXXXXX
        SPARE1 BIT[31:27]
        QC_DEBUGBUS_DISABLE BIT[26]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        CAMCC_VFE_1_EFUSE_LIM_RES_8MP BIT[25]
        CAMCC_VFE_0_EFUSE_LIM_RES_8MP BIT[24]
        QC_A5X_ISDB_DBGEN_DISABLE BIT[23]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_LPASS_NIDEN_DISABLE BIT[22]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_LPASS_DBGEN_DISABLE BIT[21]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_DEVICEEN_DISABLE BIT[20]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_SPNIDEN_DISABLE BIT[19]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_SPIDEN_DISABLE BIT[18]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_NIDEN_DISABLE BIT[17]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_DAP_DBGEN_DISABLE BIT[16]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_APPS_SPNIDEN_DISABLE BIT[15]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_APPS_SPIDEN_DISABLE BIT[14]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_APPS_NIDEN_DISABLE BIT[13]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_APPS_DBGEN_DISABLE BIT[12]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_SPARE1_DISABLE BIT[11]
        QC_SPARE0_DISABLE BIT[10]
        QC_VENUS_0_DBGEN_DISABLE BIT[9]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_RPM_DAPEN_DISABLE BIT[8]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_RPM_WCSS_NIDEN_DISABLE BIT[7]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_RPM_DBGEN_DISABLE BIT[6]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_WCSS_DBGEN_DISABLE BIT[5]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_MSS_NIDEN_DISABLE BIT[4]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QC_MSS_DBGEN_DISABLE BIT[3]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        QDI_SPMI_DISABLE BIT[2]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SM_BIST_DISABLE BIT[1]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        TIC_DISABLE BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

FEATURE_CONFIG3 ADDRESS 0x6010 R
FEATURE_CONFIG3 RESET_VALUE 0xXXXXXXXX
        SEC_TAP_ACCESS_DISABLE BIT[31:25]
        TAP_CJI_CORE_SEL_DISABLE BIT[24]
        TAP_INSTR_DISABLE BIT[23:11]
        SPARE1 BIT[10]
        MODEM_PBL_PATCH_VERSION BIT[9:5]
        APPS_PBL_PATCH_VERSION BIT[4:0]

FEATURE_CONFIG4 ADDRESS 0x6014 R
FEATURE_CONFIG4 RESET_VALUE 0xXXXXXXXX
        TAP_GEN_SPARE_INSTR_DISABLE_31_0 BIT[31:0]

FEATURE_CONFIG5 ADDRESS 0x6018 R
FEATURE_CONFIG5 RESET_VALUE 0xXXXXXXXX
        SPARE_7 BIT[31]
        SPARE_6 BIT[30]
        FUSE_APPS_BOOT_TRIGGER_DISABLE BIT[29]
        MSS_HASH_INTEGRITY_CHECK_DISABLE BIT[28]
        MODEM_PBL_PLL_CTRL BIT[27:24]
        APPS_PBL_PLL_CTRL BIT[23:19]
        SPARE_3 BIT[18]
        SPARE_2 BIT[17]
        SPARE_1 BIT[16]
        SPARE_0 BIT[15]
        APPS_AARCH64_ENABLE BIT[14]
        APPS_PBL_BOOT_SPEED BIT[13:12]
                XO VALUE 0x0
                ENUM_384_MHZ VALUE 0x1
                ENUM_614_4_MHZ VALUE 0x2
                ENUM_998_4_MHZ VALUE 0x3
        APPS_BOOT_FROM_ROM BIT[11]
        MSA_ENA BIT[10]
        FORCE_MSA_AUTH_EN BIT[9]
                MODEM_IMAGE_NOT_AUTHENTICATED VALUE 0x0
                FORCE_MODEM_IMAGE_AUTHENTICATION VALUE 0x1
        SPARE_8_7 BIT[8:7]
        MODEM_BOOT_FROM_ROM BIT[6]
        BOOT_ROM_PATCH_DISABLE BIT[5]
                ENABLE_PATCHING VALUE 0x0
                DISABLE_PATCHING VALUE 0x1
        TAP_GEN_SPARE_INSTR_DISABLE_36_32 BIT[4:0]

OEM_CONFIG0 ADDRESS 0x601C R
OEM_CONFIG0 RESET_VALUE 0xXXXXXXXX
        RSVD0 BIT[31:28]
        SPARE_REG26_SECURE BIT[27]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG25_SECURE BIT[26]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG24_SECURE BIT[25]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG23_SECURE BIT[24]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG22_SECURE BIT[23]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        PBL_LOG_DISABLE BIT[22]
        ROOT_CERT_TOTAL_NUM BIT[21:18]
        SPARE_REG21_SECURE BIT[17]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG20_SECURE BIT[16]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG19_SECURE BIT[15]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG18_SECURE BIT[14]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        SPARE_REG17_SECURE BIT[13]
                NOT_SECURE VALUE 0x0
                SECURE VALUE 0x1
        WDOG_EN BIT[12]
                USE_GPIO VALUE 0x0
                IGNORE_GPIO_ENABLE_WDOG VALUE 0x1
        SPDM_SECURE_MODE BIT[11]
                NORMAL_MODE VALUE 0x0
                SECURE_MODE VALUE 0x1
        ALT_SD_PORT_FOR_BOOT BIT[10]
                BOOT_FROM_SD_CARD_CONNECTED_ON_SDC2_PORT VALUE 0x0
                BOOT_FROM_SD_CARD_CONNECTED_ON_SDC3_PORT VALUE 0x1
        SDC_EMMC_MODE1P2_GPIO_DISABLE BIT[9]
        SDC_EMMC_MODE1P2_EN BIT[8]
        FAST_BOOT BIT[7:5]
                DEFAULT_NAND_TO_USB VALUE 0x0
                BOOT_USB_OPTION VALUE 0x1
        SDCC_MCLK_BOOT_FREQ BIT[4]
                ENUM_19_2_MHZ VALUE 0x0
                ENUM_25_MHZ VALUE 0x1
        FORCE_DLOAD_DISABLE BIT[3]
                USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB VALUE 0x0
                NOT_USE_FORCE_USB_BOOT_PIN VALUE 0x1
        SPARE BIT[2]
        ENUM_TIMEOUT BIT[1]
                TIMEOUT_DISABLED VALUE 0x0
                TIMEOUT_ENABLED_90S VALUE 0x1
        E_DLOAD_DISABLE BIT[0]
                DOWNLOADER_ENABLED VALUE 0x0
                DOWNLOADER_DISABLED VALUE 0x1

OEM_CONFIG1 ADDRESS 0x6020 R
OEM_CONFIG1 RESET_VALUE 0xXXXXXXXX
        SPARE1 BIT[31:28]
        DEBUGBUS_DISABLE BIT[27]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SDCC5_SCM_FORCE_EFUSE_KEY BIT[26]
                SDCC5_SCM_DOES_NOT_USE_EFUSE_KEY VALUE 0x0
                SDCC5_SCM_USES_EFUSE_KEY VALUE 0x1
        A5X_ISDB_DBGEN_DISABLE BIT[25]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        LPASS_NIDEN_DISABLE BIT[24]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        LPASS_DBGEN_DISABLE BIT[23]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        ANTI_ROLLBACK_FEATURE_EN BIT[22:19]
        DAP_DEVICEEN_DISABLE BIT[18]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DAP_SPNIDEN_DISABLE BIT[17]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DAP_SPIDEN_DISABLE BIT[16]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DAP_NIDEN_DISABLE BIT[15]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DAP_DBGEN_DISABLE BIT[14]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        APPS_SPNIDEN_DISABLE BIT[13]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        APPS_SPIDEN_DISABLE BIT[12]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        APPS_NIDEN_DISABLE BIT[11]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        APPS_DBGEN_DISABLE BIT[10]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        SPARE1_DISABLE BIT[9]
        SPARE0_DISABLE BIT[8]
        VENUS_0_DBGEN_DISABLE BIT[7]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        RPM_DAPEN_DISABLE BIT[6]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        RPM_WCSS_NIDEN_DISABLE BIT[5]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        RPM_DBGEN_DISABLE BIT[4]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        WCSS_DBGEN_DISABLE BIT[3]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MSS_NIDEN_DISABLE BIT[2]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        MSS_DBGEN_DISABLE BIT[1]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        ALL_DEBUG_DISABLE BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

OEM_CONFIG2 ADDRESS 0x6024 R
OEM_CONFIG2 RESET_VALUE 0xXXXXXXXX
        OEM_PRODUCT_ID BIT[31:16]
        OEM_HW_ID BIT[15:0]

OEM_CONFIG3 ADDRESS 0x6028 R
OEM_CONFIG3 RESET_VALUE 0xXXXXXXXX
        PERIPH_VID BIT[31:16]
        PERIPH_PID BIT[15:0]

BOOT_CONFIG ADDRESS 0x602C R
BOOT_CONFIG RESET_VALUE 0x00000XXX
        APPS_AARCH64_ENABLE BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        FORCE_MSA_AUTH_EN BIT[8]
                DOES_NOT_FORCE_CODE_AUTHENTICATION_FOR_SECURE_BOOT VALUE 0x0
                FORCE_CODE_AUTHENTICATION_FOR_SECURE_BOOT VALUE 0x1
        APPS_PBL_BOOT_SPEED BIT[7:6]
                XO VALUE 0x0
                ENUM_384_MHZ VALUE 0x1
                ENUM_614_4_MHZ VALUE 0x2
                ENUM_998_4_MHZ VALUE 0x3
        APPS_BOOT_FROM_ROM BIT[5]
        RSVD BIT[4]
        FAST_BOOT BIT[3:1]
                DEFAULT_NAND_TO_USB VALUE 0x0
                BOOT_USB_OPTION VALUE 0x1
        WDOG_EN BIT[0]
                GPIO_CONTROLLED VALUE 0x0
                ENABLE_WDOG VALUE 0x1

SECURE_BOOTn(n):(1)-(7) ARRAY 0x00006030+0x4*n
SECURE_BOOT1 ADDRESS 0x6034 R
SECURE_BOOT1 RESET_VALUE 0x00000XXX
        FUSE_SRC BIT[8]
                QUALCOMM VALUE 0x0
                OEM VALUE 0x1
        RSVD_7 BIT[7]
        USE_SERIAL_NUM BIT[6]
                USE_OEM_ID VALUE 0x0
                USE_SERIAL_NUM VALUE 0x1
        AUTH_EN BIT[5]
        PK_HASH_IN_FUSE BIT[4]
                SHA_256_HASH_OF_ROOT_CERTIFICATE_IS_IN_ROM VALUE 0x0
                SHA_256_HASH_OF_ROOT_CERTIFICATE_IS_IN_PK_HASH VALUE 0x1
        ROM_PK_HASH_INDEX BIT[3:0]

OVERRIDE_0 ADDRESS 0x6058 RW
OVERRIDE_0 RESET_VALUE 0x00000000
        TX_DISABLE BIT[28]
                ENABLE_TX VALUE 0x0
                DISABLE_TX VALUE 0x1
        RSVD_27_2 BIT[27:2]
        SDC_EMMC_MODE1P2_EN BIT[1]
                ENUM_1_8V_SELECTION VALUE 0x0
                ENUM_1_2V_SELECTION VALUE 0x1
        SDC_EMMC_MODE1P2_OVERRIDE BIT[0]
                DO_NOT_OVERRIDE VALUE 0x0
                OVERRIDE VALUE 0x1

OVERRIDE_1 ADDRESS 0x605C RW
OVERRIDE_1 RESET_VALUE 0x00000000
        OVERRIDE_1 BIT[31:0]

OVERRIDE_2 ADDRESS 0x6060 RW
OVERRIDE_2 RESET_VALUE 0x00000000
        OVRID_DEBUGBUS_DISABLE BIT[25]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_A5X_ISDB_DBGEN_DISABLE BIT[24]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_LPASS_NIDEN_DISABLE BIT[23]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_LPASS_DBGEN_DISABLE BIT[22]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_DAP_DEVICEEN_DISABLE BIT[21]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_DAP_NIDEN_DISABLE BIT[20]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_DAP_DBGEN_DISABLE BIT[19]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_APPS_NIDEN_DISABLE BIT[18]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_APPS_DBGEN_DISABLE BIT[17]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_SPARE1_DISABLE BIT[16]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_SPARE0_DISABLE BIT[15]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_VENUS_0_DBGEN_DISABLE BIT[14]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_RPM_DAPEN_DISABLE BIT[13]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_RPM_WCSS_NIDEN_DISABLE BIT[12]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_RPM_DBGEN_DISABLE BIT[11]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_WCSS_DBGEN_DISABLE BIT[10]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1

OVERRIDE_3 ADDRESS 0x6064 RW
OVERRIDE_3 RESET_VALUE 0x00000000
        OVRID_DAP_SPNIDEN_DISABLE BIT[4]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_DAP_SPIDEN_DISABLE BIT[3]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_APPS_SPNIDEN_DISABLE BIT[2]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_APPS_SPIDEN_DISABLE BIT[1]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_SPDM_SECURE_MODE BIT[0]
                FUSE_VALUE VALUE 0x0
                NORMAL_MODE VALUE 0x1

OVERRIDE_4 ADDRESS 0x6068 RW
OVERRIDE_4 RESET_VALUE 0x00000000
        OVRID_MSS_NIDEN_DISABLE BIT[1]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1
        OVRID_MSS_DBGEN_DISABLE BIT[0]
                FUSE_VALUE VALUE 0x0
                QC_FUSE_VALUE VALUE 0x1

CAPT_SEC_GPIO ADDRESS 0x606C RW
CAPT_SEC_GPIO RESET_VALUE 0x000XXXXX
        SDC_EMMC_MODE1P2_EN BIT[16]
        FORCE_USB_BOOT_GPIO BIT[15]
        BOOT_CONFIG_GPIO_FORCE_MSA_AUTH_EN BIT[14]
        BOOT_CONFIG_GPIO_AP_AUTH_EN BIT[13]
        BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE BIT[12]
        BOOT_CONFIG_GPIO_MSA_AUTH_EN BIT[11]
        BOOT_CONFIG_GPIO_MSA_PK_HASH_IN_FUSE BIT[10]
        BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM BIT[9]
        BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC BIT[8]
        BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED BIT[7:6]
        BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM BIT[5]
        BOOT_CONFIG_GPIO_APPS_AARCH64_ENABLE BIT[4]
        BOOT_CONFIG_GPIO_FAST_BOOT BIT[3:1]
        BOOT_CONFIG_GPIO_WDOG_DISABLE BIT[0]

APP_PROC_CFG ADDRESS 0x6070 RW
APP_PROC_CFG RESET_VALUE 0x01F0000C
        LPASS_DBG_NIDEN BIT[24]
        WCSS_DBG_NIDEN BIT[23]
        RPM_DBG_NIDEN BIT[22]
        DAP_DBG_NIDEN BIT[21]
        DAP_DBG_SPNIDEN BIT[20]
        APPS_CFG_MISC3 BIT[19:16]
        APPS_CFG_MISC2 BIT[15:12]
        APPS_CFG_MISC1 BIT[11:8]
        APPS_CFG_MISC0 BIT[7:4]
        APPS_DBG_NIDEN BIT[3]
        APPS_DBG_SPNIDEN BIT[2]
        APPS_CP15_DISABLE BIT[1]
        APPS_CFG_NMFI BIT[0]
                NORMAL VALUE 0x0
                DISABLE VALUE 0x1

MSS_PROC_CFG ADDRESS 0x6074 RW
MSS_PROC_CFG RESET_VALUE 0x00000001
        MSS_DBG_NIDEN BIT[0]

QFPROM_CLK_CTL ADDRESS 0x6078 RW
QFPROM_CLK_CTL RESET_VALUE 0x00000000
        CLK_HALT BIT[0]
                CLK_ENABLED VALUE 0x0
                CLK_DISABLED VALUE 0x1

JTAG_ID ADDRESS 0x607C R
JTAG_ID RESET_VALUE 0xXXXXXXXX
        JTAG_ID BIT[31:0]

OEM_ID ADDRESS 0x6080 R
OEM_ID RESET_VALUE 0xXXXXXXXX
        OEM_ID BIT[31:16]
        OEM_PRODUCT_ID BIT[15:0]

TEST_BUS_SEL ADDRESS 0x6084 RW
TEST_BUS_SEL RESET_VALUE 0x00000000
        TEST_EN BIT[3]
                DEBUG_DISABLED VALUE 0x0
                DEBUG_ENABLED VALUE 0x1
        TEST_SELECT BIT[2:0]
                FUSE_SENSE VALUE 0x0
                QFPROM_ARBITER VALUE 0x1
                SW VALUE 0x2
                ACC VALUE 0x3
                RESERVED4 VALUE 0x4
                AHB2AHB_SLAVE VALUE 0x5
                AHB2AHB_MASTER VALUE 0x6

SPDM_DYN_SECURE_MODE ADDRESS 0x6088 RW
SPDM_DYN_SECURE_MODE RESET_VALUE 0x00000000
        SECURE_MODE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

OVERRIDE_5 ADDRESS 0x608C RW
OVERRIDE_5 RESET_VALUE 0x00000000
        RSVD_31_0 BIT[31:0]

OVERRIDE_6 ADDRESS 0x6090 RW
OVERRIDE_6 RESET_VALUE 0x00000000
        RSVD_31_0 BIT[31:0]

PTE0 ADDRESS 0x60A0 R
PTE0 RESET_VALUE 0xXXXXXXXX
        PTE_DATA0 BIT[31:29]
        MACCHIATO_EN BIT[28]
        FEATURE_ID BIT[27:20]
        JTAG_ID BIT[19:0]

PTE1 ADDRESS 0x60A4 R
PTE1 RESET_VALUE 0xXXXXXXXX
        PTE_DATA1 BIT[31:0]

SERIAL_NUM ADDRESS 0x60A8 R
SERIAL_NUM RESET_VALUE 0xXXXXXXXX
        SERIAL_NUM BIT[31:0]

PTE2 ADDRESS 0x60AC R
PTE2 RESET_VALUE 0xXXXXXXXX
        PTE_DATA2 BIT[31:0]

ANTI_ROLLBACK_1_0 ADDRESS 0x60B0 R
ANTI_ROLLBACK_1_0 RESET_VALUE 0xXXXXXXXX
        PIL_SUBSYSTEM0 BIT[31:26]
        TZ BIT[25:12]
        SBL1 BIT[11:1]
        RPMB_KEY_PROVISIONED BIT[0]
                RPMB_KEY_NOT_PROVISIONED VALUE 0x0
                RPMB_KEY_PROVISIONED VALUE 0x1

ANTI_ROLLBACK_1_1 ADDRESS 0x60B4 R
ANTI_ROLLBACK_1_1 RESET_VALUE 0xXXXXXXXX
        APPSBL0 BIT[31:18]
        PIL_SUBSYSTEM1 BIT[17:0]

ANTI_ROLLBACK_2_0 ADDRESS 0x60B8 R
ANTI_ROLLBACK_2_0 RESET_VALUE 0xXXXXXXXX
        APPSBL1 BIT[31:0]

ANTI_ROLLBACK_2_1 ADDRESS 0x60BC R
ANTI_ROLLBACK_2_1 RESET_VALUE 0xXXXXXXXX
        ROOT_CERT_PK_HASH_INDEX BIT[31:24]
                PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED VALUE 0x00
                DEVICE_FIXED_TO_CERTIFICATE_15 VALUE 0x0F
                DEVICE_FIXED_TO_CERTIFICATE_14 VALUE 0x1E
                DEVICE_FIXED_TO_CERTIFICATE_13 VALUE 0x2D
                DEVICE_FIXED_TO_CERTIFICATE_12 VALUE 0x3C
                DEVICE_FIXED_TO_CERTIFICATE_11 VALUE 0x4B
                DEVICE_FIXED_TO_CERTIFICATE_10 VALUE 0x5A
                DEVICE_FIXED_TO_CERTIFICATE_9 VALUE 0x69
                DEVICE_FIXED_TO_CERTIFICATE_8 VALUE 0x78
                DEVICE_FIXED_TO_CERTIFICATE_7 VALUE 0x87
                DEVICE_FIXED_TO_CERTIFICATE_6 VALUE 0x96
                DEVICE_FIXED_TO_CERTIFICATE_5 VALUE 0xA5
                DEVICE_FIXED_TO_CERTIFICATE_4 VALUE 0xB4
                DEVICE_FIXED_TO_CERTIFICATE_3 VALUE 0xC3
                DEVICE_FIXED_TO_CERTIFICATE_2 VALUE 0xD2
                DEVICE_FIXED_TO_CERTIFICATE_1 VALUE 0xE1
                PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0 VALUE 0xF0
        HYPERVISOR BIT[23:12]
        RPM BIT[11:4]
        APPSBL2 BIT[3:0]

ANTI_ROLLBACK_3_0 ADDRESS 0x60C0 R
ANTI_ROLLBACK_3_0 RESET_VALUE 0xXXXXXXXX
        MSS BIT[31:16]
        MBA BIT[15:0]

ANTI_ROLLBACK_3_1 ADDRESS 0x60C4 R
ANTI_ROLLBACK_3_1 RESET_VALUE 0xXXXXXXXX
        SPARE0 BIT[31:8]
        MODEM_ROOT_CERT_PK_HASH_INDEX BIT[7:0]
                PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED VALUE 0x00
                DEVICE_FIXED_TO_CERTIFICATE_15 VALUE 0x0F
                DEVICE_FIXED_TO_CERTIFICATE_14 VALUE 0x1E
                DEVICE_FIXED_TO_CERTIFICATE_13 VALUE 0x2D
                DEVICE_FIXED_TO_CERTIFICATE_12 VALUE 0x3C
                DEVICE_FIXED_TO_CERTIFICATE_11 VALUE 0x4B
                DEVICE_FIXED_TO_CERTIFICATE_10 VALUE 0x5A
                DEVICE_FIXED_TO_CERTIFICATE_9 VALUE 0x69
                DEVICE_FIXED_TO_CERTIFICATE_8 VALUE 0x78
                DEVICE_FIXED_TO_CERTIFICATE_7 VALUE 0x87
                DEVICE_FIXED_TO_CERTIFICATE_6 VALUE 0x96
                DEVICE_FIXED_TO_CERTIFICATE_5 VALUE 0xA5
                DEVICE_FIXED_TO_CERTIFICATE_4 VALUE 0xB4
                DEVICE_FIXED_TO_CERTIFICATE_3 VALUE 0xC3
                DEVICE_FIXED_TO_CERTIFICATE_2 VALUE 0xD2
                DEVICE_FIXED_TO_CERTIFICATE_1 VALUE 0xE1
                PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0 VALUE 0xF0

PK_HASH_0 ADDRESS 0x60C8 R
PK_HASH_0 RESET_VALUE 0xXXXXXXXX
        HASH_DATA0 BIT[31:0]

PK_HASH_1 ADDRESS 0x60CC R
PK_HASH_1 RESET_VALUE 0xXXXXXXXX
        HASH_DATA0 BIT[31:0]

PK_HASH_2 ADDRESS 0x60D0 R
PK_HASH_2 RESET_VALUE 0xXXXXXXXX
        HASH_DATA0 BIT[31:0]

PK_HASH_3 ADDRESS 0x60D4 R
PK_HASH_3 RESET_VALUE 0xXXXXXXXX
        HASH_DATA0 BIT[31:0]

PK_HASH_4 ADDRESS 0x60D8 R
PK_HASH_4 RESET_VALUE 0xXXXXXXXX
        HASH_DATA0 BIT[31:0]

PK_HASH_5 ADDRESS 0x60DC R
PK_HASH_5 RESET_VALUE 0xXXXXXXXX
        HASH_DATA0 BIT[31:0]

PK_HASH_6 ADDRESS 0x60E0 R
PK_HASH_6 RESET_VALUE 0xXXXXXXXX
        HASH_DATA0 BIT[31:0]

PK_HASH_7 ADDRESS 0x60E4 R
PK_HASH_7 RESET_VALUE 0xXXXXXXXX
        HASH_DATA0 BIT[31:0]

QFPROM_WRITE_DISABLE_STICKY_BIT0 ADDRESS 0x6100 RW
QFPROM_WRITE_DISABLE_STICKY_BIT0 RESET_VALUE 0x00000000
        REGION31_STICKY_BIT BIT[31]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION30_STICKY_BIT BIT[30]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION29_STICKY_BIT BIT[29]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION28_STICKY_BIT BIT[28]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION27_STICKY_BIT BIT[27]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION26_STICKY_BIT BIT[26]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION25_STICKY_BIT BIT[25]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION24_STICKY_BIT BIT[24]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION23_STICKY_BIT BIT[23]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION22_STICKY_BIT BIT[22]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION21_STICKY_BIT BIT[21]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION20_STICKY_BIT BIT[20]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION19_STICKY_BIT BIT[19]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION18_STICKY_BIT BIT[18]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION17_STICKY_BIT BIT[17]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION16_STICKY_BIT BIT[16]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION15_STICKY_BIT BIT[15]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION14_STICKY_BIT BIT[14]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION13_STICKY_BIT BIT[13]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION12_STICKY_BIT BIT[12]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION11_STICKY_BIT BIT[11]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION10_STICKY_BIT BIT[10]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION9_STICKY_BIT BIT[9]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION8_STICKY_BIT BIT[8]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION7_STICKY_BIT BIT[7]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION6_STICKY_BIT BIT[6]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION5_STICKY_BIT BIT[5]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION4_STICKY_BIT BIT[4]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION3_STICKY_BIT BIT[3]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION2_STICKY_BIT BIT[2]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION1_STICKY_BIT BIT[1]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION0_STICKY_BIT BIT[0]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1

QFPROM_WRITE_DISABLE_STICKY_BIT1 ADDRESS 0x6104 RW
QFPROM_WRITE_DISABLE_STICKY_BIT1 RESET_VALUE 0x00000000
        RSVD0 BIT[31:13]
        REGION44_STICKY_BIT BIT[12]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION43_STICKY_BIT BIT[11]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION42_STICKY_BIT BIT[10]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION41_STICKY_BIT BIT[9]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION40_STICKY_BIT BIT[8]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION39_STICKY_BIT BIT[7]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION38_STICKY_BIT BIT[6]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION37_STICKY_BIT BIT[5]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION36_STICKY_BIT BIT[4]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION35_STICKY_BIT BIT[3]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION34_STICKY_BIT BIT[2]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION33_STICKY_BIT BIT[1]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1
        REGION32_STICKY_BIT BIT[0]
                ALLOW_WRITE VALUE 0x0
                DISABLE_WRITE VALUE 0x1

secure_channel MODULE OFFSET=SECURITY_CONTROL+0x00008000 MAX=SECURITY_CONTROL+0x0000C1FF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SECURITY_CONTROL.SECURE_CHANNEL
-- LYKAN_RPM.SECURITY_CONTROL.SECURE_CHANNEL.KEY_CTRL

KEY_CTRL_VERSION ADDRESS 0x3000 R
KEY_CTRL_VERSION RESET_VALUE 0x01000002
        MAJ_VER BIT[31:24]
        MIN_VER BIT[23:16]
        STEP_VER BIT[15:0]

KEY_CTRL_HW_PARAMS ADDRESS 0x3004 R
KEY_CTRL_HW_PARAMS RESET_VALUE 0x00005034
        MSA_HW_ENABLE BIT[14]
        LARGE_KEY_SIZE BIT[13:8]
                BITS_2048 VALUE 0x08
                BITS_4096 VALUE 0x10
                BITS_8192 VALUE 0x20
        NUM_EES BIT[7:4]
        NUM_CACHE_SLOTS BIT[3:0]

KEY_CTRL_STATUS ADDRESS 0x300C RW
KEY_CTRL_STATUS RESET_VALUE 0x00000000
        CMD_ERR_BLOCKED_EE5_REQ BIT[22]
        CMD_ERR_BLOCKED_EE4_REQ BIT[21]
        CMD_ERR_BLOCKED_EE3_REQ BIT[20]
        CMD_ERR_BLOCKED_EE2_REQ BIT[19]
        CMD_ERR_BLOCKED_EE1_REQ BIT[18]
        CMD_ERR_BLOCKED_EE0_REQ BIT[17]
        CMD_ERR_METADATA_CORRUPT BIT[16]
        CMD_ERR_UNEXPECTED_KEY BIT[15]
        CMD_ERR_DERIV_USAGE_RULES BIT[14]
        CMD_ERR_DERIV_POLICY BIT[13]
        CMD_ERR_NOT_SECURE BIT[12]
        CMD_ERR_KEY_CORRUPT BIT[11]
        CMD_ERR_KEY_DUMMY BIT[10]
        CMD_ERR_KEY_INVALIDATED BIT[9]
        CMD_ERR_KEY_NOT_FOUND BIT[8]
        CMD_ERR_CONSUMER_INVALID BIT[7]
        CMD_ERR_CONSUMER_NOT_ALLOWED BIT[6]
        CMD_ERR_CACHE_SLOT_SIZE BIT[5]
        CMD_ERR_CACHE_CHUNK_INVALID BIT[4]
        CMD_ERR_CACHE_SLOT_INVALID BIT[3]
        CMD_ERR BIT[2]
        CMD_INPROCESS BIT[1]
        CMD_DONE BIT[0]

KEY_CTRL_CACHEmINFO_IDX0(m):(0)-(3) ARRAY 0x00003010+0x10*m
KEY_CTRL_CACHE0INFO_IDX0 ADDRESS 0x3010 R
KEY_CTRL_CACHE0INFO_IDX0 RESET_VALUE 0x00000000
        KEY_INVALIDATION BIT[31:22]
        CONSUMER BIT[21:17]
        ROUTE_TO_SW BIT[16]
        SERVICE_ID BIT[15:6]
        KEY_ID BIT[5:0]

KEY_CTRL_CACHEmINFO_IDX1(m):(0)-(3) ARRAY 0x00003014+0x10*m
KEY_CTRL_CACHE0INFO_IDX1 ADDRESS 0x3014 R
KEY_CTRL_CACHE0INFO_IDX1 RESET_VALUE 0x00000000
        USAGE_RULES BIT[31:8]
        SPARE_BITS7_6 BIT[7:6]
        KEY_DERIV_OR_ROUTE BIT[5:1]
        WAIT_ON_SW BIT[0]

KEY_CTRL_DEBUG_ENABLE ADDRESS 0x3100 RW
KEY_CTRL_DEBUG_ENABLE RESET_VALUE 0x00000000
        KEY_CTRL_DEBUG_SEL BIT[5:3]
                CM_SEL VALUE 0x0
                SEC_CHAN_INTF_SEL VALUE 0x1
                KEY_CTRL_MISC_STATE_SEL VALUE 0x2
                KEY_CTRL_COMMAND_SEL VALUE 0x3
        KEY_CTRL_DEBUG_EN BIT[2]
        AHB2AHB_MSTR_DEBUG_EN BIT[1]
        AHB2AHB_SLV_DEBUG_EN BIT[0]

KEY_CTRL_DEBUG_BUS ADDRESS 0x3104 R
KEY_CTRL_DEBUG_BUS RESET_VALUE 0x00000000
        DEBUG_BUS BIT[31:0]

KEY_CTRL_CACHEmINFO_IDX2(m):(0)-(3) ARRAY 0x00003018+0x10*m
KEY_CTRL_CACHE0INFO_IDX2 ADDRESS 0x3018 R
KEY_CTRL_CACHE0INFO_IDX2 RESET_VALUE 0x00000000
        KEY_DEST BIT[14:7]
        KEY_TYPE BIT[6]
        LAST_BLOCK_NUM BIT[5:1]
        KEY_VALID BIT[0]

KEY_CTRL_EEm_COMMAND(m):(0)-(2) ARRAY 0x00000100+0x1000*m
KEY_CTRL_EE0_COMMAND ADDRESS 0x0100 RC
KEY_CTRL_EE0_COMMAND RESET_VALUE 0x00000000
        CMD_PARAMS BIT[31:4]
        CMD_ID BIT[3:0]
                SET_CACHE_SLOT VALUE 0x0
                CLEAR_CACHE_SLOT VALUE 0x1
                LOAD_KEY_FROM_CACHE VALUE 0x2
                LOAD_LARGE_KEY_CHUNK_FROM_CACHE VALUE 0x3
                LOAD_DERIVED_KEY_FROM_CACHE VALUE 0x4
                LOAD_DERIVED_KEY_FROM_EE VALUE 0x5
                CLEAR_EE_KEY VALUE 0x6

KEY_CTRL_EEmKEY_INFO(m):(0)-(2) ARRAY 0x00000104+0x1000*m
KEY_CTRL_EE0KEY_INFO ADDRESS 0x0104 R
KEY_CTRL_EE0KEY_INFO RESET_VALUE 0x00000000
        SERVICE_ID BIT[31:22]
        KEY_ID BIT[21:16]
        DERIVED BIT[15]
        SRC_SELECT BIT[14:10]
        LAST_BLOCK_NUM BIT[9:5]
        BLOCK_NUM BIT[4:0]

KEY_CTRL_EEmKEY_IDXn(m,n):(0,0)-(2,7) ARRAY 0x00000200+0x1000*m+0x4*n
KEY_CTRL_EE0KEY_IDX0 ADDRESS 0x0200 R
KEY_CTRL_EE0KEY_IDX0 RESET_VALUE 0x00000000
        KEY_DATA BIT[31:0]

-- LYKAN_RPM.SECURITY_CONTROL.SECURE_CHANNEL.CRI_CM

CRI_CM_CHIP_SERIES ADDRESS 0x4000 R
CRI_CM_CHIP_SERIES RESET_VALUE 0x00000002
        CHIP_SERIES BIT[15:0]

CRI_CM_VERSION ADDRESS 0x4004 R
CRI_CM_VERSION RESET_VALUE 0x00020002
        CM_BUILD BIT[23:16]
        CM_CORE_VERSION BIT[15:0]

CRI_CM_DEVICE_ID_0 ADDRESS 0x40F0 R
CRI_CM_DEVICE_ID_0 RESET_VALUE 0xXXXXXXXX
        DEVICE_ID_31_0 BIT[31:0]

CRI_CM_DEVICE_ID_1 ADDRESS 0x40F4 R
CRI_CM_DEVICE_ID_1 RESET_VALUE 0xXXXXXXXX
        DEVICE_ID_63_32 BIT[31:0]

CRI_CM_PADAK_ID_0 ADDRESS 0x40F8 R
CRI_CM_PADAK_ID_0 RESET_VALUE 0xXXXXXXXX
        PROVISIONING_AUTHORITY_DEVICE_AES_KEY_ID_31_0 BIT[31:0]

CRI_CM_PADAK_ID_1 ADDRESS 0x40FC R
CRI_CM_PADAK_ID_1 RESET_VALUE 0x0000XXXX
        PROVISIONING_AUTHORITY_DEVICE_AES_KEY_ID_47_32 BIT[15:0]

CRI_CM_CONFIG_0 ADDRESS 0x40E0 R
CRI_CM_CONFIG_0 RESET_VALUE 0x0000XXXX
        FEATURE_MAIN_SPACE_SIZE BIT[15:0]

CRI_CM_CONFIG_1 ADDRESS 0x40E4 R
CRI_CM_CONFIG_1 RESET_VALUE 0xXXXXXXXX
        OTP_ADDRESS_MUILTIPLE BIT[31:24]
        OTP_BITMAP_BITS_PER_WORD BIT[23:16]
        OTP_ECC_CORRECTED_BIT_PER_WORD BIT[15:8]
        OTP_RAW_WORD_WIDTH BIT[7:0]

CRI_CM_CONFIG_2 ADDRESS 0x40E8 R
CRI_CM_CONFIG_2 RESET_VALUE 0xXXXXXXXX
        VISIBLE_SLOT_BOTTOM_OTP_PTR BIT[31:16]
        PRIVATE_SLOT_BOTTOM_OTP_PTR BIT[15:0]

CRI_CM_CONFIG_3 ADDRESS 0x40EC R
CRI_CM_CONFIG_3 RESET_VALUE 0xXXXXXXXX
        TOP_OTP_PTR BIT[31:16]
        COMMAND_STREAM_BOTTOM_OTP_PTR BIT[15:0]

CRI_CM_STATUS_SUMMARY ADDRESS 0x4008 R
CRI_CM_STATUS_SUMMARY RESET_VALUE 0x0000XXXX
        ERROR_CODE BIT[15:8]
        STATUS_MAJOR BIT[7:0]

CRI_CM_STATUS_FLAGS ADDRESS 0x400C R
CRI_CM_STATUS_FLAGS RESET_VALUE 0x00XXXXXX
        SEQUENCE_INPUT_READY BIT[20]
        OTP_READ_READY BIT[16]
        FEATURE_READ_READY BIT[12]
        OTP_COMMANDS_COMPLETED BIT[8]
        INTERRUPT_PENDING BIT[4]
        FLUSH_PENDING BIT[0]

CRI_CM_STATUS_REGWRITE_COUNT ADDRESS 0x4010 R
CRI_CM_STATUS_REGWRITE_COUNT RESET_VALUE 0xXXXXXXXX
        REGISTER_WRITE_COUNT BIT[31:0]

CRI_CM_STATUS_KEYS ADDRESS 0x4014 R
CRI_CM_STATUS_KEYS RESET_VALUE 0xXXXXXXXX
        SESSION_KEY_STATUS BIT[31:30]
        PROVISIONING_AUTHORITY_DEVICE_AES_KEY_STATUS BIT[29:28]
        PERSO5_UNWRAP_KEY_PATH_STATUS BIT[27:26]
        PERSO5_KEYSPLIT_CHECK_STATUS BIT[25:24]
        PERSO5_KEYSPLIT_STATUS BIT[23:22]
        AUX_DATA_STATUS BIT[21:20]
        PRODUCT_VENDOR_DEVICE_AES_KEY_STATUS BIT[19:18]
        PERSO3_UNWRAP_KEY_PATH_STATUS BIT[17:16]
        PERSO3_KEYSPLIT_CHECK_STATUS BIT[15:14]
        PERSO3_KEYSPLIT_STATUS BIT[13:12]
        CHIP_VENDOR_DEVICE_AES_KEY_STATUS BIT[11:10]
        PERSO2_KEYSPLIT_STATUS BIT[9:8]
        PERSO1_KEYSPLIT_CHECK_STATUS BIT[7:6]
        PERSO1_KEYSPLIT_STATUS BIT[5:4]
        DEVICE_GENERATED_AES_KEY_STATUS BIT[3:2]
        DEVICE_ID_STATUS BIT[1:0]

CRI_CM_STATUS_KEYS_2 ADDRESS 0x4038 R
CRI_CM_STATUS_KEYS_2 RESET_VALUE 0x0000000X
        PROVISIONING_AUTHORITY_DEVICE_AES_KEY_ID_STATUS BIT[1:0]

CRI_CM_ERROR_SEQ ADDRESS 0x4034 R
CRI_CM_ERROR_SEQ RESET_VALUE 0x000000XX
        ERROR_STATE BIT[7:0]

CRI_CM_ERROR_INFO ADDRESS 0x4018 R
CRI_CM_ERROR_INFO RESET_VALUE 0xXXXXXXXX
        BUFFER_OFFSET BIT[30:16]
        HALT_RESULT BIT[15:8]
        ERROR_CODE BIT[7:0]

CRI_CM_ERROR_OTP ADDRESS 0x401C R
CRI_CM_ERROR_OTP RESET_VALUE 0xXXXXXXXX
        OTP_DIAG BIT[31:16]
        OTP_ERROR_ADDRESS BIT[15:0]

CRI_CM_INIT_ERROR_ADDR ADDRESS 0x4060 R
CRI_CM_INIT_ERROR_ADDR RESET_VALUE 0x0XXXXXXX
        INIT_ERROR_TYPE BIT[26:24]
        INIT_ERROR_COUNT BIT[23:16]
        INIT_SEGMENT_ADDRESS BIT[15:0]

CRI_CM_INIT_ERROR_INFO ADDRESS 0x4064 R
CRI_CM_INIT_ERROR_INFO RESET_VALUE 0xXXXXXXXX
        INIT_BUFFER_OFFSET BIT[30:16]
        HALT_RESULT BIT[15:8]
        INIT_ERROR_CODE BIT[7:0]

CRI_CM_INIT_ERROR_OTP ADDRESS 0x4068 R
CRI_CM_INIT_ERROR_OTP RESET_VALUE 0xXXXXXXXX
        INIT_OTP_DIAG BIT[31:16]
        INIT_OTP_ERROR_ADDRESS BIT[15:0]

CRI_CM_OTPCMD_ERROR_ADDR ADDRESS 0x4070 R
CRI_CM_OTPCMD_ERROR_ADDR RESET_VALUE 0x0XXXXXXX
        OTP_CMD_ERROR_TYPE BIT[26:24]
        OTP_CMD_ERROR_COUNT BIT[23:16]
        OTP_CMD_SEGMENT_ADDRESS BIT[15:0]

CRI_CM_OTPCMD_ERROR_INFO ADDRESS 0x4074 R
CRI_CM_OTPCMD_ERROR_INFO RESET_VALUE 0xXXXXXXXX
        OTP_CMD_BUFFER_OFFSET BIT[30:16]
        HALT_RESULT BIT[15:8]
        OTP_CMD_ERROR_CODE BIT[7:0]

CRI_CM_OTPCMD_ERROR_OTP ADDRESS 0x4078 R
CRI_CM_OTPCMD_ERROR_OTP RESET_VALUE 0xXXXXXXXX
        OTP_CMD_OTP_DIAG BIT[31:16]
        OTP_CMD_OTP_ERROR_ADDRESS BIT[15:0]

CRI_CM_TRNG_ERROR ADDRESS 0x403C R
CRI_CM_TRNG_ERROR RESET_VALUE 0xX00000XX
        ERR_INSUFFICIENT BIT[31]
        ROSC_MODE_ERROR BIT[5]
        ROSC_DISABLE_ERROR BIT[4]
        ROSC_3_ERROR BIT[3]
        ROSC_2_ERROR BIT[2]
        ROSC_1_ERROR BIT[1]
        ROSC_0_ERROR BIT[0]

CRI_CM_TRNG_CTRL_1 ADDRESS 0x40D0 RW
CRI_CM_TRNG_CTRL_1 RESET_VALUE 0x0000000X
        ROSC_TEST_RUN BIT[0]

CRI_CM_TRNG_CTRL_2 ADDRESS 0x40D4 RW
CRI_CM_TRNG_CTRL_2 RESET_VALUE 0x0000000X
        ROSC_TEST_EN_3 BIT[3]
        ROSC_TEST_EN_2 BIT[2]
        ROSC_TEST_EN_1 BIT[1]
        ROSC_TEST_EN_0 BIT[0]

CRI_CM_IRQ_CONTROL ADDRESS 0x4020 RW
CRI_CM_IRQ_CONTROL RESET_VALUE 0x00000000
        RSVD_31_21 BIT[31:21]
        CONTROL_ERROR BIT[20]
        RSVD_19_17 BIT[19:17]
        TIU_ERROR BIT[16]
        RSVD_15_13 BIT[15:13]
        READY BIT[12]
        RSVD_11_9 BIT[11:9]
        FEATURE_READ_DONE BIT[8]
        RSVD_7_5 BIT[7:5]
        OTP_READ_DONE BIT[4]
        RSVD_3_1 BIT[3:1]
        IO_PENDING BIT[0]

CRI_CM_IRQ_STATUS ADDRESS 0x4024 RW
CRI_CM_IRQ_STATUS RESET_VALUE 0x00000000
        CONTROL_ERROR BIT[20]
        TIU_ERROR BIT[16]
        READY BIT[12]
        FEATURE_READ_DONE BIT[8]
        OTP_READ_DONE BIT[4]
        IO_PENDING BIT[0]

CRI_CM_CONTROL ADDRESS 0x4028 RW
CRI_CM_CONTROL RESET_VALUE 0x00000000
        OTP_CMD_TAG BIT[11:8]
        ACTION_REQUEST BIT[3:0]

CRI_CM_SEQUENCE_INPUT ADDRESS 0x402C RW
CRI_CM_SEQUENCE_INPUT RESET_VALUE 0x00000000
        DATA BIT[31:0]

CRI_CM_SEQUENCE_OUTPUT ADDRESS 0x4030 RW
CRI_CM_SEQUENCE_OUTPUT RESET_VALUE 0x00000000
        DATA BIT[31:0]

CRI_CM_SW_BUFFER_m(m):(0)-(15) ARRAY 0x00004080+0x4*m
CRI_CM_SW_BUFFER_0 ADDRESS 0x4080 RW
CRI_CM_SW_BUFFER_0 RESET_VALUE 0x00000000
        SW_TRANSFER_BUFFER BIT[31:0]

CRI_CM_DIRECTREAD_FEATURE_REQ ADDRESS 0x4040 RW
CRI_CM_DIRECTREAD_FEATURE_REQ RESET_VALUE 0x00000000
        FEATURE_READ_ADDRESS BIT[15:5]

CRI_CM_DIRECTREAD_FEATURE_STATUS ADDRESS 0x4044 R
CRI_CM_DIRECTREAD_FEATURE_STATUS RESET_VALUE 0x0X000000
        FEATURE_READ_STATUS BIT[26:24]

CRI_CM_DIRECTREAD_FEATURE_DATA ADDRESS 0x4048 R
CRI_CM_DIRECTREAD_FEATURE_DATA RESET_VALUE 0x00000000
        FEATURE_READ_DATA BIT[31:0]

CRI_CM_DIRECTREAD_OTP_REQ ADDRESS 0x4050 RW
CRI_CM_DIRECTREAD_OTP_REQ RESET_VALUE 0x00000000
        OTP_READ_MODE BIT[25:24]
        OTP_READ_ADDRESS BIT[15:0]

CRI_CM_DIRECTREAD_OTP_STATUS ADDRESS 0x4054 R
CRI_CM_DIRECTREAD_OTP_STATUS RESET_VALUE 0x0X000000
        OTP_READ_STATUS BIT[26:24]

CRI_CM_DIRECTREAD_OTP_DATA ADDRESS 0x4058 R
CRI_CM_DIRECTREAD_OTP_DATA RESET_VALUE 0x00000000
        OTP_READ_DATA BIT[31:0]

-- LYKAN_RPM.SECURITY_CONTROL.SECURE_CHANNEL.CRI_CM_EXT

CRI_CM_DEVICE_ID_STATUS ADDRESS 0x4100 R
CRI_CM_DEVICE_ID_STATUS RESET_VALUE 0x0000000X
        STATUS BIT[1:0]

CRI_CM_CHIP_ID ADDRESS 0x410C R
CRI_CM_CHIP_ID RESET_VALUE 0x0000XXXX
        CHIP_ID BIT[15:0]

CRI_CM_CHIP_SERIAL_NUM ADDRESS 0x4110 R
CRI_CM_CHIP_SERIAL_NUM RESET_VALUE 0xXXXXXXXX
        SERIAL_NUM BIT[31:0]

CRI_CM_OEM_ID ADDRESS 0x4114 R
CRI_CM_OEM_ID RESET_VALUE 0xXXXXXXXX
        OEM_ID BIT[31:0]

CRI_CM_BIST_CTRL_0 ADDRESS 0x4120 RC
CRI_CM_BIST_CTRL_0 RESET_VALUE 0x00000000
        BIST_SUCCESS BIT[3]
        BIST_DONE BIT[2]
        BIST_PENDING BIT[1]
        BIST_GO BIT[0]

CRI_CM_TRNG_CTRL_0 ADDRESS 0x4124 RC
CRI_CM_TRNG_CTRL_0 RESET_VALUE 0x00000000
        RAW_ROSC_SEL BIT[6:5]
        SAMPLED_ROSC_SEL BIT[4:3]
        TESTTRNG_MODE_ACTIVE BIT[2]
        EXIT_TESTTRNG_MODE BIT[1]
        ENTER_TESTTRNG_MODE BIT[0]

xpu MODULE OFFSET=SECURITY_CONTROL+0x0000E000 MAX=SECURITY_CONTROL+0x0000EB7F APRE=SEC_CTRL_XPU_ SPRE=SEC_CTRL_XPU_ FPRE=SEC_CTRL_XPU_ BPRE=SEC_CTRL_XPU_ ABPRE=SEC_CTRL_XPU_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SECURITY_CONTROL.XPU
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001C12
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(18,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_RGn_WACRm(n,m):(0,0)-(18,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_RGn_SCR(n):(0)-(18) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_RGn_MCR(n):(0)-(18) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

SPDM_WRAPPER_TOP BASE 0x60040000 spdm_wrapper_topaddr 31:0

spdm_spdm_creg MODULE OFFSET=SPDM_WRAPPER_TOP+0x00000000 MAX=SPDM_WRAPPER_TOP+0x0000011F APRE=SPDM_ SPRE=SPDM_ FPRE=SPDM_ BPRE=SPDM_ ABPRE=SPDM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SPDM_WRAPPER_TOP.SPDM_SPDM_CREG
CREG_CFG0 ADDRESS 0x0000 RW
CREG_CFG0 RESET_VALUE 0x00000000
        OFFLINE_CGC BIT[0]
                CLOCK_GATED VALUE 0x0
                CLOCK_ENABLED VALUE 0x1

CREG_HW_INFO ADDRESS 0x0004 R
CREG_HW_INFO RESET_VALUE 0x02000300
        MAJOR BIT[31:24]
        BRANCH BIT[23:16]
        MINOR BIT[15:8]
        ECO BIT[7:0]

CREG_HW_VERSION ADDRESS 0x0008 R
CREG_HW_VERSION RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

CREG_MUTEX_0 ADDRESS 0x0100 RW
CREG_MUTEX_0 RESET_VALUE 0x00000000
        OWNER_ID BIT[4:0]

spdm_spdm_olem MODULE OFFSET=SPDM_WRAPPER_TOP+0x00001000 MAX=SPDM_WRAPPER_TOP+0x0000115B APRE=SPDM_ SPRE=SPDM_ FPRE=SPDM_ BPRE=SPDM_ ABPRE=SPDM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SPDM_WRAPPER_TOP.SPDM_SPDM_OLEM
OLEM_CFG0 ADDRESS 0x0000 RW
OLEM_CFG0 RESET_VALUE 0x00000000
        SW_HOLD_REQ BIT[28]
        DMA_ENA BIT[24]
        TIMED_RUN_ENA BIT[20]
        ITERATION_CNT BIT[15:0]

OLEM_CFG1 ADDRESS 0x0004 RW
OLEM_CFG1 RESET_VALUE 0x00000000
        INTERVAL_CNT BIT[31:0]

OLEM_CFG2 ADDRESS 0x0008 RW
OLEM_CFG2 RESET_VALUE 0x00000000
        START_ADDR BIT[31:0]

OLEM_CFG3 ADDRESS 0x000C RW
OLEM_CFG3 RESET_VALUE 0x00000000
        CYCLE_SW_RESET BIT[15:0]

OLEM_CFG4 ADDRESS 0x0010 RW
OLEM_CFG4 RESET_VALUE 0x00000000
        EVENT_SW_RESET BIT[31:0]

OLEM_CFG5 ADDRESS 0x0014 RW
OLEM_CFG5 RESET_VALUE 0x00000000
        MULTIBIT_SW_RESET BIT[7:0]

OLEM_CFG6 ADDRESS 0x0018 RW
OLEM_CFG6 RESET_VALUE 0x00000000
        EVENT_HOLD_MAX_ENA BIT[31:0]

OLEM_CYCLE_Cn_OUT(n):(0)-(15) ARRAY 0x00000020+0x4*n
OLEM_CYCLE_C0_OUT ADDRESS 0x0020 R
OLEM_CYCLE_C0_OUT RESET_VALUE 0x00000000
        RESULT BIT[31:0]

OLEM_EVENT_Cn_OUT(n):(0)-(31) ARRAY 0x000000A0+0x4*n
OLEM_EVENT_C0_OUT ADDRESS 0x00A0 R
OLEM_EVENT_C0_OUT RESET_VALUE 0x00000000
        RESULT BIT[31:0]

OLEM_MULTIBIT_Cn_OUT(n):(0)-(7) ARRAY 0x00000120+0x4*n
OLEM_MULTIBIT_C0_OUT ADDRESS 0x0120 R
OLEM_MULTIBIT_C0_OUT RESET_VALUE 0x00000000
        RESULT BIT[31:0]

spdm_spdm_rtem MODULE OFFSET=SPDM_WRAPPER_TOP+0x00002000 MAX=SPDM_WRAPPER_TOP+0x00002317 APRE=SPDM_ SPRE=SPDM_ FPRE=SPDM_ BPRE=SPDM_ ABPRE=SPDM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SPDM_WRAPPER_TOP.SPDM_SPDM_RTEM
RT_LOW_THRESH_STATUS ADDRESS 0x0000 R
RT_LOW_THRESH_STATUS RESET_VALUE 0x00000000
        THRESH_CRSD BIT[31:0]

RT_HIGH_THRESH_STATUS ADDRESS 0x0004 R
RT_HIGH_THRESH_STATUS RESET_VALUE 0x00000000
        THRESH_CRSD BIT[31:0]

RT_LOW_IRQ_EN_n(n):(0)-(3) ARRAY 0x00000010+0x4*n
RT_LOW_IRQ_EN_0 ADDRESS 0x0010 RW
RT_LOW_IRQ_EN_0 RESET_VALUE 0x00000000
        LOW_IRQ_EN BIT[31:0]

RT_HIGH_IRQ_EN_n(n):(0)-(3) ARRAY 0x00000020+0x4*n
RT_HIGH_IRQ_EN_0 ADDRESS 0x0020 RW
RT_HIGH_IRQ_EN_0 RESET_VALUE 0x00000000
        HIGH_IRQ_EN BIT[31:0]

RT_IRQ_TIMER_n(n):(0)-(3) ARRAY 0x00000030+0x4*n
RT_IRQ_TIMER_0 ADDRESS 0x0030 R
RT_IRQ_TIMER_0 RESET_VALUE 0x00000000
        TIMER BIT[31:0]

RT_DIAG_MUX_SEL ADDRESS 0x0040 RW
RT_DIAG_MUX_SEL RESET_VALUE 0x00000000
        SEL_3 BIT[28:24]
        SEL_2 BIT[20:16]
        SEL_1 BIT[12:8]
        SEL_0 BIT[4:0]

RT_MON_EN ADDRESS 0x0050 RW
RT_MON_EN RESET_VALUE 0x00000000
        EN BIT[31:0]
                DISABLE VALUE 0x00000000
                ENABLE VALUE 0x00000001

RT_MON_EN_SET ADDRESS 0x0054 C
RT_MON_EN_SET RESET_VALUE 0x00000000
        SET BIT[31:0]
                NO_EFFECT VALUE 0x00000000
                ENABLE VALUE 0x00000001

RT_MON_EN_CLEAR ADDRESS 0x0058 C
RT_MON_EN_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[31:0]
                NO_EFFECT VALUE 0x00000000
                DISABLE VALUE 0x00000001

RT_MON_RST ADDRESS 0x0060 RW
RT_MON_RST RESET_VALUE 0x00000000
        RST BIT[31:0]
                NORMAL_OPERATION VALUE 0x00000000
                RESET VALUE 0x00000001

RT_MON_RST_SET ADDRESS 0x0064 C
RT_MON_RST_SET RESET_VALUE 0x00000000
        SET BIT[31:0]
                NO_EFFECT VALUE 0x00000000
                RESET VALUE 0x00000001

RT_MON_RST_CLEAR ADDRESS 0x0068 C
RT_MON_RST_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[31:0]
                NO_EFFECT VALUE 0x00000000
                BRING_OUT_OF_RESET VALUE 0x00000001

RT_MON_CFG_n(n):(0)-(31) ARRAY 0x00000100+0x10*n
RT_MON_CFG_0 ADDRESS 0x0100 RW
RT_MON_CFG_0 RESET_VALUE 0x00000000
        EDGE_DET_EN BIT[31]
        BUCKET_SIZE BIT[30:8]
        ALPHA_UP BIT[7:4]
                BUCKET_1 VALUE 0x0
                BUCKETS_2 VALUE 0x1
                BUCKETS_4 VALUE 0x2
                BUCKETS_32768 VALUE 0xF
        ALPHA_DOWN BIT[3:0]
                BUCKET_1 VALUE 0x0
                BUCKETS_2 VALUE 0x1
                BUCKETS_4 VALUE 0x2
                BUCKETS_32768 VALUE 0xF

RT_THRESH_CFG_n(n):(0)-(31) ARRAY 0x00000104+0x10*n
RT_THRESH_CFG_0 ADDRESS 0x0104 RW
RT_THRESH_CFG_0 RESET_VALUE 0x00000000
        HIGH_THRESH BIT[31:24]
        LOW_THRESH BIT[23:16]
        FILTER_START BIT[7:0]

RT_MON_STATUS_n(n):(0)-(31) ARRAY 0x00000108+0x10*n
RT_MON_STATUS_0 ADDRESS 0x0108 R
RT_MON_STATUS_0 RESET_VALUE 0x00000000
        HIGH_THRESH_CRSD BIT[31]
        LOW_THRESH_CRSD BIT[30]
        MON_INPUT BIT[25]
        BUCKET_ACCUM_OUTPUT BIT[24]
        MON_OUTPUT BIT[23:16]

spdm_spdm_sreg MODULE OFFSET=SPDM_WRAPPER_TOP+0x00004000 MAX=SPDM_WRAPPER_TOP+0x0000411F APRE=SPDM_ SPRE=SPDM_ FPRE=SPDM_ BPRE=SPDM_ ABPRE=SPDM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SPDM_WRAPPER_TOP.SPDM_SPDM_SREG
SREG_CFG0 ADDRESS 0x0000 RW
SREG_CFG0 RESET_VALUE 0x00000000
        RT_SECURITY_ENA BIT[0]

SREG_CFG1 ADDRESS 0x0004 RW
SREG_CFG1 RESET_VALUE 0x00000000
        RT_SECURITY_MASK BIT[31:0]

SREG_MUTEX_0 ADDRESS 0x0100 RW
SREG_MUTEX_0 RESET_VALUE 0x00000000
        OWNER_ID BIT[4:0]

TLMM BASE 0x61000000 tlmmaddr 31:0

tlmm_mpu1132_16_m22l12_ahb MODULE OFFSET=TLMM+0x00300000 MAX=TLMM+0x003009FF APRE=TLMM_ SPRE=TLMM_ FPRE=TLMM_ BPRE=TLMM_ ABPRE=TLMM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.TLMM.TLMM_MPU1132_16_M22L12_AHB
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[22:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[22:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[22:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[22:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x160C2C0F
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(15,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(15,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(15) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x007FF000
        ADDR BIT[22:12]

XPU_PRTn_END0(n):(0)-(15) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x007FF000
        ADDR BIT[22:12]

XPU_PRTn_SCR(n):(0)-(15) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_PRTn_MCR(n):(0)-(15) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(15) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(15) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

tlmm_csr MODULE OFFSET=TLMM+0x00000000 MAX=TLMM+0x002FFFFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.TLMM.TLMM_CSR
TLMM_GPIO_CFGn(n):(0)-(79) ARRAY 0x00000000+0x1000*n
TLMM_GPIO_CFG0 ADDRESS 0x0000 RW
TLMM_GPIO_CFG0 RESET_VALUE 0x00000001
        GPIO_HIHYS_EN BIT[10]
        GPIO_OE BIT[9]
        DRV_STRENGTH BIT[8:6]
                DRV_2_MA VALUE 0x0
                DRV_4_MA VALUE 0x1
                DRV_6_MA VALUE 0x2
                DRV_8_MA VALUE 0x3
                DRV_10_MA VALUE 0x4
                DRV_12_MA VALUE 0x5
                DRV_14_MA VALUE 0x6
                DRV_16_MA VALUE 0x7
        FUNC_SEL BIT[5:2]
        GPIO_PULL BIT[1:0]
                NO_PULL VALUE 0x0
                PULL_DOWN VALUE 0x1
                KEEPER VALUE 0x2
                PULL_UP VALUE 0x3

TLMM_GPIO_IN_OUTn(n):(0)-(79) ARRAY 0x00000004+0x1000*n
TLMM_GPIO_IN_OUT0 ADDRESS 0x0004 RW
TLMM_GPIO_IN_OUT0 RESET_VALUE 0x00000000
        GPIO_OUT BIT[1]
        GPIO_IN BIT[0]

TLMM_GPIO_INTR_CFGn(n):(0)-(79) ARRAY 0x00000008+0x1000*n
TLMM_GPIO_INTR_CFG0 ADDRESS 0x0008 RW
TLMM_GPIO_INTR_CFG0 RESET_VALUE 0x000000E2
        DIR_CONN_EN BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TARGET_PROC BIT[7:5]
                MDIO VALUE 0x0
                SENSORS VALUE 0x1
                LPA_DSP VALUE 0x2
                RPM VALUE 0x3
                APSS VALUE 0x4
                MSS VALUE 0x5
                TZ VALUE 0x6
                NONE VALUE 0x7
        INTR_RAW_STATUS_EN BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        INTR_DECT_CTL BIT[3:2]
                LEVEL VALUE 0x0
                POS_EDGE VALUE 0x1
                NEG_EDGE VALUE 0x2
                DUAL_EDGE VALUE 0x3
        INTR_POL_CTL BIT[1]
                POLARITY_0 VALUE 0x0
                POLARITY_1 VALUE 0x1
        INTR_ENABLE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TLMM_GPIO_INTR_STATUSn(n):(0)-(79) ARRAY 0x0000000C+0x1000*n
TLMM_GPIO_INTR_STATUS0 ADDRESS 0x000C RW
TLMM_GPIO_INTR_STATUS0 RESET_VALUE 0x00000000
        INTR_STATUS BIT[0]

TLMM_CLK_GATE_EN ADDRESS 0x100000 RW
TLMM_CLK_GATE_EN RESET_VALUE 0x00000000
        AHB_HCLK_EN BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SUMMARY_INTR_EN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        CRIF_READ_EN BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TLMM_IE_CTRL_DISABLE ADDRESS 0x100004 RW
TLMM_IE_CTRL_DISABLE RESET_VALUE 0x00000001
        IE_CTRL_DISABLE BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

TLMM_MPM_WAKEUP_INT_EN_0 ADDRESS 0x100008 RW
TLMM_MPM_WAKEUP_INT_EN_0 RESET_VALUE 0x00000000
        GPIO_59 BIT[30]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_57 BIT[29]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_55 BIT[28]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_52 BIT[27]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_48 BIT[26]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_44 BIT[25]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_43 BIT[24]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_42 BIT[23]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        HSIC_STB BIT[22]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_40 BIT[21]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_38 BIT[20]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_37 BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_34 BIT[18]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_30 BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_29 BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_28 BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_26 BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_25 BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_22 BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_21 BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_20 BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_17 BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_16 BIT[8]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_13 BIT[7]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_12 BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_11 BIT[5]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_9 BIT[4]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_8 BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_5 BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_3 BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_1 BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TLMM_MPM_WAKEUP_INT_EN_1 ADDRESS 0x10000C RW
TLMM_MPM_WAKEUP_INT_EN_1 RESET_VALUE 0x00000000
        GPIO_79 BIT[19]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_76 BIT[18]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_75 BIT[17]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_74 BIT[16]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_71 BIT[15]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_69 BIT[14]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_66 BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_63 BIT[12]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        GPIO_62 BIT[11]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SDC2_DATA_3 BIT[10]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SDC2_DATA_1 BIT[9]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UNUSED_8_7 BIT[8:7]
        SRST_N BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        UNUSED_5_0 BIT[5:0]

TLMM_INT_JTAG_CTL ADDRESS 0x110000 RW
TLMM_INT_JTAG_CTL RESET_VALUE 0x00000007
        APSS_TAP_ENA BIT[3]
        QDSS_TAP_ENA BIT[2]
        ACC_TAP_ENA BIT[1]
        MSM_TAP_ENA BIT[0]

TLMM_ETM_MODE ADDRESS 0x110004 RW
TLMM_ETM_MODE RESET_VALUE 0x00000000
        TRACE_OVER_SDC2 BIT[1:0]
                MODE0 VALUE 0x0
                MODE1 VALUE 0x1
                MODE2 VALUE 0x2
                MODE3 VALUE 0x3

TLMM_DBG_BUS_OUT_SEL ADDRESS 0x110008 RW
TLMM_DBG_BUS_OUT_SEL RESET_VALUE 0x00000000
        QDSS_ETM_BYTE_SHIFT BIT[2]
        COPY_SEL BIT[1:0]
                COPY_A VALUE 0x0
                COPY_B VALUE 0x1
                COPY_C VALUE 0x2
                COPY_D VALUE 0x3

TLMM_CHIP_MODE ADDRESS 0x11000C R
TLMM_CHIP_MODE RESET_VALUE 0x0000000X
        MODE1_PIN BIT[1]
        MODE0_PIN BIT[0]

TLMM_SPARE ADDRESS 0x10E000 RW
TLMM_SPARE RESET_VALUE 0x00000000
        SPARE BIT[31:8]
        MISC BIT[7:0]

SPARE1 ADDRESS 0x11001C RW
SPARE1 RESET_VALUE 0x00000000
        MISC1 BIT[31:0]

SPARE2 ADDRESS 0x110020 RW
SPARE2 RESET_VALUE 0x00000000
        MISC2 BIT[31:0]

TLMM_HW_REVISION_NUMBER ADDRESS 0x110010 R
TLMM_HW_REVISION_NUMBER RESET_VALUE 0xXXXXXXXX
        VERSION_ID BIT[31:28]
                FIRST_TAPE_OUT VALUE 0x0
        PARTNUM BIT[27:12]
        QUALCOMM_MFG_ID BIT[11:1]
        START_BIT BIT[0]

TLMM_PERIPH_CHAR_TEST_MODE ADDRESS 0x110014 RW
TLMM_PERIPH_CHAR_TEST_MODE RESET_VALUE 0x00000000
        CHAR_TEST_MODE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TLMM_EBI2_EMMC_GPIO_CFG ADDRESS 0x111000 RW
TLMM_EBI2_EMMC_GPIO_CFG RESET_VALUE 0x18C0000C
        EBI2_BUSY_HDRV BIT[31:29]
        EBI2_BUSY_PULL BIT[28:27]
        EBI2_WE_HDRV BIT[26:24]
        EBI2_WE_PULL BIT[23:22]
        EBI2_CLE_HDRV BIT[21:19]
        EBI2_CLE_PULL BIT[18:17]
        EBI2_ALE_HDRV BIT[16:14]
        EBI2_ALE_PULL BIT[13:12]
        EBI2_OE_HDRV BIT[11:9]
        EBI2_OE_PULL BIT[8:7]
        EBI2_CS_HDRV BIT[6:4]
        EBI2_CS_PULL BIT[3:2]
        EMMC_BOOT_SELECT BIT[1]
        EBI2_BOOT_SELECT BIT[0]

TLMM_HSIC_CAL_PAD_CTL ADDRESS 0x112000 RW
TLMM_HSIC_CAL_PAD_CTL RESET_VALUE 0x00000001
        HSIC_CAL_IMP_SEL BIT[3:2]
        HSIC_CAL_DDR_MODE BIT[1]
        HSIC_CAL_LV_MODE BIT[0]

TLMM_HSIC_DATA_PAD_CTL ADDRESS 0x112004 RW
TLMM_HSIC_DATA_PAD_CTL RESET_VALUE 0x00000021
        HSIC_DATA_PULL BIT[22:21]
        HSIC_DATA_DCC BIT[20:18]
        HSIC_DATA_NRXDEL BIT[17:16]
        HSIC_DATA_PRXDEL BIT[15:14]
        HSIC_DATA_NSLEW BIT[13:12]
        HSIC_DATA_PSLEW BIT[11:10]
        HSIC_DATA_ODT_EN BIT[9]
        HSIC_DATA_ODT BIT[8:7]
        HSIC_DATA_VM_SHIFT_EN BIT[6]
        HSIC_DATA_CORE_IN_HV_IE BIT[5]
        HSIC_DATA_DDR_MODE BIT[4]
        HSIC_DATA_GPIO_ROUT BIT[3:1]
        HSIC_DATA_LV_MODE BIT[0]

TLMM_HSIC_STROBE_PAD_CTL ADDRESS 0x112008 RW
TLMM_HSIC_STROBE_PAD_CTL RESET_VALUE 0x00000021
        HSIC_STROBE_PULL BIT[22:21]
        HSIC_STROBE_DCC BIT[20:18]
        HSIC_STROBE_NRXDEL BIT[17:16]
        HSIC_STROBE_PRXDEL BIT[15:14]
        HSIC_STROBE_NSLEW BIT[13:12]
        HSIC_STROBE_PSLEW BIT[11:10]
        HSIC_STROBE_ODT_EN BIT[9]
        HSIC_STROBE_ODT BIT[8:7]
        HSIC_STROBE_VM_SHIFT_EN BIT[6]
        HSIC_STROBE_CORE_IN_HV_IE BIT[5]
        HSIC_STROBE_DDR_MODE BIT[4]
        HSIC_STROBE_GPIO_ROUT BIT[3:1]
        HSIC_STROBE_LV_MODE BIT[0]

TLMM_GMAC_MDIO_CTL ADDRESS 0x11200C RW
TLMM_GMAC_MDIO_CTL RESET_VALUE 0x00000020
        NAV_PPS_IN_MUX_SEL BIT[7:5]
        GMAC_PPS_IN_MUX_SEL BIT[4:2]
        GMAC_MODE18_SEL BIT[1]
        MODE18_GMAC BIT[0]

TLMM_PBL_DEBUG ADDRESS 0x110018 RW
TLMM_PBL_DEBUG RESET_VALUE 0x00000000
        PBL_DEBUG BIT[0]

TLMM_RFFE_CTL ADDRESS 0x108000 RW
TLMM_RFFE_CTL RESET_VALUE 0x00000000
        RFFE5_DATA_SR_CTL_EN BIT[19:18]
        RFFE5_CLK_SR_CTL_EN BIT[17:16]
        RFFE4_DATA_SR_CTL_EN BIT[15:14]
        RFFE4_CLK_SR_CTL_EN BIT[13:12]
        RFFE3_DATA_SR_CTL_EN BIT[11:10]
        RFFE3_CLK_SR_CTL_EN BIT[9:8]
        RFFE2_DATA_SR_CTL_EN BIT[7:6]
        RFFE2_CLK_SR_CTL_EN BIT[5:4]
        RFFE1_DATA_SR_CTL_EN BIT[3:2]
        RFFE1_CLK_SR_CTL_EN BIT[1:0]

TLMM_RESOUT_HDRV_CTL ADDRESS 0x10D000 RW
TLMM_RESOUT_HDRV_CTL RESET_VALUE 0x00000001
        RESOUT_N_HDRV BIT[2:0]

TLMM_JTAG_HDRV_CTL ADDRESS 0x10C000 RW
TLMM_JTAG_HDRV_CTL RESET_VALUE 0x000003DB
        TDI_PULL BIT[9:8]
        TMS_PULL BIT[7:6]
        TMS_HDRV BIT[5:3]
        TDO_HDRV BIT[2:0]

TLMM_PMIC_HDRV_PULL_CTL ADDRESS 0x10B000 RW
TLMM_PMIC_HDRV_PULL_CTL RESET_VALUE 0x000F5800
        PMIC_SPMI_DATA_SR_CTL_EN BIT[19:18]
        PMIC_SPMI_CLK_SR_CTL_EN BIT[17:16]
        PMIC_SPMI_DATA_PULL BIT[15:14]
        PMIC_SPMI_CLK_PULL BIT[13:12]
        PSHOLD_HDRV BIT[11:9]
        CXO_EN_HDRV BIT[8:6]
        PMIC_SPMI_DATA_HDRV BIT[5:3]
        PMIC_SPMI_CLK_HDRV BIT[2:0]

TLMM_SDC1_HDRV_PULL_CTL ADDRESS 0x10A000 RW
TLMM_SDC1_HDRV_PULL_CTL RESET_VALUE 0x00001FDB
        EBI2_TE_SEL BIT[20]
        EBI2_DATA_HDRV BIT[19:17]
        EBI2_DATA_PULL BIT[16:15]
        SDC1_CLK_PULL BIT[14:13]
        SDC1_CMD_PULL BIT[12:11]
        SDC1_DATA_PULL BIT[10:9]
        SDC1_CLK_HDRV BIT[8:6]
        SDC1_CMD_HDRV BIT[5:3]
        SDC1_DATA_HDRV BIT[2:0]

TLMM_SDC2_HDRV_PULL_CTL ADDRESS 0x109000 RW
TLMM_SDC2_HDRV_PULL_CTL RESET_VALUE 0x00000BDB
        SDC2_CLK_PULL BIT[15:14]
        SDC2_HYS_CTL BIT[13]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        SDC2_CMD_PULL BIT[12:11]
        SDC2_DATA_PULL BIT[10:9]
        SDC2_CLK_HDRV BIT[8:6]
        SDC2_CMD_HDRV BIT[5:3]
        SDC2_DATA_HDRV BIT[2:0]

TLMM_MODE_PULL_CTL ADDRESS 0x107000 RW
TLMM_MODE_PULL_CTL RESET_VALUE 0x00000005
        MODE_1_PULL BIT[3:2]
        MODE_0_PULL BIT[1:0]

TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL ADDRESS 0x19C000 RW
TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL RESET_VALUE 0x00000000
        QDSD_HDRV_PULL_DEBUG_GPIO_REG BIT[31:0]

TLMM_QDSD_BOOT_CTL ADDRESS 0x19D000 RW
TLMM_QDSD_BOOT_CTL RESET_VALUE 0x00000000
        QDSD_BOOT_REG BIT[15:0]

TLMM_QDSD_CONFIG_CTL ADDRESS 0x19E000 RW
TLMM_QDSD_CONFIG_CTL RESET_VALUE 0x00000000
        QDSD_CONFIG_REG BIT[31:0]

TLMM_QDSD_STATUS_CTL ADDRESS 0x19F000 R
TLMM_QDSD_STATUS_CTL RESET_VALUE 0x0D000081
        QDSD_STATUS_REG BIT[31:0]

TLMM_QDSD_HYS_CTL ADDRESS 0x1A7000 RW
TLMM_QDSD_HYS_CTL RESET_VALUE 0x00000000
        QDSD_HYS_CTL BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

TLMM_QDSD_DEBUG_HDRV_PULL_CTL ADDRESS 0x1A0000 R
TLMM_QDSD_DEBUG_HDRV_PULL_CTL RESET_VALUE 0x16B5AD6F
        QDSD_DEBUG_HDRV_PULL_REG BIT[29:0]

TLMM_QDSD_GPIO_CTL ADDRESS 0x1A1000 RW
TLMM_QDSD_GPIO_CTL RESET_VALUE 0x00000000
        QDSD_GPIO_REG BIT[15:0]

TLMM_QDSD_INTR_ENABLE_CTL ADDRESS 0x1A2000 RW
TLMM_QDSD_INTR_ENABLE_CTL RESET_VALUE 0x00000000
        QDSD_INTR_ENABLE_REG BIT[15:0]

TLMM_QDSD_INTR_CLEAR_CTL ADDRESS 0x1A3000 RW
TLMM_QDSD_INTR_CLEAR_CTL RESET_VALUE 0x00000000
        QDSD_INTR_CLEAR_REG BIT[15:0]

TLMM_QDSD_SPARE1_CTL ADDRESS 0x1A5000 RW
TLMM_QDSD_SPARE1_CTL RESET_VALUE 0x00000000
        QDSD_SPARE1_REG BIT[31:0]

TLMM_QDSD_SPARE2_CTL ADDRESS 0x1A6000 RW
TLMM_QDSD_SPARE2_CTL RESET_VALUE 0x00000000
        QDSD_SPARE2_REG BIT[31:0]

TLMM_QDSD_TIMEOUT_VALUE_CTL ADDRESS 0x1A4000 RW
TLMM_QDSD_TIMEOUT_VALUE_CTL RESET_VALUE 0x00000000
        QDSD_TIMEOUT_VALUE_REG BIT[31:0]

TLMM_GPIO_HS_I2C_CTL ADDRESS 0x10F000 RW
TLMM_GPIO_HS_I2C_CTL RESET_VALUE 0x00000000
        MODE BIT[1:0]
                GPIO_MODE VALUE 0x0
                HS_I2C_MODE VALUE 0x1
                FS_I2C_MODE VALUE 0x2
                HS_I2C_HIGH_LOAD_MODE VALUE 0x3

TLMM_DIR_CONN_INTRn_CFG_WCSS(n):(0)-(1) ARRAY 0x00106000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_WCSS ADDRESS 0x106000 RW
TLMM_DIR_CONN_INTR0_CFG_WCSS RESET_VALUE 0x00000100
        POLARITY BIT[8]
                POLARITY_0 VALUE 0x0
                POLARITY_1 VALUE 0x1
        GPIO_SEL BIT[6:0]

TLMM_DIR_CONN_INTRn_CFG_SENSORS(n):(0)-(9) ARRAY 0x00105000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_SENSORS ADDRESS 0x105000 RW
TLMM_DIR_CONN_INTR0_CFG_SENSORS RESET_VALUE 0x00000100
        POLARITY BIT[8]
                POLARITY_0 VALUE 0x0
                POLARITY_1 VALUE 0x1
        GPIO_SEL BIT[6:0]

TLMM_DIR_CONN_INTRn_CFG_LPA_DSP(n):(0)-(5) ARRAY 0x00104000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_LPA_DSP ADDRESS 0x104000 RW
TLMM_DIR_CONN_INTR0_CFG_LPA_DSP RESET_VALUE 0x00000100
        POLARITY BIT[8]
                POLARITY_0 VALUE 0x0
                POLARITY_1 VALUE 0x1
        GPIO_SEL BIT[6:0]

TLMM_DIR_CONN_INTRn_CFG_RPM(n):(0)-(0) ARRAY 0x00103000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_RPM ADDRESS 0x103000 RW
TLMM_DIR_CONN_INTR0_CFG_RPM RESET_VALUE 0x00000100
        POLARITY BIT[8]
                POLARITY_0 VALUE 0x0
                POLARITY_1 VALUE 0x1
        GPIO_SEL BIT[6:0]

TLMM_DIR_CONN_INTRn_CFG_APSS(n):(0)-(7) ARRAY 0x00102000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_APSS ADDRESS 0x102000 RW
TLMM_DIR_CONN_INTR0_CFG_APSS RESET_VALUE 0x00000100
        POLARITY BIT[8]
                POLARITY_0 VALUE 0x0
                POLARITY_1 VALUE 0x1
        GPIO_SEL BIT[6:0]

TLMM_DIR_CONN_INTRn_CFG_MSS(n):(0)-(1) ARRAY 0x00101000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_MSS ADDRESS 0x101000 RW
TLMM_DIR_CONN_INTR0_CFG_MSS RESET_VALUE 0x00000100
        POLARITY BIT[8]
                POLARITY_0 VALUE 0x0
                POLARITY_1 VALUE 0x1
        GPIO_SEL BIT[6:0]

TLMM_GPIO_OUT_0 ADDRESS 0x200000 RW
TLMM_GPIO_OUT_0 RESET_VALUE 0x00000000
        GPIO_OUT BIT[31:0]

TLMM_GPIO_OUT_1 ADDRESS 0x200004 RW
TLMM_GPIO_OUT_1 RESET_VALUE 0x00000000
        GPIO_OUT BIT[31:0]

TLMM_GPIO_OUT_2 ADDRESS 0x200008 RW
TLMM_GPIO_OUT_2 RESET_VALUE 0x00000000
        GPIO_OUT BIT[15:0]

TLMM_GPIO_OUT_CLR_0 ADDRESS 0x200020 W
TLMM_GPIO_OUT_CLR_0 RESET_VALUE 0x00000000
        GPIO_OUT_CLR BIT[31:0]

TLMM_GPIO_OUT_CLR_1 ADDRESS 0x200024 W
TLMM_GPIO_OUT_CLR_1 RESET_VALUE 0x00000000
        GPIO_OUT_CLR BIT[31:0]

TLMM_GPIO_OUT_CLR_2 ADDRESS 0x200028 W
TLMM_GPIO_OUT_CLR_2 RESET_VALUE 0x00000000
        GPIO_OUT_CLR BIT[15:0]

TLMM_GPIO_OUT_SET_0 ADDRESS 0x200040 W
TLMM_GPIO_OUT_SET_0 RESET_VALUE 0x00000000
        GPIO_OUT_SET BIT[31:0]

TLMM_GPIO_OUT_SET_1 ADDRESS 0x200044 W
TLMM_GPIO_OUT_SET_1 RESET_VALUE 0x00000000
        GPIO_OUT_SET BIT[31:0]

TLMM_GPIO_OUT_SET_2 ADDRESS 0x200048 W
TLMM_GPIO_OUT_SET_2 RESET_VALUE 0x00000000
        GPIO_OUT_SET BIT[15:0]

TLMM_GPIO_IN_0 ADDRESS 0x200060 R
TLMM_GPIO_IN_0 RESET_VALUE 0x00000000
        GPIO_IN BIT[31:0]

TLMM_GPIO_IN_1 ADDRESS 0x200064 R
TLMM_GPIO_IN_1 RESET_VALUE 0x00000000
        GPIO_IN BIT[31:0]

TLMM_GPIO_IN_2 ADDRESS 0x200068 R
TLMM_GPIO_IN_2 RESET_VALUE 0x00000000
        GPIO_IN BIT[15:0]

TLMM_GPIO_OE_0 ADDRESS 0x200080 RW
TLMM_GPIO_OE_0 RESET_VALUE 0x00000000
        GPIO_OE BIT[31:0]

TLMM_GPIO_OE_1 ADDRESS 0x200084 RW
TLMM_GPIO_OE_1 RESET_VALUE 0x00000000
        GPIO_OE BIT[31:0]

TLMM_GPIO_OE_2 ADDRESS 0x200088 RW
TLMM_GPIO_OE_2 RESET_VALUE 0x00000000
        GPIO_OE BIT[15:0]

TLMM_GPIO_OE_CLR_0 ADDRESS 0x2000A0 W
TLMM_GPIO_OE_CLR_0 RESET_VALUE 0x00000000
        GPIO_OE_CLR BIT[31:0]

TLMM_GPIO_OE_CLR_1 ADDRESS 0x2000A4 W
TLMM_GPIO_OE_CLR_1 RESET_VALUE 0x00000000
        GPIO_OE_CLR BIT[31:0]

TLMM_GPIO_OE_CLR_2 ADDRESS 0x2000A8 W
TLMM_GPIO_OE_CLR_2 RESET_VALUE 0x00000000
        GPIO_OE_CLR BIT[15:0]

TLMM_GPIO_OE_SET_0 ADDRESS 0x2000C0 W
TLMM_GPIO_OE_SET_0 RESET_VALUE 0x00000000
        GPIO_OE_SET BIT[31:0]

TLMM_GPIO_OE_SET_1 ADDRESS 0x2000C4 W
TLMM_GPIO_OE_SET_1 RESET_VALUE 0x00000000
        GPIO_OE_SET BIT[31:0]

TLMM_GPIO_OE_SET_2 ADDRESS 0x2000C8 W
TLMM_GPIO_OE_SET_2 RESET_VALUE 0x00000000
        GPIO_OE_SET BIT[15:0]

SDC1_SDCC5_TOP BASE 0x67800000 sdc1_sdcc5_topaddr 31:0

sdcc5 MODULE OFFSET=SDC1_SDCC5_TOP+0x00024000 MAX=SDC1_SDCC5_TOP+0x000247FF APRE=SDC1_SDCC_ APOST= SPRE=SDC1_SDCC_ SPOST= FPRE=SDC1_SDCC_ FPOST= BPRE=SDC1_SDCC_ BPOST= ABPRE=SDC1_SDCC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SDC1_SDCC5_TOP.SDCC5
MCI_POWER ADDRESS 0x0000 RW
MCI_POWER RESET_VALUE 0x00000000
        DML_SW_RST_WAIT_IDLE_DIS BIT[11]
        SW_RST_WAIT_IDLE_DIS BIT[10]
        SW_RST_REQ BIT[9]
        SW_RST_CONFIG BIT[8]
        SW_RST BIT[7]
        OPEN_DRAIN BIT[6]
        CONTROL BIT[0]

MCI_CLK ADDRESS 0x0004 RW
MCI_CLK RESET_VALUE 0x01008000
        PWRSAVE_DLL BIT[31]
        SDIO_TRANS BIT[30]
        HCLK_IDLE_GATING BIT[29]
        MCLK_IDLE_GATING BIT[28]
        INT_MCLK_ON BIT[27]
        SDCC_CLK_EXT_EN BIT[26]
        RX_FLOW_TIMING BIT[25]
        SDC4_MCLK_SEL BIT[24:23]
        CLK_INV BIT[22]
        IO_PAD_PWR_SWITCH BIT[21]
        CLK_FB_DLY_SEL BIT[20]
        SD_DEV_SEL BIT[19:18]
        HCLKON_SW_EN BIT[17]
        SELECT_IN BIT[16:14]
        INVERT_OUT BIT[13]
        FLOW_ENA BIT[12]
        WIDEBUS BIT[11:10]
        PWRSAVE BIT[9]
        ENABLE BIT[8]

MCI_ARGUMENT ADDRESS 0x0008 RW
MCI_ARGUMENT RESET_VALUE 0x00000000
        CMD_ARG BIT[31:0]

MCI_CMD ADDRESS 0x000C RW
MCI_CMD RESET_VALUE 0x00000000
        AUTO_CMD21 BIT[17]
        AUTO_CMD19 BIT[16]
        CCS_DISABLE BIT[15]
        CCS_ENABLE BIT[14]
        MCIABORT BIT[13]
        DAT_CMD BIT[12]
        PROG_ENA BIT[11]
        ENABLE BIT[10]
        PENDING BIT[9]
        INTERRUPT BIT[8]
        LONGRSP BIT[7]
        RESPONSE BIT[6]
        CMD_INDEX BIT[5:0]

MCI_RESP_CMD ADDRESS 0x0010 R
MCI_RESP_CMD RESET_VALUE 0x00000000
        RESPCMD BIT[5:0]

MCI_RESPn(n):(0)-(3) ARRAY 0x00000014+0x4*n
MCI_RESP0 ADDRESS 0x0014 R
MCI_RESP0 RESET_VALUE 0x00000000
        STATUS BIT[31:0]

MCI_DATA_TIMER ADDRESS 0x0024 RW
MCI_DATA_TIMER RESET_VALUE 0x00000000
        DATA_TIME BIT[31:0]

MCI_DATA_LENGTH ADDRESS 0x0028 RW
MCI_DATA_LENGTH RESET_VALUE 0x00000000
        DATALENGTH BIT[24:0]

MCI_DATA_CTL ADDRESS 0x002C RW
MCI_DATA_CTL RESET_VALUE 0x00100000
        SW_SDC4_CMD19 BIT[21]
        RX_DATA_PEND BIT[20]
        AUTO_PROG_DONE BIT[19]
        INFINITE_TRANSFER BIT[18]
        DATA_PEND BIT[17]
        BLOCKSIZE BIT[16:4]
        DM_ENABLE BIT[3]
        MODE BIT[2]
        DIRECTION BIT[1]
        ENABLE BIT[0]

MCI_DATA_COUNT ADDRESS 0x0030 R
MCI_DATA_COUNT RESET_VALUE 0x00000000
        DATACOUNT BIT[24:0]

MCI_STATUS ADDRESS 0x0034 R
MCI_STATUS RESET_VALUE 0x000C0000
        STATUS2_INT BIT[31]
        AUTO_CMD19_TIMEOUT BIT[30]
        BOOT_TIMEOUT BIT[29]
        BOOT_ACK_ERR BIT[28]
        BOOT_ACK_REC BIT[27]
        CCS_TIMEOUT BIT[26]
        SDIO_INTR_OPER BIT[25]
        ATA_CMD_COMPL BIT[24]
        PROG_DONE BIT[23]
        SDIO_INTR BIT[22]
        RXDATA_AVLBL BIT[21]
        TXDATA_AVLBL BIT[20]
        RXFIFO_EMPTY BIT[19]
        TXFIFO_EMPTY BIT[18]
        RXFIFO_FULL BIT[17]
        TXFIFO_FULL BIT[16]
        RXFIFO_HALF_FULL BIT[15]
        TXFIFO_HALF_FULL BIT[14]
        RXACTIVE BIT[13]
        TXACTIVE BIT[12]
        CMD_ACTIVE BIT[11]
        DATA_BLK_END BIT[10]
        START_BIT_ERR BIT[9]
        DATAEND BIT[8]
        CMD_SENT BIT[7]
        CMD_RESPONSE_END BIT[6]
        RX_OVERRUN BIT[5]
        TX_UNDERRUN BIT[4]
        DATA_TIMEOUT BIT[3]
        CMD_TIMEOUT BIT[2]
        DATA_CRC_FAIL BIT[1]
        CMD_CRC_FAIL BIT[0]

MCI_CLEAR ADDRESS 0x0038 W
MCI_CLEAR RESET_VALUE 0x00000000
        AUTO_CMD19_TIMEOUT_CLR BIT[30]
        BOOT_TIMEOUT_CLR BIT[29]
        BOOT_ACK_ERR_CLR BIT[28]
        BOOT_ACK_REC_CLR BIT[27]
        CCS_TIMEOUT_CLR BIT[26]
        ATA_CMD_COMPL_CLR BIT[24]
        PROG_DONE_CLR BIT[23]
        SDIO_INTR_CLR BIT[22]
        DATA_BLK_END_CLR BIT[10]
        START_BIT_ERR_CLR BIT[9]
        DATA_END_CLR BIT[8]
        CMD_SENT_CLR BIT[7]
        CMD_RESP_END_CLT BIT[6]
        RX_OVERRUN_CLR BIT[5]
        TX_UNDERRUN_CLR BIT[4]
        DATA_TIMEOUT_CLR BIT[3]
        CMD_TIMOUT_CLR BIT[2]
        DATA_CRC_FAIL_CLR BIT[1]
        CMD_CRC_FAIL_CLR BIT[0]

MCI_INT_MASKn(n):(0)-(1) ARRAY 0x0000003C+0x4*n
MCI_INT_MASK0 ADDRESS 0x003C RW
MCI_INT_MASK0 RESET_VALUE 0x00000000
        MASK31 BIT[31]
        MASK30 BIT[30]
        MASK29 BIT[29]
        MASK28 BIT[28]
        MASK27 BIT[27]
        MASK26 BIT[26]
        MASK25 BIT[25]
        MASK24 BIT[24]
        MASK23 BIT[23]
        MASK22 BIT[22]
        MASK21 BIT[21]
        MASK20 BIT[20]
        MASK19 BIT[19]
        MASK18 BIT[18]
        MASK17 BIT[17]
        MASK16 BIT[16]
        MASK15 BIT[15]
        MASK14 BIT[14]
        MASK13 BIT[13]
        MASK12 BIT[12]
        MASK11 BIT[11]
        MASK10 BIT[10]
        MASK9 BIT[9]
        MASK8 BIT[8]
        MASK7 BIT[7]
        MASK6 BIT[6]
        MASK5 BIT[5]
        MASK4 BIT[4]
        MASK3 BIT[3]
        MASK2 BIT[2]
        MASK1 BIT[1]
        MASK0 BIT[0]

MCI_FIFO_COUNT ADDRESS 0x0044 R
MCI_FIFO_COUNT RESET_VALUE 0x00000000
        DATA_COUNT BIT[23:0]

MCI_BOOT ADDRESS 0x0048 RW
MCI_BOOT RESET_VALUE 0x00000000
        EARLY_ASSERT_CMD_LINE BIT[3]
        BOOT_ACK_EN BIT[2]
        BOOT_EN BIT[1]
        BOOT_MODE BIT[0]

MCI_BOOT_ACK_TIMER ADDRESS 0x004C RW
MCI_BOOT_ACK_TIMER RESET_VALUE 0x00000000
        BOOT_ACK_TIMER BIT[31:0]

MCI_VERSION ADDRESS 0x0050 R
MCI_VERSION RESET_VALUE 0x1000002E
        MCI_VERSION BIT[31:0]

MCI_EMULATION_DLY_LINE ADDRESS 0x0054 RW
MCI_EMULATION_DLY_LINE RESET_VALUE 0x00000000
        DCM_DONE BIT[31]
        DCM_START BIT[30]
        DCM_LOCKED BIT[29]
        DCM_RESET BIT[28]
        SD_CLK_DLY_CTRL BIT[7:0]

MCI_CCS_TIMER ADDRESS 0x0058 RW
MCI_CCS_TIMER RESET_VALUE 0x00000000
        CCS_TIMER BIT[31:0]

MCI_RESPONSE_MASK ADDRESS 0x005C RW
MCI_RESPONSE_MASK RESET_VALUE 0x00000000
        RESPONSE_MASK BIT[31:0]

MCI_DLL_CONFIG ADDRESS 0x0060 RW
MCI_DLL_CONFIG RESET_VALUE 0x60006400
        SDC4_DIS_DOUT BIT[31]
        DLL_RST BIT[30]
        PDN BIT[29]
        CK_INTP_SEL BIT[28]
        CK_INTP_EN BIT[27]
        MCLK_FREQ BIT[26:24]
        CDR_SELEXT BIT[23:20]
        CDR_EXT_EN BIT[19]
        CK_OUT_EN BIT[18]
        CDR_EN BIT[17]
        DLL_EN BIT[16]
        CDR_UPD_RATE BIT[15:14]
        DLL_UPD_RATE BIT[13:12]
        DLL_PHASE_DET BIT[11:10]
        CDR_ALGORITHM_SEL BIT[9]
        CMD_DAT_TRACK_SEL BIT[0]

MCI_DLL_TEST_CTL ADDRESS 0x0064 RW
MCI_DLL_TEST_CTL RESET_VALUE 0x00000000
        VTH_CTRL BIT[31:26]
        DELTA_VGS_CTRL BIT[25:22]
        DLL_BIAS_EXT_EN BIT[21]
        CDR_TEST_CTRL BIT[20:19]
        EXT_UP_DN BIT[18]
        ATEST_CTRL BIT[17]
        ATEST_OUT_MUX_CTRL BIT[16:14]
        DTEST_CTRL BIT[13]
        DTEST_OUT_MUX_CTRL BIT[12:9]
        DLL_TAP_CTRL BIT[8]
        DLL_CUR_CTRL BIT[7:6]
        INT_REF_CLK BIT[5]
        FEEDBACK_CLK_EN BIT[4]
        DTEST_OUT_MUX_CTRL_MSB BIT[3:2]
        VTH_CTRL_MSB BIT[1]

MCI_DLL_STATUS ADDRESS 0x0068 R
MCI_DLL_STATUS RESET_VALUE 0x00000000
        SDC4_DTEST_MUXSEL BIT[12]
        DDR_DLL_LOCK_JDR BIT[11]
        SDC4_DLL_DTEST_OUT_ATPG BIT[10:9]
        SDC4_DLL_LOCK_ATPG BIT[8]
        DLL_LOCK BIT[7]
        CDR_PHASE BIT[6:3]
        DDLL_COARSE_CAL BIT[2]

MCI_STATUS2 ADDRESS 0x006C R
MCI_STATUS2 RESET_VALUE 0x00000000
        BAM_AXI_MASTER_ERR BIT[8]
        AUTO_CDC_SW_CALIB_ERR BIT[7]
        AUTO_CDC_SW_CALIB_TOUT BIT[6]
        DATA_AXI_MASTER_ERR BIT[5]
        DATA_END_BIT_ERROR BIT[4]
        CMD_END_BIT_ERROR BIT[3]
        FIFO_EMPTY_ERROR BIT[2]
        FIFO_FULL_ERROR BIT[1]
        MCLK_REG_WR_ACTIVE BIT[0]

MCI_GENERICS ADDRESS 0x0070 R
MCI_GENERICS RESET_VALUE 0x00000000
        SWITCHABLE_SIGNALING_VOLTAGE BIT[29]
        BUS_18V_SUPPORT BIT[28]
        BUS_30V_SUPPORT BIT[27]
        SD_DATA_WIDTH BIT[26:23]
        RAM_SIZE BIT[22:10]
        USE_SPS BIT[9]
        NUM_OF_DEV BIT[8:6]
        MAX_PIPES BIT[5:1]
        USE_DLL_SDC4 BIT[0]

MCI_FIFO_STATUS ADDRESS 0x0074 R
MCI_FIFO_STATUS RESET_VALUE 0x00007800
        RX_FIFO_512 BIT[18]
        RX_FIFO_256 BIT[17]
        RX_FIFO_128 BIT[16]
        RX_FIFO_64 BIT[15]
        TX_FIFO_512 BIT[14]
        TX_FIFO_256 BIT[13]
        TX_FIFO_128 BIT[12]
        TX_FIFO_64 BIT[11]
        FIFO_FILL_LEVEL BIT[10:0]

MCI_HC_MODE ADDRESS 0x0078 RW
MCI_HC_MODE RESET_VALUE 0x00000000
        PROGDONE_WO_CMD_RESP BIT[21]
        AUTO_CMD12_CLR_CMDACTIVE BIT[20]
        WRAP_ERROR BIT[19]
        BUSY_CHECK_VALID_PERIOD BIT[18:17]
        BUSY_CHECK_VALID_ALWAYS BIT[16]
        BAM_ERR_EN BIT[15]
        DIS_RST_AFTER_CRC_TOKEN_DDR200 BIT[14]
        FF_CLK_SW_RST_DIS BIT[13]
        IO_MACRO_SW_RST_PERIOD BIT[12]
        CLOCK_AFTER_EOB_DIS BIT[11]
        ADMA_INT_DATA BIT[10]
        BAM_CLK_EN_ACT BIT[9]
        ADMA_HPROT_DIS BIT[8]
        ADMA_NON_WRD_ALIGN_DIS BIT[7]
        DEASSERT_HREADY_DAT_DIS BIT[6]
        DEASSERT_HREADY_CMD_DIS BIT[5]
        IRQ_PCLK_DIS BIT[4]
        SINGLE_NON32_ERROR BIT[3]
        WAIT_DLL_LOCK BIT[2]
        CYCLES_AFTER_EOB_DIS BIT[1]
        HC_MODE_EN BIT[0]

MCI_FIFOn(n):(0)-(15) ARRAY 0x00000080+0x4*n
MCI_FIFO0 ADDRESS 0x0080 RW
MCI_FIFO0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

MCI_TESTBUS_CONFIG ADDRESS 0x00CC RW
MCI_TESTBUS_CONFIG RESET_VALUE 0x00000000
        CDC_DLL_TESTBUS_ATPG BIT[10]
        HW_EVENTS_EN BIT[9]
        SW_EVENTS_EN BIT[8]
        TESTBUS_SEL2 BIT[7:4]
        TESTBUS_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TESTBUS_SEL BIT[2:0]

MCI_TEST_CTL ADDRESS 0x00D0 RW
MCI_TEST_CTL RESET_VALUE 0x00000000
        REGTEST BIT[3]
        ITEN BIT[0]

MCI_TEST_INPUT ADDRESS 0x00D4 R
MCI_TEST_INPUT RESET_VALUE 0x00000000
        MCIDATIN_7_4 BIT[9:6]
        MCICMDIN BIT[5]
        MCIDATIN_3_0 BIT[4:1]

MCI_TEST_OUT ADDRESS 0x00D8 RW
MCI_TEST_OUT RESET_VALUE 0x00000000
        MCIDATOUT_7_4 BIT[15:12]
        MCICMDOUT BIT[10]
        MCIDATOUT_3_0 BIT[9:6]
        MCIINTR1 BIT[1]
        MCIINTR0 BIT[0]

MCI_PWRCTL_STATUS_REG ADDRESS 0x00DC R
MCI_PWRCTL_STATUS_REG RESET_VALUE 0x00000000
        IO_HIGH_V BIT[3]
        IO_LOW_V BIT[2]
        BUS_ON BIT[1]
        BUS_OFF BIT[0]

MCI_PWRCTL_MASK_REG ADDRESS 0x00E0 RW
MCI_PWRCTL_MASK_REG RESET_VALUE 0x00000000
        IO_HIGH_V BIT[3]
        IO_LOW_V BIT[2]
        BUS_ON BIT[1]
        BUS_OFF BIT[0]

MCI_PWRCTL_CLEAR_REG ADDRESS 0x00E4 W
MCI_PWRCTL_CLEAR_REG RESET_VALUE 0x00000000
        IO_HIGH_V BIT[3]
        IO_LOW_V BIT[2]
        BUS_ON BIT[1]
        BUS_OFF BIT[0]

MCI_PWRCTL_CTL_REG ADDRESS 0x00E8 RW
MCI_PWRCTL_CTL_REG RESET_VALUE 0x00000000
        HC_CARD_STATE_STABLE BIT[9]
        RST_NOT_WAIT_PWRCTL_REG BIT[8]
        HC_WRITE_PROTECT_PAD BIT[7:6]
        CARD_DETECT_PIN_LEVEL BIT[5]
        HC_WRITE_PROTECT BIT[4]
        IO_SIG_SWITCH_FAIL BIT[3]
        IO_SIG_SWITCH_SUCCESS BIT[2]
        BUS_ON_OFF_FAIL BIT[1]
        BUS_ON_OFF_SUCCESS BIT[0]

MCI_CLEAR2 ADDRESS 0x00EC W
MCI_CLEAR2 RESET_VALUE 0x00000000
        BAM_AXI_MASTER_ERR_CLR BIT[8]
        AUTO_CDC_SW_CALIB_ERR_CLR BIT[7]
        AUTO_CDC_SW_CALIB_TOUT_CLR BIT[6]
        DATA_AXI_MASTER_ERR_CLR BIT[5]
        DATA_END_BIT_ERROR_CLR BIT[4]
        CMD_END_BIT_ERROR_CLR BIT[3]
        FIFO_EMPTY_ERROR_CLR BIT[2]
        FIFO_FULL_ERROR_CLR BIT[1]

MCI_INT_MASKINT2_n(n):(0)-(1) ARRAY 0x000000F0+0x4*n
MCI_INT_MASKINT2_0 ADDRESS 0x00F0 RW
MCI_INT_MASKINT2_0 RESET_VALUE 0x00000000
        MASK8 BIT[8]
        MASK7 BIT[7]
        MASK6 BIT[6]
        MASK5 BIT[5]
        MASK4 BIT[4]
        MASK3 BIT[3]
        MASK2 BIT[2]
        MASK1 BIT[1]

CHAR_CFG ADDRESS 0x00FC RW
CHAR_CFG RESET_VALUE 0x00000000
        CHAR_MODE BIT[15:12]
        CHAR_STATUS BIT[11:8]
        DIRECTION BIT[4]
        ENABLE BIT[0]

CHAR_CMD ADDRESS 0x0100 RW
CHAR_CMD RESET_VALUE 0x00000000
        CMDIN_ACTUAL BIT[15:8]
        CMDOUT_DATA_DIN_EXP BIT[7:0]

CHAR_DATA_n(n):(0)-(7) ARRAY 0x00000104+0x4*n
CHAR_DATA_0 ADDRESS 0x0104 RW
CHAR_DATA_0 RESET_VALUE 0x00000000
        DIN_ACTUAL BIT[15:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

DEBUG_REG ADDRESS 0x0124 R
DEBUG_REG RESET_VALUE 0x00000000
        TEST_BUS BIT[31:0]

IP_CATALOG ADDRESS 0x0128 R
IP_CATALOG RESET_VALUE 0x30040000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

QSB_VALUES ADDRESS 0x012C R
QSB_VALUES RESET_VALUE 0x00007991
        NON_BUF_BAM_BLOCK_END BIT[15]
        NOALLOCATE_VALUE BIT[14]
        NOALLOCATE_VALUE_EN BIT[13]
        HPROT_VALUE_EN BIT[12]
        HPROT_FOR_RDATA BIT[11:8]
        HPROT_FOR_WDATA BIT[7:4]
        HPROT_FOR_LAST_WDATA BIT[3:0]

QSB_AXI_VALUES ADDRESS 0x0130 RW
QSB_AXI_VALUES RESET_VALUE 0x3E2218A8
        QSB_AXI_REDIRECT BIT[30]
        QSB_AXI_ABURST BIT[29]
        NUM_OUTSTANDING_DATA BIT[28:26]
        PROCEED_AXI_AFTER_ERR BIT[25]
        QSB_AXI_AFULL_CALC BIT[24]
        ONE_MID_SUPPORT BIT[23]
        QSB_AXI_READ_MEMTYPE BIT[22:20]
        SDCC5_HALT_REQ BIT[19]
        SDCC5_HALT_ACK BIT[18]
        SDCC5_M_IDLE BIT[17]
        SDCC5_HALT_ACK_SW_EN BIT[16]
        SDCC5_HALT_ACK_SW BIT[15]
        SDCC5_M_IDLE_DIS BIT[14]
        QSB_AXI_INTERLEAVING_EN BIT[13]
        QSB_AXI_TRANSIENT BIT[12]
        QSB_AXI_PROTNS BIT[11]
        QSB_AXI_REQPRIORITY BIT[10:9]
        QSB_AXI_MEMTYPE BIT[8:6]
        QSB_AXI_NOALLOCATE BIT[5]
        QSB_AXI_INNERSHARED BIT[4]
        QSB_AXI_SHARED BIT[3]
        QSB_AXI_OOOWR BIT[2]
        QSB_AXI_OOORD BIT[1]
        QSB_AXI_AFULL BIT[0]

AXI_DATA_ERR_DBUG ADDRESS 0x0134 R
AXI_DATA_ERR_DBUG RESET_VALUE 0x00000000
        RESP_ERR_WR BIT[31]
        RESP_ERR_TID BIT[30:28]
        DESC_ADDR_35_21 BIT[27:13]
        DESC_ADDR_12_0 BIT[12:0]

T4_DLY_CTRL ADDRESS 0x0138 RW
T4_DLY_CTRL RESET_VALUE 0x0000382B
        T4_DLY_SPARE_CTL BIT[15:14]
        T4_DLY_POWERDOWN_EN BIT[13]
        T4_DLY_TESTOUT_SEL BIT[12:11]
        T4_DLY_BYPASS_EN BIT[10]
        T4_DLY_CAL_START BIT[9]
        T4_DLY_CAL_OVERRIDE BIT[8]
        T4_DLY_TARGET_CODE BIT[7:0]

T4_DLY_STAT ADDRESS 0x013C R
T4_DLY_STAT RESET_VALUE 0x00000000
        T4_DLY_SPARE_OUT BIT[15:14]
        T4_DLY_CAL_DLY_CODE_FAST_RANGE BIT[13]
        T4_DLY_CAL_DLY_CODE_ISEL BIT[12:6]
        T4_DLY_CAL_DLY_CODE_RSEL BIT[5:4]
        T4_DLY_STATE_DESC BIT[3:0]

CSR_CDC_CTLR_CFG0 ADDRESS 0x0140 RW
CSR_CDC_CTLR_CFG0 RESET_VALUE 0x00000000
        STAGGER_CAL_ENA BIT[25]
        TRACKING_CAL_ENA BIT[24]
        OSC_COUNT_ERR_TOLERANCE BIT[23:20]
        TRACK_CALIB_MODE BIT[19]
        FULL_DELAY BIT[18]
        HW_AUTOCAL_ENA BIT[17]
        SW_TRIG_FULL_CALIB BIT[16]
        OSC_PRE_DIV BIT[13:12]
        TMUX_CHAR BIT[10:0]

CSR_CDC_CTLR_CFG1 ADDRESS 0x0144 RW
CSR_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
        OSC_COUNT_DELAY BIT[26:24]
        STANDBY_DELAY BIT[23:20]
        DEL_MODE_DELAY BIT[18:16]
        OSC_MODE_DELAY BIT[14:12]
        DECODER_DELAY BIT[10:8]
        DIVIDER_DELAY BIT[6:4]
        MULTIPLIER_DELAY BIT[2:0]

CSR_CDC_CAL_TIMER_CFG0 ADDRESS 0x0148 RW
CSR_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
        INVALID_TIMER_ENA BIT[24]
        INVALID_TIMER_VAL BIT[23:20]
        TIMER_ENA BIT[16]
        TIMER_VAL BIT[15:0]

CSR_CDC_CAL_TIMER_CFG1 ADDRESS 0x014C RW
CSR_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
        FF_TIMER_ENA BIT[12]
        FF_TIMER_VAL BIT[9:0]

CSR_CDC_REFCOUNT_CFG ADDRESS 0x0150 RW
CSR_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
        TREF BIT[31:16]
        CCAL_REF_COUNT BIT[13:8]
        FCAL_REF_COUNT BIT[5:0]

CSR_CDC_COARSE_CAL_CFG ADDRESS 0x0154 RW
CSR_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
        CCAL_SUBUNIT_CAPS BIT[12:8]
        CCAL_UNITSTEPS BIT[5:0]

CSR_CDC_RSVD_CFG ADDRESS 0x0158 RW
CSR_CDC_RSVD_CFG RESET_VALUE 0x00000000
        TEMP_FIELD BIT[15:0]

CSR_CDC_OFFSET_CFG ADDRESS 0x015C RW
CSR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

CSR_CDC_DELAY_CFG ADDRESS 0x0160 RW
CSR_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

CSR_CDC_SW_MODE_CFG ADDRESS 0x0164 RW
CSR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

CSR_CDC_TEST_CFG ADDRESS 0x0168 RW
CSR_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

CSR_CDC_SW_OVRD_CFG ADDRESS 0x016C RW
CSR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

CSR_CDC_SLAVE_DDA_CFG ADDRESS 0x0170 RW
CSR_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
        SLAV_DDA_OFFSET_MODE BIT[17]
        SLAV_DDA_OFFSET_SIGN BIT[16]
        SLAVE_DDA_OFFSET BIT[15:12]
        SLAVE_DDA_DELAY BIT[10:0]

CSR_CDC_STATUS0 ADDRESS 0x0174 R
CSR_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

CSR_CDC_STATUS1 ADDRESS 0x0178 R
CSR_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

CSR_CDC_STATUS2 ADDRESS 0x017C R
CSR_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

CSR_CDC_STATUS3 ADDRESS 0x0180 R
CSR_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

CSR_CDC_STATUS4 ADDRESS 0x0184 R
CSR_CDC_STATUS4 RESET_VALUE 0x000000FF
        SLAVE_DDA_DA1_TAPS BIT[7:4]
        SLAVE_DDA_DA0_TAPS BIT[3:0]

CSR_CDC_GEN_CFG ADDRESS 0x0188 RW
CSR_CDC_GEN_CFG RESET_VALUE 0x00000000
        CDC_SDDA_EN BIT[2]
        CDC_SWITCH_RC_EN BIT[1]
        CDC_SWITCH_BYPASS_OFF BIT[0]

CDC_AUTO_SW_CAL_CFG ADDRESS 0x018C RW
CDC_AUTO_SW_CAL_CFG RESET_VALUE 0x00F08000
        CDC_CAL_TIMEOUT_ENABLE BIT[25]
        CDC_AUTO_SW_CAL_ENABLE BIT[24]
        CDC_CAL_TIMEOUT_THRESHOLD BIT[23:16]
        AUTO_TRIG_INTERVAL BIT[15:0]

DDR200_STAT ADDRESS 0x0190 R
DDR200_STAT RESET_VALUE 0x00000000
        CDC_CAL_VALID BIT[0]

DDR200_CFG ADDRESS 0x0194 RW
DDR200_CFG RESET_VALUE 0x00000000
        FF_CLK_DIS BIT[10]
        VOLTAGE_MUX_SEL BIT[9]
        CDC_TRAFFIC_SEL BIT[8:7]
        START_CDC_TRAFFIC BIT[6]
        CRC_TOKEN_SAMPL_FALL_EDGE BIT[5]
        DATIN_SAMPL_FALL_EDGE BIT[4]
        CDC_T4_TEST_OUT_SEL BIT[3]
        CMDIN_EDGE_SEL BIT[2]
        CMDIN_RCLK_EN BIT[1]
        CDC_T4_DLY_SEL BIT[0]

TIME_COUNT_CTRL ADDRESS 0x0198 RW
TIME_COUNT_CTRL RESET_VALUE 0x00000000
        CMD_PERIOD BIT[1]
        ENABLE BIT[0]

FLOW_CTRL_TIME_COUNT ADDRESS 0x019C R
FLOW_CTRL_TIME_COUNT RESET_VALUE 0x00000000
        FLOW_CTRL_TIME BIT[31:0]

BUSY_TIME_COUNT ADDRESS 0x01A0 R
BUSY_TIME_COUNT RESET_VALUE 0x00000000
        BUSY_TIME BIT[31:0]

DATA_TIME_COUNT ADDRESS 0x01A4 R
DATA_TIME_COUNT RESET_VALUE 0x00000000
        DATA_TIME_CNT BIT[31:0]

CMD_TIME_COUNT ADDRESS 0x01A8 R
CMD_TIME_COUNT RESET_VALUE 0x00000000
        CMD_TIME BIT[31:0]

MCI_DLL_CONFIG_2 ADDRESS 0x01AC RW
MCI_DLL_CONFIG_2 RESET_VALUE 0x00000000
        DDR_TRAFFIC_INIT_SEL BIT[3:2]
        DDR_TRAFFIC_INIT_SW BIT[1]
        DDR_CAL_EN BIT[0]

MCI_DDR_CONFIG ADDRESS 0x01B0 RW
MCI_DDR_CONFIG RESET_VALUE 0x80040853
        PRG_DLY_EN BIT[31]
        EXT_PRG_RCLK_DLY_EN BIT[30]
        EXT_PRG_RCLK_DLY_CODE BIT[29:27]
        EXT_PRG_RCLK_DLY BIT[26:21]
        TCXO_CYCLES_DLY_LINE BIT[20:12]
        TCXO_CYCLES_CNT BIT[11:9]
        PRG_RCLK_DLY BIT[8:0]

MCI_FIFO_ALTn(n):(0)-(255) ARRAY 0x00000400+0x4*n
MCI_FIFO_ALT0 ADDRESS 0x0400 RW
MCI_FIFO_ALT0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

sdcc5_hc MODULE OFFSET=SDC1_SDCC5_TOP+0x00024900 MAX=SDC1_SDCC5_TOP+0x00024AFF APRE=SDC1_SDCC_ APOST= SPRE=SDC1_SDCC_ SPOST= FPRE=SDC1_SDCC_ FPOST= BPRE=SDC1_SDCC_ BPOST= ABPRE=SDC1_SDCC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SDC1_SDCC5_TOP.SDCC5_HC
HC_REG_0_2 ADDRESS 0x0000 RW
HC_REG_0_2 RESET_VALUE 0x00000000
        ARG_2 BIT[31:0]

HC_REG_4_6 ADDRESS 0x0004 RW
HC_REG_4_6 RESET_VALUE 0x00000000
        BLK_CNT_FOR_CUR_TRANS BIT[31:16]
        BLK_SIZE_HST_SDMA_BUF BIT[14:12]
        BLK_SIZE_TRANS BIT[11:0]

HC_REG_8_A ADDRESS 0x0008 RW
HC_REG_8_A RESET_VALUE 0x00000000
        CMD_ARG_1 BIT[31:0]

HC_REG_C_E ADDRESS 0x000C RW
HC_REG_C_E RESET_VALUE 0x00000000
        CMD_INDX BIT[29:24]
        CMD_TYPE BIT[23:22]
        CMD_DATA_PRESENT_SEL BIT[21]
        CMD_INDX_CHECK_EN BIT[20]
        CMD_CRC_CHECK_EN BIT[19]
        CMD_RESP_TYPE_SEL BIT[17:16]
        TRANS_MODE_MULTI_SINGLE_BLK_SEL BIT[5]
        TRANS_MODE_DATA_DIRECTION_SEL BIT[4]
        TRANS_MODE_AUTO_CMD_EN BIT[3:2]
        TRANS_MODE_BLK_CNT_EN BIT[1]
        TRANS_MODE_DMA_EN BIT[0]

HC_REG_10_12 ADDRESS 0x0010 R
HC_REG_10_12 RESET_VALUE 0x00000000
        CMD_RESP BIT[31:0]

HC_REG_14_16 ADDRESS 0x0014 R
HC_REG_14_16 RESET_VALUE 0x00000000
        CMD_RESP BIT[31:0]

HC_REG_18_1A ADDRESS 0x0018 R
HC_REG_18_1A RESET_VALUE 0x00000000
        CMD_RESP BIT[31:0]

HC_REG_1C_1E ADDRESS 0x001C R
HC_REG_1C_1E RESET_VALUE 0x00000000
        CMD_RESP BIT[31:0]

HC_REG_20_22 ADDRESS 0x0020 RW
HC_REG_20_22 RESET_VALUE 0x00000000
        BUF_DATA_PORT_3 BIT[31:24]
        BUF_DATA_PORT_2 BIT[23:16]
        BUF_DATA_PORT_1 BIT[15:8]
        BUF_DATA_PORT_0 BIT[7:0]

HC_REG_24_26 ADDRESS 0x0024 R
HC_REG_24_26 RESET_VALUE 0x00080000
        SIGANLING_18_SWITCHING_STS BIT[25]
        PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL BIT[24]
        PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL BIT[23:20]
        PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL BIT[19]
        PRESENT_STATE_CARD_DETECT_PIN_LEVEL BIT[18]
        PRESENT_STATE_CARD_STATE_STABLE BIT[17]
        PRESENT_STATE_CARD_INSERTED BIT[16]
        PRESENT_STATE_BUF_RD_EN BIT[11]
        PRESENT_STATE_BUF_WR_EN BIT[10]
        PRESENT_STATE_RD_TRANS_ACT BIT[9]
        PRESENT_STATE_WR_TRANS_ACT BIT[8]
        PRESENT_STATE_RETUNING_REQ BIT[3]
        PRESENT_STATE_DAT_LINE_ACT BIT[2]
        PRESENT_STATE_CMD_INHIBIT_DAT BIT[1]
        PRESENT_STATE_CMD_INHIBIT_CMD BIT[0]

HC_REG_28_2A ADDRESS 0x0028 RW
HC_REG_28_2A RESET_VALUE 0x00000000
        WKUP_EVENT_EN_ON_SD_CARD_REMOVAL BIT[26]
        WKUP_EVENT_EN_ON_SD_CARD_INSERTION BIT[25]
        WKUP_EVENT_EN_ON_SD_CARD_INT BIT[24]
        BLK_GAP_CTL_INT BIT[19]
        BLK_GAP_CTL_RD_WAIT BIT[18]
        BLK_GAP_CTL_CONTINUE_REQ BIT[17]
        BLK_GAP_CTL_STOP_GAP_REQ BIT[16]
        PWR_CTL_SD_BUS_VOLTAGE_SEL BIT[11:9]
        PWR_CTL_SD_BUS_PWR BIT[8]
        HST_CTL1_CARD_DETECT_SIGNAL_SEL BIT[7]
        HST_CTL1_CARD_DETECT_TEST_LEVEL BIT[6]
        HST_CTL1_EXTENDED_DATA_TRANS_WIDTH BIT[5]
        HST_CTL1_DMA_SEL BIT[4:3]
        HST_CTL1_HS_EN BIT[2]
        HST_CTL1_DATA_TRANS_WIDTH BIT[1]
        HST_CTL1_LED_CTL BIT[0]

HC_REG_2C_2E ADDRESS 0x002C RW
HC_REG_2C_2E RESET_VALUE 0x00000001
        SW_RST_DAT_LINE BIT[26]
        SW_RST_CMD_LINE BIT[25]
        SW_RST_FOR_ALL BIT[24]
        DATA_TIMEOUT_COUNTER BIT[19:16]
        CLK_CTL_SDCLK_FREQ_SEL BIT[15:8]
        CLK_CTL_SDCLK_FREQ_SEL_MSB BIT[7:6]
        CLK_CTL_GEN_SEL BIT[5]
        CLK_CTL_SDCLK_EN BIT[2]
        CLK_CTL_INTERNAL_CLK_STABLE BIT[1]
        CLK_CTL_INTERNAL_CLK_EN BIT[0]

HC_REG_30_32 ADDRESS 0x0030 RW
HC_REG_30_32 RESET_VALUE 0x00000000
        ERR_INT_STS_VENDOR_SPECIFIC BIT[31:28]
        ERR_INT_STS_TUNING_ERR BIT[26]
        ERR_INT_STS_ADMA_ERR BIT[25]
        ERR_INT_STS_AUTO_CMD_ERR BIT[24]
        ERR_INT_STS_CURRENT_LIMIT_ERR BIT[23]
        ERR_INT_STS_DATA_END_BIT_ERR BIT[22]
        ERR_INT_STS_DATA_CRC_ERR BIT[21]
        ERR_INT_STS_DATA_TIMEOUT_ERR BIT[20]
        ERR_INT_STS_CMD_INDX_ERR BIT[19]
        ERR_INT_STS_CMD_END_BIT_ERR BIT[18]
        ERR_INT_STS_CMD_CRC_ERR BIT[17]
        ERR_INT_STS_CMD_TIMEOUT_ERR BIT[16]
        NORMAL_INT_STS_ERR_INT BIT[15]
        NORMAL_INT_STS_RETUNING_EVENT BIT[12]
        NORMAL_INT_STS_INT_C BIT[11]
        NORMAL_INT_STS_INT_B BIT[10]
        NORMAL_INT_STS_INT_A BIT[9]
        NORMAL_INT_STS_CARD_INT BIT[8]
        NORMAL_INT_STS_CARD_REMOVAL BIT[7]
        NORMAL_INT_STS_CARD_INSERTION BIT[6]
        NORMAL_INT_STS_BUF_RD_READY BIT[5]
        NORMAL_INT_STS_BUF_WR_READY BIT[4]
        NORMAL_INT_STS_DMA_INT BIT[3]
        NORMAL_INT_STS_BLK_GAP_EVENT BIT[2]
        NORMAL_INT_STS_TRANS_COMPLETE BIT[1]
        NORMAL_INT_STS_CMD_COMPLETE BIT[0]

HC_REG_34_36 ADDRESS 0x0034 RW
HC_REG_34_36 RESET_VALUE 0x00000000
        ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR BIT[31:28]
        ERR_INT_STS_EN_TUNING_ERR BIT[26]
        ERR_INT_STS_EN_ADMA_ERR BIT[25]
        ERR_INT_STS_EN_AUTO_CMD_ERR BIT[24]
        ERR_INT_STS_EN_CURRENT_LIMIT_ERR BIT[23]
        ERR_INT_STS_EN_DATA_END_BIT_ERR BIT[22]
        ERR_INT_STS_EN_DATA_CRC_ERR BIT[21]
        ERR_INT_STS_EN_DATA_TIMEOUT BIT[20]
        ERR_INT_STS_EN_CMD_INDX_ERR BIT[19]
        ERR_INT_STS_EN_CMD_END_BIT_ERR BIT[18]
        ERR_INT_STS_EN_CMD_CRC_ERR BIT[17]
        ERR_INT_STS_EN_CMD_TIMEOUT BIT[16]
        NORMAL_INT_STS_EN_RETUNING_EVENT BIT[12]
        NORMAL_INT_STS_EN_INT_C BIT[11]
        NORMAL_INT_STS_EN_INT_B BIT[10]
        NORMAL_INT_STS_EN_INT_A BIT[9]
        NORMAL_INT_STS_EN_CARD_INT BIT[8]
        NORMAL_INT_STS_EN_CARD_REMOVAL BIT[7]
        NORMAL_INT_STS_EN_CARD_INSERTION BIT[6]
        NORMAL_INT_STS_EN_BUF_RD_READY BIT[5]
        NORMAL_INT_STS_EN_BUF_WR_READY BIT[4]
        NORMAL_INT_STS_EN_DMA_INT BIT[3]
        NORMAL_INT_STS_EN_BLK_GAP_EVENT BIT[2]
        NORMAL_INT_STS_EN_TRANS_COMPLETE BIT[1]
        NORMAL_INT_STS_EN_CMD_COMPLETE BIT[0]

HC_REG_38_3A ADDRESS 0x0038 RW
HC_REG_38_3A RESET_VALUE 0x00000000
        ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR BIT[31:28]
        ERR_INT_SIGNAL_EN_TUNING_ERR BIT[26]
        ERR_INT_SIGNAL_EN_ADMA_ERR BIT[25]
        ERR_INT_SIGNAL_EN_AUTO_CMD_ERR BIT[24]
        ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR BIT[23]
        ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR BIT[22]
        ERR_INT_SIGNAL_EN_DATA_CRC_ERR BIT[21]
        ERR_INT_SIGNAL_EN_DATA_TIMEOUT BIT[20]
        ERR_INT_SIGNAL_EN_CMD_INDX_ERR BIT[19]
        ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR BIT[18]
        ERR_INT_SIGNAL_EN_CMD_CRC_ERR BIT[17]
        ERR_INT_SIGNAL_EN_CMD_TIMEOUT BIT[16]
        NORMAL_INT_SIGNAL_EN_ERR_INT BIT[15]
        NORMAL_INT_SIGNAL_EN_RETUNING_EVENT BIT[12]
        NORMAL_INT_SIGNAL_EN_INT_C BIT[11]
        NORMAL_INT_SIGNAL_EN_INT_B BIT[10]
        NORMAL_INT_SIGNAL_EN_INT_A BIT[9]
        NORMAL_INT_SIGNAL_EN_CARD_INT BIT[8]
        NORMAL_INT_SIGNAL_EN_CARD_REMOVAL BIT[7]
        NORMAL_INT_SIGNAL_EN_CARD_INSERTION BIT[6]
        NORMAL_INT_SIGNAL_EN_BUF_RD_READY BIT[5]
        NORMAL_INT_SIGNAL_EN_BUF_WR_READY BIT[4]
        NORMAL_INT_SIGNAL_EN_DMA_INT BIT[3]
        NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT BIT[2]
        NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE BIT[1]
        NORMAL_INT_SIGNAL_EN_CMD_COMPLETE BIT[0]

HC_REG_3C_3E ADDRESS 0x003C RW
HC_REG_3C_3E RESET_VALUE 0x00000000
        HST_CTL2_PRESET_VALUE_EN BIT[31]
        HST_CTL2_ASYNC_INT_EN BIT[30]
        HST_CTL2_SAMPL_CLK_SEL BIT[23]
        HST_CTL2_EXEC_TUNING BIT[22]
        HST_CTL2_DRIVER_STRENGTH_SEL BIT[21:20]
        HST_CTL2_SIGNALING_1_8_EN BIT[19]
        HST_CTL2_UHS_MODE_SEL BIT[18:16]
        AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12 BIT[7]
        AUTO_CMD_INDX_ERR BIT[4]
        AUTO_CMD_END_BIT_ERR BIT[3]
        AUTO_CMD_CRC_ERR BIT[2]
        AUTO_CMD_TIMEOUT BIT[1]
        AUTO_CMD12_NOT_EXEC BIT[0]

HC_REG_40_42 ADDRESS 0x0040 R
HC_REG_40_42 RESET_VALUE 0x3029C8B2
        CAPABILITIES_SLOT_TYPE BIT[31:30]
        CAPABILITIES_ASYNC_INT_SUPPORT BIT[29]
        CAPABILITIES_SYS_BUS_SUPPORT_64_BIT BIT[28]
        CAPABILITIES_VOLTAGE_SUPPORT_1_8V BIT[26]
        CAPABILITIES_VOLTAGE_SUPPORT_3_0V BIT[25]
        CAPABILITIES_VOLTAGE_SUPPORT_3_3V BIT[24]
        CAPABILITIES_SUSPEND_RESUME_SUPPORT BIT[23]
        CAPABILITIES_SDMA_SUPPORT BIT[22]
        CAPABILITIES_HS_SUPPORT BIT[21]
        CAPABILITIES_ADMA2_SUPPORT BIT[19]
        CAPABILITIES_SUPPORT_8_BIT BIT[18]
        CAPABILITIES_MAX_BLK_LENGTH BIT[17:16]
        CAPABILITIES_BASE_SDCLK_FREQ BIT[15:8]
        CAPABILITIES_TIMEOUT_CLK_UNIT BIT[7]
        CAPABILITIES_TIMEOUT_CLK_FREQ BIT[5:0]

HC_REG_44_46 ADDRESS 0x0044 R
HC_REG_44_46 RESET_VALUE 0x00008007
        CAPABILITIES_CLK_MULTIPLIER BIT[23:16]
        CAPABILITIES_RETUNING_MODE BIT[15:14]
        CAPABILITIES_USE_TUNING_FOR_SDR50 BIT[13]
        CAPABILITIES_TIMER_CNT_FOR_RETUNING BIT[11:8]
        CAPABILITIES_DRIVER_TYPE_D_SUPPORT BIT[6]
        CAPABILITIES_DRIVER_TYPE_C_SUPPORT BIT[5]
        CAPABILITIES_DRIVER_TYPE_A_SUPPORT BIT[4]
        CAPABILITIES_DDR_50_SUPPORT BIT[2]
        CAPABILITIES_SDR_104_SUPPORT BIT[1]
        CAPABILITIES_SDR_50_SUPPORT BIT[0]

HC_REG_48_4A ADDRESS 0x0048 R
HC_REG_48_4A RESET_VALUE 0x00000000
        MAX_CURRENT_1_8V BIT[23:16]
        MAX_CURRENT_3_0V BIT[15:8]
        MAX_CURRENT_3_3V BIT[7:0]

HC_REG_50_52 ADDRESS 0x0050 W
HC_REG_50_52 RESET_VALUE 0x00000000
        FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS BIT[31:28]
        FORCE_EVENT_FOR_ERR_ADMA BIT[25]
        FORCE_EVENT_FOR_ERR_AUTO_CMD BIT[24]
        FORCE_EVENT_FOR_ERR_CURRENT_LIMIT BIT[23]
        FORCE_EVENT_FOR_ERR_DATA_END_BIT BIT[22]
        FORCE_EVENT_FOR_ERR_DATA_CRC BIT[21]
        FORCE_EVENT_FOR_ERR_DATA_TIMEOUT BIT[20]
        FORCE_EVENT_FOR_ERR_CMD_INDX BIT[19]
        FORCE_EVENT_FOR_ERR_CMD_END_BIT BIT[18]
        FORCE_EVENT_FOR_ERR_CMD_CRC BIT[17]
        FORCE_EVENT_FOR_ERR_CMD_TIMEOUT BIT[16]
        FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12 BIT[7]
        FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR BIT[4]
        FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR BIT[3]
        FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR BIT[2]
        FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR BIT[1]
        FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC BIT[0]

HC_REG_54_56 ADDRESS 0x0054 R
HC_REG_54_56 RESET_VALUE 0x00000000
        ADMA_LENGTH_MISMATCH_ERR BIT[2]
        ADMA_ERR_STATE BIT[1:0]

HC_REG_58_5A ADDRESS 0x0058 RW
HC_REG_58_5A RESET_VALUE 0x00000000
        ADMA_SYS_ADDRESS BIT[31:0]

HC_REG_5C_5E ADDRESS 0x005C RW
HC_REG_5C_5E RESET_VALUE 0x00000000
        ADMA_SYS_ADDRESS_64 BIT[31:0]

HC_REG_60_62 ADDRESS 0x0060 R
HC_REG_60_62 RESET_VALUE 0x00040000
        DEFAULT_SPEED_DRIVER_STRENGTH_SEL BIT[31:30]
        DEFAULT_SPEED_CLK_GEN_SEL BIT[26]
        DEFAULT_SPEED_SDCLK_FREQ_SEL BIT[25:16]
        INIT_DRIVER_STRENGTH_SEL BIT[15:14]
        INIT_CLK_GEN_SEL BIT[10]
        INIT_SDCLK_FREQ_SEL BIT[9:0]

HC_REG_64_66 ADDRESS 0x0064 R
HC_REG_64_66 RESET_VALUE 0x00040002
        SDR12_DRIVER_STRENGTH_SEL BIT[31:30]
        SDR12_CLK_GEN_SEL BIT[26]
        SDR12_SDCLK_FREQ_SEL BIT[25:16]
        HS_DRIVER_STRENGTH_SEL BIT[15:14]
        HS_CLK_GEN_SEL BIT[10]
        HS_SDCLK_FREQ_SEL BIT[9:0]

HC_REG_68_6A ADDRESS 0x0068 R
HC_REG_68_6A RESET_VALUE 0x00010002
        SDR50_DRIVER_STRENGTH_SEL BIT[31:30]
        SDR50_CLK_GEN_SEL BIT[26]
        SDR50_SDCLK_FREQ_SEL BIT[25:16]
        SDR25_DRIVER_STRENGTH_SEL BIT[15:14]
        SDR25_CLK_GEN_SEL BIT[10]
        SDR25_SDCLK_FREQ_SEL BIT[9:0]

HC_REG_6C_6E ADDRESS 0x006C R
HC_REG_6C_6E RESET_VALUE 0x00020000
        DDR50_DRIVER_STRENGTH_SEL BIT[31:30]
        DDR50_CLK_GEN_SEL BIT[26]
        DDR50_SDCLK_FREQ_SEL BIT[25:16]
        SDR104_DRIVER_STRENGTH_SEL BIT[15:14]
        SDR104_CLK_GEN_SEL BIT[10]
        SDR104_SDCLK_FREQ_SEL BIT[9:0]

HC_REG_E0_E2 ADDRESS 0x00E0 RW
HC_REG_E0_E2 RESET_VALUE 0x00000000
        SHARED_BUS_CTL_BACK_END_PWR BIT[30:24]
        SHARED_BUS_INT_PIN_SEL BIT[22:20]
        SHARED_BUS_CTL_CLK_PIN_SEL BIT[18:16]
        SHARED_BUS_CTL_BUS_WIDTH_PRESET BIT[14:8]
        SHARED_BUS_CTL_NUM_INT_INPUT_PINS BIT[5:4]
        SHARED_BUS_CTL_NUM_CLK_PINS BIT[2:0]

HC_REG_FC_FE ADDRESS 0x00FC RW
HC_REG_FC_FE RESET_VALUE 0x00020000
        HC_VENDOR_VERSION_NUM BIT[31:24]
        HC_SPEC_VERSION_NUM BIT[23:16]
        INT_SIGNAL_FOR_EACH_SLOT BIT[7:0]

HC_REG_DLL_CONFIG ADDRESS 0x0100 RW
HC_REG_DLL_CONFIG RESET_VALUE 0x60006400
        SDC4_DIS_DOUT BIT[31]
        DLL_RST BIT[30]
        PDN BIT[29]
        CK_INTP_SEL BIT[28]
        CK_INTP_EN BIT[27]
        MCLK_FREQ BIT[26:24]
        CDR_SELEXT BIT[23:20]
        CDR_EXT_EN BIT[19]
        CK_OUT_EN BIT[18]
        CDR_EN BIT[17]
        DLL_EN BIT[16]
        CDR_UPD_RATE BIT[15:14]
        DLL_UPD_RATE BIT[13:12]
        DLL_PHASE_DET BIT[11:10]
        CDR_ALGORITHM_SEL BIT[9]
        CMD_DAT_TRACK_SEL BIT[0]

HC_REG_DLL_TEST_CTL ADDRESS 0x0104 RW
HC_REG_DLL_TEST_CTL RESET_VALUE 0x00000000
        VTH_CTRL BIT[31:26]
        DELTA_VGS_CTRL BIT[25:22]
        DLL_BIAS_EXT_EN BIT[21]
        CDR_TEST_CTRL BIT[20:19]
        EXT_UP_DN BIT[18]
        ATEST_CTRL BIT[17]
        ATEST_OUT_MUX_CTRL BIT[16:14]
        DTEST_CTRL BIT[13]
        DTEST_OUT_MUX_CTRL BIT[12:9]
        DLL_TAP_CTRL BIT[8]
        DLL_CUR_CTRL BIT[7:6]
        INT_REF_CLK BIT[5]
        FEEDBACK_CLK_EN BIT[4]
        DTEST_OUT_MUX_CTRL_MSB BIT[3:2]
        VTH_CTRL_MSB BIT[1]

HC_REG_DLL_STATUS ADDRESS 0x0108 R
HC_REG_DLL_STATUS RESET_VALUE 0x00000000
        SDC4_DTEST_MUXSEL BIT[12]
        DDR_DLL_LOCK_JDR BIT[11]
        SDC4_DLL_DTEST_OUT_ATPG BIT[10:9]
        SDC4_DLL_LOCK_ATPG BIT[8]
        DLL_LOCK BIT[7]
        CDR_PHASE BIT[6:3]
        DDLL_COARSE_CAL BIT[2]

HC_VENDOR_SPECIFIC_FUNC ADDRESS 0x010C RW
HC_VENDOR_SPECIFIC_FUNC RESET_VALUE 0x00000A1C
        HC_AUTO_CMD_COUNTER BIT[31:22]
        HC_SELECT_IN BIT[21:19]
        HC_SELECT_IN_EN BIT[18]
        ADMA_DESC_PRIORITY BIT[17]
        HC_IO_PAD_PWR_SWITCH BIT[16]
        HC_IO_PAD_PWR_SWITCH_EN BIT[15]
        HC_IGNORE_CTOUT BIT[14]
        HC_SW_SDC4_CMD19 BIT[13]
        HC_INVERT_OUT BIT[12]
        HC_INVERT_OUT_EN BIT[11]
        MODE BIT[10]
        SDC4_MCLK_SEL BIT[9:8]
        ADMA_ERR_SIZE_EN BIT[7]
        HC_AUTO_CMD21_EN BIT[6]
        HC_AUTO_CMD19_EN BIT[5]
        HC_HCLKON_SW_EN BIT[4]
        ADMA_BUSREQ_EN BIT[3]
        FLOW_EN BIT[2]
        PWRSAVE BIT[1]
        CLK_INV BIT[0]

HC_VENDOR_SPECIFIC_FUNC2 ADDRESS 0x0110 RW
HC_VENDOR_SPECIFIC_FUNC2 RESET_VALUE 0xF88218A8
        QSB_AXI_ABURST BIT[31]
        NUM_OUTSTANDING_DATA BIT[30:28]
        PROCEED_AXI_AFTER_ERR BIT[27]
        QSB_AXI_AFULL_CALC BIT[26]
        ONE_MID_SUPPORT BIT[25]
        QSB_AXI_READ_MEMTYPE BIT[24:22]
        HC_SW_RST_REQ BIT[21]
        HC_SW_RST_WAIT_IDLE_DIS BIT[20]
        SDCC5_HALT_REQ BIT[19]
        SDCC5_HALT_ACK BIT[18]
        SDCC5_M_IDLE BIT[17]
        SDCC5_HALT_ACK_SW_EN BIT[16]
        SDCC5_HALT_ACK_SW BIT[15]
        SDCC5_M_IDLE_DIS BIT[14]
        QSB_AXI_INTERLEAVING_EN BIT[13]
        QSB_AXI_TRANSIENT BIT[12]
        QSB_AXI_PROTNS BIT[11]
        QSB_AXI_REQPRIORITY BIT[10:9]
        QSB_AXI_MEMTYPE BIT[8:6]
        QSB_AXI_NOALLOCATE BIT[5]
        QSB_AXI_INNERSHARED BIT[4]
        QSB_AXI_SHARED BIT[3]
        QSB_AXI_OOOWR BIT[2]
        QSB_AXI_OOORD BIT[1]
        QSB_AXI_AFULL BIT[0]

HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0 ADDRESS 0x0114 R
HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0 RESET_VALUE 0x00000000
        RESP_ERR_WR BIT[31]
        RESP_ERR_TID BIT[30:28]
        DESC_ADDR_35_21 BIT[27:13]
        DESC_ADDR_12_0 BIT[12:0]

HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1 ADDRESS 0x0118 R
HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1 RESET_VALUE 0x00000000
        AHB_MON_HTRANS BIT[21:20]
        AHB_MON_WO_REQ BIT[19]
        AHB_MON_HBURST BIT[18:16]
        AHB_MON_HWRITE BIT[15]
        AHB_MON_HSIZE BIT[14:12]
        AHB_MON_HPROT BIT[11:8]
        AHB_MON_CUR_MASTER BIT[7:0]

HC_VENDOR_SPECIFIC_CAPABILITIES0 ADDRESS 0x011C RW
HC_VENDOR_SPECIFIC_CAPABILITIES0 RESET_VALUE 0x00000000
        VS_CAPABILITIES_SLOT_TYPE BIT[31:30]
        VS_CAPABILITIES_ASYNC_INT_SUPPORT BIT[29]
        VS_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT BIT[28]
        VS_CAPABILITIES_VOLTAGE_SUPPORT_1_8V BIT[26]
        VS_CAPABILITIES_VOLTAGE_SUPPORT_3_0V BIT[25]
        VS_CAPABILITIES_VOLTAGE_SUPPORT_3_3V BIT[24]
        VS_CAPABILITIES_SUSPEND_RESUME_SUPPORT BIT[23]
        VS_CAPABILITIES_SDMA_SUPPORT BIT[22]
        VS_CAPABILITIES_HS_SUPPORT BIT[21]
        VS_CAPABILITIES_ADMA2_SUPPORT BIT[19]
        VS_CAPABILITIES_SUPPORT_8_BIT BIT[18]
        VS_CAPABILITIES_MAX_BLK_LENGTH BIT[17:16]
        VS_CAPABILITIES_BASE_SDCLK_FREQ BIT[15:8]
        VS_CAPABILITIES_TIMEOUT_CLK_UNIT BIT[7]
        VS_CAPABILITIES_TIMEOUT_CLK_FREQ BIT[5:0]

HC_VENDOR_SPECIFIC_CAPABILITIES1 ADDRESS 0x0120 RW
HC_VENDOR_SPECIFIC_CAPABILITIES1 RESET_VALUE 0x02008007
        SPEC_VERSION BIT[31:24]
        VS_CAPABILITIES_CLK_MULTIPLIER BIT[23:16]
        VS_CAPABILITIES_RETUNING_MODE BIT[15:14]
        VS_CAPABILITIES_USE_TUNING_FOR_SDR50 BIT[13]
        VS_CAPABILITIES_TIMER_CNT_FOR_RETUNING BIT[11:8]
        VS_CAPABILITIES_DRIVER_TYPE_D_SUPPORT BIT[6]
        VS_CAPABILITIES_DRIVER_TYPE_C_SUPPORT BIT[5]
        VS_CAPABILITIES_DRIVER_TYPE_A_SUPPORT BIT[4]
        VS_CAPABILITIES_DDR_50_SUPPORT BIT[2]
        VS_CAPABILITIES_SDR_104_SUPPORT BIT[1]
        VS_CAPABILITIES_SDR_50_SUPPORT BIT[0]

HC_VENDOR_SPECIFIC_T4_DLY_CTRL ADDRESS 0x0124 RW
HC_VENDOR_SPECIFIC_T4_DLY_CTRL RESET_VALUE 0x0000382B
        T4_DLY_SPARE_CTL BIT[15:14]
        T4_DLY_POWERDOWN_EN BIT[13]
        T4_DLY_TESTOUT_SEL BIT[12:11]
        T4_DLY_BYPASS_EN BIT[10]
        T4_DLY_CAL_START BIT[9]
        T4_DLY_CAL_OVERRIDE BIT[8]
        T4_DLY_TARGET_CODE BIT[7:0]

HC_VENDOR_SPECIFIC_T4_DLY_STAT ADDRESS 0x0128 R
HC_VENDOR_SPECIFIC_T4_DLY_STAT RESET_VALUE 0x00000000
        T4_DLY_SPARE_OUT BIT[15:14]
        T4_DLY_CAL_DLY_CODE_FAST_RANGE BIT[13]
        T4_DLY_CAL_DLY_CODE_ISEL BIT[12:6]
        T4_DLY_CAL_DLY_CODE_RSEL BIT[5:4]
        T4_DLY_STATE_DESC BIT[3:0]

HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0 ADDRESS 0x0130 RW
HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0 RESET_VALUE 0x00000000
        STAGGER_CAL_ENA BIT[25]
        TRACKING_CAL_ENA BIT[24]
        OSC_COUNT_ERR_TOLERANCE BIT[23:20]
        TRACK_CALIB_MODE BIT[19]
        FULL_DELAY BIT[18]
        HW_AUTOCAL_ENA BIT[17]
        SW_TRIG_FULL_CALIB BIT[16]
        OSC_PRE_DIV BIT[13:12]
        TMUX_CHAR BIT[10:0]

HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1 ADDRESS 0x0134 RW
HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
        OSC_COUNT_DELAY BIT[26:24]
        STANDBY_DELAY BIT[23:20]
        DEL_MODE_DELAY BIT[18:16]
        OSC_MODE_DELAY BIT[14:12]
        DECODER_DELAY BIT[10:8]
        DIVIDER_DELAY BIT[6:4]
        MULTIPLIER_DELAY BIT[2:0]

HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0 ADDRESS 0x0138 RW
HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
        INVALID_TIMER_ENA BIT[24]
        INVALID_TIMER_VAL BIT[23:20]
        TIMER_ENA BIT[16]
        TIMER_VAL BIT[15:0]

HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1 ADDRESS 0x013C RW
HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
        FF_TIMER_ENA BIT[12]
        FF_TIMER_VAL BIT[9:0]

HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG ADDRESS 0x0140 RW
HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
        TREF BIT[31:16]
        CCAL_REF_COUNT BIT[13:8]
        FCAL_REF_COUNT BIT[5:0]

HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG ADDRESS 0x0144 RW
HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
        CCAL_SUBUNIT_CAPS BIT[12:8]
        CCAL_UNITSTEPS BIT[5:0]

HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG ADDRESS 0x0148 RW
HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG RESET_VALUE 0x00000000
        TEMP_FIELD BIT[15:0]

HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG ADDRESS 0x014C RW
HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG ADDRESS 0x0150 RW
HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG ADDRESS 0x0154 RW
HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG ADDRESS 0x0158 RW
HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG ADDRESS 0x015C RW
HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG ADDRESS 0x0160 RW
HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
        SLAV_DDA_OFFSET_MODE BIT[17]
        SLAV_DDA_OFFSET_SIGN BIT[16]
        SLAVE_DDA_OFFSET BIT[15:12]
        SLAVE_DDA_DELAY BIT[10:0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0 ADDRESS 0x0164 R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1 ADDRESS 0x0168 R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2 ADDRESS 0x016C R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3 ADDRESS 0x0170 R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4 ADDRESS 0x0174 R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4 RESET_VALUE 0x000000FF
        SLAVE_DDA_DA1_TAPS BIT[7:4]
        SLAVE_DDA_DA0_TAPS BIT[3:0]

HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG ADDRESS 0x0178 RW
HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG RESET_VALUE 0x00000000
        CDC_SDDA_EN BIT[2]
        CDC_SWITCH_RC_EN BIT[1]
        CDC_SWITCH_BYPASS_OFF BIT[0]

HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG ADDRESS 0x017C RW
HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG RESET_VALUE 0x00F08000
        CDC_CAL_TIMEOUT_ENABLE BIT[25]
        CDC_AUTO_SW_CAL_ENABLE BIT[24]
        CDC_CAL_TIMEOUT_THRESHOLD BIT[23:16]
        AUTO_TRIG_INTERVAL BIT[15:0]

HC_VENDOR_SPECIFIC_DDR200_STAT ADDRESS 0x0180 R
HC_VENDOR_SPECIFIC_DDR200_STAT RESET_VALUE 0x00000000
        CDC_CAL_VALID BIT[0]

HC_VENDOR_SPECIFIC_DDR200_CFG ADDRESS 0x0184 RW
HC_VENDOR_SPECIFIC_DDR200_CFG RESET_VALUE 0x00000000
        FF_CLK_DIS BIT[10]
        VOLTAGE_MUX_SEL BIT[9]
        CDC_TRAFFIC_SEL BIT[8:7]
        START_CDC_TRAFFIC BIT[6]
        CRC_TOKEN_SAMPL_FALL_EDGE BIT[5]
        DATIN_SAMPL_FALL_EDGE BIT[4]
        CDC_T4_TEST_OUT_SEL BIT[3]
        CMDIN_EDGE_SEL BIT[2]
        CMDIN_RCLK_EN BIT[1]
        CDC_T4_DLY_SEL BIT[0]

HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL ADDRESS 0x0188 RW
HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL RESET_VALUE 0x00000000
        CMD_PERIOD BIT[1]
        ENABLE BIT[0]

HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT ADDRESS 0x018C R
HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT RESET_VALUE 0x00000000
        FLOW_CTRL_TIME BIT[31:0]

HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT ADDRESS 0x0190 R
HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT RESET_VALUE 0x00000000
        BUSY_TIME BIT[31:0]

HC_VENDOR_SPECIFIC_DATA_TIME_COUNT ADDRESS 0x0194 R
HC_VENDOR_SPECIFIC_DATA_TIME_COUNT RESET_VALUE 0x00000000
        DATA_TIME BIT[31:0]

HC_VENDOR_SPECIFIC_CMD_TIME_COUNT ADDRESS 0x0198 R
HC_VENDOR_SPECIFIC_CMD_TIME_COUNT RESET_VALUE 0x00000000
        CMD_TIME BIT[31:0]

HC_VENDOR_SPECIFIC_ERR_INT_STS ADDRESS 0x019C R
HC_VENDOR_SPECIFIC_ERR_INT_STS RESET_VALUE 0x00000000
        AUTO_CDC_SW_CALIB_ERR BIT[1]
        AUTO_CDC_SW_CALIB_TOUT BIT[0]

HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG ADDRESS 0x01A0 R
HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG RESET_VALUE 0x00000000
        IO_HIGH_V BIT[3]
        IO_LOW_V BIT[2]
        BUS_ON BIT[1]
        BUS_OFF BIT[0]

HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG ADDRESS 0x01A4 RW
HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG RESET_VALUE 0x00000000
        IO_HIGH_V BIT[3]
        IO_LOW_V BIT[2]
        BUS_ON BIT[1]
        BUS_OFF BIT[0]

HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG ADDRESS 0x01A8 W
HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG RESET_VALUE 0x00000000
        IO_HIGH_V BIT[3]
        IO_LOW_V BIT[2]
        BUS_ON BIT[1]
        BUS_OFF BIT[0]

HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG ADDRESS 0x01AC RW
HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG RESET_VALUE 0x00000000
        HC_CARD_STATE_STABLE BIT[9]
        RST_NOT_WAIT_PWRCTL_REG BIT[8]
        HC_WRITE_PROTECT_PAD BIT[7:6]
        CARD_DETECT_PIN_LEVEL BIT[5]
        HC_WRITE_PROTECT BIT[4]
        IO_SIG_SWITCH_FAIL BIT[3]
        IO_SIG_SWITCH_SUCCESS BIT[2]
        BUS_ON_OFF_FAIL BIT[1]
        BUS_ON_OFF_SUCCESS BIT[0]

HC_VENDOR_SPECIFIC_FUNC3 ADDRESS 0x01B0 RW
HC_VENDOR_SPECIFIC_FUNC3 RESET_VALUE 0x00000000
        QSB_AXI_REDIRECT BIT[4]
        PWRSAVE_DLL BIT[3]
        SDIO_TRANS BIT[2]
        HCLK_IDLE_GATING BIT[1]
        MCLK_IDLE_GATING BIT[0]

HC_REG_DLL_CONFIG_2 ADDRESS 0x01B4 RW
HC_REG_DLL_CONFIG_2 RESET_VALUE 0x00000000
        DDR_TRAFFIC_INIT_SEL BIT[3:2]
        DDR_TRAFFIC_INIT_SW BIT[1]
        DDR_CAL_EN BIT[0]

HC_REG_DDR_CONFIG ADDRESS 0x01B8 RW
HC_REG_DDR_CONFIG RESET_VALUE 0x80040853
        PRG_DLY_EN BIT[31]
        EXT_PRG_RCLK_DLY_EN BIT[30]
        EXT_PRG_RCLK_DLY_CODE BIT[29:27]
        EXT_PRG_RCLK_DLY BIT[26:21]
        TCXO_CYCLES_DLY_LINE BIT[20:12]
        TCXO_CYCLES_CNT BIT[11:9]
        PRG_RCLK_DLY BIT[8:0]

SDC2_SDCC5_TOP BASE 0x67840000 sdc2_sdcc5_topaddr 31:0

sdcc5 MODULE OFFSET=SDC2_SDCC5_TOP+0x00024000 MAX=SDC2_SDCC5_TOP+0x000247FF APRE=SDC2_SDCC_ APOST= SPRE=SDC2_SDCC_ SPOST= FPRE=SDC2_SDCC_ FPOST= BPRE=SDC2_SDCC_ BPOST= ABPRE=SDC2_SDCC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SDC2_SDCC5_TOP.SDCC5
MCI_POWER ADDRESS 0x0000 RW
MCI_POWER RESET_VALUE 0x00000000
        DML_SW_RST_WAIT_IDLE_DIS BIT[11]
        SW_RST_WAIT_IDLE_DIS BIT[10]
        SW_RST_REQ BIT[9]
        SW_RST_CONFIG BIT[8]
        SW_RST BIT[7]
        OPEN_DRAIN BIT[6]
        CONTROL BIT[0]

MCI_CLK ADDRESS 0x0004 RW
MCI_CLK RESET_VALUE 0x01008000
        PWRSAVE_DLL BIT[31]
        SDIO_TRANS BIT[30]
        HCLK_IDLE_GATING BIT[29]
        MCLK_IDLE_GATING BIT[28]
        INT_MCLK_ON BIT[27]
        SDCC_CLK_EXT_EN BIT[26]
        RX_FLOW_TIMING BIT[25]
        SDC4_MCLK_SEL BIT[24:23]
        CLK_INV BIT[22]
        IO_PAD_PWR_SWITCH BIT[21]
        CLK_FB_DLY_SEL BIT[20]
        SD_DEV_SEL BIT[19:18]
        HCLKON_SW_EN BIT[17]
        SELECT_IN BIT[16:14]
        INVERT_OUT BIT[13]
        FLOW_ENA BIT[12]
        WIDEBUS BIT[11:10]
        PWRSAVE BIT[9]
        ENABLE BIT[8]

MCI_ARGUMENT ADDRESS 0x0008 RW
MCI_ARGUMENT RESET_VALUE 0x00000000
        CMD_ARG BIT[31:0]

MCI_CMD ADDRESS 0x000C RW
MCI_CMD RESET_VALUE 0x00000000
        AUTO_CMD21 BIT[17]
        AUTO_CMD19 BIT[16]
        CCS_DISABLE BIT[15]
        CCS_ENABLE BIT[14]
        MCIABORT BIT[13]
        DAT_CMD BIT[12]
        PROG_ENA BIT[11]
        ENABLE BIT[10]
        PENDING BIT[9]
        INTERRUPT BIT[8]
        LONGRSP BIT[7]
        RESPONSE BIT[6]
        CMD_INDEX BIT[5:0]

MCI_RESP_CMD ADDRESS 0x0010 R
MCI_RESP_CMD RESET_VALUE 0x00000000
        RESPCMD BIT[5:0]

MCI_RESPn(n):(0)-(3) ARRAY 0x00000014+0x4*n
MCI_RESP0 ADDRESS 0x0014 R
MCI_RESP0 RESET_VALUE 0x00000000
        STATUS BIT[31:0]

MCI_DATA_TIMER ADDRESS 0x0024 RW
MCI_DATA_TIMER RESET_VALUE 0x00000000
        DATA_TIME BIT[31:0]

MCI_DATA_LENGTH ADDRESS 0x0028 RW
MCI_DATA_LENGTH RESET_VALUE 0x00000000
        DATALENGTH BIT[24:0]

MCI_DATA_CTL ADDRESS 0x002C RW
MCI_DATA_CTL RESET_VALUE 0x00100000
        SW_SDC4_CMD19 BIT[21]
        RX_DATA_PEND BIT[20]
        AUTO_PROG_DONE BIT[19]
        INFINITE_TRANSFER BIT[18]
        DATA_PEND BIT[17]
        BLOCKSIZE BIT[16:4]
        DM_ENABLE BIT[3]
        MODE BIT[2]
        DIRECTION BIT[1]
        ENABLE BIT[0]

MCI_DATA_COUNT ADDRESS 0x0030 R
MCI_DATA_COUNT RESET_VALUE 0x00000000
        DATACOUNT BIT[24:0]

MCI_STATUS ADDRESS 0x0034 R
MCI_STATUS RESET_VALUE 0x000C0000
        STATUS2_INT BIT[31]
        AUTO_CMD19_TIMEOUT BIT[30]
        BOOT_TIMEOUT BIT[29]
        BOOT_ACK_ERR BIT[28]
        BOOT_ACK_REC BIT[27]
        CCS_TIMEOUT BIT[26]
        SDIO_INTR_OPER BIT[25]
        ATA_CMD_COMPL BIT[24]
        PROG_DONE BIT[23]
        SDIO_INTR BIT[22]
        RXDATA_AVLBL BIT[21]
        TXDATA_AVLBL BIT[20]
        RXFIFO_EMPTY BIT[19]
        TXFIFO_EMPTY BIT[18]
        RXFIFO_FULL BIT[17]
        TXFIFO_FULL BIT[16]
        RXFIFO_HALF_FULL BIT[15]
        TXFIFO_HALF_FULL BIT[14]
        RXACTIVE BIT[13]
        TXACTIVE BIT[12]
        CMD_ACTIVE BIT[11]
        DATA_BLK_END BIT[10]
        START_BIT_ERR BIT[9]
        DATAEND BIT[8]
        CMD_SENT BIT[7]
        CMD_RESPONSE_END BIT[6]
        RX_OVERRUN BIT[5]
        TX_UNDERRUN BIT[4]
        DATA_TIMEOUT BIT[3]
        CMD_TIMEOUT BIT[2]
        DATA_CRC_FAIL BIT[1]
        CMD_CRC_FAIL BIT[0]

MCI_CLEAR ADDRESS 0x0038 W
MCI_CLEAR RESET_VALUE 0x00000000
        AUTO_CMD19_TIMEOUT_CLR BIT[30]
        BOOT_TIMEOUT_CLR BIT[29]
        BOOT_ACK_ERR_CLR BIT[28]
        BOOT_ACK_REC_CLR BIT[27]
        CCS_TIMEOUT_CLR BIT[26]
        ATA_CMD_COMPL_CLR BIT[24]
        PROG_DONE_CLR BIT[23]
        SDIO_INTR_CLR BIT[22]
        DATA_BLK_END_CLR BIT[10]
        START_BIT_ERR_CLR BIT[9]
        DATA_END_CLR BIT[8]
        CMD_SENT_CLR BIT[7]
        CMD_RESP_END_CLT BIT[6]
        RX_OVERRUN_CLR BIT[5]
        TX_UNDERRUN_CLR BIT[4]
        DATA_TIMEOUT_CLR BIT[3]
        CMD_TIMOUT_CLR BIT[2]
        DATA_CRC_FAIL_CLR BIT[1]
        CMD_CRC_FAIL_CLR BIT[0]

MCI_INT_MASKn(n):(0)-(1) ARRAY 0x0000003C+0x4*n
MCI_INT_MASK0 ADDRESS 0x003C RW
MCI_INT_MASK0 RESET_VALUE 0x00000000
        MASK31 BIT[31]
        MASK30 BIT[30]
        MASK29 BIT[29]
        MASK28 BIT[28]
        MASK27 BIT[27]
        MASK26 BIT[26]
        MASK25 BIT[25]
        MASK24 BIT[24]
        MASK23 BIT[23]
        MASK22 BIT[22]
        MASK21 BIT[21]
        MASK20 BIT[20]
        MASK19 BIT[19]
        MASK18 BIT[18]
        MASK17 BIT[17]
        MASK16 BIT[16]
        MASK15 BIT[15]
        MASK14 BIT[14]
        MASK13 BIT[13]
        MASK12 BIT[12]
        MASK11 BIT[11]
        MASK10 BIT[10]
        MASK9 BIT[9]
        MASK8 BIT[8]
        MASK7 BIT[7]
        MASK6 BIT[6]
        MASK5 BIT[5]
        MASK4 BIT[4]
        MASK3 BIT[3]
        MASK2 BIT[2]
        MASK1 BIT[1]
        MASK0 BIT[0]

MCI_FIFO_COUNT ADDRESS 0x0044 R
MCI_FIFO_COUNT RESET_VALUE 0x00000000
        DATA_COUNT BIT[23:0]

MCI_BOOT ADDRESS 0x0048 RW
MCI_BOOT RESET_VALUE 0x00000000
        EARLY_ASSERT_CMD_LINE BIT[3]
        BOOT_ACK_EN BIT[2]
        BOOT_EN BIT[1]
        BOOT_MODE BIT[0]

MCI_BOOT_ACK_TIMER ADDRESS 0x004C RW
MCI_BOOT_ACK_TIMER RESET_VALUE 0x00000000
        BOOT_ACK_TIMER BIT[31:0]

MCI_VERSION ADDRESS 0x0050 R
MCI_VERSION RESET_VALUE 0x1000002E
        MCI_VERSION BIT[31:0]

MCI_EMULATION_DLY_LINE ADDRESS 0x0054 RW
MCI_EMULATION_DLY_LINE RESET_VALUE 0x00000000
        DCM_DONE BIT[31]
        DCM_START BIT[30]
        DCM_LOCKED BIT[29]
        DCM_RESET BIT[28]
        SD_CLK_DLY_CTRL BIT[7:0]

MCI_CCS_TIMER ADDRESS 0x0058 RW
MCI_CCS_TIMER RESET_VALUE 0x00000000
        CCS_TIMER BIT[31:0]

MCI_RESPONSE_MASK ADDRESS 0x005C RW
MCI_RESPONSE_MASK RESET_VALUE 0x00000000
        RESPONSE_MASK BIT[31:0]

MCI_DLL_CONFIG ADDRESS 0x0060 RW
MCI_DLL_CONFIG RESET_VALUE 0x60006400
        SDC4_DIS_DOUT BIT[31]
        DLL_RST BIT[30]
        PDN BIT[29]
        CK_INTP_SEL BIT[28]
        CK_INTP_EN BIT[27]
        MCLK_FREQ BIT[26:24]
        CDR_SELEXT BIT[23:20]
        CDR_EXT_EN BIT[19]
        CK_OUT_EN BIT[18]
        CDR_EN BIT[17]
        DLL_EN BIT[16]
        CDR_UPD_RATE BIT[15:14]
        DLL_UPD_RATE BIT[13:12]
        DLL_PHASE_DET BIT[11:10]
        CDR_ALGORITHM_SEL BIT[9]
        CMD_DAT_TRACK_SEL BIT[0]

MCI_DLL_TEST_CTL ADDRESS 0x0064 RW
MCI_DLL_TEST_CTL RESET_VALUE 0x00000000
        VTH_CTRL BIT[31:26]
        DELTA_VGS_CTRL BIT[25:22]
        DLL_BIAS_EXT_EN BIT[21]
        CDR_TEST_CTRL BIT[20:19]
        EXT_UP_DN BIT[18]
        ATEST_CTRL BIT[17]
        ATEST_OUT_MUX_CTRL BIT[16:14]
        DTEST_CTRL BIT[13]
        DTEST_OUT_MUX_CTRL BIT[12:9]
        DLL_TAP_CTRL BIT[8]
        DLL_CUR_CTRL BIT[7:6]
        INT_REF_CLK BIT[5]
        FEEDBACK_CLK_EN BIT[4]
        DTEST_OUT_MUX_CTRL_MSB BIT[3:2]
        VTH_CTRL_MSB BIT[1]

MCI_DLL_STATUS ADDRESS 0x0068 R
MCI_DLL_STATUS RESET_VALUE 0x00000000
        SDC4_DTEST_MUXSEL BIT[12]
        DDR_DLL_LOCK_JDR BIT[11]
        SDC4_DLL_DTEST_OUT_ATPG BIT[10:9]
        SDC4_DLL_LOCK_ATPG BIT[8]
        DLL_LOCK BIT[7]
        CDR_PHASE BIT[6:3]
        DDLL_COARSE_CAL BIT[2]

MCI_STATUS2 ADDRESS 0x006C R
MCI_STATUS2 RESET_VALUE 0x00000000
        BAM_AXI_MASTER_ERR BIT[8]
        AUTO_CDC_SW_CALIB_ERR BIT[7]
        AUTO_CDC_SW_CALIB_TOUT BIT[6]
        DATA_AXI_MASTER_ERR BIT[5]
        DATA_END_BIT_ERROR BIT[4]
        CMD_END_BIT_ERROR BIT[3]
        FIFO_EMPTY_ERROR BIT[2]
        FIFO_FULL_ERROR BIT[1]
        MCLK_REG_WR_ACTIVE BIT[0]

MCI_GENERICS ADDRESS 0x0070 R
MCI_GENERICS RESET_VALUE 0x00000000
        SWITCHABLE_SIGNALING_VOLTAGE BIT[29]
        BUS_18V_SUPPORT BIT[28]
        BUS_30V_SUPPORT BIT[27]
        SD_DATA_WIDTH BIT[26:23]
        RAM_SIZE BIT[22:10]
        USE_SPS BIT[9]
        NUM_OF_DEV BIT[8:6]
        MAX_PIPES BIT[5:1]
        USE_DLL_SDC4 BIT[0]

MCI_FIFO_STATUS ADDRESS 0x0074 R
MCI_FIFO_STATUS RESET_VALUE 0x00007800
        RX_FIFO_512 BIT[18]
        RX_FIFO_256 BIT[17]
        RX_FIFO_128 BIT[16]
        RX_FIFO_64 BIT[15]
        TX_FIFO_512 BIT[14]
        TX_FIFO_256 BIT[13]
        TX_FIFO_128 BIT[12]
        TX_FIFO_64 BIT[11]
        FIFO_FILL_LEVEL BIT[10:0]

MCI_HC_MODE ADDRESS 0x0078 RW
MCI_HC_MODE RESET_VALUE 0x00000000
        PROGDONE_WO_CMD_RESP BIT[21]
        AUTO_CMD12_CLR_CMDACTIVE BIT[20]
        WRAP_ERROR BIT[19]
        BUSY_CHECK_VALID_PERIOD BIT[18:17]
        BUSY_CHECK_VALID_ALWAYS BIT[16]
        BAM_ERR_EN BIT[15]
        DIS_RST_AFTER_CRC_TOKEN_DDR200 BIT[14]
        FF_CLK_SW_RST_DIS BIT[13]
        IO_MACRO_SW_RST_PERIOD BIT[12]
        CLOCK_AFTER_EOB_DIS BIT[11]
        ADMA_INT_DATA BIT[10]
        BAM_CLK_EN_ACT BIT[9]
        ADMA_HPROT_DIS BIT[8]
        ADMA_NON_WRD_ALIGN_DIS BIT[7]
        DEASSERT_HREADY_DAT_DIS BIT[6]
        DEASSERT_HREADY_CMD_DIS BIT[5]
        IRQ_PCLK_DIS BIT[4]
        SINGLE_NON32_ERROR BIT[3]
        WAIT_DLL_LOCK BIT[2]
        CYCLES_AFTER_EOB_DIS BIT[1]
        HC_MODE_EN BIT[0]

MCI_FIFOn(n):(0)-(15) ARRAY 0x00000080+0x4*n
MCI_FIFO0 ADDRESS 0x0080 RW
MCI_FIFO0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

MCI_TESTBUS_CONFIG ADDRESS 0x00CC RW
MCI_TESTBUS_CONFIG RESET_VALUE 0x00000000
        CDC_DLL_TESTBUS_ATPG BIT[10]
        HW_EVENTS_EN BIT[9]
        SW_EVENTS_EN BIT[8]
        TESTBUS_SEL2 BIT[7:4]
        TESTBUS_ENA BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        TESTBUS_SEL BIT[2:0]

MCI_TEST_CTL ADDRESS 0x00D0 RW
MCI_TEST_CTL RESET_VALUE 0x00000000
        REGTEST BIT[3]
        ITEN BIT[0]

MCI_TEST_INPUT ADDRESS 0x00D4 R
MCI_TEST_INPUT RESET_VALUE 0x00000000
        MCIDATIN_7_4 BIT[9:6]
        MCICMDIN BIT[5]
        MCIDATIN_3_0 BIT[4:1]

MCI_TEST_OUT ADDRESS 0x00D8 RW
MCI_TEST_OUT RESET_VALUE 0x00000000
        MCIDATOUT_7_4 BIT[15:12]
        MCICMDOUT BIT[10]
        MCIDATOUT_3_0 BIT[9:6]
        MCIINTR1 BIT[1]
        MCIINTR0 BIT[0]

MCI_PWRCTL_STATUS_REG ADDRESS 0x00DC R
MCI_PWRCTL_STATUS_REG RESET_VALUE 0x00000000
        IO_HIGH_V BIT[3]
        IO_LOW_V BIT[2]
        BUS_ON BIT[1]
        BUS_OFF BIT[0]

MCI_PWRCTL_MASK_REG ADDRESS 0x00E0 RW
MCI_PWRCTL_MASK_REG RESET_VALUE 0x00000000
        IO_HIGH_V BIT[3]
        IO_LOW_V BIT[2]
        BUS_ON BIT[1]
        BUS_OFF BIT[0]

MCI_PWRCTL_CLEAR_REG ADDRESS 0x00E4 W
MCI_PWRCTL_CLEAR_REG RESET_VALUE 0x00000000
        IO_HIGH_V BIT[3]
        IO_LOW_V BIT[2]
        BUS_ON BIT[1]
        BUS_OFF BIT[0]

MCI_PWRCTL_CTL_REG ADDRESS 0x00E8 RW
MCI_PWRCTL_CTL_REG RESET_VALUE 0x00000000
        HC_CARD_STATE_STABLE BIT[9]
        RST_NOT_WAIT_PWRCTL_REG BIT[8]
        HC_WRITE_PROTECT_PAD BIT[7:6]
        CARD_DETECT_PIN_LEVEL BIT[5]
        HC_WRITE_PROTECT BIT[4]
        IO_SIG_SWITCH_FAIL BIT[3]
        IO_SIG_SWITCH_SUCCESS BIT[2]
        BUS_ON_OFF_FAIL BIT[1]
        BUS_ON_OFF_SUCCESS BIT[0]

MCI_CLEAR2 ADDRESS 0x00EC W
MCI_CLEAR2 RESET_VALUE 0x00000000
        BAM_AXI_MASTER_ERR_CLR BIT[8]
        AUTO_CDC_SW_CALIB_ERR_CLR BIT[7]
        AUTO_CDC_SW_CALIB_TOUT_CLR BIT[6]
        DATA_AXI_MASTER_ERR_CLR BIT[5]
        DATA_END_BIT_ERROR_CLR BIT[4]
        CMD_END_BIT_ERROR_CLR BIT[3]
        FIFO_EMPTY_ERROR_CLR BIT[2]
        FIFO_FULL_ERROR_CLR BIT[1]

MCI_INT_MASKINT2_n(n):(0)-(1) ARRAY 0x000000F0+0x4*n
MCI_INT_MASKINT2_0 ADDRESS 0x00F0 RW
MCI_INT_MASKINT2_0 RESET_VALUE 0x00000000
        MASK8 BIT[8]
        MASK7 BIT[7]
        MASK6 BIT[6]
        MASK5 BIT[5]
        MASK4 BIT[4]
        MASK3 BIT[3]
        MASK2 BIT[2]
        MASK1 BIT[1]

CHAR_CFG ADDRESS 0x00FC RW
CHAR_CFG RESET_VALUE 0x00000000
        CHAR_MODE BIT[15:12]
        CHAR_STATUS BIT[11:8]
        DIRECTION BIT[4]
        ENABLE BIT[0]

CHAR_CMD ADDRESS 0x0100 RW
CHAR_CMD RESET_VALUE 0x00000000
        CMDIN_ACTUAL BIT[15:8]
        CMDOUT_DATA_DIN_EXP BIT[7:0]

CHAR_DATA_n(n):(0)-(7) ARRAY 0x00000104+0x4*n
CHAR_DATA_0 ADDRESS 0x0104 RW
CHAR_DATA_0 RESET_VALUE 0x00000000
        DIN_ACTUAL BIT[15:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

DEBUG_REG ADDRESS 0x0124 R
DEBUG_REG RESET_VALUE 0x00000000
        TEST_BUS BIT[31:0]

IP_CATALOG ADDRESS 0x0128 R
IP_CATALOG RESET_VALUE 0x30040000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

QSB_VALUES ADDRESS 0x012C R
QSB_VALUES RESET_VALUE 0x00007991
        NON_BUF_BAM_BLOCK_END BIT[15]
        NOALLOCATE_VALUE BIT[14]
        NOALLOCATE_VALUE_EN BIT[13]
        HPROT_VALUE_EN BIT[12]
        HPROT_FOR_RDATA BIT[11:8]
        HPROT_FOR_WDATA BIT[7:4]
        HPROT_FOR_LAST_WDATA BIT[3:0]

QSB_AXI_VALUES ADDRESS 0x0130 RW
QSB_AXI_VALUES RESET_VALUE 0x3E2218A8
        QSB_AXI_REDIRECT BIT[30]
        QSB_AXI_ABURST BIT[29]
        NUM_OUTSTANDING_DATA BIT[28:26]
        PROCEED_AXI_AFTER_ERR BIT[25]
        QSB_AXI_AFULL_CALC BIT[24]
        ONE_MID_SUPPORT BIT[23]
        QSB_AXI_READ_MEMTYPE BIT[22:20]
        SDCC5_HALT_REQ BIT[19]
        SDCC5_HALT_ACK BIT[18]
        SDCC5_M_IDLE BIT[17]
        SDCC5_HALT_ACK_SW_EN BIT[16]
        SDCC5_HALT_ACK_SW BIT[15]
        SDCC5_M_IDLE_DIS BIT[14]
        QSB_AXI_INTERLEAVING_EN BIT[13]
        QSB_AXI_TRANSIENT BIT[12]
        QSB_AXI_PROTNS BIT[11]
        QSB_AXI_REQPRIORITY BIT[10:9]
        QSB_AXI_MEMTYPE BIT[8:6]
        QSB_AXI_NOALLOCATE BIT[5]
        QSB_AXI_INNERSHARED BIT[4]
        QSB_AXI_SHARED BIT[3]
        QSB_AXI_OOOWR BIT[2]
        QSB_AXI_OOORD BIT[1]
        QSB_AXI_AFULL BIT[0]

AXI_DATA_ERR_DBUG ADDRESS 0x0134 R
AXI_DATA_ERR_DBUG RESET_VALUE 0x00000000
        RESP_ERR_WR BIT[31]
        RESP_ERR_TID BIT[30:28]
        DESC_ADDR_35_21 BIT[27:13]
        DESC_ADDR_12_0 BIT[12:0]

T4_DLY_CTRL ADDRESS 0x0138 RW
T4_DLY_CTRL RESET_VALUE 0x0000382B
        T4_DLY_SPARE_CTL BIT[15:14]
        T4_DLY_POWERDOWN_EN BIT[13]
        T4_DLY_TESTOUT_SEL BIT[12:11]
        T4_DLY_BYPASS_EN BIT[10]
        T4_DLY_CAL_START BIT[9]
        T4_DLY_CAL_OVERRIDE BIT[8]
        T4_DLY_TARGET_CODE BIT[7:0]

T4_DLY_STAT ADDRESS 0x013C R
T4_DLY_STAT RESET_VALUE 0x00000000
        T4_DLY_SPARE_OUT BIT[15:14]
        T4_DLY_CAL_DLY_CODE_FAST_RANGE BIT[13]
        T4_DLY_CAL_DLY_CODE_ISEL BIT[12:6]
        T4_DLY_CAL_DLY_CODE_RSEL BIT[5:4]
        T4_DLY_STATE_DESC BIT[3:0]

CSR_CDC_CTLR_CFG0 ADDRESS 0x0140 RW
CSR_CDC_CTLR_CFG0 RESET_VALUE 0x00000000
        STAGGER_CAL_ENA BIT[25]
        TRACKING_CAL_ENA BIT[24]
        OSC_COUNT_ERR_TOLERANCE BIT[23:20]
        TRACK_CALIB_MODE BIT[19]
        FULL_DELAY BIT[18]
        HW_AUTOCAL_ENA BIT[17]
        SW_TRIG_FULL_CALIB BIT[16]
        OSC_PRE_DIV BIT[13:12]
        TMUX_CHAR BIT[10:0]

CSR_CDC_CTLR_CFG1 ADDRESS 0x0144 RW
CSR_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
        OSC_COUNT_DELAY BIT[26:24]
        STANDBY_DELAY BIT[23:20]
        DEL_MODE_DELAY BIT[18:16]
        OSC_MODE_DELAY BIT[14:12]
        DECODER_DELAY BIT[10:8]
        DIVIDER_DELAY BIT[6:4]
        MULTIPLIER_DELAY BIT[2:0]

CSR_CDC_CAL_TIMER_CFG0 ADDRESS 0x0148 RW
CSR_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
        INVALID_TIMER_ENA BIT[24]
        INVALID_TIMER_VAL BIT[23:20]
        TIMER_ENA BIT[16]
        TIMER_VAL BIT[15:0]

CSR_CDC_CAL_TIMER_CFG1 ADDRESS 0x014C RW
CSR_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
        FF_TIMER_ENA BIT[12]
        FF_TIMER_VAL BIT[9:0]

CSR_CDC_REFCOUNT_CFG ADDRESS 0x0150 RW
CSR_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
        TREF BIT[31:16]
        CCAL_REF_COUNT BIT[13:8]
        FCAL_REF_COUNT BIT[5:0]

CSR_CDC_COARSE_CAL_CFG ADDRESS 0x0154 RW
CSR_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
        CCAL_SUBUNIT_CAPS BIT[12:8]
        CCAL_UNITSTEPS BIT[5:0]

CSR_CDC_RSVD_CFG ADDRESS 0x0158 RW
CSR_CDC_RSVD_CFG RESET_VALUE 0x00000000
        TEMP_FIELD BIT[15:0]

CSR_CDC_OFFSET_CFG ADDRESS 0x015C RW
CSR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

CSR_CDC_DELAY_CFG ADDRESS 0x0160 RW
CSR_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

CSR_CDC_SW_MODE_CFG ADDRESS 0x0164 RW
CSR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

CSR_CDC_TEST_CFG ADDRESS 0x0168 RW
CSR_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

CSR_CDC_SW_OVRD_CFG ADDRESS 0x016C RW
CSR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

CSR_CDC_SLAVE_DDA_CFG ADDRESS 0x0170 RW
CSR_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
        SLAV_DDA_OFFSET_MODE BIT[17]
        SLAV_DDA_OFFSET_SIGN BIT[16]
        SLAVE_DDA_OFFSET BIT[15:12]
        SLAVE_DDA_DELAY BIT[10:0]

CSR_CDC_STATUS0 ADDRESS 0x0174 R
CSR_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

CSR_CDC_STATUS1 ADDRESS 0x0178 R
CSR_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

CSR_CDC_STATUS2 ADDRESS 0x017C R
CSR_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

CSR_CDC_STATUS3 ADDRESS 0x0180 R
CSR_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

CSR_CDC_STATUS4 ADDRESS 0x0184 R
CSR_CDC_STATUS4 RESET_VALUE 0x000000FF
        SLAVE_DDA_DA1_TAPS BIT[7:4]
        SLAVE_DDA_DA0_TAPS BIT[3:0]

CSR_CDC_GEN_CFG ADDRESS 0x0188 RW
CSR_CDC_GEN_CFG RESET_VALUE 0x00000000
        CDC_SDDA_EN BIT[2]
        CDC_SWITCH_RC_EN BIT[1]
        CDC_SWITCH_BYPASS_OFF BIT[0]

CDC_AUTO_SW_CAL_CFG ADDRESS 0x018C RW
CDC_AUTO_SW_CAL_CFG RESET_VALUE 0x00F08000
        CDC_CAL_TIMEOUT_ENABLE BIT[25]
        CDC_AUTO_SW_CAL_ENABLE BIT[24]
        CDC_CAL_TIMEOUT_THRESHOLD BIT[23:16]
        AUTO_TRIG_INTERVAL BIT[15:0]

DDR200_STAT ADDRESS 0x0190 R
DDR200_STAT RESET_VALUE 0x00000000
        CDC_CAL_VALID BIT[0]

DDR200_CFG ADDRESS 0x0194 RW
DDR200_CFG RESET_VALUE 0x00000000
        FF_CLK_DIS BIT[10]
        VOLTAGE_MUX_SEL BIT[9]
        CDC_TRAFFIC_SEL BIT[8:7]
        START_CDC_TRAFFIC BIT[6]
        CRC_TOKEN_SAMPL_FALL_EDGE BIT[5]
        DATIN_SAMPL_FALL_EDGE BIT[4]
        CDC_T4_TEST_OUT_SEL BIT[3]
        CMDIN_EDGE_SEL BIT[2]
        CMDIN_RCLK_EN BIT[1]
        CDC_T4_DLY_SEL BIT[0]

TIME_COUNT_CTRL ADDRESS 0x0198 RW
TIME_COUNT_CTRL RESET_VALUE 0x00000000
        CMD_PERIOD BIT[1]
        ENABLE BIT[0]

FLOW_CTRL_TIME_COUNT ADDRESS 0x019C R
FLOW_CTRL_TIME_COUNT RESET_VALUE 0x00000000
        FLOW_CTRL_TIME BIT[31:0]

BUSY_TIME_COUNT ADDRESS 0x01A0 R
BUSY_TIME_COUNT RESET_VALUE 0x00000000
        BUSY_TIME BIT[31:0]

DATA_TIME_COUNT ADDRESS 0x01A4 R
DATA_TIME_COUNT RESET_VALUE 0x00000000
        DATA_TIME_CNT BIT[31:0]

CMD_TIME_COUNT ADDRESS 0x01A8 R
CMD_TIME_COUNT RESET_VALUE 0x00000000
        CMD_TIME BIT[31:0]

MCI_DLL_CONFIG_2 ADDRESS 0x01AC RW
MCI_DLL_CONFIG_2 RESET_VALUE 0x00000000
        DDR_TRAFFIC_INIT_SEL BIT[3:2]
        DDR_TRAFFIC_INIT_SW BIT[1]
        DDR_CAL_EN BIT[0]

MCI_DDR_CONFIG ADDRESS 0x01B0 RW
MCI_DDR_CONFIG RESET_VALUE 0x80040853
        PRG_DLY_EN BIT[31]
        EXT_PRG_RCLK_DLY_EN BIT[30]
        EXT_PRG_RCLK_DLY_CODE BIT[29:27]
        EXT_PRG_RCLK_DLY BIT[26:21]
        TCXO_CYCLES_DLY_LINE BIT[20:12]
        TCXO_CYCLES_CNT BIT[11:9]
        PRG_RCLK_DLY BIT[8:0]

MCI_FIFO_ALTn(n):(0)-(255) ARRAY 0x00000400+0x4*n
MCI_FIFO_ALT0 ADDRESS 0x0400 RW
MCI_FIFO_ALT0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

sdcc5_hc MODULE OFFSET=SDC2_SDCC5_TOP+0x00024900 MAX=SDC2_SDCC5_TOP+0x00024AFF APRE=SDC2_SDCC_ APOST= SPRE=SDC2_SDCC_ SPOST= FPRE=SDC2_SDCC_ FPOST= BPRE=SDC2_SDCC_ BPOST= ABPRE=SDC2_SDCC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SDC2_SDCC5_TOP.SDCC5_HC
HC_REG_0_2 ADDRESS 0x0000 RW
HC_REG_0_2 RESET_VALUE 0x00000000
        ARG_2 BIT[31:0]

HC_REG_4_6 ADDRESS 0x0004 RW
HC_REG_4_6 RESET_VALUE 0x00000000
        BLK_CNT_FOR_CUR_TRANS BIT[31:16]
        BLK_SIZE_HST_SDMA_BUF BIT[14:12]
        BLK_SIZE_TRANS BIT[11:0]

HC_REG_8_A ADDRESS 0x0008 RW
HC_REG_8_A RESET_VALUE 0x00000000
        CMD_ARG_1 BIT[31:0]

HC_REG_C_E ADDRESS 0x000C RW
HC_REG_C_E RESET_VALUE 0x00000000
        CMD_INDX BIT[29:24]
        CMD_TYPE BIT[23:22]
        CMD_DATA_PRESENT_SEL BIT[21]
        CMD_INDX_CHECK_EN BIT[20]
        CMD_CRC_CHECK_EN BIT[19]
        CMD_RESP_TYPE_SEL BIT[17:16]
        TRANS_MODE_MULTI_SINGLE_BLK_SEL BIT[5]
        TRANS_MODE_DATA_DIRECTION_SEL BIT[4]
        TRANS_MODE_AUTO_CMD_EN BIT[3:2]
        TRANS_MODE_BLK_CNT_EN BIT[1]
        TRANS_MODE_DMA_EN BIT[0]

HC_REG_10_12 ADDRESS 0x0010 R
HC_REG_10_12 RESET_VALUE 0x00000000
        CMD_RESP BIT[31:0]

HC_REG_14_16 ADDRESS 0x0014 R
HC_REG_14_16 RESET_VALUE 0x00000000
        CMD_RESP BIT[31:0]

HC_REG_18_1A ADDRESS 0x0018 R
HC_REG_18_1A RESET_VALUE 0x00000000
        CMD_RESP BIT[31:0]

HC_REG_1C_1E ADDRESS 0x001C R
HC_REG_1C_1E RESET_VALUE 0x00000000
        CMD_RESP BIT[31:0]

HC_REG_20_22 ADDRESS 0x0020 RW
HC_REG_20_22 RESET_VALUE 0x00000000
        BUF_DATA_PORT_3 BIT[31:24]
        BUF_DATA_PORT_2 BIT[23:16]
        BUF_DATA_PORT_1 BIT[15:8]
        BUF_DATA_PORT_0 BIT[7:0]

HC_REG_24_26 ADDRESS 0x0024 R
HC_REG_24_26 RESET_VALUE 0x00080000
        SIGANLING_18_SWITCHING_STS BIT[25]
        PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL BIT[24]
        PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL BIT[23:20]
        PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL BIT[19]
        PRESENT_STATE_CARD_DETECT_PIN_LEVEL BIT[18]
        PRESENT_STATE_CARD_STATE_STABLE BIT[17]
        PRESENT_STATE_CARD_INSERTED BIT[16]
        PRESENT_STATE_BUF_RD_EN BIT[11]
        PRESENT_STATE_BUF_WR_EN BIT[10]
        PRESENT_STATE_RD_TRANS_ACT BIT[9]
        PRESENT_STATE_WR_TRANS_ACT BIT[8]
        PRESENT_STATE_RETUNING_REQ BIT[3]
        PRESENT_STATE_DAT_LINE_ACT BIT[2]
        PRESENT_STATE_CMD_INHIBIT_DAT BIT[1]
        PRESENT_STATE_CMD_INHIBIT_CMD BIT[0]

HC_REG_28_2A ADDRESS 0x0028 RW
HC_REG_28_2A RESET_VALUE 0x00000000
        WKUP_EVENT_EN_ON_SD_CARD_REMOVAL BIT[26]
        WKUP_EVENT_EN_ON_SD_CARD_INSERTION BIT[25]
        WKUP_EVENT_EN_ON_SD_CARD_INT BIT[24]
        BLK_GAP_CTL_INT BIT[19]
        BLK_GAP_CTL_RD_WAIT BIT[18]
        BLK_GAP_CTL_CONTINUE_REQ BIT[17]
        BLK_GAP_CTL_STOP_GAP_REQ BIT[16]
        PWR_CTL_SD_BUS_VOLTAGE_SEL BIT[11:9]
        PWR_CTL_SD_BUS_PWR BIT[8]
        HST_CTL1_CARD_DETECT_SIGNAL_SEL BIT[7]
        HST_CTL1_CARD_DETECT_TEST_LEVEL BIT[6]
        HST_CTL1_EXTENDED_DATA_TRANS_WIDTH BIT[5]
        HST_CTL1_DMA_SEL BIT[4:3]
        HST_CTL1_HS_EN BIT[2]
        HST_CTL1_DATA_TRANS_WIDTH BIT[1]
        HST_CTL1_LED_CTL BIT[0]

HC_REG_2C_2E ADDRESS 0x002C RW
HC_REG_2C_2E RESET_VALUE 0x00000001
        SW_RST_DAT_LINE BIT[26]
        SW_RST_CMD_LINE BIT[25]
        SW_RST_FOR_ALL BIT[24]
        DATA_TIMEOUT_COUNTER BIT[19:16]
        CLK_CTL_SDCLK_FREQ_SEL BIT[15:8]
        CLK_CTL_SDCLK_FREQ_SEL_MSB BIT[7:6]
        CLK_CTL_GEN_SEL BIT[5]
        CLK_CTL_SDCLK_EN BIT[2]
        CLK_CTL_INTERNAL_CLK_STABLE BIT[1]
        CLK_CTL_INTERNAL_CLK_EN BIT[0]

HC_REG_30_32 ADDRESS 0x0030 RW
HC_REG_30_32 RESET_VALUE 0x00000000
        ERR_INT_STS_VENDOR_SPECIFIC BIT[31:28]
        ERR_INT_STS_TUNING_ERR BIT[26]
        ERR_INT_STS_ADMA_ERR BIT[25]
        ERR_INT_STS_AUTO_CMD_ERR BIT[24]
        ERR_INT_STS_CURRENT_LIMIT_ERR BIT[23]
        ERR_INT_STS_DATA_END_BIT_ERR BIT[22]
        ERR_INT_STS_DATA_CRC_ERR BIT[21]
        ERR_INT_STS_DATA_TIMEOUT_ERR BIT[20]
        ERR_INT_STS_CMD_INDX_ERR BIT[19]
        ERR_INT_STS_CMD_END_BIT_ERR BIT[18]
        ERR_INT_STS_CMD_CRC_ERR BIT[17]
        ERR_INT_STS_CMD_TIMEOUT_ERR BIT[16]
        NORMAL_INT_STS_ERR_INT BIT[15]
        NORMAL_INT_STS_RETUNING_EVENT BIT[12]
        NORMAL_INT_STS_INT_C BIT[11]
        NORMAL_INT_STS_INT_B BIT[10]
        NORMAL_INT_STS_INT_A BIT[9]
        NORMAL_INT_STS_CARD_INT BIT[8]
        NORMAL_INT_STS_CARD_REMOVAL BIT[7]
        NORMAL_INT_STS_CARD_INSERTION BIT[6]
        NORMAL_INT_STS_BUF_RD_READY BIT[5]
        NORMAL_INT_STS_BUF_WR_READY BIT[4]
        NORMAL_INT_STS_DMA_INT BIT[3]
        NORMAL_INT_STS_BLK_GAP_EVENT BIT[2]
        NORMAL_INT_STS_TRANS_COMPLETE BIT[1]
        NORMAL_INT_STS_CMD_COMPLETE BIT[0]

HC_REG_34_36 ADDRESS 0x0034 RW
HC_REG_34_36 RESET_VALUE 0x00000000
        ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR BIT[31:28]
        ERR_INT_STS_EN_TUNING_ERR BIT[26]
        ERR_INT_STS_EN_ADMA_ERR BIT[25]
        ERR_INT_STS_EN_AUTO_CMD_ERR BIT[24]
        ERR_INT_STS_EN_CURRENT_LIMIT_ERR BIT[23]
        ERR_INT_STS_EN_DATA_END_BIT_ERR BIT[22]
        ERR_INT_STS_EN_DATA_CRC_ERR BIT[21]
        ERR_INT_STS_EN_DATA_TIMEOUT BIT[20]
        ERR_INT_STS_EN_CMD_INDX_ERR BIT[19]
        ERR_INT_STS_EN_CMD_END_BIT_ERR BIT[18]
        ERR_INT_STS_EN_CMD_CRC_ERR BIT[17]
        ERR_INT_STS_EN_CMD_TIMEOUT BIT[16]
        NORMAL_INT_STS_EN_RETUNING_EVENT BIT[12]
        NORMAL_INT_STS_EN_INT_C BIT[11]
        NORMAL_INT_STS_EN_INT_B BIT[10]
        NORMAL_INT_STS_EN_INT_A BIT[9]
        NORMAL_INT_STS_EN_CARD_INT BIT[8]
        NORMAL_INT_STS_EN_CARD_REMOVAL BIT[7]
        NORMAL_INT_STS_EN_CARD_INSERTION BIT[6]
        NORMAL_INT_STS_EN_BUF_RD_READY BIT[5]
        NORMAL_INT_STS_EN_BUF_WR_READY BIT[4]
        NORMAL_INT_STS_EN_DMA_INT BIT[3]
        NORMAL_INT_STS_EN_BLK_GAP_EVENT BIT[2]
        NORMAL_INT_STS_EN_TRANS_COMPLETE BIT[1]
        NORMAL_INT_STS_EN_CMD_COMPLETE BIT[0]

HC_REG_38_3A ADDRESS 0x0038 RW
HC_REG_38_3A RESET_VALUE 0x00000000
        ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR BIT[31:28]
        ERR_INT_SIGNAL_EN_TUNING_ERR BIT[26]
        ERR_INT_SIGNAL_EN_ADMA_ERR BIT[25]
        ERR_INT_SIGNAL_EN_AUTO_CMD_ERR BIT[24]
        ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR BIT[23]
        ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR BIT[22]
        ERR_INT_SIGNAL_EN_DATA_CRC_ERR BIT[21]
        ERR_INT_SIGNAL_EN_DATA_TIMEOUT BIT[20]
        ERR_INT_SIGNAL_EN_CMD_INDX_ERR BIT[19]
        ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR BIT[18]
        ERR_INT_SIGNAL_EN_CMD_CRC_ERR BIT[17]
        ERR_INT_SIGNAL_EN_CMD_TIMEOUT BIT[16]
        NORMAL_INT_SIGNAL_EN_ERR_INT BIT[15]
        NORMAL_INT_SIGNAL_EN_RETUNING_EVENT BIT[12]
        NORMAL_INT_SIGNAL_EN_INT_C BIT[11]
        NORMAL_INT_SIGNAL_EN_INT_B BIT[10]
        NORMAL_INT_SIGNAL_EN_INT_A BIT[9]
        NORMAL_INT_SIGNAL_EN_CARD_INT BIT[8]
        NORMAL_INT_SIGNAL_EN_CARD_REMOVAL BIT[7]
        NORMAL_INT_SIGNAL_EN_CARD_INSERTION BIT[6]
        NORMAL_INT_SIGNAL_EN_BUF_RD_READY BIT[5]
        NORMAL_INT_SIGNAL_EN_BUF_WR_READY BIT[4]
        NORMAL_INT_SIGNAL_EN_DMA_INT BIT[3]
        NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT BIT[2]
        NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE BIT[1]
        NORMAL_INT_SIGNAL_EN_CMD_COMPLETE BIT[0]

HC_REG_3C_3E ADDRESS 0x003C RW
HC_REG_3C_3E RESET_VALUE 0x00000000
        HST_CTL2_PRESET_VALUE_EN BIT[31]
        HST_CTL2_ASYNC_INT_EN BIT[30]
        HST_CTL2_SAMPL_CLK_SEL BIT[23]
        HST_CTL2_EXEC_TUNING BIT[22]
        HST_CTL2_DRIVER_STRENGTH_SEL BIT[21:20]
        HST_CTL2_SIGNALING_1_8_EN BIT[19]
        HST_CTL2_UHS_MODE_SEL BIT[18:16]
        AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12 BIT[7]
        AUTO_CMD_INDX_ERR BIT[4]
        AUTO_CMD_END_BIT_ERR BIT[3]
        AUTO_CMD_CRC_ERR BIT[2]
        AUTO_CMD_TIMEOUT BIT[1]
        AUTO_CMD12_NOT_EXEC BIT[0]

HC_REG_40_42 ADDRESS 0x0040 R
HC_REG_40_42 RESET_VALUE 0x3029C8B2
        CAPABILITIES_SLOT_TYPE BIT[31:30]
        CAPABILITIES_ASYNC_INT_SUPPORT BIT[29]
        CAPABILITIES_SYS_BUS_SUPPORT_64_BIT BIT[28]
        CAPABILITIES_VOLTAGE_SUPPORT_1_8V BIT[26]
        CAPABILITIES_VOLTAGE_SUPPORT_3_0V BIT[25]
        CAPABILITIES_VOLTAGE_SUPPORT_3_3V BIT[24]
        CAPABILITIES_SUSPEND_RESUME_SUPPORT BIT[23]
        CAPABILITIES_SDMA_SUPPORT BIT[22]
        CAPABILITIES_HS_SUPPORT BIT[21]
        CAPABILITIES_ADMA2_SUPPORT BIT[19]
        CAPABILITIES_SUPPORT_8_BIT BIT[18]
        CAPABILITIES_MAX_BLK_LENGTH BIT[17:16]
        CAPABILITIES_BASE_SDCLK_FREQ BIT[15:8]
        CAPABILITIES_TIMEOUT_CLK_UNIT BIT[7]
        CAPABILITIES_TIMEOUT_CLK_FREQ BIT[5:0]

HC_REG_44_46 ADDRESS 0x0044 R
HC_REG_44_46 RESET_VALUE 0x00008007
        CAPABILITIES_CLK_MULTIPLIER BIT[23:16]
        CAPABILITIES_RETUNING_MODE BIT[15:14]
        CAPABILITIES_USE_TUNING_FOR_SDR50 BIT[13]
        CAPABILITIES_TIMER_CNT_FOR_RETUNING BIT[11:8]
        CAPABILITIES_DRIVER_TYPE_D_SUPPORT BIT[6]
        CAPABILITIES_DRIVER_TYPE_C_SUPPORT BIT[5]
        CAPABILITIES_DRIVER_TYPE_A_SUPPORT BIT[4]
        CAPABILITIES_DDR_50_SUPPORT BIT[2]
        CAPABILITIES_SDR_104_SUPPORT BIT[1]
        CAPABILITIES_SDR_50_SUPPORT BIT[0]

HC_REG_48_4A ADDRESS 0x0048 R
HC_REG_48_4A RESET_VALUE 0x00000000
        MAX_CURRENT_1_8V BIT[23:16]
        MAX_CURRENT_3_0V BIT[15:8]
        MAX_CURRENT_3_3V BIT[7:0]

HC_REG_50_52 ADDRESS 0x0050 W
HC_REG_50_52 RESET_VALUE 0x00000000
        FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS BIT[31:28]
        FORCE_EVENT_FOR_ERR_ADMA BIT[25]
        FORCE_EVENT_FOR_ERR_AUTO_CMD BIT[24]
        FORCE_EVENT_FOR_ERR_CURRENT_LIMIT BIT[23]
        FORCE_EVENT_FOR_ERR_DATA_END_BIT BIT[22]
        FORCE_EVENT_FOR_ERR_DATA_CRC BIT[21]
        FORCE_EVENT_FOR_ERR_DATA_TIMEOUT BIT[20]
        FORCE_EVENT_FOR_ERR_CMD_INDX BIT[19]
        FORCE_EVENT_FOR_ERR_CMD_END_BIT BIT[18]
        FORCE_EVENT_FOR_ERR_CMD_CRC BIT[17]
        FORCE_EVENT_FOR_ERR_CMD_TIMEOUT BIT[16]
        FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12 BIT[7]
        FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR BIT[4]
        FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR BIT[3]
        FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR BIT[2]
        FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR BIT[1]
        FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC BIT[0]

HC_REG_54_56 ADDRESS 0x0054 R
HC_REG_54_56 RESET_VALUE 0x00000000
        ADMA_LENGTH_MISMATCH_ERR BIT[2]
        ADMA_ERR_STATE BIT[1:0]

HC_REG_58_5A ADDRESS 0x0058 RW
HC_REG_58_5A RESET_VALUE 0x00000000
        ADMA_SYS_ADDRESS BIT[31:0]

HC_REG_5C_5E ADDRESS 0x005C RW
HC_REG_5C_5E RESET_VALUE 0x00000000
        ADMA_SYS_ADDRESS_64 BIT[31:0]

HC_REG_60_62 ADDRESS 0x0060 R
HC_REG_60_62 RESET_VALUE 0x00040000
        DEFAULT_SPEED_DRIVER_STRENGTH_SEL BIT[31:30]
        DEFAULT_SPEED_CLK_GEN_SEL BIT[26]
        DEFAULT_SPEED_SDCLK_FREQ_SEL BIT[25:16]
        INIT_DRIVER_STRENGTH_SEL BIT[15:14]
        INIT_CLK_GEN_SEL BIT[10]
        INIT_SDCLK_FREQ_SEL BIT[9:0]

HC_REG_64_66 ADDRESS 0x0064 R
HC_REG_64_66 RESET_VALUE 0x00040002
        SDR12_DRIVER_STRENGTH_SEL BIT[31:30]
        SDR12_CLK_GEN_SEL BIT[26]
        SDR12_SDCLK_FREQ_SEL BIT[25:16]
        HS_DRIVER_STRENGTH_SEL BIT[15:14]
        HS_CLK_GEN_SEL BIT[10]
        HS_SDCLK_FREQ_SEL BIT[9:0]

HC_REG_68_6A ADDRESS 0x0068 R
HC_REG_68_6A RESET_VALUE 0x00010002
        SDR50_DRIVER_STRENGTH_SEL BIT[31:30]
        SDR50_CLK_GEN_SEL BIT[26]
        SDR50_SDCLK_FREQ_SEL BIT[25:16]
        SDR25_DRIVER_STRENGTH_SEL BIT[15:14]
        SDR25_CLK_GEN_SEL BIT[10]
        SDR25_SDCLK_FREQ_SEL BIT[9:0]

HC_REG_6C_6E ADDRESS 0x006C R
HC_REG_6C_6E RESET_VALUE 0x00020000
        DDR50_DRIVER_STRENGTH_SEL BIT[31:30]
        DDR50_CLK_GEN_SEL BIT[26]
        DDR50_SDCLK_FREQ_SEL BIT[25:16]
        SDR104_DRIVER_STRENGTH_SEL BIT[15:14]
        SDR104_CLK_GEN_SEL BIT[10]
        SDR104_SDCLK_FREQ_SEL BIT[9:0]

HC_REG_E0_E2 ADDRESS 0x00E0 RW
HC_REG_E0_E2 RESET_VALUE 0x00000000
        SHARED_BUS_CTL_BACK_END_PWR BIT[30:24]
        SHARED_BUS_INT_PIN_SEL BIT[22:20]
        SHARED_BUS_CTL_CLK_PIN_SEL BIT[18:16]
        SHARED_BUS_CTL_BUS_WIDTH_PRESET BIT[14:8]
        SHARED_BUS_CTL_NUM_INT_INPUT_PINS BIT[5:4]
        SHARED_BUS_CTL_NUM_CLK_PINS BIT[2:0]

HC_REG_FC_FE ADDRESS 0x00FC RW
HC_REG_FC_FE RESET_VALUE 0x00020000
        HC_VENDOR_VERSION_NUM BIT[31:24]
        HC_SPEC_VERSION_NUM BIT[23:16]
        INT_SIGNAL_FOR_EACH_SLOT BIT[7:0]

HC_REG_DLL_CONFIG ADDRESS 0x0100 RW
HC_REG_DLL_CONFIG RESET_VALUE 0x60006400
        SDC4_DIS_DOUT BIT[31]
        DLL_RST BIT[30]
        PDN BIT[29]
        CK_INTP_SEL BIT[28]
        CK_INTP_EN BIT[27]
        MCLK_FREQ BIT[26:24]
        CDR_SELEXT BIT[23:20]
        CDR_EXT_EN BIT[19]
        CK_OUT_EN BIT[18]
        CDR_EN BIT[17]
        DLL_EN BIT[16]
        CDR_UPD_RATE BIT[15:14]
        DLL_UPD_RATE BIT[13:12]
        DLL_PHASE_DET BIT[11:10]
        CDR_ALGORITHM_SEL BIT[9]
        CMD_DAT_TRACK_SEL BIT[0]

HC_REG_DLL_TEST_CTL ADDRESS 0x0104 RW
HC_REG_DLL_TEST_CTL RESET_VALUE 0x00000000
        VTH_CTRL BIT[31:26]
        DELTA_VGS_CTRL BIT[25:22]
        DLL_BIAS_EXT_EN BIT[21]
        CDR_TEST_CTRL BIT[20:19]
        EXT_UP_DN BIT[18]
        ATEST_CTRL BIT[17]
        ATEST_OUT_MUX_CTRL BIT[16:14]
        DTEST_CTRL BIT[13]
        DTEST_OUT_MUX_CTRL BIT[12:9]
        DLL_TAP_CTRL BIT[8]
        DLL_CUR_CTRL BIT[7:6]
        INT_REF_CLK BIT[5]
        FEEDBACK_CLK_EN BIT[4]
        DTEST_OUT_MUX_CTRL_MSB BIT[3:2]
        VTH_CTRL_MSB BIT[1]

HC_REG_DLL_STATUS ADDRESS 0x0108 R
HC_REG_DLL_STATUS RESET_VALUE 0x00000000
        SDC4_DTEST_MUXSEL BIT[12]
        DDR_DLL_LOCK_JDR BIT[11]
        SDC4_DLL_DTEST_OUT_ATPG BIT[10:9]
        SDC4_DLL_LOCK_ATPG BIT[8]
        DLL_LOCK BIT[7]
        CDR_PHASE BIT[6:3]
        DDLL_COARSE_CAL BIT[2]

HC_VENDOR_SPECIFIC_FUNC ADDRESS 0x010C RW
HC_VENDOR_SPECIFIC_FUNC RESET_VALUE 0x00000A1C
        HC_AUTO_CMD_COUNTER BIT[31:22]
        HC_SELECT_IN BIT[21:19]
        HC_SELECT_IN_EN BIT[18]
        ADMA_DESC_PRIORITY BIT[17]
        HC_IO_PAD_PWR_SWITCH BIT[16]
        HC_IO_PAD_PWR_SWITCH_EN BIT[15]
        HC_IGNORE_CTOUT BIT[14]
        HC_SW_SDC4_CMD19 BIT[13]
        HC_INVERT_OUT BIT[12]
        HC_INVERT_OUT_EN BIT[11]
        MODE BIT[10]
        SDC4_MCLK_SEL BIT[9:8]
        ADMA_ERR_SIZE_EN BIT[7]
        HC_AUTO_CMD21_EN BIT[6]
        HC_AUTO_CMD19_EN BIT[5]
        HC_HCLKON_SW_EN BIT[4]
        ADMA_BUSREQ_EN BIT[3]
        FLOW_EN BIT[2]
        PWRSAVE BIT[1]
        CLK_INV BIT[0]

HC_VENDOR_SPECIFIC_FUNC2 ADDRESS 0x0110 RW
HC_VENDOR_SPECIFIC_FUNC2 RESET_VALUE 0xF88218A8
        QSB_AXI_ABURST BIT[31]
        NUM_OUTSTANDING_DATA BIT[30:28]
        PROCEED_AXI_AFTER_ERR BIT[27]
        QSB_AXI_AFULL_CALC BIT[26]
        ONE_MID_SUPPORT BIT[25]
        QSB_AXI_READ_MEMTYPE BIT[24:22]
        HC_SW_RST_REQ BIT[21]
        HC_SW_RST_WAIT_IDLE_DIS BIT[20]
        SDCC5_HALT_REQ BIT[19]
        SDCC5_HALT_ACK BIT[18]
        SDCC5_M_IDLE BIT[17]
        SDCC5_HALT_ACK_SW_EN BIT[16]
        SDCC5_HALT_ACK_SW BIT[15]
        SDCC5_M_IDLE_DIS BIT[14]
        QSB_AXI_INTERLEAVING_EN BIT[13]
        QSB_AXI_TRANSIENT BIT[12]
        QSB_AXI_PROTNS BIT[11]
        QSB_AXI_REQPRIORITY BIT[10:9]
        QSB_AXI_MEMTYPE BIT[8:6]
        QSB_AXI_NOALLOCATE BIT[5]
        QSB_AXI_INNERSHARED BIT[4]
        QSB_AXI_SHARED BIT[3]
        QSB_AXI_OOOWR BIT[2]
        QSB_AXI_OOORD BIT[1]
        QSB_AXI_AFULL BIT[0]

HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0 ADDRESS 0x0114 R
HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0 RESET_VALUE 0x00000000
        RESP_ERR_WR BIT[31]
        RESP_ERR_TID BIT[30:28]
        DESC_ADDR_35_21 BIT[27:13]
        DESC_ADDR_12_0 BIT[12:0]

HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1 ADDRESS 0x0118 R
HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1 RESET_VALUE 0x00000000
        AHB_MON_HTRANS BIT[21:20]
        AHB_MON_WO_REQ BIT[19]
        AHB_MON_HBURST BIT[18:16]
        AHB_MON_HWRITE BIT[15]
        AHB_MON_HSIZE BIT[14:12]
        AHB_MON_HPROT BIT[11:8]
        AHB_MON_CUR_MASTER BIT[7:0]

HC_VENDOR_SPECIFIC_CAPABILITIES0 ADDRESS 0x011C RW
HC_VENDOR_SPECIFIC_CAPABILITIES0 RESET_VALUE 0x00000000
        VS_CAPABILITIES_SLOT_TYPE BIT[31:30]
        VS_CAPABILITIES_ASYNC_INT_SUPPORT BIT[29]
        VS_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT BIT[28]
        VS_CAPABILITIES_VOLTAGE_SUPPORT_1_8V BIT[26]
        VS_CAPABILITIES_VOLTAGE_SUPPORT_3_0V BIT[25]
        VS_CAPABILITIES_VOLTAGE_SUPPORT_3_3V BIT[24]
        VS_CAPABILITIES_SUSPEND_RESUME_SUPPORT BIT[23]
        VS_CAPABILITIES_SDMA_SUPPORT BIT[22]
        VS_CAPABILITIES_HS_SUPPORT BIT[21]
        VS_CAPABILITIES_ADMA2_SUPPORT BIT[19]
        VS_CAPABILITIES_SUPPORT_8_BIT BIT[18]
        VS_CAPABILITIES_MAX_BLK_LENGTH BIT[17:16]
        VS_CAPABILITIES_BASE_SDCLK_FREQ BIT[15:8]
        VS_CAPABILITIES_TIMEOUT_CLK_UNIT BIT[7]
        VS_CAPABILITIES_TIMEOUT_CLK_FREQ BIT[5:0]

HC_VENDOR_SPECIFIC_CAPABILITIES1 ADDRESS 0x0120 RW
HC_VENDOR_SPECIFIC_CAPABILITIES1 RESET_VALUE 0x02008007
        SPEC_VERSION BIT[31:24]
        VS_CAPABILITIES_CLK_MULTIPLIER BIT[23:16]
        VS_CAPABILITIES_RETUNING_MODE BIT[15:14]
        VS_CAPABILITIES_USE_TUNING_FOR_SDR50 BIT[13]
        VS_CAPABILITIES_TIMER_CNT_FOR_RETUNING BIT[11:8]
        VS_CAPABILITIES_DRIVER_TYPE_D_SUPPORT BIT[6]
        VS_CAPABILITIES_DRIVER_TYPE_C_SUPPORT BIT[5]
        VS_CAPABILITIES_DRIVER_TYPE_A_SUPPORT BIT[4]
        VS_CAPABILITIES_DDR_50_SUPPORT BIT[2]
        VS_CAPABILITIES_SDR_104_SUPPORT BIT[1]
        VS_CAPABILITIES_SDR_50_SUPPORT BIT[0]

HC_VENDOR_SPECIFIC_T4_DLY_CTRL ADDRESS 0x0124 RW
HC_VENDOR_SPECIFIC_T4_DLY_CTRL RESET_VALUE 0x0000382B
        T4_DLY_SPARE_CTL BIT[15:14]
        T4_DLY_POWERDOWN_EN BIT[13]
        T4_DLY_TESTOUT_SEL BIT[12:11]
        T4_DLY_BYPASS_EN BIT[10]
        T4_DLY_CAL_START BIT[9]
        T4_DLY_CAL_OVERRIDE BIT[8]
        T4_DLY_TARGET_CODE BIT[7:0]

HC_VENDOR_SPECIFIC_T4_DLY_STAT ADDRESS 0x0128 R
HC_VENDOR_SPECIFIC_T4_DLY_STAT RESET_VALUE 0x00000000
        T4_DLY_SPARE_OUT BIT[15:14]
        T4_DLY_CAL_DLY_CODE_FAST_RANGE BIT[13]
        T4_DLY_CAL_DLY_CODE_ISEL BIT[12:6]
        T4_DLY_CAL_DLY_CODE_RSEL BIT[5:4]
        T4_DLY_STATE_DESC BIT[3:0]

HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0 ADDRESS 0x0130 RW
HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0 RESET_VALUE 0x00000000
        STAGGER_CAL_ENA BIT[25]
        TRACKING_CAL_ENA BIT[24]
        OSC_COUNT_ERR_TOLERANCE BIT[23:20]
        TRACK_CALIB_MODE BIT[19]
        FULL_DELAY BIT[18]
        HW_AUTOCAL_ENA BIT[17]
        SW_TRIG_FULL_CALIB BIT[16]
        OSC_PRE_DIV BIT[13:12]
        TMUX_CHAR BIT[10:0]

HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1 ADDRESS 0x0134 RW
HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
        OSC_COUNT_DELAY BIT[26:24]
        STANDBY_DELAY BIT[23:20]
        DEL_MODE_DELAY BIT[18:16]
        OSC_MODE_DELAY BIT[14:12]
        DECODER_DELAY BIT[10:8]
        DIVIDER_DELAY BIT[6:4]
        MULTIPLIER_DELAY BIT[2:0]

HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0 ADDRESS 0x0138 RW
HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
        INVALID_TIMER_ENA BIT[24]
        INVALID_TIMER_VAL BIT[23:20]
        TIMER_ENA BIT[16]
        TIMER_VAL BIT[15:0]

HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1 ADDRESS 0x013C RW
HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
        FF_TIMER_ENA BIT[12]
        FF_TIMER_VAL BIT[9:0]

HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG ADDRESS 0x0140 RW
HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
        TREF BIT[31:16]
        CCAL_REF_COUNT BIT[13:8]
        FCAL_REF_COUNT BIT[5:0]

HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG ADDRESS 0x0144 RW
HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
        CCAL_SUBUNIT_CAPS BIT[12:8]
        CCAL_UNITSTEPS BIT[5:0]

HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG ADDRESS 0x0148 RW
HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG RESET_VALUE 0x00000000
        TEMP_FIELD BIT[15:0]

HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG ADDRESS 0x014C RW
HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
        SUBUNIT_OFFSET_MODE BIT[20]
        SUBUNIT_OFFSET_SIGN BIT[19]
        SUBUNIT_OFFSET BIT[16:12]
        UNIT_OFFSET_MODE BIT[8]
        UNIT_OFFSET_SIGN BIT[7]
        UNIT_OFFSET BIT[5:0]

HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG ADDRESS 0x0150 RW
HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG RESET_VALUE 0x00000000
        TARGET_COUNT_ENA BIT[28]
        TARGET_COUNT BIT[27:16]
        DELAY_VAL BIT[11:0]

HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG ADDRESS 0x0154 RW
HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
        SW_DEL_MODE BIT[3]
        SW_OSC_MODE BIT[2]
        SW_DA_SEL BIT[1]
        SW_LOAD BIT[0]

HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG ADDRESS 0x0158 RW
HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG RESET_VALUE 0x00000000
        CDC_SEL_DDA_TEST BIT[3]
        CDC_OSC_TEST_EN BIT[2]
        CDC_TEST_EN BIT[1]
        CDC_OUT_ONTEST2 BIT[0]

HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG ADDRESS 0x015C RW
HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
        SW_REF_GATE BIT[16]
        SW_OVRD_DA1_OSC_EN BIT[11]
        SW_OVRD_DA1_IN_EN BIT[10]
        SW_OVRD_DA0_OSC_EN BIT[9]
        SW_OVRD_DA0_IN_EN BIT[8]
        SW_OVRD_CDC_COUNTER_RST BIT[3]
        SW_OVRD_LOAD_DA_SEL BIT[2]
        SW_OVRD_ACTV_DA_SEL BIT[1]
        SW_OVRD_ENA BIT[0]

HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG ADDRESS 0x0160 RW
HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
        SLAV_DDA_OFFSET_MODE BIT[17]
        SLAV_DDA_OFFSET_SIGN BIT[16]
        SLAVE_DDA_OFFSET BIT[15:12]
        SLAVE_DDA_DELAY BIT[10:0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0 ADDRESS 0x0164 R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0 RESET_VALUE 0x0000000C
        CDC_ERROR_CODE BIT[26:24]
        SW_REF_GATE_COUNT BIT[23:16]
        OSC_COUNT BIT[15:4]
        CURR_SEL_DA BIT[3]
        CTLR_SM_IDLE BIT[2]
        OSC_DONE BIT[1]
        CALIBRATION_DONE BIT[0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1 ADDRESS 0x0168 R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1 RESET_VALUE 0x00000000
        CURR_DELAY_VALUE BIT[27:16]
        CURR_TMUX_DELAY BIT[11:0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2 ADDRESS 0x016C R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2 RESET_VALUE 0x10331033
        DA1_SUBUNITS BIT[28:24]
        DA1_UNITSTEPS BIT[21:16]
        DA0_SUBUNITS BIT[12:8]
        DA0_UNITSTEPS BIT[5:0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3 ADDRESS 0x0170 R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3 RESET_VALUE 0x00000000
        NUM_OF_OSC_ITER BIT[31:24]
        COUNT_ERROR BIT[23:12]
        CURR_TARGET_COUNT BIT[11:0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4 ADDRESS 0x0174 R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4 RESET_VALUE 0x000000FF
        SLAVE_DDA_DA1_TAPS BIT[7:4]
        SLAVE_DDA_DA0_TAPS BIT[3:0]

HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG ADDRESS 0x0178 RW
HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG RESET_VALUE 0x00000000
        CDC_SDDA_EN BIT[2]
        CDC_SWITCH_RC_EN BIT[1]
        CDC_SWITCH_BYPASS_OFF BIT[0]

HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG ADDRESS 0x017C RW
HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG RESET_VALUE 0x00F08000
        CDC_CAL_TIMEOUT_ENABLE BIT[25]
        CDC_AUTO_SW_CAL_ENABLE BIT[24]
        CDC_CAL_TIMEOUT_THRESHOLD BIT[23:16]
        AUTO_TRIG_INTERVAL BIT[15:0]

HC_VENDOR_SPECIFIC_DDR200_STAT ADDRESS 0x0180 R
HC_VENDOR_SPECIFIC_DDR200_STAT RESET_VALUE 0x00000000
        CDC_CAL_VALID BIT[0]

HC_VENDOR_SPECIFIC_DDR200_CFG ADDRESS 0x0184 RW
HC_VENDOR_SPECIFIC_DDR200_CFG RESET_VALUE 0x00000000
        FF_CLK_DIS BIT[10]
        VOLTAGE_MUX_SEL BIT[9]
        CDC_TRAFFIC_SEL BIT[8:7]
        START_CDC_TRAFFIC BIT[6]
        CRC_TOKEN_SAMPL_FALL_EDGE BIT[5]
        DATIN_SAMPL_FALL_EDGE BIT[4]
        CDC_T4_TEST_OUT_SEL BIT[3]
        CMDIN_EDGE_SEL BIT[2]
        CMDIN_RCLK_EN BIT[1]
        CDC_T4_DLY_SEL BIT[0]

HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL ADDRESS 0x0188 RW
HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL RESET_VALUE 0x00000000
        CMD_PERIOD BIT[1]
        ENABLE BIT[0]

HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT ADDRESS 0x018C R
HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT RESET_VALUE 0x00000000
        FLOW_CTRL_TIME BIT[31:0]

HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT ADDRESS 0x0190 R
HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT RESET_VALUE 0x00000000
        BUSY_TIME BIT[31:0]

HC_VENDOR_SPECIFIC_DATA_TIME_COUNT ADDRESS 0x0194 R
HC_VENDOR_SPECIFIC_DATA_TIME_COUNT RESET_VALUE 0x00000000
        DATA_TIME BIT[31:0]

HC_VENDOR_SPECIFIC_CMD_TIME_COUNT ADDRESS 0x0198 R
HC_VENDOR_SPECIFIC_CMD_TIME_COUNT RESET_VALUE 0x00000000
        CMD_TIME BIT[31:0]

HC_VENDOR_SPECIFIC_ERR_INT_STS ADDRESS 0x019C R
HC_VENDOR_SPECIFIC_ERR_INT_STS RESET_VALUE 0x00000000
        AUTO_CDC_SW_CALIB_ERR BIT[1]
        AUTO_CDC_SW_CALIB_TOUT BIT[0]

HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG ADDRESS 0x01A0 R
HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG RESET_VALUE 0x00000000
        IO_HIGH_V BIT[3]
        IO_LOW_V BIT[2]
        BUS_ON BIT[1]
        BUS_OFF BIT[0]

HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG ADDRESS 0x01A4 RW
HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG RESET_VALUE 0x00000000
        IO_HIGH_V BIT[3]
        IO_LOW_V BIT[2]
        BUS_ON BIT[1]
        BUS_OFF BIT[0]

HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG ADDRESS 0x01A8 W
HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG RESET_VALUE 0x00000000
        IO_HIGH_V BIT[3]
        IO_LOW_V BIT[2]
        BUS_ON BIT[1]
        BUS_OFF BIT[0]

HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG ADDRESS 0x01AC RW
HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG RESET_VALUE 0x00000000
        HC_CARD_STATE_STABLE BIT[9]
        RST_NOT_WAIT_PWRCTL_REG BIT[8]
        HC_WRITE_PROTECT_PAD BIT[7:6]
        CARD_DETECT_PIN_LEVEL BIT[5]
        HC_WRITE_PROTECT BIT[4]
        IO_SIG_SWITCH_FAIL BIT[3]
        IO_SIG_SWITCH_SUCCESS BIT[2]
        BUS_ON_OFF_FAIL BIT[1]
        BUS_ON_OFF_SUCCESS BIT[0]

HC_VENDOR_SPECIFIC_FUNC3 ADDRESS 0x01B0 RW
HC_VENDOR_SPECIFIC_FUNC3 RESET_VALUE 0x00000000
        QSB_AXI_REDIRECT BIT[4]
        PWRSAVE_DLL BIT[3]
        SDIO_TRANS BIT[2]
        HCLK_IDLE_GATING BIT[1]
        MCLK_IDLE_GATING BIT[0]

HC_REG_DLL_CONFIG_2 ADDRESS 0x01B4 RW
HC_REG_DLL_CONFIG_2 RESET_VALUE 0x00000000
        DDR_TRAFFIC_INIT_SEL BIT[3:2]
        DDR_TRAFFIC_INIT_SW BIT[1]
        DDR_CAL_EN BIT[0]

HC_REG_DDR_CONFIG ADDRESS 0x01B8 RW
HC_REG_DDR_CONFIG RESET_VALUE 0x80040853
        PRG_DLY_EN BIT[31]
        EXT_PRG_RCLK_DLY_EN BIT[30]
        EXT_PRG_RCLK_DLY_CODE BIT[29:27]
        EXT_PRG_RCLK_DLY BIT[26:21]
        TCXO_CYCLES_DLY_LINE BIT[20:12]
        TCXO_CYCLES_CNT BIT[11:9]
        PRG_RCLK_DLY BIT[8:0]

BLSP1_BLSP BASE 0x67880000 blsp1_blspaddr 31:0

bam MODULE OFFSET=BLSP1_BLSP+0x00000000 MAX=BLSP1_BLSP+0x0002EFFF APRE=BLSP1_BLSP_BAM_ APOST= SPRE=BLSP1_BLSP_BAM_ SPOST= FPRE=BLSP1_BLSP_BAM_ FPOST= BPRE=BLSP1_BLSP_BAM_ BPOST= ABPRE=BLSP1_BLSP_BAM_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.BAM
-- LYKAN_RPM.BLSP1_BLSP.BAM.BAM

BAM_CTRL ADDRESS 0x4000 RW
BAM_CTRL RESET_VALUE 0x00020000
        BAM_MESS_ONLY_CANCEL_WB BIT[20]
        CACHE_MISS_ERR_RESP_EN BIT[19]
        LOCAL_CLK_GATING BIT[18:17]
        IBC_DISABLE BIT[16]
        BAM_CACHED_DESC_STORE BIT[15]
        BAM_DESC_CACHE_SEL BIT[14:13]
        BAM_TESTBUS_SEL BIT[11:5]
        BAM_EN_ACCUM BIT[4]
        BAM_EN BIT[1]
        BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x4040 R
BAM_TIMER RESET_VALUE 0x00000000
        TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x4044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
        TIMER_RST BIT[31]
        TIMER_RUN BIT[30]
        TIMER_MODE BIT[29]
        TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x4008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
        CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x4014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
        BAM_TIMER_IRQ BIT[4]
        BAM_EMPTY_IRQ BIT[3]
        BAM_ERROR_IRQ BIT[2]
        BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x4018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
        BAM_TIMER_CLR BIT[4]
        BAM_EMPTY_CLR BIT[3]
        BAM_ERROR_CLR BIT[2]
        BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x401C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
        BAM_TIMER_EN BIT[4]
        BAM_EMPTY_EN BIT[3]
        BAM_ERROR_EN BIT[2]
        BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x407C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
        AOS_OVERFLOW_PRVNT BIT[31]
        MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
        MULTIPLE_EVENTS_SIZE_EN BIT[29]
        BAM_ZLT_W_CD_SUPPORT BIT[28]
        BAM_CD_ENABLE BIT[27]
        BAM_AU_ACCUMED BIT[26]
        BAM_PSM_P_HD_DATA BIT[25]
        BAM_REG_P_EN BIT[24]
        BAM_WB_DSC_AVL_P_RST BIT[23]
        BAM_WB_RETR_SVPNT BIT[22]
        BAM_WB_CSW_ACK_IDL BIT[21]
        BAM_WB_BLK_CSW BIT[20]
        BAM_WB_P_RES BIT[19]
        BAM_SI_P_RES BIT[18]
        BAM_AU_P_RES BIT[17]
        BAM_PSM_P_RES BIT[16]
        BAM_PSM_CSW_REQ BIT[15]
        BAM_SB_CLK_REQ BIT[14]
        BAM_IBC_DISABLE BIT[13]
        BAM_NO_EXT_P_RST BIT[12]
        BAM_FULL_PIPE BIT[11]
        BAM_ADML_SYNC_BRIDGE BIT[3]
        BAM_PIPE_CNFG BIT[2]
        BAM_ADML_DEEP_CONS_FIFO BIT[1]
        BAM_ADML_INCR4_EN_N BIT[0]

BAM_REVISION ADDRESS 0x5000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
        INACTIV_TMR_BASE BIT[31:24]
        CMD_DESC_EN BIT[23]
        DESC_CACHE_DEPTH BIT[22:21]
        NUM_INACTIV_TMRS BIT[20]
        INACTIV_TMRS_EXST BIT[19]
        HIGH_FREQUENCY_BAM BIT[18]
        BAM_HAS_NO_BYPASS BIT[17]
        SECURED BIT[16]
        USE_VMIDMT BIT[15]
        AXI_ACTIVE BIT[14]
        CE_BUFFER_SIZE BIT[13:12]
        NUM_EES BIT[11:8]
        REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x5004 R
BAM_SW_VERSION RESET_VALUE 0x10070000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x5008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
        BAM_NON_PIPE_GRP BIT[31:24]
        PERIPH_NON_PIPE_GRP BIT[23:16]
        BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
        BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x5010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
        SW_EVENTS_ZERO BIT[21]
        SW_EVENTS_SEL BIT[20:19]
        BAM_DATA_ERASE BIT[18]
        BAM_DATA_FLUSH BIT[17]
        BAM_CLK_ALWAYS_ON BIT[16]
        BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x5014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
        BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x5024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
        BAM_ERR_HVMID BIT[22:18]
        BAM_ERR_DIRECT_MODE BIT[17]
        BAM_ERR_HCID BIT[16:12]
        BAM_ERR_HPROT BIT[11:8]
        BAM_ERR_HBURST BIT[7:5]
        BAM_ERR_HSIZE BIT[4:3]
        BAM_ERR_HWRITE BIT[2]
        BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x5028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x502C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
        BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x5100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x5104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x6000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
        LOCK_EE_CTRL BIT[13]
        BAM_VMID BIT[12:8]
        BAM_RST_BLOCK BIT[7]
        BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(23) ARRAY 0x00006020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x6020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
        BAM_P_VMID BIT[12:8]
        BAM_P_SUP_GROUP BIT[7:3]
        BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00007000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x7000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00007004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x7004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00007008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x7008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000700C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x700C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
        BAM_ENABLED BIT[31]
        P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x7010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x7014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x7018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(23) ARRAY 0x00017000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x17000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
        P_LOCK_GROUP BIT[20:16]
        P_WRITE_NWD BIT[11]
        P_PREFETCH_LIMIT BIT[10:9]
        P_AUTO_EOB_SEL BIT[8:7]
        P_AUTO_EOB BIT[6]
        P_SYS_MODE BIT[5]
        P_SYS_STRM BIT[4]
        P_DIRECTION BIT[3]
        P_EN BIT[1]

BAM_P_RSTn(n):(0)-(23) ARRAY 0x00017004+0x1000*n
BAM_P_RST0 ADDRESS 0x17004 W
BAM_P_RST0 RESET_VALUE 0x00000000
        P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(23) ARRAY 0x00017008+0x1000*n
BAM_P_HALT0 ADDRESS 0x17008 RW
BAM_P_HALT0 RESET_VALUE 0x00000000
        P_PROD_HALTED BIT[1]
        P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(23) ARRAY 0x00017010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x17010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
        P_HRESP_ERR_IRQ BIT[7]
        P_PIPE_RST_ERROR_IRQ BIT[6]
        P_TRNSFR_END_IRQ BIT[5]
        P_ERR_IRQ BIT[4]
        P_OUT_OF_DESC_IRQ BIT[3]
        P_WAKE_IRQ BIT[2]
        P_TIMER_IRQ BIT[1]
        P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(23) ARRAY 0x00017014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x17014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
        P_HRESP_ERR_CLR BIT[7]
        P_PIPE_RST_ERROR_CLR BIT[6]
        P_TRNSFR_END_CLR BIT[5]
        P_ERR_CLR BIT[4]
        P_OUT_OF_DESC_CLR BIT[3]
        P_WAKE_CLR BIT[2]
        P_TIMER_CLR BIT[1]
        P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(23) ARRAY 0x00017018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x17018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
        P_HRESP_ERR_EN BIT[7]
        P_PIPE_RST_ERROR_EN BIT[6]
        P_TRNSFR_END_EN BIT[5]
        P_ERR_EN BIT[4]
        P_OUT_OF_DESC_EN BIT[3]
        P_WAKE_EN BIT[2]
        P_TIMER_EN BIT[1]
        P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(23) ARRAY 0x0001701C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1701C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
        P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(23) ARRAY 0x00017020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x17020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
        P_TIMER_RST BIT[31]
        P_TIMER_RUN BIT[30]
        P_TIMER_MODE BIT[29]
        P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(23) ARRAY 0x00017024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x17024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_SB_UPDATED BIT[24]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(23) ARRAY 0x00017028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x17028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_SB_UPDATED BIT[24]
        BAM_P_WAIT_4_ACK BIT[23]
        BAM_P_ACK_TOGGLE BIT[22]
        BAM_P_ACK_TOGGLE_R BIT[21]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(23) ARRAY 0x00017800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x17800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
        SW_OFST_IN_DESC BIT[31:16]
        SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(23) ARRAY 0x00017804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x17804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
        AU_PSM_ACCUMED BIT[31:16]
        AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(23) ARRAY 0x00017808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x17808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
        PSM_DESC_VALID BIT[31]
        PSM_DESC_IRQ BIT[30]
        PSM_DESC_IRQ_DONE BIT[29]
        PSM_GENERAL_BITS BIT[28:25]
        PSM_CONS_STATE BIT[24:22]
        PSM_PROD_SYS_STATE BIT[21:19]
        PSM_PROD_B2B_STATE BIT[18:16]
        PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(23) ARRAY 0x0001780C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1780C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(23) ARRAY 0x00017810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x17810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
        PSM_DESC_OFST BIT[31:16]
        PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(23) ARRAY 0x00017814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x17814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
        PSM_BLOCK_BYTE_CNT BIT[31:16]
        PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(23) ARRAY 0x00017818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x17818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
        P_BYTES_CONSUMED BIT[31:16]
        P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(23) ARRAY 0x0001781C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1781C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(23) ARRAY 0x00017820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x17820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
        P_DATA_FIFO_SIZE BIT[31:16]
        P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(23) ARRAY 0x00017824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x17824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(23) ARRAY 0x00017828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x17828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
        P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(23) ARRAY 0x0001782C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1782C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(23) ARRAY 0x00017830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x17830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
        WB_ACCUMULATED BIT[31:16]
        DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(23) ARRAY 0x00017834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x17834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
        RETR_DESC_OFST BIT[31:16]
        RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(23) ARRAY 0x00017838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x17838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
        SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(23) ARRAY 0x00017900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x17900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(23) ARRAY 0x00017904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x17904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(23) ARRAY 0x00017910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x17910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(23) ARRAY 0x00017914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x17914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(23) ARRAY 0x00017920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x17920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(23) ARRAY 0x00017924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x17924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(23) ARRAY 0x00017930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x17930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(23) ARRAY 0x00017934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x17934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[3:0]

-- LYKAN_RPM.BLSP1_BLSP.BAM.XPU2

XPU_SCR ADDRESS 0x2000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x2004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x2040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x2048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x204C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x2050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x2054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x2058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x2100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x2140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x2148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x214C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x2150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x2154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x2158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x2080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000020A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x20A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x20C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x20C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x20CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x20D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x20D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x20D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x2074 R
XPU_IDR0 RESET_VALUE 0x0000142A
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x2078 R
XPU_IDR1 RESET_VALUE 0x1F0C0A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x207C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(42,0) ARRAY 0x00002200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x2200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
        RWE BIT[31:0]

XPU_RGn_SCR(n):(0)-(42) ARRAY 0x00002250+0x80*n
XPU_RG0_SCR ADDRESS 0x2250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_RGn_MCR(n):(0)-(42) ARRAY 0x00002254+0x80*n
XPU_RG0_MCR ADDRESS 0x2254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

-- LYKAN_RPM.BLSP1_BLSP.BAM.VMIDMT

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        SMCFCFG BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_SCR1 ADDRESS 0x0004 RW
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00001F00
        GASRAE BIT[24]
        NSNUMSMRGO BIT[12:8]

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000A19
        SES BIT[31]
        SMS BIT[27]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009500
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDX BIT[11:8]

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
        OAS BIT[7:4]
        IAS BIT[3:0]

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0019021F
        NUMMSDRB BIT[23:16]
        MSAE BIT[9]
        QRIBE BIT[8]
        NVMID BIT[7:0]

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
        SGFEA0 BIT[31:0]

VMIDMT_SGFSR ADDRESS 0x0048 RW
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[28:24]
        SSDINDEX BIT[20:16]
        STREAMINDEX BIT[4:0]

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        SMCFCFG BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000A19
        SMS BIT[27]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDX BIT[11:8]

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
        OAS BIT[7:4]
        IAS BIT[3:0]

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0019021F
        NUMMSDRB BIT[23:16]
        MSAE BIT[9]
        QRIBE BIT[8]
        NVMID BIT[7:0]

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
        GFEA0 BIT[31:0]

VMIDMT_GFSR ADDRESS 0x0048 RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[28:24]
        SSDINDEX BIT[20:16]
        STREAMINDEX BIT[4:0]

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_VMIDMTACR ADDRESS 0x009C RW
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

VMIDMT_NSCR0 ADDRESS 0x0400 RW
VMIDMT_NSCR0 RESET_VALUE 0x00000111
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        SMCFCFG BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_NSCR2 ADDRESS 0x0408 RW
VMIDMT_NSCR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_NSACR ADDRESS 0x0410 RW
VMIDMT_NSACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_NSGFAR0 ADDRESS 0x0440 R
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
        GFEA0 BIT[31:0]

VMIDMT_NSGFSR ADDRESS 0x0448 RW
VMIDMT_NSGFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[28:24]
        SSDINDEX BIT[20:16]
        STREAMINDEX BIT[4:0]

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
        RWE BIT[24:0]

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
        CLKONOFFE BIT[2]
        BPMSACFG BIT[1]
        BPSMSACFG BIT[0]

VMIDMT_S2VRn(n):(0)-(24) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
        TRANSIENTCFG BIT[29:28]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR BIT[14:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        VMID BIT[4:0]

VMIDMT_AS2VRn(n):(0)-(24) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
        RCNSH BIT[30]
        RCISH BIT[29]
        RCOSH BIT[28]
        REQPRIORITYCFG BIT[4]
        REQPRIORITY BIT[1:0]

VMIDMT_SMRn(n):(0)-(24) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
        VALID BIT[31]
        MASK BIT[20:16]
        ID BIT[4:0]

uart0_dm MODULE OFFSET=BLSP1_BLSP+0x0002F000 MAX=BLSP1_BLSP+0x0002F1FF APRE=BLSP1_BLSP_UART0_ APOST= SPRE=BLSP1_BLSP_UART0_ SPOST= FPRE=BLSP1_BLSP_UART0_ FPOST= BPRE=BLSP1_BLSP_UART0_ BPOST= ABPRE=BLSP1_BLSP_UART0_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.UART0_DM
UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
        AUTO_RFR_LEVEL1 BIT[31:8]
        RX_RDY_CTL BIT[7]
        CTS_CTL BIT[6]
        AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
        RFR_CTS_LOOPBACK BIT[10]
        RX_ERROR_CHAR_OFF BIT[9]
        RX_BREAK_ZERO_CHAR_OFF BIT[8]
        LOOPBACK BIT[7]
        ERROR_MODE BIT[6]
        BITS_PER_CHAR BIT[5:4]
                ENUM_5_BITS VALUE 0x0
                ENUM_6_BITS VALUE 0x1
                ENUM_7_BITS VALUE 0x2
                ENUM_8_BITS VALUE 0x3
        STOP_BIT_LEN BIT[3:2]
                ENUM_0_563 VALUE 0x0
                ENUM_1_000_BIT_TIME VALUE 0x1
                ENUM_1_563 VALUE 0x2
                ENUM_2_000_BIT_TIMES VALUE 0x3
        PARITY_MODE BIT[1:0]
                NO_PARITY VALUE 0x0
                ODD_PARITY VALUE 0x1
                EVEN_PARITY VALUE 0x2
                SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
        STALE_TIMEOUT_MSB BIT[31:7]
        SAMPLE_DATA BIT[6]
        STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
        TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
        RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
        DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
        RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
        RX_SC_ENABLE BIT[5]
        TX_SC_ENABLE BIT[4]
        RX_BAM_ENABLE BIT[3]
        TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
        TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
        RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
        TEST_EN BIT[4]
        TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
        TX_FIFO_STATE_MSB BIT[31:14]
        TX_ASYNC_FIFO_STATE BIT[13:10]
        TX_BUFFER_STATE BIT[9:7]
        TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
        RX_FIFO_STATE_MSB BIT[31:14]
        RX_ASYNC_FIFO_STATE BIT[13:10]
        RX_BUFFER_STATE BIT[9:7]
        RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
        MODE BIT[1:0]
                DISABLED VALUE 0x0
                ENABLED_TX_TEST VALUE 0x1
                ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
        RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
        EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
        VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
        UIM_TX_MODE BIT[17]
        UIM_RX_MODE BIT[16]
        SIM_STOP_BIT_LEN BIT[15:8]
                ENUM_1_BIT_TIMES VALUE 0x01
                ENUM_2_BIT_TIMES VALUE 0x02
        SIM_CLK_ON BIT[7]
        SIM_CLK_TD8_SEL BIT[6]
                TD4 VALUE 0x0
                TD8 VALUE 0x1
        SIM_CLK_STOP_HIGH BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        MASK_RX BIT[3]
        SWAP_D BIT[2]
        INV_D BIT[1]
        SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
        TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
        TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
        TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
        TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
        UART_RX_CLK_SEL BIT[7:4]
        UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x0000XXXX
        COMMAND_IN_PROGRESS BIT[12]
        TRANS_END_TRIGGER BIT[11:10]
        TRANS_ACTIVE BIT[9]
        RX_BREAK_START_LAST BIT[8]
        HUNT_CHAR BIT[7]
        RX_BREAK BIT[6]
        PAR_FRAME_ERR BIT[5]
        UART_OVERRUN BIT[4]
        TXEMT BIT[3]
        TXRDY BIT[2]
        RXFULL BIT[1]
        RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
        CHANNEL_COMMAND_MSB BIT[11]
        GENERAL_COMMAND BIT[10:8]
        CHANNEL_COMMAND_LSB BIT[7:4]
        UART_TX_DISABLE BIT[3]
        UART_TX_EN BIT[2]
        UART_RX_DISABLE BIT[1]
        UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
        UART_MISR BIT[17:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
        MEDIUM_RATE_EN BIT[4]
        IRDA_LOOPBACK BIT[3]
        INVERT_IRDA_TX BIT[2]
        INVERT_IRDA_RX BIT[1]
        IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
        RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
        WWT_CYCLE_REENABLE BIT[25]
        WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
        UART_IRDA_CLK_CGC_OPEN BIT[23]
        UART_SIM_CLK_CGC_OPEN BIT[22]
        UART_RX_CLK_CGC_OPEN BIT[21]
        UART_TX_CLK_CGC_OPEN BIT[20]
        AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
        AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
        AHB_RX_CLK_CGC_OPEN BIT[10]
        AHB_TX_CLK_CGC_OPEN BIT[9]
        AHB_WR_CLK_CGC_OPEN BIT[8]
        RX_ENABLE_CGC_OPT BIT[5]
        TX_ENABLE_CGC_OPT BIT[4]
        AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
        IGNORE_CR_PROT_VIOL BIT[6]
        RX_DMRX_1BYTE_RES_EN BIT[5]
        RX_STALE_IRQ_DMRX_EQUAL BIT[4]
        RX_DMRX_LOW_EN BIT[2]
        STALE_IRQ_EMPTY BIT[1]
        TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
        RX_DMRX_CYCLIC_EN BIT[2]
        RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
        RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
        UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
        TX_COMP_FSM BIT[29:28]
        RX_PACK_FSM BIT[26:24]
        RX_TRANS_FSM BIT[21:20]
        TX_TRANS_FSM BIT[18:16]
        RX_PRO_TRANS_END_FSM BIT[14:12]
        RX_PRO_ACTIVE_FSM BIT[10:8]
        TX_CON_TRANS_END_FSM BIT[6:4]
        RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040002
        HW_VERSION_MAJOR BIT[31:28]
        HW_VERSION_MINOR BIT[27:16]
        HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
        GENERIC_BAM_IFC BIT[7]
        GENERIC_DM_IFC BIT[6]
        GENERIC_IRDA_IFC BIT[5]
        GENERIC_SIM_GLUE BIT[4]
        GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
        NO_FINISH_CMD_VIOL BIT[17]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
        BATT_ALARM_QUICK_DROP_EN BIT[15]
        TESTBUS_EN BIT[14]
        SW_RESET BIT[13]
        MODE18 BIT[12]
        PMIC_ALARM_EN BIT[10]
        BATT_ALARM_TRIGGER_EN BIT[9]
        UIM_RMV_TRIGGER_EN BIT[8]
        UIM_CARD_EVENTS_ENABLE BIT[6]
        UIM_PRESENT_POLARITY BIT[5]
        EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
        RECOVER_FROM_HW_DEACTIVATION BIT[1]
        INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
        UIM_IO_WRITE_IN_PROGRESS BIT[2]
        UIM_DEACTIVATION_STATUS BIT[1]
        CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

uart1_dm MODULE OFFSET=BLSP1_BLSP+0x00030000 MAX=BLSP1_BLSP+0x000301FF APRE=BLSP1_BLSP_UART1_ APOST= SPRE=BLSP1_BLSP_UART1_ SPOST= FPRE=BLSP1_BLSP_UART1_ FPOST= BPRE=BLSP1_BLSP_UART1_ BPOST= ABPRE=BLSP1_BLSP_UART1_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.UART1_DM
UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
        AUTO_RFR_LEVEL1 BIT[31:8]
        RX_RDY_CTL BIT[7]
        CTS_CTL BIT[6]
        AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
        RFR_CTS_LOOPBACK BIT[10]
        RX_ERROR_CHAR_OFF BIT[9]
        RX_BREAK_ZERO_CHAR_OFF BIT[8]
        LOOPBACK BIT[7]
        ERROR_MODE BIT[6]
        BITS_PER_CHAR BIT[5:4]
                ENUM_5_BITS VALUE 0x0
                ENUM_6_BITS VALUE 0x1
                ENUM_7_BITS VALUE 0x2
                ENUM_8_BITS VALUE 0x3
        STOP_BIT_LEN BIT[3:2]
                ENUM_0_563 VALUE 0x0
                ENUM_1_000_BIT_TIME VALUE 0x1
                ENUM_1_563 VALUE 0x2
                ENUM_2_000_BIT_TIMES VALUE 0x3
        PARITY_MODE BIT[1:0]
                NO_PARITY VALUE 0x0
                ODD_PARITY VALUE 0x1
                EVEN_PARITY VALUE 0x2
                SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
        STALE_TIMEOUT_MSB BIT[31:7]
        SAMPLE_DATA BIT[6]
        STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
        TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
        RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
        DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
        RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
        RX_SC_ENABLE BIT[5]
        TX_SC_ENABLE BIT[4]
        RX_BAM_ENABLE BIT[3]
        TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
        TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
        RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
        TEST_EN BIT[4]
        TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
        TX_FIFO_STATE_MSB BIT[31:14]
        TX_ASYNC_FIFO_STATE BIT[13:10]
        TX_BUFFER_STATE BIT[9:7]
        TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
        RX_FIFO_STATE_MSB BIT[31:14]
        RX_ASYNC_FIFO_STATE BIT[13:10]
        RX_BUFFER_STATE BIT[9:7]
        RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
        MODE BIT[1:0]
                DISABLED VALUE 0x0
                ENABLED_TX_TEST VALUE 0x1
                ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
        RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
        EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
        VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
        UIM_TX_MODE BIT[17]
        UIM_RX_MODE BIT[16]
        SIM_STOP_BIT_LEN BIT[15:8]
                ENUM_1_BIT_TIMES VALUE 0x01
                ENUM_2_BIT_TIMES VALUE 0x02
        SIM_CLK_ON BIT[7]
        SIM_CLK_TD8_SEL BIT[6]
                TD4 VALUE 0x0
                TD8 VALUE 0x1
        SIM_CLK_STOP_HIGH BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        MASK_RX BIT[3]
        SWAP_D BIT[2]
        INV_D BIT[1]
        SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
        TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
        TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
        TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
        TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
        UART_RX_CLK_SEL BIT[7:4]
        UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x0000XXXX
        COMMAND_IN_PROGRESS BIT[12]
        TRANS_END_TRIGGER BIT[11:10]
        TRANS_ACTIVE BIT[9]
        RX_BREAK_START_LAST BIT[8]
        HUNT_CHAR BIT[7]
        RX_BREAK BIT[6]
        PAR_FRAME_ERR BIT[5]
        UART_OVERRUN BIT[4]
        TXEMT BIT[3]
        TXRDY BIT[2]
        RXFULL BIT[1]
        RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
        CHANNEL_COMMAND_MSB BIT[11]
        GENERAL_COMMAND BIT[10:8]
        CHANNEL_COMMAND_LSB BIT[7:4]
        UART_TX_DISABLE BIT[3]
        UART_TX_EN BIT[2]
        UART_RX_DISABLE BIT[1]
        UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
        UART_MISR BIT[17:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
        MEDIUM_RATE_EN BIT[4]
        IRDA_LOOPBACK BIT[3]
        INVERT_IRDA_TX BIT[2]
        INVERT_IRDA_RX BIT[1]
        IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
        RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
        WWT_CYCLE_REENABLE BIT[25]
        WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
        UART_IRDA_CLK_CGC_OPEN BIT[23]
        UART_SIM_CLK_CGC_OPEN BIT[22]
        UART_RX_CLK_CGC_OPEN BIT[21]
        UART_TX_CLK_CGC_OPEN BIT[20]
        AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
        AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
        AHB_RX_CLK_CGC_OPEN BIT[10]
        AHB_TX_CLK_CGC_OPEN BIT[9]
        AHB_WR_CLK_CGC_OPEN BIT[8]
        RX_ENABLE_CGC_OPT BIT[5]
        TX_ENABLE_CGC_OPT BIT[4]
        AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
        IGNORE_CR_PROT_VIOL BIT[6]
        RX_DMRX_1BYTE_RES_EN BIT[5]
        RX_STALE_IRQ_DMRX_EQUAL BIT[4]
        RX_DMRX_LOW_EN BIT[2]
        STALE_IRQ_EMPTY BIT[1]
        TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
        RX_DMRX_CYCLIC_EN BIT[2]
        RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
        RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
        UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
        TX_COMP_FSM BIT[29:28]
        RX_PACK_FSM BIT[26:24]
        RX_TRANS_FSM BIT[21:20]
        TX_TRANS_FSM BIT[18:16]
        RX_PRO_TRANS_END_FSM BIT[14:12]
        RX_PRO_ACTIVE_FSM BIT[10:8]
        TX_CON_TRANS_END_FSM BIT[6:4]
        RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040002
        HW_VERSION_MAJOR BIT[31:28]
        HW_VERSION_MINOR BIT[27:16]
        HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
        GENERIC_BAM_IFC BIT[7]
        GENERIC_DM_IFC BIT[6]
        GENERIC_IRDA_IFC BIT[5]
        GENERIC_SIM_GLUE BIT[4]
        GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
        NO_FINISH_CMD_VIOL BIT[17]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
        BATT_ALARM_QUICK_DROP_EN BIT[15]
        TESTBUS_EN BIT[14]
        SW_RESET BIT[13]
        MODE18 BIT[12]
        PMIC_ALARM_EN BIT[10]
        BATT_ALARM_TRIGGER_EN BIT[9]
        UIM_RMV_TRIGGER_EN BIT[8]
        UIM_CARD_EVENTS_ENABLE BIT[6]
        UIM_PRESENT_POLARITY BIT[5]
        EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
        RECOVER_FROM_HW_DEACTIVATION BIT[1]
        INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
        UIM_IO_WRITE_IN_PROGRESS BIT[2]
        UIM_DEACTIVATION_STATUS BIT[1]
        CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

uart2_dm MODULE OFFSET=BLSP1_BLSP+0x00031000 MAX=BLSP1_BLSP+0x000311FF APRE=BLSP1_BLSP_UART2_ APOST= SPRE=BLSP1_BLSP_UART2_ SPOST= FPRE=BLSP1_BLSP_UART2_ FPOST= BPRE=BLSP1_BLSP_UART2_ BPOST= ABPRE=BLSP1_BLSP_UART2_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.UART2_DM
UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
        AUTO_RFR_LEVEL1 BIT[31:8]
        RX_RDY_CTL BIT[7]
        CTS_CTL BIT[6]
        AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
        RFR_CTS_LOOPBACK BIT[10]
        RX_ERROR_CHAR_OFF BIT[9]
        RX_BREAK_ZERO_CHAR_OFF BIT[8]
        LOOPBACK BIT[7]
        ERROR_MODE BIT[6]
        BITS_PER_CHAR BIT[5:4]
                ENUM_5_BITS VALUE 0x0
                ENUM_6_BITS VALUE 0x1
                ENUM_7_BITS VALUE 0x2
                ENUM_8_BITS VALUE 0x3
        STOP_BIT_LEN BIT[3:2]
                ENUM_0_563 VALUE 0x0
                ENUM_1_000_BIT_TIME VALUE 0x1
                ENUM_1_563 VALUE 0x2
                ENUM_2_000_BIT_TIMES VALUE 0x3
        PARITY_MODE BIT[1:0]
                NO_PARITY VALUE 0x0
                ODD_PARITY VALUE 0x1
                EVEN_PARITY VALUE 0x2
                SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
        STALE_TIMEOUT_MSB BIT[31:7]
        SAMPLE_DATA BIT[6]
        STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
        TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
        RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
        DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
        RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
        RX_SC_ENABLE BIT[5]
        TX_SC_ENABLE BIT[4]
        RX_BAM_ENABLE BIT[3]
        TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
        TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
        RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
        TEST_EN BIT[4]
        TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
        TX_FIFO_STATE_MSB BIT[31:14]
        TX_ASYNC_FIFO_STATE BIT[13:10]
        TX_BUFFER_STATE BIT[9:7]
        TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
        RX_FIFO_STATE_MSB BIT[31:14]
        RX_ASYNC_FIFO_STATE BIT[13:10]
        RX_BUFFER_STATE BIT[9:7]
        RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
        MODE BIT[1:0]
                DISABLED VALUE 0x0
                ENABLED_TX_TEST VALUE 0x1
                ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
        RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
        EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
        VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
        UIM_TX_MODE BIT[17]
        UIM_RX_MODE BIT[16]
        SIM_STOP_BIT_LEN BIT[15:8]
                ENUM_1_BIT_TIMES VALUE 0x01
                ENUM_2_BIT_TIMES VALUE 0x02
        SIM_CLK_ON BIT[7]
        SIM_CLK_TD8_SEL BIT[6]
                TD4 VALUE 0x0
                TD8 VALUE 0x1
        SIM_CLK_STOP_HIGH BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        MASK_RX BIT[3]
        SWAP_D BIT[2]
        INV_D BIT[1]
        SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
        TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
        TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
        TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
        TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
        UART_RX_CLK_SEL BIT[7:4]
        UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x0000XXXX
        COMMAND_IN_PROGRESS BIT[12]
        TRANS_END_TRIGGER BIT[11:10]
        TRANS_ACTIVE BIT[9]
        RX_BREAK_START_LAST BIT[8]
        HUNT_CHAR BIT[7]
        RX_BREAK BIT[6]
        PAR_FRAME_ERR BIT[5]
        UART_OVERRUN BIT[4]
        TXEMT BIT[3]
        TXRDY BIT[2]
        RXFULL BIT[1]
        RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
        CHANNEL_COMMAND_MSB BIT[11]
        GENERAL_COMMAND BIT[10:8]
        CHANNEL_COMMAND_LSB BIT[7:4]
        UART_TX_DISABLE BIT[3]
        UART_TX_EN BIT[2]
        UART_RX_DISABLE BIT[1]
        UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
        UART_MISR BIT[17:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
        MEDIUM_RATE_EN BIT[4]
        IRDA_LOOPBACK BIT[3]
        INVERT_IRDA_TX BIT[2]
        INVERT_IRDA_RX BIT[1]
        IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
        RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
        WWT_CYCLE_REENABLE BIT[25]
        WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
        UART_IRDA_CLK_CGC_OPEN BIT[23]
        UART_SIM_CLK_CGC_OPEN BIT[22]
        UART_RX_CLK_CGC_OPEN BIT[21]
        UART_TX_CLK_CGC_OPEN BIT[20]
        AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
        AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
        AHB_RX_CLK_CGC_OPEN BIT[10]
        AHB_TX_CLK_CGC_OPEN BIT[9]
        AHB_WR_CLK_CGC_OPEN BIT[8]
        RX_ENABLE_CGC_OPT BIT[5]
        TX_ENABLE_CGC_OPT BIT[4]
        AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
        IGNORE_CR_PROT_VIOL BIT[6]
        RX_DMRX_1BYTE_RES_EN BIT[5]
        RX_STALE_IRQ_DMRX_EQUAL BIT[4]
        RX_DMRX_LOW_EN BIT[2]
        STALE_IRQ_EMPTY BIT[1]
        TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
        RX_DMRX_CYCLIC_EN BIT[2]
        RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
        RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
        UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
        TX_COMP_FSM BIT[29:28]
        RX_PACK_FSM BIT[26:24]
        RX_TRANS_FSM BIT[21:20]
        TX_TRANS_FSM BIT[18:16]
        RX_PRO_TRANS_END_FSM BIT[14:12]
        RX_PRO_ACTIVE_FSM BIT[10:8]
        TX_CON_TRANS_END_FSM BIT[6:4]
        RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040002
        HW_VERSION_MAJOR BIT[31:28]
        HW_VERSION_MINOR BIT[27:16]
        HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
        GENERIC_BAM_IFC BIT[7]
        GENERIC_DM_IFC BIT[6]
        GENERIC_IRDA_IFC BIT[5]
        GENERIC_SIM_GLUE BIT[4]
        GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
        NO_FINISH_CMD_VIOL BIT[17]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
        BATT_ALARM_QUICK_DROP_EN BIT[15]
        TESTBUS_EN BIT[14]
        SW_RESET BIT[13]
        MODE18 BIT[12]
        PMIC_ALARM_EN BIT[10]
        BATT_ALARM_TRIGGER_EN BIT[9]
        UIM_RMV_TRIGGER_EN BIT[8]
        UIM_CARD_EVENTS_ENABLE BIT[6]
        UIM_PRESENT_POLARITY BIT[5]
        EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
        RECOVER_FROM_HW_DEACTIVATION BIT[1]
        INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
        UIM_IO_WRITE_IN_PROGRESS BIT[2]
        UIM_DEACTIVATION_STATUS BIT[1]
        CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

uart3_dm MODULE OFFSET=BLSP1_BLSP+0x00032000 MAX=BLSP1_BLSP+0x000321FF APRE=BLSP1_BLSP_UART3_ APOST= SPRE=BLSP1_BLSP_UART3_ SPOST= FPRE=BLSP1_BLSP_UART3_ FPOST= BPRE=BLSP1_BLSP_UART3_ BPOST= ABPRE=BLSP1_BLSP_UART3_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.UART3_DM
UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
        AUTO_RFR_LEVEL1 BIT[31:8]
        RX_RDY_CTL BIT[7]
        CTS_CTL BIT[6]
        AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
        RFR_CTS_LOOPBACK BIT[10]
        RX_ERROR_CHAR_OFF BIT[9]
        RX_BREAK_ZERO_CHAR_OFF BIT[8]
        LOOPBACK BIT[7]
        ERROR_MODE BIT[6]
        BITS_PER_CHAR BIT[5:4]
                ENUM_5_BITS VALUE 0x0
                ENUM_6_BITS VALUE 0x1
                ENUM_7_BITS VALUE 0x2
                ENUM_8_BITS VALUE 0x3
        STOP_BIT_LEN BIT[3:2]
                ENUM_0_563 VALUE 0x0
                ENUM_1_000_BIT_TIME VALUE 0x1
                ENUM_1_563 VALUE 0x2
                ENUM_2_000_BIT_TIMES VALUE 0x3
        PARITY_MODE BIT[1:0]
                NO_PARITY VALUE 0x0
                ODD_PARITY VALUE 0x1
                EVEN_PARITY VALUE 0x2
                SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
        STALE_TIMEOUT_MSB BIT[31:7]
        SAMPLE_DATA BIT[6]
        STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
        TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
        RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
        DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
        RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
        RX_SC_ENABLE BIT[5]
        TX_SC_ENABLE BIT[4]
        RX_BAM_ENABLE BIT[3]
        TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
        TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
        RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
        TEST_EN BIT[4]
        TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
        TX_FIFO_STATE_MSB BIT[31:14]
        TX_ASYNC_FIFO_STATE BIT[13:10]
        TX_BUFFER_STATE BIT[9:7]
        TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
        RX_FIFO_STATE_MSB BIT[31:14]
        RX_ASYNC_FIFO_STATE BIT[13:10]
        RX_BUFFER_STATE BIT[9:7]
        RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
        MODE BIT[1:0]
                DISABLED VALUE 0x0
                ENABLED_TX_TEST VALUE 0x1
                ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
        RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
        EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
        VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
        UIM_TX_MODE BIT[17]
        UIM_RX_MODE BIT[16]
        SIM_STOP_BIT_LEN BIT[15:8]
                ENUM_1_BIT_TIMES VALUE 0x01
                ENUM_2_BIT_TIMES VALUE 0x02
        SIM_CLK_ON BIT[7]
        SIM_CLK_TD8_SEL BIT[6]
                TD4 VALUE 0x0
                TD8 VALUE 0x1
        SIM_CLK_STOP_HIGH BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        MASK_RX BIT[3]
        SWAP_D BIT[2]
        INV_D BIT[1]
        SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
        TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
        TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
        TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
        TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
        UART_RX_CLK_SEL BIT[7:4]
        UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x0000XXXX
        COMMAND_IN_PROGRESS BIT[12]
        TRANS_END_TRIGGER BIT[11:10]
        TRANS_ACTIVE BIT[9]
        RX_BREAK_START_LAST BIT[8]
        HUNT_CHAR BIT[7]
        RX_BREAK BIT[6]
        PAR_FRAME_ERR BIT[5]
        UART_OVERRUN BIT[4]
        TXEMT BIT[3]
        TXRDY BIT[2]
        RXFULL BIT[1]
        RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
        CHANNEL_COMMAND_MSB BIT[11]
        GENERAL_COMMAND BIT[10:8]
        CHANNEL_COMMAND_LSB BIT[7:4]
        UART_TX_DISABLE BIT[3]
        UART_TX_EN BIT[2]
        UART_RX_DISABLE BIT[1]
        UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
        UART_MISR BIT[17:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
        MEDIUM_RATE_EN BIT[4]
        IRDA_LOOPBACK BIT[3]
        INVERT_IRDA_TX BIT[2]
        INVERT_IRDA_RX BIT[1]
        IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
        RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
        WWT_CYCLE_REENABLE BIT[25]
        WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
        UART_IRDA_CLK_CGC_OPEN BIT[23]
        UART_SIM_CLK_CGC_OPEN BIT[22]
        UART_RX_CLK_CGC_OPEN BIT[21]
        UART_TX_CLK_CGC_OPEN BIT[20]
        AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
        AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
        AHB_RX_CLK_CGC_OPEN BIT[10]
        AHB_TX_CLK_CGC_OPEN BIT[9]
        AHB_WR_CLK_CGC_OPEN BIT[8]
        RX_ENABLE_CGC_OPT BIT[5]
        TX_ENABLE_CGC_OPT BIT[4]
        AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
        IGNORE_CR_PROT_VIOL BIT[6]
        RX_DMRX_1BYTE_RES_EN BIT[5]
        RX_STALE_IRQ_DMRX_EQUAL BIT[4]
        RX_DMRX_LOW_EN BIT[2]
        STALE_IRQ_EMPTY BIT[1]
        TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
        RX_DMRX_CYCLIC_EN BIT[2]
        RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
        RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
        UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
        TX_COMP_FSM BIT[29:28]
        RX_PACK_FSM BIT[26:24]
        RX_TRANS_FSM BIT[21:20]
        TX_TRANS_FSM BIT[18:16]
        RX_PRO_TRANS_END_FSM BIT[14:12]
        RX_PRO_ACTIVE_FSM BIT[10:8]
        TX_CON_TRANS_END_FSM BIT[6:4]
        RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040002
        HW_VERSION_MAJOR BIT[31:28]
        HW_VERSION_MINOR BIT[27:16]
        HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
        GENERIC_BAM_IFC BIT[7]
        GENERIC_DM_IFC BIT[6]
        GENERIC_IRDA_IFC BIT[5]
        GENERIC_SIM_GLUE BIT[4]
        GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
        NO_FINISH_CMD_VIOL BIT[17]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
        BATT_ALARM_QUICK_DROP_EN BIT[15]
        TESTBUS_EN BIT[14]
        SW_RESET BIT[13]
        MODE18 BIT[12]
        PMIC_ALARM_EN BIT[10]
        BATT_ALARM_TRIGGER_EN BIT[9]
        UIM_RMV_TRIGGER_EN BIT[8]
        UIM_CARD_EVENTS_ENABLE BIT[6]
        UIM_PRESENT_POLARITY BIT[5]
        EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
        RECOVER_FROM_HW_DEACTIVATION BIT[1]
        INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
        UIM_IO_WRITE_IN_PROGRESS BIT[2]
        UIM_DEACTIVATION_STATUS BIT[1]
        CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

uart4_dm MODULE OFFSET=BLSP1_BLSP+0x00033000 MAX=BLSP1_BLSP+0x000331FF APRE=BLSP1_BLSP_UART4_ APOST= SPRE=BLSP1_BLSP_UART4_ SPOST= FPRE=BLSP1_BLSP_UART4_ FPOST= BPRE=BLSP1_BLSP_UART4_ BPOST= ABPRE=BLSP1_BLSP_UART4_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.UART4_DM
UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
        AUTO_RFR_LEVEL1 BIT[31:8]
        RX_RDY_CTL BIT[7]
        CTS_CTL BIT[6]
        AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
        RFR_CTS_LOOPBACK BIT[10]
        RX_ERROR_CHAR_OFF BIT[9]
        RX_BREAK_ZERO_CHAR_OFF BIT[8]
        LOOPBACK BIT[7]
        ERROR_MODE BIT[6]
        BITS_PER_CHAR BIT[5:4]
                ENUM_5_BITS VALUE 0x0
                ENUM_6_BITS VALUE 0x1
                ENUM_7_BITS VALUE 0x2
                ENUM_8_BITS VALUE 0x3
        STOP_BIT_LEN BIT[3:2]
                ENUM_0_563 VALUE 0x0
                ENUM_1_000_BIT_TIME VALUE 0x1
                ENUM_1_563 VALUE 0x2
                ENUM_2_000_BIT_TIMES VALUE 0x3
        PARITY_MODE BIT[1:0]
                NO_PARITY VALUE 0x0
                ODD_PARITY VALUE 0x1
                EVEN_PARITY VALUE 0x2
                SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
        STALE_TIMEOUT_MSB BIT[31:7]
        SAMPLE_DATA BIT[6]
        STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
        TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
        RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
        DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
        RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
        RX_SC_ENABLE BIT[5]
        TX_SC_ENABLE BIT[4]
        RX_BAM_ENABLE BIT[3]
        TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
        TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
        RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
        TEST_EN BIT[4]
        TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
        TX_FIFO_STATE_MSB BIT[31:14]
        TX_ASYNC_FIFO_STATE BIT[13:10]
        TX_BUFFER_STATE BIT[9:7]
        TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
        RX_FIFO_STATE_MSB BIT[31:14]
        RX_ASYNC_FIFO_STATE BIT[13:10]
        RX_BUFFER_STATE BIT[9:7]
        RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
        MODE BIT[1:0]
                DISABLED VALUE 0x0
                ENABLED_TX_TEST VALUE 0x1
                ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
        RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
        EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
        VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
        UIM_TX_MODE BIT[17]
        UIM_RX_MODE BIT[16]
        SIM_STOP_BIT_LEN BIT[15:8]
                ENUM_1_BIT_TIMES VALUE 0x01
                ENUM_2_BIT_TIMES VALUE 0x02
        SIM_CLK_ON BIT[7]
        SIM_CLK_TD8_SEL BIT[6]
                TD4 VALUE 0x0
                TD8 VALUE 0x1
        SIM_CLK_STOP_HIGH BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        MASK_RX BIT[3]
        SWAP_D BIT[2]
        INV_D BIT[1]
        SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
        TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
        TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
        TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
        TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
        UART_RX_CLK_SEL BIT[7:4]
        UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x0000XXXX
        COMMAND_IN_PROGRESS BIT[12]
        TRANS_END_TRIGGER BIT[11:10]
        TRANS_ACTIVE BIT[9]
        RX_BREAK_START_LAST BIT[8]
        HUNT_CHAR BIT[7]
        RX_BREAK BIT[6]
        PAR_FRAME_ERR BIT[5]
        UART_OVERRUN BIT[4]
        TXEMT BIT[3]
        TXRDY BIT[2]
        RXFULL BIT[1]
        RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
        CHANNEL_COMMAND_MSB BIT[11]
        GENERAL_COMMAND BIT[10:8]
        CHANNEL_COMMAND_LSB BIT[7:4]
        UART_TX_DISABLE BIT[3]
        UART_TX_EN BIT[2]
        UART_RX_DISABLE BIT[1]
        UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
        UART_MISR BIT[17:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
        MEDIUM_RATE_EN BIT[4]
        IRDA_LOOPBACK BIT[3]
        INVERT_IRDA_TX BIT[2]
        INVERT_IRDA_RX BIT[1]
        IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
        RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
        WWT_CYCLE_REENABLE BIT[25]
        WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
        UART_IRDA_CLK_CGC_OPEN BIT[23]
        UART_SIM_CLK_CGC_OPEN BIT[22]
        UART_RX_CLK_CGC_OPEN BIT[21]
        UART_TX_CLK_CGC_OPEN BIT[20]
        AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
        AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
        AHB_RX_CLK_CGC_OPEN BIT[10]
        AHB_TX_CLK_CGC_OPEN BIT[9]
        AHB_WR_CLK_CGC_OPEN BIT[8]
        RX_ENABLE_CGC_OPT BIT[5]
        TX_ENABLE_CGC_OPT BIT[4]
        AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
        IGNORE_CR_PROT_VIOL BIT[6]
        RX_DMRX_1BYTE_RES_EN BIT[5]
        RX_STALE_IRQ_DMRX_EQUAL BIT[4]
        RX_DMRX_LOW_EN BIT[2]
        STALE_IRQ_EMPTY BIT[1]
        TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
        RX_DMRX_CYCLIC_EN BIT[2]
        RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
        RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
        UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
        TX_COMP_FSM BIT[29:28]
        RX_PACK_FSM BIT[26:24]
        RX_TRANS_FSM BIT[21:20]
        TX_TRANS_FSM BIT[18:16]
        RX_PRO_TRANS_END_FSM BIT[14:12]
        RX_PRO_ACTIVE_FSM BIT[10:8]
        TX_CON_TRANS_END_FSM BIT[6:4]
        RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040002
        HW_VERSION_MAJOR BIT[31:28]
        HW_VERSION_MINOR BIT[27:16]
        HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
        GENERIC_BAM_IFC BIT[7]
        GENERIC_DM_IFC BIT[6]
        GENERIC_IRDA_IFC BIT[5]
        GENERIC_SIM_GLUE BIT[4]
        GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
        NO_FINISH_CMD_VIOL BIT[17]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
        BATT_ALARM_QUICK_DROP_EN BIT[15]
        TESTBUS_EN BIT[14]
        SW_RESET BIT[13]
        MODE18 BIT[12]
        PMIC_ALARM_EN BIT[10]
        BATT_ALARM_TRIGGER_EN BIT[9]
        UIM_RMV_TRIGGER_EN BIT[8]
        UIM_CARD_EVENTS_ENABLE BIT[6]
        UIM_PRESENT_POLARITY BIT[5]
        EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
        RECOVER_FROM_HW_DEACTIVATION BIT[1]
        INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
        UIM_IO_WRITE_IN_PROGRESS BIT[2]
        UIM_DEACTIVATION_STATUS BIT[1]
        CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

uart5_dm MODULE OFFSET=BLSP1_BLSP+0x00034000 MAX=BLSP1_BLSP+0x000341FF APRE=BLSP1_BLSP_UART5_ APOST= SPRE=BLSP1_BLSP_UART5_ SPOST= FPRE=BLSP1_BLSP_UART5_ FPOST= BPRE=BLSP1_BLSP_UART5_ BPOST= ABPRE=BLSP1_BLSP_UART5_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.UART5_DM
UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
        AUTO_RFR_LEVEL1 BIT[31:8]
        RX_RDY_CTL BIT[7]
        CTS_CTL BIT[6]
        AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
        RFR_CTS_LOOPBACK BIT[10]
        RX_ERROR_CHAR_OFF BIT[9]
        RX_BREAK_ZERO_CHAR_OFF BIT[8]
        LOOPBACK BIT[7]
        ERROR_MODE BIT[6]
        BITS_PER_CHAR BIT[5:4]
                ENUM_5_BITS VALUE 0x0
                ENUM_6_BITS VALUE 0x1
                ENUM_7_BITS VALUE 0x2
                ENUM_8_BITS VALUE 0x3
        STOP_BIT_LEN BIT[3:2]
                ENUM_0_563 VALUE 0x0
                ENUM_1_000_BIT_TIME VALUE 0x1
                ENUM_1_563 VALUE 0x2
                ENUM_2_000_BIT_TIMES VALUE 0x3
        PARITY_MODE BIT[1:0]
                NO_PARITY VALUE 0x0
                ODD_PARITY VALUE 0x1
                EVEN_PARITY VALUE 0x2
                SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
        STALE_TIMEOUT_MSB BIT[31:7]
        SAMPLE_DATA BIT[6]
        STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
        TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
        RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
        DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
        RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
        RX_SC_ENABLE BIT[5]
        TX_SC_ENABLE BIT[4]
        RX_BAM_ENABLE BIT[3]
        TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
        TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
        RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
        TEST_EN BIT[4]
        TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
        TX_FIFO_STATE_MSB BIT[31:14]
        TX_ASYNC_FIFO_STATE BIT[13:10]
        TX_BUFFER_STATE BIT[9:7]
        TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
        RX_FIFO_STATE_MSB BIT[31:14]
        RX_ASYNC_FIFO_STATE BIT[13:10]
        RX_BUFFER_STATE BIT[9:7]
        RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
        MODE BIT[1:0]
                DISABLED VALUE 0x0
                ENABLED_TX_TEST VALUE 0x1
                ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
        RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
        EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
        VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
        UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
        UIM_TX_MODE BIT[17]
        UIM_RX_MODE BIT[16]
        SIM_STOP_BIT_LEN BIT[15:8]
                ENUM_1_BIT_TIMES VALUE 0x01
                ENUM_2_BIT_TIMES VALUE 0x02
        SIM_CLK_ON BIT[7]
        SIM_CLK_TD8_SEL BIT[6]
                TD4 VALUE 0x0
                TD8 VALUE 0x1
        SIM_CLK_STOP_HIGH BIT[5]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        MASK_RX BIT[3]
        SWAP_D BIT[2]
        INV_D BIT[1]
        SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
        TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
        TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
        TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
        TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
        UART_RX_CLK_SEL BIT[7:4]
        UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x0000XXXX
        COMMAND_IN_PROGRESS BIT[12]
        TRANS_END_TRIGGER BIT[11:10]
        TRANS_ACTIVE BIT[9]
        RX_BREAK_START_LAST BIT[8]
        HUNT_CHAR BIT[7]
        RX_BREAK BIT[6]
        PAR_FRAME_ERR BIT[5]
        UART_OVERRUN BIT[4]
        TXEMT BIT[3]
        TXRDY BIT[2]
        RXFULL BIT[1]
        RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
        CHANNEL_COMMAND_MSB BIT[11]
        GENERAL_COMMAND BIT[10:8]
        CHANNEL_COMMAND_LSB BIT[7:4]
        UART_TX_DISABLE BIT[3]
        UART_TX_EN BIT[2]
        UART_RX_DISABLE BIT[1]
        UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
        UART_MISR BIT[17:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
        NO_FINISH_CMD_VIOL BIT[17]
        WWT_IRQ BIT[16]
        TXCOMP_IRQ BIT[15]
        RX_RD_ERROR_IRQ BIT[14]
        TX_WR_ERROR_IRQ BIT[13]
        PAR_FRAME_ERR_IRQ BIT[12]
        RXBREAK_END BIT[11]
        RXBREAK_START BIT[10]
        TX_DONE BIT[9]
        TX_ERROR BIT[8]
        TX_READY BIT[7]
        CURRENT_CTS BIT[6]
        DELTA_CTS BIT[5]
        RXLEV BIT[4]
        RXSTALE BIT[3]
        RXBREAK_CHANGE BIT[2]
        RXHUNT BIT[1]
        TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
        MEDIUM_RATE_EN BIT[4]
        IRDA_LOOPBACK BIT[3]
        INVERT_IRDA_TX BIT[2]
        INVERT_IRDA_RX BIT[1]
        IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
        RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
        WWT_CYCLE_REENABLE BIT[25]
        WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
        UART_IRDA_CLK_CGC_OPEN BIT[23]
        UART_SIM_CLK_CGC_OPEN BIT[22]
        UART_RX_CLK_CGC_OPEN BIT[21]
        UART_TX_CLK_CGC_OPEN BIT[20]
        AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
        AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
        AHB_RX_CLK_CGC_OPEN BIT[10]
        AHB_TX_CLK_CGC_OPEN BIT[9]
        AHB_WR_CLK_CGC_OPEN BIT[8]
        RX_ENABLE_CGC_OPT BIT[5]
        TX_ENABLE_CGC_OPT BIT[4]
        AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
        IGNORE_CR_PROT_VIOL BIT[6]
        RX_DMRX_1BYTE_RES_EN BIT[5]
        RX_STALE_IRQ_DMRX_EQUAL BIT[4]
        RX_DMRX_LOW_EN BIT[2]
        STALE_IRQ_EMPTY BIT[1]
        TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
        RX_DMRX_CYCLIC_EN BIT[2]
        RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
        RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
        UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
        TX_COMP_FSM BIT[29:28]
        RX_PACK_FSM BIT[26:24]
        RX_TRANS_FSM BIT[21:20]
        TX_TRANS_FSM BIT[18:16]
        RX_PRO_TRANS_END_FSM BIT[14:12]
        RX_PRO_ACTIVE_FSM BIT[10:8]
        TX_CON_TRANS_END_FSM BIT[6:4]
        RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040002
        HW_VERSION_MAJOR BIT[31:28]
        HW_VERSION_MINOR BIT[27:16]
        HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
        GENERIC_BAM_IFC BIT[7]
        GENERIC_DM_IFC BIT[6]
        GENERIC_IRDA_IFC BIT[5]
        GENERIC_SIM_GLUE BIT[4]
        GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_ISR_CLR ADDRESS 0x00E0 W
UART_DM_ISR_CLR RESET_VALUE 0x000X0000
        NO_FINISH_CMD_VIOL BIT[17]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
        UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
        UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
        BATT_ALARM_QUICK_DROP_EN BIT[15]
        TESTBUS_EN BIT[14]
        SW_RESET BIT[13]
        MODE18 BIT[12]
        PMIC_ALARM_EN BIT[10]
        BATT_ALARM_TRIGGER_EN BIT[9]
        UIM_RMV_TRIGGER_EN BIT[8]
        UIM_CARD_EVENTS_ENABLE BIT[6]
        UIM_PRESENT_POLARITY BIT[5]
        EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
        RECOVER_FROM_HW_DEACTIVATION BIT[1]
        INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
        UIM_IO_WRITE_IN_PROGRESS BIT[2]
        UIM_DEACTIVATION_STATUS BIT[1]
        CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
        UIM_IO_WRITE_DONE BIT[4]
        HW_SEQUENCE_FINISH BIT[3]
        BATT_ALARM BIT[2]
        UIM_CARD_INSERTION BIT[1]
        UIM_CARD_REMOVAL BIT[0]

qup0 MODULE OFFSET=BLSP1_BLSP+0x00035000 MAX=BLSP1_BLSP+0x000355FF APRE=BLSP1_BLSP_QUP0_ APOST= SPRE=BLSP1_BLSP_QUP0_ SPOST= FPRE=BLSP1_BLSP_QUP0_ FPOST= BPRE=BLSP1_BLSP_QUP0_ BPOST= ABPRE=BLSP1_BLSP_QUP0_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.QUP0
QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
        DIS_INBUF_FLAG_FIX BIT[17]
        EN_EXT_OUT_FLAG BIT[16]
        CORE_EXTRA_CLK_ON_EN BIT[15]
        FIFO_CLK_GATE_EN BIT[14]
        CORE_CLK_ON_EN BIT[13]
        APP_CLK_ON_EN BIT[12]
        MINI_CORE BIT[11:8]
        NO_INPUT BIT[7]
        NO_OUTPUT BIT[6]
        QUP_HREADY_CTRL BIT[5]
        N BIT[4:0]

QUP_STATE ADDRESS 0x0004 RW
QUP_STATE RESET_VALUE 0x0000001C
        SPI_S_GEN BIT[8]
        I2C_FLUSH BIT[6]
        WAIT_FOR_EOT BIT[5]
        I2C_MAST_GEN BIT[4]
        SPI_GEN BIT[3]
        STATE_VALID BIT[2]
        STATE BIT[1:0]

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
        OUTPUT_BIT_SHIFT_EN BIT[16]
        PACK_EN BIT[15]
        UNPACK_EN BIT[14]
        INPUT_MODE BIT[13:12]
        OUTPUT_MODE BIT[11:10]
        INPUT_FIFO_SIZE BIT[9:7]
        INPUT_BLOCK_SIZE BIT[6:5]
        OUTPUT_FIFO_SIZE BIT[4:2]
        OUTPUT_BLOCK_SIZE BIT[1:0]

QUP_SW_RESET ADDRESS 0x000C W
QUP_SW_RESET RESET_VALUE 0x00000000
        QUP_SW_RESET BIT[1:0]

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
        TRANSFER_CANCEL_ID BIT[15:8]
        TRANSFER_CANCEL BIT[7]

QUP_OPERATIONAL ADDRESS 0x0018 RW
QUP_OPERATIONAL RESET_VALUE 0x000000C0
        NWD BIT[15]
        DONE_TOGGLE BIT[14]
        IN_BLOCK_READ_REQ BIT[13]
        OUT_BLOCK_WRITE_REQ BIT[12]
        MAX_INPUT_DONE_FLAG BIT[11]
        MAX_OUTPUT_DONE_FLAG BIT[10]
        INPUT_SERVICE_FLAG BIT[9]
        OUTPUT_SERVICE_FLAG BIT[8]
        INPUT_FIFO_FULL BIT[7]
        OUTPUT_FIFO_FULL BIT[6]
        INPUT_FIFO_NOT_EMPTY BIT[5]
        OUTPUT_FIFO_NOT_EMPTY BIT[4]

QUP_ERROR_FLAGS ADDRESS 0x001C RW
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
        OUTPUT_OVER_RUN_ERR BIT[5]
        INPUT_UNDER_RUN_ERR BIT[4]
        OUTPUT_UNDER_RUN_ERR BIT[3]
        INPUT_OVER_RUN_ERR BIT[2]

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
        OUTPUT_OVER_RUN_ERR_EN BIT[5]
        INPUT_UNDER_RUN_ERR_EN BIT[4]
        OUTPUT_UNDER_RUN_ERR_EN BIT[3]
        INPUT_OVER_RUN_ERR_EN BIT[2]

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
        QUP_TEST_BUS_EN BIT[0]

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
        INPUT_SERVICE_MASK BIT[9]
        OUTPUT_SERVICE_MASK BIT[8]

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20070000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_OUTPUT_COUNT BIT[15:0]

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
        MX_OUTPUT_CNT_CURRENT BIT[15:0]

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
        OUTPUT_DEBUG_DATA BIT[31:0]

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
        OUTPUT_FIFO_WORD_CNT BIT[8:0]

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
        OUTPUT BIT[31:0]

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_WRITE_COUNT BIT[15:0]

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
        MX_WRITE_CNT_CURRENT BIT[15:0]

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_INPUT_COUNT BIT[15:0]

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
        MX_INPUT_CNT_CURRENT BIT[15:0]

QUP_MX_READ_COUNT ADDRESS 0x0208 RW
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_READ_COUNT BIT[15:0]

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
        MX_READ_CNT_CURRENT BIT[15:0]

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
        INPUT_DEBUG_DATA BIT[31:0]

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
        INPUT_FIFO_WORD_CNT BIT[8:0]

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
        INPUT BIT[31:0]

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
        HS_MODE BIT[10]
        INPUT_FIRST BIT[9]
        LOOP_BACK BIT[8]
        SLAVE_OPERATION BIT[5]

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
        FORCE_CS BIT[11]
        CLK_IDLE_HIGH BIT[10]
        CLK_ALWAYS_ON BIT[9]
        MX_CS_MODE BIT[8]
        CS_N_POLARITY BIT[7:4]
        CS_SELECT BIT[3:2]
        TRISTATE_CS BIT[1]
        NO_TRI_STATE BIT[0]

SPI_ERROR_FLAGS ADDRESS 0x0308 RW
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
        TRANSFER_CANCEL_DONE BIT[3]
        TRANSFER_CANCEL_ID_MATCH BIT[2]
        SPI_SLV_CLK_OVER_RUN_ERR BIT[1]
        SPI_SLV_CLK_UNDER_RUN_ERR BIT[0]

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
        TRANSFER_CANCEL_DONE_EN BIT[3]
        TRANSFER_CANCEL_ID_MATCH_EN BIT[2]
        SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1]
        SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0]

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
        DEASSERT_WAIT BIT[5:0]

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
        EXTENDED_ID BIT[15:8]
        LOCAL_ID BIT[7:0]

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
        RESET_CANCEL_FSM BIT[0]

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
        CANCEL_FSM_STATE BIT[2:0]

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
        CHAR_STATUS BIT[8:5]
        DIRECTION BIT[4]
        ENABLE BIT[0]

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
        CHAR_MODE BIT[9:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
        CHAR_MODE BIT[9:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
        CHAR_MODE BIT[10:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_SLAVE_IRQ_STATUS ADDRESS 0x0330 R
SPI_SLAVE_IRQ_STATUS RESET_VALUE 0x00000000
        CS_N_ERXT BIT[6]
        RX_OVERFLOW_NO_EOT BIT[5]
        RX_OVERFLOW_WAIT_EOT BIT[4]
        TX_UNDERFLOW BIT[3]
        CS_N_ETXT BIT[2]
        CS_N_DEASSERT BIT[1]
        CS_N_ASSERT BIT[0]

SPI_SLAVE_IRQ_EN ADDRESS 0x0334 R
SPI_SLAVE_IRQ_EN RESET_VALUE 0x00000000
        CS_N_ERXT_EN BIT[6]
        RX_OVERFLOW_NO_EOT_EN BIT[5]
        RX_OVERFLOW_WAIT_EOT_EN BIT[4]
        TX_UNDERFLOW_EN BIT[3]
        CS_N_ETXT_EN BIT[2]
        CS_N_DEASSERT_EN BIT[1]
        CS_N_ASSERT_EN BIT[0]

SPI_SLAVE_CFG ADDRESS 0x0338 R
SPI_SLAVE_CFG RESET_VALUE 0x00000000
        NOT_INUSE BIT[31:8]
        SLAVE_AUTO_PAUSE_EOT BIT[7]
        SLAVE_TEST_BUS_CFG BIT[6:5]
        SLAVE_DIS_RESET_ST BIT[4]
        RX_UNBALANCED_MASK BIT[3]
        SPI_S_CGC_EN BIT[2]
        PAUSE_ON_ERR_DIS BIT[1]
        RX_N_SHIFT BIT[0]

SPI_SLAVE_DEBUG ADDRESS 0x033C R
SPI_SLAVE_DEBUG RESET_VALUE 0x00000000
        NOT_INUSE BIT[31:24]
        SPI_S_SM_CS BIT[23:22]
        CS_N_STATUS BIT[21]
        SPI_IN_CLK_CNT BIT[20:0]

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
        SCL_EXT_FORCE_LOW BIT[28]
        SDA_NOISE_REJECTION BIT[27:26]
        SCL_NOISE_REJECTION BIT[25:24]
        HIGH_TIME_DIVIDER_VALUE BIT[23:16]
        HS_DIVIDER_VALUE BIT[10:8]
        FS_DIVIDER_VALUE BIT[7:0]

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
        CANCEL_FSM_STATE BIT[30:28]
                IDLE_STATE VALUE 0x0
                CANCEL_PENDING_STATE VALUE 0x1
                PAUSE_STATE VALUE 0x2
                PAUSE_WAIT_STATE VALUE 0x3
                SEND_STOP_STATE VALUE 0x4
                FLUSH_STATE VALUE 0x5
                SEND_IRQ_STATE VALUE 0x6
        I2C_SCL BIT[27]
        I2C_SDA BIT[26]
        INVALID_READ_SEQ BIT[25]
        INVALID_READ_ADDR BIT[24]
        INVALID_TAG BIT[23]
        INPUT_FSM_STATE BIT[22:20]
                V1_V2_RESET_STATE VALUE 0x0
                V1_V2_IDLE_STATE VALUE 0x1
                V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
                V1_V2_MI_REC_STATE VALUE 0x3
                V1_V2_DEC_STATE VALUE 0x4
                V1_V2_STORE_STATE VALUE 0x5
                V2_WR_TAG_STATE VALUE 0x6
                V2_WAIT_TAG_STATE VALUE 0x7
        OUTPUT_FSM_STATE BIT[19:16]
                V1_V2_RESET_STATE VALUE 0x0
                V1_V2_IDLE_STATE VALUE 0x1
                V1_V2_DECODE_STATE VALUE 0x2
                V1_V2_SEND_STATE VALUE 0x3
                V1_V2_MI_REC_STATE VALUE 0x4
                V1_V2_NOP_STATE VALUE 0x5
                V1_V2_INVALID_STATE VALUE 0x6
                V1_PEEK_STATE VALUE 0x7
                V1_SEND_R_STATE VALUE 0x8
                V2_GET_BYTE_STATE VALUE 0xB
                V2_GET_WRITE_BYTE_STATE VALUE 0xC
                V2_SPECIALITY_STATE VALUE 0xD
                V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
                V2_STOP_STATE VALUE 0xF
        CLK_STATE BIT[15:13]
                RESET_BUSIDLE_STATE VALUE 0x0
                NOT_MASTER_STATE VALUE 0x1
                HIGH_STATE VALUE 0x2
                LOW_STATE VALUE 0x3
                HIGH_WAIT_STATE VALUE 0x4
                FORCED_LOW_STATE VALUE 0x5
                HS_ADDR_LOW_STATE VALUE 0x6
                DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
        DATA_STATE BIT[12:10]
                RESET_WAIT_STATE VALUE 0x0
                TX_ADDR_STATE VALUE 0x1
                TX_DATA_STATE VALUE 0x2
                TX_HS_ADDR_STATE VALUE 0x3
                TX_10_BIT_ADDR_STATE VALUE 0x4
                TX_2ND_BYTE_STATE VALUE 0x5
                RX_DATA_STATE VALUE 0x6
                RX_NACK_HOLD_STATE VALUE 0x7
        BUS_MASTER BIT[9]
        BUS_ACTIVE BIT[8]
        FAILED BIT[7:6]
        INVALID_WRITE BIT[5]
        ARB_LOST BIT[4]
        PACKET_NACKED BIT[3]
        BUS_ERROR BIT[2]
        TRANSFER_CANCEL_DONE BIT[1]
        TRANSFER_CANCEL_ID_MATCH BIT[0]

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
        BUSY_INDICATION_SELECT BIT[3]
        SDA_DELAYED_DETECTION BIT[2]
        LOW_PERIOD_NOISE_REJECT_EN BIT[1]
        EN_VERSION_TWO_TAG BIT[0]

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[0]

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
        LOCAL_ID BIT[7:0]

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
        RESET_CANCEL_FSM BIT[0]

qup1 MODULE OFFSET=BLSP1_BLSP+0x00036000 MAX=BLSP1_BLSP+0x000365FF APRE=BLSP1_BLSP_QUP1_ APOST= SPRE=BLSP1_BLSP_QUP1_ SPOST= FPRE=BLSP1_BLSP_QUP1_ FPOST= BPRE=BLSP1_BLSP_QUP1_ BPOST= ABPRE=BLSP1_BLSP_QUP1_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.QUP1
QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
        DIS_INBUF_FLAG_FIX BIT[17]
        EN_EXT_OUT_FLAG BIT[16]
        CORE_EXTRA_CLK_ON_EN BIT[15]
        FIFO_CLK_GATE_EN BIT[14]
        CORE_CLK_ON_EN BIT[13]
        APP_CLK_ON_EN BIT[12]
        MINI_CORE BIT[11:8]
        NO_INPUT BIT[7]
        NO_OUTPUT BIT[6]
        QUP_HREADY_CTRL BIT[5]
        N BIT[4:0]

QUP_STATE ADDRESS 0x0004 RW
QUP_STATE RESET_VALUE 0x0000001C
        SPI_S_GEN BIT[8]
        I2C_FLUSH BIT[6]
        WAIT_FOR_EOT BIT[5]
        I2C_MAST_GEN BIT[4]
        SPI_GEN BIT[3]
        STATE_VALID BIT[2]
        STATE BIT[1:0]

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
        OUTPUT_BIT_SHIFT_EN BIT[16]
        PACK_EN BIT[15]
        UNPACK_EN BIT[14]
        INPUT_MODE BIT[13:12]
        OUTPUT_MODE BIT[11:10]
        INPUT_FIFO_SIZE BIT[9:7]
        INPUT_BLOCK_SIZE BIT[6:5]
        OUTPUT_FIFO_SIZE BIT[4:2]
        OUTPUT_BLOCK_SIZE BIT[1:0]

QUP_SW_RESET ADDRESS 0x000C W
QUP_SW_RESET RESET_VALUE 0x00000000
        QUP_SW_RESET BIT[1:0]

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
        TRANSFER_CANCEL_ID BIT[15:8]
        TRANSFER_CANCEL BIT[7]

QUP_OPERATIONAL ADDRESS 0x0018 RW
QUP_OPERATIONAL RESET_VALUE 0x000000C0
        NWD BIT[15]
        DONE_TOGGLE BIT[14]
        IN_BLOCK_READ_REQ BIT[13]
        OUT_BLOCK_WRITE_REQ BIT[12]
        MAX_INPUT_DONE_FLAG BIT[11]
        MAX_OUTPUT_DONE_FLAG BIT[10]
        INPUT_SERVICE_FLAG BIT[9]
        OUTPUT_SERVICE_FLAG BIT[8]
        INPUT_FIFO_FULL BIT[7]
        OUTPUT_FIFO_FULL BIT[6]
        INPUT_FIFO_NOT_EMPTY BIT[5]
        OUTPUT_FIFO_NOT_EMPTY BIT[4]

QUP_ERROR_FLAGS ADDRESS 0x001C RW
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
        OUTPUT_OVER_RUN_ERR BIT[5]
        INPUT_UNDER_RUN_ERR BIT[4]
        OUTPUT_UNDER_RUN_ERR BIT[3]
        INPUT_OVER_RUN_ERR BIT[2]

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
        OUTPUT_OVER_RUN_ERR_EN BIT[5]
        INPUT_UNDER_RUN_ERR_EN BIT[4]
        OUTPUT_UNDER_RUN_ERR_EN BIT[3]
        INPUT_OVER_RUN_ERR_EN BIT[2]

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
        QUP_TEST_BUS_EN BIT[0]

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
        INPUT_SERVICE_MASK BIT[9]
        OUTPUT_SERVICE_MASK BIT[8]

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20070000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_OUTPUT_COUNT BIT[15:0]

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
        MX_OUTPUT_CNT_CURRENT BIT[15:0]

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
        OUTPUT_DEBUG_DATA BIT[31:0]

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
        OUTPUT_FIFO_WORD_CNT BIT[8:0]

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
        OUTPUT BIT[31:0]

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_WRITE_COUNT BIT[15:0]

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
        MX_WRITE_CNT_CURRENT BIT[15:0]

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_INPUT_COUNT BIT[15:0]

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
        MX_INPUT_CNT_CURRENT BIT[15:0]

QUP_MX_READ_COUNT ADDRESS 0x0208 RW
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_READ_COUNT BIT[15:0]

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
        MX_READ_CNT_CURRENT BIT[15:0]

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
        INPUT_DEBUG_DATA BIT[31:0]

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
        INPUT_FIFO_WORD_CNT BIT[8:0]

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
        INPUT BIT[31:0]

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
        HS_MODE BIT[10]
        INPUT_FIRST BIT[9]
        LOOP_BACK BIT[8]
        SLAVE_OPERATION BIT[5]

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
        FORCE_CS BIT[11]
        CLK_IDLE_HIGH BIT[10]
        CLK_ALWAYS_ON BIT[9]
        MX_CS_MODE BIT[8]
        CS_N_POLARITY BIT[7:4]
        CS_SELECT BIT[3:2]
        TRISTATE_CS BIT[1]
        NO_TRI_STATE BIT[0]

SPI_ERROR_FLAGS ADDRESS 0x0308 RW
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
        TRANSFER_CANCEL_DONE BIT[3]
        TRANSFER_CANCEL_ID_MATCH BIT[2]
        SPI_SLV_CLK_OVER_RUN_ERR BIT[1]
        SPI_SLV_CLK_UNDER_RUN_ERR BIT[0]

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
        TRANSFER_CANCEL_DONE_EN BIT[3]
        TRANSFER_CANCEL_ID_MATCH_EN BIT[2]
        SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1]
        SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0]

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
        DEASSERT_WAIT BIT[5:0]

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
        EXTENDED_ID BIT[15:8]
        LOCAL_ID BIT[7:0]

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
        RESET_CANCEL_FSM BIT[0]

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
        CANCEL_FSM_STATE BIT[2:0]

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
        CHAR_STATUS BIT[8:5]
        DIRECTION BIT[4]
        ENABLE BIT[0]

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
        CHAR_MODE BIT[9:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
        CHAR_MODE BIT[9:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
        CHAR_MODE BIT[10:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_SLAVE_IRQ_STATUS ADDRESS 0x0330 R
SPI_SLAVE_IRQ_STATUS RESET_VALUE 0x00000000
        CS_N_ERXT BIT[6]
        RX_OVERFLOW_NO_EOT BIT[5]
        RX_OVERFLOW_WAIT_EOT BIT[4]
        TX_UNDERFLOW BIT[3]
        CS_N_ETXT BIT[2]
        CS_N_DEASSERT BIT[1]
        CS_N_ASSERT BIT[0]

SPI_SLAVE_IRQ_EN ADDRESS 0x0334 R
SPI_SLAVE_IRQ_EN RESET_VALUE 0x00000000
        CS_N_ERXT_EN BIT[6]
        RX_OVERFLOW_NO_EOT_EN BIT[5]
        RX_OVERFLOW_WAIT_EOT_EN BIT[4]
        TX_UNDERFLOW_EN BIT[3]
        CS_N_ETXT_EN BIT[2]
        CS_N_DEASSERT_EN BIT[1]
        CS_N_ASSERT_EN BIT[0]

SPI_SLAVE_CFG ADDRESS 0x0338 R
SPI_SLAVE_CFG RESET_VALUE 0x00000000
        NOT_INUSE BIT[31:8]
        SLAVE_AUTO_PAUSE_EOT BIT[7]
        SLAVE_TEST_BUS_CFG BIT[6:5]
        SLAVE_DIS_RESET_ST BIT[4]
        RX_UNBALANCED_MASK BIT[3]
        SPI_S_CGC_EN BIT[2]
        PAUSE_ON_ERR_DIS BIT[1]
        RX_N_SHIFT BIT[0]

SPI_SLAVE_DEBUG ADDRESS 0x033C R
SPI_SLAVE_DEBUG RESET_VALUE 0x00000000
        NOT_INUSE BIT[31:24]
        SPI_S_SM_CS BIT[23:22]
        CS_N_STATUS BIT[21]
        SPI_IN_CLK_CNT BIT[20:0]

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
        SCL_EXT_FORCE_LOW BIT[28]
        SDA_NOISE_REJECTION BIT[27:26]
        SCL_NOISE_REJECTION BIT[25:24]
        HIGH_TIME_DIVIDER_VALUE BIT[23:16]
        HS_DIVIDER_VALUE BIT[10:8]
        FS_DIVIDER_VALUE BIT[7:0]

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
        CANCEL_FSM_STATE BIT[30:28]
                IDLE_STATE VALUE 0x0
                CANCEL_PENDING_STATE VALUE 0x1
                PAUSE_STATE VALUE 0x2
                PAUSE_WAIT_STATE VALUE 0x3
                SEND_STOP_STATE VALUE 0x4
                FLUSH_STATE VALUE 0x5
                SEND_IRQ_STATE VALUE 0x6
        I2C_SCL BIT[27]
        I2C_SDA BIT[26]
        INVALID_READ_SEQ BIT[25]
        INVALID_READ_ADDR BIT[24]
        INVALID_TAG BIT[23]
        INPUT_FSM_STATE BIT[22:20]
                V1_V2_RESET_STATE VALUE 0x0
                V1_V2_IDLE_STATE VALUE 0x1
                V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
                V1_V2_MI_REC_STATE VALUE 0x3
                V1_V2_DEC_STATE VALUE 0x4
                V1_V2_STORE_STATE VALUE 0x5
                V2_WR_TAG_STATE VALUE 0x6
                V2_WAIT_TAG_STATE VALUE 0x7
        OUTPUT_FSM_STATE BIT[19:16]
                V1_V2_RESET_STATE VALUE 0x0
                V1_V2_IDLE_STATE VALUE 0x1
                V1_V2_DECODE_STATE VALUE 0x2
                V1_V2_SEND_STATE VALUE 0x3
                V1_V2_MI_REC_STATE VALUE 0x4
                V1_V2_NOP_STATE VALUE 0x5
                V1_V2_INVALID_STATE VALUE 0x6
                V1_PEEK_STATE VALUE 0x7
                V1_SEND_R_STATE VALUE 0x8
                V2_GET_BYTE_STATE VALUE 0xB
                V2_GET_WRITE_BYTE_STATE VALUE 0xC
                V2_SPECIALITY_STATE VALUE 0xD
                V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
                V2_STOP_STATE VALUE 0xF
        CLK_STATE BIT[15:13]
                RESET_BUSIDLE_STATE VALUE 0x0
                NOT_MASTER_STATE VALUE 0x1
                HIGH_STATE VALUE 0x2
                LOW_STATE VALUE 0x3
                HIGH_WAIT_STATE VALUE 0x4
                FORCED_LOW_STATE VALUE 0x5
                HS_ADDR_LOW_STATE VALUE 0x6
                DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
        DATA_STATE BIT[12:10]
                RESET_WAIT_STATE VALUE 0x0
                TX_ADDR_STATE VALUE 0x1
                TX_DATA_STATE VALUE 0x2
                TX_HS_ADDR_STATE VALUE 0x3
                TX_10_BIT_ADDR_STATE VALUE 0x4
                TX_2ND_BYTE_STATE VALUE 0x5
                RX_DATA_STATE VALUE 0x6
                RX_NACK_HOLD_STATE VALUE 0x7
        BUS_MASTER BIT[9]
        BUS_ACTIVE BIT[8]
        FAILED BIT[7:6]
        INVALID_WRITE BIT[5]
        ARB_LOST BIT[4]
        PACKET_NACKED BIT[3]
        BUS_ERROR BIT[2]
        TRANSFER_CANCEL_DONE BIT[1]
        TRANSFER_CANCEL_ID_MATCH BIT[0]

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
        BUSY_INDICATION_SELECT BIT[3]
        SDA_DELAYED_DETECTION BIT[2]
        LOW_PERIOD_NOISE_REJECT_EN BIT[1]
        EN_VERSION_TWO_TAG BIT[0]

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[0]

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
        LOCAL_ID BIT[7:0]

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
        RESET_CANCEL_FSM BIT[0]

qup2 MODULE OFFSET=BLSP1_BLSP+0x00037000 MAX=BLSP1_BLSP+0x000375FF APRE=BLSP1_BLSP_QUP2_ APOST= SPRE=BLSP1_BLSP_QUP2_ SPOST= FPRE=BLSP1_BLSP_QUP2_ FPOST= BPRE=BLSP1_BLSP_QUP2_ BPOST= ABPRE=BLSP1_BLSP_QUP2_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.QUP2
QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
        DIS_INBUF_FLAG_FIX BIT[17]
        EN_EXT_OUT_FLAG BIT[16]
        CORE_EXTRA_CLK_ON_EN BIT[15]
        FIFO_CLK_GATE_EN BIT[14]
        CORE_CLK_ON_EN BIT[13]
        APP_CLK_ON_EN BIT[12]
        MINI_CORE BIT[11:8]
        NO_INPUT BIT[7]
        NO_OUTPUT BIT[6]
        QUP_HREADY_CTRL BIT[5]
        N BIT[4:0]

QUP_STATE ADDRESS 0x0004 RW
QUP_STATE RESET_VALUE 0x0000001C
        SPI_S_GEN BIT[8]
        I2C_FLUSH BIT[6]
        WAIT_FOR_EOT BIT[5]
        I2C_MAST_GEN BIT[4]
        SPI_GEN BIT[3]
        STATE_VALID BIT[2]
        STATE BIT[1:0]

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
        OUTPUT_BIT_SHIFT_EN BIT[16]
        PACK_EN BIT[15]
        UNPACK_EN BIT[14]
        INPUT_MODE BIT[13:12]
        OUTPUT_MODE BIT[11:10]
        INPUT_FIFO_SIZE BIT[9:7]
        INPUT_BLOCK_SIZE BIT[6:5]
        OUTPUT_FIFO_SIZE BIT[4:2]
        OUTPUT_BLOCK_SIZE BIT[1:0]

QUP_SW_RESET ADDRESS 0x000C W
QUP_SW_RESET RESET_VALUE 0x00000000
        QUP_SW_RESET BIT[1:0]

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
        TRANSFER_CANCEL_ID BIT[15:8]
        TRANSFER_CANCEL BIT[7]

QUP_OPERATIONAL ADDRESS 0x0018 RW
QUP_OPERATIONAL RESET_VALUE 0x000000C0
        NWD BIT[15]
        DONE_TOGGLE BIT[14]
        IN_BLOCK_READ_REQ BIT[13]
        OUT_BLOCK_WRITE_REQ BIT[12]
        MAX_INPUT_DONE_FLAG BIT[11]
        MAX_OUTPUT_DONE_FLAG BIT[10]
        INPUT_SERVICE_FLAG BIT[9]
        OUTPUT_SERVICE_FLAG BIT[8]
        INPUT_FIFO_FULL BIT[7]
        OUTPUT_FIFO_FULL BIT[6]
        INPUT_FIFO_NOT_EMPTY BIT[5]
        OUTPUT_FIFO_NOT_EMPTY BIT[4]

QUP_ERROR_FLAGS ADDRESS 0x001C RW
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
        OUTPUT_OVER_RUN_ERR BIT[5]
        INPUT_UNDER_RUN_ERR BIT[4]
        OUTPUT_UNDER_RUN_ERR BIT[3]
        INPUT_OVER_RUN_ERR BIT[2]

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
        OUTPUT_OVER_RUN_ERR_EN BIT[5]
        INPUT_UNDER_RUN_ERR_EN BIT[4]
        OUTPUT_UNDER_RUN_ERR_EN BIT[3]
        INPUT_OVER_RUN_ERR_EN BIT[2]

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
        QUP_TEST_BUS_EN BIT[0]

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
        INPUT_SERVICE_MASK BIT[9]
        OUTPUT_SERVICE_MASK BIT[8]

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20070000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_OUTPUT_COUNT BIT[15:0]

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
        MX_OUTPUT_CNT_CURRENT BIT[15:0]

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
        OUTPUT_DEBUG_DATA BIT[31:0]

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
        OUTPUT_FIFO_WORD_CNT BIT[8:0]

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
        OUTPUT BIT[31:0]

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_WRITE_COUNT BIT[15:0]

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
        MX_WRITE_CNT_CURRENT BIT[15:0]

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_INPUT_COUNT BIT[15:0]

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
        MX_INPUT_CNT_CURRENT BIT[15:0]

QUP_MX_READ_COUNT ADDRESS 0x0208 RW
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_READ_COUNT BIT[15:0]

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
        MX_READ_CNT_CURRENT BIT[15:0]

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
        INPUT_DEBUG_DATA BIT[31:0]

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
        INPUT_FIFO_WORD_CNT BIT[8:0]

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
        INPUT BIT[31:0]

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
        HS_MODE BIT[10]
        INPUT_FIRST BIT[9]
        LOOP_BACK BIT[8]
        SLAVE_OPERATION BIT[5]

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
        FORCE_CS BIT[11]
        CLK_IDLE_HIGH BIT[10]
        CLK_ALWAYS_ON BIT[9]
        MX_CS_MODE BIT[8]
        CS_N_POLARITY BIT[7:4]
        CS_SELECT BIT[3:2]
        TRISTATE_CS BIT[1]
        NO_TRI_STATE BIT[0]

SPI_ERROR_FLAGS ADDRESS 0x0308 RW
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
        TRANSFER_CANCEL_DONE BIT[3]
        TRANSFER_CANCEL_ID_MATCH BIT[2]
        SPI_SLV_CLK_OVER_RUN_ERR BIT[1]
        SPI_SLV_CLK_UNDER_RUN_ERR BIT[0]

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
        TRANSFER_CANCEL_DONE_EN BIT[3]
        TRANSFER_CANCEL_ID_MATCH_EN BIT[2]
        SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1]
        SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0]

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
        DEASSERT_WAIT BIT[5:0]

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
        EXTENDED_ID BIT[15:8]
        LOCAL_ID BIT[7:0]

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
        RESET_CANCEL_FSM BIT[0]

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
        CANCEL_FSM_STATE BIT[2:0]

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
        CHAR_STATUS BIT[8:5]
        DIRECTION BIT[4]
        ENABLE BIT[0]

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
        CHAR_MODE BIT[9:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
        CHAR_MODE BIT[9:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
        CHAR_MODE BIT[10:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_SLAVE_IRQ_STATUS ADDRESS 0x0330 R
SPI_SLAVE_IRQ_STATUS RESET_VALUE 0x00000000
        CS_N_ERXT BIT[6]
        RX_OVERFLOW_NO_EOT BIT[5]
        RX_OVERFLOW_WAIT_EOT BIT[4]
        TX_UNDERFLOW BIT[3]
        CS_N_ETXT BIT[2]
        CS_N_DEASSERT BIT[1]
        CS_N_ASSERT BIT[0]

SPI_SLAVE_IRQ_EN ADDRESS 0x0334 R
SPI_SLAVE_IRQ_EN RESET_VALUE 0x00000000
        CS_N_ERXT_EN BIT[6]
        RX_OVERFLOW_NO_EOT_EN BIT[5]
        RX_OVERFLOW_WAIT_EOT_EN BIT[4]
        TX_UNDERFLOW_EN BIT[3]
        CS_N_ETXT_EN BIT[2]
        CS_N_DEASSERT_EN BIT[1]
        CS_N_ASSERT_EN BIT[0]

SPI_SLAVE_CFG ADDRESS 0x0338 R
SPI_SLAVE_CFG RESET_VALUE 0x00000000
        NOT_INUSE BIT[31:8]
        SLAVE_AUTO_PAUSE_EOT BIT[7]
        SLAVE_TEST_BUS_CFG BIT[6:5]
        SLAVE_DIS_RESET_ST BIT[4]
        RX_UNBALANCED_MASK BIT[3]
        SPI_S_CGC_EN BIT[2]
        PAUSE_ON_ERR_DIS BIT[1]
        RX_N_SHIFT BIT[0]

SPI_SLAVE_DEBUG ADDRESS 0x033C R
SPI_SLAVE_DEBUG RESET_VALUE 0x00000000
        NOT_INUSE BIT[31:24]
        SPI_S_SM_CS BIT[23:22]
        CS_N_STATUS BIT[21]
        SPI_IN_CLK_CNT BIT[20:0]

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
        SCL_EXT_FORCE_LOW BIT[28]
        SDA_NOISE_REJECTION BIT[27:26]
        SCL_NOISE_REJECTION BIT[25:24]
        HIGH_TIME_DIVIDER_VALUE BIT[23:16]
        HS_DIVIDER_VALUE BIT[10:8]
        FS_DIVIDER_VALUE BIT[7:0]

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
        CANCEL_FSM_STATE BIT[30:28]
                IDLE_STATE VALUE 0x0
                CANCEL_PENDING_STATE VALUE 0x1
                PAUSE_STATE VALUE 0x2
                PAUSE_WAIT_STATE VALUE 0x3
                SEND_STOP_STATE VALUE 0x4
                FLUSH_STATE VALUE 0x5
                SEND_IRQ_STATE VALUE 0x6
        I2C_SCL BIT[27]
        I2C_SDA BIT[26]
        INVALID_READ_SEQ BIT[25]
        INVALID_READ_ADDR BIT[24]
        INVALID_TAG BIT[23]
        INPUT_FSM_STATE BIT[22:20]
                V1_V2_RESET_STATE VALUE 0x0
                V1_V2_IDLE_STATE VALUE 0x1
                V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
                V1_V2_MI_REC_STATE VALUE 0x3
                V1_V2_DEC_STATE VALUE 0x4
                V1_V2_STORE_STATE VALUE 0x5
                V2_WR_TAG_STATE VALUE 0x6
                V2_WAIT_TAG_STATE VALUE 0x7
        OUTPUT_FSM_STATE BIT[19:16]
                V1_V2_RESET_STATE VALUE 0x0
                V1_V2_IDLE_STATE VALUE 0x1
                V1_V2_DECODE_STATE VALUE 0x2
                V1_V2_SEND_STATE VALUE 0x3
                V1_V2_MI_REC_STATE VALUE 0x4
                V1_V2_NOP_STATE VALUE 0x5
                V1_V2_INVALID_STATE VALUE 0x6
                V1_PEEK_STATE VALUE 0x7
                V1_SEND_R_STATE VALUE 0x8
                V2_GET_BYTE_STATE VALUE 0xB
                V2_GET_WRITE_BYTE_STATE VALUE 0xC
                V2_SPECIALITY_STATE VALUE 0xD
                V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
                V2_STOP_STATE VALUE 0xF
        CLK_STATE BIT[15:13]
                RESET_BUSIDLE_STATE VALUE 0x0
                NOT_MASTER_STATE VALUE 0x1
                HIGH_STATE VALUE 0x2
                LOW_STATE VALUE 0x3
                HIGH_WAIT_STATE VALUE 0x4
                FORCED_LOW_STATE VALUE 0x5
                HS_ADDR_LOW_STATE VALUE 0x6
                DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
        DATA_STATE BIT[12:10]
                RESET_WAIT_STATE VALUE 0x0
                TX_ADDR_STATE VALUE 0x1
                TX_DATA_STATE VALUE 0x2
                TX_HS_ADDR_STATE VALUE 0x3
                TX_10_BIT_ADDR_STATE VALUE 0x4
                TX_2ND_BYTE_STATE VALUE 0x5
                RX_DATA_STATE VALUE 0x6
                RX_NACK_HOLD_STATE VALUE 0x7
        BUS_MASTER BIT[9]
        BUS_ACTIVE BIT[8]
        FAILED BIT[7:6]
        INVALID_WRITE BIT[5]
        ARB_LOST BIT[4]
        PACKET_NACKED BIT[3]
        BUS_ERROR BIT[2]
        TRANSFER_CANCEL_DONE BIT[1]
        TRANSFER_CANCEL_ID_MATCH BIT[0]

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
        BUSY_INDICATION_SELECT BIT[3]
        SDA_DELAYED_DETECTION BIT[2]
        LOW_PERIOD_NOISE_REJECT_EN BIT[1]
        EN_VERSION_TWO_TAG BIT[0]

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[0]

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
        LOCAL_ID BIT[7:0]

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
        RESET_CANCEL_FSM BIT[0]

qup3 MODULE OFFSET=BLSP1_BLSP+0x00038000 MAX=BLSP1_BLSP+0x000385FF APRE=BLSP1_BLSP_QUP3_ APOST= SPRE=BLSP1_BLSP_QUP3_ SPOST= FPRE=BLSP1_BLSP_QUP3_ FPOST= BPRE=BLSP1_BLSP_QUP3_ BPOST= ABPRE=BLSP1_BLSP_QUP3_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.QUP3
QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
        DIS_INBUF_FLAG_FIX BIT[17]
        EN_EXT_OUT_FLAG BIT[16]
        CORE_EXTRA_CLK_ON_EN BIT[15]
        FIFO_CLK_GATE_EN BIT[14]
        CORE_CLK_ON_EN BIT[13]
        APP_CLK_ON_EN BIT[12]
        MINI_CORE BIT[11:8]
        NO_INPUT BIT[7]
        NO_OUTPUT BIT[6]
        QUP_HREADY_CTRL BIT[5]
        N BIT[4:0]

QUP_STATE ADDRESS 0x0004 RW
QUP_STATE RESET_VALUE 0x0000001C
        SPI_S_GEN BIT[8]
        I2C_FLUSH BIT[6]
        WAIT_FOR_EOT BIT[5]
        I2C_MAST_GEN BIT[4]
        SPI_GEN BIT[3]
        STATE_VALID BIT[2]
        STATE BIT[1:0]

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
        OUTPUT_BIT_SHIFT_EN BIT[16]
        PACK_EN BIT[15]
        UNPACK_EN BIT[14]
        INPUT_MODE BIT[13:12]
        OUTPUT_MODE BIT[11:10]
        INPUT_FIFO_SIZE BIT[9:7]
        INPUT_BLOCK_SIZE BIT[6:5]
        OUTPUT_FIFO_SIZE BIT[4:2]
        OUTPUT_BLOCK_SIZE BIT[1:0]

QUP_SW_RESET ADDRESS 0x000C W
QUP_SW_RESET RESET_VALUE 0x00000000
        QUP_SW_RESET BIT[1:0]

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
        TRANSFER_CANCEL_ID BIT[15:8]
        TRANSFER_CANCEL BIT[7]

QUP_OPERATIONAL ADDRESS 0x0018 RW
QUP_OPERATIONAL RESET_VALUE 0x000000C0
        NWD BIT[15]
        DONE_TOGGLE BIT[14]
        IN_BLOCK_READ_REQ BIT[13]
        OUT_BLOCK_WRITE_REQ BIT[12]
        MAX_INPUT_DONE_FLAG BIT[11]
        MAX_OUTPUT_DONE_FLAG BIT[10]
        INPUT_SERVICE_FLAG BIT[9]
        OUTPUT_SERVICE_FLAG BIT[8]
        INPUT_FIFO_FULL BIT[7]
        OUTPUT_FIFO_FULL BIT[6]
        INPUT_FIFO_NOT_EMPTY BIT[5]
        OUTPUT_FIFO_NOT_EMPTY BIT[4]

QUP_ERROR_FLAGS ADDRESS 0x001C RW
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
        OUTPUT_OVER_RUN_ERR BIT[5]
        INPUT_UNDER_RUN_ERR BIT[4]
        OUTPUT_UNDER_RUN_ERR BIT[3]
        INPUT_OVER_RUN_ERR BIT[2]

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
        OUTPUT_OVER_RUN_ERR_EN BIT[5]
        INPUT_UNDER_RUN_ERR_EN BIT[4]
        OUTPUT_UNDER_RUN_ERR_EN BIT[3]
        INPUT_OVER_RUN_ERR_EN BIT[2]

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
        QUP_TEST_BUS_EN BIT[0]

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
        INPUT_SERVICE_MASK BIT[9]
        OUTPUT_SERVICE_MASK BIT[8]

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20070000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_OUTPUT_COUNT BIT[15:0]

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
        MX_OUTPUT_CNT_CURRENT BIT[15:0]

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
        OUTPUT_DEBUG_DATA BIT[31:0]

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
        OUTPUT_FIFO_WORD_CNT BIT[8:0]

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
        OUTPUT BIT[31:0]

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_WRITE_COUNT BIT[15:0]

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
        MX_WRITE_CNT_CURRENT BIT[15:0]

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_INPUT_COUNT BIT[15:0]

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
        MX_INPUT_CNT_CURRENT BIT[15:0]

QUP_MX_READ_COUNT ADDRESS 0x0208 RW
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_READ_COUNT BIT[15:0]

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
        MX_READ_CNT_CURRENT BIT[15:0]

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
        INPUT_DEBUG_DATA BIT[31:0]

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
        INPUT_FIFO_WORD_CNT BIT[8:0]

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
        INPUT BIT[31:0]

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
        HS_MODE BIT[10]
        INPUT_FIRST BIT[9]
        LOOP_BACK BIT[8]
        SLAVE_OPERATION BIT[5]

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
        FORCE_CS BIT[11]
        CLK_IDLE_HIGH BIT[10]
        CLK_ALWAYS_ON BIT[9]
        MX_CS_MODE BIT[8]
        CS_N_POLARITY BIT[7:4]
        CS_SELECT BIT[3:2]
        TRISTATE_CS BIT[1]
        NO_TRI_STATE BIT[0]

SPI_ERROR_FLAGS ADDRESS 0x0308 RW
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
        TRANSFER_CANCEL_DONE BIT[3]
        TRANSFER_CANCEL_ID_MATCH BIT[2]
        SPI_SLV_CLK_OVER_RUN_ERR BIT[1]
        SPI_SLV_CLK_UNDER_RUN_ERR BIT[0]

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
        TRANSFER_CANCEL_DONE_EN BIT[3]
        TRANSFER_CANCEL_ID_MATCH_EN BIT[2]
        SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1]
        SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0]

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
        DEASSERT_WAIT BIT[5:0]

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
        EXTENDED_ID BIT[15:8]
        LOCAL_ID BIT[7:0]

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
        RESET_CANCEL_FSM BIT[0]

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
        CANCEL_FSM_STATE BIT[2:0]

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
        CHAR_STATUS BIT[8:5]
        DIRECTION BIT[4]
        ENABLE BIT[0]

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
        CHAR_MODE BIT[9:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
        CHAR_MODE BIT[9:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
        CHAR_MODE BIT[10:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_SLAVE_IRQ_STATUS ADDRESS 0x0330 R
SPI_SLAVE_IRQ_STATUS RESET_VALUE 0x00000000
        CS_N_ERXT BIT[6]
        RX_OVERFLOW_NO_EOT BIT[5]
        RX_OVERFLOW_WAIT_EOT BIT[4]
        TX_UNDERFLOW BIT[3]
        CS_N_ETXT BIT[2]
        CS_N_DEASSERT BIT[1]
        CS_N_ASSERT BIT[0]

SPI_SLAVE_IRQ_EN ADDRESS 0x0334 R
SPI_SLAVE_IRQ_EN RESET_VALUE 0x00000000
        CS_N_ERXT_EN BIT[6]
        RX_OVERFLOW_NO_EOT_EN BIT[5]
        RX_OVERFLOW_WAIT_EOT_EN BIT[4]
        TX_UNDERFLOW_EN BIT[3]
        CS_N_ETXT_EN BIT[2]
        CS_N_DEASSERT_EN BIT[1]
        CS_N_ASSERT_EN BIT[0]

SPI_SLAVE_CFG ADDRESS 0x0338 R
SPI_SLAVE_CFG RESET_VALUE 0x00000000
        NOT_INUSE BIT[31:8]
        SLAVE_AUTO_PAUSE_EOT BIT[7]
        SLAVE_TEST_BUS_CFG BIT[6:5]
        SLAVE_DIS_RESET_ST BIT[4]
        RX_UNBALANCED_MASK BIT[3]
        SPI_S_CGC_EN BIT[2]
        PAUSE_ON_ERR_DIS BIT[1]
        RX_N_SHIFT BIT[0]

SPI_SLAVE_DEBUG ADDRESS 0x033C R
SPI_SLAVE_DEBUG RESET_VALUE 0x00000000
        NOT_INUSE BIT[31:24]
        SPI_S_SM_CS BIT[23:22]
        CS_N_STATUS BIT[21]
        SPI_IN_CLK_CNT BIT[20:0]

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
        SCL_EXT_FORCE_LOW BIT[28]
        SDA_NOISE_REJECTION BIT[27:26]
        SCL_NOISE_REJECTION BIT[25:24]
        HIGH_TIME_DIVIDER_VALUE BIT[23:16]
        HS_DIVIDER_VALUE BIT[10:8]
        FS_DIVIDER_VALUE BIT[7:0]

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
        CANCEL_FSM_STATE BIT[30:28]
                IDLE_STATE VALUE 0x0
                CANCEL_PENDING_STATE VALUE 0x1
                PAUSE_STATE VALUE 0x2
                PAUSE_WAIT_STATE VALUE 0x3
                SEND_STOP_STATE VALUE 0x4
                FLUSH_STATE VALUE 0x5
                SEND_IRQ_STATE VALUE 0x6
        I2C_SCL BIT[27]
        I2C_SDA BIT[26]
        INVALID_READ_SEQ BIT[25]
        INVALID_READ_ADDR BIT[24]
        INVALID_TAG BIT[23]
        INPUT_FSM_STATE BIT[22:20]
                V1_V2_RESET_STATE VALUE 0x0
                V1_V2_IDLE_STATE VALUE 0x1
                V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
                V1_V2_MI_REC_STATE VALUE 0x3
                V1_V2_DEC_STATE VALUE 0x4
                V1_V2_STORE_STATE VALUE 0x5
                V2_WR_TAG_STATE VALUE 0x6
                V2_WAIT_TAG_STATE VALUE 0x7
        OUTPUT_FSM_STATE BIT[19:16]
                V1_V2_RESET_STATE VALUE 0x0
                V1_V2_IDLE_STATE VALUE 0x1
                V1_V2_DECODE_STATE VALUE 0x2
                V1_V2_SEND_STATE VALUE 0x3
                V1_V2_MI_REC_STATE VALUE 0x4
                V1_V2_NOP_STATE VALUE 0x5
                V1_V2_INVALID_STATE VALUE 0x6
                V1_PEEK_STATE VALUE 0x7
                V1_SEND_R_STATE VALUE 0x8
                V2_GET_BYTE_STATE VALUE 0xB
                V2_GET_WRITE_BYTE_STATE VALUE 0xC
                V2_SPECIALITY_STATE VALUE 0xD
                V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
                V2_STOP_STATE VALUE 0xF
        CLK_STATE BIT[15:13]
                RESET_BUSIDLE_STATE VALUE 0x0
                NOT_MASTER_STATE VALUE 0x1
                HIGH_STATE VALUE 0x2
                LOW_STATE VALUE 0x3
                HIGH_WAIT_STATE VALUE 0x4
                FORCED_LOW_STATE VALUE 0x5
                HS_ADDR_LOW_STATE VALUE 0x6
                DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
        DATA_STATE BIT[12:10]
                RESET_WAIT_STATE VALUE 0x0
                TX_ADDR_STATE VALUE 0x1
                TX_DATA_STATE VALUE 0x2
                TX_HS_ADDR_STATE VALUE 0x3
                TX_10_BIT_ADDR_STATE VALUE 0x4
                TX_2ND_BYTE_STATE VALUE 0x5
                RX_DATA_STATE VALUE 0x6
                RX_NACK_HOLD_STATE VALUE 0x7
        BUS_MASTER BIT[9]
        BUS_ACTIVE BIT[8]
        FAILED BIT[7:6]
        INVALID_WRITE BIT[5]
        ARB_LOST BIT[4]
        PACKET_NACKED BIT[3]
        BUS_ERROR BIT[2]
        TRANSFER_CANCEL_DONE BIT[1]
        TRANSFER_CANCEL_ID_MATCH BIT[0]

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
        BUSY_INDICATION_SELECT BIT[3]
        SDA_DELAYED_DETECTION BIT[2]
        LOW_PERIOD_NOISE_REJECT_EN BIT[1]
        EN_VERSION_TWO_TAG BIT[0]

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[0]

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
        LOCAL_ID BIT[7:0]

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
        RESET_CANCEL_FSM BIT[0]

qup4 MODULE OFFSET=BLSP1_BLSP+0x00039000 MAX=BLSP1_BLSP+0x000395FF APRE=BLSP1_BLSP_QUP4_ APOST= SPRE=BLSP1_BLSP_QUP4_ SPOST= FPRE=BLSP1_BLSP_QUP4_ FPOST= BPRE=BLSP1_BLSP_QUP4_ BPOST= ABPRE=BLSP1_BLSP_QUP4_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.QUP4
QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
        DIS_INBUF_FLAG_FIX BIT[17]
        EN_EXT_OUT_FLAG BIT[16]
        CORE_EXTRA_CLK_ON_EN BIT[15]
        FIFO_CLK_GATE_EN BIT[14]
        CORE_CLK_ON_EN BIT[13]
        APP_CLK_ON_EN BIT[12]
        MINI_CORE BIT[11:8]
        NO_INPUT BIT[7]
        NO_OUTPUT BIT[6]
        QUP_HREADY_CTRL BIT[5]
        N BIT[4:0]

QUP_STATE ADDRESS 0x0004 RW
QUP_STATE RESET_VALUE 0x0000001C
        SPI_S_GEN BIT[8]
        I2C_FLUSH BIT[6]
        WAIT_FOR_EOT BIT[5]
        I2C_MAST_GEN BIT[4]
        SPI_GEN BIT[3]
        STATE_VALID BIT[2]
        STATE BIT[1:0]

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
        OUTPUT_BIT_SHIFT_EN BIT[16]
        PACK_EN BIT[15]
        UNPACK_EN BIT[14]
        INPUT_MODE BIT[13:12]
        OUTPUT_MODE BIT[11:10]
        INPUT_FIFO_SIZE BIT[9:7]
        INPUT_BLOCK_SIZE BIT[6:5]
        OUTPUT_FIFO_SIZE BIT[4:2]
        OUTPUT_BLOCK_SIZE BIT[1:0]

QUP_SW_RESET ADDRESS 0x000C W
QUP_SW_RESET RESET_VALUE 0x00000000
        QUP_SW_RESET BIT[1:0]

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
        TRANSFER_CANCEL_ID BIT[15:8]
        TRANSFER_CANCEL BIT[7]

QUP_OPERATIONAL ADDRESS 0x0018 RW
QUP_OPERATIONAL RESET_VALUE 0x000000C0
        NWD BIT[15]
        DONE_TOGGLE BIT[14]
        IN_BLOCK_READ_REQ BIT[13]
        OUT_BLOCK_WRITE_REQ BIT[12]
        MAX_INPUT_DONE_FLAG BIT[11]
        MAX_OUTPUT_DONE_FLAG BIT[10]
        INPUT_SERVICE_FLAG BIT[9]
        OUTPUT_SERVICE_FLAG BIT[8]
        INPUT_FIFO_FULL BIT[7]
        OUTPUT_FIFO_FULL BIT[6]
        INPUT_FIFO_NOT_EMPTY BIT[5]
        OUTPUT_FIFO_NOT_EMPTY BIT[4]

QUP_ERROR_FLAGS ADDRESS 0x001C RW
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
        OUTPUT_OVER_RUN_ERR BIT[5]
        INPUT_UNDER_RUN_ERR BIT[4]
        OUTPUT_UNDER_RUN_ERR BIT[3]
        INPUT_OVER_RUN_ERR BIT[2]

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
        OUTPUT_OVER_RUN_ERR_EN BIT[5]
        INPUT_UNDER_RUN_ERR_EN BIT[4]
        OUTPUT_UNDER_RUN_ERR_EN BIT[3]
        INPUT_OVER_RUN_ERR_EN BIT[2]

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
        QUP_TEST_BUS_EN BIT[0]

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
        INPUT_SERVICE_MASK BIT[9]
        OUTPUT_SERVICE_MASK BIT[8]

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20070000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_OUTPUT_COUNT BIT[15:0]

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
        MX_OUTPUT_CNT_CURRENT BIT[15:0]

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
        OUTPUT_DEBUG_DATA BIT[31:0]

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
        OUTPUT_FIFO_WORD_CNT BIT[8:0]

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
        OUTPUT BIT[31:0]

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_WRITE_COUNT BIT[15:0]

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
        MX_WRITE_CNT_CURRENT BIT[15:0]

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_INPUT_COUNT BIT[15:0]

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
        MX_INPUT_CNT_CURRENT BIT[15:0]

QUP_MX_READ_COUNT ADDRESS 0x0208 RW
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_READ_COUNT BIT[15:0]

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
        MX_READ_CNT_CURRENT BIT[15:0]

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
        INPUT_DEBUG_DATA BIT[31:0]

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
        INPUT_FIFO_WORD_CNT BIT[8:0]

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
        INPUT BIT[31:0]

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
        HS_MODE BIT[10]
        INPUT_FIRST BIT[9]
        LOOP_BACK BIT[8]
        SLAVE_OPERATION BIT[5]

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
        FORCE_CS BIT[11]
        CLK_IDLE_HIGH BIT[10]
        CLK_ALWAYS_ON BIT[9]
        MX_CS_MODE BIT[8]
        CS_N_POLARITY BIT[7:4]
        CS_SELECT BIT[3:2]
        TRISTATE_CS BIT[1]
        NO_TRI_STATE BIT[0]

SPI_ERROR_FLAGS ADDRESS 0x0308 RW
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
        TRANSFER_CANCEL_DONE BIT[3]
        TRANSFER_CANCEL_ID_MATCH BIT[2]
        SPI_SLV_CLK_OVER_RUN_ERR BIT[1]
        SPI_SLV_CLK_UNDER_RUN_ERR BIT[0]

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
        TRANSFER_CANCEL_DONE_EN BIT[3]
        TRANSFER_CANCEL_ID_MATCH_EN BIT[2]
        SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1]
        SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0]

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
        DEASSERT_WAIT BIT[5:0]

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
        EXTENDED_ID BIT[15:8]
        LOCAL_ID BIT[7:0]

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
        RESET_CANCEL_FSM BIT[0]

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
        CANCEL_FSM_STATE BIT[2:0]

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
        CHAR_STATUS BIT[8:5]
        DIRECTION BIT[4]
        ENABLE BIT[0]

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
        CHAR_MODE BIT[9:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
        CHAR_MODE BIT[9:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
        CHAR_MODE BIT[10:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_SLAVE_IRQ_STATUS ADDRESS 0x0330 R
SPI_SLAVE_IRQ_STATUS RESET_VALUE 0x00000000
        CS_N_ERXT BIT[6]
        RX_OVERFLOW_NO_EOT BIT[5]
        RX_OVERFLOW_WAIT_EOT BIT[4]
        TX_UNDERFLOW BIT[3]
        CS_N_ETXT BIT[2]
        CS_N_DEASSERT BIT[1]
        CS_N_ASSERT BIT[0]

SPI_SLAVE_IRQ_EN ADDRESS 0x0334 R
SPI_SLAVE_IRQ_EN RESET_VALUE 0x00000000
        CS_N_ERXT_EN BIT[6]
        RX_OVERFLOW_NO_EOT_EN BIT[5]
        RX_OVERFLOW_WAIT_EOT_EN BIT[4]
        TX_UNDERFLOW_EN BIT[3]
        CS_N_ETXT_EN BIT[2]
        CS_N_DEASSERT_EN BIT[1]
        CS_N_ASSERT_EN BIT[0]

SPI_SLAVE_CFG ADDRESS 0x0338 R
SPI_SLAVE_CFG RESET_VALUE 0x00000000
        NOT_INUSE BIT[31:8]
        SLAVE_AUTO_PAUSE_EOT BIT[7]
        SLAVE_TEST_BUS_CFG BIT[6:5]
        SLAVE_DIS_RESET_ST BIT[4]
        RX_UNBALANCED_MASK BIT[3]
        SPI_S_CGC_EN BIT[2]
        PAUSE_ON_ERR_DIS BIT[1]
        RX_N_SHIFT BIT[0]

SPI_SLAVE_DEBUG ADDRESS 0x033C R
SPI_SLAVE_DEBUG RESET_VALUE 0x00000000
        NOT_INUSE BIT[31:24]
        SPI_S_SM_CS BIT[23:22]
        CS_N_STATUS BIT[21]
        SPI_IN_CLK_CNT BIT[20:0]

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
        SCL_EXT_FORCE_LOW BIT[28]
        SDA_NOISE_REJECTION BIT[27:26]
        SCL_NOISE_REJECTION BIT[25:24]
        HIGH_TIME_DIVIDER_VALUE BIT[23:16]
        HS_DIVIDER_VALUE BIT[10:8]
        FS_DIVIDER_VALUE BIT[7:0]

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
        CANCEL_FSM_STATE BIT[30:28]
                IDLE_STATE VALUE 0x0
                CANCEL_PENDING_STATE VALUE 0x1
                PAUSE_STATE VALUE 0x2
                PAUSE_WAIT_STATE VALUE 0x3
                SEND_STOP_STATE VALUE 0x4
                FLUSH_STATE VALUE 0x5
                SEND_IRQ_STATE VALUE 0x6
        I2C_SCL BIT[27]
        I2C_SDA BIT[26]
        INVALID_READ_SEQ BIT[25]
        INVALID_READ_ADDR BIT[24]
        INVALID_TAG BIT[23]
        INPUT_FSM_STATE BIT[22:20]
                V1_V2_RESET_STATE VALUE 0x0
                V1_V2_IDLE_STATE VALUE 0x1
                V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
                V1_V2_MI_REC_STATE VALUE 0x3
                V1_V2_DEC_STATE VALUE 0x4
                V1_V2_STORE_STATE VALUE 0x5
                V2_WR_TAG_STATE VALUE 0x6
                V2_WAIT_TAG_STATE VALUE 0x7
        OUTPUT_FSM_STATE BIT[19:16]
                V1_V2_RESET_STATE VALUE 0x0
                V1_V2_IDLE_STATE VALUE 0x1
                V1_V2_DECODE_STATE VALUE 0x2
                V1_V2_SEND_STATE VALUE 0x3
                V1_V2_MI_REC_STATE VALUE 0x4
                V1_V2_NOP_STATE VALUE 0x5
                V1_V2_INVALID_STATE VALUE 0x6
                V1_PEEK_STATE VALUE 0x7
                V1_SEND_R_STATE VALUE 0x8
                V2_GET_BYTE_STATE VALUE 0xB
                V2_GET_WRITE_BYTE_STATE VALUE 0xC
                V2_SPECIALITY_STATE VALUE 0xD
                V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
                V2_STOP_STATE VALUE 0xF
        CLK_STATE BIT[15:13]
                RESET_BUSIDLE_STATE VALUE 0x0
                NOT_MASTER_STATE VALUE 0x1
                HIGH_STATE VALUE 0x2
                LOW_STATE VALUE 0x3
                HIGH_WAIT_STATE VALUE 0x4
                FORCED_LOW_STATE VALUE 0x5
                HS_ADDR_LOW_STATE VALUE 0x6
                DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
        DATA_STATE BIT[12:10]
                RESET_WAIT_STATE VALUE 0x0
                TX_ADDR_STATE VALUE 0x1
                TX_DATA_STATE VALUE 0x2
                TX_HS_ADDR_STATE VALUE 0x3
                TX_10_BIT_ADDR_STATE VALUE 0x4
                TX_2ND_BYTE_STATE VALUE 0x5
                RX_DATA_STATE VALUE 0x6
                RX_NACK_HOLD_STATE VALUE 0x7
        BUS_MASTER BIT[9]
        BUS_ACTIVE BIT[8]
        FAILED BIT[7:6]
        INVALID_WRITE BIT[5]
        ARB_LOST BIT[4]
        PACKET_NACKED BIT[3]
        BUS_ERROR BIT[2]
        TRANSFER_CANCEL_DONE BIT[1]
        TRANSFER_CANCEL_ID_MATCH BIT[0]

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
        BUSY_INDICATION_SELECT BIT[3]
        SDA_DELAYED_DETECTION BIT[2]
        LOW_PERIOD_NOISE_REJECT_EN BIT[1]
        EN_VERSION_TWO_TAG BIT[0]

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[0]

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
        LOCAL_ID BIT[7:0]

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
        RESET_CANCEL_FSM BIT[0]

qup5 MODULE OFFSET=BLSP1_BLSP+0x0003A000 MAX=BLSP1_BLSP+0x0003A5FF APRE=BLSP1_BLSP_QUP5_ APOST= SPRE=BLSP1_BLSP_QUP5_ SPOST= FPRE=BLSP1_BLSP_QUP5_ FPOST= BPRE=BLSP1_BLSP_QUP5_ BPOST= ABPRE=BLSP1_BLSP_QUP5_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BLSP1_BLSP.QUP5
QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
        DIS_INBUF_FLAG_FIX BIT[17]
        EN_EXT_OUT_FLAG BIT[16]
        CORE_EXTRA_CLK_ON_EN BIT[15]
        FIFO_CLK_GATE_EN BIT[14]
        CORE_CLK_ON_EN BIT[13]
        APP_CLK_ON_EN BIT[12]
        MINI_CORE BIT[11:8]
        NO_INPUT BIT[7]
        NO_OUTPUT BIT[6]
        QUP_HREADY_CTRL BIT[5]
        N BIT[4:0]

QUP_STATE ADDRESS 0x0004 RW
QUP_STATE RESET_VALUE 0x0000001C
        SPI_S_GEN BIT[8]
        I2C_FLUSH BIT[6]
        WAIT_FOR_EOT BIT[5]
        I2C_MAST_GEN BIT[4]
        SPI_GEN BIT[3]
        STATE_VALID BIT[2]
        STATE BIT[1:0]

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
        OUTPUT_BIT_SHIFT_EN BIT[16]
        PACK_EN BIT[15]
        UNPACK_EN BIT[14]
        INPUT_MODE BIT[13:12]
        OUTPUT_MODE BIT[11:10]
        INPUT_FIFO_SIZE BIT[9:7]
        INPUT_BLOCK_SIZE BIT[6:5]
        OUTPUT_FIFO_SIZE BIT[4:2]
        OUTPUT_BLOCK_SIZE BIT[1:0]

QUP_SW_RESET ADDRESS 0x000C W
QUP_SW_RESET RESET_VALUE 0x00000000
        QUP_SW_RESET BIT[1:0]

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
        TRANSFER_CANCEL_ID BIT[15:8]
        TRANSFER_CANCEL BIT[7]

QUP_OPERATIONAL ADDRESS 0x0018 RW
QUP_OPERATIONAL RESET_VALUE 0x000000C0
        NWD BIT[15]
        DONE_TOGGLE BIT[14]
        IN_BLOCK_READ_REQ BIT[13]
        OUT_BLOCK_WRITE_REQ BIT[12]
        MAX_INPUT_DONE_FLAG BIT[11]
        MAX_OUTPUT_DONE_FLAG BIT[10]
        INPUT_SERVICE_FLAG BIT[9]
        OUTPUT_SERVICE_FLAG BIT[8]
        INPUT_FIFO_FULL BIT[7]
        OUTPUT_FIFO_FULL BIT[6]
        INPUT_FIFO_NOT_EMPTY BIT[5]
        OUTPUT_FIFO_NOT_EMPTY BIT[4]

QUP_ERROR_FLAGS ADDRESS 0x001C RW
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
        OUTPUT_OVER_RUN_ERR BIT[5]
        INPUT_UNDER_RUN_ERR BIT[4]
        OUTPUT_UNDER_RUN_ERR BIT[3]
        INPUT_OVER_RUN_ERR BIT[2]

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
        OUTPUT_OVER_RUN_ERR_EN BIT[5]
        INPUT_UNDER_RUN_ERR_EN BIT[4]
        OUTPUT_UNDER_RUN_ERR_EN BIT[3]
        INPUT_OVER_RUN_ERR_EN BIT[2]

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
        QUP_TEST_BUS_EN BIT[0]

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
        INPUT_SERVICE_MASK BIT[9]
        OUTPUT_SERVICE_MASK BIT[8]

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20070000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_OUTPUT_COUNT BIT[15:0]

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
        MX_OUTPUT_CNT_CURRENT BIT[15:0]

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
        OUTPUT_DEBUG_DATA BIT[31:0]

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
        OUTPUT_FIFO_WORD_CNT BIT[8:0]

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
        OUTPUT BIT[31:0]

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_WRITE_COUNT BIT[15:0]

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
        MX_WRITE_CNT_CURRENT BIT[15:0]

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_INPUT_COUNT BIT[15:0]

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
        MX_INPUT_CNT_CURRENT BIT[15:0]

QUP_MX_READ_COUNT ADDRESS 0x0208 RW
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
        MX_CONFIG_DURING_RUN BIT[31]
        MX_READ_COUNT BIT[15:0]

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
        MX_READ_CNT_CURRENT BIT[15:0]

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
        INPUT_DEBUG_DATA BIT[31:0]

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
        INPUT_FIFO_WORD_CNT BIT[8:0]

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
        INPUT BIT[31:0]

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
        HS_MODE BIT[10]
        INPUT_FIRST BIT[9]
        LOOP_BACK BIT[8]
        SLAVE_OPERATION BIT[5]

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
        FORCE_CS BIT[11]
        CLK_IDLE_HIGH BIT[10]
        CLK_ALWAYS_ON BIT[9]
        MX_CS_MODE BIT[8]
        CS_N_POLARITY BIT[7:4]
        CS_SELECT BIT[3:2]
        TRISTATE_CS BIT[1]
        NO_TRI_STATE BIT[0]

SPI_ERROR_FLAGS ADDRESS 0x0308 RW
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
        TRANSFER_CANCEL_DONE BIT[3]
        TRANSFER_CANCEL_ID_MATCH BIT[2]
        SPI_SLV_CLK_OVER_RUN_ERR BIT[1]
        SPI_SLV_CLK_UNDER_RUN_ERR BIT[0]

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
        TRANSFER_CANCEL_DONE_EN BIT[3]
        TRANSFER_CANCEL_ID_MATCH_EN BIT[2]
        SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1]
        SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0]

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
        DEASSERT_WAIT BIT[5:0]

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
        EXTENDED_ID BIT[15:8]
        LOCAL_ID BIT[7:0]

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
        RESET_CANCEL_FSM BIT[0]

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
        CANCEL_FSM_STATE BIT[2:0]

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
        CHAR_STATUS BIT[8:5]
        DIRECTION BIT[4]
        ENABLE BIT[0]

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
        CHAR_MODE BIT[9:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
        CHAR_MODE BIT[9:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
        CHAR_MODE BIT[10:8]
        DOUT_DATA_DIN_EXP BIT[7:0]

SPI_SLAVE_IRQ_STATUS ADDRESS 0x0330 R
SPI_SLAVE_IRQ_STATUS RESET_VALUE 0x00000000
        CS_N_ERXT BIT[6]
        RX_OVERFLOW_NO_EOT BIT[5]
        RX_OVERFLOW_WAIT_EOT BIT[4]
        TX_UNDERFLOW BIT[3]
        CS_N_ETXT BIT[2]
        CS_N_DEASSERT BIT[1]
        CS_N_ASSERT BIT[0]

SPI_SLAVE_IRQ_EN ADDRESS 0x0334 R
SPI_SLAVE_IRQ_EN RESET_VALUE 0x00000000
        CS_N_ERXT_EN BIT[6]
        RX_OVERFLOW_NO_EOT_EN BIT[5]
        RX_OVERFLOW_WAIT_EOT_EN BIT[4]
        TX_UNDERFLOW_EN BIT[3]
        CS_N_ETXT_EN BIT[2]
        CS_N_DEASSERT_EN BIT[1]
        CS_N_ASSERT_EN BIT[0]

SPI_SLAVE_CFG ADDRESS 0x0338 R
SPI_SLAVE_CFG RESET_VALUE 0x00000000
        NOT_INUSE BIT[31:8]
        SLAVE_AUTO_PAUSE_EOT BIT[7]
        SLAVE_TEST_BUS_CFG BIT[6:5]
        SLAVE_DIS_RESET_ST BIT[4]
        RX_UNBALANCED_MASK BIT[3]
        SPI_S_CGC_EN BIT[2]
        PAUSE_ON_ERR_DIS BIT[1]
        RX_N_SHIFT BIT[0]

SPI_SLAVE_DEBUG ADDRESS 0x033C R
SPI_SLAVE_DEBUG RESET_VALUE 0x00000000
        NOT_INUSE BIT[31:24]
        SPI_S_SM_CS BIT[23:22]
        CS_N_STATUS BIT[21]
        SPI_IN_CLK_CNT BIT[20:0]

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
        SCL_EXT_FORCE_LOW BIT[28]
        SDA_NOISE_REJECTION BIT[27:26]
        SCL_NOISE_REJECTION BIT[25:24]
        HIGH_TIME_DIVIDER_VALUE BIT[23:16]
        HS_DIVIDER_VALUE BIT[10:8]
        FS_DIVIDER_VALUE BIT[7:0]

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
        CANCEL_FSM_STATE BIT[30:28]
                IDLE_STATE VALUE 0x0
                CANCEL_PENDING_STATE VALUE 0x1
                PAUSE_STATE VALUE 0x2
                PAUSE_WAIT_STATE VALUE 0x3
                SEND_STOP_STATE VALUE 0x4
                FLUSH_STATE VALUE 0x5
                SEND_IRQ_STATE VALUE 0x6
        I2C_SCL BIT[27]
        I2C_SDA BIT[26]
        INVALID_READ_SEQ BIT[25]
        INVALID_READ_ADDR BIT[24]
        INVALID_TAG BIT[23]
        INPUT_FSM_STATE BIT[22:20]
                V1_V2_RESET_STATE VALUE 0x0
                V1_V2_IDLE_STATE VALUE 0x1
                V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
                V1_V2_MI_REC_STATE VALUE 0x3
                V1_V2_DEC_STATE VALUE 0x4
                V1_V2_STORE_STATE VALUE 0x5
                V2_WR_TAG_STATE VALUE 0x6
                V2_WAIT_TAG_STATE VALUE 0x7
        OUTPUT_FSM_STATE BIT[19:16]
                V1_V2_RESET_STATE VALUE 0x0
                V1_V2_IDLE_STATE VALUE 0x1
                V1_V2_DECODE_STATE VALUE 0x2
                V1_V2_SEND_STATE VALUE 0x3
                V1_V2_MI_REC_STATE VALUE 0x4
                V1_V2_NOP_STATE VALUE 0x5
                V1_V2_INVALID_STATE VALUE 0x6
                V1_PEEK_STATE VALUE 0x7
                V1_SEND_R_STATE VALUE 0x8
                V2_GET_BYTE_STATE VALUE 0xB
                V2_GET_WRITE_BYTE_STATE VALUE 0xC
                V2_SPECIALITY_STATE VALUE 0xD
                V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
                V2_STOP_STATE VALUE 0xF
        CLK_STATE BIT[15:13]
                RESET_BUSIDLE_STATE VALUE 0x0
                NOT_MASTER_STATE VALUE 0x1
                HIGH_STATE VALUE 0x2
                LOW_STATE VALUE 0x3
                HIGH_WAIT_STATE VALUE 0x4
                FORCED_LOW_STATE VALUE 0x5
                HS_ADDR_LOW_STATE VALUE 0x6
                DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
        DATA_STATE BIT[12:10]
                RESET_WAIT_STATE VALUE 0x0
                TX_ADDR_STATE VALUE 0x1
                TX_DATA_STATE VALUE 0x2
                TX_HS_ADDR_STATE VALUE 0x3
                TX_10_BIT_ADDR_STATE VALUE 0x4
                TX_2ND_BYTE_STATE VALUE 0x5
                RX_DATA_STATE VALUE 0x6
                RX_NACK_HOLD_STATE VALUE 0x7
        BUS_MASTER BIT[9]
        BUS_ACTIVE BIT[8]
        FAILED BIT[7:6]
        INVALID_WRITE BIT[5]
        ARB_LOST BIT[4]
        PACKET_NACKED BIT[3]
        BUS_ERROR BIT[2]
        TRANSFER_CANCEL_DONE BIT[1]
        TRANSFER_CANCEL_ID_MATCH BIT[0]

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
        BUSY_INDICATION_SELECT BIT[3]
        SDA_DELAYED_DETECTION BIT[2]
        LOW_PERIOD_NOISE_REJECT_EN BIT[1]
        EN_VERSION_TWO_TAG BIT[0]

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
        CLEAR BIT[0]

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
        LOCAL_ID BIT[7:0]

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
        RESET_CANCEL_FSM BIT[0]

USB_OTG_HS_EP16_PIPES2 BASE 0x678C0000 usb_otg_hs_ep16_pipes2addr 31:0

usb_otg_hs_base MODULE OFFSET=USB_OTG_HS_EP16_PIPES2+0x00019000 MAX=USB_OTG_HS_EP16_PIPES2+0x00019FFF APRE= APOST= SPRE= SPOST= FPRE= FPOST= BPRE= BPOST= ABPRE= ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.USB_OTG_HS_EP16_PIPES2.USB_OTG_HS_BASE
USB_OTG_HS_ID ADDRESS 0x0000 R
USB_OTG_HS_ID RESET_VALUE 0x0042FA05
        REVISON BIT[23:16]
        NID BIT[15:8]
        ID BIT[7:0]

USB_OTG_HS_HWGENERAL ADDRESS 0x0004 R
USB_OTG_HS_HWGENERAL RESET_VALUE 0x000005C2
        SM BIT[10:9]
        PHYM BIT[8:6]
        PHYW BIT[5:4]
        BWT BIT[3]
        CLCK BIT[2:1]
        RT BIT[0]

USB_OTG_HS_HWHOST ADDRESS 0x0008 R
USB_OTG_HS_HWHOST RESET_VALUE 0x10020001
        TTPER BIT[31:24]
        TTASY BIT[23:16]
        NPORT BIT[3:1]
        HC BIT[0]

USB_OTG_HS_HWDEVICE ADDRESS 0x000C R
USB_OTG_HS_HWDEVICE RESET_VALUE 0x00000021
        DEVEP BIT[5:1]
        DC BIT[0]

USB_OTG_HS_HWTXBUF ADDRESS 0x0010 R
USB_OTG_HS_HWTXBUF RESET_VALUE 0x80070B08
        TXLCR BIT[31]
        TXCHANADD BIT[23:16]
        TXADD BIT[15:8]
        TXBURST BIT[7:0]

USB_OTG_HS_HWRXBUF ADDRESS 0x0014 R
USB_OTG_HS_HWRXBUF RESET_VALUE 0x00000808
        RX_ADD BIT[15:8]
        RX_BURST BIT[7:0]

USB_OTG_HS_SCRATCH_RAMn(n):(0)-(15) ARRAY 0x00000040+0x4*n
USB_OTG_HS_SCRATCH_RAM0 ADDRESS 0x0040 RW
USB_OTG_HS_SCRATCH_RAM0 RESET_VALUE 0x00000000
        SCRATCH_REGISTER BIT[31:0]

USB_OTG_HS_GPTIMER0LD ADDRESS 0x0080 RW
USB_OTG_HS_GPTIMER0LD RESET_VALUE 0x00000000
        GPTLD BIT[23:0]

USB_OTG_HS_GPTIMER0CTRL ADDRESS 0x0084 RW
USB_OTG_HS_GPTIMER0CTRL RESET_VALUE 0x00000000
        GTPRUN BIT[31]
        GPTRST BIT[30]
        GPTMODE BIT[24]
        GPTCNT BIT[23:0]

USB_OTG_HS_GPTIMER1LD ADDRESS 0x0088 RW
USB_OTG_HS_GPTIMER1LD RESET_VALUE 0x00000000
        GPTLD BIT[23:0]

USB_OTG_HS_GPTIMER1CTRL ADDRESS 0x008C RW
USB_OTG_HS_GPTIMER1CTRL RESET_VALUE 0x00000000
        GTPRUN BIT[31]
        GPTRST BIT[30]
        GPTMODE BIT[24]
        GPTCNT BIT[23:0]

USB_OTG_HS_AHB_BURST ADDRESS 0x0090 RW
USB_OTG_HS_AHB_BURST RESET_VALUE 0x00000000
        AHB_BURST BIT[2:0]

USB_OTG_HS_XTOR_STS ADDRESS 0x0094 R
USB_OTG_HS_XTOR_STS RESET_VALUE 0x00000000
        GRANT_STOLEN BIT[1]

USB_OTG_HS_AHB_MODE ADDRESS 0x0098 RW
USB_OTG_HS_AHB_MODE RESET_VALUE 0x00000008
        ASYNC_BRIDGES_BYPASS BIT[31]
        INCR_OVERRIDE BIT[4]
        HPROT_MODE BIT[3:2]
        GRANT_STOLEN_CLEAR BIT[1]
        XTOR_BYPASS BIT[0]

USB_OTG_HS_GEN_CONFIG ADDRESS 0x009C RW
USB_OTG_HS_GEN_CONFIG RESET_VALUE 0x00000830
        USB_OTG_HS_HW_QVERSION BIT[31:16]
        SYS_CLK_SW_EN BIT[15]
        TESTMUX_SEL_4 BIT[14]
        USB_BAM_DISABLE BIT[13]
        DMA_HPROT_CTRL BIT[12]
        ISO_FIX_EN BIT[11]
        DSC_PE_RST_EN BIT[10]
        HOST_SIM_TIMERS_EN_SUSP BIT[9]
        HOST_SIM_TIMERS_EN_STD BIT[8]
        PE_RX_BUF_PENDING_EN BIT[7]
        STREAM_RX_BYPASS_ENABLE BIT[6]
        ULPI_SERIAL_EN BIT[5]
        PE_DP_TXFIFO_IDLE_FORCE BIT[4]
        TESTMUX_SEL_3_0 BIT[3:0]

USB_OTG_HS_GEN_CONFIG_2 ADDRESS 0x00A0 RW
USB_OTG_HS_GEN_CONFIG_2 RESET_VALUE 0x1838FF60
        RX_FULL_PING_RESP_FIX_EN BIT[28]
        REDUCE_QH_TD_WRITE_EN BIT[27]
        TX_BUF_PREFETCH_FIX_EN BIT[26]
        BVALID_SW_SEL BIT[25]
        BVALID_SW BIT[24]
        AVALID_SW_SEL BIT[23]
        AVALID_SW BIT[22]
        IDDIG_SW_SEL BIT[21]
        IDDIG_SW BIT[20]
        ULPI_TX_PKT_EN_CLR_FIX BIT[19]
        TRANSACTOR_NONPOST_WRITE_DIS BIT[18]
        FPR_CTRL BIT[17]
        SW_RESET_ALT_EN BIT[16]
        DPSE_DMSE_HV_INTR_EN BIT[15]
        USB_HW_SW_EVENTS_TOG_EN BIT[14]
        SYS_CLK_HOST_DEV_GATE_EN BIT[13]
        LINESTATE_DIFF_WAKEUP_EN BIT[12]
        ULPI_LPM_PEND_EN BIT[11]
        RX_FULL_NAK_EN BIT[10]
        ENDLESS_TD_EN BIT[9]
        SCRATCH_RAM_EN BIT[8]
        SESS_VLD_CTRL_EN BIT[7]
        CI_T_WTSUSRSTHS_EN BIT[6]
        CI_T_UCH_EN BIT[5]
        DP_RESET BIT[4]
        ZLP_PRIME BIT[3]
        NO_SOF_RX_FIFO_FULL BIT[2]
        WRONG_OPMODE_SUSP BIT[1]
        RESUME_END_INTER BIT[0]

USB_OTG_HS_CAPLENGTH ADDRESS 0x0100 R
USB_OTG_HS_CAPLENGTH RESET_VALUE 0x01000040
        HCIVERSION BIT[31:16]
        CAPLENGTH BIT[7:0]

USB_OTG_HS_HCSPARAMS ADDRESS 0x0104 R
USB_OTG_HS_HCSPARAMS RESET_VALUE 0x00010011
        N_TT BIT[27:24]
        N_PTT BIT[23:20]
        PI BIT[16]
        N_CC BIT[15:12]
        N_PCC BIT[11:8]
        PPC BIT[4]
        N_PORTS BIT[3:0]

USB_OTG_HS_HCCPARAMS ADDRESS 0x0108 R
USB_OTG_HS_HCCPARAMS RESET_VALUE 0x00000006
        EECP BIT[15:8]
        IST BIT[7:4]
        ASP BIT[2]
        PFL BIT[1]
        ADC BIT[0]

USB_OTG_HS_DCIVERSION ADDRESS 0x0120 R
USB_OTG_HS_DCIVERSION RESET_VALUE 0x00000001
        DCIVERSION BIT[15:0]

USB_OTG_HS_DCCPARAMS ADDRESS 0x0124 R
USB_OTG_HS_DCCPARAMS RESET_VALUE 0x00000190
        HC BIT[8]
        DC BIT[7]
        DEN BIT[4:0]

USB_OTG_HS_USBCMD ADDRESS 0x0140 RW
USB_OTG_HS_USBCMD RESET_VALUE 0x00080000
        RST_CTRL BIT[31]
        ULPI_STP_CTRL BIT[30]
        ASYNC_INTR_CTRL BIT[29]
        SE0_GLITCH_FIX_CTRL BIT[28]
        FS_3_WIRE_2_WIRE_SELECT BIT[27]
        ULPI_SER3_NOT6_SEL BIT[26]
        SESS_VLD_CTRL BIT[25]
        ITC BIT[23:16]
        FS2 BIT[15]
        ATDTW BIT[14]
        SUTW BIT[13]
        ASPE BIT[11]
        ASP BIT[9:8]
        LR BIT[7]
        IAA BIT[6]
        ASE BIT[5]
        PSE BIT[4]
        FS BIT[3:2]
        RST BIT[1]
        RS BIT[0]

USB_OTG_HS_USBSTS ADDRESS 0x0144 RW
USB_OTG_HS_USBSTS RESET_VALUE 0x00000000
        ULPI_INTR BIT[31]
        PHY_SESS_VLD_CHG BIT[30]
        PHY_SESS_VLD BIT[29]
        PHY_ALT_INT BIT[28]
        ASYNC_WAKEUP_INTR BIT[27]
        EXTEND_INTR BIT[26]
        TI1 BIT[25]
        TI0 BIT[24]
        DMA_STUCK_INT BIT[23]
        UPI BIT[19]
        UAI BIT[18]
        NAKI BIT[16]
        AS BIT[15]
        PS BIT[14]
        RCL BIT[13]
        HCH BIT[12]
        ULPII BIT[10]
        SLI BIT[8]
        SRI BIT[7]
        URI BIT[6]
        AAI BIT[5]
        SEI BIT[4]
        FRI BIT[3]
        PCI BIT[2]
        UEI BIT[1]
        UI BIT[0]

USB_OTG_HS_USBINTR ADDRESS 0x0148 RW
USB_OTG_HS_USBINTR RESET_VALUE 0x00000000
        ULPI_INTR_EN BIT[31]
        PHY_SESS_VLD_CHG_EN BIT[30]
        EXTEND_INTR_EN BIT[26]
        TIE1 BIT[25]
        TIE0 BIT[24]
        DMA_STUCK_INT_EN BIT[23]
        UPIE BIT[19]
        UAIE BIT[18]
        NAKE BIT[16]
        ULPIE BIT[10]
        SLE BIT[8]
        SRE BIT[7]
        URE BIT[6]
        AAE BIT[5]
        SEE BIT[4]
        FRE BIT[3]
        PCE BIT[2]
        UEE BIT[1]
        UE BIT[0]

USB_OTG_HS_FRINDEX ADDRESS 0x014C RW
USB_OTG_HS_FRINDEX RESET_VALUE 0x00000000
        FRINDEX BIT[13:0]

USB_OTG_HS_PERIODICLISTBASE ADDRESS 0x0154 RW
--PRAGMA BANKED host
USB_OTG_HS_PERIODICLISTBASE RESET_VALUE 0x00000000
        PERBASE BIT[31:12]

USB_OTG_HS_DEVICEADDR ADDRESS 0x0154 RW
--PRAGMA BANKED device
USB_OTG_HS_DEVICEADDR RESET_VALUE 0x00000000
        USBADR BIT[31:25]
        USBADRA BIT[24]

USB_OTG_HS_ASYNCLISTADDR ADDRESS 0x0158 RW
--PRAGMA BANKED host
USB_OTG_HS_ASYNCLISTADDR RESET_VALUE 0x00000000
        ASYBASE BIT[31:5]

USB_OTG_HS_ENDPOINTLISTADDR ADDRESS 0x0158 RW
--PRAGMA BANKED device
USB_OTG_HS_ENDPOINTLISTADDR RESET_VALUE 0x00000000
        EPBASE BIT[31:11]

USB_OTG_HS_TTCTRL ADDRESS 0x015C RW
USB_OTG_HS_TTCTRL RESET_VALUE 0x00000000
        TTHA BIT[30:24]

USB_OTG_HS_BURSTSIZE ADDRESS 0x0160 RW
USB_OTG_HS_BURSTSIZE RESET_VALUE 0x00001010
        TXPBURST BIT[15:8]
        RXPBURST BIT[7:0]

USB_OTG_HS_TXFILLTUNING ADDRESS 0x0164 RW
USB_OTG_HS_TXFILLTUNING RESET_VALUE 0x00020000
        TXFIFOTHRES BIT[21:16]
        TXSCHHEALTH BIT[12:8]
        TXSCHOH BIT[7:0]

USB_OTG_HS_ULPI_VIEWPORT ADDRESS 0x0170 RW
USB_OTG_HS_ULPI_VIEWPORT RESET_VALUE 0x08000000
        ULPIWU BIT[31]
        ULPIRUN BIT[30]
        ULPIRW BIT[29]
        ULPIFORCE BIT[28]
        ULPISS BIT[27]
        ULPIPORT BIT[26:24]
        ULPIADDR BIT[23:16]
        ULPIDATRD BIT[15:8]
        ULPIDATWR BIT[7:0]

USB_OTG_HS_ENDPTNAK ADDRESS 0x0178 RW
USB_OTG_HS_ENDPTNAK RESET_VALUE 0x00000000
        EPTN BIT[31:16]
        EPRN BIT[15:0]

USB_OTG_HS_ENDPTNAKEN ADDRESS 0x017C RW
USB_OTG_HS_ENDPTNAKEN RESET_VALUE 0x00000000
        EPTNE BIT[31:16]
        EPRNE BIT[15:0]

USB_OTG_HS_PORTSC ADDRESS 0x0184 RW
USB_OTG_HS_PORTSC RESET_VALUE 0xCC000004
        PTS BIT[31:30]
        STS BIT[29]
        PTW BIT[28]
        PSPD BIT[27:26]
        SPRT BIT[25]
        PFSC BIT[24]
        PHCD BIT[23]
        WKOC BIT[22]
        WKDS BIT[21]
        WKCN BIT[20]
        PTC BIT[19:16]
        PIC BIT[15:14]
        PO BIT[13]
        PP BIT[12]
        LS BIT[11:10]
        HSP BIT[9]
        PR BIT[8]
        SUSP BIT[7]
        FPR BIT[6]
        OCC BIT[5]
        OCA BIT[4]
        PEC BIT[3]
        PE BIT[2]
        CSC BIT[1]
        CCS BIT[0]

USB_OTG_HS_OTGSC ADDRESS 0x01A4 RW
USB_OTG_HS_OTGSC RESET_VALUE 0x00000E20
        DPIE BIT[30]
        FIELD_1MSE BIT[29]
        BSEIE BIT[28]
        BSVIE BIT[27]
        ASVIE BIT[26]
        AVVIE BIT[25]
        IDIE BIT[24]
        DPIS BIT[22]
        FIELD_1MSS BIT[21]
        BSEIS BIT[20]
        BSVIS BIT[19]
        ASVIS BIT[18]
        AVVIS BIT[17]
        IDIS BIT[16]
        DPS BIT[14]
        FIELD_1MST BIT[13]
        BSE BIT[12]
        BSV BIT[11]
        ASV BIT[10]
        AVV BIT[9]
        ID BIT[8]
        HABA BIT[7]
        HADP BIT[6]
        IDPU BIT[5]
        DP BIT[4]
        OT BIT[3]
        HAAR BIT[2]
        VC BIT[1]
        VD BIT[0]

USB_OTG_HS_USBMODE ADDRESS 0x01A8 RW
USB_OTG_HS_USBMODE RESET_VALUE 0x00000000
        VBPS BIT[5]
        SDIS BIT[4]
        SLOM BIT[3]
        ES BIT[2]
        CM BIT[1:0]

USB_OTG_HS_ENDPTSETUPSTAT ADDRESS 0x01AC RW
USB_OTG_HS_ENDPTSETUPSTAT RESET_VALUE 0x00000000
        ENDPTSETUPSTAT BIT[15:0]

USB_OTG_HS_ENDPTPRIME ADDRESS 0x01B0 RW
USB_OTG_HS_ENDPTPRIME RESET_VALUE 0x00000000
        PETB BIT[31:16]
        PERB BIT[15:0]

USB_OTG_HS_ENDPTFLUSH ADDRESS 0x01B4 RW
USB_OTG_HS_ENDPTFLUSH RESET_VALUE 0x00000000
        FETB BIT[31:16]
        FERB BIT[15:0]

USB_OTG_HS_ENDPTSTAT ADDRESS 0x01B8 R
USB_OTG_HS_ENDPTSTAT RESET_VALUE 0x00000000
        ETBR BIT[31:16]
        ERBR BIT[15:0]

USB_OTG_HS_ENDPTCOMPLETE ADDRESS 0x01BC RW
USB_OTG_HS_ENDPTCOMPLETE RESET_VALUE 0x00000000
        ETCE BIT[31:16]
        ERCE BIT[15:0]

USB_OTG_HS_ENDPTCTRL0 ADDRESS 0x01C0 RW
USB_OTG_HS_ENDPTCTRL0 RESET_VALUE 0x00800080
        TXE BIT[23]
        TXT BIT[19:18]
        TXS BIT[16]
        RXE BIT[7]
        RXT BIT[3:2]
        RXS BIT[0]

USB_OTG_HS_ENDPTCTRLn(n):(1)-(15) ARRAY 0x000001C0+0x4*n
USB_OTG_HS_ENDPTCTRL1 ADDRESS 0x01C4 RW
USB_OTG_HS_ENDPTCTRL1 RESET_VALUE 0x00000000
        TXE BIT[23]
        TXR BIT[22]
        TXI BIT[21]
        TXT BIT[19:18]
        TXD BIT[17]
        TXS BIT[16]
        RXE BIT[7]
        RXR BIT[6]
        RXI BIT[5]
        RXT BIT[3:2]
        RXD BIT[1]
        RXS BIT[0]

USB_OTG_HS_ENDPT_PIPE_IDn(n):(1)-(15) ARRAY 0x000001FC+0x4*n
USB_OTG_HS_ENDPT_PIPE_ID1 ADDRESS 0x0200 RW
USB_OTG_HS_ENDPT_PIPE_ID1 RESET_VALUE 0x001F001F
        TX_PIPE_ID BIT[20:16]
        RX_PIPE_ID BIT[4:0]

USB_OTG_HS_PHY_CTRL ADDRESS 0x0240 RW
USB_OTG_HS_PHY_CTRL RESET_VALUE 0x388C3C3A
        USB2_PHY_CLK_REF_DIV2 BIT[30]
        USB2_PHY_PLLPTUNE BIT[29:26]
        USB2_PHY_PLLITUNE BIT[25:24]
        USB2_PHY_VREGBYPASS BIT[23]
        USB2_PHY_PLLBTUNE BIT[22]
        USB2_PHY_CLAMP_MPM_DPSE_DMSE_EN_N BIT[21]
        USB2_PHY_DMSE_INTEN BIT[20]
        USB2_PHY_DMSEHV_CLAMP_EN BIT[19]
        USB2_PHY_ULPI_CLK_EN BIT[18]
        USB2_PHY_REFCLKOUT_EN BIT[17]
        USB2_PHY_USE_CLKCORE BIT[15]
        USB2_PHY_DPSE_INTEN BIT[14]
        USB2_PHY_DPSEHV_CLAMP_EN BIT[13]
        USB2_PHY_IDHV_CLAMP_EN BIT[12]
        USB2_PHY_OTGSESSVLDHV_CLAMP_EN BIT[11]
        PHY_MPM_HV_CLAMP_EN BIT[10]
        USB2_PHY_OTGSESSVLDHV_INTEN BIT[9]
        USB2_PHY_IDHV_INTEN BIT[8]
        USB2_PHY_ULPI_POR BIT[7]
        USB2_PHY_FSEL BIT[6:4]
        HOST_PORTCTRL_FORCE_SUSEN BIT[3]
        USB2_PHY_SIDDQ BIT[2]
        USB2_PHY_RETEN BIT[1]
        USB2_PHY_POR BIT[0]

USB_OTG_HS_GENERIC1 ADDRESS 0x0244 R
USB_OTG_HS_GENERIC1 RESET_VALUE 0x00000000
        USB_HS_TX_DEPTH BIT[31:16]
        USB_HS_RX_DEPTH BIT[15:0]

USB_OTG_HS_GENERIC2 ADDRESS 0x0248 R
USB_OTG_HS_GENERIC2 RESET_VALUE 0x00000000
        USE_HBM BIT[19]
        USE_EXT_HSIC BIT[18]
        USE_SECURITY BIT[17]
        USE_FS_SIE BIT[16]
        USE_SPS_AHB2AHB BIT[15]
        LPM_SUPPORT BIT[14]
        USB_HS_DEV_EP BIT[13:9]
        MAX_PIPES BIT[8:3]
        USE_SPS BIT[2]
        USE_HSIC BIT[1]
        UTMI_PHY_SW_IF_EN BIT[0]

USB_OTG_HS_L1_EP_CTRL ADDRESS 0x0250 RW
USB_OTG_HS_L1_EP_CTRL RESET_VALUE 0x0000FFFF
        TX_EP_PRIME_L1_EXIT BIT[31:16]
        TX_EP_PRIME_L1_EN BIT[15:0]

USB_OTG_HS_L1_CONFIG ADDRESS 0x0254 RW
USB_OTG_HS_L1_CONFIG RESET_VALUE 0x00000000
        L1_SUSP_SLEEP_SEL BIT[12]
        PLL_PWR_DWN_EN BIT[11]
        PHY_LPM_EN BIT[10]
        GATE_AHB_CLK_EN BIT[9]
        GATE_FS_XCVR_CLK_EN BIT[8]
        GATE_SYS_CLK_EN BIT[7]
        GATE_XCVR_CLK_EN BIT[6]
        L1_REMOTE_WAKEUP_EN BIT[5]
        LPM_EN BIT[4]
        PLL_TURNOFF_MIN_HIRD BIT[3:0]

USB_OTG_HS_LPM_DEBUG_1 ADDRESS 0x0258 R
USB_OTG_HS_LPM_DEBUG_1 RESET_VALUE 0x00000000
        DEBUG_L1_LONG_ENT_CNT BIT[31:16]
        DEBUG_L1_SHORT_ENT_CNT BIT[15:0]

USB_OTG_HS_LPM_DEBUG_2 ADDRESS 0x025C RW
USB_OTG_HS_LPM_DEBUG_2 RESET_VALUE 0x000000FC
        L1_RMT_WKUP_TIME BIT[12:9]
        L1_FPR BIT[8]
        HSIC_CLK_PLL_BYPASSNL BIT[7]
        HSIC_CLK_PLL_RESET BIT[6]
        HSIC_CLK_GATE BIT[5]
        FS_XCVR_CLK_GATE BIT[4]
        SYS_CLK_GATE BIT[3]
        AHB_CLK_GATE BIT[2]
        L1_STATE BIT[1]
        DEBUG_L1_EN BIT[0]

USB_OTG_HS_LPM_ATTRIBUTES ADDRESS 0x0260 R
USB_OTG_HS_LPM_ATTRIBUTES RESET_VALUE 0x00000000
        BREMOTEWAKE BIT[4]
        HIRD BIT[3:0]

USB_OTG_HS_LPM_TIMERS ADDRESS 0x0264 RW
USB_OTG_HS_LPM_TIMERS RESET_VALUE 0x00000078
        LINKPM_RESUME_TIME BIT[11:0]

USB_OTG_HS_HW_VER ADDRESS 0x0270 R
USB_OTG_HS_HW_VER RESET_VALUE 0x00000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

USB_OTG_HS_TEST_BUS ADDRESS 0x0274 R
USB_OTG_HS_TEST_BUS RESET_VALUE 0x00000000
        USB2_TEST_BUS BIT[31:0]

USB_OTG_HS_PHY_SEC_CTRL ADDRESS 0x0278 RW
USB_OTG_HS_PHY_SEC_CTRL RESET_VALUE 0x000C3C32
        USB2_PHY_CLAMP_MPM_DPSE_DMSE_EN_N_2 BIT[21]
        USB2_PHY_DMSE_INTEN_2 BIT[20]
        USB2_PHY_DMSEHV_CLAMP_EN_2 BIT[19]
        USB2_PHY_ULPI_CLK_EN_2 BIT[18]
        USB2_PHY_HS2_DIG_CLAMP_N_2 BIT[16]
        USB2_PHY_USE_CLKCORE_2 BIT[15]
        USB2_PHY_DPSE_INTEN_2 BIT[14]
        USB2_PHY_DPSEHV_CLAMP_EN_2 BIT[13]
        USB2_PHY_IDHV_CLAMP_EN_2 BIT[12]
        USB2_PHY_OTGSESSVLDHV_CLAMP_EN_2 BIT[11]
        PHY_MPM_HV_CLAMP_EN_2 BIT[10]
        USB2_PHY_OTGSESSVLDHV_INTEN_2 BIT[9]
        USB2_PHY_IDHV_INTEN_2 BIT[8]
        USB2_PHY_ULPI_POR_2 BIT[7]
        USB2_PHY_FSEL_2 BIT[6:4]
        USB2_PHY_SIDDQ_2 BIT[2]
        USB2_PHY_RETEN_2 BIT[1]
        USB2_PHY_POR_2 BIT[0]

USB_OTG_HS_BTO_TIME_HS ADDRESS 0x0340 RW
USB_OTG_HS_BTO_TIME_HS RESET_VALUE 0x000B40A2
        BTO_TIME_HS_HST BIT[21:11]
        BTO_TIME_HS_DEV BIT[10:0]

USB_OTG_HS_BTO_TIME_FS_LS ADDRESS 0x0344 RW
USB_OTG_HS_BTO_TIME_FS_LS RESET_VALUE 0x002B20CC
        BTO_TIME_LS BIT[21:11]
        BTO_TIME_FS BIT[10:0]

USB_OTG_HS_QSB_VALUES ADDRESS 0x0348 RW
USB_OTG_HS_QSB_VALUES RESET_VALUE 0x00000068
        MEMTYPE_VALUE_EN BIT[6]
        MEMTYPE_FOR_RDATA BIT[5:4]
        MEMTYPE_FOR_WDATA BIT[3:2]
        MEMTYPE_FOR_NON_BUFF_ACCESS BIT[1:0]

USB_OTG_HS_DMA_STUCK_TIMER ADDRESS 0x0350 RW
USB_OTG_HS_DMA_STUCK_TIMER RESET_VALUE 0x00008258
        DMA_DEV_SM_CUR_VAL BIT[27:22]
        DMA_DEV_SM_STUCK_VAL BIT[21:16]
        DMA_STUCK_TIMER_EN BIT[15]
        DMA_STUCK_TIME BIT[14:0]

USB_OTG_HS_SM_OVERRIDE ADDRESS 0x0360 RW
USB_OTG_HS_SM_OVERRIDE RESET_VALUE 0x00000000
        TRAF_SM_WR_STATE BIT[12:8]
        TRAF_SM_WR_STATE_EN_PLS BIT[7]
        DMA_SM_WR_STATE BIT[6:1]
        DMA_SM_WR_STATE_EN_PLS BIT[0]

USB_OTG_HS_SM_FENCE ADDRESS 0x0364 RW
USB_OTG_HS_SM_FENCE RESET_VALUE 0x00000000
        TRAF_SM_FENCE_STATE BIT[12:8]
        TRAF_SM_FENCE_STATE_EN BIT[7]
        DMA_SM_FENCE_STATE BIT[6:1]
        DMA_SM_FENCE_STATE_EN BIT[0]

USB_OTG_HS_SM_STATE ADDRESS 0x0368 R
USB_OTG_HS_SM_STATE RESET_VALUE 0x00000000
        TRAF_SM_CUR_STATE BIT[10:6]
        DMA_SM_CUR_STATE BIT[5:0]

USB_OTG_HS_SPARE_REG ADDRESS 0x036C RW
USB_OTG_HS_SPARE_REG RESET_VALUE 0xFFFF0000
        USB_SPARE_REG_1 BIT[31:16]
        USB_SPARE_REG_0 BIT[15:0]

USB_OTG_HS_APF_DBG_CNT_CTRL ADDRESS 0x0370 RW
USB_OTG_HS_APF_DBG_CNT_CTRL RESET_VALUE 0x00000000
        APF_DBG_CNT_IRQ_EN BIT[10]
        APF_DBG_CNT_REACHED_TRESHOLD BIT[9]
        APF_DBG_CNT_IRQ BIT[8]
        APF_DBG_CNT_ARB_SEL BIT[6:4]
        APF_DBG_CNT_SEL BIT[3]
        APF_DBG_CNT_COUNT_FOREVER BIT[2]
        APF_DBG_CNT_CLR BIT[1]
        APF_DBG_CNT_EN BIT[0]

USB_OTG_HS_APF_DBG_CNT_VAL ADDRESS 0x0374 R
USB_OTG_HS_APF_DBG_CNT_VAL RESET_VALUE 0x00000000
        APF_DBG_CNT_VAL BIT[31:0]

USB_OTG_HS_APF_DBG_CNT_TRESHOLD ADDRESS 0x0378 RW
USB_OTG_HS_APF_DBG_CNT_TRESHOLD RESET_VALUE 0x00000000
        APF_DBG_CNT_TRESHOLD BIT[31:0]

USB_OTG_HS_APF_CTRL ADDRESS 0x0380 RW
USB_OTG_HS_APF_CTRL RESET_VALUE 0x000E8220
        APF_FIFOS_RESET_EMPTY_EN BIT[19]
        APF_CGC_EN BIT[18]
        APF_PREFETCH_EN BIT[17]
        APF_ERR_RESP_EN BIT[16]
        APF_ALMOST_FULL BIT[15:11]
        APF_ALMOST_EMPTY BIT[10:6]
        APF_DIRECT_MID BIT[5:1]
        APF_EN BIT[0]

USB_OTG_HS_APF_DBG ADDRESS 0x0384 RW
USB_OTG_HS_APF_DBG RESET_VALUE 0x20051C00
        APF_AXI_DATA_CFG2 BIT[31:26]
        APF_AXI_DATA_CFG1 BIT[25:20]
        APF_AXI_ADDR_CFG2 BIT[19:15]
        APF_AXI_ADDR_CFG1 BIT[14:10]
        APF_TBUS_AEU_SEL BIT[9]
        APF_TBUS_AEU_SEL_EN BIT[8]
        APF_TEST_BUS_SEL BIT[7:2]
        APF_TEST_BUS_EN BIT[1]
        APF_SW_FLUSH BIT[0]

USB_OTG_HS_APF_AXI_OVERRIDE ADDRESS 0x0388 RW
USB_OTG_HS_APF_AXI_OVERRIDE RESET_VALUE 0x02480896
        APF_AXI_SW_MEMTYPE BIT[26:24]
        APF_AXI_SW_AWPROT BIT[23:21]
        APF_AXI_SW_ARPROT BIT[20:18]
        APF_AXI_SW_MSSSELFAUTH BIT[17]
        APF_AXI_SW_NO_ALLOCATE BIT[16]
        APF_AXI_SW_ALOCK BIT[15:14]
        APF_AXI_SW_ARCACHE BIT[13:10]
        APF_AXI_SW_AWCACHE BIT[9:6]
        APF_AXI_SW_ABURST BIT[5:4]
        APF_AXI_SW_ASIZE BIT[3:1]
        APF_AXI_SW_SEL BIT[0]

USB_OTG_HS_APF_ERR_ADDR ADDRESS 0x0390 R
USB_OTG_HS_APF_ERR_ADDR RESET_VALUE 0x00000000
        APF_ERR_INT BIT[31]
        APF_ERR_ADDR BIT[30:0]

USB_OTG_HS_APF_ERR_CTRL ADDRESS 0x0394 R
USB_OTG_HS_APF_ERR_CTRL RESET_VALUE 0x00000000
        APF_ERR_RLAST BIT[31]
        APF_ERR_HRESP BIT[30:29]
        APF_ERR_MSSSELFAUTH BIT[28]
        APF_ERR_MEMTYPE BIT[27:25]
        APF_ERR_NO_ALLOC BIT[24]
        APF_ERR_MID BIT[23:19]
        APF_ERR_PROT BIT[18:16]
        APF_ERR_CACHE BIT[15:12]
        APF_ERR_LOCK BIT[11:10]
        APF_ERR_ABURST BIT[9:8]
        APF_ERR_ASIZE BIT[7:5]
        APF_ERR_ALEN BIT[4:1]
        APF_ERR_WR1_RD0 BIT[0]

USB_OTG_HS_APF_ERR_DATA_LSB ADDRESS 0x0398 R
USB_OTG_HS_APF_ERR_DATA_LSB RESET_VALUE 0x00000000
        APF_ERR_DATA_LSB BIT[31:0]

USB_OTG_HS_APF_ERR_DATA_MSB ADDRESS 0x039C R
USB_OTG_HS_APF_ERR_DATA_MSB RESET_VALUE 0x00000000
        APF_ERR_DATA_MSB BIT[31:0]

USB_OTG_HS_APF_STS ADDRESS 0x03A0 R
USB_OTG_HS_APF_STS RESET_VALUE 0x00000000
        APF_STATUS BIT[31:0]

USB_OTG_HS_APF_STS_CLR ADDRESS 0x03A4 RW
USB_OTG_HS_APF_STS_CLR RESET_VALUE 0x00000000
        APF_STATUS_CLR BIT[31:0]

USB_OTG_HS_APF_TIMEOUT ADDRESS 0x03A8 RW
USB_OTG_HS_APF_TIMEOUT RESET_VALUE 0x00003ADD
        APF_TIMEOUT BIT[20:1]
        APF_TIMEOUT_EN BIT[0]

USB_OTG_HS_USBSTS_2 ADDRESS 0x03C0 RW
USB_OTG_HS_USBSTS_2 RESET_VALUE 0x00000000
        AHB_STALL_INTR BIT[0]

USB_OTG_HS_USBINTR_2 ADDRESS 0x03C4 RW
USB_OTG_HS_USBINTR_2 RESET_VALUE 0x00000000
        AHB_STALL_INTR_EN BIT[0]

USB_OTG_HS_AHB_STALL_TIMEOUT ADDRESS 0x03C8 RW
USB_OTG_HS_AHB_STALL_TIMEOUT RESET_VALUE 0x000061A9
        AHB_STALL_TIMEOUT BIT[20:1]
        AHB_STALL_TIMEOUT_EN BIT[0]

USB_OTG_HS_AHB_STALL_ADDR ADDRESS 0x03CC R
USB_OTG_HS_AHB_STALL_ADDR RESET_VALUE 0x00000000
        AHB_STALL_ADDR BIT[31:0]

usb_otg_hs_bam MODULE OFFSET=USB_OTG_HS_EP16_PIPES2+0x00000000 MAX=USB_OTG_HS_EP16_PIPES2+0x00018FFF APRE= APOST= SPRE= SPOST= FPRE= FPOST= BPRE= BPOST= ABPRE= ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.USB_OTG_HS_EP16_PIPES2.USB_OTG_HS_BAM
-- LYKAN_RPM.USB_OTG_HS_EP16_PIPES2.USB_OTG_HS_BAM.BAM

BAM_CTRL ADDRESS 0x4000 RW
BAM_CTRL RESET_VALUE 0x00020000
        BAM_MESS_ONLY_CANCEL_WB BIT[20]
        CACHE_MISS_ERR_RESP_EN BIT[19]
        LOCAL_CLK_GATING BIT[18:17]
        IBC_DISABLE BIT[16]
        BAM_CACHED_DESC_STORE BIT[15]
        BAM_DESC_CACHE_SEL BIT[14:13]
        BAM_TESTBUS_SEL BIT[11:5]
        BAM_EN_ACCUM BIT[4]
        BAM_EN BIT[1]
        BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x4040 R
BAM_TIMER RESET_VALUE 0x00000000
        TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x4044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
        TIMER_RST BIT[31]
        TIMER_RUN BIT[30]
        TIMER_MODE BIT[29]
        TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x4008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
        CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x4014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
        BAM_TIMER_IRQ BIT[4]
        BAM_EMPTY_IRQ BIT[3]
        BAM_ERROR_IRQ BIT[2]
        BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x4018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
        BAM_TIMER_CLR BIT[4]
        BAM_EMPTY_CLR BIT[3]
        BAM_ERROR_CLR BIT[2]
        BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x401C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
        BAM_TIMER_EN BIT[4]
        BAM_EMPTY_EN BIT[3]
        BAM_ERROR_EN BIT[2]
        BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x407C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
        AOS_OVERFLOW_PRVNT BIT[31]
        MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
        MULTIPLE_EVENTS_SIZE_EN BIT[29]
        BAM_ZLT_W_CD_SUPPORT BIT[28]
        BAM_CD_ENABLE BIT[27]
        BAM_AU_ACCUMED BIT[26]
        BAM_PSM_P_HD_DATA BIT[25]
        BAM_REG_P_EN BIT[24]
        BAM_WB_DSC_AVL_P_RST BIT[23]
        BAM_WB_RETR_SVPNT BIT[22]
        BAM_WB_CSW_ACK_IDL BIT[21]
        BAM_WB_BLK_CSW BIT[20]
        BAM_WB_P_RES BIT[19]
        BAM_SI_P_RES BIT[18]
        BAM_AU_P_RES BIT[17]
        BAM_PSM_P_RES BIT[16]
        BAM_PSM_CSW_REQ BIT[15]
        BAM_SB_CLK_REQ BIT[14]
        BAM_IBC_DISABLE BIT[13]
        BAM_NO_EXT_P_RST BIT[12]
        BAM_FULL_PIPE BIT[11]
        BAM_ADML_SYNC_BRIDGE BIT[3]
        BAM_PIPE_CNFG BIT[2]
        BAM_ADML_DEEP_CONS_FIFO BIT[1]
        BAM_ADML_INCR4_EN_N BIT[0]

BAM_CNFG_BITS_2 ADDRESS 0x4084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x0000000F
        SUP_GRP_LOCKER_RST_SUPPORT BIT[3]
        ACTIVE_PIPE_RST_SUPPORT BIT[2]
        NO_SW_OFFSET_REVERT_BACK BIT[1]
        CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

BAM_REVISION ADDRESS 0x5000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
        INACTIV_TMR_BASE BIT[31:24]
        CMD_DESC_EN BIT[23]
        DESC_CACHE_DEPTH BIT[22:21]
        NUM_INACTIV_TMRS BIT[20]
        INACTIV_TMRS_EXST BIT[19]
        HIGH_FREQUENCY_BAM BIT[18]
        BAM_HAS_NO_BYPASS BIT[17]
        SECURED BIT[16]
        USE_VMIDMT BIT[15]
        AXI_ACTIVE BIT[14]
        CE_BUFFER_SIZE BIT[13:12]
        NUM_EES BIT[11:8]
        REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x5004 R
BAM_SW_VERSION RESET_VALUE 0x10070004
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x5008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
        BAM_NON_PIPE_GRP BIT[31:24]
        PERIPH_NON_PIPE_GRP BIT[23:16]
        BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
        BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x5010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
        SW_EVENTS_ZERO BIT[21]
        SW_EVENTS_SEL BIT[20:19]
        BAM_DATA_ERASE BIT[18]
        BAM_DATA_FLUSH BIT[17]
        BAM_CLK_ALWAYS_ON BIT[16]
        BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x5014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
        BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x5024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
        BAM_ERR_HVMID BIT[22:18]
        BAM_ERR_DIRECT_MODE BIT[17]
        BAM_ERR_HCID BIT[16:12]
        BAM_ERR_HPROT BIT[11:8]
        BAM_ERR_HBURST BIT[7:5]
        BAM_ERR_HSIZE BIT[4:3]
        BAM_ERR_HWRITE BIT[2]
        BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x5028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x502C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
        BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x5100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x5104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x6000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
        LOCK_EE_CTRL BIT[13]
        BAM_VMID BIT[12:8]
        BAM_RST_BLOCK BIT[7]
        BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(1) ARRAY 0x00006020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x6020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
        BAM_P_VMID BIT[12:8]
        BAM_P_SUP_GROUP BIT[7:3]
        BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00007000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x7000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00007004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x7004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00007008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x7008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000700C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x700C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
        BAM_ENABLED BIT[31]
        P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x7010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x7014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x7018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(1) ARRAY 0x00017000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x17000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
        P_LOCK_GROUP BIT[20:16]
        P_WRITE_NWD BIT[11]
        P_PREFETCH_LIMIT BIT[10:9]
        P_AUTO_EOB_SEL BIT[8:7]
        P_AUTO_EOB BIT[6]
        P_SYS_MODE BIT[5]
        P_SYS_STRM BIT[4]
        P_DIRECTION BIT[3]
        P_EN BIT[1]

BAM_P_RSTn(n):(0)-(1) ARRAY 0x00017004+0x1000*n
BAM_P_RST0 ADDRESS 0x17004 W
BAM_P_RST0 RESET_VALUE 0x00000000
        P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(1) ARRAY 0x00017008+0x1000*n
BAM_P_HALT0 ADDRESS 0x17008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
        P_FORCE_DESC_FIFO_FULL BIT[4]
        P_PIPE_EMPTY BIT[3]
        P_LAST_DESC_ZLT BIT[2]
        P_PROD_HALTED BIT[1]
        P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(1) ARRAY 0x00017010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x17010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
        P_HRESP_ERR_IRQ BIT[7]
        P_PIPE_RST_ERROR_IRQ BIT[6]
        P_TRNSFR_END_IRQ BIT[5]
        P_ERR_IRQ BIT[4]
        P_OUT_OF_DESC_IRQ BIT[3]
        P_WAKE_IRQ BIT[2]
        P_TIMER_IRQ BIT[1]
        P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(1) ARRAY 0x00017014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x17014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
        P_HRESP_ERR_CLR BIT[7]
        P_PIPE_RST_ERROR_CLR BIT[6]
        P_TRNSFR_END_CLR BIT[5]
        P_ERR_CLR BIT[4]
        P_OUT_OF_DESC_CLR BIT[3]
        P_WAKE_CLR BIT[2]
        P_TIMER_CLR BIT[1]
        P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(1) ARRAY 0x00017018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x17018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
        P_HRESP_ERR_EN BIT[7]
        P_PIPE_RST_ERROR_EN BIT[6]
        P_TRNSFR_END_EN BIT[5]
        P_ERR_EN BIT[4]
        P_OUT_OF_DESC_EN BIT[3]
        P_WAKE_EN BIT[2]
        P_TIMER_EN BIT[1]
        P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(1) ARRAY 0x0001701C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1701C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
        P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(1) ARRAY 0x00017020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x17020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
        P_TIMER_RST BIT[31]
        P_TIMER_RUN BIT[30]
        P_TIMER_MODE BIT[29]
        P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(1) ARRAY 0x00017024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x17024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_SB_UPDATED BIT[24]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(1) ARRAY 0x00017028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x17028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
        BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
        BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
        BAM_P_SB_UPDATED BIT[26]
        BAM_P_NWD_TOGGLE BIT[25]
        BAM_P_NWD_TOGGLE_R BIT[24]
        BAM_P_WAIT_4_ACK BIT[23]
        BAM_P_ACK_TOGGLE BIT[22]
        BAM_P_ACK_TOGGLE_R BIT[21]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(1) ARRAY 0x00017800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x17800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
        SW_OFST_IN_DESC BIT[31:16]
        SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(1) ARRAY 0x00017804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x17804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
        AU_PSM_ACCUMED BIT[31:16]
        AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(1) ARRAY 0x00017808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x17808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
        PSM_DESC_VALID BIT[31]
        PSM_DESC_IRQ BIT[30]
        PSM_DESC_IRQ_DONE BIT[29]
        PSM_GENERAL_BITS BIT[28:25]
        PSM_CONS_STATE BIT[24:22]
        PSM_PROD_SYS_STATE BIT[21:19]
        PSM_PROD_B2B_STATE BIT[18:16]
        PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(1) ARRAY 0x0001780C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1780C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(1) ARRAY 0x00017810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x17810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
        PSM_DESC_OFST BIT[31:16]
        PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(1) ARRAY 0x00017814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x17814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
        PSM_BLOCK_BYTE_CNT BIT[31:16]
        PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(1) ARRAY 0x00017818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x17818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
        P_BYTES_CONSUMED BIT[31:16]
        P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(1) ARRAY 0x0001781C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1781C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(1) ARRAY 0x00017820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x17820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
        P_DATA_FIFO_SIZE BIT[31:16]
        P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(1) ARRAY 0x00017824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x17824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(1) ARRAY 0x00017828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x17828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
        P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(1) ARRAY 0x0001782C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1782C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(1) ARRAY 0x00017830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x17830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
        WB_ACCUMULATED BIT[31:16]
        DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(1) ARRAY 0x00017834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x17834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
        RETR_DESC_OFST BIT[31:16]
        RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(1) ARRAY 0x00017838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x17838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
        SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(1) ARRAY 0x00017900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x17900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(1) ARRAY 0x00017904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x17904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00017910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x17910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00017914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x17914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00017920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x17920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00017924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x17924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(1) ARRAY 0x00017930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x17930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(1) ARRAY 0x00017934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x17934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[3:0]

USB2_HSIC_USB_OTG_HS_HSIC_TOP_NO_SEC BASE 0x67C00000 usb2_hsic_usb_otg_hs_hsic_top_no_secaddr 31:0

usb_otg_hs_base MODULE OFFSET=USB2_HSIC_USB_OTG_HS_HSIC_TOP_NO_SEC+0x00000000 MAX=USB2_HSIC_USB_OTG_HS_HSIC_TOP_NO_SEC+0x00000FFF APRE=USB2_HSIC_ APOST= SPRE=USB2_HSIC_ SPOST= FPRE=USB2_HSIC_ FPOST= BPRE=USB2_HSIC_ BPOST= ABPRE=USB2_HSIC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.USB2_HSIC_USB_OTG_HS_HSIC_TOP_NO_SEC.USB_OTG_HS_BASE
USB_OTG_HS_ID ADDRESS 0x0000 R
USB_OTG_HS_ID RESET_VALUE 0x0042FA05
        REVISON BIT[23:16]
        NID BIT[15:8]
        ID BIT[7:0]

USB_OTG_HS_HWGENERAL ADDRESS 0x0004 R
USB_OTG_HS_HWGENERAL RESET_VALUE 0x000005C2
        SM BIT[10:9]
        PHYM BIT[8:6]
        PHYW BIT[5:4]
        BWT BIT[3]
        CLCK BIT[2:1]
        RT BIT[0]

USB_OTG_HS_HWHOST ADDRESS 0x0008 R
USB_OTG_HS_HWHOST RESET_VALUE 0x10020001
        TTPER BIT[31:24]
        TTASY BIT[23:16]
        NPORT BIT[3:1]
        HC BIT[0]

USB_OTG_HS_HWDEVICE ADDRESS 0x000C R
USB_OTG_HS_HWDEVICE RESET_VALUE 0x00000021
        DEVEP BIT[5:1]
        DC BIT[0]

USB_OTG_HS_HWTXBUF ADDRESS 0x0010 R
USB_OTG_HS_HWTXBUF RESET_VALUE 0x80070B08
        TXLCR BIT[31]
        TXCHANADD BIT[23:16]
        TXADD BIT[15:8]
        TXBURST BIT[7:0]

USB_OTG_HS_HWRXBUF ADDRESS 0x0014 R
USB_OTG_HS_HWRXBUF RESET_VALUE 0x00000808
        RX_ADD BIT[15:8]
        RX_BURST BIT[7:0]

USB_OTG_HS_SCRATCH_RAMn(n):(0)-(15) ARRAY 0x00000040+0x4*n
USB_OTG_HS_SCRATCH_RAM0 ADDRESS 0x0040 RW
USB_OTG_HS_SCRATCH_RAM0 RESET_VALUE 0x00000000
        SCRATCH_REGISTER BIT[31:0]

USB_OTG_HS_GPTIMER0LD ADDRESS 0x0080 RW
USB_OTG_HS_GPTIMER0LD RESET_VALUE 0x00000000
        GPTLD BIT[23:0]

USB_OTG_HS_GPTIMER0CTRL ADDRESS 0x0084 RW
USB_OTG_HS_GPTIMER0CTRL RESET_VALUE 0x00000000
        GTPRUN BIT[31]
        GPTRST BIT[30]
        GPTMODE BIT[24]
        GPTCNT BIT[23:0]

USB_OTG_HS_GPTIMER1LD ADDRESS 0x0088 RW
USB_OTG_HS_GPTIMER1LD RESET_VALUE 0x00000000
        GPTLD BIT[23:0]

USB_OTG_HS_GPTIMER1CTRL ADDRESS 0x008C RW
USB_OTG_HS_GPTIMER1CTRL RESET_VALUE 0x00000000
        GTPRUN BIT[31]
        GPTRST BIT[30]
        GPTMODE BIT[24]
        GPTCNT BIT[23:0]

USB_OTG_HS_AHB_BURST ADDRESS 0x0090 RW
USB_OTG_HS_AHB_BURST RESET_VALUE 0x00000000
        AHB_BURST BIT[2:0]

USB_OTG_HS_XTOR_STS ADDRESS 0x0094 R
USB_OTG_HS_XTOR_STS RESET_VALUE 0x00000000
        GRANT_STOLEN BIT[1]

USB_OTG_HS_AHB_MODE ADDRESS 0x0098 RW
USB_OTG_HS_AHB_MODE RESET_VALUE 0x00000008
        ASYNC_BRIDGES_BYPASS BIT[31]
        INCR_OVERRIDE BIT[4]
        HPROT_MODE BIT[3:2]
        GRANT_STOLEN_CLEAR BIT[1]
        XTOR_BYPASS BIT[0]

USB_OTG_HS_GEN_CONFIG ADDRESS 0x009C RW
USB_OTG_HS_GEN_CONFIG RESET_VALUE 0x00000830
        USB_OTG_HS_HW_QVERSION BIT[31:16]
        SYS_CLK_SW_EN BIT[15]
        TESTMUX_SEL_4 BIT[14]
        USB_BAM_DISABLE BIT[13]
        DMA_HPROT_CTRL BIT[12]
        ISO_FIX_EN BIT[11]
        DSC_PE_RST_EN BIT[10]
        HOST_SIM_TIMERS_EN_SUSP BIT[9]
        HOST_SIM_TIMERS_EN_STD BIT[8]
        PE_RX_BUF_PENDING_EN BIT[7]
        STREAM_RX_BYPASS_ENABLE BIT[6]
        ULPI_SERIAL_EN BIT[5]
        PE_DP_TXFIFO_IDLE_FORCE BIT[4]
        TESTMUX_SEL_3_0 BIT[3:0]

USB_OTG_HS_GEN_CONFIG_2 ADDRESS 0x00A0 RW
USB_OTG_HS_GEN_CONFIG_2 RESET_VALUE 0x1838FF60
        RX_FULL_PING_RESP_FIX_EN BIT[28]
        REDUCE_QH_TD_WRITE_EN BIT[27]
        TX_BUF_PREFETCH_FIX_EN BIT[26]
        BVALID_SW_SEL BIT[25]
        BVALID_SW BIT[24]
        AVALID_SW_SEL BIT[23]
        AVALID_SW BIT[22]
        IDDIG_SW_SEL BIT[21]
        IDDIG_SW BIT[20]
        ULPI_TX_PKT_EN_CLR_FIX BIT[19]
        TRANSACTOR_NONPOST_WRITE_DIS BIT[18]
        FPR_CTRL BIT[17]
        SW_RESET_ALT_EN BIT[16]
        DPSE_DMSE_HV_INTR_EN BIT[15]
        USB_HW_SW_EVENTS_TOG_EN BIT[14]
        SYS_CLK_HOST_DEV_GATE_EN BIT[13]
        LINESTATE_DIFF_WAKEUP_EN BIT[12]
        ULPI_LPM_PEND_EN BIT[11]
        RX_FULL_NAK_EN BIT[10]
        ENDLESS_TD_EN BIT[9]
        SCRATCH_RAM_EN BIT[8]
        SESS_VLD_CTRL_EN BIT[7]
        CI_T_WTSUSRSTHS_EN BIT[6]
        CI_T_UCH_EN BIT[5]
        DP_RESET BIT[4]
        ZLP_PRIME BIT[3]
        NO_SOF_RX_FIFO_FULL BIT[2]
        WRONG_OPMODE_SUSP BIT[1]
        RESUME_END_INTER BIT[0]

USB_OTG_HS_CAPLENGTH ADDRESS 0x0100 R
USB_OTG_HS_CAPLENGTH RESET_VALUE 0x01000040
        HCIVERSION BIT[31:16]
        CAPLENGTH BIT[7:0]

USB_OTG_HS_HCSPARAMS ADDRESS 0x0104 R
USB_OTG_HS_HCSPARAMS RESET_VALUE 0x00010011
        N_TT BIT[27:24]
        N_PTT BIT[23:20]
        PI BIT[16]
        N_CC BIT[15:12]
        N_PCC BIT[11:8]
        PPC BIT[4]
        N_PORTS BIT[3:0]

USB_OTG_HS_HCCPARAMS ADDRESS 0x0108 R
USB_OTG_HS_HCCPARAMS RESET_VALUE 0x00000006
        EECP BIT[15:8]
        IST BIT[7:4]
        ASP BIT[2]
        PFL BIT[1]
        ADC BIT[0]

USB_OTG_HS_DCIVERSION ADDRESS 0x0120 R
USB_OTG_HS_DCIVERSION RESET_VALUE 0x00000001
        DCIVERSION BIT[15:0]

USB_OTG_HS_DCCPARAMS ADDRESS 0x0124 R
USB_OTG_HS_DCCPARAMS RESET_VALUE 0x00000190
        HC BIT[8]
        DC BIT[7]
        DEN BIT[4:0]

USB_OTG_HS_USBCMD ADDRESS 0x0140 RW
USB_OTG_HS_USBCMD RESET_VALUE 0x00080000
        RST_CTRL BIT[31]
        ULPI_STP_CTRL BIT[30]
        ASYNC_INTR_CTRL BIT[29]
        SE0_GLITCH_FIX_CTRL BIT[28]
        FS_3_WIRE_2_WIRE_SELECT BIT[27]
        ULPI_SER3_NOT6_SEL BIT[26]
        SESS_VLD_CTRL BIT[25]
        ITC BIT[23:16]
        FS2 BIT[15]
        ATDTW BIT[14]
        SUTW BIT[13]
        ASPE BIT[11]
        ASP BIT[9:8]
        LR BIT[7]
        IAA BIT[6]
        ASE BIT[5]
        PSE BIT[4]
        FS BIT[3:2]
        RST BIT[1]
        RS BIT[0]

USB_OTG_HS_USBSTS ADDRESS 0x0144 RW
USB_OTG_HS_USBSTS RESET_VALUE 0x00000000
        ULPI_INTR BIT[31]
        PHY_SESS_VLD_CHG BIT[30]
        PHY_SESS_VLD BIT[29]
        PHY_ALT_INT BIT[28]
        ASYNC_WAKEUP_INTR BIT[27]
        EXTEND_INTR BIT[26]
        TI1 BIT[25]
        TI0 BIT[24]
        DMA_STUCK_INT BIT[23]
        UPI BIT[19]
        UAI BIT[18]
        NAKI BIT[16]
        AS BIT[15]
        PS BIT[14]
        RCL BIT[13]
        HCH BIT[12]
        ULPII BIT[10]
        SLI BIT[8]
        SRI BIT[7]
        URI BIT[6]
        AAI BIT[5]
        SEI BIT[4]
        FRI BIT[3]
        PCI BIT[2]
        UEI BIT[1]
        UI BIT[0]

USB_OTG_HS_USBINTR ADDRESS 0x0148 RW
USB_OTG_HS_USBINTR RESET_VALUE 0x00000000
        ULPI_INTR_EN BIT[31]
        PHY_SESS_VLD_CHG_EN BIT[30]
        EXTEND_INTR_EN BIT[26]
        TIE1 BIT[25]
        TIE0 BIT[24]
        DMA_STUCK_INT_EN BIT[23]
        UPIE BIT[19]
        UAIE BIT[18]
        NAKE BIT[16]
        ULPIE BIT[10]
        SLE BIT[8]
        SRE BIT[7]
        URE BIT[6]
        AAE BIT[5]
        SEE BIT[4]
        FRE BIT[3]
        PCE BIT[2]
        UEE BIT[1]
        UE BIT[0]

USB_OTG_HS_FRINDEX ADDRESS 0x014C RW
USB_OTG_HS_FRINDEX RESET_VALUE 0x00000000
        FRINDEX BIT[13:0]

USB_OTG_HS_PERIODICLISTBASE ADDRESS 0x0154 RW
--PRAGMA BANKED host
USB_OTG_HS_PERIODICLISTBASE RESET_VALUE 0x00000000
        PERBASE BIT[31:12]

USB_OTG_HS_DEVICEADDR ADDRESS 0x0154 RW
--PRAGMA BANKED device
USB_OTG_HS_DEVICEADDR RESET_VALUE 0x00000000
        USBADR BIT[31:25]
        USBADRA BIT[24]

USB_OTG_HS_ASYNCLISTADDR ADDRESS 0x0158 RW
--PRAGMA BANKED host
USB_OTG_HS_ASYNCLISTADDR RESET_VALUE 0x00000000
        ASYBASE BIT[31:5]

USB_OTG_HS_ENDPOINTLISTADDR ADDRESS 0x0158 RW
--PRAGMA BANKED device
USB_OTG_HS_ENDPOINTLISTADDR RESET_VALUE 0x00000000
        EPBASE BIT[31:11]

USB_OTG_HS_TTCTRL ADDRESS 0x015C RW
USB_OTG_HS_TTCTRL RESET_VALUE 0x00000000
        TTHA BIT[30:24]

USB_OTG_HS_BURSTSIZE ADDRESS 0x0160 RW
USB_OTG_HS_BURSTSIZE RESET_VALUE 0x00001010
        TXPBURST BIT[15:8]
        RXPBURST BIT[7:0]

USB_OTG_HS_TXFILLTUNING ADDRESS 0x0164 RW
USB_OTG_HS_TXFILLTUNING RESET_VALUE 0x00020000
        TXFIFOTHRES BIT[21:16]
        TXSCHHEALTH BIT[12:8]
        TXSCHOH BIT[7:0]

USB_OTG_HS_ULPI_VIEWPORT ADDRESS 0x0170 RW
USB_OTG_HS_ULPI_VIEWPORT RESET_VALUE 0x08000000
        ULPIWU BIT[31]
        ULPIRUN BIT[30]
        ULPIRW BIT[29]
        ULPIFORCE BIT[28]
        ULPISS BIT[27]
        ULPIPORT BIT[26:24]
        ULPIADDR BIT[23:16]
        ULPIDATRD BIT[15:8]
        ULPIDATWR BIT[7:0]

USB_OTG_HS_ENDPTNAK ADDRESS 0x0178 RW
USB_OTG_HS_ENDPTNAK RESET_VALUE 0x00000000
        EPTN BIT[31:16]
        EPRN BIT[15:0]

USB_OTG_HS_ENDPTNAKEN ADDRESS 0x017C RW
USB_OTG_HS_ENDPTNAKEN RESET_VALUE 0x00000000
        EPTNE BIT[31:16]
        EPRNE BIT[15:0]

USB_OTG_HS_PORTSC ADDRESS 0x0184 RW
USB_OTG_HS_PORTSC RESET_VALUE 0xCC000004
        PTS BIT[31:30]
        STS BIT[29]
        PTW BIT[28]
        PSPD BIT[27:26]
        SPRT BIT[25]
        PFSC BIT[24]
        PHCD BIT[23]
        WKOC BIT[22]
        WKDS BIT[21]
        WKCN BIT[20]
        PTC BIT[19:16]
        PIC BIT[15:14]
        PO BIT[13]
        PP BIT[12]
        LS BIT[11:10]
        HSP BIT[9]
        PR BIT[8]
        SUSP BIT[7]
        FPR BIT[6]
        OCC BIT[5]
        OCA BIT[4]
        PEC BIT[3]
        PE BIT[2]
        CSC BIT[1]
        CCS BIT[0]

USB_OTG_HS_OTGSC ADDRESS 0x01A4 RW
USB_OTG_HS_OTGSC RESET_VALUE 0x00000E20
        DPIE BIT[30]
        FIELD_1MSE BIT[29]
        BSEIE BIT[28]
        BSVIE BIT[27]
        ASVIE BIT[26]
        AVVIE BIT[25]
        IDIE BIT[24]
        DPIS BIT[22]
        FIELD_1MSS BIT[21]
        BSEIS BIT[20]
        BSVIS BIT[19]
        ASVIS BIT[18]
        AVVIS BIT[17]
        IDIS BIT[16]
        DPS BIT[14]
        FIELD_1MST BIT[13]
        BSE BIT[12]
        BSV BIT[11]
        ASV BIT[10]
        AVV BIT[9]
        ID BIT[8]
        HABA BIT[7]
        HADP BIT[6]
        IDPU BIT[5]
        DP BIT[4]
        OT BIT[3]
        HAAR BIT[2]
        VC BIT[1]
        VD BIT[0]

USB_OTG_HS_USBMODE ADDRESS 0x01A8 RW
USB_OTG_HS_USBMODE RESET_VALUE 0x00000000
        VBPS BIT[5]
        SDIS BIT[4]
        SLOM BIT[3]
        ES BIT[2]
        CM BIT[1:0]

USB_OTG_HS_ENDPTSETUPSTAT ADDRESS 0x01AC RW
USB_OTG_HS_ENDPTSETUPSTAT RESET_VALUE 0x00000000
        ENDPTSETUPSTAT BIT[15:0]

USB_OTG_HS_ENDPTPRIME ADDRESS 0x01B0 RW
USB_OTG_HS_ENDPTPRIME RESET_VALUE 0x00000000
        PETB BIT[31:16]
        PERB BIT[15:0]

USB_OTG_HS_ENDPTFLUSH ADDRESS 0x01B4 RW
USB_OTG_HS_ENDPTFLUSH RESET_VALUE 0x00000000
        FETB BIT[31:16]
        FERB BIT[15:0]

USB_OTG_HS_ENDPTSTAT ADDRESS 0x01B8 R
USB_OTG_HS_ENDPTSTAT RESET_VALUE 0x00000000
        ETBR BIT[31:16]
        ERBR BIT[15:0]

USB_OTG_HS_ENDPTCOMPLETE ADDRESS 0x01BC RW
USB_OTG_HS_ENDPTCOMPLETE RESET_VALUE 0x00000000
        ETCE BIT[31:16]
        ERCE BIT[15:0]

USB_OTG_HS_ENDPTCTRL0 ADDRESS 0x01C0 RW
USB_OTG_HS_ENDPTCTRL0 RESET_VALUE 0x00800080
        TXE BIT[23]
        TXT BIT[19:18]
        TXS BIT[16]
        RXE BIT[7]
        RXT BIT[3:2]
        RXS BIT[0]

USB_OTG_HS_ENDPTCTRLn(n):(1)-(15) ARRAY 0x000001C0+0x4*n
USB_OTG_HS_ENDPTCTRL1 ADDRESS 0x01C4 RW
USB_OTG_HS_ENDPTCTRL1 RESET_VALUE 0x00000000
        TXE BIT[23]
        TXR BIT[22]
        TXI BIT[21]
        TXT BIT[19:18]
        TXD BIT[17]
        TXS BIT[16]
        RXE BIT[7]
        RXR BIT[6]
        RXI BIT[5]
        RXT BIT[3:2]
        RXD BIT[1]
        RXS BIT[0]

USB_OTG_HS_GENERIC1 ADDRESS 0x0244 R
USB_OTG_HS_GENERIC1 RESET_VALUE 0x00000000
        USB_HS_TX_DEPTH BIT[31:16]
        USB_HS_RX_DEPTH BIT[15:0]

USB_OTG_HS_GENERIC2 ADDRESS 0x0248 R
USB_OTG_HS_GENERIC2 RESET_VALUE 0x00000000
        USE_HBM BIT[19]
        USE_EXT_HSIC BIT[18]
        USE_SECURITY BIT[17]
        USE_FS_SIE BIT[16]
        USE_SPS_AHB2AHB BIT[15]
        LPM_SUPPORT BIT[14]
        USB_HS_DEV_EP BIT[13:9]
        MAX_PIPES BIT[8:3]
        USE_SPS BIT[2]
        USE_HSIC BIT[1]
        UTMI_PHY_SW_IF_EN BIT[0]

USB_OTG_HS_L1_EP_CTRL ADDRESS 0x0250 RW
USB_OTG_HS_L1_EP_CTRL RESET_VALUE 0x0000FFFF
        TX_EP_PRIME_L1_EXIT BIT[31:16]
        TX_EP_PRIME_L1_EN BIT[15:0]

USB_OTG_HS_L1_CONFIG ADDRESS 0x0254 RW
USB_OTG_HS_L1_CONFIG RESET_VALUE 0x00000000
        L1_SUSP_SLEEP_SEL BIT[12]
        PLL_PWR_DWN_EN BIT[11]
        PHY_LPM_EN BIT[10]
        GATE_AHB_CLK_EN BIT[9]
        GATE_FS_XCVR_CLK_EN BIT[8]
        GATE_SYS_CLK_EN BIT[7]
        GATE_XCVR_CLK_EN BIT[6]
        L1_REMOTE_WAKEUP_EN BIT[5]
        LPM_EN BIT[4]
        PLL_TURNOFF_MIN_HIRD BIT[3:0]

USB_OTG_HS_LPM_DEBUG_1 ADDRESS 0x0258 R
USB_OTG_HS_LPM_DEBUG_1 RESET_VALUE 0x00000000
        DEBUG_L1_LONG_ENT_CNT BIT[31:16]
        DEBUG_L1_SHORT_ENT_CNT BIT[15:0]

USB_OTG_HS_LPM_DEBUG_2 ADDRESS 0x025C RW
USB_OTG_HS_LPM_DEBUG_2 RESET_VALUE 0x000000FC
        L1_RMT_WKUP_TIME BIT[12:9]
        L1_FPR BIT[8]
        HSIC_CLK_PLL_BYPASSNL BIT[7]
        HSIC_CLK_PLL_RESET BIT[6]
        HSIC_CLK_GATE BIT[5]
        FS_XCVR_CLK_GATE BIT[4]
        SYS_CLK_GATE BIT[3]
        AHB_CLK_GATE BIT[2]
        L1_STATE BIT[1]
        DEBUG_L1_EN BIT[0]

USB_OTG_HS_LPM_ATTRIBUTES ADDRESS 0x0260 R
USB_OTG_HS_LPM_ATTRIBUTES RESET_VALUE 0x00000000
        BREMOTEWAKE BIT[4]
        HIRD BIT[3:0]

USB_OTG_HS_LPM_TIMERS ADDRESS 0x0264 RW
USB_OTG_HS_LPM_TIMERS RESET_VALUE 0x00000078
        LINKPM_RESUME_TIME BIT[11:0]

USB_OTG_HS_HW_VER ADDRESS 0x0270 R
USB_OTG_HS_HW_VER RESET_VALUE 0x00000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

USB_OTG_HS_TEST_BUS ADDRESS 0x0274 R
USB_OTG_HS_TEST_BUS RESET_VALUE 0x00000000
        USB2_TEST_BUS BIT[31:0]

USB_OTG_HS_BTO_TIME_HS ADDRESS 0x0340 RW
USB_OTG_HS_BTO_TIME_HS RESET_VALUE 0x000B40A2
        BTO_TIME_HS_HST BIT[21:11]
        BTO_TIME_HS_DEV BIT[10:0]

USB_OTG_HS_BTO_TIME_FS_LS ADDRESS 0x0344 RW
USB_OTG_HS_BTO_TIME_FS_LS RESET_VALUE 0x002B20CC
        BTO_TIME_LS BIT[21:11]
        BTO_TIME_FS BIT[10:0]

USB_OTG_HS_QSB_VALUES ADDRESS 0x0348 RW
USB_OTG_HS_QSB_VALUES RESET_VALUE 0x00000068
        MEMTYPE_VALUE_EN BIT[6]
        MEMTYPE_FOR_RDATA BIT[5:4]
        MEMTYPE_FOR_WDATA BIT[3:2]
        MEMTYPE_FOR_NON_BUFF_ACCESS BIT[1:0]

USB_OTG_HS_DMA_STUCK_TIMER ADDRESS 0x0350 RW
USB_OTG_HS_DMA_STUCK_TIMER RESET_VALUE 0x00008258
        DMA_DEV_SM_CUR_VAL BIT[27:22]
        DMA_DEV_SM_STUCK_VAL BIT[21:16]
        DMA_STUCK_TIMER_EN BIT[15]
        DMA_STUCK_TIME BIT[14:0]

USB_OTG_HS_SM_OVERRIDE ADDRESS 0x0360 RW
USB_OTG_HS_SM_OVERRIDE RESET_VALUE 0x00000000
        TRAF_SM_WR_STATE BIT[12:8]
        TRAF_SM_WR_STATE_EN_PLS BIT[7]
        DMA_SM_WR_STATE BIT[6:1]
        DMA_SM_WR_STATE_EN_PLS BIT[0]

USB_OTG_HS_SM_FENCE ADDRESS 0x0364 RW
USB_OTG_HS_SM_FENCE RESET_VALUE 0x00000000
        TRAF_SM_FENCE_STATE BIT[12:8]
        TRAF_SM_FENCE_STATE_EN BIT[7]
        DMA_SM_FENCE_STATE BIT[6:1]
        DMA_SM_FENCE_STATE_EN BIT[0]

USB_OTG_HS_SM_STATE ADDRESS 0x0368 R
USB_OTG_HS_SM_STATE RESET_VALUE 0x00000000
        TRAF_SM_CUR_STATE BIT[10:6]
        DMA_SM_CUR_STATE BIT[5:0]

USB_OTG_HS_SPARE_REG ADDRESS 0x036C RW
USB_OTG_HS_SPARE_REG RESET_VALUE 0xFFFF0000
        USB_SPARE_REG_1 BIT[31:16]
        USB_SPARE_REG_0 BIT[15:0]

USB_OTG_HS_APF_DBG_CNT_CTRL ADDRESS 0x0370 RW
USB_OTG_HS_APF_DBG_CNT_CTRL RESET_VALUE 0x00000000
        APF_DBG_CNT_IRQ_EN BIT[10]
        APF_DBG_CNT_REACHED_TRESHOLD BIT[9]
        APF_DBG_CNT_IRQ BIT[8]
        APF_DBG_CNT_ARB_SEL BIT[6:4]
        APF_DBG_CNT_SEL BIT[3]
        APF_DBG_CNT_COUNT_FOREVER BIT[2]
        APF_DBG_CNT_CLR BIT[1]
        APF_DBG_CNT_EN BIT[0]

USB_OTG_HS_APF_DBG_CNT_VAL ADDRESS 0x0374 R
USB_OTG_HS_APF_DBG_CNT_VAL RESET_VALUE 0x00000000
        APF_DBG_CNT_VAL BIT[31:0]

USB_OTG_HS_APF_DBG_CNT_TRESHOLD ADDRESS 0x0378 RW
USB_OTG_HS_APF_DBG_CNT_TRESHOLD RESET_VALUE 0x00000000
        APF_DBG_CNT_TRESHOLD BIT[31:0]

USB_OTG_HS_APF_CTRL ADDRESS 0x0380 RW
USB_OTG_HS_APF_CTRL RESET_VALUE 0x000E8220
        APF_FIFOS_RESET_EMPTY_EN BIT[19]
        APF_CGC_EN BIT[18]
        APF_PREFETCH_EN BIT[17]
        APF_ERR_RESP_EN BIT[16]
        APF_ALMOST_FULL BIT[15:11]
        APF_ALMOST_EMPTY BIT[10:6]
        APF_DIRECT_MID BIT[5:1]
        APF_EN BIT[0]

USB_OTG_HS_APF_DBG ADDRESS 0x0384 RW
USB_OTG_HS_APF_DBG RESET_VALUE 0x20051C00
        APF_AXI_DATA_CFG2 BIT[31:26]
        APF_AXI_DATA_CFG1 BIT[25:20]
        APF_AXI_ADDR_CFG2 BIT[19:15]
        APF_AXI_ADDR_CFG1 BIT[14:10]
        APF_TBUS_AEU_SEL BIT[9]
        APF_TBUS_AEU_SEL_EN BIT[8]
        APF_TEST_BUS_SEL BIT[7:2]
        APF_TEST_BUS_EN BIT[1]
        APF_SW_FLUSH BIT[0]

USB_OTG_HS_APF_AXI_OVERRIDE ADDRESS 0x0388 RW
USB_OTG_HS_APF_AXI_OVERRIDE RESET_VALUE 0x02480896
        APF_AXI_SW_MEMTYPE BIT[26:24]
        APF_AXI_SW_AWPROT BIT[23:21]
        APF_AXI_SW_ARPROT BIT[20:18]
        APF_AXI_SW_MSSSELFAUTH BIT[17]
        APF_AXI_SW_NO_ALLOCATE BIT[16]
        APF_AXI_SW_ALOCK BIT[15:14]
        APF_AXI_SW_ARCACHE BIT[13:10]
        APF_AXI_SW_AWCACHE BIT[9:6]
        APF_AXI_SW_ABURST BIT[5:4]
        APF_AXI_SW_ASIZE BIT[3:1]
        APF_AXI_SW_SEL BIT[0]

USB_OTG_HS_APF_ERR_ADDR ADDRESS 0x0390 R
USB_OTG_HS_APF_ERR_ADDR RESET_VALUE 0x00000000
        APF_ERR_INT BIT[31]
        APF_ERR_ADDR BIT[30:0]

USB_OTG_HS_APF_ERR_CTRL ADDRESS 0x0394 R
USB_OTG_HS_APF_ERR_CTRL RESET_VALUE 0x00000000
        APF_ERR_RLAST BIT[31]
        APF_ERR_HRESP BIT[30:29]
        APF_ERR_MSSSELFAUTH BIT[28]
        APF_ERR_MEMTYPE BIT[27:25]
        APF_ERR_NO_ALLOC BIT[24]
        APF_ERR_MID BIT[23:19]
        APF_ERR_PROT BIT[18:16]
        APF_ERR_CACHE BIT[15:12]
        APF_ERR_LOCK BIT[11:10]
        APF_ERR_ABURST BIT[9:8]
        APF_ERR_ASIZE BIT[7:5]
        APF_ERR_ALEN BIT[4:1]
        APF_ERR_WR1_RD0 BIT[0]

USB_OTG_HS_APF_ERR_DATA_LSB ADDRESS 0x0398 R
USB_OTG_HS_APF_ERR_DATA_LSB RESET_VALUE 0x00000000
        APF_ERR_DATA_LSB BIT[31:0]

USB_OTG_HS_APF_ERR_DATA_MSB ADDRESS 0x039C R
USB_OTG_HS_APF_ERR_DATA_MSB RESET_VALUE 0x00000000
        APF_ERR_DATA_MSB BIT[31:0]

USB_OTG_HS_APF_STS ADDRESS 0x03A0 R
USB_OTG_HS_APF_STS RESET_VALUE 0x00000000
        APF_STATUS BIT[31:0]

USB_OTG_HS_APF_STS_CLR ADDRESS 0x03A4 RW
USB_OTG_HS_APF_STS_CLR RESET_VALUE 0x00000000
        APF_STATUS_CLR BIT[31:0]

USB_OTG_HS_APF_TIMEOUT ADDRESS 0x03A8 RW
USB_OTG_HS_APF_TIMEOUT RESET_VALUE 0x00003ADD
        APF_TIMEOUT BIT[20:1]
        APF_TIMEOUT_EN BIT[0]

USB_OTG_HS_USBSTS_2 ADDRESS 0x03C0 RW
USB_OTG_HS_USBSTS_2 RESET_VALUE 0x00000000
        AHB_STALL_INTR BIT[0]

USB_OTG_HS_USBINTR_2 ADDRESS 0x03C4 RW
USB_OTG_HS_USBINTR_2 RESET_VALUE 0x00000000
        AHB_STALL_INTR_EN BIT[0]

USB_OTG_HS_AHB_STALL_TIMEOUT ADDRESS 0x03C8 RW
USB_OTG_HS_AHB_STALL_TIMEOUT RESET_VALUE 0x000061A9
        AHB_STALL_TIMEOUT BIT[20:1]
        AHB_STALL_TIMEOUT_EN BIT[0]

USB_OTG_HS_AHB_STALL_ADDR ADDRESS 0x03CC R
USB_OTG_HS_AHB_STALL_ADDR RESET_VALUE 0x00000000
        AHB_STALL_ADDR BIT[31:0]

QPIC_QPIC BASE 0x67980000 qpic_qpicaddr 31:0

bam_lite_top_qpic MODULE OFFSET=QPIC_QPIC+0x00000000 MAX=QPIC_QPIC+0x0001E000 APRE=QPIC_QPIC_ APOST= SPRE=QPIC_QPIC_ SPOST= FPRE=QPIC_QPIC_ FPOST= BPRE=QPIC_QPIC_ BPOST= ABPRE=QPIC_QPIC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.QPIC_QPIC.BAM_LITE_TOP_QPIC
-- LYKAN_RPM.QPIC_QPIC.BAM_LITE_TOP_QPIC.BAM

BAM_CTRL ADDRESS 0x4000 RW
BAM_CTRL RESET_VALUE 0x00020000
        BAM_MESS_ONLY_CANCEL_WB BIT[20]
        CACHE_MISS_ERR_RESP_EN BIT[19]
        LOCAL_CLK_GATING BIT[18:17]
        IBC_DISABLE BIT[16]
        BAM_CACHED_DESC_STORE BIT[15]
        BAM_DESC_CACHE_SEL BIT[14:13]
        BAM_TESTBUS_SEL BIT[11:5]
        BAM_EN_ACCUM BIT[4]
        BAM_EN BIT[1]
        BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x4040 R
BAM_TIMER RESET_VALUE 0x00000000
        TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x4044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
        TIMER_RST BIT[31]
        TIMER_RUN BIT[30]
        TIMER_MODE BIT[29]
        TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x4008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
        CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x4014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
        BAM_TIMER_IRQ BIT[4]
        BAM_EMPTY_IRQ BIT[3]
        BAM_ERROR_IRQ BIT[2]
        BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x4018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
        BAM_TIMER_CLR BIT[4]
        BAM_EMPTY_CLR BIT[3]
        BAM_ERROR_CLR BIT[2]
        BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x401C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
        BAM_TIMER_EN BIT[4]
        BAM_EMPTY_EN BIT[3]
        BAM_ERROR_EN BIT[2]
        BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x407C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
        AOS_OVERFLOW_PRVNT BIT[31]
        MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
        MULTIPLE_EVENTS_SIZE_EN BIT[29]
        BAM_ZLT_W_CD_SUPPORT BIT[28]
        BAM_CD_ENABLE BIT[27]
        BAM_AU_ACCUMED BIT[26]
        BAM_PSM_P_HD_DATA BIT[25]
        BAM_REG_P_EN BIT[24]
        BAM_WB_DSC_AVL_P_RST BIT[23]
        BAM_WB_RETR_SVPNT BIT[22]
        BAM_WB_CSW_ACK_IDL BIT[21]
        BAM_WB_BLK_CSW BIT[20]
        BAM_WB_P_RES BIT[19]
        BAM_SI_P_RES BIT[18]
        BAM_AU_P_RES BIT[17]
        BAM_PSM_P_RES BIT[16]
        BAM_PSM_CSW_REQ BIT[15]
        BAM_SB_CLK_REQ BIT[14]
        BAM_IBC_DISABLE BIT[13]
        BAM_NO_EXT_P_RST BIT[12]
        BAM_FULL_PIPE BIT[11]
        BAM_ADML_SYNC_BRIDGE BIT[3]
        BAM_PIPE_CNFG BIT[2]
        BAM_ADML_DEEP_CONS_FIFO BIT[1]
        BAM_ADML_INCR4_EN_N BIT[0]

BAM_REVISION ADDRESS 0x5000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
        INACTIV_TMR_BASE BIT[31:24]
        CMD_DESC_EN BIT[23]
        DESC_CACHE_DEPTH BIT[22:21]
        NUM_INACTIV_TMRS BIT[20]
        INACTIV_TMRS_EXST BIT[19]
        HIGH_FREQUENCY_BAM BIT[18]
        BAM_HAS_NO_BYPASS BIT[17]
        SECURED BIT[16]
        USE_VMIDMT BIT[15]
        AXI_ACTIVE BIT[14]
        CE_BUFFER_SIZE BIT[13:12]
        NUM_EES BIT[11:8]
        REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x5004 R
BAM_SW_VERSION RESET_VALUE 0x10070000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x5008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
        BAM_NON_PIPE_GRP BIT[31:24]
        PERIPH_NON_PIPE_GRP BIT[23:16]
        BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
        BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x5010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
        SW_EVENTS_ZERO BIT[21]
        SW_EVENTS_SEL BIT[20:19]
        BAM_DATA_ERASE BIT[18]
        BAM_DATA_FLUSH BIT[17]
        BAM_CLK_ALWAYS_ON BIT[16]
        BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x5014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
        BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x5024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
        BAM_ERR_HVMID BIT[22:18]
        BAM_ERR_DIRECT_MODE BIT[17]
        BAM_ERR_HCID BIT[16:12]
        BAM_ERR_HPROT BIT[11:8]
        BAM_ERR_HBURST BIT[7:5]
        BAM_ERR_HSIZE BIT[4:3]
        BAM_ERR_HWRITE BIT[2]
        BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x5028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x502C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
        BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x5100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x5104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
        BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x6000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
        LOCK_EE_CTRL BIT[13]
        BAM_VMID BIT[12:8]
        BAM_RST_BLOCK BIT[7]
        BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(6) ARRAY 0x00006020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x6020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
        BAM_P_VMID BIT[12:8]
        BAM_P_SUP_GROUP BIT[7:3]
        BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00007000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x7000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00007004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x7004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00007008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x7008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000700C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x700C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
        BAM_ENABLED BIT[31]
        P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x7010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
        BAM_IRQ BIT[31]
        P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x7014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
        BAM_IRQ_MSK BIT[31]
                DISABLE_BAM_INTERRUPT VALUE 0x0
                ENABLE_BAM_INTERRUPT VALUE 0x1
        P_IRQ_MSK BIT[30:0]
                DISABLE_PIPE_INTERRUPT VALUE 0x00000000
                ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x7018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
        BAM_IRQ_UNMASKED BIT[31]
        P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(6) ARRAY 0x00017000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x17000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
        P_LOCK_GROUP BIT[20:16]
        P_WRITE_NWD BIT[11]
        P_PREFETCH_LIMIT BIT[10:9]
        P_AUTO_EOB_SEL BIT[8:7]
        P_AUTO_EOB BIT[6]
        P_SYS_MODE BIT[5]
        P_SYS_STRM BIT[4]
        P_DIRECTION BIT[3]
        P_EN BIT[1]

BAM_P_RSTn(n):(0)-(6) ARRAY 0x00017004+0x1000*n
BAM_P_RST0 ADDRESS 0x17004 W
BAM_P_RST0 RESET_VALUE 0x00000000
        P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(6) ARRAY 0x00017008+0x1000*n
BAM_P_HALT0 ADDRESS 0x17008 RW
BAM_P_HALT0 RESET_VALUE 0x00000000
        P_PROD_HALTED BIT[1]
        P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(6) ARRAY 0x00017010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x17010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
        P_HRESP_ERR_IRQ BIT[7]
        P_PIPE_RST_ERROR_IRQ BIT[6]
        P_TRNSFR_END_IRQ BIT[5]
        P_ERR_IRQ BIT[4]
        P_OUT_OF_DESC_IRQ BIT[3]
        P_WAKE_IRQ BIT[2]
        P_TIMER_IRQ BIT[1]
        P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(6) ARRAY 0x00017014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x17014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
        P_HRESP_ERR_CLR BIT[7]
        P_PIPE_RST_ERROR_CLR BIT[6]
        P_TRNSFR_END_CLR BIT[5]
        P_ERR_CLR BIT[4]
        P_OUT_OF_DESC_CLR BIT[3]
        P_WAKE_CLR BIT[2]
        P_TIMER_CLR BIT[1]
        P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(6) ARRAY 0x00017018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x17018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
        P_HRESP_ERR_EN BIT[7]
        P_PIPE_RST_ERROR_EN BIT[6]
        P_TRNSFR_END_EN BIT[5]
        P_ERR_EN BIT[4]
        P_OUT_OF_DESC_EN BIT[3]
        P_WAKE_EN BIT[2]
        P_TIMER_EN BIT[1]
        P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(6) ARRAY 0x0001701C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1701C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
        P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(6) ARRAY 0x00017020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x17020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
        P_TIMER_RST BIT[31]
        P_TIMER_RUN BIT[30]
        P_TIMER_MODE BIT[29]
        P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(6) ARRAY 0x00017024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x17024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_SB_UPDATED BIT[24]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(6) ARRAY 0x00017028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x17028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
        BAM_P_SB_UPDATED BIT[24]
        BAM_P_WAIT_4_ACK BIT[23]
        BAM_P_ACK_TOGGLE BIT[22]
        BAM_P_ACK_TOGGLE_R BIT[21]
        BAM_P_TOGGLE BIT[20]
        BAM_P_CTRL BIT[19:16]
        BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(6) ARRAY 0x00017800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x17800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
        SW_OFST_IN_DESC BIT[31:16]
        SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(6) ARRAY 0x00017804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x17804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
        AU_PSM_ACCUMED BIT[31:16]
        AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(6) ARRAY 0x00017808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x17808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
        PSM_DESC_VALID BIT[31]
        PSM_DESC_IRQ BIT[30]
        PSM_DESC_IRQ_DONE BIT[29]
        PSM_GENERAL_BITS BIT[28:25]
        PSM_CONS_STATE BIT[24:22]
        PSM_PROD_SYS_STATE BIT[21:19]
        PSM_PROD_B2B_STATE BIT[18:16]
        PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(6) ARRAY 0x0001780C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1780C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(6) ARRAY 0x00017810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x17810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
        PSM_DESC_OFST BIT[31:16]
        PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(6) ARRAY 0x00017814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x17814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
        PSM_BLOCK_BYTE_CNT BIT[31:16]
        PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(6) ARRAY 0x00017818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x17818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
        P_BYTES_CONSUMED BIT[31:16]
        P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(6) ARRAY 0x0001781C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1781C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(6) ARRAY 0x00017820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x17820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
        P_DATA_FIFO_SIZE BIT[31:16]
        P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(6) ARRAY 0x00017824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x17824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(6) ARRAY 0x00017828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x17828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
        P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(6) ARRAY 0x0001782C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1782C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(6) ARRAY 0x00017830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x17830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
        WB_ACCUMULATED BIT[31:16]
        DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(6) ARRAY 0x00017834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x17834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
        RETR_DESC_OFST BIT[31:16]
        RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(6) ARRAY 0x00017838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x17838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
        SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(6) ARRAY 0x00017900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x17900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(6) ARRAY 0x00017904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x17904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
        PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(6) ARRAY 0x00017910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x17910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(6) ARRAY 0x00017914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x17914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(6) ARRAY 0x00017920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x17920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(6) ARRAY 0x00017924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x17924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
        P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(6) ARRAY 0x00017930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x17930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(6) ARRAY 0x00017934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x17934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
        P_EVNT_DEST_ADDR BIT[3:0]

-- LYKAN_RPM.QPIC_QPIC.BAM_LITE_TOP_QPIC.XPU2

XPU_SCR ADDRESS 0x2000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x2004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x2040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x2048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x204C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x2050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x2054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x2058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x2100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x2140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x2148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x214C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x2150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x2154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x2158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x2080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000020A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x20A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x20C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x20C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x20CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x20D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x20D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x20D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x2074 R
XPU_IDR0 RESET_VALUE 0x00001414
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x2078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x207C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(20,0) ARRAY 0x00002200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x2200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
        RWE BIT[31:0]

XPU_RGn_SCR(n):(0)-(20) ARRAY 0x00002250+0x80*n
XPU_RG0_SCR ADDRESS 0x2250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_RGn_MCR(n):(0)-(20) ARRAY 0x00002254+0x80*n
XPU_RG0_MCR ADDRESS 0x2254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

-- LYKAN_RPM.QPIC_QPIC.BAM_LITE_TOP_QPIC.VMIDMT

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        SMCFCFG BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_SCR1 ADDRESS 0x0004 RW
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000F00
        GASRAE BIT[24]
        NSNUMSMRGO BIT[11:8]

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000608
        SES BIT[31]
        SMS BIT[27]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009300
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDX BIT[11:8]

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
        OAS BIT[7:4]
        IAS BIT[3:0]

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0008021F
        NUMMSDRB BIT[23:16]
        MSAE BIT[9]
        QRIBE BIT[8]
        NVMID BIT[7:0]

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
        SGFEA0 BIT[31:0]

VMIDMT_SGFSR ADDRESS 0x0048 RW
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[26:24]
        SSDINDEX BIT[18:16]
        STREAMINDEX BIT[2:0]

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        SMCFCFG BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000608
        SMS BIT[27]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDX BIT[11:8]

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
        OAS BIT[7:4]
        IAS BIT[3:0]

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0008021F
        NUMMSDRB BIT[23:16]
        MSAE BIT[9]
        QRIBE BIT[8]
        NVMID BIT[7:0]

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
        GFEA0 BIT[31:0]

VMIDMT_GFSR ADDRESS 0x0048 RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[26:24]
        SSDINDEX BIT[18:16]
        STREAMINDEX BIT[2:0]

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_VMIDMTACR ADDRESS 0x009C RW
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

VMIDMT_NSCR0 ADDRESS 0x0400 RW
VMIDMT_NSCR0 RESET_VALUE 0x00000111
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        SMCFCFG BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_NSCR2 ADDRESS 0x0408 RW
VMIDMT_NSCR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_NSACR ADDRESS 0x0410 RW
VMIDMT_NSACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_NSGFAR0 ADDRESS 0x0440 R
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
        GFEA0 BIT[31:0]

VMIDMT_NSGFSR ADDRESS 0x0448 RW
VMIDMT_NSGFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        SMCF BIT[2]
        USF BIT[1]

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[26:24]
        SSDINDEX BIT[18:16]
        STREAMINDEX BIT[2:0]

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x000000FF
        RWE BIT[7:0]

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
        RWE BIT[7:0]

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
        CLKONOFFE BIT[2]
        BPMSACFG BIT[1]
        BPSMSACFG BIT[0]

VMIDMT_S2VRn(n):(0)-(7) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
        TRANSIENTCFG BIT[29:28]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR BIT[14:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        VMID BIT[4:0]

VMIDMT_AS2VRn(n):(0)-(7) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
        RCNSH BIT[30]
        RCISH BIT[29]
        RCOSH BIT[28]
        REQPRIORITYCFG BIT[4]
        REQPRIORITY BIT[1:0]

VMIDMT_SMRn(n):(0)-(7) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
        VALID BIT[31]
        MASK BIT[18:16]
        ID BIT[2:0]

ebi2cr MODULE OFFSET=QPIC_QPIC+0x00020000 MAX=QPIC_QPIC+0x00027FFF APRE=QPIC_ APOST= SPRE=QPIC_ SPOST= FPRE=QPIC_ FPOST= BPRE=QPIC_ BPOST= ABPRE=QPIC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.QPIC_QPIC.EBI2CR
EBI2_CHIP_SELECT_CFG0 ADDRESS 0x6000 RW
EBI2_CHIP_SELECT_CFG0 RESET_VALUE 0x00000801
        LCD_EN_CFG BIT[15]
                DISABLE VALUE 0x0
                LCD_EN VALUE 0x1
        LCD_CS_CFG BIT[14]
                DISABLE VALUE 0x0
                LCD_CS VALUE 0x1
        NAND_CS_CFG BIT[13]
                DISABLE VALUE 0x0
                NAND_CS VALUE 0x1
        CS7_CFG BIT[12]
                DISABLE VALUE 0x0
                GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
        CS6_CFG BIT[11]
                DISABLE VALUE 0x0
                GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
        ETM_CS_CFG BIT[10]
                DISABLE VALUE 0x0
                GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
        CS5_CFG BIT[9:8]
                DISABLE VALUE 0x0
                LCD_DEVICE_CONNECTED VALUE 0x1
                LCD_DEVICE_CHIP_ENABLE VALUE 0x2
                GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x3
        CS4_CFG BIT[7:6]
                DISABLE VALUE 0x0
                LCD_DEVICE_CONNECTED VALUE 0x1
                RESERVED VALUE 0x2
                GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x3
        CS3_CFG BIT[5]
                DISABLE VALUE 0x0
                GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
        CS2_CFG BIT[4]
                DISABLE VALUE 0x0
                GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
        CS1_CFG BIT[3:2]
                DISABLE VALUE 0x0
                SERIAL_FLASH_DEVICE VALUE 0x1
                GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x2
                RESERVED VALUE 0x3
        CS0_CFG BIT[1:0]
                DISABLE VALUE 0x0
                SERIAL_FLASH_DEVICE VALUE 0x1
                GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x2
                RESERVED VALUE 0x3

EBI2_CFG ADDRESS 0x7004 RW
EBI2_CFG RESET_VALUE 0x04014000
        DISABLE_SECOND_NAND_CONTROLER BIT[27]
        DRIVE_OE_EN BIT[26]
                OUTPUT_ENABLE_ASSERTED_ONLY_DURING_WRITES VALUE 0x0
                OUTPUT_ENABLE_ASSERTED_ALL_THE_TIME_EXCEPT_DURING_READ_DATA_TRANSFER VALUE 0x1
        WAIT_N_PGM_DLY_ENA BIT[23]
        WAIT_N_PGM_DLY_SEL BIT[22:18]
        EBI2_XMEMC_RECOVERY BIT[17:16]
        FORCE_IE_HIGH BIT[15]
        FBCLK_PAD_FB_ENA BIT[14]
        FBCLK_PGM_DLY_ENA BIT[13]
        FBCLK_PGM_DLY_SEL BIT[12:8]
        BUSY_01_SEL BIT[7]
        PGM_DLY_ENA BIT[5]
        PGM_DLY_SEL BIT[4:0]

EBI2_ARBITER_CFG ADDRESS 0x7030 RW
EBI2_ARBITER_CFG RESET_VALUE 0x00000039
        NANDC_CFG_PRIORITY BIT[7:6]
                LOWEST_PRIORITY VALUE 0x0
                HIGHEST_PRIORITY VALUE 0x1
                SECOND_HIGHEST_PRIORITY VALUE 0x2
                THIRD_HIGHEST_PRIORITY VALUE 0x3
        XMEMC_PRIORITY BIT[5:4]
                LOWEST_PRIORITY VALUE 0x0
                HIGHEST_PRIORITY VALUE 0x1
                SECOND_HIGHEST_PRIORITY VALUE 0x2
                THIRD_HIGHEST_PRIORITY VALUE 0x3
        NANDC_PRIORITY BIT[3:2]
                LOWEST_PRIORITY VALUE 0x0
                HIGHEST_PRIORITY VALUE 0x1
                SECOND_HIGHEST_PRIORITY VALUE 0x2
                THIRD_HIGHEST_PRIORITY VALUE 0x3
        LCDC_PRIORITY BIT[1:0]
                LOWEST_PRIORITY VALUE 0x0
                HIGHEST_PRIORITY VALUE 0x1
                SECOND_HIGHEST_PRIORITY VALUE 0x2
                THIRD_HIGHEST_PRIORITY VALUE 0x3

EBI2_DEBUG_REG_LSB ADDRESS 0x4048 R
EBI2_DEBUG_REG_LSB RESET_VALUE 0x00000000
        DEBUG_REG BIT[31:0]

EBI2_DEBUG_REG_MSB ADDRESS 0x404C R
EBI2_DEBUG_REG_MSB RESET_VALUE 0x00000000
        DEBUG_REG BIT[31:0]

EBI2_DEBUG_SEL ADDRESS 0x4050 RW
EBI2_DEBUG_SEL RESET_VALUE 0x00000000
        QPIC_TEST_BUS_SUB_CORES_SEL BIT[12:10]
                QPIC_TEST_BUS VALUE 0x0
                CFG_BRDG_SLV VALUE 0x1
                CFG_BRDG_MST VALUE 0x2
                DAT_BRDG_SLV VALUE 0x5
                DAT_BRDG_MST VALUE 0x6
                BAM_TEST_BUS VALUE 0x7
        DEBUG_BUS_EN BIT[9]
                DEBUG_BUS_DISABLED VALUE 0x0
                DEBUG_BUS_ENABLED VALUE 0x1
        DEBUG_BUS_UPPER_SEL BIT[8]
                SELECT_EBI2_DEBUG_BUS_LOWER_32_BIT_31_0 VALUE 0x0
                SELECT_EBI2_DEBUG_BUS_UPPER_32_BIT_63_32 VALUE 0x1
        QPIC_TEST_BUS_SEL BIT[3:0]
                NONE VALUE 0x0
                ARBITER VALUE 0x1
                REG_IF VALUE 0x2
                XMEMC VALUE 0x3
                AHB_IF VALUE 0x4
                LCDC VALUE 0x5
                DECODER VALUE 0x6
                NANDC VALUE 0x7

EBI2_CRC_CFG ADDRESS 0x6054 RW
EBI2_CRC_CFG RESET_VALUE 0x00000000
        EBI2_CRC_MODE BIT[17]
        EBI2_LD_SEED BIT[16]
        EBI2_RANDM_SEED BIT[15:0]

EBI2_CRC_REMINDER_CFG ADDRESS 0x6058 R
EBI2_CRC_REMINDER_CFG RESET_VALUE 0x00000000
        EBI2_CRC_REMINDER BIT[15:0]

EBI2_NAND_ADM_MUX ADDRESS 0x605C RW
EBI2_NAND_ADM_MUX RESET_VALUE 0x00000FC0
        CH1_CMD_ACK_MASK BIT[11]
        CH1_DATA_ACK_MASK BIT[10]
        CH1_CMD_REQ_MASK BIT[9]
        CH1_DATA_REQ_MASK BIT[8]
        CH1_OP_DONE_IRQ_MASK BIT[7]
        CH1_WR_ER_DONE_IRQ_MASK BIT[6]
        CH0_CMD_ACK_MASK BIT[5]
        CH0_DATA_ACK_MASK BIT[4]
        CH0_CMD_REQ_MASK BIT[3]
        CH0_DATA_REQ_MASK BIT[2]
        CH0_OP_DONE_IRQ_MASK BIT[1]
        CH0_WR_ER_DONE_IRQ_MASK BIT[0]

EBI2_CLKON_CFG ADDRESS 0x7068 RW
EBI2_CLKON_CFG RESET_VALUE 0x00000000
        GATE_ENA BIT[31]
        GATED_CLK_SEL BIT[30]
        PIPE_AHB_ACC BIT[29]
        IGN_AHB_HRDYIN BIT[28]
        UNUSED_27_24 BIT[27:24]
        CD_IVAL BIT[23:16]
        CH_IVAL BIT[15:0]

EBI2_CORE_CLKON_CFG ADDRESS 0x706C RW
EBI2_CORE_CLKON_CFG RESET_VALUE 0x00000000
        GATE_NAND_ENA BIT[31]
        GATE_XMEM_ENA BIT[30]
        GATE_LCD_ENA BIT[29]
        UNUSED_28_12 BIT[28:12]
        NAND_CH_IVAL BIT[11:8]
        XMEM_CH_IVAL BIT[7:4]
        LCD_CH_IVAL BIT[3:0]

QPIC_LCDC_CTRL ADDRESS 0x2000 RW
QPIC_LCDC_CTRL RESET_VALUE 0xC0FA3C44
        BACKPRESSURE_N_POLARITY BIT[31]
        EOF_ACTIVE_EDGE BIT[30]
        SEND_RAW_VSYNC BIT[29]
        DEVICE_RESET_POLARITY BIT[28]
        DIRECT_SW_DEVICE_RESET BIT[27]
        MDP_EN BIT[26]
        LCD_DEVICE_RESET_NUM_OF_CYCLES BIT[25:14]
        LCD_VSYNC_HIGH_NUM_OF_CYCLES BIT[13:9]
        LCD_EN BIT[8]
        LCD_FIFO_RDY_IRQ_THRESH BIT[7:3]
        LCD_VSYNC_ACTIVE_HIGH BIT[2]
        LCD_BAM_MODE BIT[1]
        LCD_WAIT_FOR_VSYNC BIT[0]

LCDC_VERSION ADDRESS 0x2004 R
LCDC_VERSION RESET_VALUE 0x10020014
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

QPIC_LCDC_IRQ_EN ADDRESS 0x2008 RW
QPIC_LCDC_IRQ_EN RESET_VALUE 0x00000000
        FIFO_EMPTY_IRQ_EN BIT[4]
        FIFO_FULL_IRQ_EN BIT[3]
        DATA_EOF_IRQ_EN BIT[2]
        FIFO_RDY_IRQ_EN BIT[1]
        VSYNC_IRQ_EN BIT[0]

QPIC_LCDC_IRQ_STTS ADDRESS 0x200C R
QPIC_LCDC_IRQ_STTS RESET_VALUE 0x0000001A
        FIFO_EMPTY_IRQ_STTS BIT[4]
        FIFO_FULL_IRQ_STTS BIT[3]
        DATA_EOF_IRQ_STTS BIT[2]
        FIFO_RDY_IRQ_STTS BIT[1]
        VSYNC_IRQ_STTS BIT[0]

QPIC_LCDC_IRQ_CLR ADDRESS 0x2010 W
QPIC_LCDC_IRQ_CLR RESET_VALUE 0x00000000
        FIFO_EMPTY_IRQ_CLR BIT[4]
        FIFO_FULL_IRQ_CLR BIT[3]
        DATA_EOF_IRQ_CLR BIT[2]
        FIFO_RDY_IRQ_CLR BIT[1]
        VSYNC_IRQ_CLR BIT[0]

QPIC_LCDC_STTS ADDRESS 0x2014 R
QPIC_LCDC_STTS RESET_VALUE 0x00000140
        LCDC_PRESENT_STATE BIT[16:13]
        LCDC_AHBM_PRESENT_STATE BIT[12:9]
        SW_RESET_DONE_SYNC BIT[8]
        LCD_FIFO_FULL BIT[7]
        LCD_FIFO_EMPTY BIT[6]
        LCD_FIFO_FULLNESS BIT[5:0]

QPIC_LCDC_CMD_DATA_CYCLE_CNT ADDRESS 0x2018 RW
QPIC_LCDC_CMD_DATA_CYCLE_CNT RESET_VALUE 0x00000000
        DATA_CYCLE_CNT BIT[2:0]

QPIC_LCDC_CFG0 ADDRESS 0x2020 RW
QPIC_LCDC_CFG0 RESET_VALUE 0x08821104
        CMD_BUS_ALIGNMENT BIT[31:30]
                PADS_7_TO_0 VALUE 0x0
                PADS_8_TO_1 VALUE 0x1
                PADS_17_TO_10 VALUE 0x2
        ADDR_CS_SETUP BIT[29:25]
        WR_ACTIVE BIT[24:20]
        WR_CS_HOLD BIT[19:15]
        CS_WR_RD_SETUP BIT[14:10]
        RD_ACTIVE BIT[9:5]
        RD_CS_HOLD BIT[4:0]

QPIC_LCDC_CFG1 ADDRESS 0x2024 RW
QPIC_LCDC_CFG1 RESET_VALUE 0x40000000
        LCD_RECOV_CYCLES BIT[31:27]

QPIC_LCDC_CFG2 ADDRESS 0x2028 RW
QPIC_LCDC_CFG2 RESET_VALUE 0x005E102C
        TRANSPARENT_MODE BIT[24]
        SUB_OPTION_FOR_BPP BIT[23:22]
                NON_COMBINED_PIXELS VALUE 0x0
                COMBINED_PIXELS VALUE 0x1
        OUTPUT_NUM_OF_BIT_PER_PIXEL BIT[21:19]
                OUTPUT_8_BPP VALUE 0x0
                OUTPUT_12_BPP VALUE 0x1
                OUTPUT_16_BPP VALUE 0x2
                OUTPUT_18_BPP VALUE 0x3
                OUTPUT_24_BPP VALUE 0x4
        WRX_POLARITY BIT[18]
        RDX_POLARITY BIT[17]
        DATA_IF_WIDTH BIT[15:12]
                IF_8_PINS VALUE 0x0
                IF_9_PINS VALUE 0x1
                IF_16_PINS VALUE 0x2
                IF_18_PINS VALUE 0x3
        INPUT_PIXEL_ENC_MODE BIT[11:8]
                RGB565 VALUE 0x0
                BGRX VALUE 0x1
                XRGB VALUE 0x2
        FRAME_BUFFER_ADDRESS BIT[7:0]

QPIC_LCDC_RESET ADDRESS 0x202C W
QPIC_LCDC_RESET RESET_VALUE 0x00000000
        LCD_RESET BIT[0]

QPIC_LCD_DEVICE_RESET ADDRESS 0x2030 W
QPIC_LCD_DEVICE_RESET RESET_VALUE 0x00000000
        LCD_DEVICE_RESET BIT[0]

QPIC_LCDC_FIFO_SOF ADDRESS 0x2100 W
QPIC_LCDC_FIFO_SOF RESET_VALUE 0x00000000
        LCD_FIFO_SOF BIT[0]

QPIC_LCDC_FIFO_DATA_PORTn(n):(0)-(15) ARRAY 0x00002140+0x4*n
QPIC_LCDC_FIFO_DATA_PORT0 ADDRESS 0x2140 W
QPIC_LCDC_FIFO_DATA_PORT0 RESET_VALUE 0x00000000
        LCD_FIFO_WRITE_PORT BIT[31:0]

QPIC_LCDC_FIFO_EOF ADDRESS 0x2180 W
QPIC_LCDC_FIFO_EOF RESET_VALUE 0x00000000
        LCD_FIFO_EOF BIT[0]

LCD_DEVICE_CMDn(n):(0)-(255) ARRAY 0x00003000+0x4*n
LCD_DEVICE_CMD0 ADDRESS 0x3000 RW
LCD_DEVICE_CMD0 RESET_VALUE 0x00000000
        CMD_ARGUMENT BIT[31:0]

QPIC_VERSION ADDRESS 0x4100 R
QPIC_VERSION RESET_VALUE 0x10050014
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

QPIC_CTRL ADDRESS 0x7104 W
QPIC_CTRL RESET_VALUE 0x00000000
        QPIC_SW_RESET BIT[0]
                NO_RESET VALUE 0x0
                RESET VALUE 0x1

QPIC_HW_INFO ADDRESS 0x4108 R
QPIC_HW_INFO RESET_VALUE 0xC0000652
        QPIC_LCD_PRESENT BIT[31]
        QPIC_NAND_PRESENT BIT[30]
        QPIC_LCD_PIPE BIT[11:8]
        QPIC_NAND_CPU2_PIPE BIT[7:4]
        QPIC_NAND_CPU1_PIPE BIT[3:0]

QPIC_REG_PERMISSION ADDRESS 0x510C RW
QPIC_REG_PERMISSION RESET_VALUE 0x000003F7
        QPICREG_GROUP_5_WRITE BIT[9]
        QPICREG_GROUP_5_READ BIT[8]
        QPICREG_GROUP_4_WRITE BIT[7]
        QPICREG_GROUP_4_READ BIT[6]
        QPICREG_GROUP_3_WRITE BIT[5]
        QPICREG_GROUP_3_READ BIT[4]
        QPICREG_GROUP_2_WRITE BIT[3]
        QPICREG_GROUP_2_READ BIT[2]
        QPICREG_GROUP_1_WRITE BIT[1]
        QPICREG_GROUP_1_READ BIT[0]

QPIC_DEBUG ADDRESS 0x5110 W
QPIC_DEBUG RESET_VALUE 0x00000000
        BAM_LITE_HREADY_CHICKEN BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        QPIC_HREADY_CHICKEN BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        EN_MASK BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

QPIC_HW_GENERICS ADDRESS 0x4114 R
QPIC_HW_GENERICS RESET_VALUE 0x00000000
        USE_NANDC BIT[7]
        USE_LCDC BIT[6]
        USE_XMEMC BIT[5]
        LCDC_TX_PIPE_NUM BIT[4:0]

ebi2nd MODULE OFFSET=QPIC_QPIC+0x00030000 MAX=QPIC_QPIC+0x0003FFFF APRE=QPIC_ APOST= SPRE=QPIC_ SPOST= FPRE=QPIC_ FPOST= BPRE=QPIC_ BPOST= ABPRE=QPIC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.QPIC_QPIC.EBI2ND
NAND_FLASH_CMD ADDRESS 0x0000 RW
NAND_FLASH_CMD RESET_VALUE 0x00080000
        READ_CACHE_LAST BIT[26]
        READ_CACHE_SEQ BIT[25]
        EN_READ_CACHE_NEXT_CMD BIT[24]
        EN_PROGRAM_PAGE_CACHE_NEXT_CMD BIT[20]
        EXTENDED_FETCH_ID BIT[19]
        ONE_NAND_INTR_STATUS BIT[18]
        ONE_NAND_HOST_CFG BIT[17]
        AUTO_DETECT_DATA_XFR_SIZE BIT[16:7]
        AUTO_DETECT BIT[6]
        LAST_PAGE BIT[5]
        PAGE_ACC BIT[4]
                NON_PAGE_ACCESS_COMMAND VALUE 0x0
                PAGE_ACCESS_COMMAND VALUE 0x1
        OP_CMD BIT[3:0]
                RESERVED_0 VALUE 0x0
                ABORT_TRANSACTION VALUE 0x1
                PAGE_READ VALUE 0x2
                PAGE_READ_WITH_ECC VALUE 0x3
                PAGE_READ_WITH_ECC_SPARE VALUE 0x4
                RESERVED_5 VALUE 0x5
                PROGRAM_PAGE VALUE 0x6
                PAGE_PROGRAM_WITH_ECC VALUE 0x7
                RESERVED_8 VALUE 0x8
                PROGRAM_PAGE_WITH_SPARE VALUE 0x9
                BLOCK_ERASE VALUE 0xA
                FETCH_ID VALUE 0xB
                CHECK_STATUS VALUE 0xC
                RESET_NAND_FLASH_DEVICE_OR_ONENAND_REGISTER_WRITE VALUE 0xD
                RESERVED_E VALUE 0xE
                RESERVED_F VALUE 0xF

NAND_ADDR0 ADDRESS 0x0004 RW
NAND_ADDR0 RESET_VALUE 0x00000000
        DEV_ADDR0 BIT[31:0]

NAND_ADDR1 ADDRESS 0x0008 RW
NAND_ADDR1 RESET_VALUE 0x00000000
        DEV_ADDR1 BIT[31:0]

NAND_FLASH_CHIP_SELECT ADDRESS 0x000C RW
NAND_FLASH_CHIP_SELECT RESET_VALUE 0x00000000
        RESET_XFR_STEP_LOAD_DONE_STATUS BIT[6]
        XFR_STEP2_SAFE_REG_EN BIT[5]
                DYNAMICALLY_CHANGING_THE_XFR_STEP2_IS_ENABLED VALUE 0x1
        ONE_NAND_EN BIT[3]
        DM_EN BIT[2]
        PARTIAL_XFR BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        NAND_DEV_SEL BIT[0]
                NAND_CS0_IS_SELECTED VALUE 0x0
                NAND_CS1_IS_SELECTED VALUE 0x1

NANDC_EXEC_CMD ADDRESS 0x0010 RW
NANDC_EXEC_CMD RESET_VALUE 0x00000000
        EXEC_CMD BIT[0]
                EXECUTE_THE_COMMAND VALUE 0x1

NAND_FLASH_STATUS ADDRESS 0x0014 RW
NAND_FLASH_STATUS RESET_VALUE 0x00000020
        DEV_STATUS BIT[31:16]
        CODEWORD_CNTR BIT[15:12]
        FIELD_2KBYTE_DEVICE BIT[11]
                NOT_A_2K_BYTE_PAGE_DEVICE VALUE 0x0
                ENUM_2K_BYTE_PAGE_DEVICE VALUE 0x1
        FIELD_512BYTE_DEVICE BIT[10]
                NOT_A_512_BYTE_PAGE_DEVICE VALUE 0x0
                ENUM_512_BYTE_PAGE_DEVICE VALUE 0x1
        AUTO_DETECT_DONE BIT[9]
        MPU_ERROR BIT[8]
                NO_ERROR VALUE 0x0
                MPU_ERROR_FOR_THE_ACCESS VALUE 0x1
        PROG_ERASE_OP_RESULT BIT[7]
        NANDC_TIMEOUT_ERR BIT[6]
                NO_ERROR VALUE 0x0
                ERROR VALUE 0x1
        READY_BSY_N BIT[5]
                EXTERNAL_FLASH_IS_BUSY VALUE 0x0
                EXTERNAL_FLASH_IS_READY VALUE 0x1
        OP_ERR BIT[4]
        OPER_STATUS BIT[3:0]
                IDLE_STATE VALUE 0x0
                ABORT_TRANSACTION VALUE 0x1
                PAGE_READ VALUE 0x2
                PAGE_READ_WITH_ECC VALUE 0x3
                PAGE_READ_WITH_ECC_AND_SPARE_DATA VALUE 0x4
                SEQUENTIAL_PAGE_READ VALUE 0x5
                PROGRAM_PAGE VALUE 0x6
                PROGRAM_PAGE_WITH_ECC VALUE 0x7
                RESERVED_PROGRAMMING VALUE 0x8
                PROGRAM_PAGE_WITH_SPARE VALUE 0x9
                BLOCK_ERASE VALUE 0xA
                FETCH_ID VALUE 0xB
                CHECK_STATUS VALUE 0xC
                RESET_FLASH_DEVICE VALUE 0xD

NANDC_BUFFER_STATUS ADDRESS 0x0018 RW
NANDC_BUFFER_STATUS RESET_VALUE 0x00000000
        BAD_BLOCK_STATUS BIT[31:16]
        XFR_STEP2_REG_UPDATE_DONE BIT[9]
        UNCORRECTABLE BIT[8]
        NUM_ERRORS BIT[4:0]

NAND_DEV0_CFG0 ADDRESS 0x0020 RW
NAND_DEV0_CFG0 RESET_VALUE 0x2AD40000
        SET_RD_MODE_AFTER_STATUS BIT[31]
        STATUS_BFR_READ BIT[30]
        NUM_ADDR_CYCLES BIT[29:27]
                NO_ADDRESS_CYCLES VALUE 0x0
        SPARE_SIZE_BYTES BIT[26:23]
        ECC_PARITY_SIZE_BYTES BIT[22:19]
        UD_SIZE_BYTES BIT[18:9]
        CW_PER_PAGE BIT[8:6]
                ENUM_1_CODEWORD_PER_PAGE VALUE 0x0
                ENUM_2_CODEWORDS_PER_PAGE VALUE 0x1
                ENUM_3_CODEWORDS_PER_PAGE VALUE 0x2
                ENUM_4_CODEWORDS_PER_PAGE VALUE 0x3
                ENUM_5_CODEWORDS_PER_PAGE VALUE 0x4
                ENUM_6_CODEWORDS_PER_PAGE VALUE 0x5
                ENUM_7_CODEWORDS_PER_PAGE VALUE 0x6
                ENUM_8_CODEWORDS_PER_PAGE VALUE 0x7
        MSB_CW_PER_PAGE BIT[5]
        DISABLE_STATUS_AFTER_WRITE BIT[4]
        BUSY_TIMEOUT_ERROR_SELECT BIT[3:0]
                ENUM_16_MS VALUE 0x0
                ENUM_32_MS VALUE 0x1
                ENUM_64_MS VALUE 0x2
                ENUM_128_MS VALUE 0x3
                ENUM_256_MS VALUE 0x4
                ENUM_512_MS VALUE 0x5
                ENUM_1_SEC VALUE 0x6
                ENUM_2_SEC VALUE 0x7
                ENUM_1_MS VALUE 0x8

NAND_DEV1_CFG0 ADDRESS 0x0030 RW
NAND_DEV1_CFG0 RESET_VALUE 0x2AD40000
        SET_RD_MODE_AFTER_STATUS BIT[31]
        STATUS_BFR_READ BIT[30]
        NUM_ADDR_CYCLES BIT[29:27]
                NO_ADDRESS_CYCLES VALUE 0x0
        SPARE_SIZE_BYTES BIT[26:23]
        ECC_PARITY_SIZE_BYTES BIT[22:19]
        UD_SIZE_BYTES BIT[18:9]
        CW_PER_PAGE BIT[8:6]
                ENUM_1_CODEWORD_PER_PAGE VALUE 0x0
                ENUM_2_CODEWORDS_PER_PAGE VALUE 0x1
                ENUM_3_CODEWORDS_PER_PAGE VALUE 0x2
                ENUM_4_CODEWORDS_PER_PAGE VALUE 0x3
                ENUM_5_CODEWORDS_PER_PAGE VALUE 0x4
                ENUM_6_CODEWORDS_PER_PAGE VALUE 0x5
                ENUM_7_CODEWORDS_PER_PAGE VALUE 0x6
                ENUM_8_CODEWORDS_PER_PAGE VALUE 0x7
        MSB_CW_PER_PAGE BIT[5]
        DISABLE_STATUS_AFTER_WRITE BIT[4]
        BUSY_TIMEOUT_ERROR_SELECT BIT[3:0]
                ENUM_16_MS VALUE 0x0
                ENUM_32_MS VALUE 0x1
                ENUM_64_MS VALUE 0x2
                ENUM_128_MS VALUE 0x3
                ENUM_256_MS VALUE 0x4
                ENUM_512_MS VALUE 0x5
                ENUM_1_SEC VALUE 0x6
                ENUM_2_SEC VALUE 0x7
                ENUM_1_MS VALUE 0x8

NAND_DEVn_CFG1(n):(0)-(1) ARRAY 0x00000024+0x10*n
NAND_DEV0_CFG1 ADDRESS 0x0024 RW
NAND_DEV0_CFG1 RESET_VALUE 0x0821019D
        ECC_MODE BIT[29:28]
        ENABLE_BCH_ECC BIT[27]
        DISABLE_ECC_RESET_AFTER_OPDONE BIT[25]
        ECC_DECODER_CGC_EN BIT[24]
        ECC_ENCODER_CGC_EN BIT[23]
        WR_RD_BSY_GAP BIT[22:17]
                ENUM_2_CLOCK_CYCLE_GAP VALUE 0x00
                ENUM_4_CLOCK_CYCLES_GAP VALUE 0x01
                ENUM_6_CLOCK_CYCLES_GAP VALUE 0x02
                ENUM_8_CLOCK_CYCLES_GAP VALUE 0x03
                ENUM_10_CLOCK_CYCLES_GAP VALUE 0x04
                ENUM_128_CLOCK_CYCLES_GAP VALUE 0x3F
        BAD_BLOCK_IN_SPARE_AREA BIT[16]
                IN_USER_DATA_AREA VALUE 0x0
                IN_SPARE_AREA VALUE 0x1
        BAD_BLOCK_BYTE_NUM BIT[15:6]
        CS_ACTIVE_BSY BIT[5]
                ALLOW_CS_DE_ASSERTION VALUE 0x0
                ASSERT_CS_DURING_BUSY VALUE 0x1
        NAND_RECOVERY_CYCLES BIT[4:2]
                ENUM_1_RECOVERY_CYCLE VALUE 0x0
                ENUM_2_RECOVERY_CYCLES VALUE 0x1
                ENUM_3_RECOVERY_CYCLES VALUE 0x2
                ENUM_8_RECOVERY_CYCLES VALUE 0x7
        WIDE_FLASH BIT[1]
                ENUM_8_BIT_DATA_BUS VALUE 0x0
                ENUM_16_BIT_DATA_BUS VALUE 0x1
        ECC_DISABLE BIT[0]

NAND_DEV0_ECC_CFG ADDRESS 0x0028 RW
NAND_DEV0_ECC_CFG RESET_VALUE 0x02000701
        ECC_FORCE_CLK_OPEN BIT[30]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ECC_DEC_CLK_SHUTDOWN BIT[29]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ECC_ENC_CLK_SHUTDOWN BIT[28]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ECC_NUM_DATA_BYTES BIT[25:16]
                ENUM_512_BYTES VALUE 0x200
                ENUM_516_BYTES VALUE 0x204
                ENUM_517_BYTES VALUE 0x205
        ECC_PARITY_SIZE_BYTES BIT[12:8]
                ENUM_7_BYTES VALUE 0x07
                ENUM_8_BYTES VALUE 0x08
                ENUM_13_BYTES VALUE 0x0D
                ENUM_14_BYTES VALUE 0x0E
                ENUM_20_BYTES VALUE 0x14
                ENUM_26_BYTES VALUE 0x1A
        ECC_MODE BIT[5:4]
                ENUM_7_BIT_ECC VALUE 0x0
                ENUM_8_BIT_ECC VALUE 0x1
                ENUM_12_BIT_ECC VALUE 0x2
                ENUM_16_BIT_ECC VALUE 0x3
        ECC_SW_RESET BIT[1]
                OP_MODE VALUE 0x0
                RESET VALUE 0x1
        ECC_DISABLE BIT[0]
                ECC_ENABLED VALUE 0x0
                ECC_DISABLED VALUE 0x1

NAND_DEV1_ECC_CFG ADDRESS 0x602C RW
NAND_DEV1_ECC_CFG RESET_VALUE 0x02000701
        ECC_FORCE_CLK_OPEN BIT[30]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ECC_DEC_CLK_SHUTDOWN BIT[29]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ECC_ENC_CLK_SHUTDOWN BIT[28]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ECC_NUM_DATA_BYTES BIT[25:16]
                ENUM_512_BYTES VALUE 0x200
                ENUM_516_BYTES VALUE 0x204
                ENUM_517_BYTES VALUE 0x205
        ECC_PARITY_SIZE_BYTES BIT[12:8]
                ENUM_7_BYTES VALUE 0x07
                ENUM_8_BYTES VALUE 0x08
                ENUM_13_BYTES VALUE 0x0D
                ENUM_14_BYTES VALUE 0x0E
                ENUM_20_BYTES VALUE 0x14
                ENUM_26_BYTES VALUE 0x1A
        ECC_MODE BIT[5:4]
                ENUM_7_BIT_ECC VALUE 0x0
                ENUM_8_BIT_ECC VALUE 0x1
                ENUM_12_BIT_ECC VALUE 0x2
                ENUM_16_BIT_ECC VALUE 0x3
        ECC_SW_RESET BIT[1]
                OP_MODE VALUE 0x0
                RESET VALUE 0x1
        ECC_DISABLE BIT[0]
                ECC_ENABLED VALUE 0x0
                ECC_DISABLED VALUE 0x1

NAND_FLASH_READ_ID ADDRESS 0x0040 RW
NAND_FLASH_READ_ID RESET_VALUE 0x00000000
        READ_ID BIT[31:0]

NAND_FLASH_READ_ID2 ADDRESS 0x0048 RW
NAND_FLASH_READ_ID2 RESET_VALUE 0x00000000
        READ_ID BIT[31:0]

NAND_FLASH_READ_STATUS ADDRESS 0x0044 RW
NAND_FLASH_READ_STATUS RESET_VALUE 0x00000000
        ECC_STATUS BIT[31:16]
        DEV_STATUS BIT[15:0]

NAND_FLASH_CONFIG_DATA ADDRESS 0x6050 RW
NAND_FLASH_CONFIG_DATA RESET_VALUE 0x00000000
        DATA_IN BIT[31:0]

NAND_FLASH_CONFIG ADDRESS 0x6054 RW
NAND_FLASH_CONFIG RESET_VALUE 0x00000000
        DATA_OUT BIT[31:16]
        DATA_OUT_EN BIT[13]
        DATA_IN_EN BIT[12:10]
                DONT_READ VALUE 0x0
                WRITE_NAND_FLASH_CONFIG_DATA_15_0 VALUE 0x1
                WRITE_NAND_FLASH_CONFIG_DATA_31_16 VALUE 0x2
                WRITE_NAND_FLASH_READ_STATUS_15_0 VALUE 0x3
        CS5_N BIT[9]
        CS4_N BIT[8]
        CS3_N BIT[7]
        CS2_N BIT[6]
        CS1_N BIT[5]
        CS0_N BIT[4]
        ALE BIT[3]
        CLE BIT[2]
        WE_N BIT[1]
        RE_N BIT[0]

NAND_FLASH_CONFIG_MODE ADDRESS 0x6058 RW
NAND_FLASH_CONFIG_MODE RESET_VALUE 0x00000000
        CONFIG_ACC BIT[0]

NAND_FLASH_CONFIG_STATUS ADDRESS 0x6060 RW
NAND_FLASH_CONFIG_STATUS RESET_VALUE 0x00000000
        CONFIG_MODE BIT[0]

FLASH_MACRO1_REG ADDRESS 0x6064 RW
FLASH_MACRO1_REG RESET_VALUE 0x00000000
        ADDR_BUS_HOLD_CYCLE BIT[19]
        DATA_START_ADDR BIT[15:0]

HSDDR_NAND_CFG ADDRESS 0x6068 RW
HSDDR_NAND_CFG RESET_VALUE 0x00000000
        NAND_CDC_SLAVE_OFFSET_VAL BIT[31:24]
        NAND_CDC_SLAVE_BYPASS_N BIT[23]
                BYPASS_ENABLE VALUE 0x0
                BYPASS_DISABLE VALUE 0x1
        NAND_CDC_LOAD_SLAVE BIT[22]
        NAND_CDC_SLAVE_OFFSET_SEL BIT[21]
        NANDC_CDC_GATE_LOAD_SLAVE BIT[20]
                DO_NOT_GATE_THE_AUTO_CAL_LOAD_SIGNAL_AND_LOAD_A_VALUE_WHENEVER_THE_AUTO_CAL_LOAD_IS_GENERATED_BY_THE_SDRAM_CONTROLLER VALUE 0x0
                GATE_THE_AUTO_CAL_LOAD_SIGNAL VALUE 0x1
        NANDC_CAL_VALO_DOUBLE BIT[19]
                CAL_VALO_IS_SENT_TO_SLAVE_WITHOUT_DOUBLING VALUE 0x0
                CAL_VALO_IS_DOUBLED_AND_SENT_TO_SLAVE VALUE 0x1
        FIFO_READ_LATENCY BIT[18:17]
                DEFAULT VALUE 0x0
                ENUM_6_CYCLE_LATENCY VALUE 0x1
                ENUM_7_CYCLE_LATENCY VALUE 0x2
                ENUM_8_CYCLE_LATENCY VALUE 0x3
        SEL_FDCDC BIT[16]
                FREQUENCY_INDEPENDENT_CDC VALUE 0x0
                FREQUENCY_DEPENDENT_CDC VALUE 0x1
        SEL_FICDC_MASTER BIT[15]
        SW_LOAD_SLAVE BIT[14]
        SW_CAL_VALO BIT[13:6]
        DISABLE_CLOCK_DURING_BUSY BIT[1]
                DO_NOT_DISABLE_CLOCK_DURING_BUSY VALUE 0x0
                DISABLE_CLOCK_DURING_BUSY VALUE 0x1
        HS_DDR_IF_ENABLE BIT[0]

FLASH_XFR_STEP1 ADDRESS 0x7070 RW
FLASH_XFR_STEP1 RESET_VALUE 0x20002180
        CMD_SEQ_STEP_NUMBER BIT[31:30]
                SIMPLE_STEP VALUE 0x0
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        CMD_STEP1_WAIT BIT[29:26]
        CMD_AOUT_EN BIT[25]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        CMD_DATA_EN BIT[24]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        CMD_CE_EN BIT[23]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        CMD_CLE_EN BIT[22]
                THE_LOGIC_DE_ASSERTS VALUE 0x0
                THE_LOGIC_ASSERTS VALUE 0x1
        CMD_ALE_PIN BIT[21]
                THE_LOGIC_DE_ASSERTS VALUE 0x0
                THE_LOGIC_ASSERTS VALUE 0x1
        CMD_WE_EN BIT[20]
                THE_LOGIC_DE_ASSERTS VALUE 0x0
                THE_LOGIC_ASSERTS VALUE 0x1
        CMD_RE_EN BIT[19]
                THE_LOGIC_DE_ASSERTS VALUE 0x0
                THE_LOGIC_ASSERTS VALUE 0x1
        CMD_WIDE BIT[18]
                SEND_CMD_ON_8_BIT_BUS VALUE 0x0
                SEND_CMD_ON_16_BIT_BUS VALUE 0x1
        DATA_SEQ_STEP_NUMBER BIT[15:14]
                SIMPLE_STEP VALUE 0x0
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        DATA_STEP1_WAIT BIT[13:10]
        DATA_AOUT_EN BIT[9]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        DATA_DATA_EN BIT[8]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        DATA_CE_EN BIT[7]
                DE_ASSERT_BOTH_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        DATA_CLE_EN BIT[6]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_ALE_PIN BIT[5]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WE_EN BIT[4]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_RE_EN BIT[3]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WIDE BIT[2]
                USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
                USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
        EXTA_READ_WAIT BIT[1:0]

FLASH_XFR_STEP2 ADDRESS 0x7074 RW
FLASH_XFR_STEP2 RESET_VALUE 0x21806198
        CMD_SEQ_STEP_NUMBER BIT[31:30]
                SIMPLE_STEP VALUE 0x0
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        CMD_STEP1_WAIT BIT[29:26]
        CMD_AOUT_EN BIT[25]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        CMD_DATA_EN BIT[24]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        CMD_CE_EN BIT[23]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        CMD_CLE_EN BIT[22]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_ALE_PIN BIT[21]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_WE_EN BIT[20]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_RE_EN BIT[19]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_WIDE BIT[18]
                SEND_CMD_ON_8_BIT_BUS VALUE 0x0
                SEND_CMD_ON_16_BIT_BUS VALUE 0x1
        DATA_SEQ_STEP_NUMBER BIT[15:14]
                SIMPLE_STEP VALUE 0x0
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        DATA_STEP1_WAIT BIT[13:10]
        DATA_AOUT_EN BIT[9]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        DATA_DATA_EN BIT[8]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        DATA_CE_EN BIT[7]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        DATA_CLE_EN BIT[6]
                THE_LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_ALE_PIN BIT[5]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WE_EN BIT[4]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_RE_EN BIT[3]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WIDE BIT[2]
                USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
                USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
        EXTA_READ_WAIT BIT[1:0]

FLASH_XFR_STEP3 ADDRESS 0x7078 RW
FLASH_XFR_STEP3 RESET_VALUE 0x21E0A180
        CMD_SEQ_STEP_NUMBER BIT[31:30]
                SIMPLE_STEP VALUE 0x0
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        CMD_STEP1_WAIT BIT[29:26]
        CMD_AOUT_EN BIT[25]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        CMD_DATA_EN BIT[24]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        CMD_CE_EN BIT[23]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        CMD_CLE_EN BIT[22]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_ALE_PIN BIT[21]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_WE_EN BIT[20]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_RE_EN BIT[19]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_WIDE BIT[18]
                SEND_CMD_ON_8_BIT_BUS VALUE 0x0
                SEND_CMD_ON_16_BIT_BUS VALUE 0x1
        DATA_SEQ_STEP_NUMBER BIT[15:14]
                SIMPLE_STEP VALUE 0x0
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        DATA_STEP1_WAIT BIT[13:10]
        DATA_AOUT_EN BIT[9]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        DATA_DATA_EN BIT[8]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        DATA_CE_EN BIT[7]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        DATA_CLE_EN BIT[6]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_ALE_PIN BIT[5]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WE_EN BIT[4]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_RE_EN BIT[3]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WIDE BIT[2]
                USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
                USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
        EXTA_READ_WAIT BIT[1:0]

FLASH_XFR_STEP4 ADDRESS 0x707C RW
FLASH_XFR_STEP4 RESET_VALUE 0x61F0E000
        CMD_SEQ_STEP_NUMBER BIT[31:30]
                SIMPLE_STEP VALUE 0x0
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        CMD_STEP1_WAIT BIT[29:26]
        CMD_AOUT_EN BIT[25]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        CMD_DATA_EN BIT[24]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        CMD_CE_EN BIT[23]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        CMD_CLE_EN BIT[22]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_ALE_PIN BIT[21]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_WE_EN BIT[20]
                THE_LOGIC_DE_ASSERTS VALUE 0x0
                THE_LOGIC_ASSERTS VALUE 0x1
        CMD_RE_EN BIT[19]
                THE_LOGIC_DE_ASSERTS VALUE 0x0
                THE_LOGIC_ASSERTS VALUE 0x1
        CMD_WIDE BIT[18]
                SEND_CMD_ON_8_BIT_BUS VALUE 0x0
                SEND_CMD_ON_16_BIT_BUS VALUE 0x1
        DATA_SEQ_STEP_NUMBER BIT[15:14]
                SIMPLE_STEP VALUE 0x0
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        DATA_STEP1_WAIT BIT[13:10]
        DATA_AOUT_EN BIT[9]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        DATA_DATA_EN BIT[8]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        DATA_CE_EN BIT[7]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        DATA_CLE_EN BIT[6]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_ALE_PIN BIT[5]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WE_EN BIT[4]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_RE_EN BIT[3]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WIDE BIT[2]
                USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
                USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
        EXTA_READ_WAIT BIT[1:0]

FLASH_XFR_STEP5 ADDRESS 0x7080 RW
FLASH_XFR_STEP5 RESET_VALUE 0xA1E00000
        CMD_SEQ_STEP_NUMBER BIT[31:30]
                SIMPLE_STEP VALUE 0x0
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        CMD_STEP1_WAIT BIT[29:26]
        CMD_AOUT_EN BIT[25]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        CMD_DATA_EN BIT[24]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        CMD_CE_EN BIT[23]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        CMD_CLE_EN BIT[22]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_ALE_PIN BIT[21]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_WE_EN BIT[20]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_RE_EN BIT[19]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_WIDE BIT[18]
                SEND_CMD_ON_8_BIT_BUS VALUE 0x0
                SEND_CMD_ON_16_BIT_BUS VALUE 0x1
        DATA_SEQ_STEP_NUMBER BIT[15:14]
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        DATA_STEP1_WAIT BIT[13:10]
        DATA_AOUT_EN BIT[9]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        DATA_DATA_EN BIT[8]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        DATA_CE_EN BIT[7]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        DATA_CLE_EN BIT[6]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_ALE_PIN BIT[5]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WE_EN BIT[4]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_RE_EN BIT[3]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WIDE BIT[2]
                USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
                USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
        EXTA_READ_WAIT BIT[1:0]

FLASH_XFR_STEP6 ADDRESS 0x7084 RW
FLASH_XFR_STEP6 RESET_VALUE 0x21800000
        CMD_SEQ_STEP_NUMBER BIT[31:30]
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        CMD_STEP1_WAIT BIT[29:26]
        CMD_AOUT_EN BIT[25]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        CMD_DATA_EN BIT[24]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        CMD_CE_EN BIT[23]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        CMD_CLE_EN BIT[22]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_ALE_PIN BIT[21]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_WE_EN BIT[20]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_RE_EN BIT[19]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_WIDE BIT[18]
                SEND_CMD_ON_8_BIT_BUS VALUE 0x0
                SEND_CMD_ON_16_BIT_BUS VALUE 0x1
        DATA_SEQ_STEP_NUMBER BIT[15:14]
                SIMPLE_STEP VALUE 0x0
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        DATA_STEP1_WAIT BIT[13:10]
        DATA_AOUT_EN BIT[9]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        DATA_DATA_EN BIT[8]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        DATA_CE_EN BIT[7]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        DATA_CLE_EN BIT[6]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_ALE_PIN BIT[5]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WE_EN BIT[4]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_RE_EN BIT[3]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WIDE BIT[2]
                USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
                USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
        EXTA_READ_WAIT BIT[1:0]

FLASH_XFR_STEP7 ADDRESS 0x7088 RW
FLASH_XFR_STEP7 RESET_VALUE 0xE000C000
        CMD_SEQ_STEP_NUMBER BIT[31:30]
                SIMPLE_STEP VALUE 0x0
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        CMD_STEP1_WAIT BIT[29:26]
        CMD_AOUT_EN BIT[25]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        CMD_DATA_EN BIT[24]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        CMD_CE_EN BIT[23]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        CMD_CLE_EN BIT[22]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_ALE_PIN BIT[21]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_WE_EN BIT[20]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_RE_EN BIT[19]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        CMD_WIDE BIT[18]
                SEND_CMD_ON_8_BIT_BUS VALUE 0x0
                SEND_CMD_ON_16_BIT_BUS VALUE 0x1
        DATA_SEQ_STEP_NUMBER BIT[15:14]
                LOOP_START VALUE 0x1
                LOOP_END VALUE 0x2
                LAST_STEP VALUE 0x3
        DATA_STEP1_WAIT BIT[13:10]
        DATA_AOUT_EN BIT[9]
                ADDRESS_LOGIC_DISABLED VALUE 0x0
                DRIVE_ADDRESS VALUE 0x1
        DATA_DATA_EN BIT[8]
                DISABLE_DATA_BUS VALUE 0x0
                DRIVE_DATA VALUE 0x1
        DATA_CE_EN BIT[7]
                DE_ASSERT_CHIP_SELECTS VALUE 0x0
                ASSERT_CHIP_SELECT VALUE 0x1
        DATA_CLE_EN BIT[6]
                THE_LOGIC_DE_ASSERTS VALUE 0x0
                THE_LOGIC_ASSERTS VALUE 0x1
        DATA_ALE_PIN BIT[5]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WE_EN BIT[4]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_RE_EN BIT[3]
                LOGIC_DE_ASSERTS VALUE 0x0
                LOGIC_ASSERTS VALUE 0x1
        DATA_WIDE BIT[2]
                USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
                USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
        EXTA_READ_WAIT BIT[1:0]

NAND_GENP_REG0 ADDRESS 0x6090 RW
NAND_GENP_REG0 RESET_VALUE 0x00000000
        NAND_GENP_REG0 BIT[31:0]

NAND_GENP_REG1 ADDRESS 0x6094 RW
NAND_GENP_REG1 RESET_VALUE 0x00000000
        NAND_GENP_REG1 BIT[31:0]

NAND_GENP_REG2 ADDRESS 0x6098 RW
NAND_GENP_REG2 RESET_VALUE 0x00000000
        NAND_GENP_REG2 BIT[31:0]

NAND_GENP_REG3 ADDRESS 0x609C RW
NAND_GENP_REG3 RESET_VALUE 0x00000000
        NAND_GENP_REG3 BIT[31:0]

FLASH_DEV_CMD0 ADDRESS 0x70A0 RW
FLASH_DEV_CMD0 RESET_VALUE 0x1080D060
        WRITE_START BIT[31:24]
        WRITE_ADDR BIT[23:16]
        ERASE_START BIT[15:8]
        ERASE_ADDR BIT[7:0]

FLASH_DEV_CMD1 ADDRESS 0x70A4 RW
FLASH_DEV_CMD1 RESET_VALUE 0xF00F3000
        SEQ_READ_MODE_START BIT[31:24]
        SEQ_READ_MODE_ADDR BIT[23:16]
        READ_START BIT[15:8]
        READ_ADDR BIT[7:0]

FLASH_DEV_CMD2 ADDRESS 0x70A8 RW
FLASH_DEV_CMD2 RESET_VALUE 0xF0FF7090
        READ_STOP_CMD BIT[31:24]
        RESET_CMD BIT[23:16]
        READ_STATUS BIT[15:8]
        READ_ID BIT[7:0]

FLASH_DEV_CMD_VLD ADDRESS 0x70AC RW
FLASH_DEV_CMD_VLD RESET_VALUE 0xEC00000E
        READ_PARAMETER_PAGE_CODE BIT[31:24]
        SEQ_READ_START_VLD BIT[4]
        ERASE_START_VLD BIT[3]
        WRITE_START_VLD BIT[2]
        READ_STOP_VLD BIT[1]
        READ_START_VLD BIT[0]

NAND_ADDR2 ADDRESS 0x60C0 RW
NAND_ADDR2 RESET_VALUE 0x00000000
        DEV_ADDR2 BIT[31:0]

NAND_ADDR3 ADDRESS 0x60C4 RW
NAND_ADDR3 RESET_VALUE 0x00000000
        DEV_ADDR3 BIT[31:0]

NAND_ADDR4 ADDRESS 0x60C8 RW
NAND_ADDR4 RESET_VALUE 0x00000000
        DEV_ADDR4 BIT[31:0]

NAND_ADDR5 ADDRESS 0x60CC RW
NAND_ADDR5 RESET_VALUE 0x00000000
        DEV_ADDR5 BIT[31:0]

FLASH_DEV_CMD3 ADDRESS 0x70D0 RW
FLASH_DEV_CMD3 RESET_VALUE 0x3F310015
        READ_CACHE_LAST BIT[31:24]
        READ_CACHE_SEQ BIT[23:16]
        WRITE_START_CACHE BIT[7:0]

FLASH_DEV_CMD4 ADDRESS 0x70D4 RW
FLASH_DEV_CMD4 RESET_VALUE 0x00800000
        GP_CMD4 BIT[31:16]
        GP_CMD3 BIT[15:0]

FLASH_DEV_CMD5 ADDRESS 0x70D8 RW
FLASH_DEV_CMD5 RESET_VALUE 0x00F30094
        GP_CMD6 BIT[31:16]
        GP_CMD5 BIT[15:0]

FLASH_DEV_CMD6 ADDRESS 0x70DC RW
FLASH_DEV_CMD6 RESET_VALUE 0x000040E0
        GP_CMD8 BIT[31:16]
        GP_CMD7 BIT[15:0]

NAND_ADDR6 ADDRESS 0x60E4 RW
NAND_ADDR6 RESET_VALUE 0x00000000
        DEV_ADDR6 BIT[31:0]

NAND_ERASED_CW_DETECT_CFG ADDRESS 0x00E8 RW
NAND_ERASED_CW_DETECT_CFG RESET_VALUE 0x00000003
        N_MAX_ZEROS BIT[5:2]
        ERASED_CW_ECC_MASK BIT[1]
                NOT_MASKED VALUE 0x0
                MASKED VALUE 0x1
        AUTO_DETECT_RES BIT[0]
                ACTIVE VALUE 0x0
                RESET VALUE 0x1

NAND_ERASED_CW_DETECT_STATUS ADDRESS 0x00EC R
NAND_ERASED_CW_DETECT_STATUS RESET_VALUE 0x000000F3
        PAGE_ALL_ERASED BIT[7]
        CODEWORD_ALL_ERASED BIT[6]
        PAGE_ERASED BIT[5]
        CODEWORD_ERASED BIT[4]
        ERASED_CW_ECC_MASK BIT[1]
        AUTO_DETECT_RES BIT[0]

EBI2_ECC_BUF_CFG ADDRESS 0x00F0 RW
EBI2_ECC_BUF_CFG RESET_VALUE 0x000001FF
        NUM_STEPS BIT[9:0]

NANDC_DBG_CFG ADDRESS 0x40F4 RW
NANDC_DBG_CFG RESET_VALUE 0x00000000
        DEBUG_BUS_SELECT_EXT BIT[19:16]
                NANDC_TX0_LOW VALUE 0x0
                NANDC_TX0_HIGH VALUE 0x1
                NANDC_TX1_LOW VALUE 0x2
                NANDC_TX1_HIGH VALUE 0x3
                NANDC_RX_LOW VALUE 0x4
                NANDC_RX_HIGH VALUE 0x5
                NANDC_RAMB_LOW VALUE 0x6
                NANDC_RAMB_HIGH VALUE 0x7
        BCH_ECC_DBG_BUS_SEL BIT[10:8]
        NAND_CTRL_DBG_BUS_D31_D16_EN BIT[7]
        NAND_CTRL_DBG_BUS_D15_D0_EN BIT[6]
        NAND_CTRL_DEBUG_SWAP BIT[5]
                SWAP_DISABLED VALUE 0x0
                SWAP_ENABLED VALUE 0x1
        UPPER_WORD_SELECT BIT[4]
                LOWER_WORD_IS_SELECTED_31_0 VALUE 0x0
                UPPER_WORD_IS_SELECTED_63_32 VALUE 0x1
        DEBUG_BUS_SELECT BIT[3:0]
                NANDC_IF0 VALUE 0x0
                NANDC_IF1 VALUE 0x1
                NANDC_IF2 VALUE 0x2
                NANDC_IF3 VALUE 0x3
                NANDC_FSM0 VALUE 0x4
                NANDC_FSM1 VALUE 0x5
                NANDC_SMD_DEC VALUE 0x6
                NANDC_DM VALUE 0x7
                SFLASHC_IF0 VALUE 0x8
                SFLASHC_IF1 VALUE 0x9
                NANDC_HSDDR_DATAPATH VALUE 0xA
                BCH_ECC VALUE 0xB
                NANDC_AHBIF VALUE 0xC
                NANDC_AHB_DEC VALUE 0xD
                NANDC_REG_IF VALUE 0xE
                DEBUG_BUS_EXTENSION VALUE 0xF

NANDC_HW_PROFILE_CFG ADDRESS 0x40F8 RW
NANDC_HW_PROFILE_CFG RESET_VALUE 0x00000000
        HW_COUNTER_SELECT_4N BIT[15:12]
                TOTAL_TIME_NAND_FSM_IS_ACTIVE VALUE 0x1
                TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_READ VALUE 0x2
                TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_WRITE VALUE 0x3
                TOTAL_NUMBER_OF_READ_CODEWORDS VALUE 0x4
                TOTAL_NUMBER_OF_WRITE_CODEWORDS VALUE 0x5
                TOTAL_NUMBER_OF_ERASE_CODEWORDS VALUE 0x6
                READ_BUSY_TIME VALUE 0x7
                WRITE_BUSY_TIME VALUE 0x8
                TOTAL_BUSY_TIME VALUE 0x9
                TOTAL_ECC_TRANSFER_TIME VALUE 0xA
                TOTAL_ECC_TRASFER_TIME_FOR_A_READ VALUE 0xB
                TOTAL_ECC_TRANSFER_TIME_FOR_A_WRITE VALUE 0xC
                TOTAL_TIME_SPENT_IN_ACCESSING_THE_AHB_IF_BUT_NOT_THE_NAND_HARDWARE VALUE 0xD
                NOTING_IS_PROFILED VALUE 0xE
                NOTHING_IS_PROFILED VALUE 0xF
        HW_COUNTER_SELECT_3N BIT[11:8]
                DEFAULT VALUE 0x0
                FSM_ACT_TIME VALUE 0x1
                HW_RD_ACT_TIME VALUE 0x2
                HW_WR_ACT_TIME_TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_WRITE VALUE 0x3
                NUM_OF_RD VALUE 0x4
                NUM_OF_WR VALUE 0x5
                NUM_OF_ERASE VALUE 0x6
                RD_BUSY_TIME VALUE 0x7
                WR_BUSY_TIME VALUE 0x8
                TOT_BUSY_TIME VALUE 0x9
                TOT_ECC_TX_TIME VALUE 0xA
                TOT_ECC_TX_RD_TIME VALUE 0xB
                TOT_ECC_TX_WR_TIME VALUE 0xC
                TOT_AHB_ACC_TIME VALUE 0xD
                NOTHING0 VALUE 0xE
                NOTHING1 VALUE 0xF
        HW_COUNTER_SELECT_2N BIT[7:4]
                DEFAULT VALUE 0x0
                FSM_ACT_TIME VALUE 0x1
                HW_RD_ACT_TIME VALUE 0x2
                HW_WR_ACT_TIME VALUE 0x3
                NUM_OF_RD VALUE 0x4
                NUM_OF_WR VALUE 0x5
                NUM_OF_ERASE VALUE 0x6
                RD_BUSY_TIME VALUE 0x7
                WR_BUSY_TIME VALUE 0x8
                TOT_BUSY_TIME VALUE 0x9
                TOT_ECC_TX_TIME VALUE 0xA
                TOT_ECC_TX_RD_TIME VALUE 0xB
                TOT_ECC_TX_WR_TIME VALUE 0xC
                TOT_AHB_ACC_TIME VALUE 0xD
                NOTHING0 VALUE 0xE
                NOTHING1 VALUE 0xF
        HW_COUNTER_SELECT_1N BIT[3:0]
                TOTAL_TIME_NAND_FSM_IS_ACTIVE VALUE 0x1
                TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_READ VALUE 0x2
                TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_WRITE VALUE 0x3
                TOTAL_NUMBER_OF_READ_CODEWORDS VALUE 0x4
                TOTAL_NUMBER_OF_WRITE_CODEWORDS VALUE 0x5
                TOTAL_NUMBER_OF_ERASE_CODEWORDS VALUE 0x6
                READ_BUSY_TIME VALUE 0x7
                WRITE_BUSY_TIME VALUE 0x8
                TOTAL_BUSY_TIME VALUE 0x9
                TOTAL_ECC_TRANSFER_TIME VALUE 0xA
                TOTAL_ECC_TRASFER_TIME_FOR_A_READ VALUE 0xB
                TOTAL_ECC_TRANSFER_TIME_FOR_A_WRITE VALUE 0xC
                TOTAL_TIME_SPENT_IN_ACCESSING_THE_AHB_IF_BUT_NOT_THE_NAND_HARDWARE VALUE 0xD
                NOTING_IS_PROFILED VALUE 0xE
                NOTHING_IS_PROFILED VALUE 0xF

FLASH_BUFFn_ACC(n):(0)-(143) ARRAY 0x00000100+0x4*n
FLASH_BUFF0_ACC ADDRESS 0x0100 RW
FLASH_BUFF0_ACC RESET_VALUE 0x00000000
        BUFF_DATA BIT[31:0]

NAND_CTRL ADDRESS 0x0F00 RW
NAND_CTRL RESET_VALUE 0x00000000
        NANDC_READ_DELAY_COUNTER_VAL BIT[10:1]
        BAM_MODE_EN BIT[0]
                CPU_MODE VALUE 0x0
                BAM_MODE VALUE 0x1

NAND_STATUS ADDRESS 0x4F04 R
NAND_STATUS RESET_VALUE 0x00000000
        RX_BUF_IN_USE BIT[5:4]
                NONE VALUE 0x0
                BUFFER_0 VALUE 0x1
                BUFFER_1 VALUE 0x2
        TX_BUF_IN_USE BIT[1:0]
                NONE VALUE 0x0
                BUFFER_0 VALUE 0x1
                BUFFER_1 VALUE 0x2

NAND_VERSION ADDRESS 0x4F08 R
NAND_VERSION RESET_VALUE 0x10050014
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

NAND_MPU_BYPASS ADDRESS 0x5F44 R
NAND_MPU_BYPASS RESET_VALUE 0x00000000
        MPU_BYPASS BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

NAND_DEBUG ADDRESS 0x5F0C RW
NAND_DEBUG RESET_VALUE 0x10000000
        BAM_MODE_BIT_RESET BIT[31]
                NO_RESET VALUE 0x0
                RESET VALUE 0x1
        COMMAND_ELEMENT_REG_SECURITY BIT[29]
                SECURITY_ENABLED VALUE 0x0
                SECURITY_DISABLED VALUE 0x1
        RX_CPU_DIS_BUFFER_SECURITY BIT[28]
                SECURITY_ENABLED VALUE 0x0
                SECURITY_DISABLED VALUE 0x1
        RX_BAM_DIS_BUFFER_SECURITY BIT[27]
                SECURITY_ENABLED VALUE 0x0
                SECURITY_DISABLED VALUE 0x1
        DIS_RPP_MPU_BYPASS BIT[26]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DIS_RID_MPU_BYPASS BIT[25]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DIS_STTS_MPU_BYPASS BIT[24]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        DIS_RSTD_MPU_BYPASS BIT[23]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        BAM_MOD_SW_EXEC_EN BIT[22]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        BAM_MOD_PIPE_NUMBER BIT[21:17]
        RX_BAM_MOD_BYTES_FREE BIT[16:14]
                FREE_32_BYTES VALUE 0x0
                FREE_64_BYTES VALUE 0x1
                FREE_128_BYTES VALUE 0x2
                FREE_256_BYTES VALUE 0x3
                FREE_512_BYTES VALUE 0x4
                FREE_PIPE VALUE 0x5
        RX_BAM_MOD_SNGL_BUF BIT[13]
                USE_2_BUFFERS VALUE 0x0
                USE_1_BUFFER VALUE 0x1
        TX_BAM_MOD_PREF_FREE BIT[12:10]
                FREE_32_BYTES VALUE 0x0
                FREE_64_BYTES VALUE 0x1
                FREE_128_BYTES VALUE 0x2
                FREE_256_BYTES VALUE 0x3
                FREE_512_BYTES VALUE 0x4
                FREE_BUFFER VALUE 0x5
        TX_BAM_MOD_PREF_AVAIL BIT[9:7]
                AVAIL_32_BYTES VALUE 0x0
                AVAIL_64_BYTES VALUE 0x1
                AVAIL_128_BYTES VALUE 0x2
                AVAIL_256_BYTES VALUE 0x3
                AVAIL_512_BYTES VALUE 0x4
                AVAIL_CODEWORD VALUE 0x5
        EN_BAM_MOD_ACTV_FRST BIT[6]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        DIS_BAM_MOD_BAM_CONC BIT[5]
                ENABLED VALUE 0x0
                DISABLED VALUE 0x1
        DIS_BAM_MOD_TX_CONC BIT[4]
                ENABLED VALUE 0x0
                DISABLED VALUE 0x1
        EN_BAM_MOD_BUF_ACC BIT[3]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        EN_CPU_MOD_BUF_ACC BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        EN_BAM_MOD_REG_ACC BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        EN_CPU_MOD_REG_ACC BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

NAND_IRQ_STTS ADDRESS 0x0F10 R
NAND_IRQ_STTS RESET_VALUE 0x00000000
        ERROR BIT[2]
        WRITE_ERASE_DONE BIT[1]
        OPERATION_DONE BIT[0]

NAND_IRQ_CLR ADDRESS 0x0F14 W
NAND_IRQ_CLR RESET_VALUE 0x00000000
        ERROR BIT[2]
                NO_CHANGE VALUE 0x0
                CLEAR VALUE 0x1
        WRITE_ERASE_DONE BIT[1]
                NO_CHANGE VALUE 0x0
                CLEAR VALUE 0x1
        OPERATION_DONE BIT[0]
                NO_CHANGE VALUE 0x0
                CLEAR VALUE 0x1

NAND_IRQ_EN ADDRESS 0x0F18 RW
NAND_IRQ_EN RESET_VALUE 0x00000003
        ERROR BIT[2]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        WRITE_ERASE_DONE BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        OPERATION_DONE BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

NAND_MUTEX ADDRESS 0x0F1C RW
NAND_MUTEX RESET_VALUE 0x00000000
        MUTEX_LOCK BIT[0]
                UNLOCKED VALUE 0x0
                LOCKED VALUE 0x1

NAND_CONFIG_BITS ADDRESS 0x7F40 RW
NAND_CONFIG_BITS RESET_VALUE 0xFFFF0000
        BITS_1 BIT[31:16]
        FF_USED_FOR_ECO BIT[15]
        BITS_0 BIT[14:4]
        BIT BIT[3]
        NANDC_FSM_DIS_READ_0_LOOP_FIX BIT[2]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        NANDC_AHB_IF_HRDY_FIX2 BIT[1]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1
        NANDC_AHB_IF_HRDY_FIX1 BIT[0]
                ENABLE VALUE 0x0
                DISABLE VALUE 0x1

NAND_READ_LOCATION_n(n):(0)-(4) ARRAY 0x00000F20+0x4*n
NAND_READ_LOCATION_0 ADDRESS 0x0F20 RW
NAND_READ_LOCATION_0 RESET_VALUE 0x82000000
        LAST BIT[31]
        SIZE BIT[25:16]
        OFFSET BIT[9:0]

NAND_TEST_BUS_LSB ADDRESS 0x4F48 R
NAND_TEST_BUS_LSB RESET_VALUE 0x00000000
        TEST_BUS BIT[31:0]

NAND_TEST_BUS_MSB ADDRESS 0x4F4C R
NAND_TEST_BUS_MSB RESET_VALUE 0x00000000
        TEST_BUS BIT[31:0]

NAND_OP_DONE_CNT ADDRESS 0x5F50 RW
NAND_OP_DONE_CNT RESET_VALUE 0x00000008
        OP_DONE_DELAY BIT[15:0]

NAND_ERR_RESP_TIME_OUT ADDRESS 0x7F54 RW
NAND_ERR_RESP_TIME_OUT RESET_VALUE 0x0000FFFF
        ERR_RESP_TIME_OUT_VAL BIT[15:0]

-- LYKAN_RPM.QPIC_QPIC.EBI2ND.MPU1132_8_M39L16_AHB_40

QPIC_MPU_XPU_SCR ADDRESS 0x1000 RW
QPIC_MPU_XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

QPIC_MPU_XPU_SWDR ADDRESS 0x1004 RW
QPIC_MPU_XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

QPIC_MPU_XPU_PRTN_RACR_SSHADOW ADDRESS 0x1008 RW
QPIC_MPU_XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

QPIC_MPU_XPU_PRTN_WACR_SSHADOW ADDRESS 0x100C RW
QPIC_MPU_XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

QPIC_MPU_XPU_PRTN_START_SSHADOW0 ADDRESS 0x1010 RW
QPIC_MPU_XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:16]

QPIC_MPU_XPU_PRTN_START_SSHADOW1 ADDRESS 0x1014 RW
QPIC_MPU_XPU_PRTN_START_SSHADOW1 RESET_VALUE 0x00000000
        ADDR BIT[7:0]

QPIC_MPU_XPU_PRTN_END_SSHADOW0 ADDRESS 0x1018 RW
QPIC_MPU_XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:16]

QPIC_MPU_XPU_PRTN_END_SSHADOW1 ADDRESS 0x101C RW
QPIC_MPU_XPU_PRTN_END_SSHADOW1 RESET_VALUE 0x00000000
        ADDR BIT[7:0]

QPIC_MPU_XPU_SEAR0 ADDRESS 0x1040 R
QPIC_MPU_XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

QPIC_MPU_XPU_SEAR1 ADDRESS 0x1044 R
QPIC_MPU_XPU_SEAR1 RESET_VALUE 0x00000000
        PA BIT[7:0]

QPIC_MPU_XPU_SESR ADDRESS 0x1048 RW
QPIC_MPU_XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

QPIC_MPU_XPU_SESRRESTORE ADDRESS 0x104C RW
QPIC_MPU_XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

QPIC_MPU_XPU_SESYNR0 ADDRESS 0x1050 R
QPIC_MPU_XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

QPIC_MPU_XPU_SESYNR1 ADDRESS 0x1054 R
QPIC_MPU_XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

QPIC_MPU_XPU_SESYNR2 ADDRESS 0x1058 R
QPIC_MPU_XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

QPIC_MPU_XPU_MCR ADDRESS 0x1100 RW
QPIC_MPU_XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

QPIC_MPU_XPU_MEAR0 ADDRESS 0x1140 R
QPIC_MPU_XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

QPIC_MPU_XPU_MEAR1 ADDRESS 0x1144 R
QPIC_MPU_XPU_MEAR1 RESET_VALUE 0x00000000
        PA BIT[7:0]

QPIC_MPU_XPU_MESR ADDRESS 0x1148 RW
QPIC_MPU_XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

QPIC_MPU_XPU_MESRRESTORE ADDRESS 0x114C RW
QPIC_MPU_XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

QPIC_MPU_XPU_MESYNR0 ADDRESS 0x1150 R
QPIC_MPU_XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

QPIC_MPU_XPU_MESYNR1 ADDRESS 0x1154 R
QPIC_MPU_XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

QPIC_MPU_XPU_MESYNR2 ADDRESS 0x1158 R
QPIC_MPU_XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

QPIC_MPU_XPU_CR ADDRESS 0x1080 RW
QPIC_MPU_XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

QPIC_MPU_XPU_PRTN_RACR_SHADOW ADDRESS 0x1088 RW
QPIC_MPU_XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

QPIC_MPU_XPU_PRTN_WACR_SHADOW ADDRESS 0x108C RW
QPIC_MPU_XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

QPIC_MPU_XPU_PRTN_START_SHADOW0 ADDRESS 0x1090 RW
QPIC_MPU_XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:16]

QPIC_MPU_XPU_PRTN_START_SHADOW1 ADDRESS 0x1094 RW
QPIC_MPU_XPU_PRTN_START_SHADOW1 RESET_VALUE 0x00000000
        ADDR BIT[7:0]

QPIC_MPU_XPU_PRTN_END_SHADOW0 ADDRESS 0x1098 RW
QPIC_MPU_XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:16]

QPIC_MPU_XPU_PRTN_END_SHADOW1 ADDRESS 0x109C RW
QPIC_MPU_XPU_PRTN_END_SHADOW1 RESET_VALUE 0x00000000
        ADDR BIT[7:0]

QPIC_MPU_XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000010A0+0x4*n
QPIC_MPU_XPU_RPU_ACR0 ADDRESS 0x10A0 RW
QPIC_MPU_XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

QPIC_MPU_XPU_EAR0 ADDRESS 0x10C0 R
QPIC_MPU_XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

QPIC_MPU_XPU_EAR1 ADDRESS 0x10C4 R
QPIC_MPU_XPU_EAR1 RESET_VALUE 0x00000000
        PA BIT[7:0]

QPIC_MPU_XPU_ESR ADDRESS 0x10C8 RW
QPIC_MPU_XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

QPIC_MPU_XPU_ESRRESTORE ADDRESS 0x10CC RW
QPIC_MPU_XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

QPIC_MPU_XPU_ESYNR0 ADDRESS 0x10D0 R
QPIC_MPU_XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

QPIC_MPU_XPU_ESYNR1 ADDRESS 0x10D4 R
QPIC_MPU_XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

QPIC_MPU_XPU_ESYNR2 ADDRESS 0x10D8 R
QPIC_MPU_XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

QPIC_MPU_XPU_UMR_RACR ADDRESS 0x10E0 RW
QPIC_MPU_XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

QPIC_MPU_XPU_UMR_WACR ADDRESS 0x10E4 RW
QPIC_MPU_XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

QPIC_MPU_XPU_UMR_CNTL ADDRESS 0x10F0 RW
QPIC_MPU_XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

QPIC_MPU_XPU_IDR0 ADDRESS 0x1074 R
QPIC_MPU_XPU_IDR0 RESET_VALUE 0x27102C07
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

QPIC_MPU_XPU_IDR1 ADDRESS 0x1078 R
QPIC_MPU_XPU_IDR1 RESET_VALUE 0x270B0A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

QPIC_MPU_XPU_REV ADDRESS 0x107C R
QPIC_MPU_XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

QPIC_MPU_XPU_PRTn_RACRm(n,m):(0,0)-(7,0) ARRAY 0x00001200+0x80*n+0x4*m
QPIC_MPU_XPU_PRT0_RACR0 ADDRESS 0x1200 RW
QPIC_MPU_XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

QPIC_MPU_XPU_PRTn_WACRm(n,m):(0,0)-(7,0) ARRAY 0x00001220+0x80*n+0x4*m
QPIC_MPU_XPU_PRT0_WACR0 ADDRESS 0x1220 RW
QPIC_MPU_XPU_PRT0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

QPIC_MPU_XPU_PRTn_START0(n):(0)-(7) ARRAY 0x00001240+0x80*n
QPIC_MPU_XPU_PRT0_START0 ADDRESS 0x1240 RW
QPIC_MPU_XPU_PRT0_START0 RESET_VALUE 0xFFFF0000
        ADDR BIT[31:16]

QPIC_MPU_XPU_PRTn_START1(n):(0)-(7) ARRAY 0x00001244+0x80*n
QPIC_MPU_XPU_PRT0_START1 ADDRESS 0x1244 RW
QPIC_MPU_XPU_PRT0_START1 RESET_VALUE 0x000000FF
        ADDR BIT[7:0]

QPIC_MPU_XPU_PRTn_END0(n):(0)-(7) ARRAY 0x00001248+0x80*n
QPIC_MPU_XPU_PRT0_END0 ADDRESS 0x1248 RW
QPIC_MPU_XPU_PRT0_END0 RESET_VALUE 0xFFFF0000
        ADDR BIT[31:16]

QPIC_MPU_XPU_PRTn_END1(n):(0)-(7) ARRAY 0x0000124C+0x80*n
QPIC_MPU_XPU_PRT0_END1 ADDRESS 0x124C RW
QPIC_MPU_XPU_PRT0_END1 RESET_VALUE 0x000000FF
        ADDR BIT[7:0]

QPIC_MPU_XPU_PRTn_SCR(n):(0)-(7) ARRAY 0x00001250+0x80*n
QPIC_MPU_XPU_PRT0_SCR ADDRESS 0x1250 RW
QPIC_MPU_XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

QPIC_MPU_XPU_PRTn_MCR(n):(0)-(7) ARRAY 0x00001254+0x80*n
QPIC_MPU_XPU_PRT0_MCR ADDRESS 0x1254 RW
QPIC_MPU_XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

QPIC_MPU_XPU_PRTn_CNTL0(n):(0)-(7) ARRAY 0x00001258+0x80*n
QPIC_MPU_XPU_PRT0_CNTL0 ADDRESS 0x1258 RW
QPIC_MPU_XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

QPIC_MPU_XPU_PRTn_CNTL1(n):(0)-(7) ARRAY 0x0000125C+0x80*n
QPIC_MPU_XPU_PRT0_CNTL1 ADDRESS 0x125C W
QPIC_MPU_XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN BASE 0x67C40000 emac_0_emac_sgmii_top_wrapper_lykanaddr 31:0

emac MODULE OFFSET=EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN+0x00000000 MAX=EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN+0x0000FFFF APRE=EMAC_0_EMAC_ APOST= SPRE=EMAC_0_EMAC_ SPOST= FPRE=EMAC_0_EMAC_ FPOST= BPRE=EMAC_0_EMAC_ BPOST= ABPRE=EMAC_0_EMAC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN.EMAC
DMA_MAS_CTRL ADDRESS 0x1400 RW
DMA_MAS_CTRL RESET_VALUE 0x40010050
        DEV_ID_NUM BIT[30:24]
        DEV_REV_NUM BIT[23:16]
        INT_RD_CLR_EN BIT[14]
        SA_TIMER_EN BIT[12]
        IRQ_MODERATOR2_EN BIT[11]
        IRQ_MODERATOR_EN BIT[10]
        SW_MAN_INT_EN BIT[9]
        TIMER_EN BIT[8]
        LPW_CLK_SEL BIT[7]
        AUTO_PME_ENABLE BIT[6]
        LPW_STATE BIT[5]
        LPW_MODE BIT[4]
        SOFT_RST BIT[0]

TIMER_INIT_VALUE ADDRESS 0x1404 RW
TIMER_INIT_VALUE RESET_VALUE 0x00000000
        TIMER_INIT BIT[31:0]

IRQ_MOD_TIM_INIT ADDRESS 0x1408 RW
IRQ_MOD_TIM_INIT RESET_VALUE 0x00000000
        IRQ_MODERATOR2_INIT BIT[31:16]
        IRQ_MODERATOR_INIT BIT[15:0]

BLK_IDLE_STS ADDRESS 0x140C R
BLK_IDLE_STS RESET_VALUE 0x00000000
        DMAR_NON_IDLE BIT[5]
        DMAW_NON_IDLE BIT[4]
        TXQ_NON_IDLE BIT[3]
        RXQ_NON_IDLE BIT[2]
        TXMAC_NON_IDLE BIT[1]
        RXMAC_NON_IDLE BIT[0]

MDIO_CTRL ADDRESS 0x1414 RW
MDIO_CTRL RESET_VALUE 0x00000000
        MDIO_MODE BIT[30]
        MDIO_PR BIT[29]
        MDIO_AP_EN BIT[28]
        MDIO_BUSY BIT[27]
        MDIO_CLK_SEL BIT[26:24]
        MDIO_START BIT[23]
        SUP_PREAMBLE BIT[22]
        MDIO_RD_NWR BIT[21]
        MDIO_REG_ADDR BIT[20:16]
        MDIO_DATA BIT[15:0]

PHY_STS ADDRESS 0x1418 RW
PHY_STS RESET_VALUE 0x00000000
        PHY_ADDR BIT[20:16]
        PHY_STATUS BIT[15:0]

PHY_LINK_DELAY ADDRESS 0x141C RW
PHY_LINK_DELAY RESET_VALUE 0x00000100
        CNT BIT[31:0]

SYS_ALIV_CTRL ADDRESS 0x1434 RW
SYS_ALIV_CTRL RESET_VALUE 0x00000000
        SA_FLAG BIT[0]

MDIO_EX_CTRL ADDRESS 0x1440 RW
MDIO_EX_CTRL RESET_VALUE 0x00000000
        PRTAD BIT[25:21]
        DEVAD BIT[20:16]
        EX_REG_ADDR BIT[15:0]

MAC_CTRL ADDRESS 0x1480 RW
MAC_CTRL RESET_VALUE 0x00201CEC
        SINGLE_PAUSE_MODE BIT[28]
        DEBUG_MODE BIT[27]
        BROAD_EN BIT[26]
        MULTI_ALL BIT[25]
        RX_CHKSUM_EN BIT[24]
        HUGE BIT[23]
        MBOF BIT[22]
        SPEED BIT[21:20]
        SIMR BIT[19]
        SSTCT BIT[17]
        TPAUSE BIT[16]
        PROM_MODE BIT[15]
        VLAN_STRIP BIT[14]
        PRLEN BIT[13:10]
        HUGEN BIT[9]
        FLCHK BIT[8]
        PCRCE BIT[7]
        CRCE BIT[6]
        FULLD BIT[5]
        MAC_LP_EN BIT[4]
        RXFC BIT[3]
        TXFC BIT[2]
        RXEN BIT[1]
        TXEN BIT[0]

MAC_IPGIFG_CTRL ADDRESS 0x1484 RW
MAC_IPGIFG_CTRL RESET_VALUE 0x60405060
        PHY_1588_SP BIT[31]
        IPGR2 BIT[30:24]
        IPGR1 BIT[22:16]
        MIFG BIT[15:8]
        IPGT BIT[6:0]

MAC_STA_ADDR0 ADDRESS 0x1488 RW
MAC_STA_ADDR0 RESET_VALUE 0x00000000
        STAD_LOW BIT[31:0]

MAC_STA_ADDR1 ADDRESS 0x148C RW
MAC_STA_ADDR1 RESET_VALUE 0x00000000
        STAD_HIGH BIT[15:0]

HASH_TAB_REG0 ADDRESS 0x1490 RW
HASH_TAB_REG0 RESET_VALUE 0x00000000
        HASH_TAB_REG0 BIT[31:0]

HASH_TAB_REG1 ADDRESS 0x1494 RW
HASH_TAB_REG1 RESET_VALUE 0x00000000
        HASH_TAB_REG1 BIT[31:0]

MAC_HALF_DPLX_CTRL ADDRESS 0x1498 RW
MAC_HALF_DPLX_CTRL RESET_VALUE 0x07A1F037
        JAM_IPG BIT[27:24]
        ABEBT BIT[23:20]
        ABEBE BIT[19]
        BPNB BIT[18]
        NOBO BIT[17]
        EDXSDFR BIT[16]
        RETRY BIT[15:12]
        LCOL BIT[5:0]

MAX_FRAM_LEN_CTRL ADDRESS 0x149C RW
MAX_FRAM_LEN_CTRL RESET_VALUE 0x00000600
        MTU BIT[15:0]

WOL_CTRL0 ADDRESS 0x14A0 RW
WOL_CTRL0 RESET_VALUE 0x00000000
        PT6_MATCH BIT[30]
        PT5_MATCH BIT[29]
        PT4_MATCH BIT[28]
        PT3_MATCH BIT[27]
        PT2_MATCH BIT[26]
        PT1_MATCH BIT[25]
        PT0_MATCH BIT[24]
        PT6_EN BIT[22]
        PT5_EN BIT[21]
        PT4_EN BIT[20]
        PT3_EN BIT[19]
        PT2_EN BIT[18]
        PT1_EN BIT[17]
        PT0_EN BIT[16]
        LK_CHG_ST BIT[10]
        MG_FRAME_ST BIT[9]
        WK_FRAME_ST BIT[8]
        LK_CHG_PME BIT[5]
        LK_CHG_EN BIT[4]
        MG_FRAME_PME BIT[3]
        MG_FRAME_EN BIT[2]
        WK_FRAME_PME BIT[1]
        WK_FRAME_EN BIT[0]

WOL_CTRL1 ADDRESS 0x14A4 RW
WOL_CTRL1 RESET_VALUE 0x00000000
        PT3_LEN BIT[31:24]
        PT2_LEN BIT[23:16]
        PT1_LEN BIT[15:8]
        PT0_LEN BIT[7:0]

WOL_CTRL2 ADDRESS 0x14A8 RW
WOL_CTRL2 RESET_VALUE 0x00000000
        PT6_LEN BIT[23:16]
        PT5_LEN BIT[15:8]
        PT4_LEN BIT[7:0]

RSS_KEY0 ADDRESS 0x14B0 RW
RSS_KEY0 RESET_VALUE 0xBEAC01FA
        RSS_KEY0 BIT[31:0]

RSS_KEY1 ADDRESS 0x14B4 RW
RSS_KEY1 RESET_VALUE 0x6A42B73B
        RSS_KEY1 BIT[31:0]

RSS_KEY2 ADDRESS 0x14B8 RW
RSS_KEY2 RESET_VALUE 0x8030F20C
        RSS_KEY2 BIT[31:0]

RSS_KEY3 ADDRESS 0x14BC RW
RSS_KEY3 RESET_VALUE 0x77CB2DA3
        RSS_KEY3 BIT[31:0]

RSS_KEY4 ADDRESS 0x14C0 RW
RSS_KEY4 RESET_VALUE 0xAE7B30B4
        RSS_KEY4 BIT[31:0]

RSS_KEY5 ADDRESS 0x14C4 RW
RSS_KEY5 RESET_VALUE 0xD0CA2BCB
        RSS_KEY5 BIT[31:0]

RSS_KEY6 ADDRESS 0x14C8 RW
RSS_KEY6 RESET_VALUE 0x43A38FB0
        RSS_KEY6 BIT[31:0]

RSS_KEY7 ADDRESS 0x14CC RW
RSS_KEY7 RESET_VALUE 0x4167253D
        RSS_KEY7 BIT[31:0]

RSS_KEY8 ADDRESS 0x14D0 RW
RSS_KEY8 RESET_VALUE 0x255B0EC2
        RSS_KEY8 BIT[31:0]

RSS_KEY9 ADDRESS 0x14D4 RW
RSS_KEY9 RESET_VALUE 0x6D5A56DA
        RSS_KEY9 BIT[31:0]

H1TPD_BASE_ADDR_LO ADDRESS 0x14E0 RW
H1TPD_BASE_ADDR_LO RESET_VALUE 0x00000000
        H1TPD_BASE_ADDR_LO BIT[31:0]

H2TPD_BASE_ADDR_LO ADDRESS 0x14E4 RW
H2TPD_BASE_ADDR_LO RESET_VALUE 0x00000000
        H2TPD_BASE_ADDR_LO BIT[31:0]

H3TPD_BASE_ADDR_LO ADDRESS 0x14E8 RW
H3TPD_BASE_ADDR_LO RESET_VALUE 0x00000000
        H3TPD_BASE_ADDR_LO BIT[31:0]

INTER_SRAM_PART0 ADDRESS 0x1500 RW
INTER_SRAM_PART0 RESET_VALUE 0x07FF07E0
        RFD0_TAIL_ADDR BIT[27:16]
        RFD0_HEAD_ADDR BIT[11:0]

INTER_SRAM_PART10 ADDRESS 0x1504 RW
INTER_SRAM_PART10 RESET_VALUE 0x07DF07C0
        RFD1_TAIL_ADDR BIT[27:16]
        RFD1_HEAD_ADDR BIT[11:0]

INTER_SRAM_PART11 ADDRESS 0x1508 RW
INTER_SRAM_PART11 RESET_VALUE 0x07BF07A0
        RFD2_TAIL_ADDR BIT[27:16]
        RFD2_HEAD_ADDR BIT[11:0]

INTER_SRAM_PART12 ADDRESS 0x150C RW
INTER_SRAM_PART12 RESET_VALUE 0x079F0780
        RFD3_TAIL_ADDR BIT[27:16]
        RFD3_HEAD_ADDR BIT[11:0]

INTER_SRAM_PART1 ADDRESS 0x1510 RW
INTER_SRAM_PART1 RESET_VALUE 0x00000020
        RFD_NIC_LEN BIT[11:0]

INTER_SRAM_PART2 ADDRESS 0x1518 RW
INTER_SRAM_PART2 RESET_VALUE 0x0FDF0FC0
        TRD_TAIL_ADDR BIT[27:16]
        TRD_HEAD_ADDR BIT[11:0]

INTER_SRAM_PART3 ADDRESS 0x151C RW
INTER_SRAM_PART3 RESET_VALUE 0x00000020
        TRD_NIC_LEN BIT[11:0]

INTER_SRAM_PART4 ADDRESS 0x1520 RW
INTER_SRAM_PART4 RESET_VALUE 0x075F0000
        RXF_TAIL_ADDR BIT[27:16]
        RXF_HEAD_ADDR BIT[11:0]

INTER_SRAM_PART5 ADDRESS 0x1524 RW
INTER_SRAM_PART5 RESET_VALUE 0x00000760
        RXF_NIC_LEN BIT[11:0]

INTER_SRAM_PART6 ADDRESS 0x1528 RW
INTER_SRAM_PART6 RESET_VALUE 0x0FBF0800
        TXF_TAIL_ADDR BIT[27:16]
        TXF_HEAD_ADDR BIT[11:0]

INTER_SRAM_PART7 ADDRESS 0x152C RW
INTER_SRAM_PART7 RESET_VALUE 0x000007C0
        TXF_NIC_LEN BIT[11:0]

INTER_SRAM_PART8 ADDRESS 0x1530 RW
INTER_SRAM_PART8 RESET_VALUE 0x08000FE0
        PT_HEAD_ADDR BIT[27:16]
        HR_HEAD_ADDR BIT[11:0]

INTER_SRAM_PART9 ADDRESS 0x1534 RW
INTER_SRAM_PART9 RESET_VALUE 0x00000000
        LOAD_PTR BIT[0]

DESC_CTRL_0 ADDRESS 0x1540 RW
DESC_CTRL_0 RESET_VALUE 0x00000000
        RX_BASE_ADDR_HI BIT[31:0]

DESC_CTRL_1 ADDRESS 0x1544 RW
DESC_CTRL_1 RESET_VALUE 0x00000000
        TX_BASE_ADDR_HI BIT[31:0]

DESC_CTRL_2 ADDRESS 0x1550 RW
DESC_CTRL_2 RESET_VALUE 0x00000000
        RFD0_HEAD_ADDR_LO BIT[31:0]

DESC_CTRL_10 ADDRESS 0x1554 RW
DESC_CTRL_10 RESET_VALUE 0x00000000
        RFD1_HEAD_ADDR_LO BIT[31:0]

DESC_CTRL_12 ADDRESS 0x1558 RW
DESC_CTRL_12 RESET_VALUE 0x00000000
        RFD2_HEAD_ADDR_LO BIT[31:0]

DESC_CTRL_13 ADDRESS 0x155C RW
DESC_CTRL_13 RESET_VALUE 0x00000000
        RFD3_HEAD_ADDR_LO BIT[31:0]

DESC_CTRL_3 ADDRESS 0x1560 RW
DESC_CTRL_3 RESET_VALUE 0x00000000
        RFD_RING_SIZE BIT[11:0]

DESC_CTRL_4 ADDRESS 0x1564 RW
DESC_CTRL_4 RESET_VALUE 0x00000000
        RX_BUFFER_SIZE BIT[15:0]

DESC_CTRL_5 ADDRESS 0x1568 RW
DESC_CTRL_5 RESET_VALUE 0x00000000
        RRD0_HEAD_ADDR_LO BIT[31:0]

DESC_CTRL_14 ADDRESS 0x156C RW
DESC_CTRL_14 RESET_VALUE 0x00000000
        RRD1_HEAD_ADDR_LO BIT[31:0]

DESC_CTRL_15 ADDRESS 0x1570 RW
DESC_CTRL_15 RESET_VALUE 0x00000000
        RRD2_HEAD_ADDR_LO BIT[31:0]

DESC_CTRL_16 ADDRESS 0x1574 RW
DESC_CTRL_16 RESET_VALUE 0x00000000
        RRD3_HEAD_ADDR_LO BIT[31:0]

DESC_CTRL_6 ADDRESS 0x1578 RW
DESC_CTRL_6 RESET_VALUE 0x00000000
        RRD_RING_SIZE BIT[11:0]

DESC_CTRL_7 ADDRESS 0x157C RW
DESC_CTRL_7 RESET_VALUE 0x00000000
        HTPD_BASE_ADDR_LO BIT[31:0]

DESC_CTRL_8 ADDRESS 0x1580 RW
DESC_CTRL_8 RESET_VALUE 0x00000000
        NTPD_BASE_ADDR_LO BIT[31:0]

DESC_CTRL_9 ADDRESS 0x1584 RW
DESC_CTRL_9 RESET_VALUE 0x00000000
        TPD_RING_SIZE BIT[15:0]

DESC_CTRL_11 ADDRESS 0x1588 RW
DESC_CTRL_11 RESET_VALUE 0x00000000
        TX_DATA_HIADDR BIT[17:0]

TXQ_CTRL_0 ADDRESS 0x1590 RW
TXQ_CTRL_0 RESET_VALUE 0x01000045
        NUM_TXF_BURST_PREF BIT[31:16]
        LS_8023_SP BIT[7]
        TXQ_MODE BIT[6]
        TXQ_EN BIT[5]
        IP_OP_SP BIT[4]
        NUM_TPD_BURST_PREF BIT[3:0]

TXQ_CTRL_1 ADDRESS 0x1594 RW
TXQ_CTRL_1 RESET_VALUE 0x00000000
        JUMBO_TASK_OFFLOAD_THRESHOLD BIT[10:0]

TXQ_CTRL_2 ADDRESS 0x1598 RW
TXQ_CTRL_2 RESET_VALUE 0x02800080
        TXQ_EN_CTRL BIT[31]
        TXF_HWM BIT[27:16]
        TXF_LWM BIT[11:0]

RXQ_CTRL_0 ADDRESS 0x15A0 RW
RXQ_CTRL_0 RESET_VALUE 0x40810000
        RXQ_EN BIT[31]
        CUT_THRU_EN BIT[30]
        RSS_HASH_EN BIT[29]
        NIP_QUEUE_SEL BIT[28]
        VMQ_EN BIT[27]
        NUM_RFD_BURST_PREF BIT[25:20]
        IDT_TABLE_SIZE BIT[16:8]
        SP_IPV6 BIT[7]
        RSS_HASH_TYPE BIT[5:2]

RXQ_CTRL_1 ADDRESS 0x15A4 RW
RXQ_CTRL_1 RESET_VALUE 0x00001210
        JUMBO_1KAH BIT[15:12]
        RFD_PREF_LOW_THRESHOLD BIT[11:6]
        RFD_PREF_UP_THRESHOLD BIT[5:0]

RXQ_CTRL_2 ADDRESS 0x15A8 RW
RXQ_CTRL_2 RESET_VALUE 0x00BE0540
        RXF_DOF_THRESHOLD BIT[27:16]
        RXF_UOF_THRESHOLD BIT[11:0]

RXQ_CTRL_3 ADDRESS 0x15AC RW
RXQ_CTRL_3 RESET_VALUE 0x00000100
        RXD_TIMER BIT[31:16]
        RXD_THRESHOLD BIT[11:0]

RSS_HASH_VALUE ADDRESS 0x15B0 R
RSS_HASH_VALUE RESET_VALUE 0x00000000
        RSS_HASH_VALUE BIT[31:0]

RSS_HASH_FLAG ADDRESS 0x15B4 R
RSS_HASH_FLAG RESET_VALUE 0x00000000
        RSS_HASH_FLAG BIT[3:0]

BASE_CPU_NUMBER ADDRESS 0x15B8 RW
BASE_CPU_NUMBER RESET_VALUE 0x00000000
        BASE_CPU_NUMBER BIT[1:0]

DMA_CTRL ADDRESS 0x15C0 RW
DMA_CTRL RESET_VALUE 0x00048C5C
        DMAW_DLY_CNT BIT[19:16]
        DMAR_DLY_CNT BIT[15:11]
        DMAR_REQ_PRI BIT[10]
        REGWRBLEN BIT[9:7]
        REGRDBLEN BIT[6:4]
        PENDING_CNT_EN BIT[3]
        OUT_ORDER_MODE BIT[2]
        ENH_ORDER_MODE BIT[1]
        IN_ORDER_MODE BIT[0]

MAILBOX_14 ADDRESS 0x15DC RW
MAILBOX_14 RESET_VALUE 0x00000000
        RFD4_PROC_IDX BIT[27:16]
        RFD4_PROD_IDX BIT[11:0]

MAILBOX_0 ADDRESS 0x15E0 RW
MAILBOX_0 RESET_VALUE 0x00000000
        RFD0_PROC_IDX BIT[27:16]
        RFD0_PROD_IDX BIT[11:0]

MAILBOX_5 ADDRESS 0x15E4 RW
MAILBOX_5 RESET_VALUE 0x00000000
        RFD1_PROC_IDX BIT[27:16]
        RFD1_PROD_IDX BIT[11:0]

MAILBOX_6 ADDRESS 0x15E8 RW
MAILBOX_6 RESET_VALUE 0x00000000
        RFD2_PROC_IDX BIT[27:16]
        RFD2_PROD_IDX BIT[11:0]

MAILBOX_13 ADDRESS 0x15EC RW
MAILBOX_13 RESET_VALUE 0x00000000
        RFD3_PROC_IDX BIT[27:16]
        RFD3_PROD_IDX BIT[11:0]

MAILBOX_1 ADDRESS 0x15F0 RW
MAILBOX_1 RESET_VALUE 0x00000000
        HTPD_PROD_IDX BIT[15:0]

MAILBOX_2 ADDRESS 0x15F4 R
MAILBOX_2 RESET_VALUE 0x00000000
        NTPD_CONS_IDX BIT[31:16]
        HTPD_CONS_IDX BIT[15:0]

MAILBOX_3 ADDRESS 0x15F8 R
MAILBOX_3 RESET_VALUE 0x00000000
        RFD0_CONS_IDX BIT[11:0]

MAILBOX_4 ADDRESS 0x15FC R
MAILBOX_4 RESET_VALUE 0x00000000
        RFD0_CONS_IDX_INT BIT[11:0]

INT_STATUS ADDRESS 0x1600 RW
INT_STATUS RESET_VALUE 0x00000000
        DIS_INT BIT[31]
        PTP_INT BIT[30]
        RFD4_UR_INT BIT[29]
        RX_PKT_INT4 BIT[28]
        TX_PKT_INT4 BIT[27]
        TX_PKT_INT3 BIT[26]
        TX_PKT_INT2 BIT[25]
        TX_PKT_INT1 BIT[24]
        RX_PTP_INT BIT[23]
        TX_PTP_INT BIT[22]
        MAC_TX_INT BIT[21]
        MAC_RX_INT BIT[20]
        RX_PKT_INT3 BIT[19]
        RX_PKT_INT2 BIT[18]
        RX_PKT_INT1 BIT[17]
        RX_PKT_INT0 BIT[16]
        TX_PKT_INT BIT[15]
        TXQ_TO_INT BIT[14]
        GPHY_WAKEUP_INT BIT[13]
        GPHY_LINK_DOWN_INT BIT[12]
        GPHY_LINK_UP_INT BIT[11]
        DMAW_TO_INT BIT[10]
        DMAR_TO_INT BIT[9]
        TXF_UR_INT BIT[8]
        RFD3_UR_INT BIT[7]
        RFD2_UR_INT BIT[6]
        RFD1_UR_INT BIT[5]
        RFD0_UR_INT BIT[4]
        RXF_OF_INT BIT[3]
        SW_MAN_INT BIT[2]
        TIMER_INT BIT[1]
        EMAC_WRAPPER_INT BIT[0]

INT_MASK ADDRESS 0x1604 RW
INT_MASK RESET_VALUE 0x00000000
        INT_MASK30 BIT[30]
        INT_MASK29 BIT[29]
        INT_MASK28 BIT[28]
        INT_MASK27 BIT[27]
        INT_MASK26 BIT[26]
        INT_MASK25 BIT[25]
        INT_MASK24 BIT[24]
        INT_MASK23 BIT[23]
        INT_MASK22 BIT[22]
        INT_MASK21 BIT[21]
        INT_MASK20 BIT[20]
        INT_MASK19 BIT[19]
        INT_MASK18 BIT[18]
        INT_MASK17 BIT[17]
        INT_MASK16 BIT[16]
        INT_MASK15 BIT[15]
        INT_MASK14 BIT[14]
        INT_MASK13 BIT[13]
        INT_MASK12 BIT[12]
        INT_MASK11 BIT[11]
        INT_MASK10 BIT[10]
        INT_MASK9 BIT[9]
        INT_MASK8 BIT[8]
        INT_MASK7 BIT[7]
        INT_MASK6 BIT[6]
        INT_MASK5 BIT[5]
        INT_MASK4 BIT[4]
        INT_MASK3 BIT[3]
        INT_MASK2 BIT[2]
        INT_MASK1 BIT[1]
        INT_MASK0 BIT[0]

INT_RETRIG_INIT ADDRESS 0x1608 RW
INT_RETRIG_INIT RESET_VALUE 0x0000FFFF
        INT_RETRIG_TIME BIT[15:0]

MAILBOX_11 ADDRESS 0x160C RW
MAILBOX_11 RESET_VALUE 0x00000000
        H3TPD_PROD_IDX BIT[31:16]

AXI_MAST_CTRL ADDRESS 0x1610 RW
AXI_MAST_CTRL RESET_VALUE 0x00000009
        DATA_BYTE_SWAP BIT[3]
        MAX_BOUND BIT[1]
        MAX_BTYPE BIT[0]

MAILBOX_12 ADDRESS 0x1614 R
MAILBOX_12 RESET_VALUE 0x00000000
        H3TPD_CONS_IDX BIT[31:16]

MAILBOX_9 ADDRESS 0x1618 RW
MAILBOX_9 RESET_VALUE 0x00000000
        H2TPD_PROD_IDX BIT[15:0]

MAILBOX_10 ADDRESS 0x161C R
MAILBOX_10 RESET_VALUE 0x00000000
        H1TPD_CONS_IDX BIT[31:16]
        H2TPD_CONS_IDX BIT[15:0]

ATHR_HEADER_CTRL ADDRESS 0x1620 RW
ATHR_HEADER_CTRL RESET_VALUE 0x00000003
        HEADER_CNT_EN BIT[1]
        HEADER_ENABLE BIT[0]

VLAN_TPD_CFIG ADDRESS 0x1624 RW
VLAN_TPD_CFIG RESET_VALUE 0x810088A8
        CVLAN_TPID_CFG BIT[31:16]
        SVLAN_TPID_CFG BIT[15:0]

RXMAC_STATC_REG0 ADDRESS 0x1700 R
RXMAC_STATC_REG0 RESET_VALUE 0x00000000
        RX_OK BIT[23:0]

RXMAC_STATC_REG1 ADDRESS 0x1704 R
RXMAC_STATC_REG1 RESET_VALUE 0x00000000
        RX_BCAST BIT[23:0]

RXMAC_STATC_REG2 ADDRESS 0x1708 R
RXMAC_STATC_REG2 RESET_VALUE 0x00000000
        RX_MCAST BIT[23:0]

RXMAC_STATC_REG3 ADDRESS 0x170C R
RXMAC_STATC_REG3 RESET_VALUE 0x00000000
        RX_PAUSE BIT[23:0]

RXMAC_STATC_REG4 ADDRESS 0x1710 R
RXMAC_STATC_REG4 RESET_VALUE 0x00000000
        RX_CNTL BIT[23:0]

RXMAC_STATC_REG5 ADDRESS 0x1714 R
RXMAC_STATC_REG5 RESET_VALUE 0x00000000
        RX_FCS_ERR BIT[23:0]

RXMAC_STATC_REG6 ADDRESS 0x1718 R
RXMAC_STATC_REG6 RESET_VALUE 0x00000000
        RX_LEN_ERR BIT[23:0]

RXMAC_STATC_REG7 ADDRESS 0x171C R
RXMAC_STATC_REG7 RESET_VALUE 0x00000000
        RX_BYTE_CNT BIT[31:0]

RXMAC_STATC_REG8 ADDRESS 0x1720 R
RXMAC_STATC_REG8 RESET_VALUE 0x00000000
        RX_RUNT BIT[31:0]

RXMAC_STATC_REG9 ADDRESS 0x1724 R
RXMAC_STATC_REG9 RESET_VALUE 0x00000000
        RX_FRAGMENT BIT[31:0]

RXMAC_STATC_REG10 ADDRESS 0x1728 R
RXMAC_STATC_REG10 RESET_VALUE 0x00000000
        RX_SIZE_64B BIT[23:0]

RXMAC_STATC_REG11 ADDRESS 0x172C R
RXMAC_STATC_REG11 RESET_VALUE 0x00000000
        RX_SIZE_65TO127B BIT[23:0]

RXMAC_STATC_REG12 ADDRESS 0x1730 R
RXMAC_STATC_REG12 RESET_VALUE 0x00000000
        RX_SIZE_128TO255B BIT[23:0]

RXMAC_STATC_REG13 ADDRESS 0x1734 R
RXMAC_STATC_REG13 RESET_VALUE 0x00000000
        RX_SIZE_256TO511B BIT[23:0]

RXMAC_STATC_REG14 ADDRESS 0x1738 R
RXMAC_STATC_REG14 RESET_VALUE 0x00000000
        RX_SIZE_512TO1023B BIT[23:0]

RXMAC_STATC_REG15 ADDRESS 0x173C R
RXMAC_STATC_REG15 RESET_VALUE 0x00000000
        RX_SIZE_1024TO1518B BIT[23:0]

RXMAC_STATC_REG16 ADDRESS 0x1740 R
RXMAC_STATC_REG16 RESET_VALUE 0x00000000
        RX_SIZE_1519TOMAX BIT[23:0]

RXMAC_STATC_REG17 ADDRESS 0x1744 R
RXMAC_STATC_REG17 RESET_VALUE 0x00000000
        RX_OVERSIZE BIT[23:0]

RXMAC_STATC_REG18 ADDRESS 0x1748 R
RXMAC_STATC_REG18 RESET_VALUE 0x00000000
        RX_RXF_OVERFLOW BIT[23:0]

RXMAC_STATC_REG19 ADDRESS 0x174C R
RXMAC_STATC_REG19 RESET_VALUE 0x00000000
        RX_ALIGN_ERR BIT[23:0]

RXMAC_STATC_REG20 ADDRESS 0x1750 R
RXMAC_STATC_REG20 RESET_VALUE 0x00000000
        RX_BCAST_BYTE_CNT BIT[31:0]

RXMAC_STATC_REG21 ADDRESS 0x1754 R
RXMAC_STATC_REG21 RESET_VALUE 0x00000000
        RX_MCAST_BYTE_CNT BIT[31:0]

RXMAC_STATC_REG22 ADDRESS 0x1758 R
RXMAC_STATC_REG22 RESET_VALUE 0x00000000
        RX_ERR_ADDR BIT[23:0]

TXMAC_STATC_REG0 ADDRESS 0x1760 R
TXMAC_STATC_REG0 RESET_VALUE 0x00000000
        TX_OK BIT[23:0]

TXMAC_STATC_REG1 ADDRESS 0x1764 R
TXMAC_STATC_REG1 RESET_VALUE 0x00000000
        TX_BCAST BIT[23:0]

TXMAC_STATC_REG2 ADDRESS 0x1768 R
TXMAC_STATC_REG2 RESET_VALUE 0x00000000
        TX_MCAST BIT[23:0]

TXMAC_STATC_REG3 ADDRESS 0x176C R
TXMAC_STATC_REG3 RESET_VALUE 0x00000000
        TX_PAUSE BIT[23:0]

TXMAC_STATC_REG4 ADDRESS 0x1770 R
TXMAC_STATC_REG4 RESET_VALUE 0x00000000
        TX_EXC_DEFER BIT[15:0]

TXMAC_STATC_REG5 ADDRESS 0x1774 R
TXMAC_STATC_REG5 RESET_VALUE 0x00000000
        TX_CTRL BIT[23:0]

TXMAC_STATC_REG6 ADDRESS 0x1778 R
TXMAC_STATC_REG6 RESET_VALUE 0x00000000
        TX_DEFER BIT[23:0]

TXMAC_STATC_REG7 ADDRESS 0x177C R
TXMAC_STATC_REG7 RESET_VALUE 0x00000000
        TX_BYTE_CNT BIT[31:0]

TXMAC_STATC_REG8 ADDRESS 0x1780 R
TXMAC_STATC_REG8 RESET_VALUE 0x00000000
        TX_SIZE_64B BIT[23:0]

TXMAC_STATC_REG9 ADDRESS 0x1784 R
TXMAC_STATC_REG9 RESET_VALUE 0x00000000
        TX_SIZE_65TO127B BIT[23:0]

TXMAC_STATC_REG10 ADDRESS 0x1788 R
TXMAC_STATC_REG10 RESET_VALUE 0x00000000
        TX_SIZE_128TO255B BIT[23:0]

TXMAC_STATC_REG11 ADDRESS 0x178C R
TXMAC_STATC_REG11 RESET_VALUE 0x00000000
        TX_SIZE_256TO511B BIT[23:0]

TXMAC_STATC_REG12 ADDRESS 0x1790 R
TXMAC_STATC_REG12 RESET_VALUE 0x00000000
        TX_SIZE_512TO1023B BIT[23:0]

TXMAC_STATC_REG13 ADDRESS 0x1794 R
TXMAC_STATC_REG13 RESET_VALUE 0x00000000
        TX_SIZE_1024TO1518B BIT[23:0]

TXMAC_STATC_REG14 ADDRESS 0x1798 R
TXMAC_STATC_REG14 RESET_VALUE 0x00000000
        TX_SIZE_1519TOMAX BIT[23:0]

TXMAC_STATC_REG15 ADDRESS 0x179C R
TXMAC_STATC_REG15 RESET_VALUE 0x00000000
        TX_SINGLE_COL BIT[23:0]

TXMAC_STATC_REG16 ADDRESS 0x17A0 R
TXMAC_STATC_REG16 RESET_VALUE 0x00000000
        TX_MULT_COL BIT[23:0]

TXMAC_STATC_REG17 ADDRESS 0x17A4 R
TXMAC_STATC_REG17 RESET_VALUE 0x00000000
        TX_LATE_COL BIT[23:0]

TXMAC_STATC_REG18 ADDRESS 0x17A8 R
TXMAC_STATC_REG18 RESET_VALUE 0x00000000
        TX_ABORT_COL BIT[23:0]

TXMAC_STATC_REG19 ADDRESS 0x17AC R
TXMAC_STATC_REG19 RESET_VALUE 0x00000000
        TX_UNDERRUN BIT[15:0]

TXMAC_STATC_REG20 ADDRESS 0x17B0 R
TXMAC_STATC_REG20 RESET_VALUE 0x00000000
        TX_RD_BEYOND_EOP BIT[15:0]

TXMAC_STATC_REG21 ADDRESS 0x17B4 R
TXMAC_STATC_REG21 RESET_VALUE 0x00000000
        TX_LENGTH_ERR BIT[15:0]

TXMAC_STATC_REG22 ADDRESS 0x17B8 R
TXMAC_STATC_REG22 RESET_VALUE 0x00000000
        TX_TRUNC BIT[15:0]

TXMAC_STATC_REG23 ADDRESS 0x17BC R
TXMAC_STATC_REG23 RESET_VALUE 0x00000000
        TX_BCAST_BYTE_CNT BIT[31:0]

TXMAC_STATC_REG24 ADDRESS 0x17C0 R
TXMAC_STATC_REG24 RESET_VALUE 0x00000000
        TX_MCAST_BYTE_CNT BIT[31:0]

SW_CTRL_0 ADDRESS 0x1800 RW
SW_CTRL_0 RESET_VALUE 0x00000000
        SW_CTRL_REG0 BIT[31:0]

SW_CTRL_1 ADDRESS 0x1804 RW
SW_CTRL_1 RESET_VALUE 0x00000000
        SW_CTRL_REG1 BIT[31:0]

SW_CTRL_2 ADDRESS 0x1808 RW
SW_CTRL_2 RESET_VALUE 0x00000000
        SW_CTRL_REG2 BIT[31:0]

SW_CTRL_3 ADDRESS 0x180C RW
SW_CTRL_3 RESET_VALUE 0x00000000
        SW_CTRL_REG3 BIT[31:0]

CLK_GATE_CTRL ADDRESS 0x1814 RW
CLK_GATE_CTRL RESET_VALUE 0x00000000
        RXMAC_CLK_GATE_EN BIT[5]
        TXMAC_CLK_GATE_EN BIT[4]
        RXQ_CLK_GATE_EN BIT[3]
        TXQ_CLK_GATE_EN BIT[2]
        DMAR_CLK_GATE_EN BIT[1]
        DMAW_CLK_GATE_EN BIT[0]

DBG_CTRL ADDRESS 0x1900 RW
DBG_CTRL RESET_VALUE 0x00000000
        DBG_CSR_EN BIT[15]
        DBG_AXIR_EN BIT[14]
        DBG_AXIW_EN BIT[13]
        DBG_VMQ_EN BIT[12]
        DBG_RSS_EN BIT[11]
        DBG_RXQ_EN BIT[10]
        DBG_TXQ_EN BIT[9]
        DBG_DMAW_EN BIT[8]
        DBG_DMAR_EN BIT[7]
        DBG_GMAC_EN BIT[6]
        DBG_REG_ADDR BIT[5:0]

DBG_DATA ADDRESS 0x1904 R
DBG_DATA RESET_VALUE 0x00000000
        DBG_REG_DATA BIT[31:0]

WEIGHT_RR ADDRESS 0x1938 RW
WEIGHT_RR RESET_VALUE 0x10842108
        WEIGHT_PRI_CTRL BIT[30:28]
        WRR_DEF BIT[24:20]
        WRR_VMQ4 BIT[19:15]
        WRR_VMQ3 BIT[14:10]
        WRR_VMQ2 BIT[9:5]
        WRR_VMQ1 BIT[4:0]

TPD_CTRL ADDRESS 0x193C RW
TPD_CTRL RESET_VALUE 0x00005555
        TPD_EN_CTRL BIT[31]
        NUM_H3TPD_BURST_PREF BIT[15:12]
        NUM_H2TPD_BURST_PREF BIT[11:8]
        NUM_H1TPD_BURST_PREF BIT[7:4]
        NUM_HTPD_BURST_PREF BIT[3:0]

ROUND_NUMBER_CTRL ADDRESS 0x1940 RW
ROUND_NUMBER_CTRL RESET_VALUE 0x00000080
        TXQ_WRR_LENGTH_EN BIT[31]
        ROUND_BASE_LENGTH BIT[30:16]
        ROUND_NUM_CTRL1 BIT[15:14]
        TPD_WAIT_TIMER_UNIT BIT[13:12]
        TPD_WAIT_EN BIT[11]
        TPD_WAIT_TIMER BIT[8:0]

CORE_HW_VERSION ADDRESS 0x1974 R
CORE_HW_VERSION RESET_VALUE 0x10030000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

MISC_CTRL ADDRESS 0x1990 RW
MISC_CTRL RESET_VALUE 0x00000010
        REGULAR_VLAN_4VMQ BIT[4]
        RX_UNCPL_INT_EN BIT[0]

MAILBOX_7 ADDRESS 0x19E0 R
MAILBOX_7 RESET_VALUE 0x00000000
        RFD2_CONS_IDX BIT[27:16]
        RFD1_CONS_IDX BIT[11:0]

MAILBOX_8 ADDRESS 0x19E4 R
MAILBOX_8 RESET_VALUE 0x00000000
        RFD4_CONS_IDX BIT[27:16]
        RFD3_CONS_IDX BIT[11:0]

DESC_CTRL_17 ADDRESS 0x19F0 RW
DESC_CTRL_17 RESET_VALUE 0x00000000
        RFD4_HEAD_ADDR_LO BIT[31:0]

DESC_CTRL_18 ADDRESS 0x19F4 RW
DESC_CTRL_18 RESET_VALUE 0x00000000
        RRD4_HEAD_ADDR_LO BIT[31:0]

INTER_SRAM_PART13 ADDRESS 0x19F8 RW
INTER_SRAM_PART13 RESET_VALUE 0x077F0760
        RFD4_TAIL_ADDR BIT[27:16]
        RFD4_HEAD_ADDR BIT[11:0]

IDT_TABLE0 ADDRESS 0x1B00 RW
IDT_TABLE0 RESET_VALUE 0x00000000
        IDT_TABLE0 BIT[31:0]

IDT_TABLE1 ADDRESS 0x1B04 RW
IDT_TABLE1 RESET_VALUE 0x00000000
        IDT_TABLE1 BIT[31:0]

IDT_TABLE2 ADDRESS 0x1B08 RW
IDT_TABLE2 RESET_VALUE 0x00000000
        IDT_TABLE2 BIT[31:0]

IDT_TABLE3 ADDRESS 0x1B0C RW
IDT_TABLE3 RESET_VALUE 0x00000000
        IDT_TABLE3 BIT[31:0]

IDT_TABLE4 ADDRESS 0x1B10 RW
IDT_TABLE4 RESET_VALUE 0x00000000
        IDT_TABLE4 BIT[31:0]

IDT_TABLE5 ADDRESS 0x1B14 RW
IDT_TABLE5 RESET_VALUE 0x00000000
        IDT_TABLE5 BIT[31:0]

IDT_TABLE6 ADDRESS 0x1B18 RW
IDT_TABLE6 RESET_VALUE 0x00000000
        IDT_TABLE6 BIT[31:0]

IDT_TABLE7 ADDRESS 0x1B1C RW
IDT_TABLE7 RESET_VALUE 0x00000000
        IDT_TABLE7 BIT[31:0]

IDT_TABLE8 ADDRESS 0x1B20 RW
IDT_TABLE8 RESET_VALUE 0x00000000
        IDT_TABLE8 BIT[31:0]

IDT_TABLE9 ADDRESS 0x1B24 RW
IDT_TABLE9 RESET_VALUE 0x00000000
        IDT_TABLE9 BIT[31:0]

IDT_TABLE10 ADDRESS 0x1B28 RW
IDT_TABLE10 RESET_VALUE 0x00000000
        IDT_TABLE10 BIT[31:0]

IDT_TABLE11 ADDRESS 0x1B2C RW
IDT_TABLE11 RESET_VALUE 0x00000000
        IDT_TABLE11 BIT[31:0]

IDT_TABLE12 ADDRESS 0x1B30 RW
IDT_TABLE12 RESET_VALUE 0x00000000
        IDT_TABLE12 BIT[31:0]

IDT_TABLE13 ADDRESS 0x1B34 RW
IDT_TABLE13 RESET_VALUE 0x00000000
        IDT_TABLE13 BIT[31:0]

IDT_TABLE14 ADDRESS 0x1B38 RW
IDT_TABLE14 RESET_VALUE 0x00000000
        IDT_TABLE14 BIT[31:0]

IDT_TABLE15 ADDRESS 0x1B3C RW
IDT_TABLE15 RESET_VALUE 0x00000000
        IDT_TABLE15 BIT[31:0]

IDT_TABLE16 ADDRESS 0x1B40 RW
IDT_TABLE16 RESET_VALUE 0x00000000
        IDT_TABLE16 BIT[31:0]

IDT_TABLE17 ADDRESS 0x1B44 RW
IDT_TABLE17 RESET_VALUE 0x00000000
        IDT_TABLE17 BIT[31:0]

IDT_TABLE18 ADDRESS 0x1B48 RW
IDT_TABLE18 RESET_VALUE 0x00000000
        IDT_TABLE18 BIT[31:0]

IDT_TABLE19 ADDRESS 0x1B4C RW
IDT_TABLE19 RESET_VALUE 0x00000000
        IDT_TABLE19 BIT[31:0]

IDT_TABLE20 ADDRESS 0x1B50 RW
IDT_TABLE20 RESET_VALUE 0x00000000
        IDT_TABLE20 BIT[31:0]

IDT_TABLE21 ADDRESS 0x1B54 RW
IDT_TABLE21 RESET_VALUE 0x00000000
        IDT_TABLE21 BIT[31:0]

IDT_TABLE22 ADDRESS 0x1B58 RW
IDT_TABLE22 RESET_VALUE 0x00000000
        IDT_TABLE22 BIT[31:0]

IDT_TABLE23 ADDRESS 0x1B5C RW
IDT_TABLE23 RESET_VALUE 0x00000000
        IDT_TABLE23 BIT[31:0]

IDT_TABLE24 ADDRESS 0x1B60 RW
IDT_TABLE24 RESET_VALUE 0x00000000
        IDT_TABLE24 BIT[31:0]

IDT_TABLE25 ADDRESS 0x1B64 RW
IDT_TABLE25 RESET_VALUE 0x00000000
        IDT_TABLE25 BIT[31:0]

IDT_TABLE26 ADDRESS 0x1B68 RW
IDT_TABLE26 RESET_VALUE 0x00000000
        IDT_TABLE26 BIT[31:0]

IDT_TABLE27 ADDRESS 0x1B6C RW
IDT_TABLE27 RESET_VALUE 0x00000000
        IDT_TABLE27 BIT[31:0]

IDT_TABLE28 ADDRESS 0x1B70 RW
IDT_TABLE28 RESET_VALUE 0x00000000
        IDT_TABLE28 BIT[31:0]

IDT_TABLE29 ADDRESS 0x1B74 RW
IDT_TABLE29 RESET_VALUE 0x00000000
        IDT_TABLE29 BIT[31:0]

IDT_TABLE30 ADDRESS 0x1B78 RW
IDT_TABLE30 RESET_VALUE 0x00000000
        IDT_TABLE30 BIT[31:0]

IDT_TABLE31 ADDRESS 0x1B7C RW
IDT_TABLE31 RESET_VALUE 0x00000000
        IDT_TABLE31 BIT[31:0]

VMQ_FILTER0_LO ADDRESS 0x1B80 RW
VMQ_FILTER0_LO RESET_VALUE 0x00000000
        VF0_MAC_ADDR BIT[31:0]

VMQ_FILTER0_HI ADDRESS 0x1B84 RW
VMQ_FILTER0_HI RESET_VALUE 0x00000000
        VF0_VLAN BIT[31:16]
        VF0_MAC_ADDR BIT[15:0]

VMQ_FILTER1_LO ADDRESS 0x1B88 RW
VMQ_FILTER1_LO RESET_VALUE 0x00000000
        VF1_MAC_ADDR BIT[31:0]

VMQ_FILTER1_HI ADDRESS 0x1B8C RW
VMQ_FILTER1_HI RESET_VALUE 0x00000000
        VF1_VLAN BIT[31:16]
        VF1_MAC_ADDR BIT[15:0]

VMQ_FILTER2_LO ADDRESS 0x1B90 RW
VMQ_FILTER2_LO RESET_VALUE 0x00000000
        VF2_MAC_ADDR BIT[31:0]

VMQ_FILTER2_HI ADDRESS 0x1B94 RW
VMQ_FILTER2_HI RESET_VALUE 0x00000000
        VF2_VLAN BIT[31:26]
        VF2_MAC_ADDR BIT[15:0]

VMQ_FILTER3_LO ADDRESS 0x1B98 RW
VMQ_FILTER3_LO RESET_VALUE 0x00000000
        VF3_MAC_ADDR BIT[31:0]

VMQ_FILTER3_HI ADDRESS 0x1B9C RW
VMQ_FILTER3_HI RESET_VALUE 0x00000000
        VF3_VLAN BIT[31:16]
        VF3_MAC_ADDR BIT[15:0]

VMQ_FILTER4_LO ADDRESS 0x1BA0 RW
VMQ_FILTER4_LO RESET_VALUE 0x00000000
        VF4_MAC_ADDR BIT[31:0]

VMQ_FILTER4_HI ADDRESS 0x1BA4 RW
VMQ_FILTER4_HI RESET_VALUE 0x00000000
        VF4_VLAN BIT[31:16]
        VF4_MAC_ADDR BIT[15:0]

VMQ_FILTER5_LO ADDRESS 0x1BA8 RW
VMQ_FILTER5_LO RESET_VALUE 0x00000000
        VF5_MAC_ADDR BIT[31:0]

VMQ_FILTER5_HI ADDRESS 0x1BAC RW
VMQ_FILTER5_HI RESET_VALUE 0x00000000
        VF5_VLAN BIT[31:16]
        VF5_MAC_ADDR BIT[15:0]

VMQ_FILTER6_LO ADDRESS 0x1BB0 RW
VMQ_FILTER6_LO RESET_VALUE 0x00000000
        VF6_MAC_ADDR BIT[31:0]

VMQ_FILTER6_HI ADDRESS 0x1BB4 RW
VMQ_FILTER6_HI RESET_VALUE 0x00000000
        VF6_VLAN BIT[31:16]
        VF6_MAC_ADDR BIT[15:0]

VMQ_FILTER7_LO ADDRESS 0x1BB8 RW
VMQ_FILTER7_LO RESET_VALUE 0x00000000
        VF7_MAC_ADDR BIT[31:0]

VMQ_FILTER7_HI ADDRESS 0x1BBC RW
VMQ_FILTER7_HI RESET_VALUE 0x00000000
        VF7_VLAN BIT[31:16]
        VF7_MAC_ADDR BIT[15:0]

VMQ_FILTER_MAP ADDRESS 0x1BC0 RW
VMQ_FILTER_MAP RESET_VALUE 0x00000000
        VMQ4_FILTER BIT[31:24]
        VMQ3_FILTER BIT[23:16]
        VMQ2_FILTER BIT[15:8]
        VMQ1_FILTER BIT[7:0]

VMQ_FILTER_EN_CTRL ADDRESS 0x1BC4 RW
VMQ_FILTER_EN_CTRL RESET_VALUE 0x00000000
        FILTER7_ENABLE BIT[29:28]
        FILTER6_ENABLE BIT[25:24]
        FILTER5_ENABLE BIT[21:20]
        FILTER4_ENABLE BIT[17:16]
        FILTER3_ENABLE BIT[13:12]
        FILTER2_ENABLE BIT[9:8]
        FILTER1_ENABLE BIT[5:4]
        FILTER0_ENABLE BIT[1:0]

RXMAC_STATC_REG23 ADDRESS 0x1BC8 R
RXMAC_STATC_REG23 RESET_VALUE 0x00000000
        RX_CRC_ALLIGN BIT[31:0]

RXMAC_STATC_REG24 ADDRESS 0x1BCC R
RXMAC_STATC_REG24 RESET_VALUE 0x00000000
        RX_JUBBERS BIT[31:0]

TXMAC_STATC_REG25 ADDRESS 0x1BD0 R
TXMAC_STATC_REG25 RESET_VALUE 0x00000000
        TX_COLLISION_CNT BIT[31:0]

MAILBOX_15 ADDRESS 0x1BD4 RW
MAILBOX_15 RESET_VALUE 0x00000000
        NTPD_PROD_IDX BIT[15:0]

MAILBOX_16 ADDRESS 0x1BD8 RW
MAILBOX_16 RESET_VALUE 0x00000000
        H1TPD_PROD_IDX BIT[15:0]

TXMAC_STATC_REG26 ADDRESS 0x1BDC R
TXMAC_STATC_REG26 RESET_VALUE 0x00000000
        TX_OK_Q0 BIT[23:0]

TXMAC_STATC_REG27 ADDRESS 0x1BE0 R
TXMAC_STATC_REG27 RESET_VALUE 0x00000000
        TX_OK_Q1 BIT[23:0]

TXMAC_STATC_REG28 ADDRESS 0x1BE4 R
TXMAC_STATC_REG28 RESET_VALUE 0x00000000
        TX_OK_Q2 BIT[23:0]

TXMAC_STATC_REG29 ADDRESS 0x1BE8 R
TXMAC_STATC_REG29 RESET_VALUE 0x00000000
        TX_OK_Q3 BIT[23:0]

TXMAC_STATC_REG30 ADDRESS 0x1BEC R
TXMAC_STATC_REG30 RESET_VALUE 0x00000000
        TX_OK_Q4 BIT[23:0]

INT1_MASK ADDRESS 0x1BF0 RW
INT1_MASK RESET_VALUE 0x00000000
        INT1_MASK30 BIT[30]
        INT1_MASK29 BIT[29]
        INT1_MASK28 BIT[28]
        INT1_MASK27 BIT[27]
        INT1_MASK26 BIT[26]
        INT1_MASK25 BIT[25]
        INT1_MASK24 BIT[24]
        INT1_MASK23 BIT[23]
        INT1_MASK22 BIT[22]
        INT1_MASK21 BIT[21]
        INT1_MASK20 BIT[20]
        INT1_MASK19 BIT[19]
        INT1_MASK18 BIT[18]
        INT1_MASK17 BIT[17]
        INT1_MASK16 BIT[16]
        INT1_MASK15 BIT[15]
        INT1_MASK14 BIT[14]
        INT1_MASK13 BIT[13]
        INT1_MASK12 BIT[12]
        INT1_MASK11 BIT[11]
        INT1_MASK10 BIT[10]
        INT1_MASK9 BIT[9]
        INT1_MASK8 BIT[8]
        INT1_MASK7 BIT[7]
        INT1_MASK6 BIT[6]
        INT1_MASK5 BIT[5]
        INT1_MASK4 BIT[4]
        INT1_MASK3 BIT[3]
        INT1_MASK2 BIT[2]
        INT1_MASK1 BIT[1]
        INT1_MASK0 BIT[0]

INT1_STATUS ADDRESS 0x1BF4 RW
INT1_STATUS RESET_VALUE 0x00000000
        DIS_INT1 BIT[31]
        RX_PKT_INT4 BIT[28]
        TX_PKT_INT4 BIT[27]
        TX_PKT_INT3 BIT[26]
        TX_PKT_INT2 BIT[25]
        RX_PKT_INT3 BIT[19]
        RX_PKT_INT2 BIT[18]

INT2_MASK ADDRESS 0x1BF8 RW
INT2_MASK RESET_VALUE 0x00000000
        INT2_MASK30 BIT[30]
        INT2_MASK29 BIT[29]
        INT2_MASK28 BIT[28]
        INT2_MASK27 BIT[27]
        INT2_MASK26 BIT[26]
        INT2_MASK25 BIT[25]
        INT2_MASK24 BIT[24]
        INT2_MASK23 BIT[23]
        INT2_MASK22 BIT[22]
        INT2_MASK21 BIT[21]
        INT2_MASK20 BIT[20]
        INT2_MASK19 BIT[19]
        INT2_MASK18 BIT[18]
        INT2_MASK17 BIT[17]
        INT2_MASK16 BIT[16]
        INT2_MASK15 BIT[15]
        INT2_MASK14 BIT[14]
        INT2_MASK13 BIT[13]
        INT2_MASK12 BIT[12]
        INT2_MASK11 BIT[11]
        INT2_MASK10 BIT[10]
        INT2_MASK9 BIT[9]
        INT2_MASK8 BIT[8]
        INT2_MASK7 BIT[7]
        INT2_MASK6 BIT[6]
        INT2_MASK5 BIT[5]
        INT2_MASK4 BIT[4]
        INT2_MASK3 BIT[3]
        INT2_MASK2 BIT[2]
        INT2_MASK1 BIT[1]
        INT2_MASK0 BIT[0]

INT2_STATUS ADDRESS 0x1BFC RW
INT2_STATUS RESET_VALUE 0x00000000
        DIS_INT2 BIT[31]
        TX_PKT_INT3 BIT[26]
        RX_PKT_INT3 BIT[19]

INT3_MASK ADDRESS 0x1C00 RW
INT3_MASK RESET_VALUE 0x00000000
        INT3_MASK30 BIT[30]
        INT3_MASK29 BIT[29]
        INT3_MASK28 BIT[28]
        INT3_MASK27 BIT[27]
        INT3_MASK26 BIT[26]
        INT3_MASK25 BIT[25]
        INT3_MASK24 BIT[24]
        INT3_MASK23 BIT[23]
        INT3_MASK22 BIT[22]
        INT3_MASK21 BIT[21]
        INT3_MASK20 BIT[20]
        INT3_MASK19 BIT[19]
        INT3_MASK18 BIT[18]
        INT3_MASK17 BIT[17]
        INT3_MASK16 BIT[16]
        INT3_MASK15 BIT[15]
        INT3_MASK14 BIT[14]
        INT3_MASK13 BIT[13]
        INT3_MASK12 BIT[12]
        INT3_MASK11 BIT[11]
        INT3_MASK10 BIT[10]
        INT3_MASK9 BIT[9]
        INT3_MASK8 BIT[8]
        INT3_MASK7 BIT[7]
        INT3_MASK6 BIT[6]
        INT3_MASK5 BIT[5]
        INT3_MASK4 BIT[4]
        INT3_MASK3 BIT[3]
        INT3_MASK2 BIT[2]
        INT3_MASK1 BIT[1]
        INT3_MASK0 BIT[0]

INT3_STATUS ADDRESS 0x1C04 RW
INT3_STATUS RESET_VALUE 0x00000000
        DIS_INT3 BIT[31]
        RFD4_UR_INT BIT[29]
        RX_PKT_INT4 BIT[28]
        TX_PKT_INT4 BIT[27]
        TX_PKT_INT1 BIT[24]
        RX_PKT_INT1 BIT[17]
        RFD1_UR_INT BIT[5]

EMAC_RAMn(n):(0)-(8191) ARRAY 0x00008000+0x4*n
EMAC_RAM0 ADDRESS 0x8000 RW
EMAC_RAM0 RESET_VALUE 0x00000000
        DATA BIT[31:0]

emac_csr MODULE OFFSET=EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN+0x00016000 MAX=EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN+0x00016FFF APRE=EMAC_0_EMAC_ APOST= SPRE=EMAC_0_EMAC_ SPOST= FPRE=EMAC_0_EMAC_ FPOST= BPRE=EMAC_0_EMAC_ BPOST= ABPRE=EMAC_0_EMAC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN.EMAC_CSR
EMAC_WRAPPER_CSR1 ADDRESS 0x0000 RW
EMAC_WRAPPER_CSR1 RESET_VALUE 0x00000000
        IPV6_CHKSUM_DIS_ON_SEGS_LEFT_CB BIT[29]
        IPV6_EXH_LEN_8B_CHK_CB BIT[28]
        IPV4_FRAG_DF1_CB BIT[27]
        EN_OUTSTANDING_AXI_WR BIT[26]
        EN_OUTSTANDING_AXI_RD BIT[25]
        VMQ_FIFO_SYNC_RST BIT[24]
        TX_INDX_FIFO_SYNC_RST BIT[23]
        TX_TS_FIFO_SYNC_RST BIT[22]
        RX_TS_FIFO2_SYNC_RST BIT[21]
        RX_TS_FIFO1_SYNC_RST BIT[20]
        DMAR_DLY_CNT_FIX_OFF BIT[18]
        MDC_CLK_OFF BIT[17]
        TX_TS_ENABLE BIT[16]
        TEST_BUS_GMII_ENABLE BIT[15]
        DEBUG_OUT_SEL BIT[14:12]
        DIS_1588_CLKS BIT[11]
        TEST_BUS_PPS_IN_EN BIT[10]
        FREQ_MODE BIT[9]
        AUTONEG_COL_EN BIT[8]
        TPD_SCRATCH_NUM BIT[7:6]
        RRD_SCRATCH_NUM BIT[5:4]
        ENABLE_RRD_TIMESTAMP BIT[3]
        ENABLE_RMON_CNTR BIT[2]
        ENABLE_TS_PAUSE BIT[1]

EMAC_WRAPPER_CSR2 ADDRESS 0x0004 RW
EMAC_WRAPPER_CSR2 RESET_VALUE 0x01F000CC
        BGAP_EN BIT[24]
        BG_TRIM_7_0 BIT[23:16]
        PULL_B BIT[15:14]
        HDRIVE BIT[13:12]
        RTBI BIT[10]
        SLB_EN BIT[9]
        PLB_EN BIT[8]
        WOL_EN BIT[7]
        CKEDGE_SEL BIT[6]
        TX_ID_EN_L BIT[5]
        RX_ID_EN_L BIT[4]
        PLL_PLCMT BIT[3]
        RGMII_PHY_MODE BIT[2:1]
        PHY_RESET BIT[0]

EMAC_WRAPPER_CSR3 ADDRESS 0x0008 RW
EMAC_WRAPPER_CSR3 RESET_VALUE 0x00321079
        PLL_RESET BIT[24]
        PLL_L_VAL_5_0 BIT[23:18]
        OUTCTRL BIT[17]
        BYPASSNL BIT[16]
        PLL_USER_CTL_15_0 BIT[15:0]

EMAC_WRAPPER_CSR4 ADDRESS 0x000C RW
EMAC_WRAPPER_CSR4 RESET_VALUE 0x33BB0000
        EMAC_WRAPPER_CSR4 BIT[31:0]

EMAC_WRAPPER_CSR5 ADDRESS 0x0010 RW
EMAC_WRAPPER_CSR5 RESET_VALUE 0x00000000
        RMII_125_CLK_EN BIT[5]
        RMII_DATA_RATE BIT[4]
        RMII_DATA_RATE_CNT_CTRL BIT[3:0]

EMAC_WRAPPER_CSR6 ADDRESS 0x0014 RW
EMAC_WRAPPER_CSR6 RESET_VALUE 0x00000000
        PU_PD_SEL0 BIT[15:0]

EMAC_WRAPPER_CSR7 ADDRESS 0x0018 RW
EMAC_WRAPPER_CSR7 RESET_VALUE 0x00000000
        PU_PD_SEL1 BIT[15:0]

EMAC_WRAPPER_CSR8 ADDRESS 0x001C RW
EMAC_WRAPPER_CSR8 RESET_VALUE 0x00000000
        PULL_B0 BIT[15:0]

EMAC_WRAPPER_CSR9 ADDRESS 0x0020 RW
EMAC_WRAPPER_CSR9 RESET_VALUE 0x00000000
        PULL_B1 BIT[15:0]

EMAC_WRAPPER_CSR10 ADDRESS 0x0024 RW
EMAC_WRAPPER_CSR10 RESET_VALUE 0x00000001
        RD_CLR_1588 BIT[1]
        DIS_1588 BIT[0]

EMAC_WRAPPER_CSR11 ADDRESS 0x0028 RW
EMAC_WRAPPER_CSR11 RESET_VALUE 0x00000000
        RRD_SCRATCHPAD0 BIT[31:0]

EMAC_WRAPPER_CSR12 ADDRESS 0x002C RW
EMAC_WRAPPER_CSR12 RESET_VALUE 0x00000000
        RRD_SCRATCHPAD1 BIT[31:0]

EMAC_WRAPPER_CSR13 ADDRESS 0x0030 RW
EMAC_WRAPPER_CSR13 RESET_VALUE 0x00000000
        RRD_SCRATCHPAD2 BIT[31:0]

EMAC_WRAPPER_CSR14 ADDRESS 0x0034 RW
EMAC_WRAPPER_CSR14 RESET_VALUE 0x00000000
        RRD_SCRATCHPAD3 BIT[31:0]

EMAC_WRAPPER_CSR15 ADDRESS 0x0038 RW
EMAC_WRAPPER_CSR15 RESET_VALUE 0x00008000
        CORE_IN_1P8_IE BIT[15:0]

EMAC_WRAPPER_CSR16 ADDRESS 0x003C RW
EMAC_WRAPPER_CSR16 RESET_VALUE 0x00000000
        PADSIG_INT_EN BIT[15:0]

EMAC_WRAPPER_CSR17 ADDRESS 0x0040 RW
EMAC_WRAPPER_CSR17 RESET_VALUE 0x00000000
        MDC_OE BIT[4]
        MDO_OE BIT[3]
        MDC BIT[2]
        MDO BIT[1]
        MDIO_CSR_CTRL_EN BIT[0]

EMAC_WRAPPER_CSR18 ADDRESS 0x0044 RW
EMAC_WRAPPER_CSR18 RESET_VALUE 0x00000000
        CORE_IE_C BIT[15:0]

EMAC_WRAPPER_CSR19 ADDRESS 0x0048 RW
EMAC_WRAPPER_CSR19 RESET_VALUE 0x00000000
        RGMII_BIST_PGEN_SEED BIT[10:1]
        RGMII_BIST_EN BIT[0]

EMAC_WRAPPER_STATUS ADDRESS 0x0100 R
EMAC_WRAPPER_STATUS RESET_VALUE 0x00000000
        EMAC_BIST_DONE BIT[10]
        EMAC_BIST_PASS BIT[9]
        LINK_STATUS_CARRIER_SENSE BIT[8]
        LINK_STATUS_CARRIER_EXTEND_ERR BIT[7]
        LINK_STATUS_CARRIER_EXTEND BIT[6]
        LINK_STATUS_FALSE_CARRIER BIT[5]
        PLL_LOCK_DET BIT[0]

EMAC_WRAPPER_TX_TS_LO ADDRESS 0x0104 R
EMAC_WRAPPER_TX_TS_LO RESET_VALUE 0x00000000
        EMAC_WRAPPER_TX_TS_LO BIT[31:0]

EMAC_WRAPPER_TX_TS_HI ADDRESS 0x0108 R
EMAC_WRAPPER_TX_TS_HI RESET_VALUE 0x00000000
        EMAC_WRAPPER_TX_TS_HI BIT[31:0]

EMAC_WRAPPER_TX_TS_INX ADDRESS 0x010C R
EMAC_WRAPPER_TX_TS_INX RESET_VALUE 0x80000000
        EMAC_WRAPPER_TX_TS_EMPTY BIT[31]
        EMAC_WRAPPER_TX_TS_INX BIT[15:0]

EMAC_WRAPPER_IRQ_STATUS ADDRESS 0x0110 RW
EMAC_WRAPPER_IRQ_STATUS RESET_VALUE 0x00000000
        AXI_WR_ERROR_STATUS_DECERR BIT[3]
        AXI_WR_ERROR_STATUS_SLVERR BIT[2]
        AXI_RD_ERROR_STATUS_DECERR BIT[1]
        AXI_RD_ERROR_STATUS_SLVERR BIT[0]

emac_1588 MODULE OFFSET=EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN+0x0001C000 MAX=EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN+0x0001FFFF APRE=EMAC_0_EMAC_ APOST= SPRE=EMAC_0_EMAC_ SPOST= FPRE=EMAC_0_EMAC_ FPOST= BPRE=EMAC_0_EMAC_ BPOST= ABPRE=EMAC_0_EMAC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN.EMAC_1588
P1588_CTRL_REG ADDRESS 0x0048 RW
P1588_CTRL_REG RESET_VALUE 0x00000008
        RTC_CLK_SELECT BIT[7]
        ETH_MODE_EN BIT[6]
        WOL_EN BIT[5]
        ATTACH_EN BIT[4]
        BYPASS_O BIT[3]
        CLOCK_MODE BIT[2:1]
        ETH_MODE_SW BIT[0]

P1588_RX_SEQUENCE_ID ADDRESS 0x004C R
P1588_RX_SEQUENCE_ID RESET_VALUE 0x00000000
        RX_SQUENCE_ID BIT[15:0]

P1588_RX_SRC_PORT_ID_5 ADDRESS 0x0050 R
P1588_RX_SRC_PORT_ID_5 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_5 BIT[15:0]

P1588_RX_SRC_PORT_ID_4 ADDRESS 0x0054 R
P1588_RX_SRC_PORT_ID_4 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_4 BIT[15:0]

P1588_RX_SRC_PORT_ID_3 ADDRESS 0x0058 R
P1588_RX_SRC_PORT_ID_3 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_3 BIT[15:0]

P1588_RX_SRC_PORT_ID_2 ADDRESS 0x005C R
P1588_RX_SRC_PORT_ID_2 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_2 BIT[15:0]

P1588_RX_SRC_PORT_ID_1 ADDRESS 0x0060 R
P1588_RX_SRC_PORT_ID_1 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_1 BIT[15:0]

P1588_RX_TIME_STAMP_5 ADDRESS 0x0064 R
P1588_RX_TIME_STAMP_5 RESET_VALUE 0x00000000
        RX_TIME_STAMP_5 BIT[15:0]

P1588_RX_TIME_STAMP_4 ADDRESS 0x0068 R
P1588_RX_TIME_STAMP_4 RESET_VALUE 0x00000000
        RX_TIME_STAMP_4 BIT[15:0]

P1588_RX_TIME_STAMP_3 ADDRESS 0x006C R
P1588_RX_TIME_STAMP_3 RESET_VALUE 0x00000000
        RX_TIME_STAMP_3 BIT[15:0]

P1588_RX_TIME_STAMP_2 ADDRESS 0x0070 R
P1588_RX_TIME_STAMP_2 RESET_VALUE 0x00000000
        RX_TIME_STAMP_2 BIT[15:0]

P1588_RX_TIME_STAMP_1 ADDRESS 0x0074 R
P1588_RX_TIME_STAMP_1 RESET_VALUE 0x00000000
        RX_TIME_STAMP_1 BIT[15:0]

P1588_RX_TIME_STAMP_6 ADDRESS 0x0078 R
P1588_RX_TIME_STAMP_6 RESET_VALUE 0x00000000
        RX_MESSAGE_TYPE BIT[15:12]
        RX_FRAC_NANO BIT[11:0]

P1588_RX_FRAC_NANO ADDRESS 0x007C R
P1588_RX_FRAC_NANO RESET_VALUE 0x00000000
        RX_FRAC_NANO BIT[7:0]

P1588_TX_SEQUENCE_ID ADDRESS 0x0080 R
P1588_TX_SEQUENCE_ID RESET_VALUE 0x00000000
        TX_SQUENCE_ID BIT[15:0]

P1588_TX_SRC_PORT_ID_5 ADDRESS 0x0084 R
P1588_TX_SRC_PORT_ID_5 RESET_VALUE 0x00000000
        TX_SRC_PORT_ID_5 BIT[15:0]

P1588_TX_SRC_PORT_ID_4 ADDRESS 0x0088 R
P1588_TX_SRC_PORT_ID_4 RESET_VALUE 0x00000000
        TX_SRC_PORT_ID_4 BIT[15:0]

P1588_TX_SRC_PORT_ID_3 ADDRESS 0x008C R
P1588_TX_SRC_PORT_ID_3 RESET_VALUE 0x00000000
        TX_SRC_PORT_ID_3 BIT[15:0]

P1588_TX_SRC_PORT_ID_2 ADDRESS 0x0090 R
P1588_TX_SRC_PORT_ID_2 RESET_VALUE 0x00000000
        TX_SRC_PORT_ID_2 BIT[15:0]

P1588_TX_SRC_PORT_ID_1 ADDRESS 0x0094 R
P1588_TX_SRC_PORT_ID_1 RESET_VALUE 0x00000000
        TX_SRC_PORT_ID_1 BIT[15:0]

P1588_TX_TIME_STAMP_5 ADDRESS 0x0098 R
P1588_TX_TIME_STAMP_5 RESET_VALUE 0x00000000
        TX_TIME_STAMP_5 BIT[15:0]

P1588_TX_TIME_STAMP_4 ADDRESS 0x009C R
P1588_TX_TIME_STAMP_4 RESET_VALUE 0x00000000
        TX_TIME_STAMP_4 BIT[15:0]

P1588_TX_TIME_STAMP_3 ADDRESS 0x00A0 R
P1588_TX_TIME_STAMP_3 RESET_VALUE 0x00000000
        TX_TIME_STAMP_3 BIT[15:0]

P1588_TX_TIME_STAMP_2 ADDRESS 0x00A4 R
P1588_TX_TIME_STAMP_2 RESET_VALUE 0x00000000
        TX_TIME_STAMP_2 BIT[15:0]

P1588_TX_TIME_STAMP_1 ADDRESS 0x00A8 R
P1588_TX_TIME_STAMP_1 RESET_VALUE 0x00000000
        TX_TIME_STAMP_1 BIT[15:0]

P1588_TX_TIME_STAMP_6 ADDRESS 0x00AC R
P1588_TX_TIME_STAMP_6 RESET_VALUE 0x00000000
        TX_MESSAGE_TYPE BIT[15:12]
        TX_FRAC_NANO BIT[11:0]

P1588_TX_FRAC_NANO ADDRESS 0x00B0 R
P1588_TX_FRAC_NANO RESET_VALUE 0x00000000
        TX_FRAC_NANO BIT[7:0]

P1588_TX_ORIGIN_CORRECTION_4 ADDRESS 0x00B4 RW
P1588_TX_ORIGIN_CORRECTION_4 RESET_VALUE 0x00000000
        TX_ORIGIN_CORRECTION_4 BIT[15:0]

P1588_TX_ORIGIN_CORRECTION_3 ADDRESS 0x00B8 RW
P1588_TX_ORIGIN_CORRECTION_3 RESET_VALUE 0x00000000
        TX_ORIGIN_CORRECTION_3 BIT[15:0]

P1588_TX_ORIGIN_CORRECTION_2 ADDRESS 0x00BC RW
P1588_TX_ORIGIN_CORRECTION_2 RESET_VALUE 0x00000000
        TX_ORIGIN_CORRECTION_2 BIT[15:0]

P1588_TX_ORIGIN_CORRECTION_1 ADDRESS 0x00C0 RW
P1588_TX_ORIGIN_CORRECTION_1 RESET_VALUE 0x00000000
        TX_ORIGIN_CORRECTION_1 BIT[15:0]

P1588_TX_INGRESS_TRIG_TIME_4 ADDRESS 0x00C4 RW
P1588_TX_INGRESS_TRIG_TIME_4 RESET_VALUE 0x00000000
        TX_INGRESS_TRIG_TIME_4 BIT[15:0]

P1588_TX_INGRESS_TRIG_TIME_3 ADDRESS 0x00C8 RW
P1588_TX_INGRESS_TRIG_TIME_3 RESET_VALUE 0x00000000
        TX_INGRESS_TRIG_TIME_3 BIT[15:0]

P1588_TX_INGRESS_TRIG_TIME_2 ADDRESS 0x00CC RW
P1588_TX_INGRESS_TRIG_TIME_2 RESET_VALUE 0x00000000
        TX_INGRESS_TRIG_TIME_2 BIT[15:0]

P1588_TX_INGRESS_TRIG_TIME_1 ADDRESS 0x00D0 RW
P1588_TX_INGRESS_TRIG_TIME_1 RESET_VALUE 0x00000000
        TX_INGRESS_TRIG_TIME_1 BIT[3:0]

P1588_TX_LATENCY ADDRESS 0x00D4 RW
P1588_TX_LATENCY RESET_VALUE 0x00000000
        TX_LATENCY BIT[15:0]

P1588_INC_VALUE_2 ADDRESS 0x00D8 RW
P1588_INC_VALUE_2 RESET_VALUE 0x00000000
        INC_VALUE_2 BIT[15:0]

P1588_INC_VALUE_1 ADDRESS 0x00DC RW
P1588_INC_VALUE_1 RESET_VALUE 0x00000000
        INC_VALUE_1 BIT[15:0]

P1588_NANO_OFFSET_2 ADDRESS 0x00E0 RW
P1588_NANO_OFFSET_2 RESET_VALUE 0x00000000
        NANO_OFFSET_2 BIT[15:0]

P1588_NANO_OFFSET_1 ADDRESS 0x00E4 RW
P1588_NANO_OFFSET_1 RESET_VALUE 0x00000000
        NANO_OFFSET_1 BIT[15:0]

P1588_SEC_OFFSET_3 ADDRESS 0x00E8 RW
P1588_SEC_OFFSET_3 RESET_VALUE 0x00000000
        SEC_OFFSET_3 BIT[15:0]

P1588_SEC_OFFSET_2 ADDRESS 0x00EC RW
P1588_SEC_OFFSET_2 RESET_VALUE 0x00000000
        SEC_OFFSET_2 BIT[15:0]

P1588_SEC_OFFSET_1 ADDRESS 0x00F0 RW
P1588_SEC_OFFSET_1 RESET_VALUE 0x00000000
        SEC_OFFSET_1 BIT[15:0]

P1588_REAL_TIME_5 ADDRESS 0x00F4 R
P1588_REAL_TIME_5 RESET_VALUE 0x00000000
        REAL_TIME_5 BIT[15:0]

P1588_REAL_TIME_4 ADDRESS 0x00F8 R
P1588_REAL_TIME_4 RESET_VALUE 0x00000000
        REAL_TIME_4 BIT[15:0]

P1588_REAL_TIME_3 ADDRESS 0x00FC R
P1588_REAL_TIME_3 RESET_VALUE 0x00000000
        REAL_TIME_3 BIT[15:0]

P1588_REAL_TIME_2 ADDRESS 0x0100 R
P1588_REAL_TIME_2 RESET_VALUE 0x00000000
        REAL_TIME_2 BIT[15:0]

P1588_REAL_TIME_1 ADDRESS 0x0104 R
P1588_REAL_TIME_1 RESET_VALUE 0x00000000
        REAL_TIME_1 BIT[15:0]

P1588_RFC_FRAC_NANO_2 ADDRESS 0x0108 R
P1588_RFC_FRAC_NANO_2 RESET_VALUE 0x00000000
        RFC_FRAC_NANO_2 BIT[15:0]

P1588_RFC_FRAC_NANO_1 ADDRESS 0x010C R
P1588_RFC_FRAC_NANO_1 RESET_VALUE 0x00000000
        RFC_FRAC_NANO_1 BIT[3:0]

P1588_ADJUST_RTC ADDRESS 0x0110 W
P1588_ADJUST_RTC RESET_VALUE 0x00000000
        ADJUST_RTC BIT[15:0]

P1588_MISC_CONFIG ADDRESS 0x03C0 RW
P1588_MISC_CONFIG RESET_VALUE 0x00004004
        P2P_TC_OFFLOAD BIT[15]
        DROP_NEXT_PREAMBLE_EN BIT[14]
        EMBED_INGRESS_TIME_EN BIT[13]
        CF_FROM_PKT_EN BIT[12]
        PKT_ONE_STEP_EN BIT[11]
        TS_RTC_SELECT BIT[10]
        APPENDED_TIMESTAMP_SIZE BIT[9:8]
        CRC_VALIDATE_EN BIT[7]
        PTP_ADDR_CHK_EN BIT[6]
        PTP_VER_CHK_EN BIT[5]
        PTP_VERSION BIT[4:1]
        IPV6_UDP_CHK_EN BIT[0]

P1588_PTP_EXPANDED_INT_MASK ADDRESS 0x03C4 RW
P1588_PTP_EXPANDED_INT_MASK RESET_VALUE 0x00000010
        INT_TX_BUFFER_MASK BIT[8]
        INT_RX_BUFFER_MASK BIT[7]
        INT_PPS_OUT_MASK BIT[6]
        INT_PPS_IN_MASK BIT[5]
        INT_10MS_MASK BIT[4]
        INT_TRIG0_MASK BIT[3]
        INT_TRIG1_MASK BIT[2]
        INT_EVENT0_MASK BIT[1]
        INT_EVENT1_MASK BIT[0]

P1588_PTP_EXPANDED_INT_STATUS ADDRESS 0x03C8 R
P1588_PTP_EXPANDED_INT_STATUS RESET_VALUE 0x00000000
        INT_TX_BUFFER BIT[8]
        INT_RX_BUFFER BIT[7]
        INT_PPS_OUT BIT[6]
        INT_PPS_IN BIT[5]
        INT_10MS BIT[4]
        INT_TRIG0 BIT[3]
        INT_TRIG1 BIT[2]
        INT_EVENT0 BIT[1]
        INT_EVENT1 BIT[0]

P1588_LINK_DELAY_2 ADDRESS 0x03CC RW
P1588_LINK_DELAY_2 RESET_VALUE 0x00000000
        LINK_DELAY_2 BIT[15:0]

P1588_LINK_DELAY_1 ADDRESS 0x03D0 RW
P1588_LINK_DELAY_1 RESET_VALUE 0x00000000
        LINK_DELAY_1 BIT[15:0]

P1588_RTC_EXPANDED_CONFIG ADDRESS 0x0400 RW
P1588_RTC_EXPANDED_CONFIG RESET_VALUE 0x00000000
        SELECT_OUTPUT_WAVEFORM BIT[8:6]
        RTC_READ_MODE BIT[5]
        RTC_SNAPSHOT BIT[4]
        SET_INCVAL_MODE BIT[3]
        SET_INCVAL_VALID BIT[2]
        CLEAR_RTC BIT[1]
        LOAD_RTC BIT[0]

P1588_RTC_PRELOADED_5 ADDRESS 0x0404 RW
P1588_RTC_PRELOADED_5 RESET_VALUE 0x00000000
        RTC_PRELOADED_5 BIT[15:0]

P1588_RTC_PRELOADED_4 ADDRESS 0x0408 RW
P1588_RTC_PRELOADED_4 RESET_VALUE 0x00000000
        RTC_PRELOADED_4 BIT[15:0]

P1588_RTC_PRELOADED_3 ADDRESS 0x040C RW
P1588_RTC_PRELOADED_3 RESET_VALUE 0x00000000
        RTC_PRELOADED_3 BIT[15:0]

P1588_RTC_PRELOADED_2 ADDRESS 0x0410 RW
P1588_RTC_PRELOADED_2 RESET_VALUE 0x00000000
        RTC_PRELOADED_2 BIT[15:0]

P1588_RTC_PRELOADED_1 ADDRESS 0x0414 RW
P1588_RTC_PRELOADED_1 RESET_VALUE 0x00000000
        RTC_PRELOADED_1 BIT[15:0]

P1588_GRAND_MASTER_CONFIG_0 ADDRESS 0x0800 RW
P1588_GRAND_MASTER_CONFIG_0 RESET_VALUE 0x00000000
        GRANDMASTER_MODE BIT[6]
        GM_PPS_SYNC BIT[5]
        GM_PLL_MODE BIT[4]
        GM_MAXFREQ_OFFSET BIT[3:0]

P1588_GRAND_MASTER_CONFIG_1 ADDRESS 0x0804 RW
P1588_GRAND_MASTER_CONFIG_1 RESET_VALUE 0x00000000
        GM_KP_LDN BIT[11:6]
        GM_KI_LDN BIT[5:0]

P1588_GM_PPS_TIMESTAMP_5 ADDRESS 0x0808 R
P1588_GM_PPS_TIMESTAMP_5 RESET_VALUE 0x00000000
        GM_PPS_TIMESTAMP_5 BIT[15:0]

P1588_GM_PPS_TIMESTAMP_4 ADDRESS 0x080C R
P1588_GM_PPS_TIMESTAMP_4 RESET_VALUE 0x00000000
        GM_PPS_TIMESTAMP_4 BIT[15:0]

P1588_GM_PPS_TIMESTAMP_3 ADDRESS 0x0810 R
P1588_GM_PPS_TIMESTAMP_3 RESET_VALUE 0x00000000
        GM_PPS_TIMESTAMP_3 BIT[15:0]

P1588_GM_PPS_TIMESTAMP_2 ADDRESS 0x0814 R
P1588_GM_PPS_TIMESTAMP_2 RESET_VALUE 0x00000000
        GM_PPS_TIMESTAMP_2 BIT[15:0]

P1588_GM_PPS_TIMESTAMP_1 ADDRESS 0x0818 R
P1588_GM_PPS_TIMESTAMP_1 RESET_VALUE 0x00000000
        GM_PPS_TIMESTAMP_1 BIT[15:0]

P1588_CURRENT_INC_VALUE_2 ADDRESS 0x081C R
P1588_CURRENT_INC_VALUE_2 RESET_VALUE 0x00000000
        CURRENT_INC_VALUE_2 BIT[15:0]

P1588_CURRENT_INC_VALUE_1 ADDRESS 0x0820 R
P1588_CURRENT_INC_VALUE_1 RESET_VALUE 0x00000000
        CURRENT_INC_VALUE_1 BIT[15:0]

P1588_PPSIN_LATENCY ADDRESS 0x0824 RW
P1588_PPSIN_LATENCY RESET_VALUE 0x00000000
        PPSIN_LATENCY BIT[7:0]

P1588_PHASE_ADJUST_2 ADDRESS 0x0C00 RW
P1588_PHASE_ADJUST_2 RESET_VALUE 0x00000000
        PHASE_ADJUST_2 BIT[13:0]

P1588_PHASE_ADJUST_1 ADDRESS 0x0C04 RW
P1588_PHASE_ADJUST_1 RESET_VALUE 0x00000000
        PHASE_ADJUST_1 BIT[15:0]

P1588_PPS_PUL_WIDTH_HIGH ADDRESS 0x0C0C RW
P1588_PPS_PUL_WIDTH_HIGH RESET_VALUE 0x00000000
        PPS_PUL_WIDTH_HIGH BIT[15:0]

P1588_PPS_PUL_WIDTH_LOW ADDRESS 0x0C10 RW
P1588_PPS_PUL_WIDTH_LOW RESET_VALUE 0x00000000
        PPS_PUL_WIDTH_LOW BIT[15:0]

P1588_WAVE_PERIOD_3 ADDRESS 0x0C14 RW
P1588_WAVE_PERIOD_3 RESET_VALUE 0x00000000
        WAVE_PERIOD_3 BIT[15:0]

P1588_WAVE_PERIOD_2 ADDRESS 0x0C18 RW
P1588_WAVE_PERIOD_2 RESET_VALUE 0x00000000
        WAVE_PERIOD_2 BIT[15:0]

P1588_WAVE_PERIOD_1 ADDRESS 0x0C1C RW
P1588_WAVE_PERIOD_1 RESET_VALUE 0x00000000
        WAVE_PERIOD_1 BIT[15:0]

P1588_TRIG0_CONFIG ADDRESS 0x1000 RW
P1588_TRIG0_CONFIG RESET_VALUE 0x00000000
        TRIG0_SET BIT[8]
        TRIG0_NOTIFY BIT[7]
        TRIG0_IF_LATE BIT[6]
        TRIG0_PATTERN BIT[5:3]
        TRIG0_FORCE_VALUE BIT[2]
        TRIG0_FORCE_EN BIT[1]
        TRIG0_ENABLE BIT[0]

P1588_TRIG0_STATUS ADDRESS 0x1004 R
P1588_TRIG0_STATUS RESET_VALUE 0x00000000
        TRIG0_ERROR BIT[3:2]
        TRIG0_ACTIVE BIT[1]
        TRIG0_FINISHED BIT[0]

P1588_TRIG1_CONFIG ADDRESS 0x1008 RW
P1588_TRIG1_CONFIG RESET_VALUE 0x00000000
        TRIG1_SET BIT[8]
        TRIG1_NOTIFY BIT[7]
        TRIG1_IF_LATE BIT[6]
        TRIG1_PATTERN BIT[5:3]
        TRIG1_FORCE_VALUE BIT[2]
        TRIG1_FORCE_EN BIT[1]
        TRIG1_ENABLE BIT[0]

P1588_TRIG1_STATUS ADDRESS 0x100C R
P1588_TRIG1_STATUS RESET_VALUE 0x00000000
        TRIG1_ERROR BIT[3:2]
        TRIG1_ACTIVE BIT[1]
        TRIG1_FINISHED BIT[0]

P1588_TRIG0_TIME_5 ADDRESS 0x1010 RW
P1588_TRIG0_TIME_5 RESET_VALUE 0x00000000
        TRIG0_TIME_5 BIT[15:0]

P1588_TRIG0_TIME_4 ADDRESS 0x1014 RW
P1588_TRIG0_TIME_4 RESET_VALUE 0x00000000
        TRIG0_TIME_4 BIT[15:0]

P1588_TRIG0_TIME_3 ADDRESS 0x1018 RW
P1588_TRIG0_TIME_3 RESET_VALUE 0x00000000
        TRIG0_TIME_3 BIT[15:0]

P1588_TRIG0_TIME_2 ADDRESS 0x101C RW
P1588_TRIG0_TIME_2 RESET_VALUE 0x00000000
        TRIG0_TIME_2 BIT[15:0]

P1588_TRIG0_TIME_1 ADDRESS 0x1020 RW
P1588_TRIG0_TIME_1 RESET_VALUE 0x00000000
        TRIG0_TIME_1 BIT[15:0]

P1588_TRIG1_TIME_5 ADDRESS 0x1024 RW
P1588_TRIG1_TIME_5 RESET_VALUE 0x00000000
        TRIG1_TIME_5 BIT[15:0]

P1588_TRIG1_TIME_4 ADDRESS 0x1028 RW
P1588_TRIG1_TIME_4 RESET_VALUE 0x00000000
        TRIG1_TIME_4 BIT[15:0]

P1588_TRIG1_TIME_3 ADDRESS 0x102C RW
P1588_TRIG1_TIME_3 RESET_VALUE 0x00000000
        TRIG1_TIME_3 BIT[15:0]

P1588_TRIG1_TIME_2 ADDRESS 0x1030 RW
P1588_TRIG1_TIME_2 RESET_VALUE 0x00000000
        TRIG1_TIME_2 BIT[15:0]

P1588_TRIG1_TIME_1 ADDRESS 0x1034 RW
P1588_TRIG1_TIME_1 RESET_VALUE 0x00000000
        TRIG1_TIME_1 BIT[15:0]

P1588_EVENT0_CONFIG ADDRESS 0x1038 RW
P1588_EVENT0_CONFIG RESET_VALUE 0x00000000
        EVENT0_RISE_EN BIT[4]
        EVENT0_FALL_EN BIT[3]
        EVENT0_SINGLE_CAP BIT[2]
        EVENT0_NOTIFY BIT[1]
        EVENT0_CLEAR_STAT BIT[0]

P1588_EVENT0_STATUS ADDRESS 0x103C R
P1588_EVENT0_STATUS RESET_VALUE 0x00000000
        EVENT0_MISSED_COUNT BIT[6:3]
        EVENT0_MUL_EVENT BIT[2]
        EVENT0_DIR_DETECTED BIT[1]
        EVENT0_DETECTED BIT[0]

P1588_EVENT1_CONFIG ADDRESS 0x1040 RW
P1588_EVENT1_CONFIG RESET_VALUE 0x00000000
        EVENT1_RISE_EN BIT[4]
        EVENT1_FALL_EN BIT[3]
        EVENT1_SINGLE_CAP BIT[2]
        EVENT1_NOTIFY BIT[1]
        EVENT1_CLEAR_STAT BIT[0]

P1588_EVENT1_STATUS ADDRESS 0x1044 R
P1588_EVENT1_STATUS RESET_VALUE 0x00000000
        EVENT1_MISSED_COUNT BIT[6:3]
        EVENT1_MUL_EVENT BIT[2]
        EVENT1_DIR_DETECTED BIT[1]
        EVENT1_DETECTED BIT[0]

P1588_EVENT0_TIMESTAMP_5 ADDRESS 0x1048 R
P1588_EVENT0_TIMESTAMP_5 RESET_VALUE 0x00000000
        EVENT0_TIMESTAMP_5 BIT[15:0]

P1588_EVENT0_TIMESTAMP_4 ADDRESS 0x104C R
P1588_EVENT0_TIMESTAMP_4 RESET_VALUE 0x00000000
        EVENT0_TIMESTAMP_4 BIT[15:0]

P1588_EVENT0_TIMESTAMP_3 ADDRESS 0x1050 R
P1588_EVENT0_TIMESTAMP_3 RESET_VALUE 0x00000000
        EVENT0_TIMESTAMP_3 BIT[15:0]

P1588_EVENT0_TIMESTAMP_2 ADDRESS 0x1054 R
P1588_EVENT0_TIMESTAMP_2 RESET_VALUE 0x00000000
        EVENT0_TIMESTAMP_2 BIT[15:0]

P1588_EVENT0_TIMESTAMP_1 ADDRESS 0x1058 R
P1588_EVENT0_TIMESTAMP_1 RESET_VALUE 0x00000000
        EVENT0_TIMESTAMP_1 BIT[15:0]

P1588_EVENT1_TIMESTAMP_5 ADDRESS 0x105C R
P1588_EVENT1_TIMESTAMP_5 RESET_VALUE 0x00000000
        EVENT1_TIMESTAMP_5 BIT[15:0]

P1588_EVENT1_TIMESTAMP_4 ADDRESS 0x1060 R
P1588_EVENT1_TIMESTAMP_4 RESET_VALUE 0x00000000
        EVENT1_TIMESTAMP_4 BIT[15:0]

P1588_EVENT1_TIMESTAMP_3 ADDRESS 0x1064 R
P1588_EVENT1_TIMESTAMP_3 RESET_VALUE 0x00000000
        EVENT1_TIMESTAMP_3 BIT[15:0]

P1588_EVENT1_TIMESTAMP_2 ADDRESS 0x1068 R
P1588_EVENT1_TIMESTAMP_2 RESET_VALUE 0x00000000
        EVENT1_TIMESTAMP_2 BIT[15:0]

P1588_EVENT1_TIMESTAMP_1 ADDRESS 0x106C R
P1588_EVENT1_TIMESTAMP_1 RESET_VALUE 0x00000000
        EVENT1_TIMESTAMP_1 BIT[15:0]

P1588_RX_SEQUENCE_ID_PRE ADDRESS 0x1400 R
P1588_RX_SEQUENCE_ID_PRE RESET_VALUE 0x00000000
        RX_SEQUENCE_ID_PRE BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE_5 ADDRESS 0x1404 R
P1588_RX_SRC_PORT_ID_PRE_5 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE_5 BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE_4 ADDRESS 0x1408 R
P1588_RX_SRC_PORT_ID_PRE_4 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE_4 BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE_3 ADDRESS 0x140C R
P1588_RX_SRC_PORT_ID_PRE_3 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE_3 BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE_2 ADDRESS 0x1410 R
P1588_RX_SRC_PORT_ID_PRE_2 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE_2 BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE_1 ADDRESS 0x1414 R
P1588_RX_SRC_PORT_ID_PRE_1 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE_1 BIT[15:0]

P1588_RX_TIMESTAMP_PRE_5 ADDRESS 0x1418 R
P1588_RX_TIMESTAMP_PRE_5 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE_5 BIT[15:0]

P1588_RX_TIMESTAMP_PRE_4 ADDRESS 0x141C R
P1588_RX_TIMESTAMP_PRE_4 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE_4 BIT[15:0]

P1588_RX_TIMESTAMP_PRE_3 ADDRESS 0x1420 R
P1588_RX_TIMESTAMP_PRE_3 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE_3 BIT[15:0]

P1588_RX_TIMESTAMP_PRE_2 ADDRESS 0x1424 R
P1588_RX_TIMESTAMP_PRE_2 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE_2 BIT[15:0]

P1588_RX_TIMESTAMP_PRE_1 ADDRESS 0x1428 R
P1588_RX_TIMESTAMP_PRE_1 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE_1 BIT[15:0]

P1588_RX_TIMESTAMP_PRE_6 ADDRESS 0x142C R
P1588_RX_TIMESTAMP_PRE_6 RESET_VALUE 0x00000000
        RX_MESSAGE_TYPE_PRE BIT[15:12]
        RX_FRAC_NANO_PRE_2 BIT[11:0]

P1588_RX_FRAC_NANO_PRE_1 ADDRESS 0x1430 R
P1588_RX_FRAC_NANO_PRE_1 RESET_VALUE 0x00000000
        RX_FRAC_NANO_PRE_1 BIT[7:0]

P1588_RX_SEQUENCE_ID_PRE2 ADDRESS 0x1468 R
P1588_RX_SEQUENCE_ID_PRE2 RESET_VALUE 0x00000000
        RX_SEQUENCE_ID_PRE2 BIT[7:0]

P1588_RX_SRC_PORT_ID_PRE2_5 ADDRESS 0x146C R
P1588_RX_SRC_PORT_ID_PRE2_5 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE2_5 BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE2_4 ADDRESS 0x1470 R
P1588_RX_SRC_PORT_ID_PRE2_4 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE2_4 BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE2_3 ADDRESS 0x1474 R
P1588_RX_SRC_PORT_ID_PRE2_3 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE2_3 BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE2_2 ADDRESS 0x1478 R
P1588_RX_SRC_PORT_ID_PRE2_2 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE2_2 BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE2_1 ADDRESS 0x147C R
P1588_RX_SRC_PORT_ID_PRE2_1 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE2_1 BIT[15:0]

P1588_RX_TIMESTAMP_PRE2_5 ADDRESS 0x1480 R
P1588_RX_TIMESTAMP_PRE2_5 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE2_5 BIT[15:0]

P1588_RX_TIMESTAMP_PRE2_4 ADDRESS 0x1484 R
P1588_RX_TIMESTAMP_PRE2_4 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE2_4 BIT[15:0]

P1588_RX_TIMESTAMP_PRE2_3 ADDRESS 0x1488 R
P1588_RX_TIMESTAMP_PRE2_3 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE2_3 BIT[15:0]

P1588_RX_TIMESTAMP_PRE2_2 ADDRESS 0x148C R
P1588_RX_TIMESTAMP_PRE2_2 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE2_2 BIT[15:0]

P1588_RX_TIMESTAMP_PRE2_1 ADDRESS 0x1490 R
P1588_RX_TIMESTAMP_PRE2_1 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE2_1 BIT[15:0]

P1588_RX_TIMESTAMP_PRE2_6 ADDRESS 0x1494 R
P1588_RX_TIMESTAMP_PRE2_6 RESET_VALUE 0x00000000
        RX_MESSAGE_TYPE_PRE2 BIT[15:12]
        RX_FRAC_NANO_PRE2_2 BIT[11:0]

P1588_RX_FRAC_NANO_PRE2_1 ADDRESS 0x1498 R
P1588_RX_FRAC_NANO_PRE2_1 RESET_VALUE 0x00000000
        RX_FRAC_NANO_PRE2_1 BIT[7:0]

P1588_RX_SEQUENCE_ID_PRE3 ADDRESS 0x14D0 R
P1588_RX_SEQUENCE_ID_PRE3 RESET_VALUE 0x00000000
        RX_SEQUENCE_ID_PRE3 BIT[7:0]

P1588_RX_SRC_PORT_ID_PRE3_5 ADDRESS 0x14D4 R
P1588_RX_SRC_PORT_ID_PRE3_5 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE3_5 BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE3_4 ADDRESS 0x14D8 R
P1588_RX_SRC_PORT_ID_PRE3_4 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE3_4 BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE3_3 ADDRESS 0x14DC R
P1588_RX_SRC_PORT_ID_PRE3_3 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE3_3 BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE3_2 ADDRESS 0x14E0 R
P1588_RX_SRC_PORT_ID_PRE3_2 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE3_2 BIT[15:0]

P1588_RX_SRC_PORT_ID_PRE3_1 ADDRESS 0x14E4 R
P1588_RX_SRC_PORT_ID_PRE3_1 RESET_VALUE 0x00000000
        RX_SRC_PORT_ID_PRE3_1 BIT[15:0]

P1588_RX_TIMESTAMP_PRE3_5 ADDRESS 0x14E8 R
P1588_RX_TIMESTAMP_PRE3_5 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE3_5 BIT[15:0]

P1588_RX_TIMESTAMP_PRE3_4 ADDRESS 0x14EC R
P1588_RX_TIMESTAMP_PRE3_4 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE3_4 BIT[15:0]

P1588_RX_TIMESTAMP_PRE3_3 ADDRESS 0x14F0 R
P1588_RX_TIMESTAMP_PRE3_3 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE3_3 BIT[15:0]

P1588_RX_TIMESTAMP_PRE3_2 ADDRESS 0x14F4 R
P1588_RX_TIMESTAMP_PRE3_2 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE3_2 BIT[15:0]

P1588_RX_TIMESTAMP_PRE3_1 ADDRESS 0x14F8 R
P1588_RX_TIMESTAMP_PRE3_1 RESET_VALUE 0x00000000
        RX_TIMESTAMP_PRE3_1 BIT[15:0]

P1588_RX_TIMESTAMP_PRE3_6 ADDRESS 0x14FC R
P1588_RX_TIMESTAMP_PRE3_6 RESET_VALUE 0x00000000
        RX_MESSAGE_TYPE_PRE3 BIT[15:12]
        RX_FRAC_NANO_PRE3_2 BIT[11:0]

P1588_RX_FRAC_NANO_PRE3_1 ADDRESS 0x1500 R
P1588_RX_FRAC_NANO_PRE3_1 RESET_VALUE 0x00000000
        RX_FRAC_NANO_PRE3_1 BIT[7:0]

P1588_RX_COM_TS_CTRL ADDRESS 0x1800 RW
P1588_RX_COM_TS_CTRL RESET_VALUE 0x00000000
        Y1731_INSERT_TS_EN BIT[13]
        Y1731_EN BIT[12]
        UDP_FILT_EN BIT[11]
        UDP_DPORT_EN BIT[10]
        IPV6_FILT_EN BIT[9]
        IPV6_DA_FILT_EN BIT[8]
        IPV6_NEXT_HEADER_EN BIT[7]
        IPV4_FILT_EN BIT[6]
        IPV4_DA_EN BIT[5]
        IPV4_LAYER4_PROTOCOL_EN BIT[4]
        MAC_FILT_EN BIT[3]
        MAC_DA_EN BIT[2]
        MAC_LENGTHTYPE_EN BIT[1]
        FILT_EN BIT[0]

P1588_RX_FILT_MAC_DA_3 ADDRESS 0x1804 RW
P1588_RX_FILT_MAC_DA_3 RESET_VALUE 0x00000000
        RX_FILT_MAC_DA_3 BIT[15:0]

P1588_RX_FILT_MAC_DA_2 ADDRESS 0x1808 RW
P1588_RX_FILT_MAC_DA_2 RESET_VALUE 0x00000000
        RX_FILT_MAC_DA_2 BIT[15:0]

P1588_RX_FILT_MAC_DA_1 ADDRESS 0x180C RW
P1588_RX_FILT_MAC_DA_1 RESET_VALUE 0x00000000
        RX_FILT_MAC_DA_1 BIT[15:0]

P1588_RX_FILT_IPV4_DA_2 ADDRESS 0x1810 RW
P1588_RX_FILT_IPV4_DA_2 RESET_VALUE 0x00000000
        RX_FILT_IPV4_DA_2 BIT[15:0]

P1588_RX_FILT_IPV4_DA_1 ADDRESS 0x1814 RW
P1588_RX_FILT_IPV4_DA_1 RESET_VALUE 0x00000000
        RX_FILT_IPV4_DA_1 BIT[15:0]

P1588_RX_FILT_IPV6_DA_8 ADDRESS 0x1818 RW
P1588_RX_FILT_IPV6_DA_8 RESET_VALUE 0x00000000
        RX_FILT_IPV6_DA_8 BIT[15:0]

P1588_RX_FILT_IPV6_DA_7 ADDRESS 0x181C RW
P1588_RX_FILT_IPV6_DA_7 RESET_VALUE 0x00000000
        RX_FILT_IPV6_DA_7 BIT[15:0]

P1588_RX_FILT_IPV6_DA_6 ADDRESS 0x1820 RW
P1588_RX_FILT_IPV6_DA_6 RESET_VALUE 0x00000000
        RX_FILT_IPV6_DA_6 BIT[15:0]

P1588_RX_FILT_IPV6_DA_5 ADDRESS 0x1824 RW
P1588_RX_FILT_IPV6_DA_5 RESET_VALUE 0x00000000
        RX_FILT_IPV6_DA_5 BIT[15:0]

P1588_RX_FILT_IPV6_DA_4 ADDRESS 0x1828 RW
P1588_RX_FILT_IPV6_DA_4 RESET_VALUE 0x00000000
        RX_FILT_IPV6_DA_4 BIT[15:0]

P1588_RX_FILT_IPV6_DA_3 ADDRESS 0x182C RW
P1588_RX_FILT_IPV6_DA_3 RESET_VALUE 0x00000000
        RX_FILT_IPV6_DA_3 BIT[15:0]

P1588_RX_FILT_IPV6_DA_2 ADDRESS 0x1830 RW
P1588_RX_FILT_IPV6_DA_2 RESET_VALUE 0x00000000
        RX_FILT_IPV6_DA_2 BIT[15:0]

P1588_RX_FILT_IPV6_DA_1 ADDRESS 0x1834 RW
P1588_RX_FILT_IPV6_DA_1 RESET_VALUE 0x00000000
        RX_FILT_IPV6_DA_1 BIT[15:0]

P1588_RX_FILT_MAC_LENGTHTYPE ADDRESS 0x1838 RW
P1588_RX_FILT_MAC_LENGTHTYPE RESET_VALUE 0x00000000
        RX_FILT_MAC_LENGTHTYPE BIT[15:0]

P1588_RX_FILT_LAYER4_PROTOCOL ADDRESS 0x183C RW
P1588_RX_FILT_LAYER4_PROTOCOL RESET_VALUE 0x00000000
        RX_FILT_LAYER4_PROTOCOL BIT[7:0]

P1588_RX_FILT_UDP_PORT ADDRESS 0x1840 RW
P1588_RX_FILT_UDP_PORT RESET_VALUE 0x00000000
        RX_FILT_UDP_PORT BIT[15:0]

P1588_RX_COM_TS_STATUS ADDRESS 0x1844 R
P1588_RX_COM_TS_STATUS RESET_VALUE 0x00000000
        Y1731_MATCH BIT[4]
        UDP_MATCH BIT[3]
        IPV6_MATCH BIT[2]
        IPV4_MATCH BIT[1]
        MAC_MATCH BIT[0]

P1588_RX_COM_TIMESTAMP_5 ADDRESS 0x1848 R
P1588_RX_COM_TIMESTAMP_5 RESET_VALUE 0x00000000
        RX_COM_TIMESTAMP_5 BIT[15:0]

P1588_RX_COM_TIMESTAMP_4 ADDRESS 0x184C R
P1588_RX_COM_TIMESTAMP_4 RESET_VALUE 0x00000000
        RX_COM_TIMESTAMP_4 BIT[15:0]

P1588_RX_COM_TIMESTAMP_3 ADDRESS 0x1850 R
P1588_RX_COM_TIMESTAMP_3 RESET_VALUE 0x00000000
        RX_COM_TIMESTAMP_3 BIT[15:0]

P1588_RX_COM_TIMESTAMP_2 ADDRESS 0x1854 R
P1588_RX_COM_TIMESTAMP_2 RESET_VALUE 0x00000000
        RX_COM_TIMESTAMP_2 BIT[15:0]

P1588_RX_COM_TIMESTAMP_1 ADDRESS 0x1858 R
P1588_RX_COM_TIMESTAMP_1 RESET_VALUE 0x00000000
        RX_COM_TIMESTAMP_1 BIT[15:0]

P1588_RX_COM_FRAC_NANO ADDRESS 0x185C R
P1588_RX_COM_FRAC_NANO RESET_VALUE 0x00000000
        RX_COM_FRAC_NANO BIT[15:0]

P1588_RX_COM_TIMESTAMP_PRE_5 ADDRESS 0x1860 R
P1588_RX_COM_TIMESTAMP_PRE_5 RESET_VALUE 0x00000000
        RX_COM_TIMESTAMP_PRE_5 BIT[15:0]

P1588_RX_COM_TIMESTAMP_PRE_4 ADDRESS 0x1864 R
P1588_RX_COM_TIMESTAMP_PRE_4 RESET_VALUE 0x00000000
        RX_COM_TIMESTAMP_PRE_4 BIT[15:0]

P1588_RX_COM_TIMESTAMP_PRE_3 ADDRESS 0x1868 R
P1588_RX_COM_TIMESTAMP_PRE_3 RESET_VALUE 0x00000000
        RX_COM_TIMESTAMP_PRE_3 BIT[15:0]

P1588_RX_COM_TIMESTAMP_PRE_2 ADDRESS 0x186C R
P1588_RX_COM_TIMESTAMP_PRE_2 RESET_VALUE 0x00000000
        RX_COM_TIMESTAMP_PRE_2 BIT[15:0]

P1588_RX_COM_TIMESTAMP_PRE_1 ADDRESS 0x1870 R
P1588_RX_COM_TIMESTAMP_PRE_1 RESET_VALUE 0x00000000
        RX_COM_TIMESTAMP_PRE_1 BIT[15:0]

P1588_RX_COM_FRAC_NANO_PRE ADDRESS 0x1874 R
P1588_RX_COM_FRAC_NANO_PRE RESET_VALUE 0x00000000
        RX_COM_FRAC_NANO_PRE BIT[15:0]

P1588_RX_Y1731_IDENTITY ADDRESS 0x1878 R
P1588_RX_Y1731_IDENTITY RESET_VALUE 0x00000000
        RX_Y1731_IDENTITY BIT[15:0]

P1588_RX_Y1731_IDENTITY_PRE ADDRESS 0x187C R
P1588_RX_Y1731_IDENTITY_PRE RESET_VALUE 0x00000000
        RX_Y1731_IDENTITY_PRE BIT[15:0]

P1588_TX_COM_TS_CTRL ADDRESS 0x1880 RW
P1588_TX_COM_TS_CTRL RESET_VALUE 0x00000000
        Y1731_SA_CHK_EN BIT[14]
        Y1731_INSERT_TS_EN BIT[13]
        Y1731_EN BIT[12]
        UDP_FILT_EN BIT[11]
        UDP_DPORT_EN BIT[10]
        IPV6_FILT_EN BIT[9]
        IPV6_DA_FILT_EN BIT[8]
        IPV6_NEXT_HEADER_EN BIT[7]
        IPV4_FILT_EN BIT[6]
        IPV4_DA_EN BIT[5]
        IPV4_LAYER4_PROTOCOL_EN BIT[4]
        MAC_FILT_EN BIT[3]
        MAC_DA_EN BIT[2]
        MAC_LENGTHTYPE_EN BIT[1]
        FILT_EN BIT[0]

P1588_TX_FILT_MAC_DA_3 ADDRESS 0x1884 RW
P1588_TX_FILT_MAC_DA_3 RESET_VALUE 0x00000000
        TX_FILT_MAC_DA_3 BIT[15:0]

P1588_TX_FILT_MAC_DA_2 ADDRESS 0x1888 RW
P1588_TX_FILT_MAC_DA_2 RESET_VALUE 0x00000000
        TX_FILT_MAC_DA_2 BIT[15:0]

P1588_TX_FILT_MAC_DA_1 ADDRESS 0x188C RW
P1588_TX_FILT_MAC_DA_1 RESET_VALUE 0x00000000
        TX_FILT_MAC_DA_1 BIT[15:0]

P1588_TX_FILT_IPV4_DA_2 ADDRESS 0x1890 RW
P1588_TX_FILT_IPV4_DA_2 RESET_VALUE 0x00000000
        TX_FILT_IPV4_DA_2 BIT[15:0]

P1588_TX_FILT_IPV4_DA_1 ADDRESS 0x1894 RW
P1588_TX_FILT_IPV4_DA_1 RESET_VALUE 0x00000000
        TX_FILT_IPV4_DA_1 BIT[15:0]

P1588_TX_FILT_IPV6_DA_8 ADDRESS 0x1898 RW
P1588_TX_FILT_IPV6_DA_8 RESET_VALUE 0x00000000
        TX_FILT_IPV6_DA_8 BIT[15:0]

P1588_TX_FILT_IPV6_DA_7 ADDRESS 0x189C RW
P1588_TX_FILT_IPV6_DA_7 RESET_VALUE 0x00000000
        TX_FILT_IPV6_DA_7 BIT[15:0]

P1588_TX_FILT_IPV6_DA_6 ADDRESS 0x18A0 RW
P1588_TX_FILT_IPV6_DA_6 RESET_VALUE 0x00000000
        TX_FILT_IPV6_DA_6 BIT[15:0]

P1588_TX_FILT_IPV6_DA_5 ADDRESS 0x18A4 RW
P1588_TX_FILT_IPV6_DA_5 RESET_VALUE 0x00000000
        TX_FILT_IPV6_DA_5 BIT[15:0]

P1588_TX_FILT_IPV6_DA_4 ADDRESS 0x18A8 RW
P1588_TX_FILT_IPV6_DA_4 RESET_VALUE 0x00000000
        TX_FILT_IPV6_DA_4 BIT[15:0]

P1588_TX_FILT_IPV6_DA_3 ADDRESS 0x18AC RW
P1588_TX_FILT_IPV6_DA_3 RESET_VALUE 0x00000000
        TX_FILT_IPV6_DA_3 BIT[15:0]

P1588_TX_FILT_IPV6_DA_2 ADDRESS 0x18B0 RW
P1588_TX_FILT_IPV6_DA_2 RESET_VALUE 0x00000000
        TX_FILT_IPV6_DA_2 BIT[15:0]

P1588_TX_FILT_IPV6_DA_1 ADDRESS 0x18B4 RW
P1588_TX_FILT_IPV6_DA_1 RESET_VALUE 0x00000000
        TX_FILT_IPV6_DA_1 BIT[15:0]

P1588_TX_FILT_MAC_LENGTHTYPE ADDRESS 0x18B8 RW
P1588_TX_FILT_MAC_LENGTHTYPE RESET_VALUE 0x00000000
        TX_FILT_MAC_LENGTHTYPE BIT[15:0]

P1588_TX_FILT_LAYER4_PROTOCOL ADDRESS 0x18BC RW
P1588_TX_FILT_LAYER4_PROTOCOL RESET_VALUE 0x00000000
        TX_FILT_LAYER4_PROTOCOL BIT[7:0]

P1588_TX_FILT_UDP_PORT ADDRESS 0x18C0 RW
P1588_TX_FILT_UDP_PORT RESET_VALUE 0x00000000
        TX_FILT_UDP_PORT BIT[15:0]

P1588_TX_COM_TS_STATUS ADDRESS 0x18C4 R
P1588_TX_COM_TS_STATUS RESET_VALUE 0x00000000
        Y1731_MATCH BIT[4]
        UDP_MATCH BIT[3]
        IPV6_MATCH BIT[2]
        IPV4_MATCH BIT[1]
        MAC_MATCH BIT[0]

P1588_TX_COM_TIMESTAMP_5 ADDRESS 0x18C8 R
P1588_TX_COM_TIMESTAMP_5 RESET_VALUE 0x00000000
        TX_COM_TIMESTAMP_5 BIT[15:0]

P1588_TX_COM_TIMESTAMP_4 ADDRESS 0x18CC R
P1588_TX_COM_TIMESTAMP_4 RESET_VALUE 0x00000000
        TX_COM_TIMESTAMP_4 BIT[15:0]

P1588_TX_COM_TIMESTAMP_3 ADDRESS 0x18D0 R
P1588_TX_COM_TIMESTAMP_3 RESET_VALUE 0x00000000
        TX_COM_TIMESTAMP_3 BIT[15:0]

P1588_TX_COM_TIMESTAMP_2 ADDRESS 0x18D4 R
P1588_TX_COM_TIMESTAMP_2 RESET_VALUE 0x00000000
        TX_COM_TIMESTAMP_2 BIT[15:0]

P1588_TX_COM_TIMESTAMP_1 ADDRESS 0x18D8 R
P1588_TX_COM_TIMESTAMP_1 RESET_VALUE 0x00000000
        TX_COM_TIMESTAMP_1 BIT[15:0]

P1588_TX_COM_FRAC_NANO ADDRESS 0x18DC R
P1588_TX_COM_FRAC_NANO RESET_VALUE 0x00000000
        TX_COM_FRAC_NANO BIT[15:0]

P1588_TX_Y1731_IDENTITY ADDRESS 0x18F8 R
P1588_TX_Y1731_IDENTITY RESET_VALUE 0x00000000
        TX_Y1731_IDENTITY BIT[15:0]

P1588_Y1731_DM_CONTROL ADDRESS 0x1900 RW
P1588_Y1731_DM_CONTROL RESET_VALUE 0x00000000
        Y1731_DMM_LPBK_EN BIT[8]
        VALID_MEG_LEVEL_BITMAP BIT[7:0]

P1588_LOC_MAC_ADDR_O_3 ADDRESS 0x0128 RW
P1588_LOC_MAC_ADDR_O_3 RESET_VALUE 0x00000000
        LOC_MAC_ADDR_O_3 BIT[15:0]

P1588_LOC_MAC_ADDR_O_2 ADDRESS 0x012C RW
P1588_LOC_MAC_ADDR_O_2 RESET_VALUE 0x00000000
        LOC_MAC_ADDR_O_2 BIT[15:0]

P1588_LOC_MAC_ADDR_O_1 ADDRESS 0x0130 RW
P1588_LOC_MAC_ADDR_O_1 RESET_VALUE 0x00000000
        LOC_MAC_ADDR_O_1 BIT[15:0]

P1588_BAUD_CONFIG ADDRESS 0x1C00 RW
P1588_BAUD_CONFIG RESET_VALUE 0x0000032E
        BAUD_CONFIG BIT[15:0]

P1588_UART_CONFIGURATION ADDRESS 0x1C04 RW
P1588_UART_CONFIGURATION RESET_VALUE 0x00000000
        UART_TOD_IO_EN BIT[3]
        UART_PARITY_EN BIT[2]
        UART_MSB_FIRST BIT[1]
        UART_START_POLARITY BIT[0]

P1588_RESET_UART_BUFFER ADDRESS 0x1C08 RW
P1588_RESET_UART_BUFFER RESET_VALUE 0x00000000
        RESET_UART_BUFFER BIT[0]

P1588_UART_BUFFER_RX_TX_STATUS ADDRESS 0x1C0C R
P1588_UART_BUFFER_RX_TX_STATUS RESET_VALUE 0x00000000
        UART_RX_BUFFER_DATA_PRESENT BIT[8]
        UART_RX_BUFFER_FULL BIT[7]
        UART_RX_BUFFER_HALF_FULL BIT[6]
        UART_RX_BUFFER_ALMOST_FULL BIT[5]
        UART_RX_BUFFER_ALMOST_EMPTY BIT[4]
        UART_TX_BUFFER_FULL BIT[3]
        UART_TX_BUFFER_HALF_FULL BIT[2]
        UART_TX_BUFFER_ALMOST_FULL BIT[1]
        UART_TX_BUFFER_ALMOST_EMPTY BIT[0]

P1588_TX_BUFFER_WRITE ADDRESS 0x1C10 RW
P1588_TX_BUFFER_WRITE RESET_VALUE 0x00000000
        TX_BUFFER_WRITE BIT[7:0]

P1588_RX_BUFFER_READ ADDRESS 0x1C14 W
P1588_RX_BUFFER_READ RESET_VALUE 0x00000000
        RX_BUFFER_READ BIT[7:0]

xpu2 MODULE OFFSET=EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN+0x00010000 MAX=EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN+0x0001027F APRE=EMAC_0_EMAC_ APOST= SPRE=EMAC_0_EMAC_ SPOST= FPRE=EMAC_0_EMAC_ FPOST= BPRE=EMAC_0_EMAC_ BPOST= ABPRE=EMAC_0_EMAC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN.XPU2
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001400
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(0,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
        RWE BIT[31:0]

XPU_RGn_SCR(n):(0)-(0) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_RGn_MCR(n):(0)-(0) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

vmidmt MODULE OFFSET=EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN+0x00014000 MAX=EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN+0x00014FFF APRE=EMAC_0_EMAC_ APOST= SPRE=EMAC_0_EMAC_ SPOST= FPRE=EMAC_0_EMAC_ FPOST= BPRE=EMAC_0_EMAC_ BPOST= ABPRE=EMAC_0_EMAC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN.VMIDMT
VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_SCR1 ADDRESS 0x0004 RW
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000100
        GASRAE BIT[24]
        NSNUMSMRGO BIT[8]

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x80000001
        SES BIT[31]
        SMS BIT[27]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00001000
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDX BIT[11:8]

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
        OAS BIT[7:4]
        IAS BIT[3:0]

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0001021F
        NUMMSDRB BIT[23:16]
        MSAE BIT[9]
        QRIBE BIT[8]
        NVMID BIT[7:0]

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
        SGFEA0 BIT[31:0]

VMIDMT_SGFSR ADDRESS 0x0048 RW
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[24]
        SSDINDEX BIT[16]
        STREAMINDEX BIT[0]

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x00000001
        SMS BIT[27]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00000000
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDX BIT[11:8]

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
        OAS BIT[7:4]
        IAS BIT[3:0]

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0001021F
        NUMMSDRB BIT[23:16]
        MSAE BIT[9]
        QRIBE BIT[8]
        NVMID BIT[7:0]

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
        GFEA0 BIT[31:0]

VMIDMT_GFSR ADDRESS 0x0048 RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[24]
        SSDINDEX BIT[16]
        STREAMINDEX BIT[0]

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_VMIDMTACR ADDRESS 0x009C RW
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

VMIDMT_NSCR0 ADDRESS 0x0400 RW
VMIDMT_NSCR0 RESET_VALUE 0x00000111
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        MTCFG BIT[20]
        MEMATTR BIT[18:16]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGERE BIT[4]
        GFIE BIT[2]
        CLIENTPD BIT[0]

VMIDMT_NSCR2 ADDRESS 0x0408 RW
VMIDMT_NSCR2 RESET_VALUE 0x00000000
        BPVMID BIT[4:0]

VMIDMT_NSACR ADDRESS 0x0410 RW
VMIDMT_NSACR RESET_VALUE 0x00000000
        BPRCNSH BIT[30]
        BPRCISH BIT[29]
        BPRCOSH BIT[28]
        BPREQPRIORITYCFG BIT[4]
        BPREQPRIORITY BIT[1:0]

VMIDMT_NSGFAR0 ADDRESS 0x0440 R
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
        GFEA0 BIT[31:0]

VMIDMT_NSGFSR ADDRESS 0x0448 RW
VMIDMT_NSGFSR RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
        MULTI_CLIENT BIT[31]
        MULTI_CFG BIT[30]
        PF BIT[7]
        CAF BIT[5]
        USF BIT[1]

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
        MSSSELFAUTH BIT[8]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        WNR BIT[1]

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
        MSDINDEX BIT[24]
        SSDINDEX BIT[16]
        STREAMINDEX BIT[0]

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
        ATID BIT[29:24]
        AVMID BIT[20:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
        CLKONOFFE BIT[0]

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x00000001
        RWE BIT[0]

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
        RWE BIT[0]

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
        CLKONOFFE BIT[2]
        BPMSACFG BIT[1]
        BPSMSACFG BIT[0]

VMIDMT_S2VRn(n):(0)-(0) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
        TRANSIENTCFG BIT[29:28]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR BIT[14:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        VMID BIT[4:0]

VMIDMT_AS2VRn(n):(0)-(0) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
        RCNSH BIT[30]
        RCISH BIT[29]
        RCOSH BIT[28]
        REQPRIORITYCFG BIT[4]
        REQPRIORITY BIT[1:0]

sgmii MODULE OFFSET=EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN+0x00018000 MAX=EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN+0x000183FF APRE=EMAC_0_EMAC_ APOST= SPRE=EMAC_0_EMAC_ SPOST= FPRE=EMAC_0_EMAC_ FPOST= BPRE=EMAC_0_EMAC_ BPOST= ABPRE=EMAC_0_EMAC_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN.SGMII
-- LYKAN_RPM.EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN.SGMII.QSERDES_COM_SGMII_COMMON

QSERDES_COM_SYS_CLK_CTRL ADDRESS 0x0000 RW
QSERDES_COM_SYS_CLK_CTRL RESET_VALUE 0x00000000
        SYSCLK_RBLDO_EN_MUX BIT[6]
        SYSCLK_RBLDO_EN BIT[5]
        SYSCLK_CM BIT[4]
        SYSCLK_AC_COUPLE BIT[3]
        SYSCLK_GNDTERM BIT[2]
        SYSCLK_TERM_SEL BIT[1]
        SYSCLK_BUF_EN BIT[0]

QSERDES_COM_PLL_VCOTAIL_EN ADDRESS 0x0004 RW
QSERDES_COM_PLL_VCOTAIL_EN RESET_VALUE 0x00000001
        PLL_VCO_TAIL_MUX BIT[7]
        PLL_VCO_TAIL BIT[6:2]
        PLL_EN_MUX BIT[1]
        PLL_EN BIT[0]

QSERDES_COM_CMN_MODE ADDRESS 0x0008 RW
QSERDES_COM_CMN_MODE RESET_VALUE 0x00000000
        CMN_MODE BIT[3:0]

QSERDES_COM_IE_TRIM ADDRESS 0x000C RW
QSERDES_COM_IE_TRIM RESET_VALUE 0x00000000
        IETRIM BIT[7:0]

QSERDES_COM_IP_TRIM ADDRESS 0x0010 RW
QSERDES_COM_IP_TRIM RESET_VALUE 0x00000000
        IPTRIM BIT[7:0]

QSERDES_COM_PLL_CNTRL ADDRESS 0x0014 RW
QSERDES_COM_PLL_CNTRL RESET_VALUE 0x00000024
        PLL_IBOOST BIT[6]
        OCP_EN BIT[5]
        PLL_SYSCLKD2 BIT[4]
        PLL_CPLIN BIT[3]
        PLL_DIV_FFEN BIT[2]
        PLL_DIV_ORD BIT[1]
        VCO_SEL BIT[0]

QSERDES_COM_PLL_IP_SETI ADDRESS 0x0018 RW
QSERDES_COM_PLL_IP_SETI RESET_VALUE 0x00000000
        PLL_IPSETI BIT[5:0]

QSERDES_COM_CORE_CLK_IN_SYNC_SEL ADDRESS 0x001C RW
QSERDES_COM_CORE_CLK_IN_SYNC_SEL RESET_VALUE 0x00000000
        CORECLK_IN_SYNC_SEL BIT[0]

QSERDES_COM_BIAS_EN_CLKBUFLR_EN ADDRESS 0x0020 RW
QSERDES_COM_BIAS_EN_CLKBUFLR_EN RESET_VALUE 0x00000000
        CLKBUF_L_EN_MUX BIT[5]
        CLKBUF_L_EN BIT[4]
        CLKBUF_R_EN_MUX BIT[3]
        CLKBUF_R_EN BIT[2]
        BIAS_EN_MUX BIT[1]
        BIAS_EN BIT[0]

QSERDES_COM_PLL_CP_SETI ADDRESS 0x0024 RW
QSERDES_COM_PLL_CP_SETI RESET_VALUE 0x00000000
        PLL_CPSETI BIT[7:0]

QSERDES_COM_PLL_IP_SETP ADDRESS 0x0028 RW
QSERDES_COM_PLL_IP_SETP RESET_VALUE 0x00000000
        PLL_IPSETP BIT[5:0]

QSERDES_COM_PLL_CP_SETP ADDRESS 0x002C RW
QSERDES_COM_PLL_CP_SETP RESET_VALUE 0x00000000
        PLL_CPSETP BIT[4:0]

QSERDES_COM_ATB_SEL1 ADDRESS 0x0030 RW
QSERDES_COM_ATB_SEL1 RESET_VALUE 0x00000000
        ATB_SEL1 BIT[7:0]

QSERDES_COM_ATB_SEL2 ADDRESS 0x0034 RW
QSERDES_COM_ATB_SEL2 RESET_VALUE 0x00000000
        DEBUGBUS_SEL BIT[7:4]
        ATB_SEL2 BIT[3:0]

QSERDES_COM_SYSCLK_EN_SEL ADDRESS 0x0038 RW
QSERDES_COM_SYSCLK_EN_SEL RESET_VALUE 0x00000000
        SYSCLK_SEL BIT[3:2]
        SYSCLK_EN_MUX BIT[1]
        SYSCLK_EN BIT[0]

QSERDES_COM_RES_CODE_TXBAND ADDRESS 0x003C RW
QSERDES_COM_RES_CODE_TXBAND RESET_VALUE 0x00000000
        TX_BAND_MUX BIT[7]
        TX_BAND BIT[6:5]
        RESCODE_MUX BIT[4]
        RESCODE BIT[3:0]

QSERDES_COM_RESETSM_CNTRL ADDRESS 0x0040 RW
QSERDES_COM_RESETSM_CNTRL RESET_VALUE 0x00000000
        DISABLE_CLKGATE BIT[6]
        PLL_UNLOCK_DET BIT[5]
        FRQ_TUNE_MODE BIT[4]
        BYPASS_VCOCAL BIT[3]
        BYPASS_RESTRIM BIT[2]
        BYPASS_PLLLOCK BIT[1]
        FORCE_PLLLOCK BIT[0]

QSERDES_COM_PLLLOCK_CMP1 ADDRESS 0x0044 RW
QSERDES_COM_PLLLOCK_CMP1 RESET_VALUE 0x00000000
        PLLLOCK_CMP1 BIT[7:0]

QSERDES_COM_PLLLOCK_CMP2 ADDRESS 0x0048 RW
QSERDES_COM_PLLLOCK_CMP2 RESET_VALUE 0x00000000
        PLLLOCK_CMP2 BIT[7:0]

QSERDES_COM_PLLLOCK_CMP3 ADDRESS 0x004C RW
QSERDES_COM_PLLLOCK_CMP3 RESET_VALUE 0x00000000
        PLLLOCK_CMP3 BIT[7:0]

QSERDES_COM_PLLLOCK_CMP_EN ADDRESS 0x0050 RW
QSERDES_COM_PLLLOCK_CMP_EN RESET_VALUE 0x00000000
        PLLLOCK_RNG BIT[4:3]
        PLLLOCK_CNT BIT[2:1]
        PLLLOCK_CMP_EN BIT[0]

QSERDES_COM_RES_TRIM_OFFSET ADDRESS 0x0054 RW
QSERDES_COM_RES_TRIM_OFFSET RESET_VALUE 0x00000000
        RESTRIM_OFFSET BIT[3:0]

QSERDES_COM_BGTC ADDRESS 0x0058 RW
QSERDES_COM_BGTC RESET_VALUE 0x0000000F
        BGTC BIT[7:0]

QSERDES_COM_PLL_TEST_UPDN_RESTRIMSTEP ADDRESS 0x005C RW
QSERDES_COM_PLL_TEST_UPDN_RESTRIMSTEP RESET_VALUE 0x00000000
        RESTRIM_STEP BIT[2]
        PLL_TESTDN BIT[1]
        PLL_TESTUP BIT[0]

QSERDES_COM_PLL_VCO_TUNE ADDRESS 0x0060 RW
QSERDES_COM_PLL_VCO_TUNE RESET_VALUE 0x00000000
        PLL_VCO_TUNE_MUX BIT[7]
        PLL_VCO_TUNE BIT[6:0]

QSERDES_COM_DEC_START1 ADDRESS 0x0064 RW
QSERDES_COM_DEC_START1 RESET_VALUE 0x00000000
        DEC_START1_MUX BIT[7]
        DEC_START1 BIT[6:0]

QSERDES_COM_PLL_AMP_OS ADDRESS 0x0068 RW
QSERDES_COM_PLL_AMP_OS RESET_VALUE 0x00000000
        PLL_AMP_OS BIT[4:0]

QSERDES_COM_SSC_EN_CENTER ADDRESS 0x006C RW
QSERDES_COM_SSC_EN_CENTER RESET_VALUE 0x00000000
        SSCCENTER BIT[1]
        SSCEN BIT[0]

QSERDES_COM_SSC_ADJ_PER1 ADDRESS 0x0070 RW
QSERDES_COM_SSC_ADJ_PER1 RESET_VALUE 0x00000000
        SSC_ADJPER1 BIT[7:0]

QSERDES_COM_SSC_ADJ_PER2 ADDRESS 0x0074 RW
QSERDES_COM_SSC_ADJ_PER2 RESET_VALUE 0x00000000
        SSC_ADJPER2 BIT[1:0]

QSERDES_COM_SSC_PER1 ADDRESS 0x0078 RW
QSERDES_COM_SSC_PER1 RESET_VALUE 0x00000000
        SSC_PER1 BIT[7:0]

QSERDES_COM_SSC_PER2 ADDRESS 0x007C RW
QSERDES_COM_SSC_PER2 RESET_VALUE 0x00000000
        SSC_PER2 BIT[7:0]

QSERDES_COM_SSC_STEP_SIZE1 ADDRESS 0x0080 RW
QSERDES_COM_SSC_STEP_SIZE1 RESET_VALUE 0x00000000
        SSC_STEPSIZE1 BIT[7:0]

QSERDES_COM_SSC_STEP_SIZE2 ADDRESS 0x0084 RW
QSERDES_COM_SSC_STEP_SIZE2 RESET_VALUE 0x00000000
        SSC_STEPSIZE2 BIT[7:0]

QSERDES_COM_RES_TRIM_SEARCH ADDRESS 0x0088 RW
QSERDES_COM_RES_TRIM_SEARCH RESET_VALUE 0x00000001
        RESTRIM_SEARCH BIT[0]

QSERDES_COM_RES_TRIM_FREEZE ADDRESS 0x008C RW
QSERDES_COM_RES_TRIM_FREEZE RESET_VALUE 0x00000000
        RESTRIM_FREEZE BIT[0]

QSERDES_COM_RES_TRIM_EN_VCOCALDONE ADDRESS 0x0090 RW
QSERDES_COM_RES_TRIM_EN_VCOCALDONE RESET_VALUE 0x00000000
        VCO_CAL_DONE_MUX BIT[3]
        VCO_CAL_DONE BIT[2]
        RESTRIM_EN_MUX BIT[1]
        RESTRIM_EN BIT[0]

QSERDES_COM_FAUX_EN ADDRESS 0x0094 RW
QSERDES_COM_FAUX_EN RESET_VALUE 0x00000000
        FAUX_SEL BIT[1]
        FAUX_EN BIT[0]

QSERDES_COM_DIV_FRAC_START1 ADDRESS 0x0098 RW
QSERDES_COM_DIV_FRAC_START1 RESET_VALUE 0x00000000
        DIV_FRAC_START1_MUX BIT[7]
        DIV_FRAC_START1 BIT[6:0]

QSERDES_COM_DIV_FRAC_START2 ADDRESS 0x009C RW
QSERDES_COM_DIV_FRAC_START2 RESET_VALUE 0x00000000
        DIV_FRAC_START2_MUX BIT[7]
        DIV_FRAC_START2 BIT[6:0]

QSERDES_COM_DIV_FRAC_START3 ADDRESS 0x00A0 RW
QSERDES_COM_DIV_FRAC_START3 RESET_VALUE 0x00000000
        DIV_FRAC_START3_MUX BIT[4]
        DIV_FRAC_START3 BIT[3:0]

QSERDES_COM_DEC_START2 ADDRESS 0x00A4 RW
QSERDES_COM_DEC_START2 RESET_VALUE 0x00000000
        DEC_START2_MUX BIT[1]
        DEC_START2 BIT[0]

QSERDES_COM_PLL_RXTXEPCLK_EN ADDRESS 0x00A8 RW
QSERDES_COM_PLL_RXTXEPCLK_EN RESET_VALUE 0x00000000
        CLK_EP_EN_FORCE BIT[5]
        CLK_EP_EN BIT[4]
        PLL_TXCLK_EN_MUX BIT[3]
        PLL_TXCLK_EN BIT[2]
        PLL_RXCLK_EN_MUX BIT[1]
        PLL_RXCLK_EN BIT[0]

QSERDES_COM_PLL_CRCTRL ADDRESS 0x00AC RW
QSERDES_COM_PLL_CRCTRL RESET_VALUE 0x00000000
        PLL_RCTRL BIT[7:4]
        PLL_CCTRL BIT[3:0]

QSERDES_COM_PLL_CLKEPDIV ADDRESS 0x00B0 RW
QSERDES_COM_PLL_CLKEPDIV RESET_VALUE 0x00000019
        PLL_CLK_EP_DIV BIT[7:0]

QSERDES_COM_PLL_FREQUPDATE ADDRESS 0x00B4 RW
QSERDES_COM_PLL_FREQUPDATE RESET_VALUE 0x00000000
        FREQ_UPDATE BIT[0]

QSERDES_COM_PLL_VCO_HIGH ADDRESS 0x00B8 R
QSERDES_COM_PLL_VCO_HIGH RESET_VALUE 0x00000000
        PLL_VCOHIGH BIT[0]

QSERDES_COM_RESET_SM ADDRESS 0x00BC R
QSERDES_COM_RESET_SM RESET_VALUE 0x00000000
        RESTRIM BIT[6]
        READY BIT[5]
        PLLLOCK BIT[4]
        RESTRIMDONE BIT[3]
        RESETSM BIT[2:0]

-- LYKAN_RPM.EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN.SGMII.QSERDES_TX_SGMII_TX

QSERDES_TX_BIST_MODE_LANENO ADDRESS 0x0100 RW
QSERDES_TX_BIST_MODE_LANENO RESET_VALUE 0x00000000
        BIST_LANE_NUMBER BIT[6:5]
        BISTMODE BIT[4:0]

QSERDES_TX_CLKBUF_ENABLE ADDRESS 0x0104 RW
QSERDES_TX_CLKBUF_ENABLE RESET_VALUE 0x00000001
        CLKBUF_EN_MUX BIT[1]
        CLKBUF_EN BIT[0]

QSERDES_TX_TX_EMP_POST1_LVL ADDRESS 0x0108 RW
QSERDES_TX_TX_EMP_POST1_LVL RESET_VALUE 0x00000000
        TX_EMP_POST1_LVL_MUX BIT[5]
        TX_EMP_POST1_LVL BIT[4:0]

QSERDES_TX_TX_DRV_LVL ADDRESS 0x010C RW
QSERDES_TX_TX_DRV_LVL RESET_VALUE 0x00000000
        TX_DRV_LVL_MUX BIT[4]
        TX_DRV_LVL BIT[3:0]

QSERDES_TX_RESET_TSYNC_EN ADDRESS 0x0110 RW
QSERDES_TX_RESET_TSYNC_EN RESET_VALUE 0x00000001
        RESET_TSYNC_EN_MUX BIT[1]
        RESET_TSYNC_EN BIT[0]

QSERDES_TX_LPB_EN ADDRESS 0x0114 RW
QSERDES_TX_LPB_EN RESET_VALUE 0x00000000
        LINE_LPB_EN_MUX BIT[6]
        LINE_LPB_EN BIT[5]
        TX_RCLK_LPB_EN BIT[4]
        SER_LPB_EN_MUX BIT[3]
        SER_LPB_EN BIT[2]
        PAR_LPB_EN BIT[1]
        RCLK_LPB_EN BIT[0]

QSERDES_TX_RES_CODE ADDRESS 0x0118 RW
QSERDES_TX_RES_CODE RESET_VALUE 0x00000000
        RES_CODE_MUX BIT[4]
        RES_CODE BIT[3:0]

QSERDES_TX_PERL_LENGTH1 ADDRESS 0x011C RW
QSERDES_TX_PERL_LENGTH1 RESET_VALUE 0x00000000
        PERL_LENGTH1 BIT[7:0]

QSERDES_TX_PERL_LENGTH2 ADDRESS 0x0120 RW
QSERDES_TX_PERL_LENGTH2 RESET_VALUE 0x00000000
        PERL_LENGTH2 BIT[7:0]

QSERDES_TX_SERDES_BYP_EN_OUT ADDRESS 0x0124 RW
QSERDES_TX_SERDES_BYP_EN_OUT RESET_VALUE 0x00000000
        DEBUGBUS_SEL BIT[7:4]
        SERDES_BYP_OUT_MUX BIT[3]
        SERDES_BYP_OUT BIT[2]
        SERDES_BYP_EN_MUX BIT[1]
        SERDES_BYP_EN BIT[0]

QSERDES_TX_HIGHZ_TRANSCEIVEREN_BIAS_EN ADDRESS 0x0128 RW
QSERDES_TX_HIGHZ_TRANSCEIVEREN_BIAS_EN RESET_VALUE 0x00000005
        TX_HIGHZ_MUX BIT[5]
        TX_HIGHZ BIT[4]
        TRANSCEIVER_BIAS_EN_MUX BIT[3]
        TRANSCEIVER_BIAS_EN BIT[2]
        TX_EN_MUX BIT[1]
        TX_EN BIT[0]

QSERDES_TX_PARRATE_REC_DETECT_IDLE_EN ADDRESS 0x012C RW
QSERDES_TX_PARRATE_REC_DETECT_IDLE_EN RESET_VALUE 0x00000000
        PAR_RATE_MUX BIT[5]
        PAR_RATE BIT[4]
        IDLE_EN_MUX BIT[3]
        IDLE_EN BIT[2]
        REC_DETECT_EN_MUX BIT[1]
        REC_DETECT_EN BIT[0]

QSERDES_TX_BIST_PATTERN1 ADDRESS 0x0130 RW
QSERDES_TX_BIST_PATTERN1 RESET_VALUE 0x000000AA
        BIST_PATTERN1 BIT[7:0]

QSERDES_TX_BIST_PATTERN2 ADDRESS 0x0134 RW
QSERDES_TX_BIST_PATTERN2 RESET_VALUE 0x000000AA
        BIST_PATTERN2 BIT[7:0]

QSERDES_TX_BIST_PATTERN3 ADDRESS 0x0138 RW
QSERDES_TX_BIST_PATTERN3 RESET_VALUE 0x000000AA
        BIST_PATTERN3 BIT[7:0]

QSERDES_TX_BIST_PATTERN4 ADDRESS 0x013C RW
QSERDES_TX_BIST_PATTERN4 RESET_VALUE 0x000000AA
        BIST_PATTERN4 BIT[7:0]

QSERDES_TX_BIST_PATTERN5 ADDRESS 0x0140 RW
QSERDES_TX_BIST_PATTERN5 RESET_VALUE 0x000000AA
        BIST_PATTERN5 BIT[7:0]

QSERDES_TX_BIST_PATTERN6 ADDRESS 0x0144 RW
QSERDES_TX_BIST_PATTERN6 RESET_VALUE 0x000000AA
        BIST_PATTERN6 BIT[7:0]

QSERDES_TX_BIST_PATTERN7 ADDRESS 0x0148 RW
QSERDES_TX_BIST_PATTERN7 RESET_VALUE 0x000000AA
        BIST_PATTERN7 BIT[7:0]

QSERDES_TX_BIST_PATTERN8 ADDRESS 0x014C RW
QSERDES_TX_BIST_PATTERN8 RESET_VALUE 0x000000AA
        BIST_PATTERN8 BIT[7:0]

QSERDES_TX_LANE_MODE ADDRESS 0x0150 RW
QSERDES_TX_LANE_MODE RESET_VALUE 0x00000000
        LANE_MODE BIT[7:0]

QSERDES_TX_ATB_SEL ADDRESS 0x0154 RW
QSERDES_TX_ATB_SEL RESET_VALUE 0x00000000
        ATB_SEL BIT[5:0]

QSERDES_TX_REC_DETECT_LVL ADDRESS 0x0158 RW
QSERDES_TX_REC_DETECT_LVL RESET_VALUE 0x00000000
        REC_DETECT_LVL BIT[2:0]

QSERDES_TX_PRBS_SEED1 ADDRESS 0x015C RW
QSERDES_TX_PRBS_SEED1 RESET_VALUE 0x000000A5
        PRBS_SEED1 BIT[7:0]

QSERDES_TX_PRBS_SEED2 ADDRESS 0x0160 RW
QSERDES_TX_PRBS_SEED2 RESET_VALUE 0x0000005A
        PRBS_SEED2 BIT[7:0]

QSERDES_TX_PRBS_SEED3 ADDRESS 0x0164 RW
QSERDES_TX_PRBS_SEED3 RESET_VALUE 0x0000007F
        PRBS_SEED3 BIT[7:0]

QSERDES_TX_PRBS_SEED4 ADDRESS 0x0168 RW
QSERDES_TX_PRBS_SEED4 RESET_VALUE 0x00000013
        PRBS_SEED4 BIT[7:0]

QSERDES_TX_RESET_GEN ADDRESS 0x016C RW
QSERDES_TX_RESET_GEN RESET_VALUE 0x00000000
        RESET_GEN BIT[6:0]

QSERDES_TX_TRAN_DRVR_EMP_EN ADDRESS 0x0170 RW
QSERDES_TX_TRAN_DRVR_EMP_EN RESET_VALUE 0x00000000
        EMP_EN_MUX BIT[1]
        EMP_EN BIT[0]

QSERDES_TX_TX_INTERFACE_MODE ADDRESS 0x0174 RW
QSERDES_TX_TX_INTERFACE_MODE RESET_VALUE 0x00000000
        TXINTERFACE_MODE BIT[2:0]

QSERDES_TX_BIST_STATUS ADDRESS 0x0178 R
QSERDES_TX_BIST_STATUS RESET_VALUE 0x00000000
        BIST_STATUS BIT[2:0]

QSERDES_TX_BIST_ERROR_COUNT1 ADDRESS 0x017C R
QSERDES_TX_BIST_ERROR_COUNT1 RESET_VALUE 0x00000000
        BIST_ERROR_COUNT1 BIT[7:0]

QSERDES_TX_BIST_ERROR_COUNT2 ADDRESS 0x0180 R
QSERDES_TX_BIST_ERROR_COUNT2 RESET_VALUE 0x00000000
        BIST_ERROR_COUNT2 BIT[7:0]

-- LYKAN_RPM.EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN.SGMII.QSERDES_RX_SGMII_RX

QSERDES_RX_CDR_CONTROL ADDRESS 0x0200 RW
QSERDES_RX_CDR_CONTROL RESET_VALUE 0x000000A2
        HBW_PD_EN BIT[7]
        SECONDORDERENABLE BIT[6]
        FIRSTORDER_THRESH BIT[5:3]
        SECONDORDERGAIN BIT[2:0]

QSERDES_RX_AUX_CONTROL ADDRESS 0x0204 RW
QSERDES_RX_AUX_CONTROL RESET_VALUE 0x00000000
        AUXDATA_EN BIT[7]
        AUXCLK_EN BIT[6]
        AUX_OFFSET BIT[5:0]

QSERDES_RX_AUX_DATA_TCODE ADDRESS 0x0208 RW
QSERDES_RX_AUX_DATA_TCODE RESET_VALUE 0x00000000
        AUXDATA_TCODE BIT[7:0]

QSERDES_RX_RCLK_AUXDATA_SEL ADDRESS 0x020C RW
QSERDES_RX_RCLK_AUXDATA_SEL RESET_VALUE 0x00000000
        AUXDATA_SEL BIT[1]
        RCLK_SEL BIT[0]

QSERDES_RX_CDR_CONTROL2 ADDRESS 0x0210 RW
QSERDES_RX_CDR_CONTROL2 RESET_VALUE 0x00000022
        SECONDORDERENABLE2 BIT[6]
        FIRSTORDER_THRESH2 BIT[5:3]
        SECONDORDERGAIN2 BIT[2:0]

QSERDES_RX_AC_JTAG_INITP ADDRESS 0x0214 RW
QSERDES_RX_AC_JTAG_INITP RESET_VALUE 0x00000000
        AC_JTAG_INITP_MUX BIT[1]
        AC_JTAG_INITP BIT[0]

QSERDES_RX_AC_JTAG_INITN ADDRESS 0x0218 RW
QSERDES_RX_AC_JTAG_INITN RESET_VALUE 0x00000000
        AC_JTAG_INITN_MUX BIT[1]
        AC_JTAG_INITN BIT[0]

QSERDES_RX_AC_JTAG_LVL_EN ADDRESS 0x021C RW
QSERDES_RX_AC_JTAG_LVL_EN RESET_VALUE 0x00000000
        AC_JTAG_LVL BIT[1]
        AC_JTAG_EN BIT[0]

QSERDES_RX_AC_JTAG_MODE ADDRESS 0x0220 RW
QSERDES_RX_AC_JTAG_MODE RESET_VALUE 0x00000000
        AC_JTAG_MODE BIT[0]

QSERDES_RX_AC_JTAG_RESET ADDRESS 0x0224 RW
QSERDES_RX_AC_JTAG_RESET RESET_VALUE 0x00000000
        AC_JTAG_RESET BIT[0]

QSERDES_RX_RX_IQ_RXDET_EN ADDRESS 0x0228 RW
QSERDES_RX_RX_IQ_RXDET_EN RESET_VALUE 0x00000051
        RX_Q_EN_MUX BIT[7]
        RX_Q_EN BIT[6]
        RX_I_EN_MUX BIT[5]
        RX_I_EN BIT[4]
        RXDET_EN_MUX BIT[3]
        RXDET_EN BIT[2]
        RCVR_EN_MUX BIT[1]
        RCVR_EN BIT[0]

QSERDES_RX_RX_TERM_HIGHZ_CM_AC_COUPLE ADDRESS 0x022C RW
QSERDES_RX_RX_TERM_HIGHZ_CM_AC_COUPLE RESET_VALUE 0x00000005
        RX_TERM_MUX BIT[7]
        RX_TERM BIT[6]
        RX_HIGHZ_MUX BIT[5]
        RX_HIGHZ BIT[4]
        RX_CM_MUX BIT[3]
        RX_CM BIT[2]
        RX_AC_COUPLE_MUX BIT[1]
        RX_AC_COUPLE BIT[0]

QSERDES_RX_RX_EQ_GAIN12 ADDRESS 0x0230 RW
QSERDES_RX_RX_EQ_GAIN12 RESET_VALUE 0x00000077
        RX_EQ_GAIN2 BIT[7:4]
        RX_EQ_GAIN1 BIT[3:0]

QSERDES_RX_SIGDET_CNTRL ADDRESS 0x0234 RW
QSERDES_RX_SIGDET_CNTRL RESET_VALUE 0x00000040
        SIGDET_LVL BIT[6:4]
        SIGDET_LP_EN_MUX BIT[3]
        SIGDET_LP_EN BIT[2]
        SIGDET_EN_MUX BIT[1]
        SIGDET_EN BIT[0]

QSERDES_RX_RX_BAND ADDRESS 0x0238 RW
QSERDES_RX_RX_BAND RESET_VALUE 0x00000000
        RX_BAND_MUX BIT[2]
        RX_BAND BIT[1:0]

QSERDES_RX_CDR_FREEZE_UP_DN ADDRESS 0x023C RW
QSERDES_RX_CDR_FREEZE_UP_DN RESET_VALUE 0x00000000
        CDR_DN BIT[2]
        CDR_UP BIT[1]
        CDR_FREEZE BIT[0]

QSERDES_RX_RX_INTERFACE_MODE ADDRESS 0x0240 RW
QSERDES_RX_RX_INTERFACE_MODE RESET_VALUE 0x00000000
        RXINTERFACE_MODE BIT[3:0]

QSERDES_RX_JITTER_GEN_MODE ADDRESS 0x0244 RW
QSERDES_RX_JITTER_GEN_MODE RESET_VALUE 0x00000000
        JITTERGENMODE BIT[7:0]

QSERDES_RX_BUJ_AMP ADDRESS 0x0248 RW
QSERDES_RX_BUJ_AMP RESET_VALUE 0x00000000
        BUJ_AMPLITUDE BIT[4:0]

QSERDES_RX_SJ_AMP1 ADDRESS 0x024C RW
QSERDES_RX_SJ_AMP1 RESET_VALUE 0x00000000
        SJ_AMPLITUDE1 BIT[7:0]

QSERDES_RX_SJ_AMP2 ADDRESS 0x0250 RW
QSERDES_RX_SJ_AMP2 RESET_VALUE 0x00000000
        SJ_AMPLITUDE2 BIT[7:0]

QSERDES_RX_SJ_PER1 ADDRESS 0x0254 RW
QSERDES_RX_SJ_PER1 RESET_VALUE 0x00000000
        SJ_PERIOD1 BIT[7:0]

QSERDES_RX_SJ_PER2 ADDRESS 0x0258 RW
QSERDES_RX_SJ_PER2 RESET_VALUE 0x00000000
        SJ_PERIOD2 BIT[7:0]

QSERDES_RX_BUJ_STEP_FREQ1 ADDRESS 0x025C RW
QSERDES_RX_BUJ_STEP_FREQ1 RESET_VALUE 0x00000000
        BUJ_STEPFREQ1 BIT[7:0]

QSERDES_RX_BUJ_STEP_FREQ2 ADDRESS 0x0260 RW
QSERDES_RX_BUJ_STEP_FREQ2 RESET_VALUE 0x00000000
        BUJ_STEPFREQ2 BIT[7:0]

QSERDES_RX_PPM_OFFSET1 ADDRESS 0x0264 RW
QSERDES_RX_PPM_OFFSET1 RESET_VALUE 0x00000000
        PPMOFFSET1 BIT[7:0]

QSERDES_RX_PPM_OFFSET2 ADDRESS 0x0268 RW
QSERDES_RX_PPM_OFFSET2 RESET_VALUE 0x00000000
        PPMOFFSET2 BIT[7:0]

QSERDES_RX_SIGN_PPM_PERIOD1 ADDRESS 0x026C RW
QSERDES_RX_SIGN_PPM_PERIOD1 RESET_VALUE 0x00000000
        SIGN_PPM_PERIOD1 BIT[7:0]

QSERDES_RX_SIGN_PPM_PERIOD2 ADDRESS 0x0270 RW
QSERDES_RX_SIGN_PPM_PERIOD2 RESET_VALUE 0x00000000
        SIGN_PPM_PERIOD2 BIT[7:0]

QSERDES_RX_SSC_CTRL ADDRESS 0x0274 RW
QSERDES_RX_SSC_CTRL RESET_VALUE 0x00000000
        SSCDIRECTION BIT[1]
        SSCON BIT[0]

QSERDES_RX_SSC_COUNT1 ADDRESS 0x0278 RW
QSERDES_RX_SSC_COUNT1 RESET_VALUE 0x00000000
        SSCCOUNT1 BIT[7:0]

QSERDES_RX_SSC_COUNT2 ADDRESS 0x027C RW
QSERDES_RX_SSC_COUNT2 RESET_VALUE 0x00000003
        SSCCOUNT2 BIT[7:0]

QSERDES_RX_PWM_CNTRL1 ADDRESS 0x0280 RW
QSERDES_RX_PWM_CNTRL1 RESET_VALUE 0x00000000
        RCLKADJ BIT[7:4]
        PWMEN_MUX BIT[3]
        PWMEN BIT[2]
        PWMDECEN BIT[1]
        PWMENCEN BIT[0]

QSERDES_RX_PWM_CNTRL2 ADDRESS 0x0284 RW
QSERDES_RX_PWM_CNTRL2 RESET_VALUE 0x00000000
        DIN BIT[2]
        DIN_MUX BIT[1]
        NDIV_MUX BIT[0]

QSERDES_RX_PWM_NDIV ADDRESS 0x0288 RW
QSERDES_RX_PWM_NDIV RESET_VALUE 0x00000000
        NDIV BIT[7:0]

QSERDES_RX_PI_CTRL1 ADDRESS 0x028C R
QSERDES_RX_PI_CTRL1 RESET_VALUE 0x00000000
        PI_CTRL1 BIT[7:0]

QSERDES_RX_PI_CTRL2 ADDRESS 0x0290 R
QSERDES_RX_PI_CTRL2 RESET_VALUE 0x00000000
        PI_CTRL2 BIT[7:0]

QSERDES_RX_PI_QUAD ADDRESS 0x0294 R
QSERDES_RX_PI_QUAD RESET_VALUE 0x00000001
        PI_QUAD BIT[1:0]

QSERDES_RX_IDATA1 ADDRESS 0x0298 R
QSERDES_RX_IDATA1 RESET_VALUE 0x00000000
        IDATA1 BIT[7:0]

QSERDES_RX_IDATA2 ADDRESS 0x029C R
QSERDES_RX_IDATA2 RESET_VALUE 0x00000000
        IDATA2 BIT[7:0]

QSERDES_RX_AUX_DATA1 ADDRESS 0x02A0 R
QSERDES_RX_AUX_DATA1 RESET_VALUE 0x00000000
        AUXDATA1 BIT[7:0]

QSERDES_RX_AUX_DATA2 ADDRESS 0x02A4 R
QSERDES_RX_AUX_DATA2 RESET_VALUE 0x00000000
        AUXDATA2 BIT[7:0]

QSERDES_RX_AC_JTAG_OUTP ADDRESS 0x02A8 R
QSERDES_RX_AC_JTAG_OUTP RESET_VALUE 0x00000000
        AC_JTAG_OUTP BIT[0]

QSERDES_RX_AC_JTAG_OUTN ADDRESS 0x02AC R
QSERDES_RX_AC_JTAG_OUTN RESET_VALUE 0x00000000
        AC_JTAG_OUTN BIT[0]

QSERDES_RX_RX_SIGDET_PWMDECSTATUS ADDRESS 0x02B0 R
QSERDES_RX_RX_SIGDET_PWMDECSTATUS RESET_VALUE 0x00000000
        DEC_STATUS BIT[2:1]
        RX_SIGDET BIT[0]

-- LYKAN_RPM.EMAC_0_EMAC_SGMII_TOP_WRAPPER_LYKAN.SGMII.SGMII_PHY

SGMII_PHY_SERDES_START ADDRESS 0x0300 RW
SGMII_PHY_SERDES_START RESET_VALUE 0x00000000
        RSVD_7_1 BIT[7:1]
        SERDES_START BIT[0]

SGMII_PHY_CMN_PWR_CTRL ADDRESS 0x0304 RW
SGMII_PHY_CMN_PWR_CTRL RESET_VALUE 0x00000000
        C_RES_CODE_FORCE BIT[7]
        C_BIAS_EN BIT[6]
        C_PLL_EN BIT[5]
        C_SYSCLK_EN BIT[4]
        C_CLKBUF_L_EN BIT[3]
        C_CLKBUF_R_EN BIT[2]
        C_PLL_TXCLK_EN BIT[1]
        C_PLL_RXCLK_EN BIT[0]

SGMII_PHY_RX_PWR_CTRL ADDRESS 0x0308 RW
SGMII_PHY_RX_PWR_CTRL RESET_VALUE 0x00000028
        L0_RX_SIGDET_EN BIT[7]
        L0_RX_SIGDET_LP_EN BIT[6]
        L0_RX_TERM_MODE BIT[5:4]
        L0_RX_HIGHZ BIT[3]
        L0_BIST_RX_RESET BIT[2]
        L0_RX_I_EN BIT[1]
        L0_RX_Q_EN BIT[0]

SGMII_PHY_TX_PWR_CTRL ADDRESS 0x030C RW
SGMII_PHY_TX_PWR_CTRL RESET_VALUE 0x00000008
        RSVD_7 BIT[7]
        L0_IDLE_EN BIT[6]
        L0_TX_EN BIT[5]
        L0_CLKBUF_EN BIT[4]
        L0_TX_HIGHZ BIT[3]
        L0_REC_DETECT_EN BIT[2]
        L0_TRAN_BIAS_EN BIT[1]
        L0_BIST_TX_RESET BIT[0]

SGMII_PHY_CMN_CTRL ADDRESS 0x0310 RW
SGMII_PHY_CMN_CTRL RESET_VALUE 0x00000070
        C_SYSCLK_RATE BIT[7:4]
        RSVD_3 BIT[3]
        C_IDDQ BIT[2]
        C_SYSCLK_DIV2_SEL BIT[1]
        C_VCO_FORCE BIT[0]

SGMII_PHY_LANE_CTRL0 ADDRESS 0x0314 RW
SGMII_PHY_LANE_CTRL0 RESET_VALUE 0x00000000
        L0_EMP_POST1_LVL BIT[7:3]
        L0_SERDES_BYP_OUT BIT[2]
        L0_SERDES_BYP_EN BIT[1]
        L0_PAR_WIDTH BIT[0]

SGMII_PHY_LANE_CTRL1 ADDRESS 0x0318 RW
SGMII_PHY_LANE_CTRL1 RESET_VALUE 0x0000001F
        TBC_CLK_SEL BIT[7]
        L0_RX_EQUALIZE_ENABLE BIT[6]
        L0_RX_EQ_L_AUTO_CAL BIT[5]
        L0_RESET_TSYNC_EN BIT[4]
        L0_DRV_LVL BIT[3:0]

SGMII_PHY_PRBS_CFG0 ADDRESS 0x031C RW
SGMII_PHY_PRBS_CFG0 RESET_VALUE 0x00000002
        PRBS_POLYNOM_1_0 BIT[1:0]

SGMII_PHY_PRBS_CFG1 ADDRESS 0x0320 RW
SGMII_PHY_PRBS_CFG1 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_PRBS_CFG2 ADDRESS 0x0324 RW
SGMII_PHY_PRBS_CFG2 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_PRBS_CFG3 ADDRESS 0x0328 RW
SGMII_PHY_PRBS_CFG3 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_PRBS_CFG4 ADDRESS 0x032C RW
SGMII_PHY_PRBS_CFG4 RESET_VALUE 0x00000002
        PRBS_SEED_7_0 BIT[7:0]

SGMII_PHY_PRBS_CFG5 ADDRESS 0x0330 RW
SGMII_PHY_PRBS_CFG5 RESET_VALUE 0x00000000
        PRBS_SEED_9_8 BIT[1:0]

SGMII_PHY_PRBS_CFG6 ADDRESS 0x0334 RW
SGMII_PHY_PRBS_CFG6 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_PRBS_CFG7 ADDRESS 0x0338 RW
SGMII_PHY_PRBS_CFG7 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_8B10B_CFG ADDRESS 0x033C RW
SGMII_PHY_8B10B_CFG RESET_VALUE 0x00000000
        RSVD_7_5 BIT[7:5]
        BYPASS_8B10B_ENCODE BIT[4]
        RSVD_3_2 BIT[3:2]
        DEC_DISP_INIT_VALUE BIT[1]
        BYPASS_8B10B_DECODE BIT[0]

SGMII_PHY_AUTONEG_CFG0 ADDRESS 0x0340 RW
SGMII_PHY_AUTONEG_CFG0 RESET_VALUE 0x0000006A
        AN_LINK_TIMER_7_0 BIT[7:0]

SGMII_PHY_AUTONEG_CFG1 ADDRESS 0x0344 RW
SGMII_PHY_AUTONEG_CFG1 RESET_VALUE 0x00000018
        AN_LINK_TIMER_15_8 BIT[7:0]

SGMII_PHY_AUTONEG_CFG2 ADDRESS 0x0348 RW
SGMII_PHY_AUTONEG_CFG2 RESET_VALUE 0x00000001
        RSVD_7 BIT[7]
        RX_EVEN_CHECK BIT[6]
        FORCE_AN_TX_CONFIG_REG BIT[5]
        FORCE_AN_RX_CONFIG_REG BIT[4]
        RSVD_3_2 BIT[3:2]
        EN_RUDIINVALID_IDLEDETECT BIT[1]
        AN_ENABLE BIT[0]

SGMII_PHY_AUTONEG_CFG3 ADDRESS 0x034C RW
SGMII_PHY_AUTONEG_CFG3 RESET_VALUE 0x00000000
        AN_CONFIG_REG_7_0 BIT[7:0]

SGMII_PHY_AUTONEG_CFG4 ADDRESS 0x0350 RW
SGMII_PHY_AUTONEG_CFG4 RESET_VALUE 0x00000000
        AN_CONFIG_REG_15_8 BIT[7:0]

SGMII_PHY_RESERVED_5 ADDRESS 0x0354 RW
SGMII_PHY_RESERVED_5 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_CDR_CTRL0 ADDRESS 0x0358 RW
SGMII_PHY_CDR_CTRL0 RESET_VALUE 0x000000FF
        CDR_MAX_CNT BIT[7:0]

SGMII_PHY_CDR_CTRL1 ADDRESS 0x035C RW
SGMII_PHY_CDR_CTRL1 RESET_VALUE 0x00000000
        RSVD_7_1 BIT[7:1]
        CDR_CLOSED_LOOP_ALWAYS_ON BIT[0]

SGMII_PHY_RESERVED_6 ADDRESS 0x0360 RW
SGMII_PHY_RESERVED_6 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_RESERVED_7 ADDRESS 0x0364 RW
SGMII_PHY_RESERVED_7 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_RESERVED_8 ADDRESS 0x0368 RW
SGMII_PHY_RESERVED_8 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_RESERVED_9 ADDRESS 0x036C RW
SGMII_PHY_RESERVED_9 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_SPEED_CFG0 ADDRESS 0x0370 RW
SGMII_PHY_SPEED_CFG0 RESET_VALUE 0x00000070
        SPDNEG_WAKEUP_CYC BIT[7:0]

SGMII_PHY_SPEED_CFG1 ADDRESS 0x0374 RW
SGMII_PHY_SPEED_CFG1 RESET_VALUE 0x00000012
        RSVD_7_6 BIT[7:6]
        RX_CLK_INV BIT[5]
        DUPLEX_MODE BIT[4]
        RSVD_3_2 BIT[3:2]
        SPDMODE BIT[1:0]

SGMII_PHY_RESERVED_A ADDRESS 0x0378 RW
SGMII_PHY_RESERVED_A RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_RESERVED_B ADDRESS 0x037C RW
SGMII_PHY_RESERVED_B RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_POW_DWN_CTRL0 ADDRESS 0x0380 RW
SGMII_PHY_POW_DWN_CTRL0 RESET_VALUE 0x00000000
        RSVD_7_1 BIT[7:1]
        PWRDN_B BIT[0]

SGMII_PHY_RESERVED_C ADDRESS 0x0384 RW
SGMII_PHY_RESERVED_C RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_TX_DATA_CTRL ADDRESS 0x0388 RW
SGMII_PHY_TX_DATA_CTRL RESET_VALUE 0x00000031
        TX_INSERT_IPG_ERR_EN BIT[7]
        CC_TBC_CLK_INV BIT[6]
        TX_BUF_RETIME_DEPTH_MODE BIT[5]
        TX_BUF_RETIME_ENA BIT[4]
        TX_MUX BIT[3:2]
        DRV_TX_EN BIT[1]
        PHY_TX_ENABLE_CONTROL BIT[0]

SGMII_PHY_BIST_GEN0 ADDRESS 0x038C RW
SGMII_PHY_BIST_GEN0 RESET_VALUE 0x00000000
        L0_TX_POL BIT[7]
        L0_RX_POL BIT[6]
        EBUF_EN BIT[5]
        EBUF_ALIGNP_DROP_EN BIT[4]
        EBUF_ALIGNP_INSERT_EN BIT[3]
        EBUF_COMMA_INSERT_EN BIT[2]
        DIGTOP_LBK BIT[1]
        EN_PRBS10B BIT[0]

SGMII_PHY_BIST_GEN1 ADDRESS 0x0390 RW
SGMII_PHY_BIST_GEN1 RESET_VALUE 0x00000000
        SWI_NUM_IPG BIT[7:0]

SGMII_PHY_BIST_GEN2 ADDRESS 0x0394 RW
SGMII_PHY_BIST_GEN2 RESET_VALUE 0x00000000
        LINE_LPB_EN BIT[7]
        RSVD_6 BIT[6]
        CONT_PATTERN_SHORT BIT[5]
        EN_CONT BIT[4]
        RSVD_3_2 BIT[3:2]
        BIST_SEL BIT[1:0]

SGMII_PHY_BIST_GEN3 ADDRESS 0x0398 RW
SGMII_PHY_BIST_GEN3 RESET_VALUE 0x00000000
        RSVD_7 BIT[7]
        NE_LBK_EN BIT[6]
        RX_PAT_CHK_EN BIT[5:4]
        RSVD_3 BIT[3]
        RX_CHK_ERR_CLR BIT[2]
        RX_CHK_ERR_EN BIT[1]
        GEN_SHORT_PATTERN BIT[0]

SGMII_PHY_RESERVED_D ADDRESS 0x039C RW
SGMII_PHY_RESERVED_D RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_TEST_DEBUG_CTRL ADDRESS 0x03A0 RW
SGMII_PHY_TEST_DEBUG_CTRL RESET_VALUE 0x00000000
        DEBUG_BUS_SEL BIT[7:5]
        DTESTMUX_SEL BIT[4:0]

SGMII_PHY_ALIGNP ADDRESS 0x03A4 RW
SGMII_PHY_ALIGNP RESET_VALUE 0x0000004F
        MIS_ALIGN_STATUS_CLEAR BIT[7]
        COM_DET_ENA BIT[6]
        CFG_IDLE_CONFIG_DET_DIS BIT[5]
        CFG_MAX_IDLE_CONFIG_CONT BIT[4:0]

SGMII_PHY_RESET_CTRL ADDRESS 0x03A8 RW
SGMII_PHY_RESET_CTRL RESET_VALUE 0x00000000
        RSVD_7_1 BIT[7:1]
        SW_RESET BIT[0]

SGMII_PHY_IRQ_CMD ADDRESS 0x03AC RW
SGMII_PHY_IRQ_CMD RESET_VALUE 0x00000000
        RSVD_7_1 BIT[7:1]
        IRQ_GLOBAL_CLEAR BIT[0]

SGMII_PHY_INTERRUPT_CLEAR ADDRESS 0x03B0 RW
SGMII_PHY_INTERRUPT_CLEAR RESET_VALUE 0x00000000
        DECODE_CODE_ERR_CLEAR BIT[7]
        DECODE_DISP_ERR_CLEAR BIT[6]
        PLL_UNLOCK_CLEAR BIT[5]
        AN_ILLEGAL_TERM_CLEAR BIT[4]
        SYNC_FAIL_CLEAR BIT[3]
        AN_START_CLEAR BIT[2]
        AN_END_CLEAR BIT[1]
        AN_REQUEST_CLEAR BIT[0]

SGMII_PHY_INTERRUPT_MASK ADDRESS 0x03B4 RW
SGMII_PHY_INTERRUPT_MASK RESET_VALUE 0x000000FF
        DECODE_CODE_ERR_MASK BIT[7]
        DECODE_DISP_ERR_MASK BIT[6]
        PLL_UNLOCK_MASK BIT[5]
        AN_ILLEGAL_TERM_MASK BIT[4]
        SYNC_FAIL_MASK BIT[3]
        AN_START_MASK BIT[2]
        AN_END_MASK BIT[1]
        AN_REQUEST_MASK BIT[0]

SGMII_PHY_INTERRUPT_STATUS ADDRESS 0x03B8 R
SGMII_PHY_INTERRUPT_STATUS RESET_VALUE 0x00000000
        DECODE_CODE_ERR BIT[7]
        DECODE_DISP_ERR BIT[6]
        PLL_UNLOCK BIT[5]
        AN_ILLEGAL_TERM BIT[4]
        SYNC_FAIL BIT[3]
        AN_START BIT[2]
        AN_END BIT[1]
        AN_REQUEST BIT[0]

SGMII_PHY_REVISION_ID0 ADDRESS 0x03BC R
SGMII_PHY_REVISION_ID0 RESET_VALUE 0x00000000
        STEP_7_0 BIT[7:0]

SGMII_PHY_REVISION_ID1 ADDRESS 0x03C0 R
SGMII_PHY_REVISION_ID1 RESET_VALUE 0x00000000
        STEP_15_8 BIT[7:0]

SGMII_PHY_REVISION_ID2 ADDRESS 0x03C4 R
SGMII_PHY_REVISION_ID2 RESET_VALUE 0x00000000
        MINOR_7_0 BIT[7:0]

SGMII_PHY_REVISION_ID3 ADDRESS 0x03C8 R
SGMII_PHY_REVISION_ID3 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR_11_8 BIT[3:0]

SGMII_PHY_RX_CHK_ERR_CNT0_STATUS ADDRESS 0x03CC R
SGMII_PHY_RX_CHK_ERR_CNT0_STATUS RESET_VALUE 0x00000000
        RX_CHK_ERR_CNT_7_0 BIT[7:0]

SGMII_PHY_RX_CHK_ERR_CNT1_STATUS ADDRESS 0x03D0 R
SGMII_PHY_RX_CHK_ERR_CNT1_STATUS RESET_VALUE 0x00000000
        RX_CHK_ERR_CNT_15_8 BIT[7:0]

SGMII_PHY_RX_CHK_STATUS ADDRESS 0x03D4 R
SGMII_PHY_RX_CHK_STATUS RESET_VALUE 0x00000000
        MIS_ALIGN_STATUS BIT[7]
        CDR_ALIGN_DET BIT[6]
        RX_SIGNAL_VALID BIT[5]
        RXCHK_HEADER_SEL BIT[4]
        RSVD_3 BIT[3]
        PAT_DATA_NOT_FOUND BIT[2]
        HEADER_NOT_FOUND BIT[1]
        CHECK_DONE BIT[0]

SGMII_PHY_RX_MIS_ALIGN_ERR_STATUS ADDRESS 0x03D8 R
SGMII_PHY_RX_MIS_ALIGN_ERR_STATUS RESET_VALUE 0x00000000
        MIS_ALIGN_ERR_CNT BIT[7:0]

SGMII_PHY_RESERVED_E ADDRESS 0x03DC R
SGMII_PHY_RESERVED_E RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

SGMII_PHY_AUTONEG0_STATUS ADDRESS 0x03E0 R
SGMII_PHY_AUTONEG0_STATUS RESET_VALUE 0x00000000
        AN_RX_CONFIG_REG_STATUS_7_0 BIT[7:0]

SGMII_PHY_AUTONEG1_STATUS ADDRESS 0x03E4 R
SGMII_PHY_AUTONEG1_STATUS RESET_VALUE 0x00000000
        AN_RX_CONFIG_REG_STATUS_15_8 BIT[7:0]

SGMII_PHY_AUTONEG2_STATUS ADDRESS 0x03E8 R
SGMII_PHY_AUTONEG2_STATUS RESET_VALUE 0x00000000
        AN_TX_CONFIG_REG_STATUS_7_0 BIT[7:0]

SGMII_PHY_AUTONEG3_STATUS ADDRESS 0x03EC R
SGMII_PHY_AUTONEG3_STATUS RESET_VALUE 0x00000000
        AN_TX_CONFIG_REG_STATUS_15_8 BIT[7:0]

SGMII_PHY_DEBUG_BUS_STAT0 ADDRESS 0x03F0 R
SGMII_PHY_DEBUG_BUS_STAT0 RESET_VALUE 0x00000000
        DEBUG_BUS_STAT0 BIT[7:0]

SGMII_PHY_DEBUG_BUS_STAT1 ADDRESS 0x03F4 R
SGMII_PHY_DEBUG_BUS_STAT1 RESET_VALUE 0x00000000
        DEBUG_BUS_STAT1 BIT[7:0]

SGMII_PHY_DEBUG_BUS_STAT2 ADDRESS 0x03F8 R
SGMII_PHY_DEBUG_BUS_STAT2 RESET_VALUE 0x00000000
        DEBUG_BUS_STAT2 BIT[7:0]

SGMII_PHY_DEBUG_BUS_STAT3 ADDRESS 0x03FC R
SGMII_PHY_DEBUG_BUS_STAT3 RESET_VALUE 0x00000000
        DEBUG_BUS_STAT3 BIT[7:0]

PDM_PERPH_WEB BASE 0x60068000 pdm_perph_webaddr 13:2

web_tcxo4 MODULE OFFSET=PDM_PERPH_WEB+0x00000000 MAX=PDM_PERPH_WEB+0x00003FFF APRE=PDM_ APOST= SPRE=PDM_ SPOST= FPRE=PDM_ FPOST= BPRE=PDM_ BPOST= ABPRE=PDM_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PDM_PERPH_WEB.WEB_TCXO4
TCXO_PDM0_TOP_CTL ADDRESS 0x0000 RW
TCXO_PDM0_TOP_CTL RESET_VALUE 0x00000000
        TCXO4_CLK_DISABLE BIT[2]
        PDM0_POLARITY BIT[1]
        PDM0_OE BIT[0]

PDM0_CTL ADDRESS 0x0004 RW
PDM0_CTL RESET_VALUE 0x00008000
        PDM0_DAT BIT[15:0]

WEB_TCXO4_TEST ADDRESS 0x0008 R
WEB_TCXO4_TEST RESET_VALUE 0x00000000
        PDM2_EDGE BIT[13]
        PDM2 BIT[12]
        GP_MN_EDGE BIT[9]
        GP_MN BIT[8]
        PDM1_EDGE BIT[5]
        PDM1 BIT[4]
        PDM0_EDGE BIT[1]
        PDM0 BIT[0]

TCXO_PDM1_TOP_CTL ADDRESS 0x1000 RW
TCXO_PDM1_TOP_CTL RESET_VALUE 0x00000000
        TCXO4_CLK_DISABLE1 BIT[2]
        PDM1_POLARITY BIT[1]
        PDM1_OE BIT[0]

PDM1_CTL ADDRESS 0x1004 RW
PDM1_CTL RESET_VALUE 0x00000080
        PDM1_DAT BIT[7:0]

TCXO_PDM2_TOP_CTL ADDRESS 0x2000 RW
TCXO_PDM2_TOP_CTL RESET_VALUE 0x00000000
        PDM2_CLK_DISABLE BIT[2]
        PDM2_POLARITY BIT[1]
        PDM2_OE BIT[0]

PDM2_CTL ADDRESS 0x2004 RW
PDM2_CTL RESET_VALUE 0x00008000
        PDM2_DAT BIT[15:0]

GP_MN_CLK_MDIV ADDRESS 0x3000 RW
GP_MN_CLK_MDIV RESET_VALUE 0x00000000
        GP_M_VALUE BIT[8:0]

GP_MN_CLK_NDIV ADDRESS 0x3004 RW
GP_MN_CLK_NDIV RESET_VALUE 0x00000000
        GP_N_VALUE BIT[12:0]

GP_MN_CLK_DUTY ADDRESS 0x3008 RW
GP_MN_CLK_DUTY RESET_VALUE 0x00000000
        GP_D_VALUE BIT[12:0]

SMMU_500_REG_WRAPPER BASE 0x61E00000 smmu_500_reg_wrapperaddr 31:0

mmu500_smmu_app MODULE OFFSET=SMMU_500_REG_WRAPPER+0x00000000 MAX=SMMU_500_REG_WRAPPER+0x0001FFFF APRE=APPS_ APOST= SPRE=APPS_ SPOST=_APPS FPRE=APPS_ FPOST= BPRE=APPS_ BPOST= ABPRE=APPS_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SMMU_500_REG_WRAPPER.MMU500_SMMU_APP
SMMU_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
SMMU_SCR0 RESET_VALUE 0x002X0001
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        SMCFCFG BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        BSU BIT[15:14]
        FB BIT[13]
        PTM BIT[12]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGFRE BIT[4]
        GFIE BIT[2]
        GFRE BIT[1]
        CLIENTPD BIT[0]

SMMU_NSCR0 ADDRESS 0x0400 RW
SMMU_NSCR0 RESET_VALUE 0x002X0001
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        SMCFCFG BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        BSU BIT[15:14]
        FB BIT[13]
        PTM BIT[12]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGFRE BIT[4]
        GFIE BIT[2]
        GFRE BIT[1]
        CLIENTPD BIT[0]

SMMU_SCR1 ADDRESS 0x0004 RW
SMMU_SCR1 RESET_VALUE 0x02012010
        NSCAFRO BIT[28]
        SPMEN BIT[27]
        SIF BIT[26]
        GEFRO BIT[25]
        GASRAE BIT[24]
        NSNUMIRPTO BIT[23:16]
        NSNUMSMRGO BIT[13:8]
        NSNUMCBO BIT[4:0]

SMMU_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
SMMU_SACR RESET_VALUE 0x0X000004
        NORMALIZE BIT[27]
        CACHE_LOCK BIT[26]
        PAGESIZE BIT[16]
        S2CRB_TLBEN BIT[10]
        MMUDISB_TLBEN BIT[9]
        SMTNMB_TLBEN BIT[8]
        S1WC2EN BIT[2]

SMMU_NSACR ADDRESS 0x0410 RW
SMMU_NSACR RESET_VALUE 0x0400001C
        CACHE_LOCK BIT[26]
        DP4K_TBUDISB BIT[25]
        DP4K_TCUDISB BIT[24]
        S2CRB_TLBEN BIT[10]
        MMUDISB_TLBEN BIT[9]
        SMTNMB_TLBEN BIT[8]
        IPA2PA_CEN BIT[4]
        S2WC2EN BIT[3]
        S1WC2EN BIT[2]

SMMU_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
SMMU_SIDR0 RESET_VALUE 0xFC01XE20
        SES BIT[31]
        S1TS BIT[30]
        S2TS BIT[29]
        NTS BIT[28]
        SMS BIT[27]
        ATOSNS BIT[26]
        PTFS BIT[25:24]
        NUMIRPT BIT[23:16]
        CTTW BIT[14]
        BTM BIT[13]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

SMMU_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
SMMU_SIDR1 RESET_VALUE 0x30001F10
        PAGESIZE BIT[31]
        NUMPAGENDXB BIT[30:28]
        NUMS2CB BIT[23:16]
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDXB BIT[11:8]
        NUMCB BIT[7:0]

SMMU_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
SMMU_SIDR2 RESET_VALUE 0x00005555
        PTFSV8_64KB BIT[14]
        PTFSV8_16KB BIT[13]
        TFSV8_4KB BIT[12]
        UBS BIT[11:8]
        OAS BIT[7:4]
        IAS BIT[3:0]

SMMU_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
SMMU_SIDR7 RESET_VALUE 0x00000024
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

SMMU_SGFAR_LOW ADDRESS 0x0040 RW
--PRAGMA BANKED secure
SMMU_SGFAR_LOW RESET_VALUE 0xXXXXXXXX
        FADDR BIT[31:0]

SMMU_SGFAR_HIGH ADDRESS 0x0044 RW
--PRAGMA BANKED secure
SMMU_SGFAR_HIGH RESET_VALUE 0x000XXXXX
        FADDR BIT[16:0]

SMMU_NSGFAR_LOW ADDRESS 0x0440 RW
SMMU_NSGFAR_LOW RESET_VALUE 0xXXXXXXXX
        FADDR BIT[31:0]

SMMU_NSGFAR_HIGH ADDRESS 0x0444 RW
SMMU_NSGFAR_HIGH RESET_VALUE 0x000XXXXX
        FADDR BIT[16:0]

SMMU_SGFSR ADDRESS 0x0048 W
--PRAGMA BANKED secure
SMMU_SGFSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        UUT BIT[8]
        PF BIT[7]
        EF BIT[6]
        CAF BIT[5]
        UCIF BIT[4]
        UCBF BIT[3]
        SMCF BIT[2]
        USF BIT[1]
        ICF BIT[0]

SMMU_NSGFSR ADDRESS 0x0448 W
SMMU_NSGFSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        UUT BIT[8]
        EF BIT[6]
        CAF BIT[5]
        UCIF BIT[4]
        UCBF BIT[3]
        SMCF BIT[2]
        USF BIT[1]
        ICF BIT[0]

SMMU_SGFSRRESTORE ADDRESS 0x004C W
--PRAGMA BANKED secure
SMMU_SGFSRRESTORE RESET_VALUE 0xX0000XXX
        MULTI BIT[31]
        UUT BIT[8]
        PF BIT[7]
        EF BIT[6]
        CAF BIT[5]
        UCIF BIT[4]
        UCBF BIT[3]
        SMCF BIT[2]
        USF BIT[1]
        ICF BIT[0]

SMMU_NSGFSRRESTORE ADDRESS 0x044C W
SMMU_NSGFSRRESTORE RESET_VALUE 0xX0000XXX
        MULTI BIT[31]
        UUT BIT[8]
        EF BIT[6]
        CAF BIT[5]
        UCIF BIT[4]
        UCBF BIT[3]
        SMCF BIT[2]
        USF BIT[1]
        ICF BIT[0]

SMMU_SGFSYNR0 ADDRESS 0x0050 RW
--PRAGMA BANKED secure
SMMU_SGFSYNR0 RESET_VALUE 0x000000XX
        ATS BIT[6]
        NSATTR BIT[5]
        NSSTATE BIT[4]
        IND BIT[3]
        PNU BIT[2]
        WNR BIT[1]

SMMU_NSGFSYNR0 ADDRESS 0x0450 RW
SMMU_NSGFSYNR0 RESET_VALUE 0x0000000X
        ATS BIT[6]
        IND BIT[3]
        PNU BIT[2]
        WNR BIT[1]
        NESTED BIT[0]

SMMU_SGFSYNR1 ADDRESS 0x0054 RW
--PRAGMA BANKED secure
SMMU_SGFSYNR1 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_NSGFSYNDR1 ADDRESS 0x0454 RW
SMMU_NSGFSYNDR1 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_STLBIALL ADDRESS 0x0060 W
SMMU_STLBIALL RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_TLBIVMID ADDRESS 0x0064 W
--PRAGMA BANKED secure
SMMU_TLBIVMID RESET_VALUE 0x000000XX
        VMID BIT[7:0]

SMMU_TLBIALLNSNH ADDRESS 0x0068 W
--PRAGMA BANKED secure
SMMU_TLBIALLNSNH RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_NSTLBGSYNC ADDRESS 0x0470 W
SMMU_NSTLBGSYNC RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_STLBGSYNC ADDRESS 0x0070 W
--PRAGMA BANKED secure
SMMU_STLBGSYNC RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_STLBGSTATUS ADDRESS 0x0074 R
--PRAGMA BANKED secure
SMMU_STLBGSTATUS RESET_VALUE 0x00000000
        GSACTIVE BIT[0]

SMMU_NSTLBGSTATUS ADDRESS 0x0474 R
SMMU_NSTLBGSTATUS RESET_VALUE 0x00000000
        GSACTIVE BIT[0]

SMMU_DBGRPTRTBU ADDRESS 0x0080 RW
SMMU_DBGRPTRTBU RESET_VALUE 0x00000000
        TBU_ID BIT[25:24]
        TLB_POINTER BIT[15:4]
        TLB_ENTRY_POINTER BIT[3:0]

SMMU_DBGRDATATBU ADDRESS 0x0084 R
SMMU_DBGRDATATBU RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_DBGRPTRTCU ADDRESS 0x0088 RW
SMMU_DBGRPTRTCU RESET_VALUE 0x00000000
        DATASRC BIT[27:26]
        WAY_RAM BIT[25:24]
        TLB_POINTER BIT[9:4]
        TLB_ENTRY_POINTER BIT[3:0]

SMMU_DBGRDATATCU ADDRESS 0x008C R
SMMU_DBGRDATATCU RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_STLBIVALM_LOW ADDRESS 0x00A0 W
SMMU_STLBIVALM_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_STLBIVALM_HIGH ADDRESS 0x00A4 W
SMMU_STLBIVALM_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[4:0]

SMMU_STLBIVAM_LOW ADDRESS 0x00A8 W
SMMU_STLBIVAM_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_STLBIVAM_HIGH ADDRESS 0x00AC W
SMMU_STLBIVAM_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[4:0]

SMMU_STLBIALLM ADDRESS 0x00BC W
SMMU_STLBIALLM RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_SMR0 ADDRESS 0x0800 RW
--PRAGMA BANKED secure
SMMU_SMR0 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR1 ADDRESS 0x0804 RW
--PRAGMA BANKED secure
SMMU_SMR1 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR2 ADDRESS 0x0808 RW
--PRAGMA BANKED secure
SMMU_SMR2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR3 ADDRESS 0x080C RW
--PRAGMA BANKED secure
SMMU_SMR3 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR4 ADDRESS 0x0810 RW
--PRAGMA BANKED secure
SMMU_SMR4 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR5 ADDRESS 0x0814 RW
--PRAGMA BANKED secure
SMMU_SMR5 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR6 ADDRESS 0x0818 RW
--PRAGMA BANKED secure
SMMU_SMR6 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR7 ADDRESS 0x081C RW
--PRAGMA BANKED secure
SMMU_SMR7 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR8 ADDRESS 0x0820 RW
--PRAGMA BANKED secure
SMMU_SMR8 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR9 ADDRESS 0x0824 RW
--PRAGMA BANKED secure
SMMU_SMR9 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR10 ADDRESS 0x0828 RW
--PRAGMA BANKED secure
SMMU_SMR10 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR11 ADDRESS 0x082C RW
--PRAGMA BANKED secure
SMMU_SMR11 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR12 ADDRESS 0x0830 RW
--PRAGMA BANKED secure
SMMU_SMR12 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR13 ADDRESS 0x0834 RW
--PRAGMA BANKED secure
SMMU_SMR13 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR14 ADDRESS 0x0838 RW
--PRAGMA BANKED secure
SMMU_SMR14 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR15 ADDRESS 0x083C RW
--PRAGMA BANKED secure
SMMU_SMR15 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR16 ADDRESS 0x0840 RW
--PRAGMA BANKED secure
SMMU_SMR16 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR17 ADDRESS 0x0844 RW
--PRAGMA BANKED secure
SMMU_SMR17 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR18 ADDRESS 0x0848 RW
--PRAGMA BANKED secure
SMMU_SMR18 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR19 ADDRESS 0x084C RW
--PRAGMA BANKED secure
SMMU_SMR19 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR20 ADDRESS 0x0850 RW
--PRAGMA BANKED secure
SMMU_SMR20 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR21 ADDRESS 0x0854 RW
--PRAGMA BANKED secure
SMMU_SMR21 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR22 ADDRESS 0x0858 RW
--PRAGMA BANKED secure
SMMU_SMR22 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR23 ADDRESS 0x085C RW
--PRAGMA BANKED secure
SMMU_SMR23 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR24 ADDRESS 0x0860 RW
--PRAGMA BANKED secure
SMMU_SMR24 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR25 ADDRESS 0x0864 RW
--PRAGMA BANKED secure
SMMU_SMR25 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR26 ADDRESS 0x0868 RW
--PRAGMA BANKED secure
SMMU_SMR26 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR27 ADDRESS 0x086C RW
--PRAGMA BANKED secure
SMMU_SMR27 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR28 ADDRESS 0x0870 RW
--PRAGMA BANKED secure
SMMU_SMR28 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR29 ADDRESS 0x0874 RW
--PRAGMA BANKED secure
SMMU_SMR29 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR30 ADDRESS 0x0878 RW
--PRAGMA BANKED secure
SMMU_SMR30 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR31 ADDRESS 0x087C RW
--PRAGMA BANKED secure
SMMU_SMR31 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_S2CR0 ADDRESS 0x0C00 RW
--PRAGMA BANKED secure
SMMU_S2CR0 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR1 ADDRESS 0x0C04 RW
--PRAGMA BANKED secure
SMMU_S2CR1 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR2 ADDRESS 0x0C08 RW
--PRAGMA BANKED secure
SMMU_S2CR2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR3 ADDRESS 0x0C0C RW
--PRAGMA BANKED secure
SMMU_S2CR3 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR4 ADDRESS 0x0C10 RW
--PRAGMA BANKED secure
SMMU_S2CR4 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR5 ADDRESS 0x0C14 RW
--PRAGMA BANKED secure
SMMU_S2CR5 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR6 ADDRESS 0x0C18 RW
--PRAGMA BANKED secure
SMMU_S2CR6 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR7 ADDRESS 0x0C1C RW
--PRAGMA BANKED secure
SMMU_S2CR7 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR8 ADDRESS 0x0C20 RW
--PRAGMA BANKED secure
SMMU_S2CR8 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR9 ADDRESS 0x0C24 RW
--PRAGMA BANKED secure
SMMU_S2CR9 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR10 ADDRESS 0x0C28 RW
--PRAGMA BANKED secure
SMMU_S2CR10 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR11 ADDRESS 0x0C2C RW
--PRAGMA BANKED secure
SMMU_S2CR11 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR12 ADDRESS 0x0C30 RW
--PRAGMA BANKED secure
SMMU_S2CR12 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR13 ADDRESS 0x0C34 RW
--PRAGMA BANKED secure
SMMU_S2CR13 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR14 ADDRESS 0x0C38 RW
--PRAGMA BANKED secure
SMMU_S2CR14 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR15 ADDRESS 0x0C3C RW
--PRAGMA BANKED secure
SMMU_S2CR15 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR16 ADDRESS 0x0C40 RW
--PRAGMA BANKED secure
SMMU_S2CR16 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR17 ADDRESS 0x0C44 RW
--PRAGMA BANKED secure
SMMU_S2CR17 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR18 ADDRESS 0x0C48 RW
--PRAGMA BANKED secure
SMMU_S2CR18 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR19 ADDRESS 0x0C4C RW
--PRAGMA BANKED secure
SMMU_S2CR19 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR20 ADDRESS 0x0C50 RW
--PRAGMA BANKED secure
SMMU_S2CR20 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR21 ADDRESS 0x0C54 RW
--PRAGMA BANKED secure
SMMU_S2CR21 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR22 ADDRESS 0x0C58 RW
--PRAGMA BANKED secure
SMMU_S2CR22 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR23 ADDRESS 0x0C5C RW
--PRAGMA BANKED secure
SMMU_S2CR23 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR24 ADDRESS 0x0C60 RW
--PRAGMA BANKED secure
SMMU_S2CR24 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR25 ADDRESS 0x0C64 RW
--PRAGMA BANKED secure
SMMU_S2CR25 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR26 ADDRESS 0x0C68 RW
--PRAGMA BANKED secure
SMMU_S2CR26 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR27 ADDRESS 0x0C6C RW
--PRAGMA BANKED secure
SMMU_S2CR27 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR28 ADDRESS 0x0C70 RW
--PRAGMA BANKED secure
SMMU_S2CR28 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR29 ADDRESS 0x0C74 RW
--PRAGMA BANKED secure
SMMU_S2CR29 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR30 ADDRESS 0x0C78 RW
--PRAGMA BANKED secure
SMMU_S2CR30 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR31 ADDRESS 0x0C7C RW
--PRAGMA BANKED secure
SMMU_S2CR31 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_PIDR0 ADDRESS 0x0FE0 R
--PRAGMA BANKED secure
SMMU_PIDR0 RESET_VALUE 0x00000081
        PARTNUMBER0 BIT[7:0]

SMMU_PIDR1 ADDRESS 0x0FE4 R
--PRAGMA BANKED secure
SMMU_PIDR1 RESET_VALUE 0x000000B4
        JEP106_IDENTITY_CODE BIT[7:4]
        PARTNUMBER1 BIT[3:0]

SMMU_PIDR2 ADDRESS 0x0FE8 R
--PRAGMA BANKED secure
SMMU_PIDR2 RESET_VALUE 0x0000001B
        ARCHITECTURE_REVISION BIT[7:4]
        JEDEC BIT[3]
        JEP106_IDENTITY_CODE BIT[2:0]

SMMU_PIDR3 ADDRESS 0x0FEC R
--PRAGMA BANKED secure
SMMU_PIDR3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
        CUSTOMER_MODIFIED BIT[3:0]

SMMU_PIDR4 ADDRESS 0x0FD0 R
--PRAGMA BANKED secure
SMMU_PIDR4 RESET_VALUE 0x00000004
        FOURKB_COUNT BIT[7:4]
        JEP106_CONTINUATION_CODE BIT[3:0]

SMMU_PIDR5 ADDRESS 0x0FD4 R
--PRAGMA BANKED secure
SMMU_PIDR5 RESET_VALUE 0x00000000
        SMMU_PIDR5 BIT[31:0]

SMMU_PIDR6 ADDRESS 0x0FD8 R
--PRAGMA BANKED secure
SMMU_PIDR6 RESET_VALUE 0x00000000
        SMMU_PIDR6 BIT[31:0]

SMMU_PIDR7 ADDRESS 0x0FDC R
--PRAGMA BANKED secure
SMMU_PIDR7 RESET_VALUE 0x00000000
        SMMU_PIDR7 BIT[31:0]

SMMU_CIDR0 ADDRESS 0x0FF0 R
--PRAGMA BANKED secure
SMMU_CIDR0 RESET_VALUE 0x0000000D
        PREAMBLE BIT[7:0]

SMMU_CIDR1 ADDRESS 0x0FF4 R
--PRAGMA BANKED secure
SMMU_CIDR1 RESET_VALUE 0x000000F0
        PREAMBLE BIT[7:0]

SMMU_CIDR2 ADDRESS 0x0FF8 R
--PRAGMA BANKED secure
SMMU_CIDR2 RESET_VALUE 0x00000005
        PREAMBLE BIT[7:0]

SMMU_CIDR3 ADDRESS 0x0FFC R
--PRAGMA BANKED secure
SMMU_CIDR3 RESET_VALUE 0x000000B1
        PREAMBLE BIT[7:0]

SMMU_CBAR0 ADDRESS 0x1000 RW
--PRAGMA BANKED secure
SMMU_CBAR0 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA0 ADDRESS 0x1400 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA0 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R0 ADDRESS 0x1800 RW
--PRAGMA BANKED secure
SMMU_CBA2R0 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR1 ADDRESS 0x1004 RW
--PRAGMA BANKED secure
SMMU_CBAR1 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA1 ADDRESS 0x1404 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA1 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R1 ADDRESS 0x1804 RW
--PRAGMA BANKED secure
SMMU_CBA2R1 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR2 ADDRESS 0x1008 RW
--PRAGMA BANKED secure
SMMU_CBAR2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA2 ADDRESS 0x1408 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R2 ADDRESS 0x1808 RW
--PRAGMA BANKED secure
SMMU_CBA2R2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR3 ADDRESS 0x100C RW
--PRAGMA BANKED secure
SMMU_CBAR3 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA3 ADDRESS 0x140C RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA3 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R3 ADDRESS 0x180C RW
--PRAGMA BANKED secure
SMMU_CBA2R3 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR4 ADDRESS 0x1010 RW
--PRAGMA BANKED secure
SMMU_CBAR4 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA4 ADDRESS 0x1410 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA4 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R4 ADDRESS 0x1810 RW
--PRAGMA BANKED secure
SMMU_CBA2R4 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR5 ADDRESS 0x1014 RW
--PRAGMA BANKED secure
SMMU_CBAR5 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA5 ADDRESS 0x1414 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA5 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R5 ADDRESS 0x1814 RW
--PRAGMA BANKED secure
SMMU_CBA2R5 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR6 ADDRESS 0x1018 RW
--PRAGMA BANKED secure
SMMU_CBAR6 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA6 ADDRESS 0x1418 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA6 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R6 ADDRESS 0x1818 RW
--PRAGMA BANKED secure
SMMU_CBA2R6 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR7 ADDRESS 0x101C RW
--PRAGMA BANKED secure
SMMU_CBAR7 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA7 ADDRESS 0x141C RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA7 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R7 ADDRESS 0x181C RW
--PRAGMA BANKED secure
SMMU_CBA2R7 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR8 ADDRESS 0x1020 RW
--PRAGMA BANKED secure
SMMU_CBAR8 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA8 ADDRESS 0x1420 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA8 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R8 ADDRESS 0x1820 RW
--PRAGMA BANKED secure
SMMU_CBA2R8 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR9 ADDRESS 0x1024 RW
--PRAGMA BANKED secure
SMMU_CBAR9 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA9 ADDRESS 0x1424 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA9 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R9 ADDRESS 0x1824 RW
--PRAGMA BANKED secure
SMMU_CBA2R9 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR10 ADDRESS 0x1028 RW
--PRAGMA BANKED secure
SMMU_CBAR10 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA10 ADDRESS 0x1428 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA10 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R10 ADDRESS 0x1828 RW
--PRAGMA BANKED secure
SMMU_CBA2R10 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR11 ADDRESS 0x102C RW
--PRAGMA BANKED secure
SMMU_CBAR11 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA11 ADDRESS 0x142C RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA11 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R11 ADDRESS 0x182C RW
--PRAGMA BANKED secure
SMMU_CBA2R11 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR12 ADDRESS 0x1030 RW
--PRAGMA BANKED secure
SMMU_CBAR12 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA12 ADDRESS 0x1430 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA12 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R12 ADDRESS 0x1830 RW
--PRAGMA BANKED secure
SMMU_CBA2R12 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR13 ADDRESS 0x1034 RW
--PRAGMA BANKED secure
SMMU_CBAR13 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA13 ADDRESS 0x1434 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA13 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R13 ADDRESS 0x1834 RW
--PRAGMA BANKED secure
SMMU_CBA2R13 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR14 ADDRESS 0x1038 RW
--PRAGMA BANKED secure
SMMU_CBAR14 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA14 ADDRESS 0x1438 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA14 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R14 ADDRESS 0x1838 RW
--PRAGMA BANKED secure
SMMU_CBA2R14 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR15 ADDRESS 0x103C RW
--PRAGMA BANKED secure
SMMU_CBAR15 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA15 ADDRESS 0x143C RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA15 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R15 ADDRESS 0x183C RW
--PRAGMA BANKED secure
SMMU_CBA2R15 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_ITCTRL ADDRESS 0x2000 RW
SMMU_ITCTRL RESET_VALUE 0x00000000
        TBU_INDEX BIT[5:4]
        MODULE BIT[3]
        RAM_DATA BIT[2]
        RAM_MODE BIT[1]
        INTGMODE BIT[0]

SMMU_ITIP ADDRESS 0x2004 R
SMMU_ITIP RESET_VALUE 0x0000000X
        SPINDEN BIT[0]

SMMU_ITOP_GLBL ADDRESS 0x2008 RW
SMMU_ITOP_GLBL RESET_VALUE 0x000X0000
        TCU_RAM_DATA BIT[19:16]
        GLBLSF1 BIT[9]
        GLBLNSF1 BIT[1]

SMMU_ITOP_PERF_INDEX ADDRESS 0x200C W
SMMU_ITOP_PERF_INDEX RESET_VALUE 0xX0XXXXXX
        WAY_IPA2PA_PF BIT[31:30]
        IPA2PA_PF_INDEX BIT[22:16]
        WAY_MTLB_WC BIT[15:14]
        MTLB_WC_INDEX BIT[11:0]

SMMU_ITOP_CXT0TO31_RAM0 ADDRESS 0x2010 W
SMMU_ITOP_CXT0TO31_RAM0 RESET_VALUE 0xXXXXXXXX
        RAM_DATA BIT[31:0]

SMMU_TBUQOS0 ADDRESS 0x2100 RW
SMMU_TBUQOS0 RESET_VALUE 0x00000000
        QOSTBU2 BIT[11:8]
        QOSTBU1 BIT[7:4]
        QOSTBU0 BIT[3:0]

SMMU_PER ADDRESS 0x2200 R
SMMU_PER RESET_VALUE 0x00000000
        PER_TCU BIT[15:8]
        PER_TBU BIT[7:0]

SMMU_TBU_PWR_STATUS ADDRESS 0x2204 R
SMMU_TBU_PWR_STATUS RESET_VALUE 0x00000000
        STATE BIT[31:0]

PMEVCNTR0 ADDRESS 0x3000 RW
--PRAGMA BANKED secure
PMEVCNTR0 RESET_VALUE 0xXXXXXXXX
        PMN0 BIT[31:0]

PMEVCNTR1 ADDRESS 0x3004 RW
--PRAGMA BANKED secure
PMEVCNTR1 RESET_VALUE 0xXXXXXXXX
        PMN1 BIT[31:0]

PMEVCNTR2 ADDRESS 0x3008 RW
--PRAGMA BANKED secure
PMEVCNTR2 RESET_VALUE 0xXXXXXXXX
        PMN2 BIT[31:0]

PMEVCNTR3 ADDRESS 0x300C RW
--PRAGMA BANKED secure
PMEVCNTR3 RESET_VALUE 0xXXXXXXXX
        PMN3 BIT[31:0]

PMEVCNTR4 ADDRESS 0x3010 RW
--PRAGMA BANKED secure
PMEVCNTR4 RESET_VALUE 0xXXXXXXXX
        PMN0 BIT[31:0]

PMEVCNTR5 ADDRESS 0x3014 RW
--PRAGMA BANKED secure
PMEVCNTR5 RESET_VALUE 0xXXXXXXXX
        PMN1 BIT[31:0]

PMEVCNTR6 ADDRESS 0x3018 RW
--PRAGMA BANKED secure
PMEVCNTR6 RESET_VALUE 0xXXXXXXXX
        PMN2 BIT[31:0]

PMEVCNTR7 ADDRESS 0x301C RW
--PRAGMA BANKED secure
PMEVCNTR7 RESET_VALUE 0xXXXXXXXX
        PMN3 BIT[31:0]

PMEVCNTR8 ADDRESS 0x3020 RW
--PRAGMA BANKED secure
PMEVCNTR8 RESET_VALUE 0xXXXXXXXX
        PMN0 BIT[31:0]

PMEVCNTR9 ADDRESS 0x3024 RW
--PRAGMA BANKED secure
PMEVCNTR9 RESET_VALUE 0xXXXXXXXX
        PMN1 BIT[31:0]

PMEVCNTR10 ADDRESS 0x3028 RW
--PRAGMA BANKED secure
PMEVCNTR10 RESET_VALUE 0xXXXXXXXX
        PMN2 BIT[31:0]

PMEVCNTR11 ADDRESS 0x302C RW
--PRAGMA BANKED secure
PMEVCNTR11 RESET_VALUE 0xXXXXXXXX
        PMN3 BIT[31:0]

PMEVTYPER0 ADDRESS 0x3400 RW
--PRAGMA BANKED secure
PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER1 ADDRESS 0x3404 RW
--PRAGMA BANKED secure
PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER2 ADDRESS 0x3408 RW
--PRAGMA BANKED secure
PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER3 ADDRESS 0x340C RW
--PRAGMA BANKED secure
PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER4 ADDRESS 0x3410 RW
--PRAGMA BANKED secure
PMEVTYPER4 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER5 ADDRESS 0x3414 RW
--PRAGMA BANKED secure
PMEVTYPER5 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER6 ADDRESS 0x3418 RW
--PRAGMA BANKED secure
PMEVTYPER6 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER7 ADDRESS 0x341C RW
--PRAGMA BANKED secure
PMEVTYPER7 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER8 ADDRESS 0x3420 RW
--PRAGMA BANKED secure
PMEVTYPER8 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER9 ADDRESS 0x3424 RW
--PRAGMA BANKED secure
PMEVTYPER9 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER10 ADDRESS 0x3428 RW
--PRAGMA BANKED secure
PMEVTYPER10 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER11 ADDRESS 0x342C RW
--PRAGMA BANKED secure
PMEVTYPER11 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMCGCR0 ADDRESS 0x3800 RW
--PRAGMA BANKED secure
PMCGCR0 RESET_VALUE 0x0400000X
        CGNC BIT[27:24]
        SIDG BIT[22:16]
        X BIT[12]
        E BIT[11]
        CBAEN BIT[10]
        TCEFCFG BIT[9:8]
        NDX BIT[3:0]

PMCGCR1 ADDRESS 0x3804 RW
--PRAGMA BANKED secure
PMCGCR1 RESET_VALUE 0x0401000X
        CGNC BIT[27:24]
        SIDG BIT[22:16]
        X BIT[12]
        E BIT[11]
        CBAEN BIT[10]
        TCEFCFG BIT[9:8]
        NDX BIT[3:0]

PMCGCR2 ADDRESS 0x3808 RW
--PRAGMA BANKED secure
PMCGCR2 RESET_VALUE 0x0402000X
        CGNC BIT[27:24]
        SIDG BIT[22:16]
        X BIT[12]
        E BIT[11]
        CBAEN BIT[10]
        TCEFCFG BIT[9:8]
        NDX BIT[3:0]

PMCGSMR0 ADDRESS 0x3A00 RW
--PRAGMA BANKED secure
PMCGSMR0 RESET_VALUE 0x0XXX0XXX
        MASK BIT[25:16]
        ID BIT[9:0]

PMCGSMR1 ADDRESS 0x3A04 RW
--PRAGMA BANKED secure
PMCGSMR1 RESET_VALUE 0x0XXX0XXX
        MASK BIT[25:16]
        ID BIT[9:0]

PMCGSMR2 ADDRESS 0x3A08 RW
--PRAGMA BANKED secure
PMCGSMR2 RESET_VALUE 0x0XXX0XXX
        MASK BIT[25:16]
        ID BIT[9:0]

PMCNTENSET ADDRESS 0x3C00 W
--PRAGMA BANKED secure
PMCNTENSET RESET_VALUE 0x00000000
        P11 BIT[11]
        P10 BIT[10]
        P9 BIT[9]
        P8 BIT[8]
        P7 BIT[7]
        P6 BIT[6]
        P5 BIT[5]
        P4 BIT[4]
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

PMCNTENCLR ADDRESS 0x3C20 W
--PRAGMA BANKED secure
PMCNTENCLR RESET_VALUE 0x00000000
        P11 BIT[11]
        P10 BIT[10]
        P9 BIT[9]
        P8 BIT[8]
        P7 BIT[7]
        P6 BIT[6]
        P5 BIT[5]
        P4 BIT[4]
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

PMINTENSET ADDRESS 0x3C40 W
--PRAGMA BANKED secure
PMINTENSET RESET_VALUE 0x00000XXX
        P11 BIT[11]
        P10 BIT[10]
        P9 BIT[9]
        P8 BIT[8]
        P7 BIT[7]
        P6 BIT[6]
        P5 BIT[5]
        P4 BIT[4]
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

PMINTENCLR ADDRESS 0x3C60 W
--PRAGMA BANKED secure
PMINTENCLR RESET_VALUE 0x00000XXX
        P11 BIT[11]
        P10 BIT[10]
        P9 BIT[9]
        P8 BIT[8]
        P7 BIT[7]
        P6 BIT[6]
        P5 BIT[5]
        P4 BIT[4]
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

PMOVSCLR ADDRESS 0x3C80 W
--PRAGMA BANKED secure
PMOVSCLR RESET_VALUE 0x00000000
        P11 BIT[11]
        P10 BIT[10]
        P9 BIT[9]
        P8 BIT[8]
        P7 BIT[7]
        P6 BIT[6]
        P5 BIT[5]
        P4 BIT[4]
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

PMOVSSET ADDRESS 0x3CC0 W
--PRAGMA BANKED secure
PMOVSSET RESET_VALUE 0x00000000
        P11 BIT[11]
        P10 BIT[10]
        P9 BIT[9]
        P8 BIT[8]
        P7 BIT[7]
        P6 BIT[6]
        P5 BIT[5]
        P4 BIT[4]
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

PMCFGR ADDRESS 0x3E00 R
--PRAGMA BANKED secure
PMCFGR RESET_VALUE 0x02011F0B
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

PMCR ADDRESS 0x3E04 RW
--PRAGMA BANKED secure
PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

PMCEID0 ADDRESS 0x3E20 R
--PRAGMA BANKED secure
PMCEID0 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

PMAUTHSTATUS ADDRESS 0x3FB8 R
--PRAGMA BANKED secure
PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

PMDEVTYPE ADDRESS 0x3FCC R
--PRAGMA BANKED secure
PMDEVTYPE RESET_VALUE 0x00000056
        T BIT[7:4]
        C BIT[3:0]

SMMU_SSD_REG_0 ADDRESS 0x4000 RW
SMMU_SSD_REG_0 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31 BIT[31]
        SSD_INDEX_30 BIT[30]
        SSD_INDEX_29 BIT[29]
        SSD_INDEX_28 BIT[28]
        SSD_INDEX_27 BIT[27]
        SSD_INDEX_26 BIT[26]
        SSD_INDEX_25 BIT[25]
        SSD_INDEX_24 BIT[24]
        SSD_INDEX_23 BIT[23]
        SSD_INDEX_22 BIT[22]
        SSD_INDEX_21 BIT[21]
        SSD_INDEX_20 BIT[20]
        SSD_INDEX_19 BIT[19]
        SSD_INDEX_18 BIT[18]
        SSD_INDEX_17 BIT[17]
        SSD_INDEX_16 BIT[16]
        SSD_INDEX_15 BIT[15]
        SSD_INDEX_14 BIT[14]
        SSD_INDEX_13 BIT[13]
        SSD_INDEX_12 BIT[12]
        SSD_INDEX_11 BIT[11]
        SSD_INDEX_10 BIT[10]
        SSD_INDEX_9 BIT[9]
        SSD_INDEX_8 BIT[8]
        SSD_INDEX_7 BIT[7]
        SSD_INDEX_6 BIT[6]
        SSD_INDEX_5 BIT[5]
        SSD_INDEX_4 BIT[4]
        SSD_INDEX_3 BIT[3]
        SSD_INDEX_2 BIT[2]
        SSD_INDEX_1 BIT[1]
        SSD_INDEX_0 BIT[0]

SMMU_SSD_REG_1 ADDRESS 0x4004 RW
SMMU_SSD_REG_1 RESET_VALUE 0xFFFEFFFF
        SSD_INDEX_63 BIT[31]
        SSD_INDEX_62 BIT[30]
        SSD_INDEX_61 BIT[29]
        SSD_INDEX_60 BIT[28]
        SSD_INDEX_59 BIT[27]
        SSD_INDEX_58 BIT[26]
        SSD_INDEX_57 BIT[25]
        SSD_INDEX_56 BIT[24]
        SSD_INDEX_55 BIT[23]
        SSD_INDEX_54 BIT[22]
        SSD_INDEX_53 BIT[21]
        SSD_INDEX_52 BIT[20]
        SSD_INDEX_51 BIT[19]
        SSD_INDEX_50 BIT[18]
        SSD_INDEX_49 BIT[17]
        SSD_INDEX_48 BIT[16]
        SSD_INDEX_47 BIT[15]
        SSD_INDEX_46 BIT[14]
        SSD_INDEX_45 BIT[13]
        SSD_INDEX_44 BIT[12]
        SSD_INDEX_43 BIT[11]
        SSD_INDEX_42 BIT[10]
        SSD_INDEX_41 BIT[9]
        SSD_INDEX_40 BIT[8]
        SSD_INDEX_39 BIT[7]
        SSD_INDEX_38 BIT[6]
        SSD_INDEX_37 BIT[5]
        SSD_INDEX_36 BIT[4]
        SSD_INDEX_35 BIT[3]
        SSD_INDEX_34 BIT[2]
        SSD_INDEX_33 BIT[1]
        SSD_INDEX_32 BIT[0]

SMMU_SSD_REG_2 ADDRESS 0x4008 R
SMMU_SSD_REG_2 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_64_95 BIT[31:0]

SMMU_SSD_REG_3 ADDRESS 0x400C R
SMMU_SSD_REG_3 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_96_127 BIT[31:0]

SMMU_SSD_REG_4 ADDRESS 0x4010 R
SMMU_SSD_REG_4 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_128_159 BIT[31:0]

SMMU_SSD_REG_5 ADDRESS 0x4014 R
SMMU_SSD_REG_5 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_160_191 BIT[31:0]

SMMU_SSD_REG_6 ADDRESS 0x4018 R
SMMU_SSD_REG_6 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_192_223 BIT[31:0]

SMMU_SSD_REG_7 ADDRESS 0x401C R
SMMU_SSD_REG_7 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_224_255 BIT[31:0]

SMMU_SSD_REG_8 ADDRESS 0x4020 R
SMMU_SSD_REG_8 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_256_287 BIT[31:0]

SMMU_SSD_REG_9 ADDRESS 0x4024 R
SMMU_SSD_REG_9 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_288_319 BIT[31:0]

SMMU_SSD_REG_10 ADDRESS 0x4028 R
SMMU_SSD_REG_10 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_320_351 BIT[31:0]

SMMU_SSD_REG_11 ADDRESS 0x402C R
SMMU_SSD_REG_11 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_352_383 BIT[31:0]

SMMU_SSD_REG_12 ADDRESS 0x4030 R
SMMU_SSD_REG_12 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_384_415 BIT[31:0]

SMMU_SSD_REG_13 ADDRESS 0x4034 R
SMMU_SSD_REG_13 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_416_447 BIT[31:0]

SMMU_SSD_REG_14 ADDRESS 0x4038 R
SMMU_SSD_REG_14 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_448_479 BIT[31:0]

SMMU_SSD_REG_15 ADDRESS 0x403C R
SMMU_SSD_REG_15 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_480_511 BIT[31:0]

SMMU_SSD_REG_16 ADDRESS 0x4040 R
SMMU_SSD_REG_16 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_512_543 BIT[31:0]

SMMU_SSD_REG_17 ADDRESS 0x4044 R
SMMU_SSD_REG_17 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_544_575 BIT[31:0]

SMMU_SSD_REG_18 ADDRESS 0x4048 R
SMMU_SSD_REG_18 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_576_607 BIT[31:0]

SMMU_SSD_REG_19 ADDRESS 0x404C R
SMMU_SSD_REG_19 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_608_639 BIT[31:0]

SMMU_SSD_REG_20 ADDRESS 0x4050 R
SMMU_SSD_REG_20 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_640_671 BIT[31:0]

SMMU_SSD_REG_21 ADDRESS 0x4054 R
SMMU_SSD_REG_21 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_672_703 BIT[31:0]

SMMU_SSD_REG_22 ADDRESS 0x4058 R
SMMU_SSD_REG_22 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_704_735 BIT[31:0]

SMMU_SSD_REG_23 ADDRESS 0x405C R
SMMU_SSD_REG_23 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_736_767 BIT[31:0]

SMMU_SSD_REG_24 ADDRESS 0x4060 R
SMMU_SSD_REG_24 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_768_799 BIT[31:0]

SMMU_SSD_REG_25 ADDRESS 0x4064 R
SMMU_SSD_REG_25 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_800_831 BIT[31:0]

SMMU_SSD_REG_26 ADDRESS 0x4068 R
SMMU_SSD_REG_26 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_832_863 BIT[31:0]

SMMU_SSD_REG_27 ADDRESS 0x406C R
SMMU_SSD_REG_27 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_864_895 BIT[31:0]

SMMU_SSD_REG_28 ADDRESS 0x4070 R
SMMU_SSD_REG_28 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_896_927 BIT[31:0]

SMMU_SSD_REG_29 ADDRESS 0x4074 R
SMMU_SSD_REG_29 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_928_959 BIT[31:0]

SMMU_SSD_REG_30 ADDRESS 0x4078 R
SMMU_SSD_REG_30 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_960_991 BIT[31:0]

SMMU_SSD_REG_31 ADDRESS 0x407C R
SMMU_SSD_REG_31 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_992_1023 BIT[31:0]

SMMU_SSD_REG_32 ADDRESS 0x4080 R
SMMU_SSD_REG_32 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1024_1055 BIT[31:0]

SMMU_SSD_REG_33 ADDRESS 0x4084 R
SMMU_SSD_REG_33 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1056_1087 BIT[31:0]

SMMU_SSD_REG_34 ADDRESS 0x4088 R
SMMU_SSD_REG_34 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1088_1119 BIT[31:0]

SMMU_SSD_REG_35 ADDRESS 0x408C R
SMMU_SSD_REG_35 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1120_1151 BIT[31:0]

SMMU_SSD_REG_36 ADDRESS 0x4090 R
SMMU_SSD_REG_36 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1152_1183 BIT[31:0]

SMMU_SSD_REG_37 ADDRESS 0x4094 R
SMMU_SSD_REG_37 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1184_1215 BIT[31:0]

SMMU_SSD_REG_38 ADDRESS 0x4098 R
SMMU_SSD_REG_38 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1216_1247 BIT[31:0]

SMMU_SSD_REG_39 ADDRESS 0x409C R
SMMU_SSD_REG_39 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1248_1279 BIT[31:0]

SMMU_SSD_REG_40 ADDRESS 0x40A0 R
SMMU_SSD_REG_40 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1280_1311 BIT[31:0]

SMMU_SSD_REG_41 ADDRESS 0x40A4 R
SMMU_SSD_REG_41 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1312_1343 BIT[31:0]

SMMU_SSD_REG_42 ADDRESS 0x40A8 R
SMMU_SSD_REG_42 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1344_1375 BIT[31:0]

SMMU_SSD_REG_43 ADDRESS 0x40AC R
SMMU_SSD_REG_43 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1376_1407 BIT[31:0]

SMMU_SSD_REG_44 ADDRESS 0x40B0 R
SMMU_SSD_REG_44 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1408_1439 BIT[31:0]

SMMU_SSD_REG_45 ADDRESS 0x40B4 R
SMMU_SSD_REG_45 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1440_1471 BIT[31:0]

SMMU_SSD_REG_46 ADDRESS 0x40B8 R
SMMU_SSD_REG_46 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1472_1503 BIT[31:0]

SMMU_SSD_REG_47 ADDRESS 0x40BC R
SMMU_SSD_REG_47 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1504_1535 BIT[31:0]

SMMU_SSD_REG_48 ADDRESS 0x40C0 R
SMMU_SSD_REG_48 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1536_1567 BIT[31:0]

SMMU_SSD_REG_49 ADDRESS 0x40C4 R
SMMU_SSD_REG_49 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1568_1599 BIT[31:0]

SMMU_SSD_REG_50 ADDRESS 0x40C8 R
SMMU_SSD_REG_50 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1600_1631 BIT[31:0]

SMMU_SSD_REG_51 ADDRESS 0x40CC R
SMMU_SSD_REG_51 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1632_1663 BIT[31:0]

SMMU_SSD_REG_52 ADDRESS 0x40D0 R
SMMU_SSD_REG_52 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1664_1695 BIT[31:0]

SMMU_SSD_REG_53 ADDRESS 0x40D4 R
SMMU_SSD_REG_53 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1696_1727 BIT[31:0]

SMMU_SSD_REG_54 ADDRESS 0x40D8 R
SMMU_SSD_REG_54 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1728_1759 BIT[31:0]

SMMU_SSD_REG_55 ADDRESS 0x40DC R
SMMU_SSD_REG_55 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1760_1791 BIT[31:0]

SMMU_SSD_REG_56 ADDRESS 0x40E0 R
SMMU_SSD_REG_56 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1792_1823 BIT[31:0]

SMMU_SSD_REG_57 ADDRESS 0x40E4 R
SMMU_SSD_REG_57 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1824_1855 BIT[31:0]

SMMU_SSD_REG_58 ADDRESS 0x40E8 R
SMMU_SSD_REG_58 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1856_1887 BIT[31:0]

SMMU_SSD_REG_59 ADDRESS 0x40EC R
SMMU_SSD_REG_59 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1888_1919 BIT[31:0]

SMMU_SSD_REG_60 ADDRESS 0x40F0 R
SMMU_SSD_REG_60 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1920_1951 BIT[31:0]

SMMU_SSD_REG_61 ADDRESS 0x40F4 R
SMMU_SSD_REG_61 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1952_1983 BIT[31:0]

SMMU_SSD_REG_62 ADDRESS 0x40F8 R
SMMU_SSD_REG_62 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_1984_2015 BIT[31:0]

SMMU_SSD_REG_63 ADDRESS 0x40FC R
SMMU_SSD_REG_63 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2016_2047 BIT[31:0]

SMMU_SSD_REG_64 ADDRESS 0x4100 R
SMMU_SSD_REG_64 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2048_2079 BIT[31:0]

SMMU_SSD_REG_65 ADDRESS 0x4104 R
SMMU_SSD_REG_65 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2080_2111 BIT[31:0]

SMMU_SSD_REG_66 ADDRESS 0x4108 R
SMMU_SSD_REG_66 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2112_2143 BIT[31:0]

SMMU_SSD_REG_67 ADDRESS 0x410C R
SMMU_SSD_REG_67 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2144_2175 BIT[31:0]

SMMU_SSD_REG_68 ADDRESS 0x4110 R
SMMU_SSD_REG_68 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2176_2207 BIT[31:0]

SMMU_SSD_REG_69 ADDRESS 0x4114 R
SMMU_SSD_REG_69 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2208_2239 BIT[31:0]

SMMU_SSD_REG_70 ADDRESS 0x4118 R
SMMU_SSD_REG_70 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2240_2271 BIT[31:0]

SMMU_SSD_REG_71 ADDRESS 0x411C R
SMMU_SSD_REG_71 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2272_2303 BIT[31:0]

SMMU_SSD_REG_72 ADDRESS 0x4120 R
SMMU_SSD_REG_72 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2304_2335 BIT[31:0]

SMMU_SSD_REG_73 ADDRESS 0x4124 R
SMMU_SSD_REG_73 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2336_2367 BIT[31:0]

SMMU_SSD_REG_74 ADDRESS 0x4128 R
SMMU_SSD_REG_74 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2368_2399 BIT[31:0]

SMMU_SSD_REG_75 ADDRESS 0x412C R
SMMU_SSD_REG_75 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2400_2431 BIT[31:0]

SMMU_SSD_REG_76 ADDRESS 0x4130 R
SMMU_SSD_REG_76 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2432_2463 BIT[31:0]

SMMU_SSD_REG_77 ADDRESS 0x4134 R
SMMU_SSD_REG_77 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2464_2495 BIT[31:0]

SMMU_SSD_REG_78 ADDRESS 0x4138 R
SMMU_SSD_REG_78 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2496_2527 BIT[31:0]

SMMU_SSD_REG_79 ADDRESS 0x413C R
SMMU_SSD_REG_79 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2528_2559 BIT[31:0]

SMMU_SSD_REG_80 ADDRESS 0x4140 R
SMMU_SSD_REG_80 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2560_2591 BIT[31:0]

SMMU_SSD_REG_81 ADDRESS 0x4144 R
SMMU_SSD_REG_81 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2592_2623 BIT[31:0]

SMMU_SSD_REG_82 ADDRESS 0x4148 R
SMMU_SSD_REG_82 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2624_2655 BIT[31:0]

SMMU_SSD_REG_83 ADDRESS 0x414C R
SMMU_SSD_REG_83 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2656_2687 BIT[31:0]

SMMU_SSD_REG_84 ADDRESS 0x4150 R
SMMU_SSD_REG_84 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2688_2719 BIT[31:0]

SMMU_SSD_REG_85 ADDRESS 0x4154 R
SMMU_SSD_REG_85 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2720_2751 BIT[31:0]

SMMU_SSD_REG_86 ADDRESS 0x4158 R
SMMU_SSD_REG_86 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2752_2783 BIT[31:0]

SMMU_SSD_REG_87 ADDRESS 0x415C R
SMMU_SSD_REG_87 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2784_2815 BIT[31:0]

SMMU_SSD_REG_88 ADDRESS 0x4160 R
SMMU_SSD_REG_88 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2816_2847 BIT[31:0]

SMMU_SSD_REG_89 ADDRESS 0x4164 R
SMMU_SSD_REG_89 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2848_2879 BIT[31:0]

SMMU_SSD_REG_90 ADDRESS 0x4168 R
SMMU_SSD_REG_90 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2880_2911 BIT[31:0]

SMMU_SSD_REG_91 ADDRESS 0x416C R
SMMU_SSD_REG_91 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2912_2943 BIT[31:0]

SMMU_SSD_REG_92 ADDRESS 0x4170 R
SMMU_SSD_REG_92 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2944_2975 BIT[31:0]

SMMU_SSD_REG_93 ADDRESS 0x4174 R
SMMU_SSD_REG_93 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_2976_3007 BIT[31:0]

SMMU_SSD_REG_94 ADDRESS 0x4178 R
SMMU_SSD_REG_94 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3008_3039 BIT[31:0]

SMMU_SSD_REG_95 ADDRESS 0x417C R
SMMU_SSD_REG_95 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3040_3071 BIT[31:0]

SMMU_SSD_REG_96 ADDRESS 0x4180 R
SMMU_SSD_REG_96 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3072_3103 BIT[31:0]

SMMU_SSD_REG_97 ADDRESS 0x4184 R
SMMU_SSD_REG_97 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3104_3135 BIT[31:0]

SMMU_SSD_REG_98 ADDRESS 0x4188 R
SMMU_SSD_REG_98 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3136_3167 BIT[31:0]

SMMU_SSD_REG_99 ADDRESS 0x418C R
SMMU_SSD_REG_99 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3168_3199 BIT[31:0]

SMMU_SSD_REG_100 ADDRESS 0x4190 R
SMMU_SSD_REG_100 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3200_3231 BIT[31:0]

SMMU_SSD_REG_101 ADDRESS 0x4194 R
SMMU_SSD_REG_101 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3232_3263 BIT[31:0]

SMMU_SSD_REG_102 ADDRESS 0x4198 R
SMMU_SSD_REG_102 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3264_3295 BIT[31:0]

SMMU_SSD_REG_103 ADDRESS 0x419C R
SMMU_SSD_REG_103 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3296_3327 BIT[31:0]

SMMU_SSD_REG_104 ADDRESS 0x41A0 R
SMMU_SSD_REG_104 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3328_3359 BIT[31:0]

SMMU_SSD_REG_105 ADDRESS 0x41A4 R
SMMU_SSD_REG_105 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3360_3391 BIT[31:0]

SMMU_SSD_REG_106 ADDRESS 0x41A8 R
SMMU_SSD_REG_106 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3392_3423 BIT[31:0]

SMMU_SSD_REG_107 ADDRESS 0x41AC R
SMMU_SSD_REG_107 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3424_3455 BIT[31:0]

SMMU_SSD_REG_108 ADDRESS 0x41B0 R
SMMU_SSD_REG_108 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3456_3487 BIT[31:0]

SMMU_SSD_REG_109 ADDRESS 0x41B4 R
SMMU_SSD_REG_109 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3488_3519 BIT[31:0]

SMMU_SSD_REG_110 ADDRESS 0x41B8 R
SMMU_SSD_REG_110 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3520_3551 BIT[31:0]

SMMU_SSD_REG_111 ADDRESS 0x41BC R
SMMU_SSD_REG_111 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3552_3583 BIT[31:0]

SMMU_SSD_REG_112 ADDRESS 0x41C0 R
SMMU_SSD_REG_112 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3584_3615 BIT[31:0]

SMMU_SSD_REG_113 ADDRESS 0x41C4 R
SMMU_SSD_REG_113 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3616_3647 BIT[31:0]

SMMU_SSD_REG_114 ADDRESS 0x41C8 R
SMMU_SSD_REG_114 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3648_3679 BIT[31:0]

SMMU_SSD_REG_115 ADDRESS 0x41CC R
SMMU_SSD_REG_115 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3680_3711 BIT[31:0]

SMMU_SSD_REG_116 ADDRESS 0x41D0 R
SMMU_SSD_REG_116 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3712_3743 BIT[31:0]

SMMU_SSD_REG_117 ADDRESS 0x41D4 R
SMMU_SSD_REG_117 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3744_3775 BIT[31:0]

SMMU_SSD_REG_118 ADDRESS 0x41D8 R
SMMU_SSD_REG_118 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3776_3807 BIT[31:0]

SMMU_SSD_REG_119 ADDRESS 0x41DC R
SMMU_SSD_REG_119 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3808_3839 BIT[31:0]

SMMU_SSD_REG_120 ADDRESS 0x41E0 R
SMMU_SSD_REG_120 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3840_3871 BIT[31:0]

SMMU_SSD_REG_121 ADDRESS 0x41E4 R
SMMU_SSD_REG_121 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3872_3903 BIT[31:0]

SMMU_SSD_REG_122 ADDRESS 0x41E8 R
SMMU_SSD_REG_122 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3904_3935 BIT[31:0]

SMMU_SSD_REG_123 ADDRESS 0x41EC R
SMMU_SSD_REG_123 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3936_3967 BIT[31:0]

SMMU_SSD_REG_124 ADDRESS 0x41F0 R
SMMU_SSD_REG_124 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_3968_3999 BIT[31:0]

SMMU_SSD_REG_125 ADDRESS 0x41F4 R
SMMU_SSD_REG_125 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4000_4031 BIT[31:0]

SMMU_SSD_REG_126 ADDRESS 0x41F8 R
SMMU_SSD_REG_126 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4032_4063 BIT[31:0]

SMMU_SSD_REG_127 ADDRESS 0x41FC R
SMMU_SSD_REG_127 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4064_4095 BIT[31:0]

SMMU_SSD_REG_128 ADDRESS 0x4200 R
SMMU_SSD_REG_128 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4096_4127 BIT[31:0]

SMMU_SSD_REG_129 ADDRESS 0x4204 R
SMMU_SSD_REG_129 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4128_4159 BIT[31:0]

SMMU_SSD_REG_130 ADDRESS 0x4208 R
SMMU_SSD_REG_130 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4160_4191 BIT[31:0]

SMMU_SSD_REG_131 ADDRESS 0x420C R
SMMU_SSD_REG_131 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4192_4223 BIT[31:0]

SMMU_SSD_REG_132 ADDRESS 0x4210 R
SMMU_SSD_REG_132 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4224_4255 BIT[31:0]

SMMU_SSD_REG_133 ADDRESS 0x4214 R
SMMU_SSD_REG_133 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4256_4287 BIT[31:0]

SMMU_SSD_REG_134 ADDRESS 0x4218 R
SMMU_SSD_REG_134 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4288_4319 BIT[31:0]

SMMU_SSD_REG_135 ADDRESS 0x421C R
SMMU_SSD_REG_135 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4320_4351 BIT[31:0]

SMMU_SSD_REG_136 ADDRESS 0x4220 R
SMMU_SSD_REG_136 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4352_4383 BIT[31:0]

SMMU_SSD_REG_137 ADDRESS 0x4224 R
SMMU_SSD_REG_137 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4384_4415 BIT[31:0]

SMMU_SSD_REG_138 ADDRESS 0x4228 R
SMMU_SSD_REG_138 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4416_4447 BIT[31:0]

SMMU_SSD_REG_139 ADDRESS 0x422C R
SMMU_SSD_REG_139 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4448_4479 BIT[31:0]

SMMU_SSD_REG_140 ADDRESS 0x4230 R
SMMU_SSD_REG_140 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4480_4511 BIT[31:0]

SMMU_SSD_REG_141 ADDRESS 0x4234 R
SMMU_SSD_REG_141 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4512_4543 BIT[31:0]

SMMU_SSD_REG_142 ADDRESS 0x4238 R
SMMU_SSD_REG_142 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4544_4575 BIT[31:0]

SMMU_SSD_REG_143 ADDRESS 0x423C R
SMMU_SSD_REG_143 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4576_4607 BIT[31:0]

SMMU_SSD_REG_144 ADDRESS 0x4240 R
SMMU_SSD_REG_144 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4608_4639 BIT[31:0]

SMMU_SSD_REG_145 ADDRESS 0x4244 R
SMMU_SSD_REG_145 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4640_4671 BIT[31:0]

SMMU_SSD_REG_146 ADDRESS 0x4248 R
SMMU_SSD_REG_146 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4672_4703 BIT[31:0]

SMMU_SSD_REG_147 ADDRESS 0x424C R
SMMU_SSD_REG_147 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4704_4735 BIT[31:0]

SMMU_SSD_REG_148 ADDRESS 0x4250 R
SMMU_SSD_REG_148 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4736_4767 BIT[31:0]

SMMU_SSD_REG_149 ADDRESS 0x4254 R
SMMU_SSD_REG_149 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4768_4799 BIT[31:0]

SMMU_SSD_REG_150 ADDRESS 0x4258 R
SMMU_SSD_REG_150 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4800_4831 BIT[31:0]

SMMU_SSD_REG_151 ADDRESS 0x425C R
SMMU_SSD_REG_151 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4832_4863 BIT[31:0]

SMMU_SSD_REG_152 ADDRESS 0x4260 R
SMMU_SSD_REG_152 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4864_4895 BIT[31:0]

SMMU_SSD_REG_153 ADDRESS 0x4264 R
SMMU_SSD_REG_153 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4896_4927 BIT[31:0]

SMMU_SSD_REG_154 ADDRESS 0x4268 R
SMMU_SSD_REG_154 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4928_4959 BIT[31:0]

SMMU_SSD_REG_155 ADDRESS 0x426C R
SMMU_SSD_REG_155 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4960_4991 BIT[31:0]

SMMU_SSD_REG_156 ADDRESS 0x4270 R
SMMU_SSD_REG_156 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_4992_5023 BIT[31:0]

SMMU_SSD_REG_157 ADDRESS 0x4274 R
SMMU_SSD_REG_157 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5024_5055 BIT[31:0]

SMMU_SSD_REG_158 ADDRESS 0x4278 R
SMMU_SSD_REG_158 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5056_5087 BIT[31:0]

SMMU_SSD_REG_159 ADDRESS 0x427C R
SMMU_SSD_REG_159 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5088_5119 BIT[31:0]

SMMU_SSD_REG_160 ADDRESS 0x4280 R
SMMU_SSD_REG_160 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5120_5151 BIT[31:0]

SMMU_SSD_REG_161 ADDRESS 0x4284 R
SMMU_SSD_REG_161 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5152_5183 BIT[31:0]

SMMU_SSD_REG_162 ADDRESS 0x4288 R
SMMU_SSD_REG_162 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5184_5215 BIT[31:0]

SMMU_SSD_REG_163 ADDRESS 0x428C R
SMMU_SSD_REG_163 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5216_5247 BIT[31:0]

SMMU_SSD_REG_164 ADDRESS 0x4290 R
SMMU_SSD_REG_164 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5248_5279 BIT[31:0]

SMMU_SSD_REG_165 ADDRESS 0x4294 R
SMMU_SSD_REG_165 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5280_5311 BIT[31:0]

SMMU_SSD_REG_166 ADDRESS 0x4298 R
SMMU_SSD_REG_166 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5312_5343 BIT[31:0]

SMMU_SSD_REG_167 ADDRESS 0x429C R
SMMU_SSD_REG_167 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5344_5375 BIT[31:0]

SMMU_SSD_REG_168 ADDRESS 0x42A0 R
SMMU_SSD_REG_168 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5376_5407 BIT[31:0]

SMMU_SSD_REG_169 ADDRESS 0x42A4 R
SMMU_SSD_REG_169 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5408_5439 BIT[31:0]

SMMU_SSD_REG_170 ADDRESS 0x42A8 R
SMMU_SSD_REG_170 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5440_5471 BIT[31:0]

SMMU_SSD_REG_171 ADDRESS 0x42AC R
SMMU_SSD_REG_171 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5472_5503 BIT[31:0]

SMMU_SSD_REG_172 ADDRESS 0x42B0 R
SMMU_SSD_REG_172 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5504_5535 BIT[31:0]

SMMU_SSD_REG_173 ADDRESS 0x42B4 R
SMMU_SSD_REG_173 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5536_5567 BIT[31:0]

SMMU_SSD_REG_174 ADDRESS 0x42B8 R
SMMU_SSD_REG_174 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5568_5599 BIT[31:0]

SMMU_SSD_REG_175 ADDRESS 0x42BC R
SMMU_SSD_REG_175 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5600_5631 BIT[31:0]

SMMU_SSD_REG_176 ADDRESS 0x42C0 R
SMMU_SSD_REG_176 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5632_5663 BIT[31:0]

SMMU_SSD_REG_177 ADDRESS 0x42C4 R
SMMU_SSD_REG_177 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5664_5695 BIT[31:0]

SMMU_SSD_REG_178 ADDRESS 0x42C8 R
SMMU_SSD_REG_178 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5696_5727 BIT[31:0]

SMMU_SSD_REG_179 ADDRESS 0x42CC R
SMMU_SSD_REG_179 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5728_5759 BIT[31:0]

SMMU_SSD_REG_180 ADDRESS 0x42D0 R
SMMU_SSD_REG_180 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5760_5791 BIT[31:0]

SMMU_SSD_REG_181 ADDRESS 0x42D4 R
SMMU_SSD_REG_181 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5792_5823 BIT[31:0]

SMMU_SSD_REG_182 ADDRESS 0x42D8 R
SMMU_SSD_REG_182 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5824_5855 BIT[31:0]

SMMU_SSD_REG_183 ADDRESS 0x42DC R
SMMU_SSD_REG_183 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5856_5887 BIT[31:0]

SMMU_SSD_REG_184 ADDRESS 0x42E0 R
SMMU_SSD_REG_184 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5888_5919 BIT[31:0]

SMMU_SSD_REG_185 ADDRESS 0x42E4 R
SMMU_SSD_REG_185 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5920_5951 BIT[31:0]

SMMU_SSD_REG_186 ADDRESS 0x42E8 R
SMMU_SSD_REG_186 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5952_5983 BIT[31:0]

SMMU_SSD_REG_187 ADDRESS 0x42EC R
SMMU_SSD_REG_187 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_5984_6015 BIT[31:0]

SMMU_SSD_REG_188 ADDRESS 0x42F0 R
SMMU_SSD_REG_188 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6016_6047 BIT[31:0]

SMMU_SSD_REG_189 ADDRESS 0x42F4 R
SMMU_SSD_REG_189 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6048_6079 BIT[31:0]

SMMU_SSD_REG_190 ADDRESS 0x42F8 R
SMMU_SSD_REG_190 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6080_6111 BIT[31:0]

SMMU_SSD_REG_191 ADDRESS 0x42FC R
SMMU_SSD_REG_191 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6112_6143 BIT[31:0]

SMMU_SSD_REG_192 ADDRESS 0x4300 R
SMMU_SSD_REG_192 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6144_6175 BIT[31:0]

SMMU_SSD_REG_193 ADDRESS 0x4304 R
SMMU_SSD_REG_193 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6176_6207 BIT[31:0]

SMMU_SSD_REG_194 ADDRESS 0x4308 R
SMMU_SSD_REG_194 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6208_6239 BIT[31:0]

SMMU_SSD_REG_195 ADDRESS 0x430C R
SMMU_SSD_REG_195 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6240_6271 BIT[31:0]

SMMU_SSD_REG_196 ADDRESS 0x4310 R
SMMU_SSD_REG_196 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6272_6303 BIT[31:0]

SMMU_SSD_REG_197 ADDRESS 0x4314 R
SMMU_SSD_REG_197 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6304_6335 BIT[31:0]

SMMU_SSD_REG_198 ADDRESS 0x4318 R
SMMU_SSD_REG_198 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6336_6367 BIT[31:0]

SMMU_SSD_REG_199 ADDRESS 0x431C R
SMMU_SSD_REG_199 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6368_6399 BIT[31:0]

SMMU_SSD_REG_200 ADDRESS 0x4320 R
SMMU_SSD_REG_200 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6400_6431 BIT[31:0]

SMMU_SSD_REG_201 ADDRESS 0x4324 R
SMMU_SSD_REG_201 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6432_6463 BIT[31:0]

SMMU_SSD_REG_202 ADDRESS 0x4328 R
SMMU_SSD_REG_202 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6464_6495 BIT[31:0]

SMMU_SSD_REG_203 ADDRESS 0x432C R
SMMU_SSD_REG_203 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6496_6527 BIT[31:0]

SMMU_SSD_REG_204 ADDRESS 0x4330 R
SMMU_SSD_REG_204 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6528_6559 BIT[31:0]

SMMU_SSD_REG_205 ADDRESS 0x4334 R
SMMU_SSD_REG_205 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6560_6591 BIT[31:0]

SMMU_SSD_REG_206 ADDRESS 0x4338 R
SMMU_SSD_REG_206 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6592_6623 BIT[31:0]

SMMU_SSD_REG_207 ADDRESS 0x433C R
SMMU_SSD_REG_207 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6624_6655 BIT[31:0]

SMMU_SSD_REG_208 ADDRESS 0x4340 R
SMMU_SSD_REG_208 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6656_6687 BIT[31:0]

SMMU_SSD_REG_209 ADDRESS 0x4344 R
SMMU_SSD_REG_209 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6688_6719 BIT[31:0]

SMMU_SSD_REG_210 ADDRESS 0x4348 R
SMMU_SSD_REG_210 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6720_6751 BIT[31:0]

SMMU_SSD_REG_211 ADDRESS 0x434C R
SMMU_SSD_REG_211 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6752_6783 BIT[31:0]

SMMU_SSD_REG_212 ADDRESS 0x4350 R
SMMU_SSD_REG_212 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6784_6815 BIT[31:0]

SMMU_SSD_REG_213 ADDRESS 0x4354 R
SMMU_SSD_REG_213 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6816_6847 BIT[31:0]

SMMU_SSD_REG_214 ADDRESS 0x4358 R
SMMU_SSD_REG_214 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6848_6879 BIT[31:0]

SMMU_SSD_REG_215 ADDRESS 0x435C R
SMMU_SSD_REG_215 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6880_6911 BIT[31:0]

SMMU_SSD_REG_216 ADDRESS 0x4360 R
SMMU_SSD_REG_216 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6912_6943 BIT[31:0]

SMMU_SSD_REG_217 ADDRESS 0x4364 R
SMMU_SSD_REG_217 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6944_6975 BIT[31:0]

SMMU_SSD_REG_218 ADDRESS 0x4368 R
SMMU_SSD_REG_218 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_6976_7007 BIT[31:0]

SMMU_SSD_REG_219 ADDRESS 0x436C R
SMMU_SSD_REG_219 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7008_7039 BIT[31:0]

SMMU_SSD_REG_220 ADDRESS 0x4370 R
SMMU_SSD_REG_220 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7040_7071 BIT[31:0]

SMMU_SSD_REG_221 ADDRESS 0x4374 R
SMMU_SSD_REG_221 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7072_7103 BIT[31:0]

SMMU_SSD_REG_222 ADDRESS 0x4378 R
SMMU_SSD_REG_222 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7104_7135 BIT[31:0]

SMMU_SSD_REG_223 ADDRESS 0x437C R
SMMU_SSD_REG_223 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7136_7167 BIT[31:0]

SMMU_SSD_REG_224 ADDRESS 0x4380 R
SMMU_SSD_REG_224 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7168_7199 BIT[31:0]

SMMU_SSD_REG_225 ADDRESS 0x4384 R
SMMU_SSD_REG_225 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7200_7231 BIT[31:0]

SMMU_SSD_REG_226 ADDRESS 0x4388 R
SMMU_SSD_REG_226 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7232_7263 BIT[31:0]

SMMU_SSD_REG_227 ADDRESS 0x438C R
SMMU_SSD_REG_227 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7264_7295 BIT[31:0]

SMMU_SSD_REG_228 ADDRESS 0x4390 R
SMMU_SSD_REG_228 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7296_7327 BIT[31:0]

SMMU_SSD_REG_229 ADDRESS 0x4394 R
SMMU_SSD_REG_229 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7328_7359 BIT[31:0]

SMMU_SSD_REG_230 ADDRESS 0x4398 R
SMMU_SSD_REG_230 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7360_7391 BIT[31:0]

SMMU_SSD_REG_231 ADDRESS 0x439C R
SMMU_SSD_REG_231 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7392_7423 BIT[31:0]

SMMU_SSD_REG_232 ADDRESS 0x43A0 R
SMMU_SSD_REG_232 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7424_7455 BIT[31:0]

SMMU_SSD_REG_233 ADDRESS 0x43A4 R
SMMU_SSD_REG_233 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7456_7487 BIT[31:0]

SMMU_SSD_REG_234 ADDRESS 0x43A8 R
SMMU_SSD_REG_234 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7488_7519 BIT[31:0]

SMMU_SSD_REG_235 ADDRESS 0x43AC R
SMMU_SSD_REG_235 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7520_7551 BIT[31:0]

SMMU_SSD_REG_236 ADDRESS 0x43B0 R
SMMU_SSD_REG_236 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7552_7583 BIT[31:0]

SMMU_SSD_REG_237 ADDRESS 0x43B4 R
SMMU_SSD_REG_237 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7584_7615 BIT[31:0]

SMMU_SSD_REG_238 ADDRESS 0x43B8 R
SMMU_SSD_REG_238 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7616_7647 BIT[31:0]

SMMU_SSD_REG_239 ADDRESS 0x43BC R
SMMU_SSD_REG_239 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7648_7679 BIT[31:0]

SMMU_SSD_REG_240 ADDRESS 0x43C0 R
SMMU_SSD_REG_240 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7680_7711 BIT[31:0]

SMMU_SSD_REG_241 ADDRESS 0x43C4 R
SMMU_SSD_REG_241 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7712_7743 BIT[31:0]

SMMU_SSD_REG_242 ADDRESS 0x43C8 R
SMMU_SSD_REG_242 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7744_7775 BIT[31:0]

SMMU_SSD_REG_243 ADDRESS 0x43CC R
SMMU_SSD_REG_243 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7776_7807 BIT[31:0]

SMMU_SSD_REG_244 ADDRESS 0x43D0 R
SMMU_SSD_REG_244 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7808_7839 BIT[31:0]

SMMU_SSD_REG_245 ADDRESS 0x43D4 R
SMMU_SSD_REG_245 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7840_7871 BIT[31:0]

SMMU_SSD_REG_246 ADDRESS 0x43D8 R
SMMU_SSD_REG_246 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7872_7903 BIT[31:0]

SMMU_SSD_REG_247 ADDRESS 0x43DC R
SMMU_SSD_REG_247 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7904_7935 BIT[31:0]

SMMU_SSD_REG_248 ADDRESS 0x43E0 R
SMMU_SSD_REG_248 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7936_7967 BIT[31:0]

SMMU_SSD_REG_249 ADDRESS 0x43E4 R
SMMU_SSD_REG_249 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_7968_7999 BIT[31:0]

SMMU_SSD_REG_250 ADDRESS 0x43E8 R
SMMU_SSD_REG_250 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8000_8031 BIT[31:0]

SMMU_SSD_REG_251 ADDRESS 0x43EC R
SMMU_SSD_REG_251 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8032_8063 BIT[31:0]

SMMU_SSD_REG_252 ADDRESS 0x43F0 R
SMMU_SSD_REG_252 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8064_8095 BIT[31:0]

SMMU_SSD_REG_253 ADDRESS 0x43F4 R
SMMU_SSD_REG_253 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8096_8127 BIT[31:0]

SMMU_SSD_REG_254 ADDRESS 0x43F8 R
SMMU_SSD_REG_254 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8128_8159 BIT[31:0]

SMMU_SSD_REG_255 ADDRESS 0x43FC R
SMMU_SSD_REG_255 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8160_8191 BIT[31:0]

SMMU_SSD_REG_256 ADDRESS 0x4400 R
SMMU_SSD_REG_256 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8192_8223 BIT[31:0]

SMMU_SSD_REG_257 ADDRESS 0x4404 R
SMMU_SSD_REG_257 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8224_8255 BIT[31:0]

SMMU_SSD_REG_258 ADDRESS 0x4408 R
SMMU_SSD_REG_258 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8256_8287 BIT[31:0]

SMMU_SSD_REG_259 ADDRESS 0x440C R
SMMU_SSD_REG_259 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8288_8319 BIT[31:0]

SMMU_SSD_REG_260 ADDRESS 0x4410 R
SMMU_SSD_REG_260 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8320_8351 BIT[31:0]

SMMU_SSD_REG_261 ADDRESS 0x4414 R
SMMU_SSD_REG_261 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8352_8383 BIT[31:0]

SMMU_SSD_REG_262 ADDRESS 0x4418 R
SMMU_SSD_REG_262 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8384_8415 BIT[31:0]

SMMU_SSD_REG_263 ADDRESS 0x441C R
SMMU_SSD_REG_263 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8416_8447 BIT[31:0]

SMMU_SSD_REG_264 ADDRESS 0x4420 R
SMMU_SSD_REG_264 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8448_8479 BIT[31:0]

SMMU_SSD_REG_265 ADDRESS 0x4424 R
SMMU_SSD_REG_265 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8480_8511 BIT[31:0]

SMMU_SSD_REG_266 ADDRESS 0x4428 R
SMMU_SSD_REG_266 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8512_8543 BIT[31:0]

SMMU_SSD_REG_267 ADDRESS 0x442C R
SMMU_SSD_REG_267 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8544_8575 BIT[31:0]

SMMU_SSD_REG_268 ADDRESS 0x4430 R
SMMU_SSD_REG_268 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8576_8607 BIT[31:0]

SMMU_SSD_REG_269 ADDRESS 0x4434 R
SMMU_SSD_REG_269 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8608_8639 BIT[31:0]

SMMU_SSD_REG_270 ADDRESS 0x4438 R
SMMU_SSD_REG_270 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8640_8671 BIT[31:0]

SMMU_SSD_REG_271 ADDRESS 0x443C R
SMMU_SSD_REG_271 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8672_8703 BIT[31:0]

SMMU_SSD_REG_272 ADDRESS 0x4440 R
SMMU_SSD_REG_272 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8704_8735 BIT[31:0]

SMMU_SSD_REG_273 ADDRESS 0x4444 R
SMMU_SSD_REG_273 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8736_8767 BIT[31:0]

SMMU_SSD_REG_274 ADDRESS 0x4448 R
SMMU_SSD_REG_274 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8768_8799 BIT[31:0]

SMMU_SSD_REG_275 ADDRESS 0x444C R
SMMU_SSD_REG_275 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8800_8831 BIT[31:0]

SMMU_SSD_REG_276 ADDRESS 0x4450 R
SMMU_SSD_REG_276 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8832_8863 BIT[31:0]

SMMU_SSD_REG_277 ADDRESS 0x4454 R
SMMU_SSD_REG_277 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8864_8895 BIT[31:0]

SMMU_SSD_REG_278 ADDRESS 0x4458 R
SMMU_SSD_REG_278 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8896_8927 BIT[31:0]

SMMU_SSD_REG_279 ADDRESS 0x445C R
SMMU_SSD_REG_279 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8928_8959 BIT[31:0]

SMMU_SSD_REG_280 ADDRESS 0x4460 R
SMMU_SSD_REG_280 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8960_8991 BIT[31:0]

SMMU_SSD_REG_281 ADDRESS 0x4464 R
SMMU_SSD_REG_281 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_8992_9023 BIT[31:0]

SMMU_SSD_REG_282 ADDRESS 0x4468 R
SMMU_SSD_REG_282 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9024_9055 BIT[31:0]

SMMU_SSD_REG_283 ADDRESS 0x446C R
SMMU_SSD_REG_283 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9056_9087 BIT[31:0]

SMMU_SSD_REG_284 ADDRESS 0x4470 R
SMMU_SSD_REG_284 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9088_9119 BIT[31:0]

SMMU_SSD_REG_285 ADDRESS 0x4474 R
SMMU_SSD_REG_285 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9120_9151 BIT[31:0]

SMMU_SSD_REG_286 ADDRESS 0x4478 R
SMMU_SSD_REG_286 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9152_9183 BIT[31:0]

SMMU_SSD_REG_287 ADDRESS 0x447C R
SMMU_SSD_REG_287 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9184_9215 BIT[31:0]

SMMU_SSD_REG_288 ADDRESS 0x4480 R
SMMU_SSD_REG_288 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9216_9247 BIT[31:0]

SMMU_SSD_REG_289 ADDRESS 0x4484 R
SMMU_SSD_REG_289 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9248_9279 BIT[31:0]

SMMU_SSD_REG_290 ADDRESS 0x4488 R
SMMU_SSD_REG_290 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9280_9311 BIT[31:0]

SMMU_SSD_REG_291 ADDRESS 0x448C R
SMMU_SSD_REG_291 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9312_9343 BIT[31:0]

SMMU_SSD_REG_292 ADDRESS 0x4490 R
SMMU_SSD_REG_292 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9344_9375 BIT[31:0]

SMMU_SSD_REG_293 ADDRESS 0x4494 R
SMMU_SSD_REG_293 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9376_9407 BIT[31:0]

SMMU_SSD_REG_294 ADDRESS 0x4498 R
SMMU_SSD_REG_294 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9408_9439 BIT[31:0]

SMMU_SSD_REG_295 ADDRESS 0x449C R
SMMU_SSD_REG_295 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9440_9471 BIT[31:0]

SMMU_SSD_REG_296 ADDRESS 0x44A0 R
SMMU_SSD_REG_296 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9472_9503 BIT[31:0]

SMMU_SSD_REG_297 ADDRESS 0x44A4 R
SMMU_SSD_REG_297 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9504_9535 BIT[31:0]

SMMU_SSD_REG_298 ADDRESS 0x44A8 R
SMMU_SSD_REG_298 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9536_9567 BIT[31:0]

SMMU_SSD_REG_299 ADDRESS 0x44AC R
SMMU_SSD_REG_299 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9568_9599 BIT[31:0]

SMMU_SSD_REG_300 ADDRESS 0x44B0 R
SMMU_SSD_REG_300 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9600_9631 BIT[31:0]

SMMU_SSD_REG_301 ADDRESS 0x44B4 R
SMMU_SSD_REG_301 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9632_9663 BIT[31:0]

SMMU_SSD_REG_302 ADDRESS 0x44B8 R
SMMU_SSD_REG_302 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9664_9695 BIT[31:0]

SMMU_SSD_REG_303 ADDRESS 0x44BC R
SMMU_SSD_REG_303 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9696_9727 BIT[31:0]

SMMU_SSD_REG_304 ADDRESS 0x44C0 R
SMMU_SSD_REG_304 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9728_9759 BIT[31:0]

SMMU_SSD_REG_305 ADDRESS 0x44C4 R
SMMU_SSD_REG_305 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9760_9791 BIT[31:0]

SMMU_SSD_REG_306 ADDRESS 0x44C8 R
SMMU_SSD_REG_306 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9792_9823 BIT[31:0]

SMMU_SSD_REG_307 ADDRESS 0x44CC R
SMMU_SSD_REG_307 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9824_9855 BIT[31:0]

SMMU_SSD_REG_308 ADDRESS 0x44D0 R
SMMU_SSD_REG_308 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9856_9887 BIT[31:0]

SMMU_SSD_REG_309 ADDRESS 0x44D4 R
SMMU_SSD_REG_309 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9888_9919 BIT[31:0]

SMMU_SSD_REG_310 ADDRESS 0x44D8 R
SMMU_SSD_REG_310 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9920_9951 BIT[31:0]

SMMU_SSD_REG_311 ADDRESS 0x44DC R
SMMU_SSD_REG_311 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9952_9983 BIT[31:0]

SMMU_SSD_REG_312 ADDRESS 0x44E0 R
SMMU_SSD_REG_312 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_9984_10015 BIT[31:0]

SMMU_SSD_REG_313 ADDRESS 0x44E4 R
SMMU_SSD_REG_313 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10016_10047 BIT[31:0]

SMMU_SSD_REG_314 ADDRESS 0x44E8 R
SMMU_SSD_REG_314 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10048_10079 BIT[31:0]

SMMU_SSD_REG_315 ADDRESS 0x44EC R
SMMU_SSD_REG_315 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10080_10111 BIT[31:0]

SMMU_SSD_REG_316 ADDRESS 0x44F0 R
SMMU_SSD_REG_316 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10112_10143 BIT[31:0]

SMMU_SSD_REG_317 ADDRESS 0x44F4 R
SMMU_SSD_REG_317 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10144_10175 BIT[31:0]

SMMU_SSD_REG_318 ADDRESS 0x44F8 R
SMMU_SSD_REG_318 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10176_10207 BIT[31:0]

SMMU_SSD_REG_319 ADDRESS 0x44FC R
SMMU_SSD_REG_319 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10208_10239 BIT[31:0]

SMMU_SSD_REG_320 ADDRESS 0x4500 R
SMMU_SSD_REG_320 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10240_10271 BIT[31:0]

SMMU_SSD_REG_321 ADDRESS 0x4504 R
SMMU_SSD_REG_321 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10272_10303 BIT[31:0]

SMMU_SSD_REG_322 ADDRESS 0x4508 R
SMMU_SSD_REG_322 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10304_10335 BIT[31:0]

SMMU_SSD_REG_323 ADDRESS 0x450C R
SMMU_SSD_REG_323 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10336_10367 BIT[31:0]

SMMU_SSD_REG_324 ADDRESS 0x4510 R
SMMU_SSD_REG_324 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10368_10399 BIT[31:0]

SMMU_SSD_REG_325 ADDRESS 0x4514 R
SMMU_SSD_REG_325 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10400_10431 BIT[31:0]

SMMU_SSD_REG_326 ADDRESS 0x4518 R
SMMU_SSD_REG_326 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10432_10463 BIT[31:0]

SMMU_SSD_REG_327 ADDRESS 0x451C R
SMMU_SSD_REG_327 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10464_10495 BIT[31:0]

SMMU_SSD_REG_328 ADDRESS 0x4520 R
SMMU_SSD_REG_328 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10496_10527 BIT[31:0]

SMMU_SSD_REG_329 ADDRESS 0x4524 R
SMMU_SSD_REG_329 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10528_10559 BIT[31:0]

SMMU_SSD_REG_330 ADDRESS 0x4528 R
SMMU_SSD_REG_330 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10560_10591 BIT[31:0]

SMMU_SSD_REG_331 ADDRESS 0x452C R
SMMU_SSD_REG_331 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10592_10623 BIT[31:0]

SMMU_SSD_REG_332 ADDRESS 0x4530 R
SMMU_SSD_REG_332 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10624_10655 BIT[31:0]

SMMU_SSD_REG_333 ADDRESS 0x4534 R
SMMU_SSD_REG_333 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10656_10687 BIT[31:0]

SMMU_SSD_REG_334 ADDRESS 0x4538 R
SMMU_SSD_REG_334 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10688_10719 BIT[31:0]

SMMU_SSD_REG_335 ADDRESS 0x453C R
SMMU_SSD_REG_335 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10720_10751 BIT[31:0]

SMMU_SSD_REG_336 ADDRESS 0x4540 R
SMMU_SSD_REG_336 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10752_10783 BIT[31:0]

SMMU_SSD_REG_337 ADDRESS 0x4544 R
SMMU_SSD_REG_337 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10784_10815 BIT[31:0]

SMMU_SSD_REG_338 ADDRESS 0x4548 R
SMMU_SSD_REG_338 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10816_10847 BIT[31:0]

SMMU_SSD_REG_339 ADDRESS 0x454C R
SMMU_SSD_REG_339 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10848_10879 BIT[31:0]

SMMU_SSD_REG_340 ADDRESS 0x4550 R
SMMU_SSD_REG_340 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10880_10911 BIT[31:0]

SMMU_SSD_REG_341 ADDRESS 0x4554 R
SMMU_SSD_REG_341 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10912_10943 BIT[31:0]

SMMU_SSD_REG_342 ADDRESS 0x4558 R
SMMU_SSD_REG_342 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10944_10975 BIT[31:0]

SMMU_SSD_REG_343 ADDRESS 0x455C R
SMMU_SSD_REG_343 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_10976_11007 BIT[31:0]

SMMU_SSD_REG_344 ADDRESS 0x4560 R
SMMU_SSD_REG_344 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11008_11039 BIT[31:0]

SMMU_SSD_REG_345 ADDRESS 0x4564 R
SMMU_SSD_REG_345 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11040_11071 BIT[31:0]

SMMU_SSD_REG_346 ADDRESS 0x4568 R
SMMU_SSD_REG_346 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11072_11103 BIT[31:0]

SMMU_SSD_REG_347 ADDRESS 0x456C R
SMMU_SSD_REG_347 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11104_11135 BIT[31:0]

SMMU_SSD_REG_348 ADDRESS 0x4570 R
SMMU_SSD_REG_348 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11136_11167 BIT[31:0]

SMMU_SSD_REG_349 ADDRESS 0x4574 R
SMMU_SSD_REG_349 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11168_11199 BIT[31:0]

SMMU_SSD_REG_350 ADDRESS 0x4578 R
SMMU_SSD_REG_350 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11200_11231 BIT[31:0]

SMMU_SSD_REG_351 ADDRESS 0x457C R
SMMU_SSD_REG_351 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11232_11263 BIT[31:0]

SMMU_SSD_REG_352 ADDRESS 0x4580 R
SMMU_SSD_REG_352 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11264_11295 BIT[31:0]

SMMU_SSD_REG_353 ADDRESS 0x4584 R
SMMU_SSD_REG_353 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11296_11327 BIT[31:0]

SMMU_SSD_REG_354 ADDRESS 0x4588 R
SMMU_SSD_REG_354 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11328_11359 BIT[31:0]

SMMU_SSD_REG_355 ADDRESS 0x458C R
SMMU_SSD_REG_355 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11360_11391 BIT[31:0]

SMMU_SSD_REG_356 ADDRESS 0x4590 R
SMMU_SSD_REG_356 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11392_11423 BIT[31:0]

SMMU_SSD_REG_357 ADDRESS 0x4594 R
SMMU_SSD_REG_357 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11424_11455 BIT[31:0]

SMMU_SSD_REG_358 ADDRESS 0x4598 R
SMMU_SSD_REG_358 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11456_11487 BIT[31:0]

SMMU_SSD_REG_359 ADDRESS 0x459C R
SMMU_SSD_REG_359 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11488_11519 BIT[31:0]

SMMU_SSD_REG_360 ADDRESS 0x45A0 R
SMMU_SSD_REG_360 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11520_11551 BIT[31:0]

SMMU_SSD_REG_361 ADDRESS 0x45A4 R
SMMU_SSD_REG_361 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11552_11583 BIT[31:0]

SMMU_SSD_REG_362 ADDRESS 0x45A8 R
SMMU_SSD_REG_362 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11584_11615 BIT[31:0]

SMMU_SSD_REG_363 ADDRESS 0x45AC R
SMMU_SSD_REG_363 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11616_11647 BIT[31:0]

SMMU_SSD_REG_364 ADDRESS 0x45B0 R
SMMU_SSD_REG_364 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11648_11679 BIT[31:0]

SMMU_SSD_REG_365 ADDRESS 0x45B4 R
SMMU_SSD_REG_365 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11680_11711 BIT[31:0]

SMMU_SSD_REG_366 ADDRESS 0x45B8 R
SMMU_SSD_REG_366 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11712_11743 BIT[31:0]

SMMU_SSD_REG_367 ADDRESS 0x45BC R
SMMU_SSD_REG_367 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11744_11775 BIT[31:0]

SMMU_SSD_REG_368 ADDRESS 0x45C0 R
SMMU_SSD_REG_368 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11776_11807 BIT[31:0]

SMMU_SSD_REG_369 ADDRESS 0x45C4 R
SMMU_SSD_REG_369 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11808_11839 BIT[31:0]

SMMU_SSD_REG_370 ADDRESS 0x45C8 R
SMMU_SSD_REG_370 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11840_11871 BIT[31:0]

SMMU_SSD_REG_371 ADDRESS 0x45CC R
SMMU_SSD_REG_371 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11872_11903 BIT[31:0]

SMMU_SSD_REG_372 ADDRESS 0x45D0 R
SMMU_SSD_REG_372 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11904_11935 BIT[31:0]

SMMU_SSD_REG_373 ADDRESS 0x45D4 R
SMMU_SSD_REG_373 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11936_11967 BIT[31:0]

SMMU_SSD_REG_374 ADDRESS 0x45D8 R
SMMU_SSD_REG_374 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_11968_11999 BIT[31:0]

SMMU_SSD_REG_375 ADDRESS 0x45DC R
SMMU_SSD_REG_375 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12000_12031 BIT[31:0]

SMMU_SSD_REG_376 ADDRESS 0x45E0 R
SMMU_SSD_REG_376 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12032_12063 BIT[31:0]

SMMU_SSD_REG_377 ADDRESS 0x45E4 R
SMMU_SSD_REG_377 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12064_12095 BIT[31:0]

SMMU_SSD_REG_378 ADDRESS 0x45E8 R
SMMU_SSD_REG_378 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12096_12127 BIT[31:0]

SMMU_SSD_REG_379 ADDRESS 0x45EC R
SMMU_SSD_REG_379 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12128_12159 BIT[31:0]

SMMU_SSD_REG_380 ADDRESS 0x45F0 R
SMMU_SSD_REG_380 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12160_12191 BIT[31:0]

SMMU_SSD_REG_381 ADDRESS 0x45F4 R
SMMU_SSD_REG_381 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12192_12223 BIT[31:0]

SMMU_SSD_REG_382 ADDRESS 0x45F8 R
SMMU_SSD_REG_382 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12224_12255 BIT[31:0]

SMMU_SSD_REG_383 ADDRESS 0x45FC R
SMMU_SSD_REG_383 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12256_12287 BIT[31:0]

SMMU_SSD_REG_384 ADDRESS 0x4600 R
SMMU_SSD_REG_384 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12288_12319 BIT[31:0]

SMMU_SSD_REG_385 ADDRESS 0x4604 R
SMMU_SSD_REG_385 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12320_12351 BIT[31:0]

SMMU_SSD_REG_386 ADDRESS 0x4608 R
SMMU_SSD_REG_386 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12352_12383 BIT[31:0]

SMMU_SSD_REG_387 ADDRESS 0x460C R
SMMU_SSD_REG_387 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12384_12415 BIT[31:0]

SMMU_SSD_REG_388 ADDRESS 0x4610 R
SMMU_SSD_REG_388 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12416_12447 BIT[31:0]

SMMU_SSD_REG_389 ADDRESS 0x4614 R
SMMU_SSD_REG_389 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12448_12479 BIT[31:0]

SMMU_SSD_REG_390 ADDRESS 0x4618 R
SMMU_SSD_REG_390 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12480_12511 BIT[31:0]

SMMU_SSD_REG_391 ADDRESS 0x461C R
SMMU_SSD_REG_391 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12512_12543 BIT[31:0]

SMMU_SSD_REG_392 ADDRESS 0x4620 R
SMMU_SSD_REG_392 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12544_12575 BIT[31:0]

SMMU_SSD_REG_393 ADDRESS 0x4624 R
SMMU_SSD_REG_393 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12576_12607 BIT[31:0]

SMMU_SSD_REG_394 ADDRESS 0x4628 R
SMMU_SSD_REG_394 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12608_12639 BIT[31:0]

SMMU_SSD_REG_395 ADDRESS 0x462C R
SMMU_SSD_REG_395 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12640_12671 BIT[31:0]

SMMU_SSD_REG_396 ADDRESS 0x4630 R
SMMU_SSD_REG_396 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12672_12703 BIT[31:0]

SMMU_SSD_REG_397 ADDRESS 0x4634 R
SMMU_SSD_REG_397 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12704_12735 BIT[31:0]

SMMU_SSD_REG_398 ADDRESS 0x4638 R
SMMU_SSD_REG_398 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12736_12767 BIT[31:0]

SMMU_SSD_REG_399 ADDRESS 0x463C R
SMMU_SSD_REG_399 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12768_12799 BIT[31:0]

SMMU_SSD_REG_400 ADDRESS 0x4640 R
SMMU_SSD_REG_400 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12800_12831 BIT[31:0]

SMMU_SSD_REG_401 ADDRESS 0x4644 R
SMMU_SSD_REG_401 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12832_12863 BIT[31:0]

SMMU_SSD_REG_402 ADDRESS 0x4648 R
SMMU_SSD_REG_402 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12864_12895 BIT[31:0]

SMMU_SSD_REG_403 ADDRESS 0x464C R
SMMU_SSD_REG_403 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12896_12927 BIT[31:0]

SMMU_SSD_REG_404 ADDRESS 0x4650 R
SMMU_SSD_REG_404 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12928_12959 BIT[31:0]

SMMU_SSD_REG_405 ADDRESS 0x4654 R
SMMU_SSD_REG_405 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12960_12991 BIT[31:0]

SMMU_SSD_REG_406 ADDRESS 0x4658 R
SMMU_SSD_REG_406 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_12992_13023 BIT[31:0]

SMMU_SSD_REG_407 ADDRESS 0x465C R
SMMU_SSD_REG_407 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13024_13055 BIT[31:0]

SMMU_SSD_REG_408 ADDRESS 0x4660 R
SMMU_SSD_REG_408 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13056_13087 BIT[31:0]

SMMU_SSD_REG_409 ADDRESS 0x4664 R
SMMU_SSD_REG_409 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13088_13119 BIT[31:0]

SMMU_SSD_REG_410 ADDRESS 0x4668 R
SMMU_SSD_REG_410 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13120_13151 BIT[31:0]

SMMU_SSD_REG_411 ADDRESS 0x466C R
SMMU_SSD_REG_411 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13152_13183 BIT[31:0]

SMMU_SSD_REG_412 ADDRESS 0x4670 R
SMMU_SSD_REG_412 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13184_13215 BIT[31:0]

SMMU_SSD_REG_413 ADDRESS 0x4674 R
SMMU_SSD_REG_413 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13216_13247 BIT[31:0]

SMMU_SSD_REG_414 ADDRESS 0x4678 R
SMMU_SSD_REG_414 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13248_13279 BIT[31:0]

SMMU_SSD_REG_415 ADDRESS 0x467C R
SMMU_SSD_REG_415 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13280_13311 BIT[31:0]

SMMU_SSD_REG_416 ADDRESS 0x4680 R
SMMU_SSD_REG_416 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13312_13343 BIT[31:0]

SMMU_SSD_REG_417 ADDRESS 0x4684 R
SMMU_SSD_REG_417 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13344_13375 BIT[31:0]

SMMU_SSD_REG_418 ADDRESS 0x4688 R
SMMU_SSD_REG_418 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13376_13407 BIT[31:0]

SMMU_SSD_REG_419 ADDRESS 0x468C R
SMMU_SSD_REG_419 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13408_13439 BIT[31:0]

SMMU_SSD_REG_420 ADDRESS 0x4690 R
SMMU_SSD_REG_420 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13440_13471 BIT[31:0]

SMMU_SSD_REG_421 ADDRESS 0x4694 R
SMMU_SSD_REG_421 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13472_13503 BIT[31:0]

SMMU_SSD_REG_422 ADDRESS 0x4698 R
SMMU_SSD_REG_422 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13504_13535 BIT[31:0]

SMMU_SSD_REG_423 ADDRESS 0x469C R
SMMU_SSD_REG_423 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13536_13567 BIT[31:0]

SMMU_SSD_REG_424 ADDRESS 0x46A0 R
SMMU_SSD_REG_424 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13568_13599 BIT[31:0]

SMMU_SSD_REG_425 ADDRESS 0x46A4 R
SMMU_SSD_REG_425 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13600_13631 BIT[31:0]

SMMU_SSD_REG_426 ADDRESS 0x46A8 R
SMMU_SSD_REG_426 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13632_13663 BIT[31:0]

SMMU_SSD_REG_427 ADDRESS 0x46AC R
SMMU_SSD_REG_427 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13664_13695 BIT[31:0]

SMMU_SSD_REG_428 ADDRESS 0x46B0 R
SMMU_SSD_REG_428 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13696_13727 BIT[31:0]

SMMU_SSD_REG_429 ADDRESS 0x46B4 R
SMMU_SSD_REG_429 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13728_13759 BIT[31:0]

SMMU_SSD_REG_430 ADDRESS 0x46B8 R
SMMU_SSD_REG_430 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13760_13791 BIT[31:0]

SMMU_SSD_REG_431 ADDRESS 0x46BC R
SMMU_SSD_REG_431 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13792_13823 BIT[31:0]

SMMU_SSD_REG_432 ADDRESS 0x46C0 R
SMMU_SSD_REG_432 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13824_13855 BIT[31:0]

SMMU_SSD_REG_433 ADDRESS 0x46C4 R
SMMU_SSD_REG_433 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13856_13887 BIT[31:0]

SMMU_SSD_REG_434 ADDRESS 0x46C8 R
SMMU_SSD_REG_434 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13888_13919 BIT[31:0]

SMMU_SSD_REG_435 ADDRESS 0x46CC R
SMMU_SSD_REG_435 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13920_13951 BIT[31:0]

SMMU_SSD_REG_436 ADDRESS 0x46D0 R
SMMU_SSD_REG_436 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13952_13983 BIT[31:0]

SMMU_SSD_REG_437 ADDRESS 0x46D4 R
SMMU_SSD_REG_437 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_13984_14015 BIT[31:0]

SMMU_SSD_REG_438 ADDRESS 0x46D8 R
SMMU_SSD_REG_438 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14016_14047 BIT[31:0]

SMMU_SSD_REG_439 ADDRESS 0x46DC R
SMMU_SSD_REG_439 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14048_14079 BIT[31:0]

SMMU_SSD_REG_440 ADDRESS 0x46E0 R
SMMU_SSD_REG_440 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14080_14111 BIT[31:0]

SMMU_SSD_REG_441 ADDRESS 0x46E4 R
SMMU_SSD_REG_441 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14112_14143 BIT[31:0]

SMMU_SSD_REG_442 ADDRESS 0x46E8 R
SMMU_SSD_REG_442 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14144_14175 BIT[31:0]

SMMU_SSD_REG_443 ADDRESS 0x46EC R
SMMU_SSD_REG_443 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14176_14207 BIT[31:0]

SMMU_SSD_REG_444 ADDRESS 0x46F0 R
SMMU_SSD_REG_444 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14208_14239 BIT[31:0]

SMMU_SSD_REG_445 ADDRESS 0x46F4 R
SMMU_SSD_REG_445 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14240_14271 BIT[31:0]

SMMU_SSD_REG_446 ADDRESS 0x46F8 R
SMMU_SSD_REG_446 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14272_14303 BIT[31:0]

SMMU_SSD_REG_447 ADDRESS 0x46FC R
SMMU_SSD_REG_447 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14304_14335 BIT[31:0]

SMMU_SSD_REG_448 ADDRESS 0x4700 R
SMMU_SSD_REG_448 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14336_14367 BIT[31:0]

SMMU_SSD_REG_449 ADDRESS 0x4704 R
SMMU_SSD_REG_449 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14368_14399 BIT[31:0]

SMMU_SSD_REG_450 ADDRESS 0x4708 R
SMMU_SSD_REG_450 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14400_14431 BIT[31:0]

SMMU_SSD_REG_451 ADDRESS 0x470C R
SMMU_SSD_REG_451 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14432_14463 BIT[31:0]

SMMU_SSD_REG_452 ADDRESS 0x4710 R
SMMU_SSD_REG_452 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14464_14495 BIT[31:0]

SMMU_SSD_REG_453 ADDRESS 0x4714 R
SMMU_SSD_REG_453 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14496_14527 BIT[31:0]

SMMU_SSD_REG_454 ADDRESS 0x4718 R
SMMU_SSD_REG_454 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14528_14559 BIT[31:0]

SMMU_SSD_REG_455 ADDRESS 0x471C R
SMMU_SSD_REG_455 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14560_14591 BIT[31:0]

SMMU_SSD_REG_456 ADDRESS 0x4720 R
SMMU_SSD_REG_456 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14592_14623 BIT[31:0]

SMMU_SSD_REG_457 ADDRESS 0x4724 R
SMMU_SSD_REG_457 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14624_14655 BIT[31:0]

SMMU_SSD_REG_458 ADDRESS 0x4728 R
SMMU_SSD_REG_458 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14656_14687 BIT[31:0]

SMMU_SSD_REG_459 ADDRESS 0x472C R
SMMU_SSD_REG_459 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14688_14719 BIT[31:0]

SMMU_SSD_REG_460 ADDRESS 0x4730 R
SMMU_SSD_REG_460 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14720_14751 BIT[31:0]

SMMU_SSD_REG_461 ADDRESS 0x4734 R
SMMU_SSD_REG_461 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14752_14783 BIT[31:0]

SMMU_SSD_REG_462 ADDRESS 0x4738 R
SMMU_SSD_REG_462 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14784_14815 BIT[31:0]

SMMU_SSD_REG_463 ADDRESS 0x473C R
SMMU_SSD_REG_463 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14816_14847 BIT[31:0]

SMMU_SSD_REG_464 ADDRESS 0x4740 R
SMMU_SSD_REG_464 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14848_14879 BIT[31:0]

SMMU_SSD_REG_465 ADDRESS 0x4744 R
SMMU_SSD_REG_465 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14880_14911 BIT[31:0]

SMMU_SSD_REG_466 ADDRESS 0x4748 R
SMMU_SSD_REG_466 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14912_14943 BIT[31:0]

SMMU_SSD_REG_467 ADDRESS 0x474C R
SMMU_SSD_REG_467 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14944_14975 BIT[31:0]

SMMU_SSD_REG_468 ADDRESS 0x4750 R
SMMU_SSD_REG_468 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_14976_15007 BIT[31:0]

SMMU_SSD_REG_469 ADDRESS 0x4754 R
SMMU_SSD_REG_469 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15008_15039 BIT[31:0]

SMMU_SSD_REG_470 ADDRESS 0x4758 R
SMMU_SSD_REG_470 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15040_15071 BIT[31:0]

SMMU_SSD_REG_471 ADDRESS 0x475C R
SMMU_SSD_REG_471 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15072_15103 BIT[31:0]

SMMU_SSD_REG_472 ADDRESS 0x4760 R
SMMU_SSD_REG_472 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15104_15135 BIT[31:0]

SMMU_SSD_REG_473 ADDRESS 0x4764 R
SMMU_SSD_REG_473 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15136_15167 BIT[31:0]

SMMU_SSD_REG_474 ADDRESS 0x4768 R
SMMU_SSD_REG_474 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15168_15199 BIT[31:0]

SMMU_SSD_REG_475 ADDRESS 0x476C R
SMMU_SSD_REG_475 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15200_15231 BIT[31:0]

SMMU_SSD_REG_476 ADDRESS 0x4770 R
SMMU_SSD_REG_476 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15232_15263 BIT[31:0]

SMMU_SSD_REG_477 ADDRESS 0x4774 R
SMMU_SSD_REG_477 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15264_15295 BIT[31:0]

SMMU_SSD_REG_478 ADDRESS 0x4778 R
SMMU_SSD_REG_478 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15296_15327 BIT[31:0]

SMMU_SSD_REG_479 ADDRESS 0x477C R
SMMU_SSD_REG_479 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15328_15359 BIT[31:0]

SMMU_SSD_REG_480 ADDRESS 0x4780 R
SMMU_SSD_REG_480 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15360_15391 BIT[31:0]

SMMU_SSD_REG_481 ADDRESS 0x4784 R
SMMU_SSD_REG_481 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15392_15423 BIT[31:0]

SMMU_SSD_REG_482 ADDRESS 0x4788 R
SMMU_SSD_REG_482 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15424_15455 BIT[31:0]

SMMU_SSD_REG_483 ADDRESS 0x478C R
SMMU_SSD_REG_483 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15456_15487 BIT[31:0]

SMMU_SSD_REG_484 ADDRESS 0x4790 R
SMMU_SSD_REG_484 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15488_15519 BIT[31:0]

SMMU_SSD_REG_485 ADDRESS 0x4794 R
SMMU_SSD_REG_485 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15520_15551 BIT[31:0]

SMMU_SSD_REG_486 ADDRESS 0x4798 R
SMMU_SSD_REG_486 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15552_15583 BIT[31:0]

SMMU_SSD_REG_487 ADDRESS 0x479C R
SMMU_SSD_REG_487 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15584_15615 BIT[31:0]

SMMU_SSD_REG_488 ADDRESS 0x47A0 R
SMMU_SSD_REG_488 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15616_15647 BIT[31:0]

SMMU_SSD_REG_489 ADDRESS 0x47A4 R
SMMU_SSD_REG_489 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15648_15679 BIT[31:0]

SMMU_SSD_REG_490 ADDRESS 0x47A8 R
SMMU_SSD_REG_490 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15680_15711 BIT[31:0]

SMMU_SSD_REG_491 ADDRESS 0x47AC R
SMMU_SSD_REG_491 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15712_15743 BIT[31:0]

SMMU_SSD_REG_492 ADDRESS 0x47B0 R
SMMU_SSD_REG_492 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15744_15775 BIT[31:0]

SMMU_SSD_REG_493 ADDRESS 0x47B4 R
SMMU_SSD_REG_493 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15776_15807 BIT[31:0]

SMMU_SSD_REG_494 ADDRESS 0x47B8 R
SMMU_SSD_REG_494 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15808_15839 BIT[31:0]

SMMU_SSD_REG_495 ADDRESS 0x47BC R
SMMU_SSD_REG_495 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15840_15871 BIT[31:0]

SMMU_SSD_REG_496 ADDRESS 0x47C0 R
SMMU_SSD_REG_496 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15872_15903 BIT[31:0]

SMMU_SSD_REG_497 ADDRESS 0x47C4 R
SMMU_SSD_REG_497 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15904_15935 BIT[31:0]

SMMU_SSD_REG_498 ADDRESS 0x47C8 R
SMMU_SSD_REG_498 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15936_15967 BIT[31:0]

SMMU_SSD_REG_499 ADDRESS 0x47CC R
SMMU_SSD_REG_499 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_15968_15999 BIT[31:0]

SMMU_SSD_REG_500 ADDRESS 0x47D0 R
SMMU_SSD_REG_500 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16000_16031 BIT[31:0]

SMMU_SSD_REG_501 ADDRESS 0x47D4 R
SMMU_SSD_REG_501 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16032_16063 BIT[31:0]

SMMU_SSD_REG_502 ADDRESS 0x47D8 R
SMMU_SSD_REG_502 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16064_16095 BIT[31:0]

SMMU_SSD_REG_503 ADDRESS 0x47DC R
SMMU_SSD_REG_503 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16096_16127 BIT[31:0]

SMMU_SSD_REG_504 ADDRESS 0x47E0 R
SMMU_SSD_REG_504 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16128_16159 BIT[31:0]

SMMU_SSD_REG_505 ADDRESS 0x47E4 R
SMMU_SSD_REG_505 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16160_16191 BIT[31:0]

SMMU_SSD_REG_506 ADDRESS 0x47E8 R
SMMU_SSD_REG_506 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16192_16223 BIT[31:0]

SMMU_SSD_REG_507 ADDRESS 0x47EC R
SMMU_SSD_REG_507 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16224_16255 BIT[31:0]

SMMU_SSD_REG_508 ADDRESS 0x47F0 R
SMMU_SSD_REG_508 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16256_16287 BIT[31:0]

SMMU_SSD_REG_509 ADDRESS 0x47F4 R
SMMU_SSD_REG_509 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16288_16319 BIT[31:0]

SMMU_SSD_REG_510 ADDRESS 0x47F8 R
SMMU_SSD_REG_510 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16320_16351 BIT[31:0]

SMMU_SSD_REG_511 ADDRESS 0x47FC R
SMMU_SSD_REG_511 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16352_16383 BIT[31:0]

SMMU_SSD_REG_512 ADDRESS 0x4800 R
SMMU_SSD_REG_512 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16384_16415 BIT[31:0]

SMMU_SSD_REG_513 ADDRESS 0x4804 R
SMMU_SSD_REG_513 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16416_16447 BIT[31:0]

SMMU_SSD_REG_514 ADDRESS 0x4808 R
SMMU_SSD_REG_514 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16448_16479 BIT[31:0]

SMMU_SSD_REG_515 ADDRESS 0x480C R
SMMU_SSD_REG_515 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16480_16511 BIT[31:0]

SMMU_SSD_REG_516 ADDRESS 0x4810 R
SMMU_SSD_REG_516 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16512_16543 BIT[31:0]

SMMU_SSD_REG_517 ADDRESS 0x4814 R
SMMU_SSD_REG_517 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16544_16575 BIT[31:0]

SMMU_SSD_REG_518 ADDRESS 0x4818 R
SMMU_SSD_REG_518 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16576_16607 BIT[31:0]

SMMU_SSD_REG_519 ADDRESS 0x481C R
SMMU_SSD_REG_519 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16608_16639 BIT[31:0]

SMMU_SSD_REG_520 ADDRESS 0x4820 R
SMMU_SSD_REG_520 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16640_16671 BIT[31:0]

SMMU_SSD_REG_521 ADDRESS 0x4824 R
SMMU_SSD_REG_521 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16672_16703 BIT[31:0]

SMMU_SSD_REG_522 ADDRESS 0x4828 R
SMMU_SSD_REG_522 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16704_16735 BIT[31:0]

SMMU_SSD_REG_523 ADDRESS 0x482C R
SMMU_SSD_REG_523 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16736_16767 BIT[31:0]

SMMU_SSD_REG_524 ADDRESS 0x4830 R
SMMU_SSD_REG_524 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16768_16799 BIT[31:0]

SMMU_SSD_REG_525 ADDRESS 0x4834 R
SMMU_SSD_REG_525 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16800_16831 BIT[31:0]

SMMU_SSD_REG_526 ADDRESS 0x4838 R
SMMU_SSD_REG_526 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16832_16863 BIT[31:0]

SMMU_SSD_REG_527 ADDRESS 0x483C R
SMMU_SSD_REG_527 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16864_16895 BIT[31:0]

SMMU_SSD_REG_528 ADDRESS 0x4840 R
SMMU_SSD_REG_528 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16896_16927 BIT[31:0]

SMMU_SSD_REG_529 ADDRESS 0x4844 R
SMMU_SSD_REG_529 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16928_16959 BIT[31:0]

SMMU_SSD_REG_530 ADDRESS 0x4848 R
SMMU_SSD_REG_530 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16960_16991 BIT[31:0]

SMMU_SSD_REG_531 ADDRESS 0x484C R
SMMU_SSD_REG_531 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_16992_17023 BIT[31:0]

SMMU_SSD_REG_532 ADDRESS 0x4850 R
SMMU_SSD_REG_532 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17024_17055 BIT[31:0]

SMMU_SSD_REG_533 ADDRESS 0x4854 R
SMMU_SSD_REG_533 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17056_17087 BIT[31:0]

SMMU_SSD_REG_534 ADDRESS 0x4858 R
SMMU_SSD_REG_534 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17088_17119 BIT[31:0]

SMMU_SSD_REG_535 ADDRESS 0x485C R
SMMU_SSD_REG_535 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17120_17151 BIT[31:0]

SMMU_SSD_REG_536 ADDRESS 0x4860 R
SMMU_SSD_REG_536 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17152_17183 BIT[31:0]

SMMU_SSD_REG_537 ADDRESS 0x4864 R
SMMU_SSD_REG_537 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17184_17215 BIT[31:0]

SMMU_SSD_REG_538 ADDRESS 0x4868 R
SMMU_SSD_REG_538 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17216_17247 BIT[31:0]

SMMU_SSD_REG_539 ADDRESS 0x486C R
SMMU_SSD_REG_539 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17248_17279 BIT[31:0]

SMMU_SSD_REG_540 ADDRESS 0x4870 R
SMMU_SSD_REG_540 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17280_17311 BIT[31:0]

SMMU_SSD_REG_541 ADDRESS 0x4874 R
SMMU_SSD_REG_541 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17312_17343 BIT[31:0]

SMMU_SSD_REG_542 ADDRESS 0x4878 R
SMMU_SSD_REG_542 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17344_17375 BIT[31:0]

SMMU_SSD_REG_543 ADDRESS 0x487C R
SMMU_SSD_REG_543 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17376_17407 BIT[31:0]

SMMU_SSD_REG_544 ADDRESS 0x4880 R
SMMU_SSD_REG_544 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17408_17439 BIT[31:0]

SMMU_SSD_REG_545 ADDRESS 0x4884 R
SMMU_SSD_REG_545 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17440_17471 BIT[31:0]

SMMU_SSD_REG_546 ADDRESS 0x4888 R
SMMU_SSD_REG_546 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17472_17503 BIT[31:0]

SMMU_SSD_REG_547 ADDRESS 0x488C R
SMMU_SSD_REG_547 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17504_17535 BIT[31:0]

SMMU_SSD_REG_548 ADDRESS 0x4890 R
SMMU_SSD_REG_548 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17536_17567 BIT[31:0]

SMMU_SSD_REG_549 ADDRESS 0x4894 R
SMMU_SSD_REG_549 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17568_17599 BIT[31:0]

SMMU_SSD_REG_550 ADDRESS 0x4898 R
SMMU_SSD_REG_550 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17600_17631 BIT[31:0]

SMMU_SSD_REG_551 ADDRESS 0x489C R
SMMU_SSD_REG_551 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17632_17663 BIT[31:0]

SMMU_SSD_REG_552 ADDRESS 0x48A0 R
SMMU_SSD_REG_552 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17664_17695 BIT[31:0]

SMMU_SSD_REG_553 ADDRESS 0x48A4 R
SMMU_SSD_REG_553 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17696_17727 BIT[31:0]

SMMU_SSD_REG_554 ADDRESS 0x48A8 R
SMMU_SSD_REG_554 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17728_17759 BIT[31:0]

SMMU_SSD_REG_555 ADDRESS 0x48AC R
SMMU_SSD_REG_555 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17760_17791 BIT[31:0]

SMMU_SSD_REG_556 ADDRESS 0x48B0 R
SMMU_SSD_REG_556 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17792_17823 BIT[31:0]

SMMU_SSD_REG_557 ADDRESS 0x48B4 R
SMMU_SSD_REG_557 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17824_17855 BIT[31:0]

SMMU_SSD_REG_558 ADDRESS 0x48B8 R
SMMU_SSD_REG_558 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17856_17887 BIT[31:0]

SMMU_SSD_REG_559 ADDRESS 0x48BC R
SMMU_SSD_REG_559 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17888_17919 BIT[31:0]

SMMU_SSD_REG_560 ADDRESS 0x48C0 R
SMMU_SSD_REG_560 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17920_17951 BIT[31:0]

SMMU_SSD_REG_561 ADDRESS 0x48C4 R
SMMU_SSD_REG_561 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17952_17983 BIT[31:0]

SMMU_SSD_REG_562 ADDRESS 0x48C8 R
SMMU_SSD_REG_562 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_17984_18015 BIT[31:0]

SMMU_SSD_REG_563 ADDRESS 0x48CC R
SMMU_SSD_REG_563 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18016_18047 BIT[31:0]

SMMU_SSD_REG_564 ADDRESS 0x48D0 R
SMMU_SSD_REG_564 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18048_18079 BIT[31:0]

SMMU_SSD_REG_565 ADDRESS 0x48D4 R
SMMU_SSD_REG_565 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18080_18111 BIT[31:0]

SMMU_SSD_REG_566 ADDRESS 0x48D8 R
SMMU_SSD_REG_566 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18112_18143 BIT[31:0]

SMMU_SSD_REG_567 ADDRESS 0x48DC R
SMMU_SSD_REG_567 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18144_18175 BIT[31:0]

SMMU_SSD_REG_568 ADDRESS 0x48E0 R
SMMU_SSD_REG_568 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18176_18207 BIT[31:0]

SMMU_SSD_REG_569 ADDRESS 0x48E4 R
SMMU_SSD_REG_569 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18208_18239 BIT[31:0]

SMMU_SSD_REG_570 ADDRESS 0x48E8 R
SMMU_SSD_REG_570 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18240_18271 BIT[31:0]

SMMU_SSD_REG_571 ADDRESS 0x48EC R
SMMU_SSD_REG_571 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18272_18303 BIT[31:0]

SMMU_SSD_REG_572 ADDRESS 0x48F0 R
SMMU_SSD_REG_572 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18304_18335 BIT[31:0]

SMMU_SSD_REG_573 ADDRESS 0x48F4 R
SMMU_SSD_REG_573 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18336_18367 BIT[31:0]

SMMU_SSD_REG_574 ADDRESS 0x48F8 R
SMMU_SSD_REG_574 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18368_18399 BIT[31:0]

SMMU_SSD_REG_575 ADDRESS 0x48FC R
SMMU_SSD_REG_575 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18400_18431 BIT[31:0]

SMMU_SSD_REG_576 ADDRESS 0x4900 R
SMMU_SSD_REG_576 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18432_18463 BIT[31:0]

SMMU_SSD_REG_577 ADDRESS 0x4904 R
SMMU_SSD_REG_577 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18464_18495 BIT[31:0]

SMMU_SSD_REG_578 ADDRESS 0x4908 R
SMMU_SSD_REG_578 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18496_18527 BIT[31:0]

SMMU_SSD_REG_579 ADDRESS 0x490C R
SMMU_SSD_REG_579 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18528_18559 BIT[31:0]

SMMU_SSD_REG_580 ADDRESS 0x4910 R
SMMU_SSD_REG_580 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18560_18591 BIT[31:0]

SMMU_SSD_REG_581 ADDRESS 0x4914 R
SMMU_SSD_REG_581 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18592_18623 BIT[31:0]

SMMU_SSD_REG_582 ADDRESS 0x4918 R
SMMU_SSD_REG_582 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18624_18655 BIT[31:0]

SMMU_SSD_REG_583 ADDRESS 0x491C R
SMMU_SSD_REG_583 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18656_18687 BIT[31:0]

SMMU_SSD_REG_584 ADDRESS 0x4920 R
SMMU_SSD_REG_584 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18688_18719 BIT[31:0]

SMMU_SSD_REG_585 ADDRESS 0x4924 R
SMMU_SSD_REG_585 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18720_18751 BIT[31:0]

SMMU_SSD_REG_586 ADDRESS 0x4928 R
SMMU_SSD_REG_586 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18752_18783 BIT[31:0]

SMMU_SSD_REG_587 ADDRESS 0x492C R
SMMU_SSD_REG_587 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18784_18815 BIT[31:0]

SMMU_SSD_REG_588 ADDRESS 0x4930 R
SMMU_SSD_REG_588 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18816_18847 BIT[31:0]

SMMU_SSD_REG_589 ADDRESS 0x4934 R
SMMU_SSD_REG_589 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18848_18879 BIT[31:0]

SMMU_SSD_REG_590 ADDRESS 0x4938 R
SMMU_SSD_REG_590 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18880_18911 BIT[31:0]

SMMU_SSD_REG_591 ADDRESS 0x493C R
SMMU_SSD_REG_591 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18912_18943 BIT[31:0]

SMMU_SSD_REG_592 ADDRESS 0x4940 R
SMMU_SSD_REG_592 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18944_18975 BIT[31:0]

SMMU_SSD_REG_593 ADDRESS 0x4944 R
SMMU_SSD_REG_593 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_18976_19007 BIT[31:0]

SMMU_SSD_REG_594 ADDRESS 0x4948 R
SMMU_SSD_REG_594 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19008_19039 BIT[31:0]

SMMU_SSD_REG_595 ADDRESS 0x494C R
SMMU_SSD_REG_595 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19040_19071 BIT[31:0]

SMMU_SSD_REG_596 ADDRESS 0x4950 R
SMMU_SSD_REG_596 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19072_19103 BIT[31:0]

SMMU_SSD_REG_597 ADDRESS 0x4954 R
SMMU_SSD_REG_597 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19104_19135 BIT[31:0]

SMMU_SSD_REG_598 ADDRESS 0x4958 R
SMMU_SSD_REG_598 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19136_19167 BIT[31:0]

SMMU_SSD_REG_599 ADDRESS 0x495C R
SMMU_SSD_REG_599 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19168_19199 BIT[31:0]

SMMU_SSD_REG_600 ADDRESS 0x4960 R
SMMU_SSD_REG_600 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19200_19231 BIT[31:0]

SMMU_SSD_REG_601 ADDRESS 0x4964 R
SMMU_SSD_REG_601 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19232_19263 BIT[31:0]

SMMU_SSD_REG_602 ADDRESS 0x4968 R
SMMU_SSD_REG_602 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19264_19295 BIT[31:0]

SMMU_SSD_REG_603 ADDRESS 0x496C R
SMMU_SSD_REG_603 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19296_19327 BIT[31:0]

SMMU_SSD_REG_604 ADDRESS 0x4970 R
SMMU_SSD_REG_604 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19328_19359 BIT[31:0]

SMMU_SSD_REG_605 ADDRESS 0x4974 R
SMMU_SSD_REG_605 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19360_19391 BIT[31:0]

SMMU_SSD_REG_606 ADDRESS 0x4978 R
SMMU_SSD_REG_606 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19392_19423 BIT[31:0]

SMMU_SSD_REG_607 ADDRESS 0x497C R
SMMU_SSD_REG_607 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19424_19455 BIT[31:0]

SMMU_SSD_REG_608 ADDRESS 0x4980 R
SMMU_SSD_REG_608 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19456_19487 BIT[31:0]

SMMU_SSD_REG_609 ADDRESS 0x4984 R
SMMU_SSD_REG_609 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19488_19519 BIT[31:0]

SMMU_SSD_REG_610 ADDRESS 0x4988 R
SMMU_SSD_REG_610 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19520_19551 BIT[31:0]

SMMU_SSD_REG_611 ADDRESS 0x498C R
SMMU_SSD_REG_611 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19552_19583 BIT[31:0]

SMMU_SSD_REG_612 ADDRESS 0x4990 R
SMMU_SSD_REG_612 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19584_19615 BIT[31:0]

SMMU_SSD_REG_613 ADDRESS 0x4994 R
SMMU_SSD_REG_613 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19616_19647 BIT[31:0]

SMMU_SSD_REG_614 ADDRESS 0x4998 R
SMMU_SSD_REG_614 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19648_19679 BIT[31:0]

SMMU_SSD_REG_615 ADDRESS 0x499C R
SMMU_SSD_REG_615 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19680_19711 BIT[31:0]

SMMU_SSD_REG_616 ADDRESS 0x49A0 R
SMMU_SSD_REG_616 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19712_19743 BIT[31:0]

SMMU_SSD_REG_617 ADDRESS 0x49A4 R
SMMU_SSD_REG_617 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19744_19775 BIT[31:0]

SMMU_SSD_REG_618 ADDRESS 0x49A8 R
SMMU_SSD_REG_618 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19776_19807 BIT[31:0]

SMMU_SSD_REG_619 ADDRESS 0x49AC R
SMMU_SSD_REG_619 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19808_19839 BIT[31:0]

SMMU_SSD_REG_620 ADDRESS 0x49B0 R
SMMU_SSD_REG_620 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19840_19871 BIT[31:0]

SMMU_SSD_REG_621 ADDRESS 0x49B4 R
SMMU_SSD_REG_621 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19872_19903 BIT[31:0]

SMMU_SSD_REG_622 ADDRESS 0x49B8 R
SMMU_SSD_REG_622 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19904_19935 BIT[31:0]

SMMU_SSD_REG_623 ADDRESS 0x49BC R
SMMU_SSD_REG_623 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19936_19967 BIT[31:0]

SMMU_SSD_REG_624 ADDRESS 0x49C0 R
SMMU_SSD_REG_624 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_19968_19999 BIT[31:0]

SMMU_SSD_REG_625 ADDRESS 0x49C4 R
SMMU_SSD_REG_625 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20000_20031 BIT[31:0]

SMMU_SSD_REG_626 ADDRESS 0x49C8 R
SMMU_SSD_REG_626 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20032_20063 BIT[31:0]

SMMU_SSD_REG_627 ADDRESS 0x49CC R
SMMU_SSD_REG_627 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20064_20095 BIT[31:0]

SMMU_SSD_REG_628 ADDRESS 0x49D0 R
SMMU_SSD_REG_628 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20096_20127 BIT[31:0]

SMMU_SSD_REG_629 ADDRESS 0x49D4 R
SMMU_SSD_REG_629 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20128_20159 BIT[31:0]

SMMU_SSD_REG_630 ADDRESS 0x49D8 R
SMMU_SSD_REG_630 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20160_20191 BIT[31:0]

SMMU_SSD_REG_631 ADDRESS 0x49DC R
SMMU_SSD_REG_631 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20192_20223 BIT[31:0]

SMMU_SSD_REG_632 ADDRESS 0x49E0 R
SMMU_SSD_REG_632 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20224_20255 BIT[31:0]

SMMU_SSD_REG_633 ADDRESS 0x49E4 R
SMMU_SSD_REG_633 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20256_20287 BIT[31:0]

SMMU_SSD_REG_634 ADDRESS 0x49E8 R
SMMU_SSD_REG_634 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20288_20319 BIT[31:0]

SMMU_SSD_REG_635 ADDRESS 0x49EC R
SMMU_SSD_REG_635 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20320_20351 BIT[31:0]

SMMU_SSD_REG_636 ADDRESS 0x49F0 R
SMMU_SSD_REG_636 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20352_20383 BIT[31:0]

SMMU_SSD_REG_637 ADDRESS 0x49F4 R
SMMU_SSD_REG_637 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20384_20415 BIT[31:0]

SMMU_SSD_REG_638 ADDRESS 0x49F8 R
SMMU_SSD_REG_638 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20416_20447 BIT[31:0]

SMMU_SSD_REG_639 ADDRESS 0x49FC R
SMMU_SSD_REG_639 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20448_20479 BIT[31:0]

SMMU_SSD_REG_640 ADDRESS 0x4A00 R
SMMU_SSD_REG_640 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20480_20511 BIT[31:0]

SMMU_SSD_REG_641 ADDRESS 0x4A04 R
SMMU_SSD_REG_641 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20512_20543 BIT[31:0]

SMMU_SSD_REG_642 ADDRESS 0x4A08 R
SMMU_SSD_REG_642 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20544_20575 BIT[31:0]

SMMU_SSD_REG_643 ADDRESS 0x4A0C R
SMMU_SSD_REG_643 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20576_20607 BIT[31:0]

SMMU_SSD_REG_644 ADDRESS 0x4A10 R
SMMU_SSD_REG_644 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20608_20639 BIT[31:0]

SMMU_SSD_REG_645 ADDRESS 0x4A14 R
SMMU_SSD_REG_645 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20640_20671 BIT[31:0]

SMMU_SSD_REG_646 ADDRESS 0x4A18 R
SMMU_SSD_REG_646 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20672_20703 BIT[31:0]

SMMU_SSD_REG_647 ADDRESS 0x4A1C R
SMMU_SSD_REG_647 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20704_20735 BIT[31:0]

SMMU_SSD_REG_648 ADDRESS 0x4A20 R
SMMU_SSD_REG_648 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20736_20767 BIT[31:0]

SMMU_SSD_REG_649 ADDRESS 0x4A24 R
SMMU_SSD_REG_649 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20768_20799 BIT[31:0]

SMMU_SSD_REG_650 ADDRESS 0x4A28 R
SMMU_SSD_REG_650 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20800_20831 BIT[31:0]

SMMU_SSD_REG_651 ADDRESS 0x4A2C R
SMMU_SSD_REG_651 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20832_20863 BIT[31:0]

SMMU_SSD_REG_652 ADDRESS 0x4A30 R
SMMU_SSD_REG_652 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20864_20895 BIT[31:0]

SMMU_SSD_REG_653 ADDRESS 0x4A34 R
SMMU_SSD_REG_653 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20896_20927 BIT[31:0]

SMMU_SSD_REG_654 ADDRESS 0x4A38 R
SMMU_SSD_REG_654 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20928_20959 BIT[31:0]

SMMU_SSD_REG_655 ADDRESS 0x4A3C R
SMMU_SSD_REG_655 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20960_20991 BIT[31:0]

SMMU_SSD_REG_656 ADDRESS 0x4A40 R
SMMU_SSD_REG_656 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_20992_21023 BIT[31:0]

SMMU_SSD_REG_657 ADDRESS 0x4A44 R
SMMU_SSD_REG_657 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21024_21055 BIT[31:0]

SMMU_SSD_REG_658 ADDRESS 0x4A48 R
SMMU_SSD_REG_658 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21056_21087 BIT[31:0]

SMMU_SSD_REG_659 ADDRESS 0x4A4C R
SMMU_SSD_REG_659 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21088_21119 BIT[31:0]

SMMU_SSD_REG_660 ADDRESS 0x4A50 R
SMMU_SSD_REG_660 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21120_21151 BIT[31:0]

SMMU_SSD_REG_661 ADDRESS 0x4A54 R
SMMU_SSD_REG_661 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21152_21183 BIT[31:0]

SMMU_SSD_REG_662 ADDRESS 0x4A58 R
SMMU_SSD_REG_662 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21184_21215 BIT[31:0]

SMMU_SSD_REG_663 ADDRESS 0x4A5C R
SMMU_SSD_REG_663 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21216_21247 BIT[31:0]

SMMU_SSD_REG_664 ADDRESS 0x4A60 R
SMMU_SSD_REG_664 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21248_21279 BIT[31:0]

SMMU_SSD_REG_665 ADDRESS 0x4A64 R
SMMU_SSD_REG_665 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21280_21311 BIT[31:0]

SMMU_SSD_REG_666 ADDRESS 0x4A68 R
SMMU_SSD_REG_666 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21312_21343 BIT[31:0]

SMMU_SSD_REG_667 ADDRESS 0x4A6C R
SMMU_SSD_REG_667 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21344_21375 BIT[31:0]

SMMU_SSD_REG_668 ADDRESS 0x4A70 R
SMMU_SSD_REG_668 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21376_21407 BIT[31:0]

SMMU_SSD_REG_669 ADDRESS 0x4A74 R
SMMU_SSD_REG_669 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21408_21439 BIT[31:0]

SMMU_SSD_REG_670 ADDRESS 0x4A78 R
SMMU_SSD_REG_670 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21440_21471 BIT[31:0]

SMMU_SSD_REG_671 ADDRESS 0x4A7C R
SMMU_SSD_REG_671 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21472_21503 BIT[31:0]

SMMU_SSD_REG_672 ADDRESS 0x4A80 R
SMMU_SSD_REG_672 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21504_21535 BIT[31:0]

SMMU_SSD_REG_673 ADDRESS 0x4A84 R
SMMU_SSD_REG_673 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21536_21567 BIT[31:0]

SMMU_SSD_REG_674 ADDRESS 0x4A88 R
SMMU_SSD_REG_674 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21568_21599 BIT[31:0]

SMMU_SSD_REG_675 ADDRESS 0x4A8C R
SMMU_SSD_REG_675 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21600_21631 BIT[31:0]

SMMU_SSD_REG_676 ADDRESS 0x4A90 R
SMMU_SSD_REG_676 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21632_21663 BIT[31:0]

SMMU_SSD_REG_677 ADDRESS 0x4A94 R
SMMU_SSD_REG_677 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21664_21695 BIT[31:0]

SMMU_SSD_REG_678 ADDRESS 0x4A98 R
SMMU_SSD_REG_678 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21696_21727 BIT[31:0]

SMMU_SSD_REG_679 ADDRESS 0x4A9C R
SMMU_SSD_REG_679 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21728_21759 BIT[31:0]

SMMU_SSD_REG_680 ADDRESS 0x4AA0 R
SMMU_SSD_REG_680 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21760_21791 BIT[31:0]

SMMU_SSD_REG_681 ADDRESS 0x4AA4 R
SMMU_SSD_REG_681 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21792_21823 BIT[31:0]

SMMU_SSD_REG_682 ADDRESS 0x4AA8 R
SMMU_SSD_REG_682 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21824_21855 BIT[31:0]

SMMU_SSD_REG_683 ADDRESS 0x4AAC R
SMMU_SSD_REG_683 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21856_21887 BIT[31:0]

SMMU_SSD_REG_684 ADDRESS 0x4AB0 R
SMMU_SSD_REG_684 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21888_21919 BIT[31:0]

SMMU_SSD_REG_685 ADDRESS 0x4AB4 R
SMMU_SSD_REG_685 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21920_21951 BIT[31:0]

SMMU_SSD_REG_686 ADDRESS 0x4AB8 R
SMMU_SSD_REG_686 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21952_21983 BIT[31:0]

SMMU_SSD_REG_687 ADDRESS 0x4ABC R
SMMU_SSD_REG_687 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_21984_22015 BIT[31:0]

SMMU_SSD_REG_688 ADDRESS 0x4AC0 R
SMMU_SSD_REG_688 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22016_22047 BIT[31:0]

SMMU_SSD_REG_689 ADDRESS 0x4AC4 R
SMMU_SSD_REG_689 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22048_22079 BIT[31:0]

SMMU_SSD_REG_690 ADDRESS 0x4AC8 R
SMMU_SSD_REG_690 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22080_22111 BIT[31:0]

SMMU_SSD_REG_691 ADDRESS 0x4ACC R
SMMU_SSD_REG_691 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22112_22143 BIT[31:0]

SMMU_SSD_REG_692 ADDRESS 0x4AD0 R
SMMU_SSD_REG_692 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22144_22175 BIT[31:0]

SMMU_SSD_REG_693 ADDRESS 0x4AD4 R
SMMU_SSD_REG_693 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22176_22207 BIT[31:0]

SMMU_SSD_REG_694 ADDRESS 0x4AD8 R
SMMU_SSD_REG_694 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22208_22239 BIT[31:0]

SMMU_SSD_REG_695 ADDRESS 0x4ADC R
SMMU_SSD_REG_695 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22240_22271 BIT[31:0]

SMMU_SSD_REG_696 ADDRESS 0x4AE0 R
SMMU_SSD_REG_696 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22272_22303 BIT[31:0]

SMMU_SSD_REG_697 ADDRESS 0x4AE4 R
SMMU_SSD_REG_697 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22304_22335 BIT[31:0]

SMMU_SSD_REG_698 ADDRESS 0x4AE8 R
SMMU_SSD_REG_698 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22336_22367 BIT[31:0]

SMMU_SSD_REG_699 ADDRESS 0x4AEC R
SMMU_SSD_REG_699 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22368_22399 BIT[31:0]

SMMU_SSD_REG_700 ADDRESS 0x4AF0 R
SMMU_SSD_REG_700 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22400_22431 BIT[31:0]

SMMU_SSD_REG_701 ADDRESS 0x4AF4 R
SMMU_SSD_REG_701 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22432_22463 BIT[31:0]

SMMU_SSD_REG_702 ADDRESS 0x4AF8 R
SMMU_SSD_REG_702 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22464_22495 BIT[31:0]

SMMU_SSD_REG_703 ADDRESS 0x4AFC R
SMMU_SSD_REG_703 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22496_22527 BIT[31:0]

SMMU_SSD_REG_704 ADDRESS 0x4B00 R
SMMU_SSD_REG_704 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22528_22559 BIT[31:0]

SMMU_SSD_REG_705 ADDRESS 0x4B04 R
SMMU_SSD_REG_705 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22560_22591 BIT[31:0]

SMMU_SSD_REG_706 ADDRESS 0x4B08 R
SMMU_SSD_REG_706 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22592_22623 BIT[31:0]

SMMU_SSD_REG_707 ADDRESS 0x4B0C R
SMMU_SSD_REG_707 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22624_22655 BIT[31:0]

SMMU_SSD_REG_708 ADDRESS 0x4B10 R
SMMU_SSD_REG_708 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22656_22687 BIT[31:0]

SMMU_SSD_REG_709 ADDRESS 0x4B14 R
SMMU_SSD_REG_709 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22688_22719 BIT[31:0]

SMMU_SSD_REG_710 ADDRESS 0x4B18 R
SMMU_SSD_REG_710 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22720_22751 BIT[31:0]

SMMU_SSD_REG_711 ADDRESS 0x4B1C R
SMMU_SSD_REG_711 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22752_22783 BIT[31:0]

SMMU_SSD_REG_712 ADDRESS 0x4B20 R
SMMU_SSD_REG_712 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22784_22815 BIT[31:0]

SMMU_SSD_REG_713 ADDRESS 0x4B24 R
SMMU_SSD_REG_713 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22816_22847 BIT[31:0]

SMMU_SSD_REG_714 ADDRESS 0x4B28 R
SMMU_SSD_REG_714 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22848_22879 BIT[31:0]

SMMU_SSD_REG_715 ADDRESS 0x4B2C R
SMMU_SSD_REG_715 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22880_22911 BIT[31:0]

SMMU_SSD_REG_716 ADDRESS 0x4B30 R
SMMU_SSD_REG_716 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22912_22943 BIT[31:0]

SMMU_SSD_REG_717 ADDRESS 0x4B34 R
SMMU_SSD_REG_717 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22944_22975 BIT[31:0]

SMMU_SSD_REG_718 ADDRESS 0x4B38 R
SMMU_SSD_REG_718 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_22976_23007 BIT[31:0]

SMMU_SSD_REG_719 ADDRESS 0x4B3C R
SMMU_SSD_REG_719 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23008_23039 BIT[31:0]

SMMU_SSD_REG_720 ADDRESS 0x4B40 R
SMMU_SSD_REG_720 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23040_23071 BIT[31:0]

SMMU_SSD_REG_721 ADDRESS 0x4B44 R
SMMU_SSD_REG_721 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23072_23103 BIT[31:0]

SMMU_SSD_REG_722 ADDRESS 0x4B48 R
SMMU_SSD_REG_722 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23104_23135 BIT[31:0]

SMMU_SSD_REG_723 ADDRESS 0x4B4C R
SMMU_SSD_REG_723 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23136_23167 BIT[31:0]

SMMU_SSD_REG_724 ADDRESS 0x4B50 R
SMMU_SSD_REG_724 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23168_23199 BIT[31:0]

SMMU_SSD_REG_725 ADDRESS 0x4B54 R
SMMU_SSD_REG_725 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23200_23231 BIT[31:0]

SMMU_SSD_REG_726 ADDRESS 0x4B58 R
SMMU_SSD_REG_726 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23232_23263 BIT[31:0]

SMMU_SSD_REG_727 ADDRESS 0x4B5C R
SMMU_SSD_REG_727 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23264_23295 BIT[31:0]

SMMU_SSD_REG_728 ADDRESS 0x4B60 R
SMMU_SSD_REG_728 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23296_23327 BIT[31:0]

SMMU_SSD_REG_729 ADDRESS 0x4B64 R
SMMU_SSD_REG_729 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23328_23359 BIT[31:0]

SMMU_SSD_REG_730 ADDRESS 0x4B68 R
SMMU_SSD_REG_730 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23360_23391 BIT[31:0]

SMMU_SSD_REG_731 ADDRESS 0x4B6C R
SMMU_SSD_REG_731 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23392_23423 BIT[31:0]

SMMU_SSD_REG_732 ADDRESS 0x4B70 R
SMMU_SSD_REG_732 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23424_23455 BIT[31:0]

SMMU_SSD_REG_733 ADDRESS 0x4B74 R
SMMU_SSD_REG_733 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23456_23487 BIT[31:0]

SMMU_SSD_REG_734 ADDRESS 0x4B78 R
SMMU_SSD_REG_734 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23488_23519 BIT[31:0]

SMMU_SSD_REG_735 ADDRESS 0x4B7C R
SMMU_SSD_REG_735 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23520_23551 BIT[31:0]

SMMU_SSD_REG_736 ADDRESS 0x4B80 R
SMMU_SSD_REG_736 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23552_23583 BIT[31:0]

SMMU_SSD_REG_737 ADDRESS 0x4B84 R
SMMU_SSD_REG_737 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23584_23615 BIT[31:0]

SMMU_SSD_REG_738 ADDRESS 0x4B88 R
SMMU_SSD_REG_738 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23616_23647 BIT[31:0]

SMMU_SSD_REG_739 ADDRESS 0x4B8C R
SMMU_SSD_REG_739 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23648_23679 BIT[31:0]

SMMU_SSD_REG_740 ADDRESS 0x4B90 R
SMMU_SSD_REG_740 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23680_23711 BIT[31:0]

SMMU_SSD_REG_741 ADDRESS 0x4B94 R
SMMU_SSD_REG_741 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23712_23743 BIT[31:0]

SMMU_SSD_REG_742 ADDRESS 0x4B98 R
SMMU_SSD_REG_742 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23744_23775 BIT[31:0]

SMMU_SSD_REG_743 ADDRESS 0x4B9C R
SMMU_SSD_REG_743 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23776_23807 BIT[31:0]

SMMU_SSD_REG_744 ADDRESS 0x4BA0 R
SMMU_SSD_REG_744 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23808_23839 BIT[31:0]

SMMU_SSD_REG_745 ADDRESS 0x4BA4 R
SMMU_SSD_REG_745 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23840_23871 BIT[31:0]

SMMU_SSD_REG_746 ADDRESS 0x4BA8 R
SMMU_SSD_REG_746 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23872_23903 BIT[31:0]

SMMU_SSD_REG_747 ADDRESS 0x4BAC R
SMMU_SSD_REG_747 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23904_23935 BIT[31:0]

SMMU_SSD_REG_748 ADDRESS 0x4BB0 R
SMMU_SSD_REG_748 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23936_23967 BIT[31:0]

SMMU_SSD_REG_749 ADDRESS 0x4BB4 R
SMMU_SSD_REG_749 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_23968_23999 BIT[31:0]

SMMU_SSD_REG_750 ADDRESS 0x4BB8 R
SMMU_SSD_REG_750 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24000_24031 BIT[31:0]

SMMU_SSD_REG_751 ADDRESS 0x4BBC R
SMMU_SSD_REG_751 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24032_24063 BIT[31:0]

SMMU_SSD_REG_752 ADDRESS 0x4BC0 R
SMMU_SSD_REG_752 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24064_24095 BIT[31:0]

SMMU_SSD_REG_753 ADDRESS 0x4BC4 R
SMMU_SSD_REG_753 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24096_24127 BIT[31:0]

SMMU_SSD_REG_754 ADDRESS 0x4BC8 R
SMMU_SSD_REG_754 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24128_24159 BIT[31:0]

SMMU_SSD_REG_755 ADDRESS 0x4BCC R
SMMU_SSD_REG_755 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24160_24191 BIT[31:0]

SMMU_SSD_REG_756 ADDRESS 0x4BD0 R
SMMU_SSD_REG_756 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24192_24223 BIT[31:0]

SMMU_SSD_REG_757 ADDRESS 0x4BD4 R
SMMU_SSD_REG_757 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24224_24255 BIT[31:0]

SMMU_SSD_REG_758 ADDRESS 0x4BD8 R
SMMU_SSD_REG_758 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24256_24287 BIT[31:0]

SMMU_SSD_REG_759 ADDRESS 0x4BDC R
SMMU_SSD_REG_759 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24288_24319 BIT[31:0]

SMMU_SSD_REG_760 ADDRESS 0x4BE0 R
SMMU_SSD_REG_760 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24320_24351 BIT[31:0]

SMMU_SSD_REG_761 ADDRESS 0x4BE4 R
SMMU_SSD_REG_761 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24352_24383 BIT[31:0]

SMMU_SSD_REG_762 ADDRESS 0x4BE8 R
SMMU_SSD_REG_762 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24384_24415 BIT[31:0]

SMMU_SSD_REG_763 ADDRESS 0x4BEC R
SMMU_SSD_REG_763 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24416_24447 BIT[31:0]

SMMU_SSD_REG_764 ADDRESS 0x4BF0 R
SMMU_SSD_REG_764 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24448_24479 BIT[31:0]

SMMU_SSD_REG_765 ADDRESS 0x4BF4 R
SMMU_SSD_REG_765 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24480_24511 BIT[31:0]

SMMU_SSD_REG_766 ADDRESS 0x4BF8 R
SMMU_SSD_REG_766 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24512_24543 BIT[31:0]

SMMU_SSD_REG_767 ADDRESS 0x4BFC R
SMMU_SSD_REG_767 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24544_24575 BIT[31:0]

SMMU_SSD_REG_768 ADDRESS 0x4C00 R
SMMU_SSD_REG_768 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24576_24607 BIT[31:0]

SMMU_SSD_REG_769 ADDRESS 0x4C04 R
SMMU_SSD_REG_769 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24608_24639 BIT[31:0]

SMMU_SSD_REG_770 ADDRESS 0x4C08 R
SMMU_SSD_REG_770 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24640_24671 BIT[31:0]

SMMU_SSD_REG_771 ADDRESS 0x4C0C R
SMMU_SSD_REG_771 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24672_24703 BIT[31:0]

SMMU_SSD_REG_772 ADDRESS 0x4C10 R
SMMU_SSD_REG_772 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24704_24735 BIT[31:0]

SMMU_SSD_REG_773 ADDRESS 0x4C14 R
SMMU_SSD_REG_773 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24736_24767 BIT[31:0]

SMMU_SSD_REG_774 ADDRESS 0x4C18 R
SMMU_SSD_REG_774 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24768_24799 BIT[31:0]

SMMU_SSD_REG_775 ADDRESS 0x4C1C R
SMMU_SSD_REG_775 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24800_24831 BIT[31:0]

SMMU_SSD_REG_776 ADDRESS 0x4C20 R
SMMU_SSD_REG_776 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24832_24863 BIT[31:0]

SMMU_SSD_REG_777 ADDRESS 0x4C24 R
SMMU_SSD_REG_777 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24864_24895 BIT[31:0]

SMMU_SSD_REG_778 ADDRESS 0x4C28 R
SMMU_SSD_REG_778 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24896_24927 BIT[31:0]

SMMU_SSD_REG_779 ADDRESS 0x4C2C R
SMMU_SSD_REG_779 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24928_24959 BIT[31:0]

SMMU_SSD_REG_780 ADDRESS 0x4C30 R
SMMU_SSD_REG_780 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24960_24991 BIT[31:0]

SMMU_SSD_REG_781 ADDRESS 0x4C34 R
SMMU_SSD_REG_781 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_24992_25023 BIT[31:0]

SMMU_SSD_REG_782 ADDRESS 0x4C38 R
SMMU_SSD_REG_782 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25024_25055 BIT[31:0]

SMMU_SSD_REG_783 ADDRESS 0x4C3C R
SMMU_SSD_REG_783 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25056_25087 BIT[31:0]

SMMU_SSD_REG_784 ADDRESS 0x4C40 R
SMMU_SSD_REG_784 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25088_25119 BIT[31:0]

SMMU_SSD_REG_785 ADDRESS 0x4C44 R
SMMU_SSD_REG_785 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25120_25151 BIT[31:0]

SMMU_SSD_REG_786 ADDRESS 0x4C48 R
SMMU_SSD_REG_786 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25152_25183 BIT[31:0]

SMMU_SSD_REG_787 ADDRESS 0x4C4C R
SMMU_SSD_REG_787 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25184_25215 BIT[31:0]

SMMU_SSD_REG_788 ADDRESS 0x4C50 R
SMMU_SSD_REG_788 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25216_25247 BIT[31:0]

SMMU_SSD_REG_789 ADDRESS 0x4C54 R
SMMU_SSD_REG_789 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25248_25279 BIT[31:0]

SMMU_SSD_REG_790 ADDRESS 0x4C58 R
SMMU_SSD_REG_790 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25280_25311 BIT[31:0]

SMMU_SSD_REG_791 ADDRESS 0x4C5C R
SMMU_SSD_REG_791 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25312_25343 BIT[31:0]

SMMU_SSD_REG_792 ADDRESS 0x4C60 R
SMMU_SSD_REG_792 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25344_25375 BIT[31:0]

SMMU_SSD_REG_793 ADDRESS 0x4C64 R
SMMU_SSD_REG_793 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25376_25407 BIT[31:0]

SMMU_SSD_REG_794 ADDRESS 0x4C68 R
SMMU_SSD_REG_794 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25408_25439 BIT[31:0]

SMMU_SSD_REG_795 ADDRESS 0x4C6C R
SMMU_SSD_REG_795 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25440_25471 BIT[31:0]

SMMU_SSD_REG_796 ADDRESS 0x4C70 R
SMMU_SSD_REG_796 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25472_25503 BIT[31:0]

SMMU_SSD_REG_797 ADDRESS 0x4C74 R
SMMU_SSD_REG_797 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25504_25535 BIT[31:0]

SMMU_SSD_REG_798 ADDRESS 0x4C78 R
SMMU_SSD_REG_798 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25536_25567 BIT[31:0]

SMMU_SSD_REG_799 ADDRESS 0x4C7C R
SMMU_SSD_REG_799 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25568_25599 BIT[31:0]

SMMU_SSD_REG_800 ADDRESS 0x4C80 R
SMMU_SSD_REG_800 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25600_25631 BIT[31:0]

SMMU_SSD_REG_801 ADDRESS 0x4C84 R
SMMU_SSD_REG_801 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25632_25663 BIT[31:0]

SMMU_SSD_REG_802 ADDRESS 0x4C88 R
SMMU_SSD_REG_802 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25664_25695 BIT[31:0]

SMMU_SSD_REG_803 ADDRESS 0x4C8C R
SMMU_SSD_REG_803 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25696_25727 BIT[31:0]

SMMU_SSD_REG_804 ADDRESS 0x4C90 R
SMMU_SSD_REG_804 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25728_25759 BIT[31:0]

SMMU_SSD_REG_805 ADDRESS 0x4C94 R
SMMU_SSD_REG_805 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25760_25791 BIT[31:0]

SMMU_SSD_REG_806 ADDRESS 0x4C98 R
SMMU_SSD_REG_806 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25792_25823 BIT[31:0]

SMMU_SSD_REG_807 ADDRESS 0x4C9C R
SMMU_SSD_REG_807 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25824_25855 BIT[31:0]

SMMU_SSD_REG_808 ADDRESS 0x4CA0 R
SMMU_SSD_REG_808 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25856_25887 BIT[31:0]

SMMU_SSD_REG_809 ADDRESS 0x4CA4 R
SMMU_SSD_REG_809 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25888_25919 BIT[31:0]

SMMU_SSD_REG_810 ADDRESS 0x4CA8 R
SMMU_SSD_REG_810 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25920_25951 BIT[31:0]

SMMU_SSD_REG_811 ADDRESS 0x4CAC R
SMMU_SSD_REG_811 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25952_25983 BIT[31:0]

SMMU_SSD_REG_812 ADDRESS 0x4CB0 R
SMMU_SSD_REG_812 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_25984_26015 BIT[31:0]

SMMU_SSD_REG_813 ADDRESS 0x4CB4 R
SMMU_SSD_REG_813 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26016_26047 BIT[31:0]

SMMU_SSD_REG_814 ADDRESS 0x4CB8 R
SMMU_SSD_REG_814 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26048_26079 BIT[31:0]

SMMU_SSD_REG_815 ADDRESS 0x4CBC R
SMMU_SSD_REG_815 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26080_26111 BIT[31:0]

SMMU_SSD_REG_816 ADDRESS 0x4CC0 R
SMMU_SSD_REG_816 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26112_26143 BIT[31:0]

SMMU_SSD_REG_817 ADDRESS 0x4CC4 R
SMMU_SSD_REG_817 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26144_26175 BIT[31:0]

SMMU_SSD_REG_818 ADDRESS 0x4CC8 R
SMMU_SSD_REG_818 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26176_26207 BIT[31:0]

SMMU_SSD_REG_819 ADDRESS 0x4CCC R
SMMU_SSD_REG_819 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26208_26239 BIT[31:0]

SMMU_SSD_REG_820 ADDRESS 0x4CD0 R
SMMU_SSD_REG_820 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26240_26271 BIT[31:0]

SMMU_SSD_REG_821 ADDRESS 0x4CD4 R
SMMU_SSD_REG_821 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26272_26303 BIT[31:0]

SMMU_SSD_REG_822 ADDRESS 0x4CD8 R
SMMU_SSD_REG_822 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26304_26335 BIT[31:0]

SMMU_SSD_REG_823 ADDRESS 0x4CDC R
SMMU_SSD_REG_823 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26336_26367 BIT[31:0]

SMMU_SSD_REG_824 ADDRESS 0x4CE0 R
SMMU_SSD_REG_824 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26368_26399 BIT[31:0]

SMMU_SSD_REG_825 ADDRESS 0x4CE4 R
SMMU_SSD_REG_825 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26400_26431 BIT[31:0]

SMMU_SSD_REG_826 ADDRESS 0x4CE8 R
SMMU_SSD_REG_826 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26432_26463 BIT[31:0]

SMMU_SSD_REG_827 ADDRESS 0x4CEC R
SMMU_SSD_REG_827 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26464_26495 BIT[31:0]

SMMU_SSD_REG_828 ADDRESS 0x4CF0 R
SMMU_SSD_REG_828 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26496_26527 BIT[31:0]

SMMU_SSD_REG_829 ADDRESS 0x4CF4 R
SMMU_SSD_REG_829 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26528_26559 BIT[31:0]

SMMU_SSD_REG_830 ADDRESS 0x4CF8 R
SMMU_SSD_REG_830 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26560_26591 BIT[31:0]

SMMU_SSD_REG_831 ADDRESS 0x4CFC R
SMMU_SSD_REG_831 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26592_26623 BIT[31:0]

SMMU_SSD_REG_832 ADDRESS 0x4D00 R
SMMU_SSD_REG_832 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26624_26655 BIT[31:0]

SMMU_SSD_REG_833 ADDRESS 0x4D04 R
SMMU_SSD_REG_833 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26656_26687 BIT[31:0]

SMMU_SSD_REG_834 ADDRESS 0x4D08 R
SMMU_SSD_REG_834 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26688_26719 BIT[31:0]

SMMU_SSD_REG_835 ADDRESS 0x4D0C R
SMMU_SSD_REG_835 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26720_26751 BIT[31:0]

SMMU_SSD_REG_836 ADDRESS 0x4D10 R
SMMU_SSD_REG_836 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26752_26783 BIT[31:0]

SMMU_SSD_REG_837 ADDRESS 0x4D14 R
SMMU_SSD_REG_837 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26784_26815 BIT[31:0]

SMMU_SSD_REG_838 ADDRESS 0x4D18 R
SMMU_SSD_REG_838 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26816_26847 BIT[31:0]

SMMU_SSD_REG_839 ADDRESS 0x4D1C R
SMMU_SSD_REG_839 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26848_26879 BIT[31:0]

SMMU_SSD_REG_840 ADDRESS 0x4D20 R
SMMU_SSD_REG_840 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26880_26911 BIT[31:0]

SMMU_SSD_REG_841 ADDRESS 0x4D24 R
SMMU_SSD_REG_841 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26912_26943 BIT[31:0]

SMMU_SSD_REG_842 ADDRESS 0x4D28 R
SMMU_SSD_REG_842 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26944_26975 BIT[31:0]

SMMU_SSD_REG_843 ADDRESS 0x4D2C R
SMMU_SSD_REG_843 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_26976_27007 BIT[31:0]

SMMU_SSD_REG_844 ADDRESS 0x4D30 R
SMMU_SSD_REG_844 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27008_27039 BIT[31:0]

SMMU_SSD_REG_845 ADDRESS 0x4D34 R
SMMU_SSD_REG_845 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27040_27071 BIT[31:0]

SMMU_SSD_REG_846 ADDRESS 0x4D38 R
SMMU_SSD_REG_846 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27072_27103 BIT[31:0]

SMMU_SSD_REG_847 ADDRESS 0x4D3C R
SMMU_SSD_REG_847 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27104_27135 BIT[31:0]

SMMU_SSD_REG_848 ADDRESS 0x4D40 R
SMMU_SSD_REG_848 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27136_27167 BIT[31:0]

SMMU_SSD_REG_849 ADDRESS 0x4D44 R
SMMU_SSD_REG_849 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27168_27199 BIT[31:0]

SMMU_SSD_REG_850 ADDRESS 0x4D48 R
SMMU_SSD_REG_850 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27200_27231 BIT[31:0]

SMMU_SSD_REG_851 ADDRESS 0x4D4C R
SMMU_SSD_REG_851 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27232_27263 BIT[31:0]

SMMU_SSD_REG_852 ADDRESS 0x4D50 R
SMMU_SSD_REG_852 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27264_27295 BIT[31:0]

SMMU_SSD_REG_853 ADDRESS 0x4D54 R
SMMU_SSD_REG_853 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27296_27327 BIT[31:0]

SMMU_SSD_REG_854 ADDRESS 0x4D58 R
SMMU_SSD_REG_854 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27328_27359 BIT[31:0]

SMMU_SSD_REG_855 ADDRESS 0x4D5C R
SMMU_SSD_REG_855 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27360_27391 BIT[31:0]

SMMU_SSD_REG_856 ADDRESS 0x4D60 R
SMMU_SSD_REG_856 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27392_27423 BIT[31:0]

SMMU_SSD_REG_857 ADDRESS 0x4D64 R
SMMU_SSD_REG_857 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27424_27455 BIT[31:0]

SMMU_SSD_REG_858 ADDRESS 0x4D68 R
SMMU_SSD_REG_858 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27456_27487 BIT[31:0]

SMMU_SSD_REG_859 ADDRESS 0x4D6C R
SMMU_SSD_REG_859 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27488_27519 BIT[31:0]

SMMU_SSD_REG_860 ADDRESS 0x4D70 R
SMMU_SSD_REG_860 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27520_27551 BIT[31:0]

SMMU_SSD_REG_861 ADDRESS 0x4D74 R
SMMU_SSD_REG_861 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27552_27583 BIT[31:0]

SMMU_SSD_REG_862 ADDRESS 0x4D78 R
SMMU_SSD_REG_862 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27584_27615 BIT[31:0]

SMMU_SSD_REG_863 ADDRESS 0x4D7C R
SMMU_SSD_REG_863 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27616_27647 BIT[31:0]

SMMU_SSD_REG_864 ADDRESS 0x4D80 R
SMMU_SSD_REG_864 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27648_27679 BIT[31:0]

SMMU_SSD_REG_865 ADDRESS 0x4D84 R
SMMU_SSD_REG_865 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27680_27711 BIT[31:0]

SMMU_SSD_REG_866 ADDRESS 0x4D88 R
SMMU_SSD_REG_866 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27712_27743 BIT[31:0]

SMMU_SSD_REG_867 ADDRESS 0x4D8C R
SMMU_SSD_REG_867 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27744_27775 BIT[31:0]

SMMU_SSD_REG_868 ADDRESS 0x4D90 R
SMMU_SSD_REG_868 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27776_27807 BIT[31:0]

SMMU_SSD_REG_869 ADDRESS 0x4D94 R
SMMU_SSD_REG_869 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27808_27839 BIT[31:0]

SMMU_SSD_REG_870 ADDRESS 0x4D98 R
SMMU_SSD_REG_870 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27840_27871 BIT[31:0]

SMMU_SSD_REG_871 ADDRESS 0x4D9C R
SMMU_SSD_REG_871 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27872_27903 BIT[31:0]

SMMU_SSD_REG_872 ADDRESS 0x4DA0 R
SMMU_SSD_REG_872 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27904_27935 BIT[31:0]

SMMU_SSD_REG_873 ADDRESS 0x4DA4 R
SMMU_SSD_REG_873 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27936_27967 BIT[31:0]

SMMU_SSD_REG_874 ADDRESS 0x4DA8 R
SMMU_SSD_REG_874 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_27968_27999 BIT[31:0]

SMMU_SSD_REG_875 ADDRESS 0x4DAC R
SMMU_SSD_REG_875 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28000_28031 BIT[31:0]

SMMU_SSD_REG_876 ADDRESS 0x4DB0 R
SMMU_SSD_REG_876 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28032_28063 BIT[31:0]

SMMU_SSD_REG_877 ADDRESS 0x4DB4 R
SMMU_SSD_REG_877 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28064_28095 BIT[31:0]

SMMU_SSD_REG_878 ADDRESS 0x4DB8 R
SMMU_SSD_REG_878 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28096_28127 BIT[31:0]

SMMU_SSD_REG_879 ADDRESS 0x4DBC R
SMMU_SSD_REG_879 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28128_28159 BIT[31:0]

SMMU_SSD_REG_880 ADDRESS 0x4DC0 R
SMMU_SSD_REG_880 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28160_28191 BIT[31:0]

SMMU_SSD_REG_881 ADDRESS 0x4DC4 R
SMMU_SSD_REG_881 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28192_28223 BIT[31:0]

SMMU_SSD_REG_882 ADDRESS 0x4DC8 R
SMMU_SSD_REG_882 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28224_28255 BIT[31:0]

SMMU_SSD_REG_883 ADDRESS 0x4DCC R
SMMU_SSD_REG_883 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28256_28287 BIT[31:0]

SMMU_SSD_REG_884 ADDRESS 0x4DD0 R
SMMU_SSD_REG_884 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28288_28319 BIT[31:0]

SMMU_SSD_REG_885 ADDRESS 0x4DD4 R
SMMU_SSD_REG_885 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28320_28351 BIT[31:0]

SMMU_SSD_REG_886 ADDRESS 0x4DD8 R
SMMU_SSD_REG_886 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28352_28383 BIT[31:0]

SMMU_SSD_REG_887 ADDRESS 0x4DDC R
SMMU_SSD_REG_887 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28384_28415 BIT[31:0]

SMMU_SSD_REG_888 ADDRESS 0x4DE0 R
SMMU_SSD_REG_888 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28416_28447 BIT[31:0]

SMMU_SSD_REG_889 ADDRESS 0x4DE4 R
SMMU_SSD_REG_889 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28448_28479 BIT[31:0]

SMMU_SSD_REG_890 ADDRESS 0x4DE8 R
SMMU_SSD_REG_890 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28480_28511 BIT[31:0]

SMMU_SSD_REG_891 ADDRESS 0x4DEC R
SMMU_SSD_REG_891 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28512_28543 BIT[31:0]

SMMU_SSD_REG_892 ADDRESS 0x4DF0 R
SMMU_SSD_REG_892 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28544_28575 BIT[31:0]

SMMU_SSD_REG_893 ADDRESS 0x4DF4 R
SMMU_SSD_REG_893 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28576_28607 BIT[31:0]

SMMU_SSD_REG_894 ADDRESS 0x4DF8 R
SMMU_SSD_REG_894 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28608_28639 BIT[31:0]

SMMU_SSD_REG_895 ADDRESS 0x4DFC R
SMMU_SSD_REG_895 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28640_28671 BIT[31:0]

SMMU_SSD_REG_896 ADDRESS 0x4E00 R
SMMU_SSD_REG_896 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28672_28703 BIT[31:0]

SMMU_SSD_REG_897 ADDRESS 0x4E04 R
SMMU_SSD_REG_897 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28704_28735 BIT[31:0]

SMMU_SSD_REG_898 ADDRESS 0x4E08 R
SMMU_SSD_REG_898 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28736_28767 BIT[31:0]

SMMU_SSD_REG_899 ADDRESS 0x4E0C R
SMMU_SSD_REG_899 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28768_28799 BIT[31:0]

SMMU_SSD_REG_900 ADDRESS 0x4E10 R
SMMU_SSD_REG_900 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28800_28831 BIT[31:0]

SMMU_SSD_REG_901 ADDRESS 0x4E14 R
SMMU_SSD_REG_901 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28832_28863 BIT[31:0]

SMMU_SSD_REG_902 ADDRESS 0x4E18 R
SMMU_SSD_REG_902 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28864_28895 BIT[31:0]

SMMU_SSD_REG_903 ADDRESS 0x4E1C R
SMMU_SSD_REG_903 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28896_28927 BIT[31:0]

SMMU_SSD_REG_904 ADDRESS 0x4E20 R
SMMU_SSD_REG_904 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28928_28959 BIT[31:0]

SMMU_SSD_REG_905 ADDRESS 0x4E24 R
SMMU_SSD_REG_905 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28960_28991 BIT[31:0]

SMMU_SSD_REG_906 ADDRESS 0x4E28 R
SMMU_SSD_REG_906 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_28992_29023 BIT[31:0]

SMMU_SSD_REG_907 ADDRESS 0x4E2C R
SMMU_SSD_REG_907 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29024_29055 BIT[31:0]

SMMU_SSD_REG_908 ADDRESS 0x4E30 R
SMMU_SSD_REG_908 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29056_29087 BIT[31:0]

SMMU_SSD_REG_909 ADDRESS 0x4E34 R
SMMU_SSD_REG_909 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29088_29119 BIT[31:0]

SMMU_SSD_REG_910 ADDRESS 0x4E38 R
SMMU_SSD_REG_910 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29120_29151 BIT[31:0]

SMMU_SSD_REG_911 ADDRESS 0x4E3C R
SMMU_SSD_REG_911 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29152_29183 BIT[31:0]

SMMU_SSD_REG_912 ADDRESS 0x4E40 R
SMMU_SSD_REG_912 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29184_29215 BIT[31:0]

SMMU_SSD_REG_913 ADDRESS 0x4E44 R
SMMU_SSD_REG_913 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29216_29247 BIT[31:0]

SMMU_SSD_REG_914 ADDRESS 0x4E48 R
SMMU_SSD_REG_914 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29248_29279 BIT[31:0]

SMMU_SSD_REG_915 ADDRESS 0x4E4C R
SMMU_SSD_REG_915 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29280_29311 BIT[31:0]

SMMU_SSD_REG_916 ADDRESS 0x4E50 R
SMMU_SSD_REG_916 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29312_29343 BIT[31:0]

SMMU_SSD_REG_917 ADDRESS 0x4E54 R
SMMU_SSD_REG_917 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29344_29375 BIT[31:0]

SMMU_SSD_REG_918 ADDRESS 0x4E58 R
SMMU_SSD_REG_918 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29376_29407 BIT[31:0]

SMMU_SSD_REG_919 ADDRESS 0x4E5C R
SMMU_SSD_REG_919 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29408_29439 BIT[31:0]

SMMU_SSD_REG_920 ADDRESS 0x4E60 R
SMMU_SSD_REG_920 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29440_29471 BIT[31:0]

SMMU_SSD_REG_921 ADDRESS 0x4E64 R
SMMU_SSD_REG_921 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29472_29503 BIT[31:0]

SMMU_SSD_REG_922 ADDRESS 0x4E68 R
SMMU_SSD_REG_922 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29504_29535 BIT[31:0]

SMMU_SSD_REG_923 ADDRESS 0x4E6C R
SMMU_SSD_REG_923 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29536_29567 BIT[31:0]

SMMU_SSD_REG_924 ADDRESS 0x4E70 R
SMMU_SSD_REG_924 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29568_29599 BIT[31:0]

SMMU_SSD_REG_925 ADDRESS 0x4E74 R
SMMU_SSD_REG_925 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29600_29631 BIT[31:0]

SMMU_SSD_REG_926 ADDRESS 0x4E78 R
SMMU_SSD_REG_926 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29632_29663 BIT[31:0]

SMMU_SSD_REG_927 ADDRESS 0x4E7C R
SMMU_SSD_REG_927 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29664_29695 BIT[31:0]

SMMU_SSD_REG_928 ADDRESS 0x4E80 R
SMMU_SSD_REG_928 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29696_29727 BIT[31:0]

SMMU_SSD_REG_929 ADDRESS 0x4E84 R
SMMU_SSD_REG_929 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29728_29759 BIT[31:0]

SMMU_SSD_REG_930 ADDRESS 0x4E88 R
SMMU_SSD_REG_930 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29760_29791 BIT[31:0]

SMMU_SSD_REG_931 ADDRESS 0x4E8C R
SMMU_SSD_REG_931 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29792_29823 BIT[31:0]

SMMU_SSD_REG_932 ADDRESS 0x4E90 R
SMMU_SSD_REG_932 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29824_29855 BIT[31:0]

SMMU_SSD_REG_933 ADDRESS 0x4E94 R
SMMU_SSD_REG_933 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29856_29887 BIT[31:0]

SMMU_SSD_REG_934 ADDRESS 0x4E98 R
SMMU_SSD_REG_934 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29888_29919 BIT[31:0]

SMMU_SSD_REG_935 ADDRESS 0x4E9C R
SMMU_SSD_REG_935 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29920_29951 BIT[31:0]

SMMU_SSD_REG_936 ADDRESS 0x4EA0 R
SMMU_SSD_REG_936 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29952_29983 BIT[31:0]

SMMU_SSD_REG_937 ADDRESS 0x4EA4 R
SMMU_SSD_REG_937 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_29984_30015 BIT[31:0]

SMMU_SSD_REG_938 ADDRESS 0x4EA8 R
SMMU_SSD_REG_938 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30016_30047 BIT[31:0]

SMMU_SSD_REG_939 ADDRESS 0x4EAC R
SMMU_SSD_REG_939 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30048_30079 BIT[31:0]

SMMU_SSD_REG_940 ADDRESS 0x4EB0 R
SMMU_SSD_REG_940 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30080_30111 BIT[31:0]

SMMU_SSD_REG_941 ADDRESS 0x4EB4 R
SMMU_SSD_REG_941 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30112_30143 BIT[31:0]

SMMU_SSD_REG_942 ADDRESS 0x4EB8 R
SMMU_SSD_REG_942 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30144_30175 BIT[31:0]

SMMU_SSD_REG_943 ADDRESS 0x4EBC R
SMMU_SSD_REG_943 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30176_30207 BIT[31:0]

SMMU_SSD_REG_944 ADDRESS 0x4EC0 R
SMMU_SSD_REG_944 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30208_30239 BIT[31:0]

SMMU_SSD_REG_945 ADDRESS 0x4EC4 R
SMMU_SSD_REG_945 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30240_30271 BIT[31:0]

SMMU_SSD_REG_946 ADDRESS 0x4EC8 R
SMMU_SSD_REG_946 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30272_30303 BIT[31:0]

SMMU_SSD_REG_947 ADDRESS 0x4ECC R
SMMU_SSD_REG_947 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30304_30335 BIT[31:0]

SMMU_SSD_REG_948 ADDRESS 0x4ED0 R
SMMU_SSD_REG_948 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30336_30367 BIT[31:0]

SMMU_SSD_REG_949 ADDRESS 0x4ED4 R
SMMU_SSD_REG_949 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30368_30399 BIT[31:0]

SMMU_SSD_REG_950 ADDRESS 0x4ED8 R
SMMU_SSD_REG_950 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30400_30431 BIT[31:0]

SMMU_SSD_REG_951 ADDRESS 0x4EDC R
SMMU_SSD_REG_951 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30432_30463 BIT[31:0]

SMMU_SSD_REG_952 ADDRESS 0x4EE0 R
SMMU_SSD_REG_952 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30464_30495 BIT[31:0]

SMMU_SSD_REG_953 ADDRESS 0x4EE4 R
SMMU_SSD_REG_953 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30496_30527 BIT[31:0]

SMMU_SSD_REG_954 ADDRESS 0x4EE8 R
SMMU_SSD_REG_954 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30528_30559 BIT[31:0]

SMMU_SSD_REG_955 ADDRESS 0x4EEC R
SMMU_SSD_REG_955 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30560_30591 BIT[31:0]

SMMU_SSD_REG_956 ADDRESS 0x4EF0 R
SMMU_SSD_REG_956 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30592_30623 BIT[31:0]

SMMU_SSD_REG_957 ADDRESS 0x4EF4 R
SMMU_SSD_REG_957 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30624_30655 BIT[31:0]

SMMU_SSD_REG_958 ADDRESS 0x4EF8 R
SMMU_SSD_REG_958 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30656_30687 BIT[31:0]

SMMU_SSD_REG_959 ADDRESS 0x4EFC R
SMMU_SSD_REG_959 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30688_30719 BIT[31:0]

SMMU_SSD_REG_960 ADDRESS 0x4F00 R
SMMU_SSD_REG_960 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30720_30751 BIT[31:0]

SMMU_SSD_REG_961 ADDRESS 0x4F04 R
SMMU_SSD_REG_961 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30752_30783 BIT[31:0]

SMMU_SSD_REG_962 ADDRESS 0x4F08 R
SMMU_SSD_REG_962 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30784_30815 BIT[31:0]

SMMU_SSD_REG_963 ADDRESS 0x4F0C R
SMMU_SSD_REG_963 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30816_30847 BIT[31:0]

SMMU_SSD_REG_964 ADDRESS 0x4F10 R
SMMU_SSD_REG_964 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30848_30879 BIT[31:0]

SMMU_SSD_REG_965 ADDRESS 0x4F14 R
SMMU_SSD_REG_965 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30880_30911 BIT[31:0]

SMMU_SSD_REG_966 ADDRESS 0x4F18 R
SMMU_SSD_REG_966 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30912_30943 BIT[31:0]

SMMU_SSD_REG_967 ADDRESS 0x4F1C R
SMMU_SSD_REG_967 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30944_30975 BIT[31:0]

SMMU_SSD_REG_968 ADDRESS 0x4F20 R
SMMU_SSD_REG_968 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_30976_31007 BIT[31:0]

SMMU_SSD_REG_969 ADDRESS 0x4F24 R
SMMU_SSD_REG_969 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31008_31039 BIT[31:0]

SMMU_SSD_REG_970 ADDRESS 0x4F28 R
SMMU_SSD_REG_970 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31040_31071 BIT[31:0]

SMMU_SSD_REG_971 ADDRESS 0x4F2C R
SMMU_SSD_REG_971 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31072_31103 BIT[31:0]

SMMU_SSD_REG_972 ADDRESS 0x4F30 R
SMMU_SSD_REG_972 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31104_31135 BIT[31:0]

SMMU_SSD_REG_973 ADDRESS 0x4F34 R
SMMU_SSD_REG_973 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31136_31167 BIT[31:0]

SMMU_SSD_REG_974 ADDRESS 0x4F38 R
SMMU_SSD_REG_974 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31168_31199 BIT[31:0]

SMMU_SSD_REG_975 ADDRESS 0x4F3C R
SMMU_SSD_REG_975 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31200_31231 BIT[31:0]

SMMU_SSD_REG_976 ADDRESS 0x4F40 R
SMMU_SSD_REG_976 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31232_31263 BIT[31:0]

SMMU_SSD_REG_977 ADDRESS 0x4F44 R
SMMU_SSD_REG_977 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31264_31295 BIT[31:0]

SMMU_SSD_REG_978 ADDRESS 0x4F48 R
SMMU_SSD_REG_978 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31296_31327 BIT[31:0]

SMMU_SSD_REG_979 ADDRESS 0x4F4C R
SMMU_SSD_REG_979 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31328_31359 BIT[31:0]

SMMU_SSD_REG_980 ADDRESS 0x4F50 R
SMMU_SSD_REG_980 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31360_31391 BIT[31:0]

SMMU_SSD_REG_981 ADDRESS 0x4F54 R
SMMU_SSD_REG_981 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31392_31423 BIT[31:0]

SMMU_SSD_REG_982 ADDRESS 0x4F58 R
SMMU_SSD_REG_982 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31424_31455 BIT[31:0]

SMMU_SSD_REG_983 ADDRESS 0x4F5C R
SMMU_SSD_REG_983 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31456_31487 BIT[31:0]

SMMU_SSD_REG_984 ADDRESS 0x4F60 R
SMMU_SSD_REG_984 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31488_31519 BIT[31:0]

SMMU_SSD_REG_985 ADDRESS 0x4F64 R
SMMU_SSD_REG_985 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31520_31551 BIT[31:0]

SMMU_SSD_REG_986 ADDRESS 0x4F68 R
SMMU_SSD_REG_986 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31552_31583 BIT[31:0]

SMMU_SSD_REG_987 ADDRESS 0x4F6C R
SMMU_SSD_REG_987 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31584_31615 BIT[31:0]

SMMU_SSD_REG_988 ADDRESS 0x4F70 R
SMMU_SSD_REG_988 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31616_31647 BIT[31:0]

SMMU_SSD_REG_989 ADDRESS 0x4F74 R
SMMU_SSD_REG_989 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31648_31679 BIT[31:0]

SMMU_SSD_REG_990 ADDRESS 0x4F78 R
SMMU_SSD_REG_990 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31680_31711 BIT[31:0]

SMMU_SSD_REG_991 ADDRESS 0x4F7C R
SMMU_SSD_REG_991 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31712_31743 BIT[31:0]

SMMU_SSD_REG_992 ADDRESS 0x4F80 R
SMMU_SSD_REG_992 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31744_31775 BIT[31:0]

SMMU_SSD_REG_993 ADDRESS 0x4F84 R
SMMU_SSD_REG_993 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31776_31807 BIT[31:0]

SMMU_SSD_REG_994 ADDRESS 0x4F88 R
SMMU_SSD_REG_994 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31808_31839 BIT[31:0]

SMMU_SSD_REG_995 ADDRESS 0x4F8C R
SMMU_SSD_REG_995 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31840_31871 BIT[31:0]

SMMU_SSD_REG_996 ADDRESS 0x4F90 R
SMMU_SSD_REG_996 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31872_31903 BIT[31:0]

SMMU_SSD_REG_997 ADDRESS 0x4F94 R
SMMU_SSD_REG_997 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31904_31935 BIT[31:0]

SMMU_SSD_REG_998 ADDRESS 0x4F98 R
SMMU_SSD_REG_998 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31936_31967 BIT[31:0]

SMMU_SSD_REG_999 ADDRESS 0x4F9C R
SMMU_SSD_REG_999 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_31968_31999 BIT[31:0]

SMMU_SSD_REG_1000 ADDRESS 0x4FA0 R
SMMU_SSD_REG_1000 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32000_32031 BIT[31:0]

SMMU_SSD_REG_1001 ADDRESS 0x4FA4 R
SMMU_SSD_REG_1001 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32032_32063 BIT[31:0]

SMMU_SSD_REG_1002 ADDRESS 0x4FA8 R
SMMU_SSD_REG_1002 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32064_32095 BIT[31:0]

SMMU_SSD_REG_1003 ADDRESS 0x4FAC R
SMMU_SSD_REG_1003 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32096_32127 BIT[31:0]

SMMU_SSD_REG_1004 ADDRESS 0x4FB0 R
SMMU_SSD_REG_1004 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32128_32159 BIT[31:0]

SMMU_SSD_REG_1005 ADDRESS 0x4FB4 R
SMMU_SSD_REG_1005 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32160_32191 BIT[31:0]

SMMU_SSD_REG_1006 ADDRESS 0x4FB8 R
SMMU_SSD_REG_1006 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32192_32223 BIT[31:0]

SMMU_SSD_REG_1007 ADDRESS 0x4FBC R
SMMU_SSD_REG_1007 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32224_32255 BIT[31:0]

SMMU_SSD_REG_1008 ADDRESS 0x4FC0 R
SMMU_SSD_REG_1008 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32256_32287 BIT[31:0]

SMMU_SSD_REG_1009 ADDRESS 0x4FC4 R
SMMU_SSD_REG_1009 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32288_32319 BIT[31:0]

SMMU_SSD_REG_1010 ADDRESS 0x4FC8 R
SMMU_SSD_REG_1010 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32320_32351 BIT[31:0]

SMMU_SSD_REG_1011 ADDRESS 0x4FCC R
SMMU_SSD_REG_1011 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32352_32383 BIT[31:0]

SMMU_SSD_REG_1012 ADDRESS 0x4FD0 R
SMMU_SSD_REG_1012 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32384_32415 BIT[31:0]

SMMU_SSD_REG_1013 ADDRESS 0x4FD4 R
SMMU_SSD_REG_1013 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32416_32447 BIT[31:0]

SMMU_SSD_REG_1014 ADDRESS 0x4FD8 R
SMMU_SSD_REG_1014 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32448_32479 BIT[31:0]

SMMU_SSD_REG_1015 ADDRESS 0x4FDC R
SMMU_SSD_REG_1015 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32480_32511 BIT[31:0]

SMMU_SSD_REG_1016 ADDRESS 0x4FE0 R
SMMU_SSD_REG_1016 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32512_32543 BIT[31:0]

SMMU_SSD_REG_1017 ADDRESS 0x4FE4 R
SMMU_SSD_REG_1017 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32544_32575 BIT[31:0]

SMMU_SSD_REG_1018 ADDRESS 0x4FE8 R
SMMU_SSD_REG_1018 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32576_32607 BIT[31:0]

SMMU_SSD_REG_1019 ADDRESS 0x4FEC R
SMMU_SSD_REG_1019 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32608_32639 BIT[31:0]

SMMU_SSD_REG_1020 ADDRESS 0x4FF0 R
SMMU_SSD_REG_1020 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32640_32671 BIT[31:0]

SMMU_SSD_REG_1021 ADDRESS 0x4FF4 R
SMMU_SSD_REG_1021 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32672_32703 BIT[31:0]

SMMU_SSD_REG_1022 ADDRESS 0x4FF8 R
SMMU_SSD_REG_1022 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32704_32735 BIT[31:0]

SMMU_SSD_REG_1023 ADDRESS 0x4FFC R
SMMU_SSD_REG_1023 RESET_VALUE 0xFFFFFFFF
        SSD_INDEX_32736_32767 BIT[31:0]

SMMU_CB0_SCTLR ADDRESS 0x10000 RW
--PRAGMA BANKED secure
SMMU_CB0_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB1_SCTLR ADDRESS 0x11000 RW
--PRAGMA BANKED secure
SMMU_CB1_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB2_SCTLR ADDRESS 0x12000 RW
--PRAGMA BANKED secure
SMMU_CB2_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB3_SCTLR ADDRESS 0x13000 RW
--PRAGMA BANKED secure
SMMU_CB3_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB4_SCTLR ADDRESS 0x14000 RW
--PRAGMA BANKED secure
SMMU_CB4_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB5_SCTLR ADDRESS 0x15000 RW
--PRAGMA BANKED secure
SMMU_CB5_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB6_SCTLR ADDRESS 0x16000 RW
--PRAGMA BANKED secure
SMMU_CB6_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB7_SCTLR ADDRESS 0x17000 RW
--PRAGMA BANKED secure
SMMU_CB7_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB8_SCTLR ADDRESS 0x18000 RW
--PRAGMA BANKED secure
SMMU_CB8_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB9_SCTLR ADDRESS 0x19000 RW
--PRAGMA BANKED secure
SMMU_CB9_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB10_SCTLR ADDRESS 0x1A000 RW
--PRAGMA BANKED secure
SMMU_CB10_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB11_SCTLR ADDRESS 0x1B000 RW
--PRAGMA BANKED secure
SMMU_CB11_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB12_SCTLR ADDRESS 0x1C000 RW
--PRAGMA BANKED secure
SMMU_CB12_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB13_SCTLR ADDRESS 0x1D000 RW
--PRAGMA BANKED secure
SMMU_CB13_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB14_SCTLR ADDRESS 0x1E000 RW
--PRAGMA BANKED secure
SMMU_CB14_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB15_SCTLR ADDRESS 0x1F000 RW
--PRAGMA BANKED secure
SMMU_CB15_SCTLR RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB0_ACTLR ADDRESS 0x10004 RW
--PRAGMA BANKED secure
SMMU_CB0_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB1_ACTLR ADDRESS 0x11004 RW
--PRAGMA BANKED secure
SMMU_CB1_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB2_ACTLR ADDRESS 0x12004 RW
--PRAGMA BANKED secure
SMMU_CB2_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB3_ACTLR ADDRESS 0x13004 RW
--PRAGMA BANKED secure
SMMU_CB3_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB4_ACTLR ADDRESS 0x14004 RW
--PRAGMA BANKED secure
SMMU_CB4_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB5_ACTLR ADDRESS 0x15004 RW
--PRAGMA BANKED secure
SMMU_CB5_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB6_ACTLR ADDRESS 0x16004 RW
--PRAGMA BANKED secure
SMMU_CB6_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB7_ACTLR ADDRESS 0x17004 RW
--PRAGMA BANKED secure
SMMU_CB7_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB8_ACTLR ADDRESS 0x18004 RW
--PRAGMA BANKED secure
SMMU_CB8_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB9_ACTLR ADDRESS 0x19004 RW
--PRAGMA BANKED secure
SMMU_CB9_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB10_ACTLR ADDRESS 0x1A004 RW
--PRAGMA BANKED secure
SMMU_CB10_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB11_ACTLR ADDRESS 0x1B004 RW
--PRAGMA BANKED secure
SMMU_CB11_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB12_ACTLR ADDRESS 0x1C004 RW
--PRAGMA BANKED secure
SMMU_CB12_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB13_ACTLR ADDRESS 0x1D004 RW
--PRAGMA BANKED secure
SMMU_CB13_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB14_ACTLR ADDRESS 0x1E004 RW
--PRAGMA BANKED secure
SMMU_CB14_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB15_ACTLR ADDRESS 0x1F004 RW
--PRAGMA BANKED secure
SMMU_CB15_ACTLR RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB0_RESUME ADDRESS 0x10008 W
--PRAGMA BANKED secure
SMMU_CB0_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB1_RESUME ADDRESS 0x11008 W
--PRAGMA BANKED secure
SMMU_CB1_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB2_RESUME ADDRESS 0x12008 W
--PRAGMA BANKED secure
SMMU_CB2_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB3_RESUME ADDRESS 0x13008 W
--PRAGMA BANKED secure
SMMU_CB3_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB4_RESUME ADDRESS 0x14008 W
--PRAGMA BANKED secure
SMMU_CB4_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB5_RESUME ADDRESS 0x15008 W
--PRAGMA BANKED secure
SMMU_CB5_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB6_RESUME ADDRESS 0x16008 W
--PRAGMA BANKED secure
SMMU_CB6_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB7_RESUME ADDRESS 0x17008 W
--PRAGMA BANKED secure
SMMU_CB7_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB8_RESUME ADDRESS 0x18008 W
--PRAGMA BANKED secure
SMMU_CB8_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB9_RESUME ADDRESS 0x19008 W
--PRAGMA BANKED secure
SMMU_CB9_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB10_RESUME ADDRESS 0x1A008 W
--PRAGMA BANKED secure
SMMU_CB10_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB11_RESUME ADDRESS 0x1B008 W
--PRAGMA BANKED secure
SMMU_CB11_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB12_RESUME ADDRESS 0x1C008 W
--PRAGMA BANKED secure
SMMU_CB12_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB13_RESUME ADDRESS 0x1D008 W
--PRAGMA BANKED secure
SMMU_CB13_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB14_RESUME ADDRESS 0x1E008 W
--PRAGMA BANKED secure
SMMU_CB14_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB15_RESUME ADDRESS 0x1F008 W
--PRAGMA BANKED secure
SMMU_CB15_RESUME RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB0_TCR2 ADDRESS 0x10010 RW
--PRAGMA BANKED secure
SMMU_CB0_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB1_TCR2 ADDRESS 0x11010 RW
--PRAGMA BANKED secure
SMMU_CB1_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB2_TCR2 ADDRESS 0x12010 RW
--PRAGMA BANKED secure
SMMU_CB2_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB3_TCR2 ADDRESS 0x13010 RW
--PRAGMA BANKED secure
SMMU_CB3_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB4_TCR2 ADDRESS 0x14010 RW
--PRAGMA BANKED secure
SMMU_CB4_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB5_TCR2 ADDRESS 0x15010 RW
--PRAGMA BANKED secure
SMMU_CB5_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB6_TCR2 ADDRESS 0x16010 RW
--PRAGMA BANKED secure
SMMU_CB6_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB7_TCR2 ADDRESS 0x17010 RW
--PRAGMA BANKED secure
SMMU_CB7_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB8_TCR2 ADDRESS 0x18010 RW
--PRAGMA BANKED secure
SMMU_CB8_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB9_TCR2 ADDRESS 0x19010 RW
--PRAGMA BANKED secure
SMMU_CB9_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB10_TCR2 ADDRESS 0x1A010 RW
--PRAGMA BANKED secure
SMMU_CB10_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB11_TCR2 ADDRESS 0x1B010 RW
--PRAGMA BANKED secure
SMMU_CB11_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB12_TCR2 ADDRESS 0x1C010 RW
--PRAGMA BANKED secure
SMMU_CB12_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB13_TCR2 ADDRESS 0x1D010 RW
--PRAGMA BANKED secure
SMMU_CB13_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB14_TCR2 ADDRESS 0x1E010 RW
--PRAGMA BANKED secure
SMMU_CB14_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB15_TCR2 ADDRESS 0x1F010 RW
--PRAGMA BANKED secure
SMMU_CB15_TCR2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB0_TTBR0_LOW ADDRESS 0x10020 RW
--PRAGMA BANKED secure
SMMU_CB0_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB1_TTBR0_LOW ADDRESS 0x11020 RW
--PRAGMA BANKED secure
SMMU_CB1_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB2_TTBR0_LOW ADDRESS 0x12020 RW
--PRAGMA BANKED secure
SMMU_CB2_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB3_TTBR0_LOW ADDRESS 0x13020 RW
--PRAGMA BANKED secure
SMMU_CB3_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB4_TTBR0_LOW ADDRESS 0x14020 RW
--PRAGMA BANKED secure
SMMU_CB4_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB5_TTBR0_LOW ADDRESS 0x15020 RW
--PRAGMA BANKED secure
SMMU_CB5_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB6_TTBR0_LOW ADDRESS 0x16020 RW
--PRAGMA BANKED secure
SMMU_CB6_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB7_TTBR0_LOW ADDRESS 0x17020 RW
--PRAGMA BANKED secure
SMMU_CB7_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB8_TTBR0_LOW ADDRESS 0x18020 RW
--PRAGMA BANKED secure
SMMU_CB8_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB9_TTBR0_LOW ADDRESS 0x19020 RW
--PRAGMA BANKED secure
SMMU_CB9_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB10_TTBR0_LOW ADDRESS 0x1A020 RW
--PRAGMA BANKED secure
SMMU_CB10_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB11_TTBR0_LOW ADDRESS 0x1B020 RW
--PRAGMA BANKED secure
SMMU_CB11_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB12_TTBR0_LOW ADDRESS 0x1C020 RW
--PRAGMA BANKED secure
SMMU_CB12_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB13_TTBR0_LOW ADDRESS 0x1D020 RW
--PRAGMA BANKED secure
SMMU_CB13_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB14_TTBR0_LOW ADDRESS 0x1E020 RW
--PRAGMA BANKED secure
SMMU_CB14_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB15_TTBR0_LOW ADDRESS 0x1F020 RW
--PRAGMA BANKED secure
SMMU_CB15_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB0_TTBR0_HIGH ADDRESS 0x10024 RW
--PRAGMA BANKED secure
SMMU_CB0_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB1_TTBR0_HIGH ADDRESS 0x11024 RW
--PRAGMA BANKED secure
SMMU_CB1_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB2_TTBR0_HIGH ADDRESS 0x12024 RW
--PRAGMA BANKED secure
SMMU_CB2_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB3_TTBR0_HIGH ADDRESS 0x13024 RW
--PRAGMA BANKED secure
SMMU_CB3_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB4_TTBR0_HIGH ADDRESS 0x14024 RW
--PRAGMA BANKED secure
SMMU_CB4_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB5_TTBR0_HIGH ADDRESS 0x15024 RW
--PRAGMA BANKED secure
SMMU_CB5_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB6_TTBR0_HIGH ADDRESS 0x16024 RW
--PRAGMA BANKED secure
SMMU_CB6_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB7_TTBR0_HIGH ADDRESS 0x17024 RW
--PRAGMA BANKED secure
SMMU_CB7_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB8_TTBR0_HIGH ADDRESS 0x18024 RW
--PRAGMA BANKED secure
SMMU_CB8_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB9_TTBR0_HIGH ADDRESS 0x19024 RW
--PRAGMA BANKED secure
SMMU_CB9_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB10_TTBR0_HIGH ADDRESS 0x1A024 RW
--PRAGMA BANKED secure
SMMU_CB10_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB11_TTBR0_HIGH ADDRESS 0x1B024 RW
--PRAGMA BANKED secure
SMMU_CB11_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB12_TTBR0_HIGH ADDRESS 0x1C024 RW
--PRAGMA BANKED secure
SMMU_CB12_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB13_TTBR0_HIGH ADDRESS 0x1D024 RW
--PRAGMA BANKED secure
SMMU_CB13_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB14_TTBR0_HIGH ADDRESS 0x1E024 RW
--PRAGMA BANKED secure
SMMU_CB14_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB15_TTBR0_HIGH ADDRESS 0x1F024 RW
--PRAGMA BANKED secure
SMMU_CB15_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB0_TTBR1_LOW ADDRESS 0x10028 RW
--PRAGMA BANKED secure
SMMU_CB0_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB1_TTBR1_LOW ADDRESS 0x11028 RW
--PRAGMA BANKED secure
SMMU_CB1_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB2_TTBR1_LOW ADDRESS 0x12028 RW
--PRAGMA BANKED secure
SMMU_CB2_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB3_TTBR1_LOW ADDRESS 0x13028 RW
--PRAGMA BANKED secure
SMMU_CB3_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB4_TTBR1_LOW ADDRESS 0x14028 RW
--PRAGMA BANKED secure
SMMU_CB4_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB5_TTBR1_LOW ADDRESS 0x15028 RW
--PRAGMA BANKED secure
SMMU_CB5_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB6_TTBR1_LOW ADDRESS 0x16028 RW
--PRAGMA BANKED secure
SMMU_CB6_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB7_TTBR1_LOW ADDRESS 0x17028 RW
--PRAGMA BANKED secure
SMMU_CB7_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB8_TTBR1_LOW ADDRESS 0x18028 RW
--PRAGMA BANKED secure
SMMU_CB8_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB9_TTBR1_LOW ADDRESS 0x19028 RW
--PRAGMA BANKED secure
SMMU_CB9_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB10_TTBR1_LOW ADDRESS 0x1A028 RW
--PRAGMA BANKED secure
SMMU_CB10_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB11_TTBR1_LOW ADDRESS 0x1B028 RW
--PRAGMA BANKED secure
SMMU_CB11_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB12_TTBR1_LOW ADDRESS 0x1C028 RW
--PRAGMA BANKED secure
SMMU_CB12_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB13_TTBR1_LOW ADDRESS 0x1D028 RW
--PRAGMA BANKED secure
SMMU_CB13_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB14_TTBR1_LOW ADDRESS 0x1E028 RW
--PRAGMA BANKED secure
SMMU_CB14_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB15_TTBR1_LOW ADDRESS 0x1F028 RW
--PRAGMA BANKED secure
SMMU_CB15_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB0_TTBR1_HIGH ADDRESS 0x1002C RW
--PRAGMA BANKED secure
SMMU_CB0_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB1_TTBR1_HIGH ADDRESS 0x1102C RW
--PRAGMA BANKED secure
SMMU_CB1_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB2_TTBR1_HIGH ADDRESS 0x1202C RW
--PRAGMA BANKED secure
SMMU_CB2_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB3_TTBR1_HIGH ADDRESS 0x1302C RW
--PRAGMA BANKED secure
SMMU_CB3_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB4_TTBR1_HIGH ADDRESS 0x1402C RW
--PRAGMA BANKED secure
SMMU_CB4_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB5_TTBR1_HIGH ADDRESS 0x1502C RW
--PRAGMA BANKED secure
SMMU_CB5_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB6_TTBR1_HIGH ADDRESS 0x1602C RW
--PRAGMA BANKED secure
SMMU_CB6_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB7_TTBR1_HIGH ADDRESS 0x1702C RW
--PRAGMA BANKED secure
SMMU_CB7_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB8_TTBR1_HIGH ADDRESS 0x1802C RW
--PRAGMA BANKED secure
SMMU_CB8_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB9_TTBR1_HIGH ADDRESS 0x1902C RW
--PRAGMA BANKED secure
SMMU_CB9_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB10_TTBR1_HIGH ADDRESS 0x1A02C RW
--PRAGMA BANKED secure
SMMU_CB10_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB11_TTBR1_HIGH ADDRESS 0x1B02C RW
--PRAGMA BANKED secure
SMMU_CB11_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB12_TTBR1_HIGH ADDRESS 0x1C02C RW
--PRAGMA BANKED secure
SMMU_CB12_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB13_TTBR1_HIGH ADDRESS 0x1D02C RW
--PRAGMA BANKED secure
SMMU_CB13_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB14_TTBR1_HIGH ADDRESS 0x1E02C RW
--PRAGMA BANKED secure
SMMU_CB14_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB15_TTBR1_HIGH ADDRESS 0x1F02C RW
--PRAGMA BANKED secure
SMMU_CB15_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB0_TCR_LPAE ADDRESS 0x10030 RW
--PRAGMA BANKED secure
SMMU_CB0_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB1_TCR_LPAE ADDRESS 0x11030 RW
--PRAGMA BANKED secure
SMMU_CB1_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB2_TCR_LPAE ADDRESS 0x12030 RW
--PRAGMA BANKED secure
SMMU_CB2_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB3_TCR_LPAE ADDRESS 0x13030 RW
--PRAGMA BANKED secure
SMMU_CB3_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB4_TCR_LPAE ADDRESS 0x14030 RW
--PRAGMA BANKED secure
SMMU_CB4_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB5_TCR_LPAE ADDRESS 0x15030 RW
--PRAGMA BANKED secure
SMMU_CB5_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB6_TCR_LPAE ADDRESS 0x16030 RW
--PRAGMA BANKED secure
SMMU_CB6_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB7_TCR_LPAE ADDRESS 0x17030 RW
--PRAGMA BANKED secure
SMMU_CB7_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB8_TCR_LPAE ADDRESS 0x18030 RW
--PRAGMA BANKED secure
SMMU_CB8_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB9_TCR_LPAE ADDRESS 0x19030 RW
--PRAGMA BANKED secure
SMMU_CB9_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB10_TCR_LPAE ADDRESS 0x1A030 RW
--PRAGMA BANKED secure
SMMU_CB10_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB11_TCR_LPAE ADDRESS 0x1B030 RW
--PRAGMA BANKED secure
SMMU_CB11_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB12_TCR_LPAE ADDRESS 0x1C030 RW
--PRAGMA BANKED secure
SMMU_CB12_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB13_TCR_LPAE ADDRESS 0x1D030 RW
--PRAGMA BANKED secure
SMMU_CB13_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB14_TCR_LPAE ADDRESS 0x1E030 RW
--PRAGMA BANKED secure
SMMU_CB14_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB15_TCR_LPAE ADDRESS 0x1F030 RW
--PRAGMA BANKED secure
SMMU_CB15_TCR_LPAE RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB0_CONTEXTIDR ADDRESS 0x10034 RW
--PRAGMA BANKED secure
SMMU_CB0_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB1_CONTEXTIDR ADDRESS 0x11034 RW
--PRAGMA BANKED secure
SMMU_CB1_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB2_CONTEXTIDR ADDRESS 0x12034 RW
--PRAGMA BANKED secure
SMMU_CB2_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB3_CONTEXTIDR ADDRESS 0x13034 RW
--PRAGMA BANKED secure
SMMU_CB3_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB4_CONTEXTIDR ADDRESS 0x14034 RW
--PRAGMA BANKED secure
SMMU_CB4_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB5_CONTEXTIDR ADDRESS 0x15034 RW
--PRAGMA BANKED secure
SMMU_CB5_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB6_CONTEXTIDR ADDRESS 0x16034 RW
--PRAGMA BANKED secure
SMMU_CB6_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB7_CONTEXTIDR ADDRESS 0x17034 RW
--PRAGMA BANKED secure
SMMU_CB7_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB8_CONTEXTIDR ADDRESS 0x18034 RW
--PRAGMA BANKED secure
SMMU_CB8_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB9_CONTEXTIDR ADDRESS 0x19034 RW
--PRAGMA BANKED secure
SMMU_CB9_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB10_CONTEXTIDR ADDRESS 0x1A034 RW
--PRAGMA BANKED secure
SMMU_CB10_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB11_CONTEXTIDR ADDRESS 0x1B034 RW
--PRAGMA BANKED secure
SMMU_CB11_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB12_CONTEXTIDR ADDRESS 0x1C034 RW
--PRAGMA BANKED secure
SMMU_CB12_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB13_CONTEXTIDR ADDRESS 0x1D034 RW
--PRAGMA BANKED secure
SMMU_CB13_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB14_CONTEXTIDR ADDRESS 0x1E034 RW
--PRAGMA BANKED secure
SMMU_CB14_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB15_CONTEXTIDR ADDRESS 0x1F034 RW
--PRAGMA BANKED secure
SMMU_CB15_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB0_PRRR_MAIR0 ADDRESS 0x10038 RW
--PRAGMA BANKED secure
SMMU_CB0_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB1_PRRR_MAIR0 ADDRESS 0x11038 RW
--PRAGMA BANKED secure
SMMU_CB1_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB2_PRRR_MAIR0 ADDRESS 0x12038 RW
--PRAGMA BANKED secure
SMMU_CB2_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB3_PRRR_MAIR0 ADDRESS 0x13038 RW
--PRAGMA BANKED secure
SMMU_CB3_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB4_PRRR_MAIR0 ADDRESS 0x14038 RW
--PRAGMA BANKED secure
SMMU_CB4_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB5_PRRR_MAIR0 ADDRESS 0x15038 RW
--PRAGMA BANKED secure
SMMU_CB5_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB6_PRRR_MAIR0 ADDRESS 0x16038 RW
--PRAGMA BANKED secure
SMMU_CB6_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB7_PRRR_MAIR0 ADDRESS 0x17038 RW
--PRAGMA BANKED secure
SMMU_CB7_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB8_PRRR_MAIR0 ADDRESS 0x18038 RW
--PRAGMA BANKED secure
SMMU_CB8_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB9_PRRR_MAIR0 ADDRESS 0x19038 RW
--PRAGMA BANKED secure
SMMU_CB9_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB10_PRRR_MAIR0 ADDRESS 0x1A038 RW
--PRAGMA BANKED secure
SMMU_CB10_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB11_PRRR_MAIR0 ADDRESS 0x1B038 RW
--PRAGMA BANKED secure
SMMU_CB11_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB12_PRRR_MAIR0 ADDRESS 0x1C038 RW
--PRAGMA BANKED secure
SMMU_CB12_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB13_PRRR_MAIR0 ADDRESS 0x1D038 RW
--PRAGMA BANKED secure
SMMU_CB13_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB14_PRRR_MAIR0 ADDRESS 0x1E038 RW
--PRAGMA BANKED secure
SMMU_CB14_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB15_PRRR_MAIR0 ADDRESS 0x1F038 RW
--PRAGMA BANKED secure
SMMU_CB15_PRRR_MAIR0 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB0_NMRR_MAIR1 ADDRESS 0x1003C RW
--PRAGMA BANKED secure
SMMU_CB0_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB1_NMRR_MAIR1 ADDRESS 0x1103C RW
--PRAGMA BANKED secure
SMMU_CB1_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB2_NMRR_MAIR1 ADDRESS 0x1203C RW
--PRAGMA BANKED secure
SMMU_CB2_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB3_NMRR_MAIR1 ADDRESS 0x1303C RW
--PRAGMA BANKED secure
SMMU_CB3_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB4_NMRR_MAIR1 ADDRESS 0x1403C RW
--PRAGMA BANKED secure
SMMU_CB4_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB5_NMRR_MAIR1 ADDRESS 0x1503C RW
--PRAGMA BANKED secure
SMMU_CB5_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB6_NMRR_MAIR1 ADDRESS 0x1603C RW
--PRAGMA BANKED secure
SMMU_CB6_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB7_NMRR_MAIR1 ADDRESS 0x1703C RW
--PRAGMA BANKED secure
SMMU_CB7_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB8_NMRR_MAIR1 ADDRESS 0x1803C RW
--PRAGMA BANKED secure
SMMU_CB8_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB9_NMRR_MAIR1 ADDRESS 0x1903C RW
--PRAGMA BANKED secure
SMMU_CB9_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB10_NMRR_MAIR1 ADDRESS 0x1A03C RW
--PRAGMA BANKED secure
SMMU_CB10_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB11_NMRR_MAIR1 ADDRESS 0x1B03C RW
--PRAGMA BANKED secure
SMMU_CB11_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB12_NMRR_MAIR1 ADDRESS 0x1C03C RW
--PRAGMA BANKED secure
SMMU_CB12_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB13_NMRR_MAIR1 ADDRESS 0x1D03C RW
--PRAGMA BANKED secure
SMMU_CB13_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB14_NMRR_MAIR1 ADDRESS 0x1E03C RW
--PRAGMA BANKED secure
SMMU_CB14_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB15_NMRR_MAIR1 ADDRESS 0x1F03C RW
--PRAGMA BANKED secure
SMMU_CB15_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB0_FSR ADDRESS 0x10058 W
--PRAGMA BANKED secure
SMMU_CB0_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB1_FSR ADDRESS 0x11058 W
--PRAGMA BANKED secure
SMMU_CB1_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB2_FSR ADDRESS 0x12058 W
--PRAGMA BANKED secure
SMMU_CB2_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB3_FSR ADDRESS 0x13058 W
--PRAGMA BANKED secure
SMMU_CB3_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB4_FSR ADDRESS 0x14058 W
--PRAGMA BANKED secure
SMMU_CB4_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB5_FSR ADDRESS 0x15058 W
--PRAGMA BANKED secure
SMMU_CB5_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB6_FSR ADDRESS 0x16058 W
--PRAGMA BANKED secure
SMMU_CB6_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB7_FSR ADDRESS 0x17058 W
--PRAGMA BANKED secure
SMMU_CB7_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB8_FSR ADDRESS 0x18058 W
--PRAGMA BANKED secure
SMMU_CB8_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB9_FSR ADDRESS 0x19058 W
--PRAGMA BANKED secure
SMMU_CB9_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB10_FSR ADDRESS 0x1A058 W
--PRAGMA BANKED secure
SMMU_CB10_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB11_FSR ADDRESS 0x1B058 W
--PRAGMA BANKED secure
SMMU_CB11_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB12_FSR ADDRESS 0x1C058 W
--PRAGMA BANKED secure
SMMU_CB12_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB13_FSR ADDRESS 0x1D058 W
--PRAGMA BANKED secure
SMMU_CB13_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB14_FSR ADDRESS 0x1E058 W
--PRAGMA BANKED secure
SMMU_CB14_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB15_FSR ADDRESS 0x1F058 W
--PRAGMA BANKED secure
SMMU_CB15_FSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB0_FSRRESTORE ADDRESS 0x1005C W
--PRAGMA BANKED secure
SMMU_CB0_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB1_FSRRESTORE ADDRESS 0x1105C W
--PRAGMA BANKED secure
SMMU_CB1_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB2_FSRRESTORE ADDRESS 0x1205C W
--PRAGMA BANKED secure
SMMU_CB2_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB3_FSRRESTORE ADDRESS 0x1305C W
--PRAGMA BANKED secure
SMMU_CB3_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB4_FSRRESTORE ADDRESS 0x1405C W
--PRAGMA BANKED secure
SMMU_CB4_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB5_FSRRESTORE ADDRESS 0x1505C W
--PRAGMA BANKED secure
SMMU_CB5_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB6_FSRRESTORE ADDRESS 0x1605C W
--PRAGMA BANKED secure
SMMU_CB6_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB7_FSRRESTORE ADDRESS 0x1705C W
--PRAGMA BANKED secure
SMMU_CB7_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB8_FSRRESTORE ADDRESS 0x1805C W
--PRAGMA BANKED secure
SMMU_CB8_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB9_FSRRESTORE ADDRESS 0x1905C W
--PRAGMA BANKED secure
SMMU_CB9_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB10_FSRRESTORE ADDRESS 0x1A05C W
--PRAGMA BANKED secure
SMMU_CB10_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB11_FSRRESTORE ADDRESS 0x1B05C W
--PRAGMA BANKED secure
SMMU_CB11_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB12_FSRRESTORE ADDRESS 0x1C05C W
--PRAGMA BANKED secure
SMMU_CB12_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB13_FSRRESTORE ADDRESS 0x1D05C W
--PRAGMA BANKED secure
SMMU_CB13_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB14_FSRRESTORE ADDRESS 0x1E05C W
--PRAGMA BANKED secure
SMMU_CB14_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB15_FSRRESTORE ADDRESS 0x1F05C W
--PRAGMA BANKED secure
SMMU_CB15_FSRRESTORE RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB0_FAR_LOW ADDRESS 0x10060 RW
--PRAGMA BANKED secure
SMMU_CB0_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB1_FAR_LOW ADDRESS 0x11060 RW
--PRAGMA BANKED secure
SMMU_CB1_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB2_FAR_LOW ADDRESS 0x12060 RW
--PRAGMA BANKED secure
SMMU_CB2_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB3_FAR_LOW ADDRESS 0x13060 RW
--PRAGMA BANKED secure
SMMU_CB3_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB4_FAR_LOW ADDRESS 0x14060 RW
--PRAGMA BANKED secure
SMMU_CB4_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB5_FAR_LOW ADDRESS 0x15060 RW
--PRAGMA BANKED secure
SMMU_CB5_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB6_FAR_LOW ADDRESS 0x16060 RW
--PRAGMA BANKED secure
SMMU_CB6_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB7_FAR_LOW ADDRESS 0x17060 RW
--PRAGMA BANKED secure
SMMU_CB7_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB8_FAR_LOW ADDRESS 0x18060 RW
--PRAGMA BANKED secure
SMMU_CB8_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB9_FAR_LOW ADDRESS 0x19060 RW
--PRAGMA BANKED secure
SMMU_CB9_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB10_FAR_LOW ADDRESS 0x1A060 RW
--PRAGMA BANKED secure
SMMU_CB10_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB11_FAR_LOW ADDRESS 0x1B060 RW
--PRAGMA BANKED secure
SMMU_CB11_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB12_FAR_LOW ADDRESS 0x1C060 RW
--PRAGMA BANKED secure
SMMU_CB12_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB13_FAR_LOW ADDRESS 0x1D060 RW
--PRAGMA BANKED secure
SMMU_CB13_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB14_FAR_LOW ADDRESS 0x1E060 RW
--PRAGMA BANKED secure
SMMU_CB14_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB15_FAR_LOW ADDRESS 0x1F060 RW
--PRAGMA BANKED secure
SMMU_CB15_FAR_LOW RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB0_FAR_HIGH ADDRESS 0x10064 RW
--PRAGMA BANKED secure
SMMU_CB0_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB1_FAR_HIGH ADDRESS 0x11064 RW
--PRAGMA BANKED secure
SMMU_CB1_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB2_FAR_HIGH ADDRESS 0x12064 RW
--PRAGMA BANKED secure
SMMU_CB2_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB3_FAR_HIGH ADDRESS 0x13064 RW
--PRAGMA BANKED secure
SMMU_CB3_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB4_FAR_HIGH ADDRESS 0x14064 RW
--PRAGMA BANKED secure
SMMU_CB4_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB5_FAR_HIGH ADDRESS 0x15064 RW
--PRAGMA BANKED secure
SMMU_CB5_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB6_FAR_HIGH ADDRESS 0x16064 RW
--PRAGMA BANKED secure
SMMU_CB6_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB7_FAR_HIGH ADDRESS 0x17064 RW
--PRAGMA BANKED secure
SMMU_CB7_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB8_FAR_HIGH ADDRESS 0x18064 RW
--PRAGMA BANKED secure
SMMU_CB8_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB9_FAR_HIGH ADDRESS 0x19064 RW
--PRAGMA BANKED secure
SMMU_CB9_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB10_FAR_HIGH ADDRESS 0x1A064 RW
--PRAGMA BANKED secure
SMMU_CB10_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB11_FAR_HIGH ADDRESS 0x1B064 RW
--PRAGMA BANKED secure
SMMU_CB11_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB12_FAR_HIGH ADDRESS 0x1C064 RW
--PRAGMA BANKED secure
SMMU_CB12_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB13_FAR_HIGH ADDRESS 0x1D064 RW
--PRAGMA BANKED secure
SMMU_CB13_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB14_FAR_HIGH ADDRESS 0x1E064 RW
--PRAGMA BANKED secure
SMMU_CB14_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB15_FAR_HIGH ADDRESS 0x1F064 RW
--PRAGMA BANKED secure
SMMU_CB15_FAR_HIGH RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB0_FSYNR0 ADDRESS 0x10068 RW
--PRAGMA BANKED secure
SMMU_CB0_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB1_FSYNR0 ADDRESS 0x11068 RW
--PRAGMA BANKED secure
SMMU_CB1_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB2_FSYNR0 ADDRESS 0x12068 RW
--PRAGMA BANKED secure
SMMU_CB2_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB3_FSYNR0 ADDRESS 0x13068 RW
--PRAGMA BANKED secure
SMMU_CB3_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB4_FSYNR0 ADDRESS 0x14068 RW
--PRAGMA BANKED secure
SMMU_CB4_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB5_FSYNR0 ADDRESS 0x15068 RW
--PRAGMA BANKED secure
SMMU_CB5_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB6_FSYNR0 ADDRESS 0x16068 RW
--PRAGMA BANKED secure
SMMU_CB6_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB7_FSYNR0 ADDRESS 0x17068 RW
--PRAGMA BANKED secure
SMMU_CB7_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB8_FSYNR0 ADDRESS 0x18068 RW
--PRAGMA BANKED secure
SMMU_CB8_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB9_FSYNR0 ADDRESS 0x19068 RW
--PRAGMA BANKED secure
SMMU_CB9_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB10_FSYNR0 ADDRESS 0x1A068 RW
--PRAGMA BANKED secure
SMMU_CB10_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB11_FSYNR0 ADDRESS 0x1B068 RW
--PRAGMA BANKED secure
SMMU_CB11_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB12_FSYNR0 ADDRESS 0x1C068 RW
--PRAGMA BANKED secure
SMMU_CB12_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB13_FSYNR0 ADDRESS 0x1D068 RW
--PRAGMA BANKED secure
SMMU_CB13_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB14_FSYNR0 ADDRESS 0x1E068 RW
--PRAGMA BANKED secure
SMMU_CB14_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB15_FSYNR0 ADDRESS 0x1F068 RW
--PRAGMA BANKED secure
SMMU_CB15_FSYNR0 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB0_IPAFAR_LOW ADDRESS 0x10070 RW
--PRAGMA BANKED secure
SMMU_CB0_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB1_IPAFAR_LOW ADDRESS 0x11070 RW
--PRAGMA BANKED secure
SMMU_CB1_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB2_IPAFAR_LOW ADDRESS 0x12070 RW
--PRAGMA BANKED secure
SMMU_CB2_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB3_IPAFAR_LOW ADDRESS 0x13070 RW
--PRAGMA BANKED secure
SMMU_CB3_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB4_IPAFAR_LOW ADDRESS 0x14070 RW
--PRAGMA BANKED secure
SMMU_CB4_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB5_IPAFAR_LOW ADDRESS 0x15070 RW
--PRAGMA BANKED secure
SMMU_CB5_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB6_IPAFAR_LOW ADDRESS 0x16070 RW
--PRAGMA BANKED secure
SMMU_CB6_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB7_IPAFAR_LOW ADDRESS 0x17070 RW
--PRAGMA BANKED secure
SMMU_CB7_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB8_IPAFAR_LOW ADDRESS 0x18070 RW
--PRAGMA BANKED secure
SMMU_CB8_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB9_IPAFAR_LOW ADDRESS 0x19070 RW
--PRAGMA BANKED secure
SMMU_CB9_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB10_IPAFAR_LOW ADDRESS 0x1A070 RW
--PRAGMA BANKED secure
SMMU_CB10_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB11_IPAFAR_LOW ADDRESS 0x1B070 RW
--PRAGMA BANKED secure
SMMU_CB11_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB12_IPAFAR_LOW ADDRESS 0x1C070 RW
--PRAGMA BANKED secure
SMMU_CB12_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB13_IPAFAR_LOW ADDRESS 0x1D070 RW
--PRAGMA BANKED secure
SMMU_CB13_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB14_IPAFAR_LOW ADDRESS 0x1E070 RW
--PRAGMA BANKED secure
SMMU_CB14_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB15_IPAFAR_LOW ADDRESS 0x1F070 RW
--PRAGMA BANKED secure
SMMU_CB15_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB0_IPAFAR_HIGH ADDRESS 0x10074 RW
--PRAGMA BANKED secure
SMMU_CB0_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB1_IPAFAR_HIGH ADDRESS 0x11074 RW
--PRAGMA BANKED secure
SMMU_CB1_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB2_IPAFAR_HIGH ADDRESS 0x12074 RW
--PRAGMA BANKED secure
SMMU_CB2_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB3_IPAFAR_HIGH ADDRESS 0x13074 RW
--PRAGMA BANKED secure
SMMU_CB3_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB4_IPAFAR_HIGH ADDRESS 0x14074 RW
--PRAGMA BANKED secure
SMMU_CB4_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB5_IPAFAR_HIGH ADDRESS 0x15074 RW
--PRAGMA BANKED secure
SMMU_CB5_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB6_IPAFAR_HIGH ADDRESS 0x16074 RW
--PRAGMA BANKED secure
SMMU_CB6_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB7_IPAFAR_HIGH ADDRESS 0x17074 RW
--PRAGMA BANKED secure
SMMU_CB7_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB8_IPAFAR_HIGH ADDRESS 0x18074 RW
--PRAGMA BANKED secure
SMMU_CB8_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB9_IPAFAR_HIGH ADDRESS 0x19074 RW
--PRAGMA BANKED secure
SMMU_CB9_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB10_IPAFAR_HIGH ADDRESS 0x1A074 RW
--PRAGMA BANKED secure
SMMU_CB10_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB11_IPAFAR_HIGH ADDRESS 0x1B074 RW
--PRAGMA BANKED secure
SMMU_CB11_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB12_IPAFAR_HIGH ADDRESS 0x1C074 RW
--PRAGMA BANKED secure
SMMU_CB12_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB13_IPAFAR_HIGH ADDRESS 0x1D074 RW
--PRAGMA BANKED secure
SMMU_CB13_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB14_IPAFAR_HIGH ADDRESS 0x1E074 RW
--PRAGMA BANKED secure
SMMU_CB14_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB15_IPAFAR_HIGH ADDRESS 0x1F074 RW
--PRAGMA BANKED secure
SMMU_CB15_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB0_TLBIVA_LOW ADDRESS 0x10600 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB1_TLBIVA_LOW ADDRESS 0x11600 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB2_TLBIVA_LOW ADDRESS 0x12600 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB3_TLBIVA_LOW ADDRESS 0x13600 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB4_TLBIVA_LOW ADDRESS 0x14600 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB5_TLBIVA_LOW ADDRESS 0x15600 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB6_TLBIVA_LOW ADDRESS 0x16600 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB7_TLBIVA_LOW ADDRESS 0x17600 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB8_TLBIVA_LOW ADDRESS 0x18600 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB9_TLBIVA_LOW ADDRESS 0x19600 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB10_TLBIVA_LOW ADDRESS 0x1A600 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB11_TLBIVA_LOW ADDRESS 0x1B600 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB12_TLBIVA_LOW ADDRESS 0x1C600 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB13_TLBIVA_LOW ADDRESS 0x1D600 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB14_TLBIVA_LOW ADDRESS 0x1E600 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB15_TLBIVA_LOW ADDRESS 0x1F600 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB0_TLBIVA_HIGH ADDRESS 0x10604 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB1_TLBIVA_HIGH ADDRESS 0x11604 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB2_TLBIVA_HIGH ADDRESS 0x12604 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB3_TLBIVA_HIGH ADDRESS 0x13604 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB4_TLBIVA_HIGH ADDRESS 0x14604 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB5_TLBIVA_HIGH ADDRESS 0x15604 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB6_TLBIVA_HIGH ADDRESS 0x16604 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB7_TLBIVA_HIGH ADDRESS 0x17604 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB8_TLBIVA_HIGH ADDRESS 0x18604 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB9_TLBIVA_HIGH ADDRESS 0x19604 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB10_TLBIVA_HIGH ADDRESS 0x1A604 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB11_TLBIVA_HIGH ADDRESS 0x1B604 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB12_TLBIVA_HIGH ADDRESS 0x1C604 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB13_TLBIVA_HIGH ADDRESS 0x1D604 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB14_TLBIVA_HIGH ADDRESS 0x1E604 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB15_TLBIVA_HIGH ADDRESS 0x1F604 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB0_TLBIVAA_LOW ADDRESS 0x10608 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB1_TLBIVAA_LOW ADDRESS 0x11608 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB2_TLBIVAA_LOW ADDRESS 0x12608 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB3_TLBIVAA_LOW ADDRESS 0x13608 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB4_TLBIVAA_LOW ADDRESS 0x14608 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB5_TLBIVAA_LOW ADDRESS 0x15608 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB6_TLBIVAA_LOW ADDRESS 0x16608 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB7_TLBIVAA_LOW ADDRESS 0x17608 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB8_TLBIVAA_LOW ADDRESS 0x18608 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB9_TLBIVAA_LOW ADDRESS 0x19608 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB10_TLBIVAA_LOW ADDRESS 0x1A608 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB11_TLBIVAA_LOW ADDRESS 0x1B608 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB12_TLBIVAA_LOW ADDRESS 0x1C608 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB13_TLBIVAA_LOW ADDRESS 0x1D608 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB14_TLBIVAA_LOW ADDRESS 0x1E608 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB15_TLBIVAA_LOW ADDRESS 0x1F608 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVAA_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB0_TLBIVAA_HIGH ADDRESS 0x1060C W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB1_TLBIVAA_HIGH ADDRESS 0x1160C W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB2_TLBIVAA_HIGH ADDRESS 0x1260C W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB3_TLBIVAA_HIGH ADDRESS 0x1360C W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB4_TLBIVAA_HIGH ADDRESS 0x1460C W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB5_TLBIVAA_HIGH ADDRESS 0x1560C W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB6_TLBIVAA_HIGH ADDRESS 0x1660C W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB7_TLBIVAA_HIGH ADDRESS 0x1760C W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB8_TLBIVAA_HIGH ADDRESS 0x1860C W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB9_TLBIVAA_HIGH ADDRESS 0x1960C W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB10_TLBIVAA_HIGH ADDRESS 0x1A60C W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB11_TLBIVAA_HIGH ADDRESS 0x1B60C W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB12_TLBIVAA_HIGH ADDRESS 0x1C60C W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB13_TLBIVAA_HIGH ADDRESS 0x1D60C W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB14_TLBIVAA_HIGH ADDRESS 0x1E60C W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB15_TLBIVAA_HIGH ADDRESS 0x1F60C W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVAA_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB0_TLBIASID ADDRESS 0x10610 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB1_TLBIASID ADDRESS 0x11610 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB2_TLBIASID ADDRESS 0x12610 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB3_TLBIASID ADDRESS 0x13610 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB4_TLBIASID ADDRESS 0x14610 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB5_TLBIASID ADDRESS 0x15610 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB6_TLBIASID ADDRESS 0x16610 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB7_TLBIASID ADDRESS 0x17610 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB8_TLBIASID ADDRESS 0x18610 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB9_TLBIASID ADDRESS 0x19610 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB10_TLBIASID ADDRESS 0x1A610 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB11_TLBIASID ADDRESS 0x1B610 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB12_TLBIASID ADDRESS 0x1C610 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB13_TLBIASID ADDRESS 0x1D610 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB14_TLBIASID ADDRESS 0x1E610 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB15_TLBIASID ADDRESS 0x1F610 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIASID RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB0_TLBIALL ADDRESS 0x10618 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB1_TLBIALL ADDRESS 0x11618 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB2_TLBIALL ADDRESS 0x12618 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB3_TLBIALL ADDRESS 0x13618 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB4_TLBIALL ADDRESS 0x14618 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB5_TLBIALL ADDRESS 0x15618 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB6_TLBIALL ADDRESS 0x16618 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB7_TLBIALL ADDRESS 0x17618 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB8_TLBIALL ADDRESS 0x18618 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB9_TLBIALL ADDRESS 0x19618 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB10_TLBIALL ADDRESS 0x1A618 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB11_TLBIALL ADDRESS 0x1B618 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB12_TLBIALL ADDRESS 0x1C618 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB13_TLBIALL ADDRESS 0x1D618 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB14_TLBIALL ADDRESS 0x1E618 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB15_TLBIALL ADDRESS 0x1F618 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIALL RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB0_TLBIVAL_LOW ADDRESS 0x10620 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB1_TLBIVAL_LOW ADDRESS 0x11620 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB2_TLBIVAL_LOW ADDRESS 0x12620 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB3_TLBIVAL_LOW ADDRESS 0x13620 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB4_TLBIVAL_LOW ADDRESS 0x14620 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB5_TLBIVAL_LOW ADDRESS 0x15620 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB6_TLBIVAL_LOW ADDRESS 0x16620 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB7_TLBIVAL_LOW ADDRESS 0x17620 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB8_TLBIVAL_LOW ADDRESS 0x18620 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB9_TLBIVAL_LOW ADDRESS 0x19620 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB10_TLBIVAL_LOW ADDRESS 0x1A620 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB11_TLBIVAL_LOW ADDRESS 0x1B620 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB12_TLBIVAL_LOW ADDRESS 0x1C620 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB13_TLBIVAL_LOW ADDRESS 0x1D620 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB14_TLBIVAL_LOW ADDRESS 0x1E620 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB15_TLBIVAL_LOW ADDRESS 0x1F620 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB0_TLBIVAL_HIGH ADDRESS 0x10624 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB1_TLBIVAL_HIGH ADDRESS 0x11624 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB2_TLBIVAL_HIGH ADDRESS 0x12624 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB3_TLBIVAL_HIGH ADDRESS 0x13624 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB4_TLBIVAL_HIGH ADDRESS 0x14624 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB5_TLBIVAL_HIGH ADDRESS 0x15624 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB6_TLBIVAL_HIGH ADDRESS 0x16624 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB7_TLBIVAL_HIGH ADDRESS 0x17624 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB8_TLBIVAL_HIGH ADDRESS 0x18624 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB9_TLBIVAL_HIGH ADDRESS 0x19624 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB10_TLBIVAL_HIGH ADDRESS 0x1A624 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB11_TLBIVAL_HIGH ADDRESS 0x1B624 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB12_TLBIVAL_HIGH ADDRESS 0x1C624 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB13_TLBIVAL_HIGH ADDRESS 0x1D624 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB14_TLBIVAL_HIGH ADDRESS 0x1E624 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB15_TLBIVAL_HIGH ADDRESS 0x1F624 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB0_TLBIVAAL_LOW ADDRESS 0x10628 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB1_TLBIVAAL_LOW ADDRESS 0x11628 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB2_TLBIVAAL_LOW ADDRESS 0x12628 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB3_TLBIVAAL_LOW ADDRESS 0x13628 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB4_TLBIVAAL_LOW ADDRESS 0x14628 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB5_TLBIVAAL_LOW ADDRESS 0x15628 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB6_TLBIVAAL_LOW ADDRESS 0x16628 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB7_TLBIVAAL_LOW ADDRESS 0x17628 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB8_TLBIVAAL_LOW ADDRESS 0x18628 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB9_TLBIVAAL_LOW ADDRESS 0x19628 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB10_TLBIVAAL_LOW ADDRESS 0x1A628 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB11_TLBIVAAL_LOW ADDRESS 0x1B628 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB12_TLBIVAAL_LOW ADDRESS 0x1C628 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB13_TLBIVAAL_LOW ADDRESS 0x1D628 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB14_TLBIVAAL_LOW ADDRESS 0x1E628 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB15_TLBIVAAL_LOW ADDRESS 0x1F628 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVAAL_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB0_TLBIVAAL_HIGH ADDRESS 0x1062C W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB1_TLBIVAAL_HIGH ADDRESS 0x1162C W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB2_TLBIVAAL_HIGH ADDRESS 0x1262C W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB3_TLBIVAAL_HIGH ADDRESS 0x1362C W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB4_TLBIVAAL_HIGH ADDRESS 0x1462C W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB5_TLBIVAAL_HIGH ADDRESS 0x1562C W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB6_TLBIVAAL_HIGH ADDRESS 0x1662C W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB7_TLBIVAAL_HIGH ADDRESS 0x1762C W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB8_TLBIVAAL_HIGH ADDRESS 0x1862C W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB9_TLBIVAAL_HIGH ADDRESS 0x1962C W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB10_TLBIVAAL_HIGH ADDRESS 0x1A62C W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB11_TLBIVAAL_HIGH ADDRESS 0x1B62C W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB12_TLBIVAAL_HIGH ADDRESS 0x1C62C W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB13_TLBIVAAL_HIGH ADDRESS 0x1D62C W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB14_TLBIVAAL_HIGH ADDRESS 0x1E62C W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB15_TLBIVAAL_HIGH ADDRESS 0x1F62C W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVAAL_HIGH RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB0_TLBIIPAS2_LOW ADDRESS 0x10630 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB1_TLBIIPAS2_LOW ADDRESS 0x11630 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB2_TLBIIPAS2_LOW ADDRESS 0x12630 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB3_TLBIIPAS2_LOW ADDRESS 0x13630 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB4_TLBIIPAS2_LOW ADDRESS 0x14630 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB5_TLBIIPAS2_LOW ADDRESS 0x15630 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB6_TLBIIPAS2_LOW ADDRESS 0x16630 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB7_TLBIIPAS2_LOW ADDRESS 0x17630 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB8_TLBIIPAS2_LOW ADDRESS 0x18630 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB9_TLBIIPAS2_LOW ADDRESS 0x19630 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB10_TLBIIPAS2_LOW ADDRESS 0x1A630 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB11_TLBIIPAS2_LOW ADDRESS 0x1B630 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB12_TLBIIPAS2_LOW ADDRESS 0x1C630 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB13_TLBIIPAS2_LOW ADDRESS 0x1D630 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB14_TLBIIPAS2_LOW ADDRESS 0x1E630 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB15_TLBIIPAS2_LOW ADDRESS 0x1F630 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIIPAS2_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB0_TLBIIPAS2_HIGH ADDRESS 0x10634 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB1_TLBIIPAS2_HIGH ADDRESS 0x11634 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB2_TLBIIPAS2_HIGH ADDRESS 0x12634 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB3_TLBIIPAS2_HIGH ADDRESS 0x13634 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB4_TLBIIPAS2_HIGH ADDRESS 0x14634 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB5_TLBIIPAS2_HIGH ADDRESS 0x15634 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB6_TLBIIPAS2_HIGH ADDRESS 0x16634 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB7_TLBIIPAS2_HIGH ADDRESS 0x17634 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB8_TLBIIPAS2_HIGH ADDRESS 0x18634 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB9_TLBIIPAS2_HIGH ADDRESS 0x19634 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB10_TLBIIPAS2_HIGH ADDRESS 0x1A634 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB11_TLBIIPAS2_HIGH ADDRESS 0x1B634 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB12_TLBIIPAS2_HIGH ADDRESS 0x1C634 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB13_TLBIIPAS2_HIGH ADDRESS 0x1D634 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB14_TLBIIPAS2_HIGH ADDRESS 0x1E634 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB15_TLBIIPAS2_HIGH ADDRESS 0x1F634 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB0_TLBIIPAS2L_LOW ADDRESS 0x10638 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB1_TLBIIPAS2L_LOW ADDRESS 0x11638 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB2_TLBIIPAS2L_LOW ADDRESS 0x12638 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB3_TLBIIPAS2L_LOW ADDRESS 0x13638 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB4_TLBIIPAS2L_LOW ADDRESS 0x14638 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB5_TLBIIPAS2L_LOW ADDRESS 0x15638 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB6_TLBIIPAS2L_LOW ADDRESS 0x16638 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB7_TLBIIPAS2L_LOW ADDRESS 0x17638 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB8_TLBIIPAS2L_LOW ADDRESS 0x18638 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB9_TLBIIPAS2L_LOW ADDRESS 0x19638 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB10_TLBIIPAS2L_LOW ADDRESS 0x1A638 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB11_TLBIIPAS2L_LOW ADDRESS 0x1B638 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB12_TLBIIPAS2L_LOW ADDRESS 0x1C638 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB13_TLBIIPAS2L_LOW ADDRESS 0x1D638 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB14_TLBIIPAS2L_LOW ADDRESS 0x1E638 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB15_TLBIIPAS2L_LOW ADDRESS 0x1F638 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB0_TLBIIPAS2L_HIGH ADDRESS 0x1063C W
--PRAGMA BANKED secure
SMMU_CB0_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB1_TLBIIPAS2L_HIGH ADDRESS 0x1163C W
--PRAGMA BANKED secure
SMMU_CB1_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB2_TLBIIPAS2L_HIGH ADDRESS 0x1263C W
--PRAGMA BANKED secure
SMMU_CB2_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB3_TLBIIPAS2L_HIGH ADDRESS 0x1363C W
--PRAGMA BANKED secure
SMMU_CB3_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB4_TLBIIPAS2L_HIGH ADDRESS 0x1463C W
--PRAGMA BANKED secure
SMMU_CB4_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB5_TLBIIPAS2L_HIGH ADDRESS 0x1563C W
--PRAGMA BANKED secure
SMMU_CB5_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB6_TLBIIPAS2L_HIGH ADDRESS 0x1663C W
--PRAGMA BANKED secure
SMMU_CB6_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB7_TLBIIPAS2L_HIGH ADDRESS 0x1763C W
--PRAGMA BANKED secure
SMMU_CB7_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB8_TLBIIPAS2L_HIGH ADDRESS 0x1863C W
--PRAGMA BANKED secure
SMMU_CB8_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB9_TLBIIPAS2L_HIGH ADDRESS 0x1963C W
--PRAGMA BANKED secure
SMMU_CB9_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB10_TLBIIPAS2L_HIGH ADDRESS 0x1A63C W
--PRAGMA BANKED secure
SMMU_CB10_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB11_TLBIIPAS2L_HIGH ADDRESS 0x1B63C W
--PRAGMA BANKED secure
SMMU_CB11_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB12_TLBIIPAS2L_HIGH ADDRESS 0x1C63C W
--PRAGMA BANKED secure
SMMU_CB12_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB13_TLBIIPAS2L_HIGH ADDRESS 0x1D63C W
--PRAGMA BANKED secure
SMMU_CB13_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB14_TLBIIPAS2L_HIGH ADDRESS 0x1E63C W
--PRAGMA BANKED secure
SMMU_CB14_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB15_TLBIIPAS2L_HIGH ADDRESS 0x1F63C W
--PRAGMA BANKED secure
SMMU_CB15_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB0_TLBSYNC ADDRESS 0x107F0 W
--PRAGMA BANKED secure
SMMU_CB0_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB1_TLBSYNC ADDRESS 0x117F0 W
--PRAGMA BANKED secure
SMMU_CB1_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB2_TLBSYNC ADDRESS 0x127F0 W
--PRAGMA BANKED secure
SMMU_CB2_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB3_TLBSYNC ADDRESS 0x137F0 W
--PRAGMA BANKED secure
SMMU_CB3_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB4_TLBSYNC ADDRESS 0x147F0 W
--PRAGMA BANKED secure
SMMU_CB4_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB5_TLBSYNC ADDRESS 0x157F0 W
--PRAGMA BANKED secure
SMMU_CB5_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB6_TLBSYNC ADDRESS 0x167F0 W
--PRAGMA BANKED secure
SMMU_CB6_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB7_TLBSYNC ADDRESS 0x177F0 W
--PRAGMA BANKED secure
SMMU_CB7_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB8_TLBSYNC ADDRESS 0x187F0 W
--PRAGMA BANKED secure
SMMU_CB8_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB9_TLBSYNC ADDRESS 0x197F0 W
--PRAGMA BANKED secure
SMMU_CB9_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB10_TLBSYNC ADDRESS 0x1A7F0 W
--PRAGMA BANKED secure
SMMU_CB10_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB11_TLBSYNC ADDRESS 0x1B7F0 W
--PRAGMA BANKED secure
SMMU_CB11_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB12_TLBSYNC ADDRESS 0x1C7F0 W
--PRAGMA BANKED secure
SMMU_CB12_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB13_TLBSYNC ADDRESS 0x1D7F0 W
--PRAGMA BANKED secure
SMMU_CB13_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB14_TLBSYNC ADDRESS 0x1E7F0 W
--PRAGMA BANKED secure
SMMU_CB14_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB15_TLBSYNC ADDRESS 0x1F7F0 W
--PRAGMA BANKED secure
SMMU_CB15_TLBSYNC RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB0_TLBSTATUS ADDRESS 0x107F4 R
--PRAGMA BANKED secure
SMMU_CB0_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB1_TLBSTATUS ADDRESS 0x117F4 R
--PRAGMA BANKED secure
SMMU_CB1_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB2_TLBSTATUS ADDRESS 0x127F4 R
--PRAGMA BANKED secure
SMMU_CB2_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB3_TLBSTATUS ADDRESS 0x137F4 R
--PRAGMA BANKED secure
SMMU_CB3_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB4_TLBSTATUS ADDRESS 0x147F4 R
--PRAGMA BANKED secure
SMMU_CB4_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB5_TLBSTATUS ADDRESS 0x157F4 R
--PRAGMA BANKED secure
SMMU_CB5_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB6_TLBSTATUS ADDRESS 0x167F4 R
--PRAGMA BANKED secure
SMMU_CB6_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB7_TLBSTATUS ADDRESS 0x177F4 R
--PRAGMA BANKED secure
SMMU_CB7_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB8_TLBSTATUS ADDRESS 0x187F4 R
--PRAGMA BANKED secure
SMMU_CB8_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB9_TLBSTATUS ADDRESS 0x197F4 R
--PRAGMA BANKED secure
SMMU_CB9_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB10_TLBSTATUS ADDRESS 0x1A7F4 R
--PRAGMA BANKED secure
SMMU_CB10_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB11_TLBSTATUS ADDRESS 0x1B7F4 R
--PRAGMA BANKED secure
SMMU_CB11_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB12_TLBSTATUS ADDRESS 0x1C7F4 R
--PRAGMA BANKED secure
SMMU_CB12_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB13_TLBSTATUS ADDRESS 0x1D7F4 R
--PRAGMA BANKED secure
SMMU_CB13_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB14_TLBSTATUS ADDRESS 0x1E7F4 R
--PRAGMA BANKED secure
SMMU_CB14_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB15_TLBSTATUS ADDRESS 0x1F7F4 R
--PRAGMA BANKED secure
SMMU_CB15_TLBSTATUS RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB0_PMEVCNTR0 ADDRESS 0x10E00 RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB1_PMEVCNTR0 ADDRESS 0x11E00 RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB2_PMEVCNTR0 ADDRESS 0x12E00 RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB3_PMEVCNTR0 ADDRESS 0x13E00 RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB4_PMEVCNTR0 ADDRESS 0x14E00 RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB5_PMEVCNTR0 ADDRESS 0x15E00 RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB6_PMEVCNTR0 ADDRESS 0x16E00 RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB7_PMEVCNTR0 ADDRESS 0x17E00 RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB8_PMEVCNTR0 ADDRESS 0x18E00 RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB9_PMEVCNTR0 ADDRESS 0x19E00 RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB10_PMEVCNTR0 ADDRESS 0x1AE00 RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB11_PMEVCNTR0 ADDRESS 0x1BE00 RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB12_PMEVCNTR0 ADDRESS 0x1CE00 RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB13_PMEVCNTR0 ADDRESS 0x1DE00 RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB14_PMEVCNTR0 ADDRESS 0x1EE00 RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB15_PMEVCNTR0 ADDRESS 0x1FE00 RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVCNTR0 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB0_PMEVCNTR1 ADDRESS 0x10E04 RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB1_PMEVCNTR1 ADDRESS 0x11E04 RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB2_PMEVCNTR1 ADDRESS 0x12E04 RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB3_PMEVCNTR1 ADDRESS 0x13E04 RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB4_PMEVCNTR1 ADDRESS 0x14E04 RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB5_PMEVCNTR1 ADDRESS 0x15E04 RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB6_PMEVCNTR1 ADDRESS 0x16E04 RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB7_PMEVCNTR1 ADDRESS 0x17E04 RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB8_PMEVCNTR1 ADDRESS 0x18E04 RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB9_PMEVCNTR1 ADDRESS 0x19E04 RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB10_PMEVCNTR1 ADDRESS 0x1AE04 RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB11_PMEVCNTR1 ADDRESS 0x1BE04 RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB12_PMEVCNTR1 ADDRESS 0x1CE04 RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB13_PMEVCNTR1 ADDRESS 0x1DE04 RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB14_PMEVCNTR1 ADDRESS 0x1EE04 RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB15_PMEVCNTR1 ADDRESS 0x1FE04 RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVCNTR1 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB0_PMEVCNTR2 ADDRESS 0x10E08 RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB1_PMEVCNTR2 ADDRESS 0x11E08 RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB2_PMEVCNTR2 ADDRESS 0x12E08 RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB3_PMEVCNTR2 ADDRESS 0x13E08 RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB4_PMEVCNTR2 ADDRESS 0x14E08 RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB5_PMEVCNTR2 ADDRESS 0x15E08 RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB6_PMEVCNTR2 ADDRESS 0x16E08 RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB7_PMEVCNTR2 ADDRESS 0x17E08 RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB8_PMEVCNTR2 ADDRESS 0x18E08 RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB9_PMEVCNTR2 ADDRESS 0x19E08 RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB10_PMEVCNTR2 ADDRESS 0x1AE08 RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB11_PMEVCNTR2 ADDRESS 0x1BE08 RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB12_PMEVCNTR2 ADDRESS 0x1CE08 RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB13_PMEVCNTR2 ADDRESS 0x1DE08 RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB14_PMEVCNTR2 ADDRESS 0x1EE08 RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB15_PMEVCNTR2 ADDRESS 0x1FE08 RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVCNTR2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB0_PMEVCNTR3 ADDRESS 0x10E0C RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB1_PMEVCNTR3 ADDRESS 0x11E0C RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB2_PMEVCNTR3 ADDRESS 0x12E0C RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB3_PMEVCNTR3 ADDRESS 0x13E0C RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB4_PMEVCNTR3 ADDRESS 0x14E0C RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB5_PMEVCNTR3 ADDRESS 0x15E0C RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB6_PMEVCNTR3 ADDRESS 0x16E0C RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB7_PMEVCNTR3 ADDRESS 0x17E0C RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB8_PMEVCNTR3 ADDRESS 0x18E0C RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB9_PMEVCNTR3 ADDRESS 0x19E0C RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB10_PMEVCNTR3 ADDRESS 0x1AE0C RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB11_PMEVCNTR3 ADDRESS 0x1BE0C RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB12_PMEVCNTR3 ADDRESS 0x1CE0C RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB13_PMEVCNTR3 ADDRESS 0x1DE0C RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB14_PMEVCNTR3 ADDRESS 0x1EE0C RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB15_PMEVCNTR3 ADDRESS 0x1FE0C RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVCNTR3 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB0_PMEVTYPER0 ADDRESS 0x10E80 RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER0 ADDRESS 0x11E80 RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER0 ADDRESS 0x12E80 RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER0 ADDRESS 0x13E80 RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER0 ADDRESS 0x14E80 RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER0 ADDRESS 0x15E80 RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER0 ADDRESS 0x16E80 RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER0 ADDRESS 0x17E80 RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER0 ADDRESS 0x18E80 RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER0 ADDRESS 0x19E80 RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER0 ADDRESS 0x1AE80 RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER0 ADDRESS 0x1BE80 RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER0 ADDRESS 0x1CE80 RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER0 ADDRESS 0x1DE80 RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER0 ADDRESS 0x1EE80 RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER0 ADDRESS 0x1FE80 RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVTYPER0 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB0_PMEVTYPER1 ADDRESS 0x10E84 RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER1 ADDRESS 0x11E84 RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER1 ADDRESS 0x12E84 RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER1 ADDRESS 0x13E84 RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER1 ADDRESS 0x14E84 RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER1 ADDRESS 0x15E84 RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER1 ADDRESS 0x16E84 RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER1 ADDRESS 0x17E84 RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER1 ADDRESS 0x18E84 RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER1 ADDRESS 0x19E84 RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER1 ADDRESS 0x1AE84 RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER1 ADDRESS 0x1BE84 RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER1 ADDRESS 0x1CE84 RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER1 ADDRESS 0x1DE84 RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER1 ADDRESS 0x1EE84 RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER1 ADDRESS 0x1FE84 RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVTYPER1 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB0_PMEVTYPER2 ADDRESS 0x10E88 RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER2 ADDRESS 0x11E88 RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER2 ADDRESS 0x12E88 RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER2 ADDRESS 0x13E88 RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER2 ADDRESS 0x14E88 RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER2 ADDRESS 0x15E88 RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER2 ADDRESS 0x16E88 RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER2 ADDRESS 0x17E88 RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER2 ADDRESS 0x18E88 RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER2 ADDRESS 0x19E88 RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER2 ADDRESS 0x1AE88 RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER2 ADDRESS 0x1BE88 RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER2 ADDRESS 0x1CE88 RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER2 ADDRESS 0x1DE88 RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER2 ADDRESS 0x1EE88 RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER2 ADDRESS 0x1FE88 RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVTYPER2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB0_PMEVTYPER3 ADDRESS 0x10E8C RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER3 ADDRESS 0x11E8C RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER3 ADDRESS 0x12E8C RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER3 ADDRESS 0x13E8C RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER3 ADDRESS 0x14E8C RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER3 ADDRESS 0x15E8C RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER3 ADDRESS 0x16E8C RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER3 ADDRESS 0x17E8C RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER3 ADDRESS 0x18E8C RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER3 ADDRESS 0x19E8C RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER3 ADDRESS 0x1AE8C RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER3 ADDRESS 0x1BE8C RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER3 ADDRESS 0x1CE8C RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER3 ADDRESS 0x1DE8C RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER3 ADDRESS 0x1EE8C RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER3 ADDRESS 0x1FE8C RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVTYPER3 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB0_PMCFGR ADDRESS 0x10F00 R
--PRAGMA BANKED secure
SMMU_CB0_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB1_PMCFGR ADDRESS 0x11F00 R
--PRAGMA BANKED secure
SMMU_CB1_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB2_PMCFGR ADDRESS 0x12F00 R
--PRAGMA BANKED secure
SMMU_CB2_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB3_PMCFGR ADDRESS 0x13F00 R
--PRAGMA BANKED secure
SMMU_CB3_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB4_PMCFGR ADDRESS 0x14F00 R
--PRAGMA BANKED secure
SMMU_CB4_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB5_PMCFGR ADDRESS 0x15F00 R
--PRAGMA BANKED secure
SMMU_CB5_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB6_PMCFGR ADDRESS 0x16F00 R
--PRAGMA BANKED secure
SMMU_CB6_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB7_PMCFGR ADDRESS 0x17F00 R
--PRAGMA BANKED secure
SMMU_CB7_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB8_PMCFGR ADDRESS 0x18F00 R
--PRAGMA BANKED secure
SMMU_CB8_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB9_PMCFGR ADDRESS 0x19F00 R
--PRAGMA BANKED secure
SMMU_CB9_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB10_PMCFGR ADDRESS 0x1AF00 R
--PRAGMA BANKED secure
SMMU_CB10_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB11_PMCFGR ADDRESS 0x1BF00 R
--PRAGMA BANKED secure
SMMU_CB11_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB12_PMCFGR ADDRESS 0x1CF00 R
--PRAGMA BANKED secure
SMMU_CB12_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB13_PMCFGR ADDRESS 0x1DF00 R
--PRAGMA BANKED secure
SMMU_CB13_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB14_PMCFGR ADDRESS 0x1EF00 R
--PRAGMA BANKED secure
SMMU_CB14_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB15_PMCFGR ADDRESS 0x1FF00 R
--PRAGMA BANKED secure
SMMU_CB15_PMCFGR RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB0_PMCR ADDRESS 0x10F04 RW
--PRAGMA BANKED secure
SMMU_CB0_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB1_PMCR ADDRESS 0x11F04 RW
--PRAGMA BANKED secure
SMMU_CB1_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB2_PMCR ADDRESS 0x12F04 RW
--PRAGMA BANKED secure
SMMU_CB2_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB3_PMCR ADDRESS 0x13F04 RW
--PRAGMA BANKED secure
SMMU_CB3_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB4_PMCR ADDRESS 0x14F04 RW
--PRAGMA BANKED secure
SMMU_CB4_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB5_PMCR ADDRESS 0x15F04 RW
--PRAGMA BANKED secure
SMMU_CB5_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB6_PMCR ADDRESS 0x16F04 RW
--PRAGMA BANKED secure
SMMU_CB6_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB7_PMCR ADDRESS 0x17F04 RW
--PRAGMA BANKED secure
SMMU_CB7_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB8_PMCR ADDRESS 0x18F04 RW
--PRAGMA BANKED secure
SMMU_CB8_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB9_PMCR ADDRESS 0x19F04 RW
--PRAGMA BANKED secure
SMMU_CB9_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB10_PMCR ADDRESS 0x1AF04 RW
--PRAGMA BANKED secure
SMMU_CB10_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB11_PMCR ADDRESS 0x1BF04 RW
--PRAGMA BANKED secure
SMMU_CB11_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB12_PMCR ADDRESS 0x1CF04 RW
--PRAGMA BANKED secure
SMMU_CB12_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB13_PMCR ADDRESS 0x1DF04 RW
--PRAGMA BANKED secure
SMMU_CB13_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB14_PMCR ADDRESS 0x1EF04 RW
--PRAGMA BANKED secure
SMMU_CB14_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB15_PMCR ADDRESS 0x1FF04 RW
--PRAGMA BANKED secure
SMMU_CB15_PMCR RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB0_PMCEID ADDRESS 0x10F20 R
--PRAGMA BANKED secure
SMMU_CB0_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB1_PMCEID ADDRESS 0x11F20 R
--PRAGMA BANKED secure
SMMU_CB1_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB2_PMCEID ADDRESS 0x12F20 R
--PRAGMA BANKED secure
SMMU_CB2_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB3_PMCEID ADDRESS 0x13F20 R
--PRAGMA BANKED secure
SMMU_CB3_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB4_PMCEID ADDRESS 0x14F20 R
--PRAGMA BANKED secure
SMMU_CB4_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB5_PMCEID ADDRESS 0x15F20 R
--PRAGMA BANKED secure
SMMU_CB5_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB6_PMCEID ADDRESS 0x16F20 R
--PRAGMA BANKED secure
SMMU_CB6_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB7_PMCEID ADDRESS 0x17F20 R
--PRAGMA BANKED secure
SMMU_CB7_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB8_PMCEID ADDRESS 0x18F20 R
--PRAGMA BANKED secure
SMMU_CB8_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB9_PMCEID ADDRESS 0x19F20 R
--PRAGMA BANKED secure
SMMU_CB9_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB10_PMCEID ADDRESS 0x1AF20 R
--PRAGMA BANKED secure
SMMU_CB10_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB11_PMCEID ADDRESS 0x1BF20 R
--PRAGMA BANKED secure
SMMU_CB11_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB12_PMCEID ADDRESS 0x1CF20 R
--PRAGMA BANKED secure
SMMU_CB12_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB13_PMCEID ADDRESS 0x1DF20 R
--PRAGMA BANKED secure
SMMU_CB13_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB14_PMCEID ADDRESS 0x1EF20 R
--PRAGMA BANKED secure
SMMU_CB14_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB15_PMCEID ADDRESS 0x1FF20 R
--PRAGMA BANKED secure
SMMU_CB15_PMCEID RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB0_PMCNTENSE ADDRESS 0x10F40 W
--PRAGMA BANKED secure
SMMU_CB0_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB1_PMCNTENSE ADDRESS 0x11F40 W
--PRAGMA BANKED secure
SMMU_CB1_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB2_PMCNTENSE ADDRESS 0x12F40 W
--PRAGMA BANKED secure
SMMU_CB2_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB3_PMCNTENSE ADDRESS 0x13F40 W
--PRAGMA BANKED secure
SMMU_CB3_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB4_PMCNTENSE ADDRESS 0x14F40 W
--PRAGMA BANKED secure
SMMU_CB4_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB5_PMCNTENSE ADDRESS 0x15F40 W
--PRAGMA BANKED secure
SMMU_CB5_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB6_PMCNTENSE ADDRESS 0x16F40 W
--PRAGMA BANKED secure
SMMU_CB6_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB7_PMCNTENSE ADDRESS 0x17F40 W
--PRAGMA BANKED secure
SMMU_CB7_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB8_PMCNTENSE ADDRESS 0x18F40 W
--PRAGMA BANKED secure
SMMU_CB8_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB9_PMCNTENSE ADDRESS 0x19F40 W
--PRAGMA BANKED secure
SMMU_CB9_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB10_PMCNTENSE ADDRESS 0x1AF40 W
--PRAGMA BANKED secure
SMMU_CB10_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB11_PMCNTENSE ADDRESS 0x1BF40 W
--PRAGMA BANKED secure
SMMU_CB11_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB12_PMCNTENSE ADDRESS 0x1CF40 W
--PRAGMA BANKED secure
SMMU_CB12_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB13_PMCNTENSE ADDRESS 0x1DF40 W
--PRAGMA BANKED secure
SMMU_CB13_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB14_PMCNTENSE ADDRESS 0x1EF40 W
--PRAGMA BANKED secure
SMMU_CB14_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB15_PMCNTENSE ADDRESS 0x1FF40 W
--PRAGMA BANKED secure
SMMU_CB15_PMCNTENSE RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB0_PMCNTENCLR ADDRESS 0x10F44 W
--PRAGMA BANKED secure
SMMU_CB0_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB1_PMCNTENCLR ADDRESS 0x11F44 W
--PRAGMA BANKED secure
SMMU_CB1_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB2_PMCNTENCLR ADDRESS 0x12F44 W
--PRAGMA BANKED secure
SMMU_CB2_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB3_PMCNTENCLR ADDRESS 0x13F44 W
--PRAGMA BANKED secure
SMMU_CB3_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB4_PMCNTENCLR ADDRESS 0x14F44 W
--PRAGMA BANKED secure
SMMU_CB4_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB5_PMCNTENCLR ADDRESS 0x15F44 W
--PRAGMA BANKED secure
SMMU_CB5_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB6_PMCNTENCLR ADDRESS 0x16F44 W
--PRAGMA BANKED secure
SMMU_CB6_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB7_PMCNTENCLR ADDRESS 0x17F44 W
--PRAGMA BANKED secure
SMMU_CB7_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB8_PMCNTENCLR ADDRESS 0x18F44 W
--PRAGMA BANKED secure
SMMU_CB8_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB9_PMCNTENCLR ADDRESS 0x19F44 W
--PRAGMA BANKED secure
SMMU_CB9_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB10_PMCNTENCLR ADDRESS 0x1AF44 W
--PRAGMA BANKED secure
SMMU_CB10_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB11_PMCNTENCLR ADDRESS 0x1BF44 W
--PRAGMA BANKED secure
SMMU_CB11_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB12_PMCNTENCLR ADDRESS 0x1CF44 W
--PRAGMA BANKED secure
SMMU_CB12_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB13_PMCNTENCLR ADDRESS 0x1DF44 W
--PRAGMA BANKED secure
SMMU_CB13_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB14_PMCNTENCLR ADDRESS 0x1EF44 W
--PRAGMA BANKED secure
SMMU_CB14_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB15_PMCNTENCLR ADDRESS 0x1FF44 W
--PRAGMA BANKED secure
SMMU_CB15_PMCNTENCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB0_PMCNTENSET ADDRESS 0x10F48 W
--PRAGMA BANKED secure
SMMU_CB0_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB1_PMCNTENSET ADDRESS 0x11F48 W
--PRAGMA BANKED secure
SMMU_CB1_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB2_PMCNTENSET ADDRESS 0x12F48 W
--PRAGMA BANKED secure
SMMU_CB2_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB3_PMCNTENSET ADDRESS 0x13F48 W
--PRAGMA BANKED secure
SMMU_CB3_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB4_PMCNTENSET ADDRESS 0x14F48 W
--PRAGMA BANKED secure
SMMU_CB4_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB5_PMCNTENSET ADDRESS 0x15F48 W
--PRAGMA BANKED secure
SMMU_CB5_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB6_PMCNTENSET ADDRESS 0x16F48 W
--PRAGMA BANKED secure
SMMU_CB6_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB7_PMCNTENSET ADDRESS 0x17F48 W
--PRAGMA BANKED secure
SMMU_CB7_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB8_PMCNTENSET ADDRESS 0x18F48 W
--PRAGMA BANKED secure
SMMU_CB8_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB9_PMCNTENSET ADDRESS 0x19F48 W
--PRAGMA BANKED secure
SMMU_CB9_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB10_PMCNTENSET ADDRESS 0x1AF48 W
--PRAGMA BANKED secure
SMMU_CB10_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB11_PMCNTENSET ADDRESS 0x1BF48 W
--PRAGMA BANKED secure
SMMU_CB11_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB12_PMCNTENSET ADDRESS 0x1CF48 W
--PRAGMA BANKED secure
SMMU_CB12_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB13_PMCNTENSET ADDRESS 0x1DF48 W
--PRAGMA BANKED secure
SMMU_CB13_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB14_PMCNTENSET ADDRESS 0x1EF48 W
--PRAGMA BANKED secure
SMMU_CB14_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB15_PMCNTENSET ADDRESS 0x1FF48 W
--PRAGMA BANKED secure
SMMU_CB15_PMCNTENSET RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB0_PMINTENCLR ADDRESS 0x10F4C W
--PRAGMA BANKED secure
SMMU_CB0_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB1_PMINTENCLR ADDRESS 0x11F4C W
--PRAGMA BANKED secure
SMMU_CB1_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB2_PMINTENCLR ADDRESS 0x12F4C W
--PRAGMA BANKED secure
SMMU_CB2_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB3_PMINTENCLR ADDRESS 0x13F4C W
--PRAGMA BANKED secure
SMMU_CB3_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB4_PMINTENCLR ADDRESS 0x14F4C W
--PRAGMA BANKED secure
SMMU_CB4_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB5_PMINTENCLR ADDRESS 0x15F4C W
--PRAGMA BANKED secure
SMMU_CB5_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB6_PMINTENCLR ADDRESS 0x16F4C W
--PRAGMA BANKED secure
SMMU_CB6_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB7_PMINTENCLR ADDRESS 0x17F4C W
--PRAGMA BANKED secure
SMMU_CB7_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB8_PMINTENCLR ADDRESS 0x18F4C W
--PRAGMA BANKED secure
SMMU_CB8_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB9_PMINTENCLR ADDRESS 0x19F4C W
--PRAGMA BANKED secure
SMMU_CB9_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB10_PMINTENCLR ADDRESS 0x1AF4C W
--PRAGMA BANKED secure
SMMU_CB10_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB11_PMINTENCLR ADDRESS 0x1BF4C W
--PRAGMA BANKED secure
SMMU_CB11_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB12_PMINTENCLR ADDRESS 0x1CF4C W
--PRAGMA BANKED secure
SMMU_CB12_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB13_PMINTENCLR ADDRESS 0x1DF4C W
--PRAGMA BANKED secure
SMMU_CB13_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB14_PMINTENCLR ADDRESS 0x1EF4C W
--PRAGMA BANKED secure
SMMU_CB14_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB15_PMINTENCLR ADDRESS 0x1FF4C W
--PRAGMA BANKED secure
SMMU_CB15_PMINTENCLR RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB0_PMOVSCLR ADDRESS 0x10F50 W
--PRAGMA BANKED secure
SMMU_CB0_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB1_PMOVSCLR ADDRESS 0x11F50 W
--PRAGMA BANKED secure
SMMU_CB1_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB2_PMOVSCLR ADDRESS 0x12F50 W
--PRAGMA BANKED secure
SMMU_CB2_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB3_PMOVSCLR ADDRESS 0x13F50 W
--PRAGMA BANKED secure
SMMU_CB3_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB4_PMOVSCLR ADDRESS 0x14F50 W
--PRAGMA BANKED secure
SMMU_CB4_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB5_PMOVSCLR ADDRESS 0x15F50 W
--PRAGMA BANKED secure
SMMU_CB5_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB6_PMOVSCLR ADDRESS 0x16F50 W
--PRAGMA BANKED secure
SMMU_CB6_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB7_PMOVSCLR ADDRESS 0x17F50 W
--PRAGMA BANKED secure
SMMU_CB7_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB8_PMOVSCLR ADDRESS 0x18F50 W
--PRAGMA BANKED secure
SMMU_CB8_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB9_PMOVSCLR ADDRESS 0x19F50 W
--PRAGMA BANKED secure
SMMU_CB9_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB10_PMOVSCLR ADDRESS 0x1AF50 W
--PRAGMA BANKED secure
SMMU_CB10_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB11_PMOVSCLR ADDRESS 0x1BF50 W
--PRAGMA BANKED secure
SMMU_CB11_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB12_PMOVSCLR ADDRESS 0x1CF50 W
--PRAGMA BANKED secure
SMMU_CB12_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB13_PMOVSCLR ADDRESS 0x1DF50 W
--PRAGMA BANKED secure
SMMU_CB13_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB14_PMOVSCLR ADDRESS 0x1EF50 W
--PRAGMA BANKED secure
SMMU_CB14_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB15_PMOVSCLR ADDRESS 0x1FF50 W
--PRAGMA BANKED secure
SMMU_CB15_PMOVSCLR RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB0_PMOVSSET ADDRESS 0x10F58 W
--PRAGMA BANKED secure
SMMU_CB0_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB1_PMOVSSET ADDRESS 0x11F58 W
--PRAGMA BANKED secure
SMMU_CB1_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB2_PMOVSSET ADDRESS 0x12F58 W
--PRAGMA BANKED secure
SMMU_CB2_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB3_PMOVSSET ADDRESS 0x13F58 W
--PRAGMA BANKED secure
SMMU_CB3_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB4_PMOVSSET ADDRESS 0x14F58 W
--PRAGMA BANKED secure
SMMU_CB4_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB5_PMOVSSET ADDRESS 0x15F58 W
--PRAGMA BANKED secure
SMMU_CB5_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB6_PMOVSSET ADDRESS 0x16F58 W
--PRAGMA BANKED secure
SMMU_CB6_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB7_PMOVSSET ADDRESS 0x17F58 W
--PRAGMA BANKED secure
SMMU_CB7_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB8_PMOVSSET ADDRESS 0x18F58 W
--PRAGMA BANKED secure
SMMU_CB8_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB9_PMOVSSET ADDRESS 0x19F58 W
--PRAGMA BANKED secure
SMMU_CB9_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB10_PMOVSSET ADDRESS 0x1AF58 W
--PRAGMA BANKED secure
SMMU_CB10_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB11_PMOVSSET ADDRESS 0x1BF58 W
--PRAGMA BANKED secure
SMMU_CB11_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB12_PMOVSSET ADDRESS 0x1CF58 W
--PRAGMA BANKED secure
SMMU_CB12_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB13_PMOVSSET ADDRESS 0x1DF58 W
--PRAGMA BANKED secure
SMMU_CB13_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB14_PMOVSSET ADDRESS 0x1EF58 W
--PRAGMA BANKED secure
SMMU_CB14_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB15_PMOVSSET ADDRESS 0x1FF58 W
--PRAGMA BANKED secure
SMMU_CB15_PMOVSSET RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB0_PMAUTHSTATUS ADDRESS 0x10FB8 R
--PRAGMA BANKED secure
SMMU_CB0_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB1_PMAUTHSTATUS ADDRESS 0x11FB8 R
--PRAGMA BANKED secure
SMMU_CB1_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB2_PMAUTHSTATUS ADDRESS 0x12FB8 R
--PRAGMA BANKED secure
SMMU_CB2_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB3_PMAUTHSTATUS ADDRESS 0x13FB8 R
--PRAGMA BANKED secure
SMMU_CB3_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB4_PMAUTHSTATUS ADDRESS 0x14FB8 R
--PRAGMA BANKED secure
SMMU_CB4_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB5_PMAUTHSTATUS ADDRESS 0x15FB8 R
--PRAGMA BANKED secure
SMMU_CB5_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB6_PMAUTHSTATUS ADDRESS 0x16FB8 R
--PRAGMA BANKED secure
SMMU_CB6_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB7_PMAUTHSTATUS ADDRESS 0x17FB8 R
--PRAGMA BANKED secure
SMMU_CB7_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB8_PMAUTHSTATUS ADDRESS 0x18FB8 R
--PRAGMA BANKED secure
SMMU_CB8_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB9_PMAUTHSTATUS ADDRESS 0x19FB8 R
--PRAGMA BANKED secure
SMMU_CB9_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB10_PMAUTHSTATUS ADDRESS 0x1AFB8 R
--PRAGMA BANKED secure
SMMU_CB10_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB11_PMAUTHSTATUS ADDRESS 0x1BFB8 R
--PRAGMA BANKED secure
SMMU_CB11_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB12_PMAUTHSTATUS ADDRESS 0x1CFB8 R
--PRAGMA BANKED secure
SMMU_CB12_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB13_PMAUTHSTATUS ADDRESS 0x1DFB8 R
--PRAGMA BANKED secure
SMMU_CB13_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB14_PMAUTHSTATUS ADDRESS 0x1EFB8 R
--PRAGMA BANKED secure
SMMU_CB14_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB15_PMAUTHSTATUS ADDRESS 0x1FFB8 R
--PRAGMA BANKED secure
SMMU_CB15_PMAUTHSTATUS RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED non_secure
SMMU_CR0 RESET_VALUE 0x002X0001
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        SMCFCFG BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        BSU BIT[15:14]
        FB BIT[13]
        PTM BIT[12]
        VMIDPNE BIT[11]
        USFCFG BIT[10]
        GSE BIT[9]
        STALLD BIT[8]
        TRANSIENTCFG BIT[7:6]
        GCFGFIE BIT[5]
        GCFGFRE BIT[4]
        GFIE BIT[2]
        GFRE BIT[1]
        CLIENTPD BIT[0]

SMMU_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED non_secure
SMMU_ACR RESET_VALUE 0x0400001C
        CACHE_LOCK BIT[26]
        DP4K_TBUDISB BIT[25]
        DP4K_TCUDISB BIT[24]
        S2CRB_TLBEN BIT[10]
        MMUDISB_TLBEN BIT[9]
        SMTNMB_TLBEN BIT[8]
        IPA2PA_CEN BIT[4]
        S2WC2EN BIT[3]
        S1WC2EN BIT[2]

SMMU_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED non_secure
SMMU_IDR0 RESET_VALUE 0x7C01XE20
        SES BIT[31]
        S1TS BIT[30]
        S2TS BIT[29]
        NTS BIT[28]
        SMS BIT[27]
        ATOSNS BIT[26]
        PTFS BIT[25:24]
        NUMIRPT BIT[23:16]
        CTTW BIT[14]
        BTM BIT[13]
        NUMSIDB BIT[12:9]
        NUMSMRG BIT[7:0]

SMMU_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED non_secure
SMMU_IDR1 RESET_VALUE 0x30000010
        PAGESIZE BIT[31]
        NUMPAGENDXB BIT[30:28]
        NUMS2CB BIT[23:16]
        SMCD BIT[15]
        SSDTP BIT[12]
        NUMSSDNDXB BIT[11:8]
        NUMCB BIT[7:0]

SMMU_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED non_secure
SMMU_IDR2 RESET_VALUE 0x00005555
        PTFSV8_64KB BIT[14]
        PTFSV8_16KB BIT[13]
        TFSV8_4KB BIT[12]
        UBS BIT[11:8]
        OAS BIT[7:4]
        IAS BIT[3:0]

SMMU_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED non_secure
SMMU_IDR7 RESET_VALUE 0x00000024
        MAJOR BIT[7:4]
        MINOR BIT[3:0]

SMMU_GFAR_LOW ADDRESS 0x0040 RW
--PRAGMA BANKED non_secure
SMMU_GFAR_LOW RESET_VALUE 0xXXXXXXXX
        FADDR BIT[31:0]

SMMU_GFAR_HIGH ADDRESS 0x0044 RW
--PRAGMA BANKED non_secure
SMMU_GFAR_HIGH RESET_VALUE 0x000XXXXX
        FADDR BIT[16:0]

SMMU_GFSR ADDRESS 0x0048 W
--PRAGMA BANKED non_secure
SMMU_GFSR RESET_VALUE 0x00000000
        MULTI BIT[31]
        UUT BIT[8]
        EF BIT[6]
        CAF BIT[5]
        UCIF BIT[4]
        UCBF BIT[3]
        SMCF BIT[2]
        USF BIT[1]
        ICF BIT[0]

SMMU_GFSRRESTORE ADDRESS 0x004C W
--PRAGMA BANKED non_secure
SMMU_GFSRRESTORE RESET_VALUE 0xX0000XXX
        MULTI BIT[31]
        UUT BIT[8]
        EF BIT[6]
        CAF BIT[5]
        UCIF BIT[4]
        UCBF BIT[3]
        SMCF BIT[2]
        USF BIT[1]
        ICF BIT[0]

SMMU_GFSYNR0 ADDRESS 0x0050 RW
--PRAGMA BANKED non_secure
SMMU_GFSYNR0 RESET_VALUE 0x0000000X
        ATS BIT[6]
        IND BIT[3]
        PNU BIT[2]
        WNR BIT[1]
        NESTED BIT[0]

SMMU_GFSYNR1 ADDRESS 0x0054 RW
--PRAGMA BANKED non_secure
SMMU_GFSYNR1 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_TLBIVMID_2 ADDRESS 0x0064 W
--PRAGMA BANKED non_secure
SMMU_TLBIVMID_2 RESET_VALUE 0x000000XX
        VMID BIT[7:0]

SMMU_TLBIALLNSNH_2 ADDRESS 0x0068 W
--PRAGMA BANKED non_secure
SMMU_TLBIALLNSNH_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_TLBIALLH ADDRESS 0x006C W
SMMU_TLBIALLH RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_TLBGSYNC ADDRESS 0x0070 W
--PRAGMA BANKED non_secure
SMMU_TLBGSYNC RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_TLBGSTATUS ADDRESS 0x0074 R
--PRAGMA BANKED non_secure
SMMU_TLBGSTATUS RESET_VALUE 0x00000000
        GSACTIVE BIT[0]

SMMU_TLBIVAH_LOW ADDRESS 0x0078 W
SMMU_TLBIVAH_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:12]

SMMU_TLBIVALH64_LOW ADDRESS 0x00B0 W
SMMU_TLBIVALH64_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_TLBIVALH64_HIGH ADDRESS 0x00B4 W
SMMU_TLBIVALH64_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[4:0]

SMMU_TLBIVMIDS1 ADDRESS 0x00B8 W
SMMU_TLBIVMIDS1 RESET_VALUE 0x00000000
        VMID BIT[7:0]

SMMU_TLBIVAH64_LOW ADDRESS 0x00C0 W
SMMU_TLBIVAH64_LOW RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_TLBIVAH64_HIGH ADDRESS 0x00C4 W
SMMU_TLBIVAH64_HIGH RESET_VALUE 0x00000000
        ADDRESS BIT[4:0]

SMMU_SMR0_2 ADDRESS 0x0800 RW
--PRAGMA BANKED non_secure
SMMU_SMR0_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR1_2 ADDRESS 0x0804 RW
--PRAGMA BANKED non_secure
SMMU_SMR1_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR2_2 ADDRESS 0x0808 RW
--PRAGMA BANKED non_secure
SMMU_SMR2_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR3_2 ADDRESS 0x080C RW
--PRAGMA BANKED non_secure
SMMU_SMR3_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR4_2 ADDRESS 0x0810 RW
--PRAGMA BANKED non_secure
SMMU_SMR4_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR5_2 ADDRESS 0x0814 RW
--PRAGMA BANKED non_secure
SMMU_SMR5_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR6_2 ADDRESS 0x0818 RW
--PRAGMA BANKED non_secure
SMMU_SMR6_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR7_2 ADDRESS 0x081C RW
--PRAGMA BANKED non_secure
SMMU_SMR7_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR8_2 ADDRESS 0x0820 RW
--PRAGMA BANKED non_secure
SMMU_SMR8_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR9_2 ADDRESS 0x0824 RW
--PRAGMA BANKED non_secure
SMMU_SMR9_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR10_2 ADDRESS 0x0828 RW
--PRAGMA BANKED non_secure
SMMU_SMR10_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR11_2 ADDRESS 0x082C RW
--PRAGMA BANKED non_secure
SMMU_SMR11_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR12_2 ADDRESS 0x0830 RW
--PRAGMA BANKED non_secure
SMMU_SMR12_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR13_2 ADDRESS 0x0834 RW
--PRAGMA BANKED non_secure
SMMU_SMR13_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR14_2 ADDRESS 0x0838 RW
--PRAGMA BANKED non_secure
SMMU_SMR14_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR15_2 ADDRESS 0x083C RW
--PRAGMA BANKED non_secure
SMMU_SMR15_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR16_2 ADDRESS 0x0840 RW
--PRAGMA BANKED non_secure
SMMU_SMR16_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR17_2 ADDRESS 0x0844 RW
--PRAGMA BANKED non_secure
SMMU_SMR17_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR18_2 ADDRESS 0x0848 RW
--PRAGMA BANKED non_secure
SMMU_SMR18_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR19_2 ADDRESS 0x084C RW
--PRAGMA BANKED non_secure
SMMU_SMR19_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR20_2 ADDRESS 0x0850 RW
--PRAGMA BANKED non_secure
SMMU_SMR20_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR21_2 ADDRESS 0x0854 RW
--PRAGMA BANKED non_secure
SMMU_SMR21_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR22_2 ADDRESS 0x0858 RW
--PRAGMA BANKED non_secure
SMMU_SMR22_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR23_2 ADDRESS 0x085C RW
--PRAGMA BANKED non_secure
SMMU_SMR23_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR24_2 ADDRESS 0x0860 RW
--PRAGMA BANKED non_secure
SMMU_SMR24_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR25_2 ADDRESS 0x0864 RW
--PRAGMA BANKED non_secure
SMMU_SMR25_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR26_2 ADDRESS 0x0868 RW
--PRAGMA BANKED non_secure
SMMU_SMR26_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR27_2 ADDRESS 0x086C RW
--PRAGMA BANKED non_secure
SMMU_SMR27_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR28_2 ADDRESS 0x0870 RW
--PRAGMA BANKED non_secure
SMMU_SMR28_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR29_2 ADDRESS 0x0874 RW
--PRAGMA BANKED non_secure
SMMU_SMR29_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR30_2 ADDRESS 0x0878 RW
--PRAGMA BANKED non_secure
SMMU_SMR30_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_SMR31_2 ADDRESS 0x087C RW
--PRAGMA BANKED non_secure
SMMU_SMR31_2 RESET_VALUE 0xXXXXXXXX
        VALID BIT[31]
        MASK BIT[30:16]
        ID BIT[14:0]

SMMU_S2CR0_2 ADDRESS 0x0C00 RW
--PRAGMA BANKED non_secure
SMMU_S2CR0_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR1_2 ADDRESS 0x0C04 RW
--PRAGMA BANKED non_secure
SMMU_S2CR1_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR2_2 ADDRESS 0x0C08 RW
--PRAGMA BANKED non_secure
SMMU_S2CR2_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR3_2 ADDRESS 0x0C0C RW
--PRAGMA BANKED non_secure
SMMU_S2CR3_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR4_2 ADDRESS 0x0C10 RW
--PRAGMA BANKED non_secure
SMMU_S2CR4_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR5_2 ADDRESS 0x0C14 RW
--PRAGMA BANKED non_secure
SMMU_S2CR5_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR6_2 ADDRESS 0x0C18 RW
--PRAGMA BANKED non_secure
SMMU_S2CR6_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR7_2 ADDRESS 0x0C1C RW
--PRAGMA BANKED non_secure
SMMU_S2CR7_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR8_2 ADDRESS 0x0C20 RW
--PRAGMA BANKED non_secure
SMMU_S2CR8_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR9_2 ADDRESS 0x0C24 RW
--PRAGMA BANKED non_secure
SMMU_S2CR9_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR10_2 ADDRESS 0x0C28 RW
--PRAGMA BANKED non_secure
SMMU_S2CR10_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR11_2 ADDRESS 0x0C2C RW
--PRAGMA BANKED non_secure
SMMU_S2CR11_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR12_2 ADDRESS 0x0C30 RW
--PRAGMA BANKED non_secure
SMMU_S2CR12_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR13_2 ADDRESS 0x0C34 RW
--PRAGMA BANKED non_secure
SMMU_S2CR13_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR14_2 ADDRESS 0x0C38 RW
--PRAGMA BANKED non_secure
SMMU_S2CR14_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR15_2 ADDRESS 0x0C3C RW
--PRAGMA BANKED non_secure
SMMU_S2CR15_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR16_2 ADDRESS 0x0C40 RW
--PRAGMA BANKED non_secure
SMMU_S2CR16_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR17_2 ADDRESS 0x0C44 RW
--PRAGMA BANKED non_secure
SMMU_S2CR17_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR18_2 ADDRESS 0x0C48 RW
--PRAGMA BANKED non_secure
SMMU_S2CR18_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR19_2 ADDRESS 0x0C4C RW
--PRAGMA BANKED non_secure
SMMU_S2CR19_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR20_2 ADDRESS 0x0C50 RW
--PRAGMA BANKED non_secure
SMMU_S2CR20_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR21_2 ADDRESS 0x0C54 RW
--PRAGMA BANKED non_secure
SMMU_S2CR21_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR22_2 ADDRESS 0x0C58 RW
--PRAGMA BANKED non_secure
SMMU_S2CR22_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR23_2 ADDRESS 0x0C5C RW
--PRAGMA BANKED non_secure
SMMU_S2CR23_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR24_2 ADDRESS 0x0C60 RW
--PRAGMA BANKED non_secure
SMMU_S2CR24_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR25_2 ADDRESS 0x0C64 RW
--PRAGMA BANKED non_secure
SMMU_S2CR25_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR26_2 ADDRESS 0x0C68 RW
--PRAGMA BANKED non_secure
SMMU_S2CR26_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR27_2 ADDRESS 0x0C6C RW
--PRAGMA BANKED non_secure
SMMU_S2CR27_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR28_2 ADDRESS 0x0C70 RW
--PRAGMA BANKED non_secure
SMMU_S2CR28_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR29_2 ADDRESS 0x0C74 RW
--PRAGMA BANKED non_secure
SMMU_S2CR29_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR30_2 ADDRESS 0x0C78 RW
--PRAGMA BANKED non_secure
SMMU_S2CR30_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_S2CR31_2 ADDRESS 0x0C7C RW
--PRAGMA BANKED non_secure
SMMU_S2CR31_2 RESET_VALUE 0xXXXXXXXX
        TRANSIENTCFG BIT[29:28]
        INSTCFG_1 BIT[27]
        INSTCFG_0_FB BIT[26]
        PRIVCFG_BSU BIT[25:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        NSCFG BIT[19:18]
        TYPE BIT[17:16]
        MEM_ATTR BIT[15:12]
        MTCFG BIT[11]
        SHCFG BIT[9:8]
        CBNDX_VMID BIT[7:0]

SMMU_PIDR0_2 ADDRESS 0x0FE0 R
--PRAGMA BANKED non_secure
SMMU_PIDR0_2 RESET_VALUE 0x00000081
        PARTNUMBER0 BIT[7:0]

SMMU_PIDR1_2 ADDRESS 0x0FE4 R
--PRAGMA BANKED non_secure
SMMU_PIDR1_2 RESET_VALUE 0x000000B4
        JEP106_IDENTITY_CODE BIT[7:4]
        PARTNUMBER1 BIT[3:0]

SMMU_PIDR2_2 ADDRESS 0x0FE8 R
--PRAGMA BANKED non_secure
SMMU_PIDR2_2 RESET_VALUE 0x0000001B
        ARCHITECTURE_REVISION BIT[7:4]
        JEDEC BIT[3]
        JEP106_IDENTITY_CODE BIT[2:0]

SMMU_PIDR3_2 ADDRESS 0x0FEC R
--PRAGMA BANKED non_secure
SMMU_PIDR3_2 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
        CUSTOMER_MODIFIED BIT[3:0]

SMMU_PIDR4_2 ADDRESS 0x0FD0 R
--PRAGMA BANKED non_secure
SMMU_PIDR4_2 RESET_VALUE 0x00000004
        FOURKB_COUNT BIT[7:4]
        JEP106_CONTINUATION_CODE BIT[3:0]

SMMU_PIDR5_2 ADDRESS 0x0FD4 R
--PRAGMA BANKED non_secure
SMMU_PIDR5_2 RESET_VALUE 0x00000000
        SMMU_PIDR5_2 BIT[31:0]

SMMU_PIDR6_2 ADDRESS 0x0FD8 R
--PRAGMA BANKED non_secure
SMMU_PIDR6_2 RESET_VALUE 0x00000000
        SMMU_PIDR6_2 BIT[31:0]

SMMU_PIDR7_2 ADDRESS 0x0FDC R
--PRAGMA BANKED non_secure
SMMU_PIDR7_2 RESET_VALUE 0x00000000
        SMMU_PIDR7_2 BIT[31:0]

SMMU_CIDR0_2 ADDRESS 0x0FF0 R
--PRAGMA BANKED non_secure
SMMU_CIDR0_2 RESET_VALUE 0x0000000D
        PREAMBLE BIT[7:0]

SMMU_CIDR1_2 ADDRESS 0x0FF4 R
--PRAGMA BANKED non_secure
SMMU_CIDR1_2 RESET_VALUE 0x000000F0
        PREAMBLE BIT[7:0]

SMMU_CIDR2_2 ADDRESS 0x0FF8 R
--PRAGMA BANKED non_secure
SMMU_CIDR2_2 RESET_VALUE 0x00000005
        PREAMBLE BIT[7:0]

SMMU_CIDR3_2 ADDRESS 0x0FFC R
--PRAGMA BANKED non_secure
SMMU_CIDR3_2 RESET_VALUE 0x000000B1
        PREAMBLE BIT[7:0]

SMMU_CBAR0_2 ADDRESS 0x1000 RW
--PRAGMA BANKED non_secure
SMMU_CBAR0_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA0_2 ADDRESS 0x1400 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA0_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R0_2 ADDRESS 0x1800 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R0_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR1_2 ADDRESS 0x1004 RW
--PRAGMA BANKED non_secure
SMMU_CBAR1_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA1_2 ADDRESS 0x1404 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA1_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R1_2 ADDRESS 0x1804 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R1_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR2_2 ADDRESS 0x1008 RW
--PRAGMA BANKED non_secure
SMMU_CBAR2_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA2_2 ADDRESS 0x1408 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA2_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R2_2 ADDRESS 0x1808 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R2_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR3_2 ADDRESS 0x100C RW
--PRAGMA BANKED non_secure
SMMU_CBAR3_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA3_2 ADDRESS 0x140C RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA3_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R3_2 ADDRESS 0x180C RW
--PRAGMA BANKED non_secure
SMMU_CBA2R3_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR4_2 ADDRESS 0x1010 RW
--PRAGMA BANKED non_secure
SMMU_CBAR4_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA4_2 ADDRESS 0x1410 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA4_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R4_2 ADDRESS 0x1810 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R4_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR5_2 ADDRESS 0x1014 RW
--PRAGMA BANKED non_secure
SMMU_CBAR5_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA5_2 ADDRESS 0x1414 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA5_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R5_2 ADDRESS 0x1814 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R5_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR6_2 ADDRESS 0x1018 RW
--PRAGMA BANKED non_secure
SMMU_CBAR6_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA6_2 ADDRESS 0x1418 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA6_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R6_2 ADDRESS 0x1818 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R6_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR7_2 ADDRESS 0x101C RW
--PRAGMA BANKED non_secure
SMMU_CBAR7_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA7_2 ADDRESS 0x141C RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA7_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R7_2 ADDRESS 0x181C RW
--PRAGMA BANKED non_secure
SMMU_CBA2R7_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR8_2 ADDRESS 0x1020 RW
--PRAGMA BANKED non_secure
SMMU_CBAR8_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA8_2 ADDRESS 0x1420 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA8_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R8_2 ADDRESS 0x1820 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R8_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR9_2 ADDRESS 0x1024 RW
--PRAGMA BANKED non_secure
SMMU_CBAR9_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA9_2 ADDRESS 0x1424 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA9_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R9_2 ADDRESS 0x1824 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R9_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR10_2 ADDRESS 0x1028 RW
--PRAGMA BANKED non_secure
SMMU_CBAR10_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA10_2 ADDRESS 0x1428 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA10_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R10_2 ADDRESS 0x1828 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R10_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR11_2 ADDRESS 0x102C RW
--PRAGMA BANKED non_secure
SMMU_CBAR11_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA11_2 ADDRESS 0x142C RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA11_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R11_2 ADDRESS 0x182C RW
--PRAGMA BANKED non_secure
SMMU_CBA2R11_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR12_2 ADDRESS 0x1030 RW
--PRAGMA BANKED non_secure
SMMU_CBAR12_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA12_2 ADDRESS 0x1430 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA12_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R12_2 ADDRESS 0x1830 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R12_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR13_2 ADDRESS 0x1034 RW
--PRAGMA BANKED non_secure
SMMU_CBAR13_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA13_2 ADDRESS 0x1434 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA13_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R13_2 ADDRESS 0x1834 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R13_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR14_2 ADDRESS 0x1038 RW
--PRAGMA BANKED non_secure
SMMU_CBAR14_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA14_2 ADDRESS 0x1438 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA14_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R14_2 ADDRESS 0x1838 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R14_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

SMMU_CBAR15_2 ADDRESS 0x103C RW
--PRAGMA BANKED non_secure
SMMU_CBAR15_2 RESET_VALUE 0x00XXXX00
        IRPTNDX BIT[31:24]
        WACFG BIT[23:22]
        RACFG BIT[21:20]
        BSU BIT[19:18]
        TYPE BIT[17:16]
        MEMATTR_CBNDX_7_4 BIT[15:12]
        FB_CBNDX_3 BIT[11]
        HYPC_CBNDX_2 BIT[10]
        BPSHCFG_CBNDX_1_0 BIT[9:8]
        VMID BIT[7:0]

SMMU_CBFRSYNRA15_2 ADDRESS 0x143C RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA15_2 RESET_VALUE 0xXXXXXXXX
        SSD_INDEX BIT[30:16]
        STREAMID BIT[14:0]

SMMU_CBA2R15_2 ADDRESS 0x183C RW
--PRAGMA BANKED non_secure
SMMU_CBA2R15_2 RESET_VALUE 0x00000000
        MONC BIT[1]
        VA64 BIT[0]

PMEVCNTR0_2 ADDRESS 0x3000 RW
--PRAGMA BANKED non_secure
PMEVCNTR0_2 RESET_VALUE 0xXXXXXXXX
        PMN0 BIT[31:0]

PMEVCNTR1_2 ADDRESS 0x3004 RW
--PRAGMA BANKED non_secure
PMEVCNTR1_2 RESET_VALUE 0xXXXXXXXX
        PMN1 BIT[31:0]

PMEVCNTR2_2 ADDRESS 0x3008 RW
--PRAGMA BANKED non_secure
PMEVCNTR2_2 RESET_VALUE 0xXXXXXXXX
        PMN2 BIT[31:0]

PMEVCNTR3_2 ADDRESS 0x300C RW
--PRAGMA BANKED non_secure
PMEVCNTR3_2 RESET_VALUE 0xXXXXXXXX
        PMN3 BIT[31:0]

PMEVCNTR4_2 ADDRESS 0x3010 RW
--PRAGMA BANKED non_secure
PMEVCNTR4_2 RESET_VALUE 0xXXXXXXXX
        PMN0 BIT[31:0]

PMEVCNTR5_2 ADDRESS 0x3014 RW
--PRAGMA BANKED non_secure
PMEVCNTR5_2 RESET_VALUE 0xXXXXXXXX
        PMN1 BIT[31:0]

PMEVCNTR6_2 ADDRESS 0x3018 RW
--PRAGMA BANKED non_secure
PMEVCNTR6_2 RESET_VALUE 0xXXXXXXXX
        PMN2 BIT[31:0]

PMEVCNTR7_2 ADDRESS 0x301C RW
--PRAGMA BANKED non_secure
PMEVCNTR7_2 RESET_VALUE 0xXXXXXXXX
        PMN3 BIT[31:0]

PMEVCNTR8_2 ADDRESS 0x3020 RW
--PRAGMA BANKED non_secure
PMEVCNTR8_2 RESET_VALUE 0xXXXXXXXX
        PMN0 BIT[31:0]

PMEVCNTR9_2 ADDRESS 0x3024 RW
--PRAGMA BANKED non_secure
PMEVCNTR9_2 RESET_VALUE 0xXXXXXXXX
        PMN1 BIT[31:0]

PMEVCNTR10_2 ADDRESS 0x3028 RW
--PRAGMA BANKED non_secure
PMEVCNTR10_2 RESET_VALUE 0xXXXXXXXX
        PMN2 BIT[31:0]

PMEVCNTR11_2 ADDRESS 0x302C RW
--PRAGMA BANKED non_secure
PMEVCNTR11_2 RESET_VALUE 0xXXXXXXXX
        PMN3 BIT[31:0]

PMEVTYPER0_2 ADDRESS 0x3400 RW
--PRAGMA BANKED non_secure
PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER1_2 ADDRESS 0x3404 RW
--PRAGMA BANKED non_secure
PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER2_2 ADDRESS 0x3408 RW
--PRAGMA BANKED non_secure
PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER3_2 ADDRESS 0x340C RW
--PRAGMA BANKED non_secure
PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER4_2 ADDRESS 0x3410 RW
--PRAGMA BANKED non_secure
PMEVTYPER4_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER5_2 ADDRESS 0x3414 RW
--PRAGMA BANKED non_secure
PMEVTYPER5_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER6_2 ADDRESS 0x3418 RW
--PRAGMA BANKED non_secure
PMEVTYPER6_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER7_2 ADDRESS 0x341C RW
--PRAGMA BANKED non_secure
PMEVTYPER7_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER8_2 ADDRESS 0x3420 RW
--PRAGMA BANKED non_secure
PMEVTYPER8_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER9_2 ADDRESS 0x3424 RW
--PRAGMA BANKED non_secure
PMEVTYPER9_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER10_2 ADDRESS 0x3428 RW
--PRAGMA BANKED non_secure
PMEVTYPER10_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMEVTYPER11_2 ADDRESS 0x342C RW
--PRAGMA BANKED non_secure
PMEVTYPER11_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

PMCGCR0_2 ADDRESS 0x3800 RW
--PRAGMA BANKED non_secure
PMCGCR0_2 RESET_VALUE 0x0400000X
        CGNC BIT[27:24]
        SIDG BIT[22:16]
        X BIT[12]
        E BIT[11]
        CBAEN BIT[10]
        TCEFCFG BIT[9:8]
        NDX BIT[3:0]

PMCGCR1_2 ADDRESS 0x3804 RW
--PRAGMA BANKED non_secure
PMCGCR1_2 RESET_VALUE 0x0401000X
        CGNC BIT[27:24]
        SIDG BIT[22:16]
        X BIT[12]
        E BIT[11]
        CBAEN BIT[10]
        TCEFCFG BIT[9:8]
        NDX BIT[3:0]

PMCGCR2_2 ADDRESS 0x3808 RW
--PRAGMA BANKED non_secure
PMCGCR2_2 RESET_VALUE 0x0402000X
        CGNC BIT[27:24]
        SIDG BIT[22:16]
        X BIT[12]
        E BIT[11]
        CBAEN BIT[10]
        TCEFCFG BIT[9:8]
        NDX BIT[3:0]

PMCGSMR0_2 ADDRESS 0x3A00 RW
--PRAGMA BANKED non_secure
PMCGSMR0_2 RESET_VALUE 0x0XXX0XXX
        MASK BIT[25:16]
        ID BIT[9:0]

PMCGSMR1_2 ADDRESS 0x3A04 RW
--PRAGMA BANKED non_secure
PMCGSMR1_2 RESET_VALUE 0x0XXX0XXX
        MASK BIT[25:16]
        ID BIT[9:0]

PMCGSMR2_2 ADDRESS 0x3A08 RW
--PRAGMA BANKED non_secure
PMCGSMR2_2 RESET_VALUE 0x0XXX0XXX
        MASK BIT[25:16]
        ID BIT[9:0]

PMCNTENSET_2 ADDRESS 0x3C00 W
--PRAGMA BANKED non_secure
PMCNTENSET_2 RESET_VALUE 0x00000000
        P11 BIT[11]
        P10 BIT[10]
        P9 BIT[9]
        P8 BIT[8]
        P7 BIT[7]
        P6 BIT[6]
        P5 BIT[5]
        P4 BIT[4]
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

PMCNTENCLR_2 ADDRESS 0x3C20 W
--PRAGMA BANKED non_secure
PMCNTENCLR_2 RESET_VALUE 0x00000000
        P11 BIT[11]
        P10 BIT[10]
        P9 BIT[9]
        P8 BIT[8]
        P7 BIT[7]
        P6 BIT[6]
        P5 BIT[5]
        P4 BIT[4]
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

PMINTENSET_2 ADDRESS 0x3C40 W
--PRAGMA BANKED non_secure
PMINTENSET_2 RESET_VALUE 0x00000XXX
        P11 BIT[11]
        P10 BIT[10]
        P9 BIT[9]
        P8 BIT[8]
        P7 BIT[7]
        P6 BIT[6]
        P5 BIT[5]
        P4 BIT[4]
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

PMINTENCLR_2 ADDRESS 0x3C60 W
--PRAGMA BANKED non_secure
PMINTENCLR_2 RESET_VALUE 0x00000XXX
        P11 BIT[11]
        P10 BIT[10]
        P9 BIT[9]
        P8 BIT[8]
        P7 BIT[7]
        P6 BIT[6]
        P5 BIT[5]
        P4 BIT[4]
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

PMOVSCLR_2 ADDRESS 0x3C80 W
--PRAGMA BANKED non_secure
PMOVSCLR_2 RESET_VALUE 0x00000000
        P11 BIT[11]
        P10 BIT[10]
        P9 BIT[9]
        P8 BIT[8]
        P7 BIT[7]
        P6 BIT[6]
        P5 BIT[5]
        P4 BIT[4]
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

PMOVSSET_2 ADDRESS 0x3CC0 W
--PRAGMA BANKED non_secure
PMOVSSET_2 RESET_VALUE 0x00000000
        P11 BIT[11]
        P10 BIT[10]
        P9 BIT[9]
        P8 BIT[8]
        P7 BIT[7]
        P6 BIT[6]
        P5 BIT[5]
        P4 BIT[4]
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

PMCFGR_2 ADDRESS 0x3E00 R
--PRAGMA BANKED non_secure
PMCFGR_2 RESET_VALUE 0x02011F0B
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

PMCR_2 ADDRESS 0x3E04 RW
--PRAGMA BANKED non_secure
PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

PMCEID0_2 ADDRESS 0x3E20 R
--PRAGMA BANKED non_secure
PMCEID0_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

PMAUTHSTATUS_2 ADDRESS 0x3FB8 R
--PRAGMA BANKED non_secure
PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

PMDEVTYPE_2 ADDRESS 0x3FCC R
--PRAGMA BANKED non_secure
PMDEVTYPE_2 RESET_VALUE 0x00000056
        T BIT[7:4]
        C BIT[3:0]

SMMU_CB0_SCTLR_2 ADDRESS 0x10000 RW
--PRAGMA BANKED non_secure
SMMU_CB0_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB1_SCTLR_2 ADDRESS 0x11000 RW
--PRAGMA BANKED non_secure
SMMU_CB1_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB2_SCTLR_2 ADDRESS 0x12000 RW
--PRAGMA BANKED non_secure
SMMU_CB2_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB3_SCTLR_2 ADDRESS 0x13000 RW
--PRAGMA BANKED non_secure
SMMU_CB3_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB4_SCTLR_2 ADDRESS 0x14000 RW
--PRAGMA BANKED non_secure
SMMU_CB4_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB5_SCTLR_2 ADDRESS 0x15000 RW
--PRAGMA BANKED non_secure
SMMU_CB5_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB6_SCTLR_2 ADDRESS 0x16000 RW
--PRAGMA BANKED non_secure
SMMU_CB6_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB7_SCTLR_2 ADDRESS 0x17000 RW
--PRAGMA BANKED non_secure
SMMU_CB7_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB8_SCTLR_2 ADDRESS 0x18000 RW
--PRAGMA BANKED non_secure
SMMU_CB8_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB9_SCTLR_2 ADDRESS 0x19000 RW
--PRAGMA BANKED non_secure
SMMU_CB9_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB10_SCTLR_2 ADDRESS 0x1A000 RW
--PRAGMA BANKED non_secure
SMMU_CB10_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB11_SCTLR_2 ADDRESS 0x1B000 RW
--PRAGMA BANKED non_secure
SMMU_CB11_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB12_SCTLR_2 ADDRESS 0x1C000 RW
--PRAGMA BANKED non_secure
SMMU_CB12_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB13_SCTLR_2 ADDRESS 0x1D000 RW
--PRAGMA BANKED non_secure
SMMU_CB13_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB14_SCTLR_2 ADDRESS 0x1E000 RW
--PRAGMA BANKED non_secure
SMMU_CB14_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB15_SCTLR_2 ADDRESS 0x1F000 RW
--PRAGMA BANKED non_secure
SMMU_CB15_SCTLR_2 RESET_VALUE 0xXXXXXXXX
        NSCFG BIT[29:28]
        WACFG BIT[27:26]
        RACFG BIT[25:24]
        SHCFG BIT[23:22]
        FB BIT[21]
        MTCFG BIT[20]
        MEMATTR BIT[19:16]
        TRANSIENTCFG BIT[15:14]
        PTW BIT[13]
        ASIDPNE BIT[12]
        UWXN BIT[10]
        WXN BIT[9]
        HUPCF BIT[8]
        CFCFG BIT[7]
        CFIE BIT[6]
        CFRE BIT[5]
        E BIT[4]
        AFFD BIT[3]
        AFE BIT[2]
        TRE BIT[1]
        M BIT[0]

SMMU_CB0_ACTLR_2 ADDRESS 0x10004 RW
--PRAGMA BANKED non_secure
SMMU_CB0_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB1_ACTLR_2 ADDRESS 0x11004 RW
--PRAGMA BANKED non_secure
SMMU_CB1_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB2_ACTLR_2 ADDRESS 0x12004 RW
--PRAGMA BANKED non_secure
SMMU_CB2_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB3_ACTLR_2 ADDRESS 0x13004 RW
--PRAGMA BANKED non_secure
SMMU_CB3_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB4_ACTLR_2 ADDRESS 0x14004 RW
--PRAGMA BANKED non_secure
SMMU_CB4_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB5_ACTLR_2 ADDRESS 0x15004 RW
--PRAGMA BANKED non_secure
SMMU_CB5_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB6_ACTLR_2 ADDRESS 0x16004 RW
--PRAGMA BANKED non_secure
SMMU_CB6_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB7_ACTLR_2 ADDRESS 0x17004 RW
--PRAGMA BANKED non_secure
SMMU_CB7_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB8_ACTLR_2 ADDRESS 0x18004 RW
--PRAGMA BANKED non_secure
SMMU_CB8_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB9_ACTLR_2 ADDRESS 0x19004 RW
--PRAGMA BANKED non_secure
SMMU_CB9_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB10_ACTLR_2 ADDRESS 0x1A004 RW
--PRAGMA BANKED non_secure
SMMU_CB10_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB11_ACTLR_2 ADDRESS 0x1B004 RW
--PRAGMA BANKED non_secure
SMMU_CB11_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB12_ACTLR_2 ADDRESS 0x1C004 RW
--PRAGMA BANKED non_secure
SMMU_CB12_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB13_ACTLR_2 ADDRESS 0x1D004 RW
--PRAGMA BANKED non_secure
SMMU_CB13_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB14_ACTLR_2 ADDRESS 0x1E004 RW
--PRAGMA BANKED non_secure
SMMU_CB14_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB15_ACTLR_2 ADDRESS 0x1F004 RW
--PRAGMA BANKED non_secure
SMMU_CB15_ACTLR_2 RESET_VALUE 0x00000003
        CPRE BIT[1]
        CMTLB BIT[0]

SMMU_CB0_RESUME_2 ADDRESS 0x10008 W
--PRAGMA BANKED non_secure
SMMU_CB0_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB1_RESUME_2 ADDRESS 0x11008 W
--PRAGMA BANKED non_secure
SMMU_CB1_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB2_RESUME_2 ADDRESS 0x12008 W
--PRAGMA BANKED non_secure
SMMU_CB2_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB3_RESUME_2 ADDRESS 0x13008 W
--PRAGMA BANKED non_secure
SMMU_CB3_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB4_RESUME_2 ADDRESS 0x14008 W
--PRAGMA BANKED non_secure
SMMU_CB4_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB5_RESUME_2 ADDRESS 0x15008 W
--PRAGMA BANKED non_secure
SMMU_CB5_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB6_RESUME_2 ADDRESS 0x16008 W
--PRAGMA BANKED non_secure
SMMU_CB6_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB7_RESUME_2 ADDRESS 0x17008 W
--PRAGMA BANKED non_secure
SMMU_CB7_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB8_RESUME_2 ADDRESS 0x18008 W
--PRAGMA BANKED non_secure
SMMU_CB8_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB9_RESUME_2 ADDRESS 0x19008 W
--PRAGMA BANKED non_secure
SMMU_CB9_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB10_RESUME_2 ADDRESS 0x1A008 W
--PRAGMA BANKED non_secure
SMMU_CB10_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB11_RESUME_2 ADDRESS 0x1B008 W
--PRAGMA BANKED non_secure
SMMU_CB11_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB12_RESUME_2 ADDRESS 0x1C008 W
--PRAGMA BANKED non_secure
SMMU_CB12_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB13_RESUME_2 ADDRESS 0x1D008 W
--PRAGMA BANKED non_secure
SMMU_CB13_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB14_RESUME_2 ADDRESS 0x1E008 W
--PRAGMA BANKED non_secure
SMMU_CB14_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB15_RESUME_2 ADDRESS 0x1F008 W
--PRAGMA BANKED non_secure
SMMU_CB15_RESUME_2 RESET_VALUE 0x0000000X
        TNR BIT[0]

SMMU_CB0_TCR2_2 ADDRESS 0x10010 RW
--PRAGMA BANKED non_secure
SMMU_CB0_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB1_TCR2_2 ADDRESS 0x11010 RW
--PRAGMA BANKED non_secure
SMMU_CB1_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB2_TCR2_2 ADDRESS 0x12010 RW
--PRAGMA BANKED non_secure
SMMU_CB2_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB3_TCR2_2 ADDRESS 0x13010 RW
--PRAGMA BANKED non_secure
SMMU_CB3_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB4_TCR2_2 ADDRESS 0x14010 RW
--PRAGMA BANKED non_secure
SMMU_CB4_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB5_TCR2_2 ADDRESS 0x15010 RW
--PRAGMA BANKED non_secure
SMMU_CB5_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB6_TCR2_2 ADDRESS 0x16010 RW
--PRAGMA BANKED non_secure
SMMU_CB6_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB7_TCR2_2 ADDRESS 0x17010 RW
--PRAGMA BANKED non_secure
SMMU_CB7_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB8_TCR2_2 ADDRESS 0x18010 RW
--PRAGMA BANKED non_secure
SMMU_CB8_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB9_TCR2_2 ADDRESS 0x19010 RW
--PRAGMA BANKED non_secure
SMMU_CB9_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB10_TCR2_2 ADDRESS 0x1A010 RW
--PRAGMA BANKED non_secure
SMMU_CB10_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB11_TCR2_2 ADDRESS 0x1B010 RW
--PRAGMA BANKED non_secure
SMMU_CB11_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB12_TCR2_2 ADDRESS 0x1C010 RW
--PRAGMA BANKED non_secure
SMMU_CB12_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB13_TCR2_2 ADDRESS 0x1D010 RW
--PRAGMA BANKED non_secure
SMMU_CB13_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB14_TCR2_2 ADDRESS 0x1E010 RW
--PRAGMA BANKED non_secure
SMMU_CB14_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB15_TCR2_2 ADDRESS 0x1F010 RW
--PRAGMA BANKED non_secure
SMMU_CB15_TCR2_2 RESET_VALUE 0xX00XX0XX
        NSCFG1 BIT[30]
        SEP BIT[17:15]
        NSCFG0 BIT[14]
        TBI1 BIT[6]
        TBI0 BIT[5]
        AS BIT[4]
        PASIZE BIT[2:0]

SMMU_CB0_TTBR0_LOW_2 ADDRESS 0x10020 RW
--PRAGMA BANKED non_secure
SMMU_CB0_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB1_TTBR0_LOW_2 ADDRESS 0x11020 RW
--PRAGMA BANKED non_secure
SMMU_CB1_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB2_TTBR0_LOW_2 ADDRESS 0x12020 RW
--PRAGMA BANKED non_secure
SMMU_CB2_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB3_TTBR0_LOW_2 ADDRESS 0x13020 RW
--PRAGMA BANKED non_secure
SMMU_CB3_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB4_TTBR0_LOW_2 ADDRESS 0x14020 RW
--PRAGMA BANKED non_secure
SMMU_CB4_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB5_TTBR0_LOW_2 ADDRESS 0x15020 RW
--PRAGMA BANKED non_secure
SMMU_CB5_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB6_TTBR0_LOW_2 ADDRESS 0x16020 RW
--PRAGMA BANKED non_secure
SMMU_CB6_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB7_TTBR0_LOW_2 ADDRESS 0x17020 RW
--PRAGMA BANKED non_secure
SMMU_CB7_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB8_TTBR0_LOW_2 ADDRESS 0x18020 RW
--PRAGMA BANKED non_secure
SMMU_CB8_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB9_TTBR0_LOW_2 ADDRESS 0x19020 RW
--PRAGMA BANKED non_secure
SMMU_CB9_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB10_TTBR0_LOW_2 ADDRESS 0x1A020 RW
--PRAGMA BANKED non_secure
SMMU_CB10_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB11_TTBR0_LOW_2 ADDRESS 0x1B020 RW
--PRAGMA BANKED non_secure
SMMU_CB11_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB12_TTBR0_LOW_2 ADDRESS 0x1C020 RW
--PRAGMA BANKED non_secure
SMMU_CB12_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB13_TTBR0_LOW_2 ADDRESS 0x1D020 RW
--PRAGMA BANKED non_secure
SMMU_CB13_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB14_TTBR0_LOW_2 ADDRESS 0x1E020 RW
--PRAGMA BANKED non_secure
SMMU_CB14_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB15_TTBR0_LOW_2 ADDRESS 0x1F020 RW
--PRAGMA BANKED non_secure
SMMU_CB15_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB0_TTBR0_HIGH_2 ADDRESS 0x10024 RW
--PRAGMA BANKED non_secure
SMMU_CB0_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB1_TTBR0_HIGH_2 ADDRESS 0x11024 RW
--PRAGMA BANKED non_secure
SMMU_CB1_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB2_TTBR0_HIGH_2 ADDRESS 0x12024 RW
--PRAGMA BANKED non_secure
SMMU_CB2_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB3_TTBR0_HIGH_2 ADDRESS 0x13024 RW
--PRAGMA BANKED non_secure
SMMU_CB3_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB4_TTBR0_HIGH_2 ADDRESS 0x14024 RW
--PRAGMA BANKED non_secure
SMMU_CB4_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB5_TTBR0_HIGH_2 ADDRESS 0x15024 RW
--PRAGMA BANKED non_secure
SMMU_CB5_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB6_TTBR0_HIGH_2 ADDRESS 0x16024 RW
--PRAGMA BANKED non_secure
SMMU_CB6_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB7_TTBR0_HIGH_2 ADDRESS 0x17024 RW
--PRAGMA BANKED non_secure
SMMU_CB7_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB8_TTBR0_HIGH_2 ADDRESS 0x18024 RW
--PRAGMA BANKED non_secure
SMMU_CB8_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB9_TTBR0_HIGH_2 ADDRESS 0x19024 RW
--PRAGMA BANKED non_secure
SMMU_CB9_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB10_TTBR0_HIGH_2 ADDRESS 0x1A024 RW
--PRAGMA BANKED non_secure
SMMU_CB10_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB11_TTBR0_HIGH_2 ADDRESS 0x1B024 RW
--PRAGMA BANKED non_secure
SMMU_CB11_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB12_TTBR0_HIGH_2 ADDRESS 0x1C024 RW
--PRAGMA BANKED non_secure
SMMU_CB12_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB13_TTBR0_HIGH_2 ADDRESS 0x1D024 RW
--PRAGMA BANKED non_secure
SMMU_CB13_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB14_TTBR0_HIGH_2 ADDRESS 0x1E024 RW
--PRAGMA BANKED non_secure
SMMU_CB14_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB15_TTBR0_HIGH_2 ADDRESS 0x1F024 RW
--PRAGMA BANKED non_secure
SMMU_CB15_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB0_TTBR1_LOW_2 ADDRESS 0x10028 RW
--PRAGMA BANKED non_secure
SMMU_CB0_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB1_TTBR1_LOW_2 ADDRESS 0x11028 RW
--PRAGMA BANKED non_secure
SMMU_CB1_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB2_TTBR1_LOW_2 ADDRESS 0x12028 RW
--PRAGMA BANKED non_secure
SMMU_CB2_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB3_TTBR1_LOW_2 ADDRESS 0x13028 RW
--PRAGMA BANKED non_secure
SMMU_CB3_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB4_TTBR1_LOW_2 ADDRESS 0x14028 RW
--PRAGMA BANKED non_secure
SMMU_CB4_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB5_TTBR1_LOW_2 ADDRESS 0x15028 RW
--PRAGMA BANKED non_secure
SMMU_CB5_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB6_TTBR1_LOW_2 ADDRESS 0x16028 RW
--PRAGMA BANKED non_secure
SMMU_CB6_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB7_TTBR1_LOW_2 ADDRESS 0x17028 RW
--PRAGMA BANKED non_secure
SMMU_CB7_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB8_TTBR1_LOW_2 ADDRESS 0x18028 RW
--PRAGMA BANKED non_secure
SMMU_CB8_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB9_TTBR1_LOW_2 ADDRESS 0x19028 RW
--PRAGMA BANKED non_secure
SMMU_CB9_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB10_TTBR1_LOW_2 ADDRESS 0x1A028 RW
--PRAGMA BANKED non_secure
SMMU_CB10_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB11_TTBR1_LOW_2 ADDRESS 0x1B028 RW
--PRAGMA BANKED non_secure
SMMU_CB11_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB12_TTBR1_LOW_2 ADDRESS 0x1C028 RW
--PRAGMA BANKED non_secure
SMMU_CB12_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB13_TTBR1_LOW_2 ADDRESS 0x1D028 RW
--PRAGMA BANKED non_secure
SMMU_CB13_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB14_TTBR1_LOW_2 ADDRESS 0x1E028 RW
--PRAGMA BANKED non_secure
SMMU_CB14_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB15_TTBR1_LOW_2 ADDRESS 0x1F028 RW
--PRAGMA BANKED non_secure
SMMU_CB15_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
        ADDRESS_31_7 BIT[31:7]
        ADDRESS_6_IRGN0 BIT[6]
        ADDRESS_5_NOS BIT[5]
        ADDRESS_4_3_RGN BIT[4:3]
        ADDRESS_2 BIT[2]
        ADDRESS_1_S BIT[1]
        ADDRESS_0_IRGN1 BIT[0]

SMMU_CB0_TTBR1_HIGH_2 ADDRESS 0x1002C RW
--PRAGMA BANKED non_secure
SMMU_CB0_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB1_TTBR1_HIGH_2 ADDRESS 0x1102C RW
--PRAGMA BANKED non_secure
SMMU_CB1_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB2_TTBR1_HIGH_2 ADDRESS 0x1202C RW
--PRAGMA BANKED non_secure
SMMU_CB2_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB3_TTBR1_HIGH_2 ADDRESS 0x1302C RW
--PRAGMA BANKED non_secure
SMMU_CB3_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB4_TTBR1_HIGH_2 ADDRESS 0x1402C RW
--PRAGMA BANKED non_secure
SMMU_CB4_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB5_TTBR1_HIGH_2 ADDRESS 0x1502C RW
--PRAGMA BANKED non_secure
SMMU_CB5_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB6_TTBR1_HIGH_2 ADDRESS 0x1602C RW
--PRAGMA BANKED non_secure
SMMU_CB6_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB7_TTBR1_HIGH_2 ADDRESS 0x1702C RW
--PRAGMA BANKED non_secure
SMMU_CB7_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB8_TTBR1_HIGH_2 ADDRESS 0x1802C RW
--PRAGMA BANKED non_secure
SMMU_CB8_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB9_TTBR1_HIGH_2 ADDRESS 0x1902C RW
--PRAGMA BANKED non_secure
SMMU_CB9_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB10_TTBR1_HIGH_2 ADDRESS 0x1A02C RW
--PRAGMA BANKED non_secure
SMMU_CB10_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB11_TTBR1_HIGH_2 ADDRESS 0x1B02C RW
--PRAGMA BANKED non_secure
SMMU_CB11_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB12_TTBR1_HIGH_2 ADDRESS 0x1C02C RW
--PRAGMA BANKED non_secure
SMMU_CB12_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB13_TTBR1_HIGH_2 ADDRESS 0x1D02C RW
--PRAGMA BANKED non_secure
SMMU_CB13_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB14_TTBR1_HIGH_2 ADDRESS 0x1E02C RW
--PRAGMA BANKED non_secure
SMMU_CB14_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB15_TTBR1_HIGH_2 ADDRESS 0x1F02C RW
--PRAGMA BANKED non_secure
SMMU_CB15_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
        ASID BIT[31:16]
        ADDRESS BIT[15:0]

SMMU_CB0_TCR_LPAE_2 ADDRESS 0x10030 RW
--PRAGMA BANKED non_secure
SMMU_CB0_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB1_TCR_LPAE_2 ADDRESS 0x11030 RW
--PRAGMA BANKED non_secure
SMMU_CB1_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB2_TCR_LPAE_2 ADDRESS 0x12030 RW
--PRAGMA BANKED non_secure
SMMU_CB2_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB3_TCR_LPAE_2 ADDRESS 0x13030 RW
--PRAGMA BANKED non_secure
SMMU_CB3_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB4_TCR_LPAE_2 ADDRESS 0x14030 RW
--PRAGMA BANKED non_secure
SMMU_CB4_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB5_TCR_LPAE_2 ADDRESS 0x15030 RW
--PRAGMA BANKED non_secure
SMMU_CB5_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB6_TCR_LPAE_2 ADDRESS 0x16030 RW
--PRAGMA BANKED non_secure
SMMU_CB6_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB7_TCR_LPAE_2 ADDRESS 0x17030 RW
--PRAGMA BANKED non_secure
SMMU_CB7_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB8_TCR_LPAE_2 ADDRESS 0x18030 RW
--PRAGMA BANKED non_secure
SMMU_CB8_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB9_TCR_LPAE_2 ADDRESS 0x19030 RW
--PRAGMA BANKED non_secure
SMMU_CB9_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB10_TCR_LPAE_2 ADDRESS 0x1A030 RW
--PRAGMA BANKED non_secure
SMMU_CB10_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB11_TCR_LPAE_2 ADDRESS 0x1B030 RW
--PRAGMA BANKED non_secure
SMMU_CB11_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB12_TCR_LPAE_2 ADDRESS 0x1C030 RW
--PRAGMA BANKED non_secure
SMMU_CB12_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB13_TCR_LPAE_2 ADDRESS 0x1D030 RW
--PRAGMA BANKED non_secure
SMMU_CB13_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB14_TCR_LPAE_2 ADDRESS 0x1E030 RW
--PRAGMA BANKED non_secure
SMMU_CB14_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB15_TCR_LPAE_2 ADDRESS 0x1F030 RW
--PRAGMA BANKED non_secure
SMMU_CB15_TCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
        EAE BIT[31]
        NSCFG1_TG1 BIT[30]
        SH1 BIT[29:28]
        ORGN1 BIT[27:26]
        IRGN1 BIT[25:24]
        EPD1 BIT[23]
        A1 BIT[22]
        T1SZ_5_3 BIT[21:19]
        T1SZ_2_0_PASIZE BIT[18:16]
        NSCFG0_TG0 BIT[14]
        SH0 BIT[13:12]
        ORGN0 BIT[11:10]
        IRGN0 BIT[9:8]
        SL0_1_EPD0 BIT[7]
        SL0_0 BIT[6]
        PD1_T0SZ_5 BIT[5]
        S_PD0_T0SZ_4 BIT[4]
        T0SZ_3_0 BIT[3:0]

SMMU_CB0_CONTEXTIDR_2 ADDRESS 0x10034 RW
--PRAGMA BANKED non_secure
SMMU_CB0_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB1_CONTEXTIDR_2 ADDRESS 0x11034 RW
--PRAGMA BANKED non_secure
SMMU_CB1_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB2_CONTEXTIDR_2 ADDRESS 0x12034 RW
--PRAGMA BANKED non_secure
SMMU_CB2_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB3_CONTEXTIDR_2 ADDRESS 0x13034 RW
--PRAGMA BANKED non_secure
SMMU_CB3_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB4_CONTEXTIDR_2 ADDRESS 0x14034 RW
--PRAGMA BANKED non_secure
SMMU_CB4_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB5_CONTEXTIDR_2 ADDRESS 0x15034 RW
--PRAGMA BANKED non_secure
SMMU_CB5_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB6_CONTEXTIDR_2 ADDRESS 0x16034 RW
--PRAGMA BANKED non_secure
SMMU_CB6_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB7_CONTEXTIDR_2 ADDRESS 0x17034 RW
--PRAGMA BANKED non_secure
SMMU_CB7_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB8_CONTEXTIDR_2 ADDRESS 0x18034 RW
--PRAGMA BANKED non_secure
SMMU_CB8_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB9_CONTEXTIDR_2 ADDRESS 0x19034 RW
--PRAGMA BANKED non_secure
SMMU_CB9_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB10_CONTEXTIDR_2 ADDRESS 0x1A034 RW
--PRAGMA BANKED non_secure
SMMU_CB10_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB11_CONTEXTIDR_2 ADDRESS 0x1B034 RW
--PRAGMA BANKED non_secure
SMMU_CB11_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB12_CONTEXTIDR_2 ADDRESS 0x1C034 RW
--PRAGMA BANKED non_secure
SMMU_CB12_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB13_CONTEXTIDR_2 ADDRESS 0x1D034 RW
--PRAGMA BANKED non_secure
SMMU_CB13_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB14_CONTEXTIDR_2 ADDRESS 0x1E034 RW
--PRAGMA BANKED non_secure
SMMU_CB14_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB15_CONTEXTIDR_2 ADDRESS 0x1F034 RW
--PRAGMA BANKED non_secure
SMMU_CB15_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
        PROCID BIT[31:8]
        ASID BIT[7:0]

SMMU_CB0_PRRR_MAIR0_2 ADDRESS 0x10038 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB1_PRRR_MAIR0_2 ADDRESS 0x11038 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB2_PRRR_MAIR0_2 ADDRESS 0x12038 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB3_PRRR_MAIR0_2 ADDRESS 0x13038 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB4_PRRR_MAIR0_2 ADDRESS 0x14038 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB5_PRRR_MAIR0_2 ADDRESS 0x15038 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB6_PRRR_MAIR0_2 ADDRESS 0x16038 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB7_PRRR_MAIR0_2 ADDRESS 0x17038 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB8_PRRR_MAIR0_2 ADDRESS 0x18038 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB9_PRRR_MAIR0_2 ADDRESS 0x19038 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB10_PRRR_MAIR0_2 ADDRESS 0x1A038 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB11_PRRR_MAIR0_2 ADDRESS 0x1B038 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB12_PRRR_MAIR0_2 ADDRESS 0x1C038 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB13_PRRR_MAIR0_2 ADDRESS 0x1D038 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB14_PRRR_MAIR0_2 ADDRESS 0x1E038 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB15_PRRR_MAIR0_2 ADDRESS 0x1F038 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PRRR_MAIR0_2 RESET_VALUE 0xXX0XXXXX
        NOS7 BIT[31]
        NOS6 BIT[30]
        NOS5 BIT[29]
        NOS4 BIT[28]
        NOS3 BIT[27]
        NOS2 BIT[26]
        NOS1 BIT[25]
        NOS0 BIT[24]
        NS1 BIT[19]
        NS0 BIT[18]
        DS1 BIT[17]
        DS0 BIT[16]
        TR7 BIT[15:14]
        TR6 BIT[13:12]
        TR5 BIT[11:10]
        TR4 BIT[9:8]
        TR3 BIT[7:6]
        TR2 BIT[5:4]
        TR1 BIT[3:2]
        TR0 BIT[1:0]

SMMU_CB0_NMRR_MAIR1_2 ADDRESS 0x1003C RW
--PRAGMA BANKED non_secure
SMMU_CB0_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB1_NMRR_MAIR1_2 ADDRESS 0x1103C RW
--PRAGMA BANKED non_secure
SMMU_CB1_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB2_NMRR_MAIR1_2 ADDRESS 0x1203C RW
--PRAGMA BANKED non_secure
SMMU_CB2_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB3_NMRR_MAIR1_2 ADDRESS 0x1303C RW
--PRAGMA BANKED non_secure
SMMU_CB3_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB4_NMRR_MAIR1_2 ADDRESS 0x1403C RW
--PRAGMA BANKED non_secure
SMMU_CB4_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB5_NMRR_MAIR1_2 ADDRESS 0x1503C RW
--PRAGMA BANKED non_secure
SMMU_CB5_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB6_NMRR_MAIR1_2 ADDRESS 0x1603C RW
--PRAGMA BANKED non_secure
SMMU_CB6_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB7_NMRR_MAIR1_2 ADDRESS 0x1703C RW
--PRAGMA BANKED non_secure
SMMU_CB7_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB8_NMRR_MAIR1_2 ADDRESS 0x1803C RW
--PRAGMA BANKED non_secure
SMMU_CB8_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB9_NMRR_MAIR1_2 ADDRESS 0x1903C RW
--PRAGMA BANKED non_secure
SMMU_CB9_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB10_NMRR_MAIR1_2 ADDRESS 0x1A03C RW
--PRAGMA BANKED non_secure
SMMU_CB10_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB11_NMRR_MAIR1_2 ADDRESS 0x1B03C RW
--PRAGMA BANKED non_secure
SMMU_CB11_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB12_NMRR_MAIR1_2 ADDRESS 0x1C03C RW
--PRAGMA BANKED non_secure
SMMU_CB12_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB13_NMRR_MAIR1_2 ADDRESS 0x1D03C RW
--PRAGMA BANKED non_secure
SMMU_CB13_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB14_NMRR_MAIR1_2 ADDRESS 0x1E03C RW
--PRAGMA BANKED non_secure
SMMU_CB14_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB15_NMRR_MAIR1_2 ADDRESS 0x1F03C RW
--PRAGMA BANKED non_secure
SMMU_CB15_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
        OR7 BIT[31:30]
        OR6 BIT[29:28]
        OR5 BIT[27:26]
        OR4 BIT[25:24]
        OR3 BIT[23:22]
        OR2 BIT[21:20]
        OR1 BIT[19:18]
        OR0 BIT[17:16]
        IR7 BIT[15:14]
        IR6 BIT[13:12]
        IR5 BIT[11:10]
        IR4 BIT[9:8]
        IR3 BIT[7:6]
        IR2 BIT[5:4]
        IR1 BIT[3:2]
        IR0 BIT[1:0]

SMMU_CB0_FSR_2 ADDRESS 0x10058 W
--PRAGMA BANKED non_secure
SMMU_CB0_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB1_FSR_2 ADDRESS 0x11058 W
--PRAGMA BANKED non_secure
SMMU_CB1_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB2_FSR_2 ADDRESS 0x12058 W
--PRAGMA BANKED non_secure
SMMU_CB2_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB3_FSR_2 ADDRESS 0x13058 W
--PRAGMA BANKED non_secure
SMMU_CB3_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB4_FSR_2 ADDRESS 0x14058 W
--PRAGMA BANKED non_secure
SMMU_CB4_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB5_FSR_2 ADDRESS 0x15058 W
--PRAGMA BANKED non_secure
SMMU_CB5_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB6_FSR_2 ADDRESS 0x16058 W
--PRAGMA BANKED non_secure
SMMU_CB6_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB7_FSR_2 ADDRESS 0x17058 W
--PRAGMA BANKED non_secure
SMMU_CB7_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB8_FSR_2 ADDRESS 0x18058 W
--PRAGMA BANKED non_secure
SMMU_CB8_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB9_FSR_2 ADDRESS 0x19058 W
--PRAGMA BANKED non_secure
SMMU_CB9_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB10_FSR_2 ADDRESS 0x1A058 W
--PRAGMA BANKED non_secure
SMMU_CB10_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB11_FSR_2 ADDRESS 0x1B058 W
--PRAGMA BANKED non_secure
SMMU_CB11_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB12_FSR_2 ADDRESS 0x1C058 W
--PRAGMA BANKED non_secure
SMMU_CB12_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB13_FSR_2 ADDRESS 0x1D058 W
--PRAGMA BANKED non_secure
SMMU_CB13_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB14_FSR_2 ADDRESS 0x1E058 W
--PRAGMA BANKED non_secure
SMMU_CB14_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB15_FSR_2 ADDRESS 0x1F058 W
--PRAGMA BANKED non_secure
SMMU_CB15_FSR_2 RESET_VALUE 0x00000000
        MULTI BIT[31]
        SS BIT[30]
        FORMAT BIT[10:9]
        UUT BIT[8]
        ASF BIT[7]
        TLBLKF BIT[6]
        TLBMCF BIT[5]
        EF BIT[4]
        PF BIT[3]
        AFF BIT[2]
        TF BIT[1]

SMMU_CB0_FSRRESTORE_2 ADDRESS 0x1005C W
--PRAGMA BANKED non_secure
SMMU_CB0_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB1_FSRRESTORE_2 ADDRESS 0x1105C W
--PRAGMA BANKED non_secure
SMMU_CB1_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB2_FSRRESTORE_2 ADDRESS 0x1205C W
--PRAGMA BANKED non_secure
SMMU_CB2_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB3_FSRRESTORE_2 ADDRESS 0x1305C W
--PRAGMA BANKED non_secure
SMMU_CB3_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB4_FSRRESTORE_2 ADDRESS 0x1405C W
--PRAGMA BANKED non_secure
SMMU_CB4_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB5_FSRRESTORE_2 ADDRESS 0x1505C W
--PRAGMA BANKED non_secure
SMMU_CB5_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB6_FSRRESTORE_2 ADDRESS 0x1605C W
--PRAGMA BANKED non_secure
SMMU_CB6_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB7_FSRRESTORE_2 ADDRESS 0x1705C W
--PRAGMA BANKED non_secure
SMMU_CB7_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB8_FSRRESTORE_2 ADDRESS 0x1805C W
--PRAGMA BANKED non_secure
SMMU_CB8_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB9_FSRRESTORE_2 ADDRESS 0x1905C W
--PRAGMA BANKED non_secure
SMMU_CB9_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB10_FSRRESTORE_2 ADDRESS 0x1A05C W
--PRAGMA BANKED non_secure
SMMU_CB10_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB11_FSRRESTORE_2 ADDRESS 0x1B05C W
--PRAGMA BANKED non_secure
SMMU_CB11_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB12_FSRRESTORE_2 ADDRESS 0x1C05C W
--PRAGMA BANKED non_secure
SMMU_CB12_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB13_FSRRESTORE_2 ADDRESS 0x1D05C W
--PRAGMA BANKED non_secure
SMMU_CB13_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB14_FSRRESTORE_2 ADDRESS 0x1E05C W
--PRAGMA BANKED non_secure
SMMU_CB14_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB15_FSRRESTORE_2 ADDRESS 0x1F05C W
--PRAGMA BANKED non_secure
SMMU_CB15_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB0_FAR_LOW_2 ADDRESS 0x10060 RW
--PRAGMA BANKED non_secure
SMMU_CB0_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB1_FAR_LOW_2 ADDRESS 0x11060 RW
--PRAGMA BANKED non_secure
SMMU_CB1_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB2_FAR_LOW_2 ADDRESS 0x12060 RW
--PRAGMA BANKED non_secure
SMMU_CB2_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB3_FAR_LOW_2 ADDRESS 0x13060 RW
--PRAGMA BANKED non_secure
SMMU_CB3_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB4_FAR_LOW_2 ADDRESS 0x14060 RW
--PRAGMA BANKED non_secure
SMMU_CB4_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB5_FAR_LOW_2 ADDRESS 0x15060 RW
--PRAGMA BANKED non_secure
SMMU_CB5_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB6_FAR_LOW_2 ADDRESS 0x16060 RW
--PRAGMA BANKED non_secure
SMMU_CB6_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB7_FAR_LOW_2 ADDRESS 0x17060 RW
--PRAGMA BANKED non_secure
SMMU_CB7_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB8_FAR_LOW_2 ADDRESS 0x18060 RW
--PRAGMA BANKED non_secure
SMMU_CB8_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB9_FAR_LOW_2 ADDRESS 0x19060 RW
--PRAGMA BANKED non_secure
SMMU_CB9_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB10_FAR_LOW_2 ADDRESS 0x1A060 RW
--PRAGMA BANKED non_secure
SMMU_CB10_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB11_FAR_LOW_2 ADDRESS 0x1B060 RW
--PRAGMA BANKED non_secure
SMMU_CB11_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB12_FAR_LOW_2 ADDRESS 0x1C060 RW
--PRAGMA BANKED non_secure
SMMU_CB12_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB13_FAR_LOW_2 ADDRESS 0x1D060 RW
--PRAGMA BANKED non_secure
SMMU_CB13_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB14_FAR_LOW_2 ADDRESS 0x1E060 RW
--PRAGMA BANKED non_secure
SMMU_CB14_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB15_FAR_LOW_2 ADDRESS 0x1F060 RW
--PRAGMA BANKED non_secure
SMMU_CB15_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        BITS BIT[31:0]

SMMU_CB0_FAR_HIGH_2 ADDRESS 0x10064 RW
--PRAGMA BANKED non_secure
SMMU_CB0_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB1_FAR_HIGH_2 ADDRESS 0x11064 RW
--PRAGMA BANKED non_secure
SMMU_CB1_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB2_FAR_HIGH_2 ADDRESS 0x12064 RW
--PRAGMA BANKED non_secure
SMMU_CB2_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB3_FAR_HIGH_2 ADDRESS 0x13064 RW
--PRAGMA BANKED non_secure
SMMU_CB3_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB4_FAR_HIGH_2 ADDRESS 0x14064 RW
--PRAGMA BANKED non_secure
SMMU_CB4_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB5_FAR_HIGH_2 ADDRESS 0x15064 RW
--PRAGMA BANKED non_secure
SMMU_CB5_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB6_FAR_HIGH_2 ADDRESS 0x16064 RW
--PRAGMA BANKED non_secure
SMMU_CB6_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB7_FAR_HIGH_2 ADDRESS 0x17064 RW
--PRAGMA BANKED non_secure
SMMU_CB7_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB8_FAR_HIGH_2 ADDRESS 0x18064 RW
--PRAGMA BANKED non_secure
SMMU_CB8_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB9_FAR_HIGH_2 ADDRESS 0x19064 RW
--PRAGMA BANKED non_secure
SMMU_CB9_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB10_FAR_HIGH_2 ADDRESS 0x1A064 RW
--PRAGMA BANKED non_secure
SMMU_CB10_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB11_FAR_HIGH_2 ADDRESS 0x1B064 RW
--PRAGMA BANKED non_secure
SMMU_CB11_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB12_FAR_HIGH_2 ADDRESS 0x1C064 RW
--PRAGMA BANKED non_secure
SMMU_CB12_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB13_FAR_HIGH_2 ADDRESS 0x1D064 RW
--PRAGMA BANKED non_secure
SMMU_CB13_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB14_FAR_HIGH_2 ADDRESS 0x1E064 RW
--PRAGMA BANKED non_secure
SMMU_CB14_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB15_FAR_HIGH_2 ADDRESS 0x1F064 RW
--PRAGMA BANKED non_secure
SMMU_CB15_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
        BITS BIT[16:0]

SMMU_CB0_FSYNR0_2 ADDRESS 0x10068 RW
--PRAGMA BANKED non_secure
SMMU_CB0_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB1_FSYNR0_2 ADDRESS 0x11068 RW
--PRAGMA BANKED non_secure
SMMU_CB1_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB2_FSYNR0_2 ADDRESS 0x12068 RW
--PRAGMA BANKED non_secure
SMMU_CB2_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB3_FSYNR0_2 ADDRESS 0x13068 RW
--PRAGMA BANKED non_secure
SMMU_CB3_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB4_FSYNR0_2 ADDRESS 0x14068 RW
--PRAGMA BANKED non_secure
SMMU_CB4_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB5_FSYNR0_2 ADDRESS 0x15068 RW
--PRAGMA BANKED non_secure
SMMU_CB5_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB6_FSYNR0_2 ADDRESS 0x16068 RW
--PRAGMA BANKED non_secure
SMMU_CB6_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB7_FSYNR0_2 ADDRESS 0x17068 RW
--PRAGMA BANKED non_secure
SMMU_CB7_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB8_FSYNR0_2 ADDRESS 0x18068 RW
--PRAGMA BANKED non_secure
SMMU_CB8_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB9_FSYNR0_2 ADDRESS 0x19068 RW
--PRAGMA BANKED non_secure
SMMU_CB9_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB10_FSYNR0_2 ADDRESS 0x1A068 RW
--PRAGMA BANKED non_secure
SMMU_CB10_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB11_FSYNR0_2 ADDRESS 0x1B068 RW
--PRAGMA BANKED non_secure
SMMU_CB11_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB12_FSYNR0_2 ADDRESS 0x1C068 RW
--PRAGMA BANKED non_secure
SMMU_CB12_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB13_FSYNR0_2 ADDRESS 0x1D068 RW
--PRAGMA BANKED non_secure
SMMU_CB13_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB14_FSYNR0_2 ADDRESS 0x1E068 RW
--PRAGMA BANKED non_secure
SMMU_CB14_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB15_FSYNR0_2 ADDRESS 0x1F068 RW
--PRAGMA BANKED non_secure
SMMU_CB15_FSYNR0_2 RESET_VALUE 0x000X0XXX
        S1CBNDX BIT[19:16]
        AFR BIT[11]
        PTWF BIT[10]
        ATOF BIT[9]
        NSATTR BIT[8]
        IND BIT[6]
        PNU BIT[5]
        WNR BIT[4]
        PLVL BIT[1:0]

SMMU_CB0_IPAFAR_LOW_2 ADDRESS 0x10070 RW
--PRAGMA BANKED non_secure
SMMU_CB0_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB1_IPAFAR_LOW_2 ADDRESS 0x11070 RW
--PRAGMA BANKED non_secure
SMMU_CB1_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB2_IPAFAR_LOW_2 ADDRESS 0x12070 RW
--PRAGMA BANKED non_secure
SMMU_CB2_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB3_IPAFAR_LOW_2 ADDRESS 0x13070 RW
--PRAGMA BANKED non_secure
SMMU_CB3_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB4_IPAFAR_LOW_2 ADDRESS 0x14070 RW
--PRAGMA BANKED non_secure
SMMU_CB4_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB5_IPAFAR_LOW_2 ADDRESS 0x15070 RW
--PRAGMA BANKED non_secure
SMMU_CB5_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB6_IPAFAR_LOW_2 ADDRESS 0x16070 RW
--PRAGMA BANKED non_secure
SMMU_CB6_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB7_IPAFAR_LOW_2 ADDRESS 0x17070 RW
--PRAGMA BANKED non_secure
SMMU_CB7_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB8_IPAFAR_LOW_2 ADDRESS 0x18070 RW
--PRAGMA BANKED non_secure
SMMU_CB8_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB9_IPAFAR_LOW_2 ADDRESS 0x19070 RW
--PRAGMA BANKED non_secure
SMMU_CB9_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB10_IPAFAR_LOW_2 ADDRESS 0x1A070 RW
--PRAGMA BANKED non_secure
SMMU_CB10_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB11_IPAFAR_LOW_2 ADDRESS 0x1B070 RW
--PRAGMA BANKED non_secure
SMMU_CB11_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB12_IPAFAR_LOW_2 ADDRESS 0x1C070 RW
--PRAGMA BANKED non_secure
SMMU_CB12_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB13_IPAFAR_LOW_2 ADDRESS 0x1D070 RW
--PRAGMA BANKED non_secure
SMMU_CB13_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB14_IPAFAR_LOW_2 ADDRESS 0x1E070 RW
--PRAGMA BANKED non_secure
SMMU_CB14_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB15_IPAFAR_LOW_2 ADDRESS 0x1F070 RW
--PRAGMA BANKED non_secure
SMMU_CB15_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
        IPAFAR_L BIT[31:12]
        FAR_RO BIT[11:0]

SMMU_CB0_IPAFAR_HIGH_2 ADDRESS 0x10074 RW
--PRAGMA BANKED non_secure
SMMU_CB0_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB1_IPAFAR_HIGH_2 ADDRESS 0x11074 RW
--PRAGMA BANKED non_secure
SMMU_CB1_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB2_IPAFAR_HIGH_2 ADDRESS 0x12074 RW
--PRAGMA BANKED non_secure
SMMU_CB2_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB3_IPAFAR_HIGH_2 ADDRESS 0x13074 RW
--PRAGMA BANKED non_secure
SMMU_CB3_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB4_IPAFAR_HIGH_2 ADDRESS 0x14074 RW
--PRAGMA BANKED non_secure
SMMU_CB4_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB5_IPAFAR_HIGH_2 ADDRESS 0x15074 RW
--PRAGMA BANKED non_secure
SMMU_CB5_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB6_IPAFAR_HIGH_2 ADDRESS 0x16074 RW
--PRAGMA BANKED non_secure
SMMU_CB6_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB7_IPAFAR_HIGH_2 ADDRESS 0x17074 RW
--PRAGMA BANKED non_secure
SMMU_CB7_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB8_IPAFAR_HIGH_2 ADDRESS 0x18074 RW
--PRAGMA BANKED non_secure
SMMU_CB8_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB9_IPAFAR_HIGH_2 ADDRESS 0x19074 RW
--PRAGMA BANKED non_secure
SMMU_CB9_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB10_IPAFAR_HIGH_2 ADDRESS 0x1A074 RW
--PRAGMA BANKED non_secure
SMMU_CB10_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB11_IPAFAR_HIGH_2 ADDRESS 0x1B074 RW
--PRAGMA BANKED non_secure
SMMU_CB11_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB12_IPAFAR_HIGH_2 ADDRESS 0x1C074 RW
--PRAGMA BANKED non_secure
SMMU_CB12_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB13_IPAFAR_HIGH_2 ADDRESS 0x1D074 RW
--PRAGMA BANKED non_secure
SMMU_CB13_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB14_IPAFAR_HIGH_2 ADDRESS 0x1E074 RW
--PRAGMA BANKED non_secure
SMMU_CB14_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB15_IPAFAR_HIGH_2 ADDRESS 0x1F074 RW
--PRAGMA BANKED non_secure
SMMU_CB15_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
        BITS BIT[15:0]

SMMU_CB0_TLBIVA_LOW_2 ADDRESS 0x10600 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB1_TLBIVA_LOW_2 ADDRESS 0x11600 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB2_TLBIVA_LOW_2 ADDRESS 0x12600 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB3_TLBIVA_LOW_2 ADDRESS 0x13600 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB4_TLBIVA_LOW_2 ADDRESS 0x14600 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB5_TLBIVA_LOW_2 ADDRESS 0x15600 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB6_TLBIVA_LOW_2 ADDRESS 0x16600 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB7_TLBIVA_LOW_2 ADDRESS 0x17600 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB8_TLBIVA_LOW_2 ADDRESS 0x18600 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB9_TLBIVA_LOW_2 ADDRESS 0x19600 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB10_TLBIVA_LOW_2 ADDRESS 0x1A600 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB11_TLBIVA_LOW_2 ADDRESS 0x1B600 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB12_TLBIVA_LOW_2 ADDRESS 0x1C600 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB13_TLBIVA_LOW_2 ADDRESS 0x1D600 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB14_TLBIVA_LOW_2 ADDRESS 0x1E600 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB15_TLBIVA_LOW_2 ADDRESS 0x1F600 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB0_TLBIVA_HIGH_2 ADDRESS 0x10604 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB1_TLBIVA_HIGH_2 ADDRESS 0x11604 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB2_TLBIVA_HIGH_2 ADDRESS 0x12604 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB3_TLBIVA_HIGH_2 ADDRESS 0x13604 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB4_TLBIVA_HIGH_2 ADDRESS 0x14604 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB5_TLBIVA_HIGH_2 ADDRESS 0x15604 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB6_TLBIVA_HIGH_2 ADDRESS 0x16604 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB7_TLBIVA_HIGH_2 ADDRESS 0x17604 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB8_TLBIVA_HIGH_2 ADDRESS 0x18604 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB9_TLBIVA_HIGH_2 ADDRESS 0x19604 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB10_TLBIVA_HIGH_2 ADDRESS 0x1A604 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB11_TLBIVA_HIGH_2 ADDRESS 0x1B604 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB12_TLBIVA_HIGH_2 ADDRESS 0x1C604 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB13_TLBIVA_HIGH_2 ADDRESS 0x1D604 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB14_TLBIVA_HIGH_2 ADDRESS 0x1E604 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB15_TLBIVA_HIGH_2 ADDRESS 0x1F604 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB0_TLBIVAA_LOW_2 ADDRESS 0x10608 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB1_TLBIVAA_LOW_2 ADDRESS 0x11608 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB2_TLBIVAA_LOW_2 ADDRESS 0x12608 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB3_TLBIVAA_LOW_2 ADDRESS 0x13608 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB4_TLBIVAA_LOW_2 ADDRESS 0x14608 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB5_TLBIVAA_LOW_2 ADDRESS 0x15608 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB6_TLBIVAA_LOW_2 ADDRESS 0x16608 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB7_TLBIVAA_LOW_2 ADDRESS 0x17608 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB8_TLBIVAA_LOW_2 ADDRESS 0x18608 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB9_TLBIVAA_LOW_2 ADDRESS 0x19608 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB10_TLBIVAA_LOW_2 ADDRESS 0x1A608 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB11_TLBIVAA_LOW_2 ADDRESS 0x1B608 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB12_TLBIVAA_LOW_2 ADDRESS 0x1C608 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB13_TLBIVAA_LOW_2 ADDRESS 0x1D608 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB14_TLBIVAA_LOW_2 ADDRESS 0x1E608 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB15_TLBIVAA_LOW_2 ADDRESS 0x1F608 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB0_TLBIVAA_HIGH_2 ADDRESS 0x1060C W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB1_TLBIVAA_HIGH_2 ADDRESS 0x1160C W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB2_TLBIVAA_HIGH_2 ADDRESS 0x1260C W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB3_TLBIVAA_HIGH_2 ADDRESS 0x1360C W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB4_TLBIVAA_HIGH_2 ADDRESS 0x1460C W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB5_TLBIVAA_HIGH_2 ADDRESS 0x1560C W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB6_TLBIVAA_HIGH_2 ADDRESS 0x1660C W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB7_TLBIVAA_HIGH_2 ADDRESS 0x1760C W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB8_TLBIVAA_HIGH_2 ADDRESS 0x1860C W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB9_TLBIVAA_HIGH_2 ADDRESS 0x1960C W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB10_TLBIVAA_HIGH_2 ADDRESS 0x1A60C W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB11_TLBIVAA_HIGH_2 ADDRESS 0x1B60C W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB12_TLBIVAA_HIGH_2 ADDRESS 0x1C60C W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB13_TLBIVAA_HIGH_2 ADDRESS 0x1D60C W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB14_TLBIVAA_HIGH_2 ADDRESS 0x1E60C W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB15_TLBIVAA_HIGH_2 ADDRESS 0x1F60C W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB0_TLBIASID_2 ADDRESS 0x10610 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB1_TLBIASID_2 ADDRESS 0x11610 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB2_TLBIASID_2 ADDRESS 0x12610 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB3_TLBIASID_2 ADDRESS 0x13610 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB4_TLBIASID_2 ADDRESS 0x14610 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB5_TLBIASID_2 ADDRESS 0x15610 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB6_TLBIASID_2 ADDRESS 0x16610 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB7_TLBIASID_2 ADDRESS 0x17610 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB8_TLBIASID_2 ADDRESS 0x18610 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB9_TLBIASID_2 ADDRESS 0x19610 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB10_TLBIASID_2 ADDRESS 0x1A610 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB11_TLBIASID_2 ADDRESS 0x1B610 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB12_TLBIASID_2 ADDRESS 0x1C610 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB13_TLBIASID_2 ADDRESS 0x1D610 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB14_TLBIASID_2 ADDRESS 0x1E610 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB15_TLBIASID_2 ADDRESS 0x1F610 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIASID_2 RESET_VALUE 0x00000000
        ASID BIT[15:0]

SMMU_CB0_TLBIALL_2 ADDRESS 0x10618 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB1_TLBIALL_2 ADDRESS 0x11618 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB2_TLBIALL_2 ADDRESS 0x12618 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB3_TLBIALL_2 ADDRESS 0x13618 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB4_TLBIALL_2 ADDRESS 0x14618 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB5_TLBIALL_2 ADDRESS 0x15618 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB6_TLBIALL_2 ADDRESS 0x16618 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB7_TLBIALL_2 ADDRESS 0x17618 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB8_TLBIALL_2 ADDRESS 0x18618 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB9_TLBIALL_2 ADDRESS 0x19618 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB10_TLBIALL_2 ADDRESS 0x1A618 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB11_TLBIALL_2 ADDRESS 0x1B618 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB12_TLBIALL_2 ADDRESS 0x1C618 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB13_TLBIALL_2 ADDRESS 0x1D618 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB14_TLBIALL_2 ADDRESS 0x1E618 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB15_TLBIALL_2 ADDRESS 0x1F618 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIALL_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB0_TLBIVAL_LOW_2 ADDRESS 0x10620 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB1_TLBIVAL_LOW_2 ADDRESS 0x11620 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB2_TLBIVAL_LOW_2 ADDRESS 0x12620 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB3_TLBIVAL_LOW_2 ADDRESS 0x13620 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB4_TLBIVAL_LOW_2 ADDRESS 0x14620 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB5_TLBIVAL_LOW_2 ADDRESS 0x15620 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB6_TLBIVAL_LOW_2 ADDRESS 0x16620 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB7_TLBIVAL_LOW_2 ADDRESS 0x17620 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB8_TLBIVAL_LOW_2 ADDRESS 0x18620 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB9_TLBIVAL_LOW_2 ADDRESS 0x19620 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB10_TLBIVAL_LOW_2 ADDRESS 0x1A620 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB11_TLBIVAL_LOW_2 ADDRESS 0x1B620 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB12_TLBIVAL_LOW_2 ADDRESS 0x1C620 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB13_TLBIVAL_LOW_2 ADDRESS 0x1D620 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB14_TLBIVAL_LOW_2 ADDRESS 0x1E620 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB15_TLBIVAL_LOW_2 ADDRESS 0x1F620 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB0_TLBIVAL_HIGH_2 ADDRESS 0x10624 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB1_TLBIVAL_HIGH_2 ADDRESS 0x11624 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB2_TLBIVAL_HIGH_2 ADDRESS 0x12624 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB3_TLBIVAL_HIGH_2 ADDRESS 0x13624 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB4_TLBIVAL_HIGH_2 ADDRESS 0x14624 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB5_TLBIVAL_HIGH_2 ADDRESS 0x15624 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB6_TLBIVAL_HIGH_2 ADDRESS 0x16624 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB7_TLBIVAL_HIGH_2 ADDRESS 0x17624 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB8_TLBIVAL_HIGH_2 ADDRESS 0x18624 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB9_TLBIVAL_HIGH_2 ADDRESS 0x19624 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB10_TLBIVAL_HIGH_2 ADDRESS 0x1A624 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB11_TLBIVAL_HIGH_2 ADDRESS 0x1B624 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB12_TLBIVAL_HIGH_2 ADDRESS 0x1C624 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB13_TLBIVAL_HIGH_2 ADDRESS 0x1D624 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB14_TLBIVAL_HIGH_2 ADDRESS 0x1E624 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB15_TLBIVAL_HIGH_2 ADDRESS 0x1F624 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB0_TLBIVAAL_LOW_2 ADDRESS 0x10628 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB1_TLBIVAAL_LOW_2 ADDRESS 0x11628 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB2_TLBIVAAL_LOW_2 ADDRESS 0x12628 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB3_TLBIVAAL_LOW_2 ADDRESS 0x13628 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB4_TLBIVAAL_LOW_2 ADDRESS 0x14628 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB5_TLBIVAAL_LOW_2 ADDRESS 0x15628 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB6_TLBIVAAL_LOW_2 ADDRESS 0x16628 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB7_TLBIVAAL_LOW_2 ADDRESS 0x17628 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB8_TLBIVAAL_LOW_2 ADDRESS 0x18628 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB9_TLBIVAAL_LOW_2 ADDRESS 0x19628 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB10_TLBIVAAL_LOW_2 ADDRESS 0x1A628 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB11_TLBIVAAL_LOW_2 ADDRESS 0x1B628 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB12_TLBIVAAL_LOW_2 ADDRESS 0x1C628 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB13_TLBIVAAL_LOW_2 ADDRESS 0x1D628 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB14_TLBIVAAL_LOW_2 ADDRESS 0x1E628 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB15_TLBIVAAL_LOW_2 ADDRESS 0x1F628 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB0_TLBIVAAL_HIGH_2 ADDRESS 0x1062C W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB1_TLBIVAAL_HIGH_2 ADDRESS 0x1162C W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB2_TLBIVAAL_HIGH_2 ADDRESS 0x1262C W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB3_TLBIVAAL_HIGH_2 ADDRESS 0x1362C W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB4_TLBIVAAL_HIGH_2 ADDRESS 0x1462C W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB5_TLBIVAAL_HIGH_2 ADDRESS 0x1562C W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB6_TLBIVAAL_HIGH_2 ADDRESS 0x1662C W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB7_TLBIVAAL_HIGH_2 ADDRESS 0x1762C W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB8_TLBIVAAL_HIGH_2 ADDRESS 0x1862C W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB9_TLBIVAAL_HIGH_2 ADDRESS 0x1962C W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB10_TLBIVAAL_HIGH_2 ADDRESS 0x1A62C W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB11_TLBIVAAL_HIGH_2 ADDRESS 0x1B62C W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB12_TLBIVAAL_HIGH_2 ADDRESS 0x1C62C W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB13_TLBIVAAL_HIGH_2 ADDRESS 0x1D62C W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB14_TLBIVAAL_HIGH_2 ADDRESS 0x1E62C W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB15_TLBIVAAL_HIGH_2 ADDRESS 0x1F62C W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
        ASID BIT[31:16]
        ADDRESS BIT[4:0]

SMMU_CB0_TLBIIPAS2_LOW_2 ADDRESS 0x10630 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB1_TLBIIPAS2_LOW_2 ADDRESS 0x11630 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB2_TLBIIPAS2_LOW_2 ADDRESS 0x12630 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB3_TLBIIPAS2_LOW_2 ADDRESS 0x13630 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB4_TLBIIPAS2_LOW_2 ADDRESS 0x14630 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB5_TLBIIPAS2_LOW_2 ADDRESS 0x15630 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB6_TLBIIPAS2_LOW_2 ADDRESS 0x16630 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB7_TLBIIPAS2_LOW_2 ADDRESS 0x17630 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB8_TLBIIPAS2_LOW_2 ADDRESS 0x18630 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB9_TLBIIPAS2_LOW_2 ADDRESS 0x19630 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB10_TLBIIPAS2_LOW_2 ADDRESS 0x1A630 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB11_TLBIIPAS2_LOW_2 ADDRESS 0x1B630 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB12_TLBIIPAS2_LOW_2 ADDRESS 0x1C630 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB13_TLBIIPAS2_LOW_2 ADDRESS 0x1D630 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB14_TLBIIPAS2_LOW_2 ADDRESS 0x1E630 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB15_TLBIIPAS2_LOW_2 ADDRESS 0x1F630 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB0_TLBIIPAS2_HIGH_2 ADDRESS 0x10634 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB1_TLBIIPAS2_HIGH_2 ADDRESS 0x11634 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB2_TLBIIPAS2_HIGH_2 ADDRESS 0x12634 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB3_TLBIIPAS2_HIGH_2 ADDRESS 0x13634 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB4_TLBIIPAS2_HIGH_2 ADDRESS 0x14634 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB5_TLBIIPAS2_HIGH_2 ADDRESS 0x15634 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB6_TLBIIPAS2_HIGH_2 ADDRESS 0x16634 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB7_TLBIIPAS2_HIGH_2 ADDRESS 0x17634 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB8_TLBIIPAS2_HIGH_2 ADDRESS 0x18634 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB9_TLBIIPAS2_HIGH_2 ADDRESS 0x19634 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB10_TLBIIPAS2_HIGH_2 ADDRESS 0x1A634 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB11_TLBIIPAS2_HIGH_2 ADDRESS 0x1B634 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB12_TLBIIPAS2_HIGH_2 ADDRESS 0x1C634 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB13_TLBIIPAS2_HIGH_2 ADDRESS 0x1D634 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB14_TLBIIPAS2_HIGH_2 ADDRESS 0x1E634 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB15_TLBIIPAS2_HIGH_2 ADDRESS 0x1F634 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB0_TLBIIPAS2L_LOW_2 ADDRESS 0x10638 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB1_TLBIIPAS2L_LOW_2 ADDRESS 0x11638 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB2_TLBIIPAS2L_LOW_2 ADDRESS 0x12638 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB3_TLBIIPAS2L_LOW_2 ADDRESS 0x13638 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB4_TLBIIPAS2L_LOW_2 ADDRESS 0x14638 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB5_TLBIIPAS2L_LOW_2 ADDRESS 0x15638 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB6_TLBIIPAS2L_LOW_2 ADDRESS 0x16638 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB7_TLBIIPAS2L_LOW_2 ADDRESS 0x17638 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB8_TLBIIPAS2L_LOW_2 ADDRESS 0x18638 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB9_TLBIIPAS2L_LOW_2 ADDRESS 0x19638 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB10_TLBIIPAS2L_LOW_2 ADDRESS 0x1A638 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB11_TLBIIPAS2L_LOW_2 ADDRESS 0x1B638 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB12_TLBIIPAS2L_LOW_2 ADDRESS 0x1C638 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB13_TLBIIPAS2L_LOW_2 ADDRESS 0x1D638 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB14_TLBIIPAS2L_LOW_2 ADDRESS 0x1E638 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB15_TLBIIPAS2L_LOW_2 ADDRESS 0x1F638 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
        ADDRESS BIT[31:0]

SMMU_CB0_TLBIIPAS2L_HIGH_2 ADDRESS 0x1063C W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB1_TLBIIPAS2L_HIGH_2 ADDRESS 0x1163C W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB2_TLBIIPAS2L_HIGH_2 ADDRESS 0x1263C W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB3_TLBIIPAS2L_HIGH_2 ADDRESS 0x1363C W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB4_TLBIIPAS2L_HIGH_2 ADDRESS 0x1463C W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB5_TLBIIPAS2L_HIGH_2 ADDRESS 0x1563C W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB6_TLBIIPAS2L_HIGH_2 ADDRESS 0x1663C W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB7_TLBIIPAS2L_HIGH_2 ADDRESS 0x1763C W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB8_TLBIIPAS2L_HIGH_2 ADDRESS 0x1863C W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB9_TLBIIPAS2L_HIGH_2 ADDRESS 0x1963C W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB10_TLBIIPAS2L_HIGH_2 ADDRESS 0x1A63C W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB11_TLBIIPAS2L_HIGH_2 ADDRESS 0x1B63C W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB12_TLBIIPAS2L_HIGH_2 ADDRESS 0x1C63C W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB13_TLBIIPAS2L_HIGH_2 ADDRESS 0x1D63C W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB14_TLBIIPAS2L_HIGH_2 ADDRESS 0x1E63C W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB15_TLBIIPAS2L_HIGH_2 ADDRESS 0x1F63C W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
        ADDRESS BIT[3:0]

SMMU_CB0_TLBSYNC_2 ADDRESS 0x107F0 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB1_TLBSYNC_2 ADDRESS 0x117F0 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB2_TLBSYNC_2 ADDRESS 0x127F0 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB3_TLBSYNC_2 ADDRESS 0x137F0 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB4_TLBSYNC_2 ADDRESS 0x147F0 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB5_TLBSYNC_2 ADDRESS 0x157F0 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB6_TLBSYNC_2 ADDRESS 0x167F0 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB7_TLBSYNC_2 ADDRESS 0x177F0 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB8_TLBSYNC_2 ADDRESS 0x187F0 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB9_TLBSYNC_2 ADDRESS 0x197F0 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB10_TLBSYNC_2 ADDRESS 0x1A7F0 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB11_TLBSYNC_2 ADDRESS 0x1B7F0 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB12_TLBSYNC_2 ADDRESS 0x1C7F0 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB13_TLBSYNC_2 ADDRESS 0x1D7F0 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB14_TLBSYNC_2 ADDRESS 0x1E7F0 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB15_TLBSYNC_2 ADDRESS 0x1F7F0 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBSYNC_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB0_TLBSTATUS_2 ADDRESS 0x107F4 R
--PRAGMA BANKED non_secure
SMMU_CB0_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB1_TLBSTATUS_2 ADDRESS 0x117F4 R
--PRAGMA BANKED non_secure
SMMU_CB1_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB2_TLBSTATUS_2 ADDRESS 0x127F4 R
--PRAGMA BANKED non_secure
SMMU_CB2_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB3_TLBSTATUS_2 ADDRESS 0x137F4 R
--PRAGMA BANKED non_secure
SMMU_CB3_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB4_TLBSTATUS_2 ADDRESS 0x147F4 R
--PRAGMA BANKED non_secure
SMMU_CB4_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB5_TLBSTATUS_2 ADDRESS 0x157F4 R
--PRAGMA BANKED non_secure
SMMU_CB5_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB6_TLBSTATUS_2 ADDRESS 0x167F4 R
--PRAGMA BANKED non_secure
SMMU_CB6_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB7_TLBSTATUS_2 ADDRESS 0x177F4 R
--PRAGMA BANKED non_secure
SMMU_CB7_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB8_TLBSTATUS_2 ADDRESS 0x187F4 R
--PRAGMA BANKED non_secure
SMMU_CB8_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB9_TLBSTATUS_2 ADDRESS 0x197F4 R
--PRAGMA BANKED non_secure
SMMU_CB9_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB10_TLBSTATUS_2 ADDRESS 0x1A7F4 R
--PRAGMA BANKED non_secure
SMMU_CB10_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB11_TLBSTATUS_2 ADDRESS 0x1B7F4 R
--PRAGMA BANKED non_secure
SMMU_CB11_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB12_TLBSTATUS_2 ADDRESS 0x1C7F4 R
--PRAGMA BANKED non_secure
SMMU_CB12_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB13_TLBSTATUS_2 ADDRESS 0x1D7F4 R
--PRAGMA BANKED non_secure
SMMU_CB13_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB14_TLBSTATUS_2 ADDRESS 0x1E7F4 R
--PRAGMA BANKED non_secure
SMMU_CB14_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB15_TLBSTATUS_2 ADDRESS 0x1F7F4 R
--PRAGMA BANKED non_secure
SMMU_CB15_TLBSTATUS_2 RESET_VALUE 0x00000000
        SACTIVE BIT[0]

SMMU_CB0_PMEVCNTR0_2 ADDRESS 0x10E00 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB1_PMEVCNTR0_2 ADDRESS 0x11E00 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB2_PMEVCNTR0_2 ADDRESS 0x12E00 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB3_PMEVCNTR0_2 ADDRESS 0x13E00 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB4_PMEVCNTR0_2 ADDRESS 0x14E00 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB5_PMEVCNTR0_2 ADDRESS 0x15E00 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB6_PMEVCNTR0_2 ADDRESS 0x16E00 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB7_PMEVCNTR0_2 ADDRESS 0x17E00 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB8_PMEVCNTR0_2 ADDRESS 0x18E00 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB9_PMEVCNTR0_2 ADDRESS 0x19E00 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB10_PMEVCNTR0_2 ADDRESS 0x1AE00 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB11_PMEVCNTR0_2 ADDRESS 0x1BE00 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB12_PMEVCNTR0_2 ADDRESS 0x1CE00 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB13_PMEVCNTR0_2 ADDRESS 0x1DE00 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB14_PMEVCNTR0_2 ADDRESS 0x1EE00 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB15_PMEVCNTR0_2 ADDRESS 0x1FE00 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVCNTR0_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB0_PMEVCNTR1_2 ADDRESS 0x10E04 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB1_PMEVCNTR1_2 ADDRESS 0x11E04 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB2_PMEVCNTR1_2 ADDRESS 0x12E04 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB3_PMEVCNTR1_2 ADDRESS 0x13E04 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB4_PMEVCNTR1_2 ADDRESS 0x14E04 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB5_PMEVCNTR1_2 ADDRESS 0x15E04 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB6_PMEVCNTR1_2 ADDRESS 0x16E04 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB7_PMEVCNTR1_2 ADDRESS 0x17E04 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB8_PMEVCNTR1_2 ADDRESS 0x18E04 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB9_PMEVCNTR1_2 ADDRESS 0x19E04 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB10_PMEVCNTR1_2 ADDRESS 0x1AE04 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB11_PMEVCNTR1_2 ADDRESS 0x1BE04 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB12_PMEVCNTR1_2 ADDRESS 0x1CE04 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB13_PMEVCNTR1_2 ADDRESS 0x1DE04 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB14_PMEVCNTR1_2 ADDRESS 0x1EE04 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB15_PMEVCNTR1_2 ADDRESS 0x1FE04 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVCNTR1_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB0_PMEVCNTR2_2 ADDRESS 0x10E08 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB1_PMEVCNTR2_2 ADDRESS 0x11E08 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB2_PMEVCNTR2_2 ADDRESS 0x12E08 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB3_PMEVCNTR2_2 ADDRESS 0x13E08 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB4_PMEVCNTR2_2 ADDRESS 0x14E08 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB5_PMEVCNTR2_2 ADDRESS 0x15E08 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB6_PMEVCNTR2_2 ADDRESS 0x16E08 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB7_PMEVCNTR2_2 ADDRESS 0x17E08 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB8_PMEVCNTR2_2 ADDRESS 0x18E08 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB9_PMEVCNTR2_2 ADDRESS 0x19E08 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB10_PMEVCNTR2_2 ADDRESS 0x1AE08 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB11_PMEVCNTR2_2 ADDRESS 0x1BE08 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB12_PMEVCNTR2_2 ADDRESS 0x1CE08 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB13_PMEVCNTR2_2 ADDRESS 0x1DE08 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB14_PMEVCNTR2_2 ADDRESS 0x1EE08 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB15_PMEVCNTR2_2 ADDRESS 0x1FE08 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVCNTR2_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB0_PMEVCNTR3_2 ADDRESS 0x10E0C RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB1_PMEVCNTR3_2 ADDRESS 0x11E0C RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB2_PMEVCNTR3_2 ADDRESS 0x12E0C RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB3_PMEVCNTR3_2 ADDRESS 0x13E0C RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB4_PMEVCNTR3_2 ADDRESS 0x14E0C RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB5_PMEVCNTR3_2 ADDRESS 0x15E0C RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB6_PMEVCNTR3_2 ADDRESS 0x16E0C RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB7_PMEVCNTR3_2 ADDRESS 0x17E0C RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB8_PMEVCNTR3_2 ADDRESS 0x18E0C RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB9_PMEVCNTR3_2 ADDRESS 0x19E0C RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB10_PMEVCNTR3_2 ADDRESS 0x1AE0C RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB11_PMEVCNTR3_2 ADDRESS 0x1BE0C RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB12_PMEVCNTR3_2 ADDRESS 0x1CE0C RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB13_PMEVCNTR3_2 ADDRESS 0x1DE0C RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB14_PMEVCNTR3_2 ADDRESS 0x1EE0C RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB15_PMEVCNTR3_2 ADDRESS 0x1FE0C RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVCNTR3_2 RESET_VALUE 0x00000000
        BITS BIT[31:0]

SMMU_CB0_PMEVTYPER0_2 ADDRESS 0x10E80 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER0_2 ADDRESS 0x11E80 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER0_2 ADDRESS 0x12E80 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER0_2 ADDRESS 0x13E80 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER0_2 ADDRESS 0x14E80 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER0_2 ADDRESS 0x15E80 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER0_2 ADDRESS 0x16E80 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER0_2 ADDRESS 0x17E80 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER0_2 ADDRESS 0x18E80 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER0_2 ADDRESS 0x19E80 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER0_2 ADDRESS 0x1AE80 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER0_2 ADDRESS 0x1BE80 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER0_2 ADDRESS 0x1CE80 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER0_2 ADDRESS 0x1DE80 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER0_2 ADDRESS 0x1EE80 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER0_2 ADDRESS 0x1FE80 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB0_PMEVTYPER1_2 ADDRESS 0x10E84 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER1_2 ADDRESS 0x11E84 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER1_2 ADDRESS 0x12E84 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER1_2 ADDRESS 0x13E84 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER1_2 ADDRESS 0x14E84 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER1_2 ADDRESS 0x15E84 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER1_2 ADDRESS 0x16E84 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER1_2 ADDRESS 0x17E84 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER1_2 ADDRESS 0x18E84 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER1_2 ADDRESS 0x19E84 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER1_2 ADDRESS 0x1AE84 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER1_2 ADDRESS 0x1BE84 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER1_2 ADDRESS 0x1CE84 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER1_2 ADDRESS 0x1DE84 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER1_2 ADDRESS 0x1EE84 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER1_2 ADDRESS 0x1FE84 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB0_PMEVTYPER2_2 ADDRESS 0x10E88 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER2_2 ADDRESS 0x11E88 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER2_2 ADDRESS 0x12E88 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER2_2 ADDRESS 0x13E88 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER2_2 ADDRESS 0x14E88 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER2_2 ADDRESS 0x15E88 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER2_2 ADDRESS 0x16E88 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER2_2 ADDRESS 0x17E88 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER2_2 ADDRESS 0x18E88 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER2_2 ADDRESS 0x19E88 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER2_2 ADDRESS 0x1AE88 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER2_2 ADDRESS 0x1BE88 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER2_2 ADDRESS 0x1CE88 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER2_2 ADDRESS 0x1DE88 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER2_2 ADDRESS 0x1EE88 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER2_2 ADDRESS 0x1FE88 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB0_PMEVTYPER3_2 ADDRESS 0x10E8C RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER3_2 ADDRESS 0x11E8C RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER3_2 ADDRESS 0x12E8C RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER3_2 ADDRESS 0x13E8C RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER3_2 ADDRESS 0x14E8C RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER3_2 ADDRESS 0x15E8C RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER3_2 ADDRESS 0x16E8C RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER3_2 ADDRESS 0x17E8C RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER3_2 ADDRESS 0x18E8C RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER3_2 ADDRESS 0x19E8C RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER3_2 ADDRESS 0x1AE8C RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER3_2 ADDRESS 0x1BE8C RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER3_2 ADDRESS 0x1CE8C RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER3_2 ADDRESS 0x1DE8C RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER3_2 ADDRESS 0x1EE8C RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER3_2 ADDRESS 0x1FE8C RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
        P BIT[31]
        U BIT[30]
        NSP BIT[29]
        NSU BIT[28]
        EVENT BIT[4:0]

SMMU_CB0_PMCFGR_2 ADDRESS 0x10F00 R
--PRAGMA BANKED non_secure
SMMU_CB0_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB1_PMCFGR_2 ADDRESS 0x11F00 R
--PRAGMA BANKED non_secure
SMMU_CB1_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB2_PMCFGR_2 ADDRESS 0x12F00 R
--PRAGMA BANKED non_secure
SMMU_CB2_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB3_PMCFGR_2 ADDRESS 0x13F00 R
--PRAGMA BANKED non_secure
SMMU_CB3_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB4_PMCFGR_2 ADDRESS 0x14F00 R
--PRAGMA BANKED non_secure
SMMU_CB4_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB5_PMCFGR_2 ADDRESS 0x15F00 R
--PRAGMA BANKED non_secure
SMMU_CB5_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB6_PMCFGR_2 ADDRESS 0x16F00 R
--PRAGMA BANKED non_secure
SMMU_CB6_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB7_PMCFGR_2 ADDRESS 0x17F00 R
--PRAGMA BANKED non_secure
SMMU_CB7_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB8_PMCFGR_2 ADDRESS 0x18F00 R
--PRAGMA BANKED non_secure
SMMU_CB8_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB9_PMCFGR_2 ADDRESS 0x19F00 R
--PRAGMA BANKED non_secure
SMMU_CB9_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB10_PMCFGR_2 ADDRESS 0x1AF00 R
--PRAGMA BANKED non_secure
SMMU_CB10_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB11_PMCFGR_2 ADDRESS 0x1BF00 R
--PRAGMA BANKED non_secure
SMMU_CB11_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB12_PMCFGR_2 ADDRESS 0x1CF00 R
--PRAGMA BANKED non_secure
SMMU_CB12_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB13_PMCFGR_2 ADDRESS 0x1DF00 R
--PRAGMA BANKED non_secure
SMMU_CB13_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB14_PMCFGR_2 ADDRESS 0x1EF00 R
--PRAGMA BANKED non_secure
SMMU_CB14_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB15_PMCFGR_2 ADDRESS 0x1FF00 R
--PRAGMA BANKED non_secure
SMMU_CB15_PMCFGR_2 RESET_VALUE 0x00011F03
        NCG BIT[31:24]
        UEN BIT[19]
        EX BIT[16]
        CCD BIT[15]
        CC BIT[14]
        SIZE BIT[13:8]
        N BIT[7:0]

SMMU_CB0_PMCR_2 ADDRESS 0x10F04 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB1_PMCR_2 ADDRESS 0x11F04 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB2_PMCR_2 ADDRESS 0x12F04 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB3_PMCR_2 ADDRESS 0x13F04 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB4_PMCR_2 ADDRESS 0x14F04 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB5_PMCR_2 ADDRESS 0x15F04 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB6_PMCR_2 ADDRESS 0x16F04 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB7_PMCR_2 ADDRESS 0x17F04 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB8_PMCR_2 ADDRESS 0x18F04 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB9_PMCR_2 ADDRESS 0x19F04 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB10_PMCR_2 ADDRESS 0x1AF04 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB11_PMCR_2 ADDRESS 0x1BF04 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB12_PMCR_2 ADDRESS 0x1CF04 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB13_PMCR_2 ADDRESS 0x1DF04 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB14_PMCR_2 ADDRESS 0x1EF04 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB15_PMCR_2 ADDRESS 0x1FF04 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMCR_2 RESET_VALUE 0x00000000
        IMP BIT[31:24]
        X BIT[4]
        P BIT[1]
        E BIT[0]

SMMU_CB0_PMCEID_2 ADDRESS 0x10F20 R
--PRAGMA BANKED non_secure
SMMU_CB0_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB1_PMCEID_2 ADDRESS 0x11F20 R
--PRAGMA BANKED non_secure
SMMU_CB1_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB2_PMCEID_2 ADDRESS 0x12F20 R
--PRAGMA BANKED non_secure
SMMU_CB2_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB3_PMCEID_2 ADDRESS 0x13F20 R
--PRAGMA BANKED non_secure
SMMU_CB3_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB4_PMCEID_2 ADDRESS 0x14F20 R
--PRAGMA BANKED non_secure
SMMU_CB4_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB5_PMCEID_2 ADDRESS 0x15F20 R
--PRAGMA BANKED non_secure
SMMU_CB5_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB6_PMCEID_2 ADDRESS 0x16F20 R
--PRAGMA BANKED non_secure
SMMU_CB6_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB7_PMCEID_2 ADDRESS 0x17F20 R
--PRAGMA BANKED non_secure
SMMU_CB7_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB8_PMCEID_2 ADDRESS 0x18F20 R
--PRAGMA BANKED non_secure
SMMU_CB8_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB9_PMCEID_2 ADDRESS 0x19F20 R
--PRAGMA BANKED non_secure
SMMU_CB9_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB10_PMCEID_2 ADDRESS 0x1AF20 R
--PRAGMA BANKED non_secure
SMMU_CB10_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB11_PMCEID_2 ADDRESS 0x1BF20 R
--PRAGMA BANKED non_secure
SMMU_CB11_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB12_PMCEID_2 ADDRESS 0x1CF20 R
--PRAGMA BANKED non_secure
SMMU_CB12_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB13_PMCEID_2 ADDRESS 0x1DF20 R
--PRAGMA BANKED non_secure
SMMU_CB13_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB14_PMCEID_2 ADDRESS 0x1EF20 R
--PRAGMA BANKED non_secure
SMMU_CB14_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB15_PMCEID_2 ADDRESS 0x1FF20 R
--PRAGMA BANKED non_secure
SMMU_CB15_PMCEID_2 RESET_VALUE 0x00030303
        EVENT0X12 BIT[17]
        EVENT0X11 BIT[16]
        EVENT0X10 BIT[15]
        EVENT0X0A BIT[9]
        EVENT0X09 BIT[8]
        EVENT0X08 BIT[7]
        EVENT0X01 BIT[1]
        EVENT0X00 BIT[0]

SMMU_CB0_PMCNTENSE_2 ADDRESS 0x10F40 W
--PRAGMA BANKED non_secure
SMMU_CB0_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB1_PMCNTENSE_2 ADDRESS 0x11F40 W
--PRAGMA BANKED non_secure
SMMU_CB1_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB2_PMCNTENSE_2 ADDRESS 0x12F40 W
--PRAGMA BANKED non_secure
SMMU_CB2_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB3_PMCNTENSE_2 ADDRESS 0x13F40 W
--PRAGMA BANKED non_secure
SMMU_CB3_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB4_PMCNTENSE_2 ADDRESS 0x14F40 W
--PRAGMA BANKED non_secure
SMMU_CB4_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB5_PMCNTENSE_2 ADDRESS 0x15F40 W
--PRAGMA BANKED non_secure
SMMU_CB5_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB6_PMCNTENSE_2 ADDRESS 0x16F40 W
--PRAGMA BANKED non_secure
SMMU_CB6_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB7_PMCNTENSE_2 ADDRESS 0x17F40 W
--PRAGMA BANKED non_secure
SMMU_CB7_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB8_PMCNTENSE_2 ADDRESS 0x18F40 W
--PRAGMA BANKED non_secure
SMMU_CB8_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB9_PMCNTENSE_2 ADDRESS 0x19F40 W
--PRAGMA BANKED non_secure
SMMU_CB9_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB10_PMCNTENSE_2 ADDRESS 0x1AF40 W
--PRAGMA BANKED non_secure
SMMU_CB10_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB11_PMCNTENSE_2 ADDRESS 0x1BF40 W
--PRAGMA BANKED non_secure
SMMU_CB11_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB12_PMCNTENSE_2 ADDRESS 0x1CF40 W
--PRAGMA BANKED non_secure
SMMU_CB12_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB13_PMCNTENSE_2 ADDRESS 0x1DF40 W
--PRAGMA BANKED non_secure
SMMU_CB13_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB14_PMCNTENSE_2 ADDRESS 0x1EF40 W
--PRAGMA BANKED non_secure
SMMU_CB14_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB15_PMCNTENSE_2 ADDRESS 0x1FF40 W
--PRAGMA BANKED non_secure
SMMU_CB15_PMCNTENSE_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB0_PMCNTENCLR_2 ADDRESS 0x10F44 W
--PRAGMA BANKED non_secure
SMMU_CB0_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB1_PMCNTENCLR_2 ADDRESS 0x11F44 W
--PRAGMA BANKED non_secure
SMMU_CB1_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB2_PMCNTENCLR_2 ADDRESS 0x12F44 W
--PRAGMA BANKED non_secure
SMMU_CB2_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB3_PMCNTENCLR_2 ADDRESS 0x13F44 W
--PRAGMA BANKED non_secure
SMMU_CB3_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB4_PMCNTENCLR_2 ADDRESS 0x14F44 W
--PRAGMA BANKED non_secure
SMMU_CB4_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB5_PMCNTENCLR_2 ADDRESS 0x15F44 W
--PRAGMA BANKED non_secure
SMMU_CB5_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB6_PMCNTENCLR_2 ADDRESS 0x16F44 W
--PRAGMA BANKED non_secure
SMMU_CB6_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB7_PMCNTENCLR_2 ADDRESS 0x17F44 W
--PRAGMA BANKED non_secure
SMMU_CB7_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB8_PMCNTENCLR_2 ADDRESS 0x18F44 W
--PRAGMA BANKED non_secure
SMMU_CB8_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB9_PMCNTENCLR_2 ADDRESS 0x19F44 W
--PRAGMA BANKED non_secure
SMMU_CB9_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB10_PMCNTENCLR_2 ADDRESS 0x1AF44 W
--PRAGMA BANKED non_secure
SMMU_CB10_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB11_PMCNTENCLR_2 ADDRESS 0x1BF44 W
--PRAGMA BANKED non_secure
SMMU_CB11_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB12_PMCNTENCLR_2 ADDRESS 0x1CF44 W
--PRAGMA BANKED non_secure
SMMU_CB12_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB13_PMCNTENCLR_2 ADDRESS 0x1DF44 W
--PRAGMA BANKED non_secure
SMMU_CB13_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB14_PMCNTENCLR_2 ADDRESS 0x1EF44 W
--PRAGMA BANKED non_secure
SMMU_CB14_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB15_PMCNTENCLR_2 ADDRESS 0x1FF44 W
--PRAGMA BANKED non_secure
SMMU_CB15_PMCNTENCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB0_PMCNTENSET_2 ADDRESS 0x10F48 W
--PRAGMA BANKED non_secure
SMMU_CB0_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB1_PMCNTENSET_2 ADDRESS 0x11F48 W
--PRAGMA BANKED non_secure
SMMU_CB1_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB2_PMCNTENSET_2 ADDRESS 0x12F48 W
--PRAGMA BANKED non_secure
SMMU_CB2_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB3_PMCNTENSET_2 ADDRESS 0x13F48 W
--PRAGMA BANKED non_secure
SMMU_CB3_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB4_PMCNTENSET_2 ADDRESS 0x14F48 W
--PRAGMA BANKED non_secure
SMMU_CB4_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB5_PMCNTENSET_2 ADDRESS 0x15F48 W
--PRAGMA BANKED non_secure
SMMU_CB5_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB6_PMCNTENSET_2 ADDRESS 0x16F48 W
--PRAGMA BANKED non_secure
SMMU_CB6_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB7_PMCNTENSET_2 ADDRESS 0x17F48 W
--PRAGMA BANKED non_secure
SMMU_CB7_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB8_PMCNTENSET_2 ADDRESS 0x18F48 W
--PRAGMA BANKED non_secure
SMMU_CB8_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB9_PMCNTENSET_2 ADDRESS 0x19F48 W
--PRAGMA BANKED non_secure
SMMU_CB9_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB10_PMCNTENSET_2 ADDRESS 0x1AF48 W
--PRAGMA BANKED non_secure
SMMU_CB10_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB11_PMCNTENSET_2 ADDRESS 0x1BF48 W
--PRAGMA BANKED non_secure
SMMU_CB11_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB12_PMCNTENSET_2 ADDRESS 0x1CF48 W
--PRAGMA BANKED non_secure
SMMU_CB12_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB13_PMCNTENSET_2 ADDRESS 0x1DF48 W
--PRAGMA BANKED non_secure
SMMU_CB13_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB14_PMCNTENSET_2 ADDRESS 0x1EF48 W
--PRAGMA BANKED non_secure
SMMU_CB14_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB15_PMCNTENSET_2 ADDRESS 0x1FF48 W
--PRAGMA BANKED non_secure
SMMU_CB15_PMCNTENSET_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB0_PMINTENCLR_2 ADDRESS 0x10F4C W
--PRAGMA BANKED non_secure
SMMU_CB0_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB1_PMINTENCLR_2 ADDRESS 0x11F4C W
--PRAGMA BANKED non_secure
SMMU_CB1_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB2_PMINTENCLR_2 ADDRESS 0x12F4C W
--PRAGMA BANKED non_secure
SMMU_CB2_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB3_PMINTENCLR_2 ADDRESS 0x13F4C W
--PRAGMA BANKED non_secure
SMMU_CB3_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB4_PMINTENCLR_2 ADDRESS 0x14F4C W
--PRAGMA BANKED non_secure
SMMU_CB4_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB5_PMINTENCLR_2 ADDRESS 0x15F4C W
--PRAGMA BANKED non_secure
SMMU_CB5_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB6_PMINTENCLR_2 ADDRESS 0x16F4C W
--PRAGMA BANKED non_secure
SMMU_CB6_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB7_PMINTENCLR_2 ADDRESS 0x17F4C W
--PRAGMA BANKED non_secure
SMMU_CB7_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB8_PMINTENCLR_2 ADDRESS 0x18F4C W
--PRAGMA BANKED non_secure
SMMU_CB8_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB9_PMINTENCLR_2 ADDRESS 0x19F4C W
--PRAGMA BANKED non_secure
SMMU_CB9_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB10_PMINTENCLR_2 ADDRESS 0x1AF4C W
--PRAGMA BANKED non_secure
SMMU_CB10_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB11_PMINTENCLR_2 ADDRESS 0x1BF4C W
--PRAGMA BANKED non_secure
SMMU_CB11_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB12_PMINTENCLR_2 ADDRESS 0x1CF4C W
--PRAGMA BANKED non_secure
SMMU_CB12_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB13_PMINTENCLR_2 ADDRESS 0x1DF4C W
--PRAGMA BANKED non_secure
SMMU_CB13_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB14_PMINTENCLR_2 ADDRESS 0x1EF4C W
--PRAGMA BANKED non_secure
SMMU_CB14_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB15_PMINTENCLR_2 ADDRESS 0x1FF4C W
--PRAGMA BANKED non_secure
SMMU_CB15_PMINTENCLR_2 RESET_VALUE 0x0000000X
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB0_PMOVSCLR_2 ADDRESS 0x10F50 W
--PRAGMA BANKED non_secure
SMMU_CB0_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB1_PMOVSCLR_2 ADDRESS 0x11F50 W
--PRAGMA BANKED non_secure
SMMU_CB1_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB2_PMOVSCLR_2 ADDRESS 0x12F50 W
--PRAGMA BANKED non_secure
SMMU_CB2_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB3_PMOVSCLR_2 ADDRESS 0x13F50 W
--PRAGMA BANKED non_secure
SMMU_CB3_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB4_PMOVSCLR_2 ADDRESS 0x14F50 W
--PRAGMA BANKED non_secure
SMMU_CB4_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB5_PMOVSCLR_2 ADDRESS 0x15F50 W
--PRAGMA BANKED non_secure
SMMU_CB5_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB6_PMOVSCLR_2 ADDRESS 0x16F50 W
--PRAGMA BANKED non_secure
SMMU_CB6_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB7_PMOVSCLR_2 ADDRESS 0x17F50 W
--PRAGMA BANKED non_secure
SMMU_CB7_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB8_PMOVSCLR_2 ADDRESS 0x18F50 W
--PRAGMA BANKED non_secure
SMMU_CB8_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB9_PMOVSCLR_2 ADDRESS 0x19F50 W
--PRAGMA BANKED non_secure
SMMU_CB9_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB10_PMOVSCLR_2 ADDRESS 0x1AF50 W
--PRAGMA BANKED non_secure
SMMU_CB10_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB11_PMOVSCLR_2 ADDRESS 0x1BF50 W
--PRAGMA BANKED non_secure
SMMU_CB11_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB12_PMOVSCLR_2 ADDRESS 0x1CF50 W
--PRAGMA BANKED non_secure
SMMU_CB12_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB13_PMOVSCLR_2 ADDRESS 0x1DF50 W
--PRAGMA BANKED non_secure
SMMU_CB13_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB14_PMOVSCLR_2 ADDRESS 0x1EF50 W
--PRAGMA BANKED non_secure
SMMU_CB14_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB15_PMOVSCLR_2 ADDRESS 0x1FF50 W
--PRAGMA BANKED non_secure
SMMU_CB15_PMOVSCLR_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB0_PMOVSSET_2 ADDRESS 0x10F58 W
--PRAGMA BANKED non_secure
SMMU_CB0_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB1_PMOVSSET_2 ADDRESS 0x11F58 W
--PRAGMA BANKED non_secure
SMMU_CB1_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB2_PMOVSSET_2 ADDRESS 0x12F58 W
--PRAGMA BANKED non_secure
SMMU_CB2_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB3_PMOVSSET_2 ADDRESS 0x13F58 W
--PRAGMA BANKED non_secure
SMMU_CB3_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB4_PMOVSSET_2 ADDRESS 0x14F58 W
--PRAGMA BANKED non_secure
SMMU_CB4_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB5_PMOVSSET_2 ADDRESS 0x15F58 W
--PRAGMA BANKED non_secure
SMMU_CB5_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB6_PMOVSSET_2 ADDRESS 0x16F58 W
--PRAGMA BANKED non_secure
SMMU_CB6_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB7_PMOVSSET_2 ADDRESS 0x17F58 W
--PRAGMA BANKED non_secure
SMMU_CB7_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB8_PMOVSSET_2 ADDRESS 0x18F58 W
--PRAGMA BANKED non_secure
SMMU_CB8_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB9_PMOVSSET_2 ADDRESS 0x19F58 W
--PRAGMA BANKED non_secure
SMMU_CB9_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB10_PMOVSSET_2 ADDRESS 0x1AF58 W
--PRAGMA BANKED non_secure
SMMU_CB10_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB11_PMOVSSET_2 ADDRESS 0x1BF58 W
--PRAGMA BANKED non_secure
SMMU_CB11_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB12_PMOVSSET_2 ADDRESS 0x1CF58 W
--PRAGMA BANKED non_secure
SMMU_CB12_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB13_PMOVSSET_2 ADDRESS 0x1DF58 W
--PRAGMA BANKED non_secure
SMMU_CB13_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB14_PMOVSSET_2 ADDRESS 0x1EF58 W
--PRAGMA BANKED non_secure
SMMU_CB14_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB15_PMOVSSET_2 ADDRESS 0x1FF58 W
--PRAGMA BANKED non_secure
SMMU_CB15_PMOVSSET_2 RESET_VALUE 0x00000000
        P3 BIT[3]
        P2 BIT[2]
        P1 BIT[1]
        P0 BIT[0]

SMMU_CB0_PMAUTHSTATUS_2 ADDRESS 0x10FB8 R
--PRAGMA BANKED non_secure
SMMU_CB0_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB1_PMAUTHSTATUS_2 ADDRESS 0x11FB8 R
--PRAGMA BANKED non_secure
SMMU_CB1_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB2_PMAUTHSTATUS_2 ADDRESS 0x12FB8 R
--PRAGMA BANKED non_secure
SMMU_CB2_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB3_PMAUTHSTATUS_2 ADDRESS 0x13FB8 R
--PRAGMA BANKED non_secure
SMMU_CB3_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB4_PMAUTHSTATUS_2 ADDRESS 0x14FB8 R
--PRAGMA BANKED non_secure
SMMU_CB4_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB5_PMAUTHSTATUS_2 ADDRESS 0x15FB8 R
--PRAGMA BANKED non_secure
SMMU_CB5_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB6_PMAUTHSTATUS_2 ADDRESS 0x16FB8 R
--PRAGMA BANKED non_secure
SMMU_CB6_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB7_PMAUTHSTATUS_2 ADDRESS 0x17FB8 R
--PRAGMA BANKED non_secure
SMMU_CB7_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB8_PMAUTHSTATUS_2 ADDRESS 0x18FB8 R
--PRAGMA BANKED non_secure
SMMU_CB8_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB9_PMAUTHSTATUS_2 ADDRESS 0x19FB8 R
--PRAGMA BANKED non_secure
SMMU_CB9_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB10_PMAUTHSTATUS_2 ADDRESS 0x1AFB8 R
--PRAGMA BANKED non_secure
SMMU_CB10_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB11_PMAUTHSTATUS_2 ADDRESS 0x1BFB8 R
--PRAGMA BANKED non_secure
SMMU_CB11_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB12_PMAUTHSTATUS_2 ADDRESS 0x1CFB8 R
--PRAGMA BANKED non_secure
SMMU_CB12_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB13_PMAUTHSTATUS_2 ADDRESS 0x1DFB8 R
--PRAGMA BANKED non_secure
SMMU_CB13_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB14_PMAUTHSTATUS_2 ADDRESS 0x1EFB8 R
--PRAGMA BANKED non_secure
SMMU_CB14_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

SMMU_CB15_PMAUTHSTATUS_2 ADDRESS 0x1FFB8 R
--PRAGMA BANKED non_secure
SMMU_CB15_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
        SNI BIT[7]
        SNE BIT[6]
        SI BIT[5]
        SE BIT[4]
        NSNI BIT[3]
        NSNE BIT[2]
        NSI BIT[1]
        NSE BIT[0]

smmu_ss_local MODULE OFFSET=SMMU_500_REG_WRAPPER+0x000F0000 MAX=SMMU_500_REG_WRAPPER+0x000FFFFF APRE= APOST= SPRE= SPOST= FPRE= FPOST= BPRE= BPOST= ABPRE= ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SMMU_500_REG_WRAPPER.SMMU_SS_LOCAL
SMMU_INTR_SEL_SEC ADDRESS 0x0000 RW
SMMU_INTR_SEL_SEC RESET_VALUE 0x00000000
        INT_APP_CXT_EN BIT[31:0]

SMMU_MISC_TIE_OFF_SEC ADDRESS 0x0008 RW
SMMU_MISC_TIE_OFF_SEC RESET_VALUE 0x00000000
        APP_INTEG_SEC_OVRRIDE BIT[1]
        APP_SPNIDEN BIT[0]

SMMU_CATS_64_BIT_CTL_SEC ADDRESS 0x0010 RW
SMMU_CATS_64_BIT_CTL_SEC RESET_VALUE 0x00000000
        CATS_SID BIT[21:12]
        CATS_SID_EN BIT[11]
        CATS_64M_REMAP BIT[10:5]
        CATS_TBU_NUM BIT[4:1]
        CATS_EN BIT[0]

SMMU_APP_TCU_PTW_VMID_SEC ADDRESS 0x0018 RW
SMMU_APP_TCU_PTW_VMID_SEC RESET_VALUE 0x00000000
        VMID BIT[4:0]

SMMU_SPARE_REG_1_SEC ADDRESS 0x0020 RW
SMMU_SPARE_REG_1_SEC RESET_VALUE 0x00000000
        GENERAL_CONFIG BIT[31:0]

SMMU_INTR_SEL_NSHYP ADDRESS 0x1000 RW
SMMU_INTR_SEL_NSHYP RESET_VALUE 0x00000000
        INT_APP_CXT_EN BIT[31:0]

SMMU_MSA_BYPASS_ERR_ADDR_NSHYP ADDRESS 0x1008 RW
SMMU_MSA_BYPASS_ERR_ADDR_NSHYP RESET_VALUE 0x00000000
        MSA_BYPASS_ERR_ADDR BIT[31:0]

SMMU_PTW_ARCH_DBG_MON_CTL_NSHYP ADDRESS 0x1010 RW
SMMU_PTW_ARCH_DBG_MON_CTL_NSHYP RESET_VALUE 0x00000000
        TRIG_MON_ID BIT[19:14]
        SNAP_WORD_OFFSET BIT[13:11]
        MATCH_WORD_OFFSET BIT[10:8]
        TRIG_MON_EN BIT[7]
        MATCH_INVERT_EN BIT[6]
        MATCH_SNAP_EN BIT[5]
        MATCH_IRQ_EN BIT[4]
        CLEAR_STALL BIT[3]
        STALL_ON_MATCH BIT[2]
        MATCH_CNTR_RESET BIT[1]
        MATCH_CNTR_EN BIT[0]

SMMU_PTW_ARCH_DBG_MON_MASK_NSHYP ADDRESS 0x1018 RW
SMMU_PTW_ARCH_DBG_MON_MASK_NSHYP RESET_VALUE 0x00000000
        MASK BIT[31:0]

SMMU_PTW_ARCH_DBG_MON_MATCH_NSHYP ADDRESS 0x1020 RW
SMMU_PTW_ARCH_DBG_MON_MATCH_NSHYP RESET_VALUE 0x00000000
        MATCH BIT[31:0]

SMMU_PTW_RCH_DBG_MON_CTL_NSHYP ADDRESS 0x1028 RW
SMMU_PTW_RCH_DBG_MON_CTL_NSHYP RESET_VALUE 0x00000000
        TRIG_MON_ID BIT[19:14]
        SNAP_WORD_OFFSET BIT[13:11]
        MATCH_WORD_OFFSET BIT[10:8]
        TRIG_MON_EN BIT[7]
        MATCH_INVERT_EN BIT[6]
        MATCH_SNAP_EN BIT[5]
        MATCH_IRQ_EN BIT[4]
        CLEAR_STALL BIT[3]
        STALL_ON_MATCH BIT[2]
        MATCH_CNTR_RESET BIT[1]
        MATCH_CNTR_EN BIT[0]

SMMU_PTW_RCH_DBG_MON_MASK_NSHYP ADDRESS 0x1030 RW
SMMU_PTW_RCH_DBG_MON_MASK_NSHYP RESET_VALUE 0x00000000
        MASK BIT[31:0]

SMMU_PTW_RCH_DBG_MON_MATCH_NSHYP ADDRESS 0x1038 RW
SMMU_PTW_RCH_DBG_MON_MATCH_NSHYP RESET_VALUE 0x00000000
        MATCH BIT[31:0]

SMMU_MSA_BYPASS_INTR_EN_NSHYP ADDRESS 0x1040 RW
SMMU_MSA_BYPASS_INTR_EN_NSHYP RESET_VALUE 0x00000000
        PTW_RCH_DBG_MON_IRQ_EN BIT[9]
        PTW_ARCH_DBG_MON_IRQ_EN BIT[8]
        QDSP_MSA_VA_MISMATCH_IRQ_EN BIT[2]
        GPS_MSA_VA_MISMATCH_IRQ_EN BIT[1]
        MCDMA_MSA_VA_MISMATCH_IRQ_EN BIT[0]

SMMU_MSA_BYPASS_INTR_STTS_NSHYP ADDRESS 0x1048 R
SMMU_MSA_BYPASS_INTR_STTS_NSHYP RESET_VALUE 0x00000000
        PTW_RCH_DBG_MON_IRQ_STTS BIT[9]
        PTW_ARCH_DBG_MON_IRQ_STTS BIT[8]
        QDSP_MSA_VA_MISMATCH_IRQ_STTS BIT[2]
        GPS_MSA_VA_MISMATCH_IRQ_STTS BIT[1]
        MCDMA_MSA_VA_MISMATCH_IRQ_STTS BIT[0]

SMMU_MSA_BYPASS_INTR_CLR_NSHYP ADDRESS 0x1050 W
SMMU_MSA_BYPASS_INTR_CLR_NSHYP RESET_VALUE 0x00000000
        PTW_RCH_DBG_MON_IRQ_CLR BIT[9]
        PTW_ARCH_DBG_MON_IRQ_CLR BIT[8]
        QDSP_MSA_VA_MISMATCH_IRQ_CLR BIT[2]
        GPS_MSA_VA_MISMATCH_IRQ_CLR BIT[1]
        MCDMA_MSA_VA_MISMATCH_IRQ_CLR BIT[0]

SMMU_PTW_ARCH_DBG_MON_CNTR_NSHYP ADDRESS 0x1058 R
SMMU_PTW_ARCH_DBG_MON_CNTR_NSHYP RESET_VALUE 0x00000000
        CNTR_VAL BIT[31:0]

SMMU_PTW_ARCH_DBG_MON_SNAP_NSHYP ADDRESS 0x1060 R
SMMU_PTW_ARCH_DBG_MON_SNAP_NSHYP RESET_VALUE 0x00000000
        MON_SNAP_VAL BIT[31:0]

SMMU_PTW_RCH_DBG_MON_CNTR_NSHYP ADDRESS 0x1068 R
SMMU_PTW_RCH_DBG_MON_CNTR_NSHYP RESET_VALUE 0x00000000
        CNTR_VAL BIT[31:0]

SMMU_PTW_RCH_DBG_MON_SNAP_NSHYP ADDRESS 0x1070 R
SMMU_PTW_RCH_DBG_MON_SNAP_NSHYP RESET_VALUE 0x00000000
        MON_SNAP_VAL BIT[31:0]

SMMU_INTR_SEL_NS ADDRESS 0x2000 RW
SMMU_INTR_SEL_NS RESET_VALUE 0x00000000
        INT_APP_CXT_EN BIT[31:0]

SMMU_TESTBUS_SEL_NS ADDRESS 0x2008 RW
SMMU_TESTBUS_SEL_NS RESET_VALUE 0x00000000
        TESTBUS_SEL_INTERNAL BIT[15:0]

SMMU_HW_INFO_NS ADDRESS 0x2010 R
SMMU_HW_INFO_NS RESET_VALUE 0x01000000
        MAJOR BIT[31:24]
        BRANCH BIT[23:16]
        MINOR BIT[15:8]
        ECO BIT[7:0]

SMMU_HW_VERSION_NS ADDRESS 0x2018 R
SMMU_HW_VERSION_NS RESET_VALUE 0x01000000
        MAJOR BIT[31:24]
        BRANCH BIT[23:16]
        MINOR BIT[15:8]
        ECO BIT[7:0]

SMMU_MODEM_TBU_VA_PA_MATCH_MSA ADDRESS 0x3000 RW
SMMU_MODEM_TBU_VA_PA_MATCH_MSA RESET_VALUE 0x00000000
        QDSP_TBU_VA_PA_MATCH_DIS BIT[2]
        GPS_TBU_VA_PA_MATCH_DIS BIT[1]
        MCDMA_TBU_VA_PA_MATCH_DIS BIT[0]

SMMU_SID2VMID_SMR_MCDMA_n(n):(0)-(1) ARRAY 0x00006000+0x8*n
SMMU_SID2VMID_SMR_MCDMA_0 ADDRESS 0x6000 RW
SMMU_SID2VMID_SMR_MCDMA_0 RESET_VALUE 0x00000000
        VALID BIT[6]
        VMID BIT[5:2]
        SID_MASK BIT[1]
        SID_MATCH BIT[0]

SMMU_SID2VMID_FAULT_VMID_MCDMA ADDRESS 0x6010 RW
SMMU_SID2VMID_FAULT_VMID_MCDMA RESET_VALUE 0x00000000
        VMID BIT[3:0]

SMMU_SID2VMID_FAULT_INTR_EN_MCDMA ADDRESS 0x6018 RW
SMMU_SID2VMID_FAULT_INTR_EN_MCDMA RESET_VALUE 0x00000000
        FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_MCDMA ADDRESS 0x6020 R
SMMU_SID2VMID_FAULT_INTR_STTS_MCDMA RESET_VALUE 0x00000000
        FAULT_SID BIT[2]
        FAULT_NO_MATCH BIT[1]
        FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_MCDMA ADDRESS 0x6028 W
SMMU_SID2VMID_FAULT_INTR_CLR_MCDMA RESET_VALUE 0x00000000
        FAULT_INTR_CLR BIT[0]

SMMU_PWR_CTRL_MCDMA_REQ ADDRESS 0x6030 RW
SMMU_PWR_CTRL_MCDMA_REQ RESET_VALUE 0x00000000
        PWR_DOWN_REQ BIT[0]

SMMU_PWR_CTRL_MCDMA_ACK ADDRESS 0x6038 R
SMMU_PWR_CTRL_MCDMA_ACK RESET_VALUE 0x00000000
        PWR_REQ_ACK BIT[0]

SMMU_SID2VMID_SMR_GPS_n(n):(0)-(1) ARRAY 0x00005000+0x8*n
SMMU_SID2VMID_SMR_GPS_0 ADDRESS 0x5000 RW
SMMU_SID2VMID_SMR_GPS_0 RESET_VALUE 0x00000000
        VALID BIT[6]
        VMID BIT[5:2]
        SID_MASK BIT[1]
        SID_MATCH BIT[0]

SMMU_SID2VMID_FAULT_VMID_GPS ADDRESS 0x5010 RW
SMMU_SID2VMID_FAULT_VMID_GPS RESET_VALUE 0x00000000
        VMID BIT[3:0]

SMMU_SID2VMID_FAULT_INTR_EN_GPS ADDRESS 0x5018 RW
SMMU_SID2VMID_FAULT_INTR_EN_GPS RESET_VALUE 0x00000000
        FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_GPS ADDRESS 0x5020 R
SMMU_SID2VMID_FAULT_INTR_STTS_GPS RESET_VALUE 0x00000000
        FAULT_SID BIT[2]
        FAULT_NO_MATCH BIT[1]
        FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_GPS ADDRESS 0x5028 W
SMMU_SID2VMID_FAULT_INTR_CLR_GPS RESET_VALUE 0x00000000
        FAULT_INTR_CLR BIT[0]

SMMU_PWR_CTRL_GPS_REQ ADDRESS 0x5030 RW
SMMU_PWR_CTRL_GPS_REQ RESET_VALUE 0x00000000
        PWR_DOWN_REQ BIT[0]

SMMU_PWR_CTRL_GPS_ACK ADDRESS 0x5038 R
SMMU_PWR_CTRL_GPS_ACK RESET_VALUE 0x00000000
        PWR_REQ_ACK BIT[0]

SMMU_SID2VMID_SMR_PERIPH_n(n):(0)-(46) ARRAY 0x00004000+0x8*n
SMMU_SID2VMID_SMR_PERIPH_0 ADDRESS 0x4000 RW
SMMU_SID2VMID_SMR_PERIPH_0 RESET_VALUE 0x00000000
        VALID BIT[24]
        VMID BIT[23:20]
        SID_MASK BIT[19:10]
        SID_MATCH BIT[9:0]

SMMU_SID2VMID_FAULT_VMID_PERIPH ADDRESS 0x4178 RW
SMMU_SID2VMID_FAULT_VMID_PERIPH RESET_VALUE 0x00000000
        VMID BIT[3:0]

SMMU_SID2VMID_FAULT_INTR_EN_PERIPH ADDRESS 0x4180 RW
SMMU_SID2VMID_FAULT_INTR_EN_PERIPH RESET_VALUE 0x00000000
        FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_PERIPH ADDRESS 0x4188 R
SMMU_SID2VMID_FAULT_INTR_STTS_PERIPH RESET_VALUE 0x00000000
        FAULT_SID BIT[11:2]
        FAULT_NO_MATCH BIT[1]
        FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_PERIPH ADDRESS 0x4190 W
SMMU_SID2VMID_FAULT_INTR_CLR_PERIPH RESET_VALUE 0x00000000
        FAULT_INTR_CLR BIT[0]

SMMU_PWR_CTRL_PERIPH_REQ ADDRESS 0x4198 RW
SMMU_PWR_CTRL_PERIPH_REQ RESET_VALUE 0x00000000
        PWR_DOWN_REQ BIT[0]

SMMU_PWR_CTRL_PERIPH_ACK ADDRESS 0x41A0 R
SMMU_PWR_CTRL_PERIPH_ACK RESET_VALUE 0x00000000
        PWR_REQ_ACK BIT[0]

SMMU_SID2VMID_SMR_QDSP_n(n):(0)-(1) ARRAY 0x00007000+0x8*n
SMMU_SID2VMID_SMR_QDSP_0 ADDRESS 0x7000 RW
SMMU_SID2VMID_SMR_QDSP_0 RESET_VALUE 0x00000000
        VALID BIT[6]
        VMID BIT[5:2]
        SID_MASK BIT[1]
        SID_MATCH BIT[0]

SMMU_SID2VMID_FAULT_VMID_QDSP ADDRESS 0x7010 RW
SMMU_SID2VMID_FAULT_VMID_QDSP RESET_VALUE 0x00000000
        VMID BIT[3:0]

SMMU_SID2VMID_FAULT_INTR_EN_QDSP ADDRESS 0x7018 RW
SMMU_SID2VMID_FAULT_INTR_EN_QDSP RESET_VALUE 0x00000000
        FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_QDSP ADDRESS 0x7020 R
SMMU_SID2VMID_FAULT_INTR_STTS_QDSP RESET_VALUE 0x00000000
        FAULT_SID BIT[2]
        FAULT_NO_MATCH BIT[1]
        FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_QDSP ADDRESS 0x7028 W
SMMU_SID2VMID_FAULT_INTR_CLR_QDSP RESET_VALUE 0x00000000
        FAULT_INTR_CLR BIT[0]

SMMU_500_MPU_WRAPPER BASE 0x60034000 smmu_500_mpu_wrapperaddr 31:0

smmu_ss_tcu_mpu MODULE OFFSET=SMMU_500_MPU_WRAPPER+0x00000000 MAX=SMMU_500_MPU_WRAPPER+0x00000FFF APRE=TCU_ APOST= SPRE=TCU_ SPOST=_TCU FPRE=TCU_ FPOST= BPRE=TCU_ BPOST= ABPRE=TCU_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SMMU_500_MPU_WRAPPER.SMMU_SS_TCU_MPU
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[20:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[20:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[20:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[20:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x140CAC0F
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B4A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(15,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(15,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(15) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x001FF000
        ADDR BIT[20:12]

XPU_PRTn_END0(n):(0)-(15) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x001FF000
        ADDR BIT[20:12]

XPU_PRTn_SCR(n):(0)-(15) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_PRTn_MCR(n):(0)-(15) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(15) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(15) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

smmu_ss_mcdma_mpu MODULE OFFSET=SMMU_500_MPU_WRAPPER+0x00001000 MAX=SMMU_500_MPU_WRAPPER+0x00001FFF APRE=MCDMA_ APOST= SPRE=MCDMA_ SPOST=_MCDMA FPRE=MCDMA_ FPOST= BPRE=MCDMA_ BPOST= ABPRE=MCDMA_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SMMU_500_MPU_WRAPPER.SMMU_SS_MCDMA_MPU
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0CA809
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A4A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(9,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTn_START0(n):(0)-(9) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
        ADDR BIT[31:12]

XPU_PRTn_END0(n):(0)-(9) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
        ADDR BIT[31:12]

XPU_PRTn_SCR(n):(0)-(9) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_PRTn_MCR(n):(0)-(9) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(9) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(9) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

smmu_ss_qdsp_mpu MODULE OFFSET=SMMU_500_MPU_WRAPPER+0x00003000 MAX=SMMU_500_MPU_WRAPPER+0x00003FFF APRE=QDSP_ APOST= SPRE=QDSP_ SPOST=_QDSP FPRE=QDSP_ FPOST= BPRE=QDSP_ BPOST= ABPRE=QDSP_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SMMU_500_MPU_WRAPPER.SMMU_SS_QDSP_MPU
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0CA80F
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B4A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(15,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTn_START0(n):(0)-(15) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
        ADDR BIT[31:12]

XPU_PRTn_END0(n):(0)-(15) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
        ADDR BIT[31:12]

XPU_PRTn_SCR(n):(0)-(15) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_PRTn_MCR(n):(0)-(15) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(15) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(15) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

smmu_ss_gps_mpu MODULE OFFSET=SMMU_500_MPU_WRAPPER+0x00002000 MAX=SMMU_500_MPU_WRAPPER+0x00002FFF APRE=GPS_ APOST= SPRE=GPS_ SPOST=_GPS FPRE=GPS_ FPOST= BPRE=GPS_ BPOST= ABPRE=GPS_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.SMMU_500_MPU_WRAPPER.SMMU_SS_GPS_MPU
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0CA809
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A4A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(9,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        ROGE BIT[25]
        ROE BIT[24]
        ROVMID BIT[23:16]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTn_START0(n):(0)-(9) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
        ADDR BIT[31:12]

XPU_PRTn_END0(n):(0)-(9) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
        ADDR BIT[31:12]

XPU_PRTn_SCR(n):(0)-(9) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_PRTn_MCR(n):(0)-(9) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(9) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(9) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

QDSS_WRAPPER_TOP BASE 0x66068000 qdss_wrapper_topaddr 31:0

cxatbfunnel_32w2sp MODULE OFFSET=QDSS_WRAPPER_TOP+0x00000000 MAX=QDSS_WRAPPER_TOP+0x00000FFF APRE=QDSS_WRAPPER_ATB_FUN2X1_ APOST= SPRE=QDSS_WRAPPER_ATB_FUN2X1_ SPOST= FPRE=QDSS_WRAPPER_ATB_FUN2X1_ FPOST= BPRE=QDSS_WRAPPER_ATB_FUN2X1_ BPOST= ABPRE=QDSS_WRAPPER_ATB_FUN2X1_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.QDSS_WRAPPER_TOP.CXATBFUNNEL_32W2SP
CTRL_REG ADDRESS 0x0000 RW
CTRL_REG RESET_VALUE 0x00000300
        HT BIT[11:8]
                HOLD_TIME_1 VALUE 0x0
                HOLD_TIME_2 VALUE 0x1
                HOLD_TIME_3 VALUE 0x2
                HOLD_TIME_4 VALUE 0x3
                HOLD_TIME_5 VALUE 0x4
                HOLD_TIME_6 VALUE 0x5
                HOLD_TIME_7 VALUE 0x6
                HOLD_TIME_8 VALUE 0x7
                HOLD_TIME_9 VALUE 0x8
                HOLD_TIME_10 VALUE 0x9
                HOLD_TIME_11 VALUE 0xA
                HOLD_TIME_12 VALUE 0xB
                HOLD_TIME_13 VALUE 0xC
                HOLD_TIME_14 VALUE 0xD
                HOLD_TIME_15 VALUE 0xE
        ENS1 BIT[1]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1
        ENS0 BIT[0]
                DISABLE VALUE 0x0
                ENABLE VALUE 0x1

PRIORITY_CTRL_REG ADDRESS 0x0004 RW
PRIORITY_CTRL_REG RESET_VALUE 0x00000000
        PRIPORT1 BIT[5:3]
                PRORITY_LEVEL_0 VALUE 0x0
                PRORITY_LEVEL_1 VALUE 0x1
                PRORITY_LEVEL_2 VALUE 0x2
                PRORITY_LEVEL_3 VALUE 0x3
                PRORITY_LEVEL_4 VALUE 0x4
                PRORITY_LEVEL_5 VALUE 0x5
                PRORITY_LEVEL_6 VALUE 0x6
                PRORITY_LEVEL_7 VALUE 0x7
        PRIPORT0 BIT[2:0]
                PRORITY_LEVEL_0 VALUE 0x0
                PRORITY_LEVEL_1 VALUE 0x1
                PRORITY_LEVEL_2 VALUE 0x2
                PRORITY_LEVEL_3 VALUE 0x3
                PRORITY_LEVEL_4 VALUE 0x4
                PRORITY_LEVEL_5 VALUE 0x5
                PRORITY_LEVEL_6 VALUE 0x6
                PRORITY_LEVEL_7 VALUE 0x7

ITATBDATA0 ADDRESS 0x0EEC RW
ITATBDATA0 RESET_VALUE 0x00000000
        ATDATA31_R BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA31_W BIT[4]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA23_R BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATAM23_W BIT[3]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA15_R BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA15_W BIT[2]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA7_R BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA7_W BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA0_R BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATDATA0_W BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 RW
ITATBCTR2 RESET_VALUE 0x00000000
        AFVALID_R BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        AFVALID_W BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATREADY_R BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATREADY_W BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 RW
ITATBCTR1 RESET_VALUE 0x000000XX
        ATID_R BIT[6:0]
        ATID_W BIT[6:0]

ITATBCTR0 ADDRESS 0x0EF8 RW
ITATBCTR0 RESET_VALUE 0x00000000
        ATBYTES_W BIT[9:8]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATBYTES_R BIT[9:8]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        AFREADY_W BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        AFREADY_R BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATVALID_W BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        ATVALID_R BIT[0]
                LOW VALUE 0x0
                HIGH VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
        INTEGRATION_MODE BIT[0]
                FUNCTIONAL_MODE VALUE 0x0
                INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
        CLAIMSET_W BIT[3:0]
        CLAIMSET_R BIT[3:0]
                CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
        CLAIMCLR_W BIT[3:0]
        CLAIMCLR_R BIT[3:0]

LOCKACCESS ADDRESS 0x0FB0 W
LOCKACCESS RESET_VALUE 0xXXXXXXXX
        ACCESS_W BIT[31:0]
                UNLOCK VALUE 0xC5ACCE55
                LOCK VALUE 0xDEADBEEF

LOCKSTATUS ADDRESS 0x0FB4 R
LOCKSTATUS RESET_VALUE 0x00000003
        LOCKTYPE BIT[2]
                ENUM_32_BIT VALUE 0x0
        LOCKGRANT BIT[1]
                ACCESS_PERMITTED VALUE 0x0
                DEVICE_LOCKED VALUE 0x1
        LOCKEXIST BIT[0]
                LOCK_NOT_PRESENT VALUE 0x0
                LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
        SNID BIT[7:6]
                ENUM_2_B00 VALUE 0x0
        SID BIT[5:4]
                ENUM_2_B00 VALUE 0x0
        NSNID BIT[3:2]
                ENUM_2_B00 VALUE 0x0
        NSID BIT[1:0]
                ENUM_2_B00 VALUE 0x0

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00000032
        SCHEME BIT[7:4]
                STATIC_PRIORITY VALUE 0x3
        PORTCOUNT BIT[3:0]
                ENUM_2 VALUE 0x2
                ENUM_3 VALUE 0x3
                ENUM_4 VALUE 0x4
                ENUM_5 VALUE 0x5
                ENUM_6 VALUE 0x6
                ENUM_7 VALUE 0x7
                ENUM_8 VALUE 0x8

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000012
        SUB_TYPE BIT[7:4]
                FUNNEL_ROUTER VALUE 0x1
        MAJOR_TYPE BIT[3:0]
                TRACE_LINK VALUE 0x2

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000008
        PART_NUMBER_BITS7TO0 BIT[7:0]
                CORESIGHT_FUNNEL_PART_NUMBER_7_0 VALUE 0x08

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
        JEP106_BITS3TO0 BIT[7:4]
                ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
        PART_NUMBER_BITS11TO8 BIT[3:0]
                CORESIGHT_FUNNEL_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000002B
        REVISION BIT[7:4]
                R2P0 VALUE 0x2
        JEDEC BIT[3]
                JEDEC_IDENTITY VALUE 0x1
        JEP106_BITS6TO4 BIT[2:0]
                ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
        REVAND BIT[7:4]
                NO_MODS VALUE 0x0
        CUSTOMER_MODIFIED BIT[3:0]
                NO_MODS VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
        FOURKB_COUNT BIT[7:4]
                ENUM_4KB VALUE 0x0
        JEP106_CONT BIT[3:0]
                ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
        PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
        PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
        PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
        PREAMBLE BIT[7:0]
                ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
        CLASS BIT[7:4]
                CORESIGHT_COMPONENT VALUE 0x9
        PREAMBLE BIT[3:0]
                ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
        PREAMBLE BIT[7:0]
                ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
        PREAMBLE BIT[7:0]
                B1 VALUE 0xB1

qdss_wrapper MODULE OFFSET=QDSS_WRAPPER_TOP+0x00004000 MAX=QDSS_WRAPPER_TOP+0x00004FFF APRE=QDSS_WRAPPER_ APOST= SPRE=QDSS_WRAPPER_ SPOST= FPRE=QDSS_WRAPPER_ FPOST= BPRE=QDSS_WRAPPER_ BPOST= ABPRE=QDSS_WRAPPER_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.QDSS_WRAPPER_TOP.QDSS_WRAPPER
HWEVENT_EXPD_COLn_OEN_REG(n):(0)-(15) ARRAY 0x00000000+0x4*n
HWEVENT_EXPD_COL0_OEN_REG ADDRESS 0x0000 RW
HWEVENT_EXPD_COL0_OEN_REG RESET_VALUE 0x00000000
        HWEVENT_COLUMN_ENB BIT[31:0]

HWEVENT_EXPD_COLn_MUX_SEL0_REG(n):(0)-(15) ARRAY 0x00000040+0x10*n
HWEVENT_EXPD_COL0_MUX_SEL0_REG ADDRESS 0x0040 RW
HWEVENT_EXPD_COL0_MUX_SEL0_REG RESET_VALUE 0x00000000
        EXPD_COL_MUX_EVENT7_SEL BIT[30:28]
        EXPD_COL_MUX_EVENT6_SEL BIT[26:24]
        EXPD_COL_MUX_EVENT5_SEL BIT[22:20]
        EXPD_COL_MUX_EVENT4_SEL BIT[18:16]
        EXPD_COL_MUX_EVENT3_SEL BIT[14:12]
        EXPD_COL_MUX_EVENT2_SEL BIT[10:8]
        EXPD_COL_MUX_EVENT1_SEL BIT[6:4]
        EXPD_COL_MUX_EVENT0_SEL BIT[2:0]

HWEVENT_EXPD_COLn_MUX_SEL1_REG(n):(0)-(15) ARRAY 0x00000044+0x10*n
HWEVENT_EXPD_COL0_MUX_SEL1_REG ADDRESS 0x0044 RW
HWEVENT_EXPD_COL0_MUX_SEL1_REG RESET_VALUE 0x00000000
        EXPD_COL_MUX_EVENT15_SEL BIT[30:28]
        EXPD_COL_MUX_EVENT14_SEL BIT[26:24]
        EXPD_COL_MUX_EVENT13_SEL BIT[22:20]
        EXPD_COL_MUX_EVENT12_SEL BIT[18:16]
        EXPD_COL_MUX_EVENT11_SEL BIT[14:12]
        EXPD_COL_MUX_EVENT10_SEL BIT[10:8]
        EXPD_COL_MUX_EVENT9_SEL BIT[6:4]
        EXPD_COL_MUX_EVENT8_SEL BIT[2:0]

HWEVENT_EXPD_COLn_MUX_SEL2_REG(n):(0)-(15) ARRAY 0x00000048+0x10*n
HWEVENT_EXPD_COL0_MUX_SEL2_REG ADDRESS 0x0048 RW
HWEVENT_EXPD_COL0_MUX_SEL2_REG RESET_VALUE 0x00000000
        EXPD_COL_MUX_EVENT23_SEL BIT[30:28]
        EXPD_COL_MUX_EVENT22_SEL BIT[26:24]
        EXPD_COL_MUX_EVENT21_SEL BIT[22:20]
        EXPD_COL_MUX_EVENT20_SEL BIT[18:16]
        EXPD_COL_MUX_EVENT19_SEL BIT[14:12]
        EXPD_COL_MUX_EVENT18_SEL BIT[10:8]
        EXPD_COL_MUX_EVENT17_SEL BIT[6:4]
        EXPD_COL_MUX_EVENT16_SEL BIT[2:0]

HWEVENT_EXPD_COLn_MUX_SEL3_REG(n):(0)-(15) ARRAY 0x0000004C+0x10*n
HWEVENT_EXPD_COL0_MUX_SEL3_REG ADDRESS 0x004C RW
HWEVENT_EXPD_COL0_MUX_SEL3_REG RESET_VALUE 0x00000000
        EXPD_COL_MUX_EVENT31_SEL BIT[30:28]
        EXPD_COL_MUX_EVENT30_SEL BIT[26:24]
        EXPD_COL_MUX_EVENT29_SEL BIT[22:20]
        EXPD_COL_MUX_EVENT28_SEL BIT[18:16]
        EXPD_COL_MUX_EVENT27_SEL BIT[14:12]
        EXPD_COL_MUX_EVENT26_SEL BIT[10:8]
        EXPD_COL_MUX_EVENT25_SEL BIT[6:4]
        EXPD_COL_MUX_EVENT24_SEL BIT[2:0]

IRQ_MUX_REG ADDRESS 0x0140 RW
IRQ_MUX_REG RESET_VALUE 0x00000000
        IRQ_SPI_MSB_MUX_OEN BIT[31]
        SPARE0 BIT[30:15]
        IRQ_SPI_MSB_MUX_SEL BIT[14:7]
        IRQ_PPI_SPI_MUX_SEL BIT[6:0]

HWE_SPDM_MUX_REG ADDRESS 0x0144 RW
HWE_SPDM_MUX_REG RESET_VALUE 0x00000000
        HWE_SPDM_MUX_OEN BIT[31]
        SPARE1 BIT[30:9]
        HWE_SPDM_MUX_SEL BIT[8:0]

CS_HWE_EXPD_ITCTL ADDRESS 0x0F00 R
CS_HWE_EXPD_ITCTL RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_HWE_EXPD_CLAIMSET ADDRESS 0x0FA0 R
CS_HWE_EXPD_CLAIMSET RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_HWE_EXPD_CLAIMCLR ADDRESS 0x0FA4 R
CS_HWE_EXPD_CLAIMCLR RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_HWE_EXPD_LOCKACCESS ADDRESS 0x0FB0 W
CS_HWE_EXPD_LOCKACCESS RESET_VALUE 0xXXXXXXXX
        LOCKACCESS BIT[31:0]

CS_HWE_EXPD_LOCKSTATUS ADDRESS 0x0FB4 R
CS_HWE_EXPD_LOCKSTATUS RESET_VALUE 0x00000003
        RFU BIT[31:3]
        FIELD_8_BIT_LOCK BIT[2]
        ACCESS BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        LOCK_CONTROL BIT[0]

CS_HWE_EXPD_AUTHSTATUS ADDRESS 0x0FB8 R
CS_HWE_EXPD_AUTHSTATUS RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_HWE_EXPD_DEVICEID ADDRESS 0x0FC8 R
CS_HWE_EXPD_DEVICEID RESET_VALUE 0x00000000
        RFU BIT[31:8]
        DEVID BIT[7:0]

CS_HWE_EXPD_DEVICETYPE ADDRESS 0x0FCC R
CS_HWE_EXPD_DEVICETYPE RESET_VALUE 0x00000004
        RFU BIT[31:8]
        SUBTYPE BIT[7:4]
        MAJTYPE BIT[3:0]

CS_HWE_EXPD_PERIPHID4 ADDRESS 0x0FD0 R
CS_HWE_EXPD_PERIPHID4 RESET_VALUE 0x0000000X
        RFU BIT[31:8]
        FIELD_4KB_COUNT BIT[7:4]
        JEP106_CONTINUATION BIT[3:0]

CS_HWE_EXPD_PERIPHID5 ADDRESS 0x0FD4 R
CS_HWE_EXPD_PERIPHID5 RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_HWE_EXPD_PERIPHID6 ADDRESS 0x0FD8 R
CS_HWE_EXPD_PERIPHID6 RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_HWE_EXPD_PERIPHID7 ADDRESS 0x0FDC R
CS_HWE_EXPD_PERIPHID7 RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_HWE_EXPD_PERIPHID0 ADDRESS 0x0FE0 R
CS_HWE_EXPD_PERIPHID0 RESET_VALUE 0x00000040
        RFU BIT[31:8]
        PARTNUM BIT[7:0]

CS_HWE_EXPD_PERIPHID1 ADDRESS 0x0FE4 R
CS_HWE_EXPD_PERIPHID1 RESET_VALUE 0x000000X4
        RFU BIT[31:8]
        JEP106_IDENTITY_3_0 BIT[7:4]
        PARTNUM BIT[3:0]

CS_HWE_EXPD_PERIPHID2 ADDRESS 0x0FE8 R
CS_HWE_EXPD_PERIPHID2 RESET_VALUE 0x0000001X
        RFU BIT[31:8]
        MAJREV BIT[7:4]
        JEDEC BIT[3]
        JEP106_IDENTITY_6_4 BIT[2:0]

CS_HWE_EXPD_PERIPHID3 ADDRESS 0x0FEC R
CS_HWE_EXPD_PERIPHID3 RESET_VALUE 0x00000000
        RFU BIT[31:8]
        REV_AND BIT[7:4]
        CUSTOMER_MODIFIED BIT[3:0]

CS_HWE_EXPD_COMPID0 ADDRESS 0x0FF0 R
CS_HWE_EXPD_COMPID0 RESET_VALUE 0x0000000D
        RFU BIT[31:8]
        PREAMBLE_7_0 BIT[7:0]

CS_HWE_EXPD_COMPID1 ADDRESS 0x0FF4 R
CS_HWE_EXPD_COMPID1 RESET_VALUE 0x00000090
        RFU BIT[31:8]
        PREAMBLE_15_12 BIT[7:4]
        PREAMBLE_11_8 BIT[3:0]

CS_HWE_EXPD_COMPID2 ADDRESS 0x0FF8 R
CS_HWE_EXPD_COMPID2 RESET_VALUE 0x00000005
        RFU BIT[31:8]
        PREAMBLE_23_16 BIT[7:0]

CS_HWE_EXPD_COMPID3 ADDRESS 0x0FFC R
CS_HWE_EXPD_COMPID3 RESET_VALUE 0x000000B1
        RFU BIT[31:8]
        PREAMBLE_31_24 BIT[7:0]

debug_ui MODULE OFFSET=QDSS_WRAPPER_TOP+0x00005000 MAX=QDSS_WRAPPER_TOP+0x00005FFF APRE=QDSS_WRAPPER_ APOST= SPRE=QDSS_WRAPPER_ SPOST= FPRE=QDSS_WRAPPER_ FPOST= BPRE=QDSS_WRAPPER_ BPOST= ABPRE=QDSS_WRAPPER_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.QDSS_WRAPPER_TOP.DEBUG_UI
DEBUG_UI_SECURE ADDRESS 0x0000 R
DEBUG_UI_SECURE RESET_VALUE 0x00000001
        RSVD BIT[31:0]

DEBUG_UI_CTL ADDRESS 0x0004 RW
DEBUG_UI_CTL RESET_VALUE 0x00000000
        CLEAR_CTL BIT[0]

DEBUG_UI_CTL_MASK ADDRESS 0x0008 RW
DEBUG_UI_CTL_MASK RESET_VALUE 0x000F0001
        HW_TRIG_MASK BIT[19:16]
        SW_TRIG_MASK BIT[0]

DEBUG_UI_SWTRIG ADDRESS 0x000C RW
DEBUG_UI_SWTRIG RESET_VALUE 0x00000000
        SW_TRIG BIT[0]

DEBUG_UI_STATUS ADDRESS 0x0010 RW
DEBUG_UI_STATUS RESET_VALUE 0x00000000
        DBGUI_DONE_STATE BIT[31]
        DBGUI_REG_PTR BIT[30:24]
        HW_COMP_STATUS BIT[15:12]
        SW_COMP_STATUS BIT[8]
        HW_PEND_STATUS BIT[7:4]
        SW_PEND_STATUS BIT[0]

DEBUG_UI_HWE_MASK ADDRESS 0x0014 RW
DEBUG_UI_HWE_MASK RESET_VALUE 0xFFFFFFFF
        HWE_TRIG_MASK BIT[31:0]

DEBUG_UI_CTR_VAL ADDRESS 0x0018 RW
DEBUG_UI_CTR_VAL RESET_VALUE 0x00000000
        TIMEOUT_CTR_VAL BIT[31:0]

DEBUG_UI_CTR_EN ADDRESS 0x001C RW
DEBUG_UI_CTR_EN RESET_VALUE 0x00000000
        TIMEOUT_CTR_OVRR_EN BIT[1]
        TIMEOUT_CTR_EN BIT[0]

DEBUG_UI_NUM_REGS_RD ADDRESS 0x0020 RW
DEBUG_UI_NUM_REGS_RD RESET_VALUE 0x00000003
        NUM_AHB_REGS_RD BIT[15:8]
        NUM_APB_REGS_RD BIT[7:0]

DEBUG_UI_ATB_REG ADDRESS 0x0024 RW
DEBUG_UI_ATB_REG RESET_VALUE 0x00000000
        TS_VALID BIT[15]
        APB_ID BIT[14:8]
        AHB_ID BIT[7:1]
        ATB_TRACE_EN BIT[0]

DEBUG_UI_NUM_ADDR_REG ADDRESS 0x0028 R
DEBUG_UI_NUM_ADDR_REG RESET_VALUE 0x00000020
        NUM_ADDR_REGS BIT[7:0]

DEBUG_UI_ADDR_0 ADDRESS 0x0030 RW
DEBUG_UI_ADDR_0 RESET_VALUE 0x800400A0
        DEBUG_UI_ADDR BIT[31:0]

DEBUG_UI_ADDR_1 ADDRESS 0x0034 RW
DEBUG_UI_ADDR_1 RESET_VALUE 0x800400A4
        DEBUG_UI_ADDR BIT[31:0]

DEBUG_UI_ADDR_2 ADDRESS 0x0038 RW
DEBUG_UI_ADDR_2 RESET_VALUE 0x800400A8
        DEBUG_UI_ADDR BIT[31:0]

DEBUG_UI_ADDR_n(n):(3)-(31) ARRAY 0x00000030+0x4*n
DEBUG_UI_ADDR_3 ADDRESS 0x003C RW
DEBUG_UI_ADDR_3 RESET_VALUE 0x00000000
        DEBUG_UI_ADDR BIT[31:0]

DEBUG_UI_DATA_n(n):(0)-(31) ARRAY 0x000000B0+0x4*n
DEBUG_UI_DATA_0 ADDRESS 0x00B0 R
DEBUG_UI_DATA_0 RESET_VALUE 0x00000000
        DEBUG_UI_DATA BIT[31:0]

CS_DEBUG_UI_ITCTL ADDRESS 0x0F00 R
CS_DEBUG_UI_ITCTL RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_DEBUG_UI_CLAIMSET ADDRESS 0x0FA0 R
CS_DEBUG_UI_CLAIMSET RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_DEBUG_UI_CLAIMCLR ADDRESS 0x0FA4 R
CS_DEBUG_UI_CLAIMCLR RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_DEBUG_UI_LOCKACCESS ADDRESS 0x0FB0 W
CS_DEBUG_UI_LOCKACCESS RESET_VALUE 0xXXXXXXXX
        LOCKACCESS BIT[31:0]

CS_DEBUG_UI_LOCKSTATUS ADDRESS 0x0FB4 R
CS_DEBUG_UI_LOCKSTATUS RESET_VALUE 0x00000003
        RFU BIT[31:3]
        FIELD_8_BIT_LOCK BIT[2]
        ACCESS BIT[1]
                LOW VALUE 0x0
                HIGH VALUE 0x1
        LOCK_CONTROL BIT[0]

CS_DEBUG_UI_AUTHSTATUS ADDRESS 0x0FB8 R
CS_DEBUG_UI_AUTHSTATUS RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_DEBUG_UI_DEVICEID ADDRESS 0x0FC8 R
CS_DEBUG_UI_DEVICEID RESET_VALUE 0x00000000
        RFU BIT[31:8]
        DEVID BIT[7:0]

CS_DEBUG_UI_DEVICETYPE ADDRESS 0x0FCC R
CS_DEBUG_UI_DEVICETYPE RESET_VALUE 0x00000004
        RFU BIT[31:8]
        SUBTYPE BIT[7:4]
        MAJTYPE BIT[3:0]

CS_DEBUG_UI_PERIPHID4 ADDRESS 0x0FD0 R
CS_DEBUG_UI_PERIPHID4 RESET_VALUE 0x0000000X
        RFU BIT[31:8]
        FIELD_4KB_COUNT BIT[7:4]
        JEP106_CONTINUATION BIT[3:0]

CS_DEBUG_UI_PERIPHID5 ADDRESS 0x0FD4 R
CS_DEBUG_UI_PERIPHID5 RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_DEBUG_UI_PERIPHID6 ADDRESS 0x0FD8 R
CS_DEBUG_UI_PERIPHID6 RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_DEBUG_UI_PERIPHID7 ADDRESS 0x0FDC R
CS_DEBUG_UI_PERIPHID7 RESET_VALUE 0x00000000
        RFU BIT[31:0]

CS_DEBUG_UI_PERIPHID0 ADDRESS 0x0FE0 R
CS_DEBUG_UI_PERIPHID0 RESET_VALUE 0x00000040
        RFU BIT[31:8]
        PARTNUM BIT[7:0]

CS_DEBUG_UI_PERIPHID1 ADDRESS 0x0FE4 R
CS_DEBUG_UI_PERIPHID1 RESET_VALUE 0x000000X4
        RFU BIT[31:8]
        JEP106_IDENTITY_3_0 BIT[7:4]
        PARTNUM BIT[3:0]

CS_DEBUG_UI_PERIPHID2 ADDRESS 0x0FE8 R
CS_DEBUG_UI_PERIPHID2 RESET_VALUE 0x0000001X
        RFU BIT[31:8]
        MAJREV BIT[7:4]
        JEDEC BIT[3]
        JEP106_IDENTITY_6_4 BIT[2:0]

CS_DEBUG_UI_PERIPHID3 ADDRESS 0x0FEC R
CS_DEBUG_UI_PERIPHID3 RESET_VALUE 0x00000000
        RFU BIT[31:8]
        REV_AND BIT[7:4]
        CUSTOMER_MODIFIED BIT[3:0]

CS_DEBUG_UI_COMPID0 ADDRESS 0x0FF0 R
CS_DEBUG_UI_COMPID0 RESET_VALUE 0x0000000D
        RFU BIT[31:8]
        PREAMBLE_7_0 BIT[7:0]

CS_DEBUG_UI_COMPID1 ADDRESS 0x0FF4 R
CS_DEBUG_UI_COMPID1 RESET_VALUE 0x00000090
        RFU BIT[31:8]
        PREAMBLE_15_12 BIT[7:4]
        PREAMBLE_11_8 BIT[3:0]

CS_DEBUG_UI_COMPID2 ADDRESS 0x0FF8 R
CS_DEBUG_UI_COMPID2 RESET_VALUE 0x00000005
        RFU BIT[31:8]
        PREAMBLE_23_16 BIT[7:0]

CS_DEBUG_UI_COMPID3 ADDRESS 0x0FFC R
CS_DEBUG_UI_COMPID3 RESET_VALUE 0x000000B1
        RFU BIT[31:8]
        PREAMBLE_31_24 BIT[7:0]

PCNOC_0_BUS_TIMEOUT_BASE BASE 0x60023000 pcnoc_0_bus_timeoutaddr 11:2

pcnoc_0_bus_timeout MODULE OFFSET=PCNOC_0_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_0_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_0_ SPRE=PCNOC_0_ FPRE=PCNOC_0_ BPRE=PCNOC_0_ ABPRE=PCNOC_0_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PCNOC_0_BUS_TIMEOUT_BASE.PCNOC_0_BUS_TIMEOUT
ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
        INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000007
        NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
        LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
        INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
        INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
        INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
        SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
        SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
        BID BIT[15:13]
        PID BIT[12:8]
        MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
        SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
        SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
        SYNDHREADY BIT[31:0]

PCNOC_1_BUS_TIMEOUT_BASE BASE 0x60024000 pcnoc_1_bus_timeoutaddr 11:2

pcnoc_1_bus_timeout MODULE OFFSET=PCNOC_1_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_1_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_1_ SPRE=PCNOC_1_ FPRE=PCNOC_1_ BPRE=PCNOC_1_ ABPRE=PCNOC_1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PCNOC_1_BUS_TIMEOUT_BASE.PCNOC_1_BUS_TIMEOUT
ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
        INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000007
        NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
        LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
        INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
        INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
        INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
        SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
        SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
        BID BIT[15:13]
        PID BIT[12:8]
        MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
        SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
        SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
        SYNDHREADY BIT[31:0]

PCNOC_2_BUS_TIMEOUT_BASE BASE 0x60025000 pcnoc_2_bus_timeoutaddr 11:2

pcnoc_2_bus_timeout MODULE OFFSET=PCNOC_2_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_2_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_2_ SPRE=PCNOC_2_ FPRE=PCNOC_2_ BPRE=PCNOC_2_ ABPRE=PCNOC_2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PCNOC_2_BUS_TIMEOUT_BASE.PCNOC_2_BUS_TIMEOUT
ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
        INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000007
        NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
        LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
        INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
        INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
        INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
        SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
        SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
        BID BIT[15:13]
        PID BIT[12:8]
        MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
        SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
        SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
        SYNDHREADY BIT[31:0]

PCNOC_3_BUS_TIMEOUT_BASE BASE 0x60026000 pcnoc_3_bus_timeoutaddr 11:2

pcnoc_3_bus_timeout MODULE OFFSET=PCNOC_3_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_3_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_3_ SPRE=PCNOC_3_ FPRE=PCNOC_3_ BPRE=PCNOC_3_ ABPRE=PCNOC_3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PCNOC_3_BUS_TIMEOUT_BASE.PCNOC_3_BUS_TIMEOUT
ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
        INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000004
        NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
        LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
        INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
        INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
        INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
        SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
        SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
        BID BIT[15:13]
        PID BIT[12:8]
        MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
        SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
        SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
        SYNDHREADY BIT[31:0]

PCNOC_4_BUS_TIMEOUT_BASE BASE 0x68801000 pcnoc_4_bus_timeoutaddr 11:2

pcnoc_4_bus_timeout MODULE OFFSET=PCNOC_4_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_4_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_4_ SPRE=PCNOC_4_ FPRE=PCNOC_4_ BPRE=PCNOC_4_ ABPRE=PCNOC_4_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PCNOC_4_BUS_TIMEOUT_BASE.PCNOC_4_BUS_TIMEOUT
ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
        INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000001
        NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
        LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
        INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
        INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
        INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
        SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
        SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
        BID BIT[15:13]
        PID BIT[12:8]
        MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
        SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
        SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
        SYNDHREADY BIT[31:0]

PCNOC_5_BUS_TIMEOUT_BASE BASE 0x60028000 pcnoc_5_bus_timeoutaddr 11:2

pcnoc_5_bus_timeout MODULE OFFSET=PCNOC_5_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_5_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_5_ SPRE=PCNOC_5_ FPRE=PCNOC_5_ BPRE=PCNOC_5_ ABPRE=PCNOC_5_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PCNOC_5_BUS_TIMEOUT_BASE.PCNOC_5_BUS_TIMEOUT
ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
        INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000004
        NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
        LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
        INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
        INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
        INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
        SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
        SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
        BID BIT[15:13]
        PID BIT[12:8]
        MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
        SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
        SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
        SYNDHREADY BIT[31:0]

PCNOC_6_BUS_TIMEOUT_BASE BASE 0x60029000 pcnoc_6_bus_timeoutaddr 11:2

pcnoc_6_bus_timeout MODULE OFFSET=PCNOC_6_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_6_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_6_ SPRE=PCNOC_6_ FPRE=PCNOC_6_ BPRE=PCNOC_6_ ABPRE=PCNOC_6_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PCNOC_6_BUS_TIMEOUT_BASE.PCNOC_6_BUS_TIMEOUT
ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
        INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000002
        NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
        LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
        INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
        INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
        INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
        SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
        SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
        BID BIT[15:13]
        PID BIT[12:8]
        MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
        SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
        SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
        SYNDHREADY BIT[31:0]

PCNOC_7_BUS_TIMEOUT_BASE BASE 0x6002A000 pcnoc_7_bus_timeoutaddr 11:2

pcnoc_7_bus_timeout MODULE OFFSET=PCNOC_7_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_7_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_7_ SPRE=PCNOC_7_ FPRE=PCNOC_7_ BPRE=PCNOC_7_ ABPRE=PCNOC_7_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PCNOC_7_BUS_TIMEOUT_BASE.PCNOC_7_BUS_TIMEOUT
ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
        INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000004
        NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
        LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
        INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
        INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
        INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
        SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
        SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
        BID BIT[15:13]
        PID BIT[12:8]
        MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
        SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
        SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
        SYNDHREADY BIT[31:0]

PC_NOC_BASE BASE 0x60500000 pc_nocaddr 31:0

pc_noc MODULE OFFSET=PC_NOC_BASE+0x00000000 MAX=PC_NOC_BASE+0x0001507F APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PC_NOC_BASE.PC_NOC
PCNOC_OBS_ID_COREID ADDRESS 0x0000 R
PCNOC_OBS_ID_COREID RESET_VALUE 0x63F5270D
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_OBS_ID_REVISIONID ADDRESS 0x0004 R
PCNOC_OBS_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_OBS_FAULTEN ADDRESS 0x0008 RW
PCNOC_OBS_FAULTEN RESET_VALUE 0x00000000
        FAULTEN BIT[0]

PCNOC_OBS_ERRVLD ADDRESS 0x000C R
PCNOC_OBS_ERRVLD RESET_VALUE 0x00000000
        ERRVLD BIT[0]

PCNOC_OBS_ERRCLR ADDRESS 0x0010 RW
PCNOC_OBS_ERRCLR RESET_VALUE 0x00000000
        ERRCLR BIT[0]

PCNOC_OBS_ERRLOG0 ADDRESS 0x0014 R
PCNOC_OBS_ERRLOG0 RESET_VALUE 0x80000000
        FORMAT BIT[31]
        LEN1 BIT[23:16]
        ERRCODE BIT[10:8]
        OPC BIT[4:1]
        LOCK BIT[0]

PCNOC_OBS_ERRLOG1 ADDRESS 0x0018 R
PCNOC_OBS_ERRLOG1 RESET_VALUE 0x00000000
        ERRLOG1 BIT[31:0]

PCNOC_OBS_ERRLOG2 ADDRESS 0x001C R
PCNOC_OBS_ERRLOG2 RESET_VALUE 0x00000000
        ERRLOG2 BIT[0]

PCNOC_OBS_ERRLOG3 ADDRESS 0x0020 R
PCNOC_OBS_ERRLOG3 RESET_VALUE 0x00000000
        ERRLOG3 BIT[31:0]

PCNOC_OBS_ERRLOG4 ADDRESS 0x0024 R
PCNOC_OBS_ERRLOG4 RESET_VALUE 0x00000000
        ERRLOG4 BIT[0]

PCNOC_OBS_ERRLOG5 ADDRESS 0x0028 R
PCNOC_OBS_ERRLOG5 RESET_VALUE 0x00000000
        ERRLOG5 BIT[15:0]

PCNOC_OBS_STALLEN ADDRESS 0x0038 RW
PCNOC_OBS_STALLEN RESET_VALUE 0x00000000
        STALLEN BIT[0]

PCNOC_OBS_DBG_ID_COREID ADDRESS 0x0080 R
PCNOC_OBS_DBG_ID_COREID RESET_VALUE 0x4BE50107
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_OBS_DBG_ID_REVISIONID ADDRESS 0x0084 R
PCNOC_OBS_DBG_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_OBS_DBG_ATBID ADDRESS 0x0088 RW
PCNOC_OBS_DBG_ATBID RESET_VALUE 0x00000001
        ATBID BIT[6:0]

PCNOC_OBS_DBG_ATBEN ADDRESS 0x008C RW
PCNOC_OBS_DBG_ATBEN RESET_VALUE 0x00000000
        ATBEN BIT[0]

PCNOC_OBS_DBG_SYNCPERIOD ADDRESS 0x0090 RW
PCNOC_OBS_DBG_SYNCPERIOD RESET_VALUE 0x00000008
        SYNCPERIOD BIT[4:0]

PCNOC_QXM_CRYPTO0_TFILT_ID_COREID ADDRESS 0x1000 R
PCNOC_QXM_CRYPTO0_TFILT_ID_COREID RESET_VALUE 0x84FB7309
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QXM_CRYPTO0_TFILT_ID_REVISIONID ADDRESS 0x1004 R
PCNOC_QXM_CRYPTO0_TFILT_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QXM_CRYPTO0_TFILT_MODE ADDRESS 0x1008 RW
PCNOC_QXM_CRYPTO0_TFILT_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

PCNOC_QXM_CRYPTO0_TFILT_ADDRBASE_LOW ADDRESS 0x100C RW
PCNOC_QXM_CRYPTO0_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
        ADDRBASE_LOW BIT[31:0]

PCNOC_QXM_CRYPTO0_TFILT_ADDRBASE_HIGH ADDRESS 0x1010 RW
PCNOC_QXM_CRYPTO0_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
        ADDRBASE_HIGH BIT[0]

PCNOC_QXM_CRYPTO0_TFILT_ADDRWINDOWSIZE ADDRESS 0x1014 RW
PCNOC_QXM_CRYPTO0_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
        ADDRWINDOWSIZE BIT[5:0]

PCNOC_QXM_CRYPTO0_TFILT_SRCIDBASE ADDRESS 0x1018 RW
PCNOC_QXM_CRYPTO0_TFILT_SRCIDBASE RESET_VALUE 0x00000000
        SRCIDBASE BIT[15:0]

PCNOC_QXM_CRYPTO0_TFILT_SRCIDMASK ADDRESS 0x101C RW
PCNOC_QXM_CRYPTO0_TFILT_SRCIDMASK RESET_VALUE 0x00000000
        SRCIDMASK BIT[15:0]

PCNOC_QXM_CRYPTO0_TFILT_OPCODE ADDRESS 0x1020 RW
PCNOC_QXM_CRYPTO0_TFILT_OPCODE RESET_VALUE 0x00000000
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_QXM_CRYPTO0_TFILT_USERBASE ADDRESS 0x1024 RW
PCNOC_QXM_CRYPTO0_TFILT_USERBASE RESET_VALUE 0x00000000
        USERBASE BIT[15:0]

PCNOC_QXM_CRYPTO0_TFILT_USERMASK ADDRESS 0x1028 RW
PCNOC_QXM_CRYPTO0_TFILT_USERMASK RESET_VALUE 0x00000000
        USERMASK BIT[15:0]

PCNOC_QXM_SDC1_TFILT_ID_COREID ADDRESS 0x1080 R
PCNOC_QXM_SDC1_TFILT_ID_COREID RESET_VALUE 0xC7F46409
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QXM_SDC1_TFILT_ID_REVISIONID ADDRESS 0x1084 R
PCNOC_QXM_SDC1_TFILT_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QXM_SDC1_TFILT_MODE ADDRESS 0x1088 RW
PCNOC_QXM_SDC1_TFILT_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

PCNOC_QXM_SDC1_TFILT_ADDRBASE_LOW ADDRESS 0x108C RW
PCNOC_QXM_SDC1_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
        ADDRBASE_LOW BIT[31:0]

PCNOC_QXM_SDC1_TFILT_ADDRBASE_HIGH ADDRESS 0x1090 RW
PCNOC_QXM_SDC1_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
        ADDRBASE_HIGH BIT[0]

PCNOC_QXM_SDC1_TFILT_ADDRWINDOWSIZE ADDRESS 0x1094 RW
PCNOC_QXM_SDC1_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
        ADDRWINDOWSIZE BIT[5:0]

PCNOC_QXM_SDC1_TFILT_SRCIDBASE ADDRESS 0x1098 RW
PCNOC_QXM_SDC1_TFILT_SRCIDBASE RESET_VALUE 0x00000000
        SRCIDBASE BIT[15:0]

PCNOC_QXM_SDC1_TFILT_SRCIDMASK ADDRESS 0x109C RW
PCNOC_QXM_SDC1_TFILT_SRCIDMASK RESET_VALUE 0x00000000
        SRCIDMASK BIT[15:0]

PCNOC_QXM_SDC1_TFILT_OPCODE ADDRESS 0x10A0 RW
PCNOC_QXM_SDC1_TFILT_OPCODE RESET_VALUE 0x00000000
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_QXM_SDC1_TFILT_USERBASE ADDRESS 0x10A4 RW
PCNOC_QXM_SDC1_TFILT_USERBASE RESET_VALUE 0x00000000
        USERBASE BIT[15:0]

PCNOC_QXM_SDC1_TFILT_USERMASK ADDRESS 0x10A8 RW
PCNOC_QXM_SDC1_TFILT_USERMASK RESET_VALUE 0x00000000
        USERMASK BIT[15:0]

PCNOC_QXM_SDC2_TFILT_ID_COREID ADDRESS 0x1100 R
PCNOC_QXM_SDC2_TFILT_ID_COREID RESET_VALUE 0x17B20109
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QXM_SDC2_TFILT_ID_REVISIONID ADDRESS 0x1104 R
PCNOC_QXM_SDC2_TFILT_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QXM_SDC2_TFILT_MODE ADDRESS 0x1108 RW
PCNOC_QXM_SDC2_TFILT_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

PCNOC_QXM_SDC2_TFILT_ADDRBASE_LOW ADDRESS 0x110C RW
PCNOC_QXM_SDC2_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
        ADDRBASE_LOW BIT[31:0]

PCNOC_QXM_SDC2_TFILT_ADDRBASE_HIGH ADDRESS 0x1110 RW
PCNOC_QXM_SDC2_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
        ADDRBASE_HIGH BIT[0]

PCNOC_QXM_SDC2_TFILT_ADDRWINDOWSIZE ADDRESS 0x1114 RW
PCNOC_QXM_SDC2_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
        ADDRWINDOWSIZE BIT[5:0]

PCNOC_QXM_SDC2_TFILT_SRCIDBASE ADDRESS 0x1118 RW
PCNOC_QXM_SDC2_TFILT_SRCIDBASE RESET_VALUE 0x00000000
        SRCIDBASE BIT[15:0]

PCNOC_QXM_SDC2_TFILT_SRCIDMASK ADDRESS 0x111C RW
PCNOC_QXM_SDC2_TFILT_SRCIDMASK RESET_VALUE 0x00000000
        SRCIDMASK BIT[15:0]

PCNOC_QXM_SDC2_TFILT_OPCODE ADDRESS 0x1120 RW
PCNOC_QXM_SDC2_TFILT_OPCODE RESET_VALUE 0x00000000
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_QXM_SDC2_TFILT_USERBASE ADDRESS 0x1124 RW
PCNOC_QXM_SDC2_TFILT_USERBASE RESET_VALUE 0x00000000
        USERBASE BIT[15:0]

PCNOC_QXM_SDC2_TFILT_USERMASK ADDRESS 0x1128 RW
PCNOC_QXM_SDC2_TFILT_USERMASK RESET_VALUE 0x00000000
        USERMASK BIT[15:0]

PCNOC_QHM2_TFILT_ID_COREID ADDRESS 0x1180 R
PCNOC_QHM2_TFILT_ID_COREID RESET_VALUE 0x026E2709
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QHM2_TFILT_ID_REVISIONID ADDRESS 0x1184 R
PCNOC_QHM2_TFILT_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QHM2_TFILT_MODE ADDRESS 0x1188 RW
PCNOC_QHM2_TFILT_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

PCNOC_QHM2_TFILT_ADDRBASE_LOW ADDRESS 0x118C RW
PCNOC_QHM2_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
        ADDRBASE_LOW BIT[31:0]

PCNOC_QHM2_TFILT_ADDRWINDOWSIZE ADDRESS 0x1194 RW
PCNOC_QHM2_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
        ADDRWINDOWSIZE BIT[5:0]

PCNOC_QHM2_TFILT_SRCIDBASE ADDRESS 0x1198 RW
PCNOC_QHM2_TFILT_SRCIDBASE RESET_VALUE 0x00000000
        SRCIDBASE BIT[15:0]

PCNOC_QHM2_TFILT_SRCIDMASK ADDRESS 0x119C RW
PCNOC_QHM2_TFILT_SRCIDMASK RESET_VALUE 0x00000000
        SRCIDMASK BIT[15:0]

PCNOC_QHM2_TFILT_OPCODE ADDRESS 0x11A0 RW
PCNOC_QHM2_TFILT_OPCODE RESET_VALUE 0x00000000
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_QHM2_TFILT_USERBASE ADDRESS 0x11A4 RW
PCNOC_QHM2_TFILT_USERBASE RESET_VALUE 0x00000000
        USERBASE BIT[15:0]

PCNOC_QHM2_TFILT_USERMASK ADDRESS 0x11A8 RW
PCNOC_QHM2_TFILT_USERMASK RESET_VALUE 0x00000000
        USERMASK BIT[15:0]

PCNOC_QHM1_TFILT_ID_COREID ADDRESS 0x1200 R
PCNOC_QHM1_TFILT_ID_COREID RESET_VALUE 0x07F65009
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QHM1_TFILT_ID_REVISIONID ADDRESS 0x1204 R
PCNOC_QHM1_TFILT_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QHM1_TFILT_MODE ADDRESS 0x1208 RW
PCNOC_QHM1_TFILT_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

PCNOC_QHM1_TFILT_ADDRBASE_LOW ADDRESS 0x120C RW
PCNOC_QHM1_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
        ADDRBASE_LOW BIT[31:0]

PCNOC_QHM1_TFILT_ADDRWINDOWSIZE ADDRESS 0x1214 RW
PCNOC_QHM1_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
        ADDRWINDOWSIZE BIT[5:0]

PCNOC_QHM1_TFILT_SRCIDBASE ADDRESS 0x1218 RW
PCNOC_QHM1_TFILT_SRCIDBASE RESET_VALUE 0x00000000
        SRCIDBASE BIT[15:0]

PCNOC_QHM1_TFILT_SRCIDMASK ADDRESS 0x121C RW
PCNOC_QHM1_TFILT_SRCIDMASK RESET_VALUE 0x00000000
        SRCIDMASK BIT[15:0]

PCNOC_QHM1_TFILT_OPCODE ADDRESS 0x1220 RW
PCNOC_QHM1_TFILT_OPCODE RESET_VALUE 0x00000000
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_QHM1_TFILT_USERBASE ADDRESS 0x1224 RW
PCNOC_QHM1_TFILT_USERBASE RESET_VALUE 0x00000000
        USERBASE BIT[15:0]

PCNOC_QHM1_TFILT_USERMASK ADDRESS 0x1228 RW
PCNOC_QHM1_TFILT_USERMASK RESET_VALUE 0x00000000
        USERMASK BIT[15:0]

PCNOC_QXM_BIMC_TFILT_ID_COREID ADDRESS 0x1280 R
PCNOC_QXM_BIMC_TFILT_ID_COREID RESET_VALUE 0x6047A009
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QXM_BIMC_TFILT_ID_REVISIONID ADDRESS 0x1284 R
PCNOC_QXM_BIMC_TFILT_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QXM_BIMC_TFILT_MODE ADDRESS 0x1288 RW
PCNOC_QXM_BIMC_TFILT_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

PCNOC_QXM_BIMC_TFILT_ADDRBASE_LOW ADDRESS 0x128C RW
PCNOC_QXM_BIMC_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
        ADDRBASE_LOW BIT[31:0]

PCNOC_QXM_BIMC_TFILT_ADDRBASE_HIGH ADDRESS 0x1290 RW
PCNOC_QXM_BIMC_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
        ADDRBASE_HIGH BIT[0]

PCNOC_QXM_BIMC_TFILT_ADDRWINDOWSIZE ADDRESS 0x1294 RW
PCNOC_QXM_BIMC_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
        ADDRWINDOWSIZE BIT[5:0]

PCNOC_QXM_BIMC_TFILT_SRCIDBASE ADDRESS 0x1298 RW
PCNOC_QXM_BIMC_TFILT_SRCIDBASE RESET_VALUE 0x00000000
        SRCIDBASE BIT[15:0]

PCNOC_QXM_BIMC_TFILT_SRCIDMASK ADDRESS 0x129C RW
PCNOC_QXM_BIMC_TFILT_SRCIDMASK RESET_VALUE 0x00000000
        SRCIDMASK BIT[15:0]

PCNOC_QXM_BIMC_TFILT_OPCODE ADDRESS 0x12A0 RW
PCNOC_QXM_BIMC_TFILT_OPCODE RESET_VALUE 0x00000000
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_QXM_BIMC_TFILT_USERBASE ADDRESS 0x12A4 RW
PCNOC_QXM_BIMC_TFILT_USERBASE RESET_VALUE 0x00000000
        USERBASE BIT[15:0]

PCNOC_QXM_BIMC_TFILT_USERMASK ADDRESS 0x12A8 RW
PCNOC_QXM_BIMC_TFILT_USERMASK RESET_VALUE 0x00000000
        USERMASK BIT[15:0]

PCNOC_QDSS_BAM_TFILT_ID_COREID ADDRESS 0x1300 R
PCNOC_QDSS_BAM_TFILT_ID_COREID RESET_VALUE 0xC3E56E09
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QDSS_BAM_TFILT_ID_REVISIONID ADDRESS 0x1304 R
PCNOC_QDSS_BAM_TFILT_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QDSS_BAM_TFILT_MODE ADDRESS 0x1308 RW
PCNOC_QDSS_BAM_TFILT_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

PCNOC_QDSS_BAM_TFILT_ADDRBASE_LOW ADDRESS 0x130C RW
PCNOC_QDSS_BAM_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
        ADDRBASE_LOW BIT[31:0]

PCNOC_QDSS_BAM_TFILT_ADDRWINDOWSIZE ADDRESS 0x1314 RW
PCNOC_QDSS_BAM_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
        ADDRWINDOWSIZE BIT[5:0]

PCNOC_QDSS_BAM_TFILT_SRCIDBASE ADDRESS 0x1318 RW
PCNOC_QDSS_BAM_TFILT_SRCIDBASE RESET_VALUE 0x00000000
        SRCIDBASE BIT[15:0]

PCNOC_QDSS_BAM_TFILT_SRCIDMASK ADDRESS 0x131C RW
PCNOC_QDSS_BAM_TFILT_SRCIDMASK RESET_VALUE 0x00000000
        SRCIDMASK BIT[15:0]

PCNOC_QDSS_BAM_TFILT_OPCODE ADDRESS 0x1320 RW
PCNOC_QDSS_BAM_TFILT_OPCODE RESET_VALUE 0x00000000
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_QDSS_BAM_TFILT_USERBASE ADDRESS 0x1324 RW
PCNOC_QDSS_BAM_TFILT_USERBASE RESET_VALUE 0x00000000
        USERBASE BIT[15:0]

PCNOC_QDSS_BAM_TFILT_USERMASK ADDRESS 0x1328 RW
PCNOC_QDSS_BAM_TFILT_USERMASK RESET_VALUE 0x00000000
        USERMASK BIT[15:0]

PCNOC_HSIC_TFILT_ID_COREID ADDRESS 0x1380 R
PCNOC_HSIC_TFILT_ID_COREID RESET_VALUE 0x14F81F09
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_HSIC_TFILT_ID_REVISIONID ADDRESS 0x1384 R
PCNOC_HSIC_TFILT_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_HSIC_TFILT_MODE ADDRESS 0x1388 RW
PCNOC_HSIC_TFILT_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

PCNOC_HSIC_TFILT_ADDRBASE_LOW ADDRESS 0x138C RW
PCNOC_HSIC_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
        ADDRBASE_LOW BIT[31:0]

PCNOC_HSIC_TFILT_ADDRWINDOWSIZE ADDRESS 0x1394 RW
PCNOC_HSIC_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
        ADDRWINDOWSIZE BIT[5:0]

PCNOC_HSIC_TFILT_SRCIDBASE ADDRESS 0x1398 RW
PCNOC_HSIC_TFILT_SRCIDBASE RESET_VALUE 0x00000000
        SRCIDBASE BIT[15:0]

PCNOC_HSIC_TFILT_SRCIDMASK ADDRESS 0x139C RW
PCNOC_HSIC_TFILT_SRCIDMASK RESET_VALUE 0x00000000
        SRCIDMASK BIT[15:0]

PCNOC_HSIC_TFILT_OPCODE ADDRESS 0x13A0 RW
PCNOC_HSIC_TFILT_OPCODE RESET_VALUE 0x00000000
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_HSIC_TFILT_USERBASE ADDRESS 0x13A4 RW
PCNOC_HSIC_TFILT_USERBASE RESET_VALUE 0x00000000
        USERBASE BIT[15:0]

PCNOC_HSIC_TFILT_USERMASK ADDRESS 0x13A8 RW
PCNOC_HSIC_TFILT_USERMASK RESET_VALUE 0x00000000
        USERMASK BIT[15:0]

PCNOC_SGMI_TFILT_ID_COREID ADDRESS 0x1400 R
PCNOC_SGMI_TFILT_ID_COREID RESET_VALUE 0x2A4F5209
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_SGMI_TFILT_ID_REVISIONID ADDRESS 0x1404 R
PCNOC_SGMI_TFILT_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_SGMI_TFILT_MODE ADDRESS 0x1408 RW
PCNOC_SGMI_TFILT_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

PCNOC_SGMI_TFILT_ADDRBASE_LOW ADDRESS 0x140C RW
PCNOC_SGMI_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
        ADDRBASE_LOW BIT[31:0]

PCNOC_SGMI_TFILT_ADDRWINDOWSIZE ADDRESS 0x1414 RW
PCNOC_SGMI_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
        ADDRWINDOWSIZE BIT[5:0]

PCNOC_SGMI_TFILT_SRCIDBASE ADDRESS 0x1418 RW
PCNOC_SGMI_TFILT_SRCIDBASE RESET_VALUE 0x00000000
        SRCIDBASE BIT[15:0]

PCNOC_SGMI_TFILT_SRCIDMASK ADDRESS 0x141C RW
PCNOC_SGMI_TFILT_SRCIDMASK RESET_VALUE 0x00000000
        SRCIDMASK BIT[15:0]

PCNOC_SGMI_TFILT_OPCODE ADDRESS 0x1420 RW
PCNOC_SGMI_TFILT_OPCODE RESET_VALUE 0x00000000
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_SGMI_TFILT_USERBASE ADDRESS 0x1424 RW
PCNOC_SGMI_TFILT_USERBASE RESET_VALUE 0x00000000
        USERBASE BIT[15:0]

PCNOC_SGMI_TFILT_USERMASK ADDRESS 0x1428 RW
PCNOC_SGMI_TFILT_USERMASK RESET_VALUE 0x00000000
        USERMASK BIT[15:0]

PCNOC_USB_HS1_TFILT_ID_COREID ADDRESS 0x1480 R
PCNOC_USB_HS1_TFILT_ID_COREID RESET_VALUE 0xD94CEA09
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_USB_HS1_TFILT_ID_REVISIONID ADDRESS 0x1484 R
PCNOC_USB_HS1_TFILT_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_USB_HS1_TFILT_MODE ADDRESS 0x1488 RW
PCNOC_USB_HS1_TFILT_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

PCNOC_USB_HS1_TFILT_ADDRBASE_LOW ADDRESS 0x148C RW
PCNOC_USB_HS1_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
        ADDRBASE_LOW BIT[31:0]

PCNOC_USB_HS1_TFILT_ADDRWINDOWSIZE ADDRESS 0x1494 RW
PCNOC_USB_HS1_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
        ADDRWINDOWSIZE BIT[5:0]

PCNOC_USB_HS1_TFILT_SRCIDBASE ADDRESS 0x1498 RW
PCNOC_USB_HS1_TFILT_SRCIDBASE RESET_VALUE 0x00000000
        SRCIDBASE BIT[15:0]

PCNOC_USB_HS1_TFILT_SRCIDMASK ADDRESS 0x149C RW
PCNOC_USB_HS1_TFILT_SRCIDMASK RESET_VALUE 0x00000000
        SRCIDMASK BIT[15:0]

PCNOC_USB_HS1_TFILT_OPCODE ADDRESS 0x14A0 RW
PCNOC_USB_HS1_TFILT_OPCODE RESET_VALUE 0x00000000
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_USB_HS1_TFILT_USERBASE ADDRESS 0x14A4 RW
PCNOC_USB_HS1_TFILT_USERBASE RESET_VALUE 0x00000000
        USERBASE BIT[15:0]

PCNOC_USB_HS1_TFILT_USERMASK ADDRESS 0x14A8 RW
PCNOC_USB_HS1_TFILT_USERMASK RESET_VALUE 0x00000000
        USERMASK BIT[15:0]

PCNOC_QXM_NOC_TFILT_ID_COREID ADDRESS 0x1500 R
PCNOC_QXM_NOC_TFILT_ID_COREID RESET_VALUE 0x7E604309
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QXM_NOC_TFILT_ID_REVISIONID ADDRESS 0x1504 R
PCNOC_QXM_NOC_TFILT_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QXM_NOC_TFILT_MODE ADDRESS 0x1508 RW
PCNOC_QXM_NOC_TFILT_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

PCNOC_QXM_NOC_TFILT_ADDRBASE_LOW ADDRESS 0x150C RW
PCNOC_QXM_NOC_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
        ADDRBASE_LOW BIT[31:0]

PCNOC_QXM_NOC_TFILT_ADDRBASE_HIGH ADDRESS 0x1510 RW
PCNOC_QXM_NOC_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
        ADDRBASE_HIGH BIT[0]

PCNOC_QXM_NOC_TFILT_ADDRWINDOWSIZE ADDRESS 0x1514 RW
PCNOC_QXM_NOC_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
        ADDRWINDOWSIZE BIT[5:0]

PCNOC_QXM_NOC_TFILT_SRCIDBASE ADDRESS 0x1518 RW
PCNOC_QXM_NOC_TFILT_SRCIDBASE RESET_VALUE 0x00000000
        SRCIDBASE BIT[15:0]

PCNOC_QXM_NOC_TFILT_SRCIDMASK ADDRESS 0x151C RW
PCNOC_QXM_NOC_TFILT_SRCIDMASK RESET_VALUE 0x00000000
        SRCIDMASK BIT[15:0]

PCNOC_QXM_NOC_TFILT_OPCODE ADDRESS 0x1520 RW
PCNOC_QXM_NOC_TFILT_OPCODE RESET_VALUE 0x00000000
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_QXM_NOC_TFILT_USERBASE ADDRESS 0x1524 RW
PCNOC_QXM_NOC_TFILT_USERBASE RESET_VALUE 0x00000000
        USERBASE BIT[15:0]

PCNOC_QXM_NOC_TFILT_USERMASK ADDRESS 0x1528 RW
PCNOC_QXM_NOC_TFILT_USERMASK RESET_VALUE 0x00000000
        USERMASK BIT[15:0]

PCNOC_QDSS_ETR_TFILT_ID_COREID ADDRESS 0x1580 R
PCNOC_QDSS_ETR_TFILT_ID_COREID RESET_VALUE 0x8BF51F09
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QDSS_ETR_TFILT_ID_REVISIONID ADDRESS 0x1584 R
PCNOC_QDSS_ETR_TFILT_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QDSS_ETR_TFILT_MODE ADDRESS 0x1588 RW
PCNOC_QDSS_ETR_TFILT_MODE RESET_VALUE 0x00000000
        MODE BIT[0]

PCNOC_QDSS_ETR_TFILT_ADDRBASE_LOW ADDRESS 0x158C RW
PCNOC_QDSS_ETR_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
        ADDRBASE_LOW BIT[31:0]

PCNOC_QDSS_ETR_TFILT_ADDRWINDOWSIZE ADDRESS 0x1594 RW
PCNOC_QDSS_ETR_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
        ADDRWINDOWSIZE BIT[5:0]

PCNOC_QDSS_ETR_TFILT_SRCIDBASE ADDRESS 0x1598 RW
PCNOC_QDSS_ETR_TFILT_SRCIDBASE RESET_VALUE 0x00000000
        SRCIDBASE BIT[15:0]

PCNOC_QDSS_ETR_TFILT_SRCIDMASK ADDRESS 0x159C RW
PCNOC_QDSS_ETR_TFILT_SRCIDMASK RESET_VALUE 0x00000000
        SRCIDMASK BIT[15:0]

PCNOC_QDSS_ETR_TFILT_OPCODE ADDRESS 0x15A0 RW
PCNOC_QDSS_ETR_TFILT_OPCODE RESET_VALUE 0x00000000
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_QDSS_ETR_TFILT_USERBASE ADDRESS 0x15A4 RW
PCNOC_QDSS_ETR_TFILT_USERBASE RESET_VALUE 0x00000000
        USERBASE BIT[15:0]

PCNOC_QDSS_ETR_TFILT_USERMASK ADDRESS 0x15A8 RW
PCNOC_QDSS_ETR_TFILT_USERMASK RESET_VALUE 0x00000000
        USERMASK BIT[15:0]

PCNOC_TPRB0_TPROF_ID_COREID ADDRESS 0x2000 R
PCNOC_TPRB0_TPROF_ID_COREID RESET_VALUE 0x3342600A
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_TPRB0_TPROF_ID_REVISIONID ADDRESS 0x2004 R
PCNOC_TPRB0_TPROF_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_TPRB0_TPROF_EN ADDRESS 0x2008 RW
PCNOC_TPRB0_TPROF_EN RESET_VALUE 0x00000000
        EN BIT[0]

PCNOC_TPRB0_TPROF_MODE ADDRESS 0x200C RW
PCNOC_TPRB0_TPROF_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_TPRB0_TPROF_OBSERVEDSEL_0 ADDRESS 0x2010 RW
PCNOC_TPRB0_TPROF_OBSERVEDSEL_0 RESET_VALUE 0x00000000
        OBSERVEDSEL_0 BIT[2:0]

PCNOC_TPRB0_TPROF_OBSERVEDSEL_1 ADDRESS 0x2014 RW
PCNOC_TPRB0_TPROF_OBSERVEDSEL_1 RESET_VALUE 0x00000000
        OBSERVEDSEL_1 BIT[2:0]

PCNOC_TPRB0_TPROF_NTENURELINES_0 ADDRESS 0x2020 RW
PCNOC_TPRB0_TPROF_NTENURELINES_0 RESET_VALUE 0x00000000
        NTENURELINES_0 BIT[2:0]

PCNOC_TPRB0_TPROF_THRESHOLDS_0_0 ADDRESS 0x202C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_0 RESET_VALUE 0x00000000
        THRESHOLDS_0_0 BIT[3:0]

PCNOC_TPRB0_TPROF_THRESHOLDS_0_1 ADDRESS 0x2030 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_1 RESET_VALUE 0x00000000
        THRESHOLDS_0_1 BIT[3:0]

PCNOC_TPRB0_TPROF_THRESHOLDS_0_2 ADDRESS 0x2034 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_2 RESET_VALUE 0x00000000
        THRESHOLDS_0_2 BIT[3:0]

PCNOC_TPRB0_TPROF_THRESHOLDS_1_0 ADDRESS 0x203C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_0 RESET_VALUE 0x00000000
        THRESHOLDS_1_0 BIT[3:0]

PCNOC_TPRB0_TPROF_THRESHOLDS_1_1 ADDRESS 0x2040 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_1 RESET_VALUE 0x00000000
        THRESHOLDS_1_1 BIT[3:0]

PCNOC_TPRB0_TPROF_THRESHOLDS_1_2 ADDRESS 0x2044 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_2 RESET_VALUE 0x00000000
        THRESHOLDS_1_2 BIT[3:0]

PCNOC_TPRB0_TPROF_OVERFLOWSTATUS ADDRESS 0x206C R
PCNOC_TPRB0_TPROF_OVERFLOWSTATUS RESET_VALUE 0x00000000
        OVERFLOWSTATUS BIT[1:0]

PCNOC_TPRB0_TPROF_OVERFLOWRESET ADDRESS 0x2070 RW
PCNOC_TPRB0_TPROF_OVERFLOWRESET RESET_VALUE 0x00000000
        OVERFLOWRESET BIT[1:0]

PCNOC_TPRB0_TPROF_PENDINGEVENTMODE ADDRESS 0x2074 RW
PCNOC_TPRB0_TPROF_PENDINGEVENTMODE RESET_VALUE 0x00000000
        PENDINGEVENTMODE BIT[0]

PCNOC_TPRB0_TPROF_PRESCALER ADDRESS 0x2078 RW
PCNOC_TPRB0_TPROF_PRESCALER RESET_VALUE 0x00000000
        PRESCALER BIT[7:0]

PCNOC_TPRB1_TPROF_ID_COREID ADDRESS 0x2080 R
PCNOC_TPRB1_TPROF_ID_COREID RESET_VALUE 0x3BAC620A
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_TPRB1_TPROF_ID_REVISIONID ADDRESS 0x2084 R
PCNOC_TPRB1_TPROF_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_TPRB1_TPROF_EN ADDRESS 0x2088 RW
PCNOC_TPRB1_TPROF_EN RESET_VALUE 0x00000000
        EN BIT[0]

PCNOC_TPRB1_TPROF_MODE ADDRESS 0x208C RW
PCNOC_TPRB1_TPROF_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_TPRB1_TPROF_OBSERVEDSEL_0 ADDRESS 0x2090 RW
PCNOC_TPRB1_TPROF_OBSERVEDSEL_0 RESET_VALUE 0x00000000
        OBSERVEDSEL_0 BIT[1:0]

PCNOC_TPRB1_TPROF_OBSERVEDSEL_1 ADDRESS 0x2094 RW
PCNOC_TPRB1_TPROF_OBSERVEDSEL_1 RESET_VALUE 0x00000000
        OBSERVEDSEL_1 BIT[1:0]

PCNOC_TPRB1_TPROF_NTENURELINES_0 ADDRESS 0x20A0 RW
PCNOC_TPRB1_TPROF_NTENURELINES_0 RESET_VALUE 0x00000000
        NTENURELINES_0 BIT[3:0]

PCNOC_TPRB1_TPROF_THRESHOLDS_0_0 ADDRESS 0x20AC RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_0 RESET_VALUE 0x00000000
        THRESHOLDS_0_0 BIT[3:0]

PCNOC_TPRB1_TPROF_THRESHOLDS_0_1 ADDRESS 0x20B0 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_1 RESET_VALUE 0x00000000
        THRESHOLDS_0_1 BIT[3:0]

PCNOC_TPRB1_TPROF_THRESHOLDS_0_2 ADDRESS 0x20B4 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_0_2 RESET_VALUE 0x00000000
        THRESHOLDS_0_2 BIT[3:0]

PCNOC_TPRB1_TPROF_THRESHOLDS_1_0 ADDRESS 0x20BC RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_0 RESET_VALUE 0x00000000
        THRESHOLDS_1_0 BIT[3:0]

PCNOC_TPRB1_TPROF_THRESHOLDS_1_1 ADDRESS 0x20C0 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_1 RESET_VALUE 0x00000000
        THRESHOLDS_1_1 BIT[3:0]

PCNOC_TPRB1_TPROF_THRESHOLDS_1_2 ADDRESS 0x20C4 RW
PCNOC_TPRB1_TPROF_THRESHOLDS_1_2 RESET_VALUE 0x00000000
        THRESHOLDS_1_2 BIT[3:0]

PCNOC_TPRB1_TPROF_OVERFLOWSTATUS ADDRESS 0x20EC R
PCNOC_TPRB1_TPROF_OVERFLOWSTATUS RESET_VALUE 0x00000000
        OVERFLOWSTATUS BIT[1:0]

PCNOC_TPRB1_TPROF_OVERFLOWRESET ADDRESS 0x20F0 RW
PCNOC_TPRB1_TPROF_OVERFLOWRESET RESET_VALUE 0x00000000
        OVERFLOWRESET BIT[1:0]

PCNOC_TPRB1_TPROF_PENDINGEVENTMODE ADDRESS 0x20F4 RW
PCNOC_TPRB1_TPROF_PENDINGEVENTMODE RESET_VALUE 0x00000000
        PENDINGEVENTMODE BIT[0]

PCNOC_TPRB1_TPROF_PRESCALER ADDRESS 0x20F8 RW
PCNOC_TPRB1_TPROF_PRESCALER RESET_VALUE 0x00000000
        PRESCALER BIT[7:0]

PCNOC_EPRB0_SPROF_ID_COREID ADDRESS 0x3000 R
PCNOC_EPRB0_SPROF_ID_COREID RESET_VALUE 0xE43F9706
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_EPRB0_SPROF_ID_REVISIONID ADDRESS 0x3004 R
PCNOC_EPRB0_SPROF_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_EPRB0_SPROF_MAINCTL ADDRESS 0x3008 RW
PCNOC_EPRB0_SPROF_MAINCTL RESET_VALUE 0x00000000
        FILTBYTEALWAYSCHAINABLEEN BIT[7]
        INTRUSIVEMODE BIT[6]
        STATCONDDUMP BIT[5]
        ALARMEN BIT[4]
        STATEN BIT[3]
        PAYLOADEN BIT[2]
        TRACEEN BIT[1]
        ERREN BIT[0]

PCNOC_EPRB0_SPROF_CFGCTL ADDRESS 0x300C RW
PCNOC_EPRB0_SPROF_CFGCTL RESET_VALUE 0x00000000
        ACTIVE BIT[1]
        GLOBALEN BIT[0]

PCNOC_EPRB0_SPROF_TRACEPORTSEL ADDRESS 0x3010 RW
PCNOC_EPRB0_SPROF_TRACEPORTSEL RESET_VALUE 0x00000000
        TRACEPORTSEL BIT[1:0]

PCNOC_EPRB0_SPROF_FILTERLUT ADDRESS 0x3014 RW
PCNOC_EPRB0_SPROF_FILTERLUT RESET_VALUE 0x00000000
        FILTERLUT BIT[15:0]

PCNOC_EPRB0_SPROF_TRACEALARMEN ADDRESS 0x3018 RW
PCNOC_EPRB0_SPROF_TRACEALARMEN RESET_VALUE 0x00000000
        TRACEALARMEN BIT[4:0]

PCNOC_EPRB0_SPROF_TRACEALARMSTATUS ADDRESS 0x301C R
PCNOC_EPRB0_SPROF_TRACEALARMSTATUS RESET_VALUE 0x00000000
        TRACEALARMSTATUS BIT[4:0]

PCNOC_EPRB0_SPROF_TRACEALARMCLR ADDRESS 0x3020 RW
PCNOC_EPRB0_SPROF_TRACEALARMCLR RESET_VALUE 0x00000000
        TRACEALARMCLR BIT[4:0]

PCNOC_EPRB0_SPROF_STATPERIOD ADDRESS 0x3024 RW
PCNOC_EPRB0_SPROF_STATPERIOD RESET_VALUE 0x00000000
        STATPERIOD BIT[4:0]

PCNOC_EPRB0_SPROF_STATGO ADDRESS 0x3028 RW
PCNOC_EPRB0_SPROF_STATGO RESET_VALUE 0x00000000
        STATGO BIT[0]

PCNOC_EPRB0_SPROF_STATALARMMIN ADDRESS 0x302C RW
PCNOC_EPRB0_SPROF_STATALARMMIN RESET_VALUE 0x00000000
        STATALARMMIN BIT[31:0]

PCNOC_EPRB0_SPROF_STATALARMMAX ADDRESS 0x3030 RW
PCNOC_EPRB0_SPROF_STATALARMMAX RESET_VALUE 0x00000000
        STATALARMMAX BIT[31:0]

PCNOC_EPRB0_SPROF_STATALARMSTATUS ADDRESS 0x3034 R
PCNOC_EPRB0_SPROF_STATALARMSTATUS RESET_VALUE 0x00000000
        STATALARMSTATUS BIT[0]

PCNOC_EPRB0_SPROF_STATALARMCLR ADDRESS 0x3038 RW
PCNOC_EPRB0_SPROF_STATALARMCLR RESET_VALUE 0x00000000
        STATALARMCLR BIT[0]

PCNOC_EPRB0_SPROF_STATALARMEN ADDRESS 0x303C RW
PCNOC_EPRB0_SPROF_STATALARMEN RESET_VALUE 0x00000001
        STATALARMEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDBASE ADDRESS 0x3044 RW
PCNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDBASE RESET_VALUE 0x00000000
        FILTERS_0_ROUTEIDBASE BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDMASK ADDRESS 0x3048 RW
PCNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDMASK RESET_VALUE 0x00000000
        FILTERS_0_ROUTEIDMASK BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_LOW ADDRESS 0x304C RW
PCNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_LOW RESET_VALUE 0x00000000
        FILTERS_0_ADDRBASE_LOW BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_HIGH ADDRESS 0x3050 RW
PCNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_HIGH RESET_VALUE 0x00000000
        FILTERS_0_ADDRBASE_HIGH BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_0_WINDOWSIZE ADDRESS 0x3054 RW
PCNOC_EPRB0_SPROF_FILTERS_0_WINDOWSIZE RESET_VALUE 0x00000000
        FILTERS_0_WINDOWSIZE BIT[5:0]

PCNOC_EPRB0_SPROF_FILTERS_0_OPCODE ADDRESS 0x3060 RW
PCNOC_EPRB0_SPROF_FILTERS_0_OPCODE RESET_VALUE 0x00000000
        URGEN BIT[3]
        LOCKEN BIT[2]
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_0_STATUS ADDRESS 0x3064 RW
PCNOC_EPRB0_SPROF_FILTERS_0_STATUS RESET_VALUE 0x00000000
        RSPEN BIT[1]
        REQEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_0_LENGTH ADDRESS 0x3068 RW
PCNOC_EPRB0_SPROF_FILTERS_0_LENGTH RESET_VALUE 0x00000000
        FILTERS_0_LENGTH BIT[3:0]

PCNOC_EPRB0_SPROF_FILTERS_0_URGENCY ADDRESS 0x306C RW
PCNOC_EPRB0_SPROF_FILTERS_0_URGENCY RESET_VALUE 0x00000000
        FILTERS_0_URGENCY BIT[1:0]

PCNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDBASE ADDRESS 0x3080 RW
PCNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDBASE RESET_VALUE 0x00000000
        FILTERS_1_ROUTEIDBASE BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDMASK ADDRESS 0x3084 RW
PCNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDMASK RESET_VALUE 0x00000000
        FILTERS_1_ROUTEIDMASK BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_LOW ADDRESS 0x3088 RW
PCNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_LOW RESET_VALUE 0x00000000
        FILTERS_1_ADDRBASE_LOW BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_HIGH ADDRESS 0x308C RW
PCNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_HIGH RESET_VALUE 0x00000000
        FILTERS_1_ADDRBASE_HIGH BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_1_WINDOWSIZE ADDRESS 0x3090 RW
PCNOC_EPRB0_SPROF_FILTERS_1_WINDOWSIZE RESET_VALUE 0x00000000
        FILTERS_1_WINDOWSIZE BIT[5:0]

PCNOC_EPRB0_SPROF_FILTERS_1_OPCODE ADDRESS 0x309C RW
PCNOC_EPRB0_SPROF_FILTERS_1_OPCODE RESET_VALUE 0x00000000
        URGEN BIT[3]
        LOCKEN BIT[2]
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_1_STATUS ADDRESS 0x30A0 RW
PCNOC_EPRB0_SPROF_FILTERS_1_STATUS RESET_VALUE 0x00000000
        RSPEN BIT[1]
        REQEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_1_LENGTH ADDRESS 0x30A4 RW
PCNOC_EPRB0_SPROF_FILTERS_1_LENGTH RESET_VALUE 0x00000000
        FILTERS_1_LENGTH BIT[3:0]

PCNOC_EPRB0_SPROF_FILTERS_1_URGENCY ADDRESS 0x30A8 RW
PCNOC_EPRB0_SPROF_FILTERS_1_URGENCY RESET_VALUE 0x00000000
        FILTERS_1_URGENCY BIT[1:0]

PCNOC_EPRB0_SPROF_FILTERS_2_ROUTEIDBASE ADDRESS 0x30BC RW
PCNOC_EPRB0_SPROF_FILTERS_2_ROUTEIDBASE RESET_VALUE 0x00000000
        FILTERS_2_ROUTEIDBASE BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_2_ROUTEIDMASK ADDRESS 0x30C0 RW
PCNOC_EPRB0_SPROF_FILTERS_2_ROUTEIDMASK RESET_VALUE 0x00000000
        FILTERS_2_ROUTEIDMASK BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_2_ADDRBASE_LOW ADDRESS 0x30C4 RW
PCNOC_EPRB0_SPROF_FILTERS_2_ADDRBASE_LOW RESET_VALUE 0x00000000
        FILTERS_2_ADDRBASE_LOW BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_2_ADDRBASE_HIGH ADDRESS 0x30C8 RW
PCNOC_EPRB0_SPROF_FILTERS_2_ADDRBASE_HIGH RESET_VALUE 0x00000000
        FILTERS_2_ADDRBASE_HIGH BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_2_WINDOWSIZE ADDRESS 0x30CC RW
PCNOC_EPRB0_SPROF_FILTERS_2_WINDOWSIZE RESET_VALUE 0x00000000
        FILTERS_2_WINDOWSIZE BIT[5:0]

PCNOC_EPRB0_SPROF_FILTERS_2_OPCODE ADDRESS 0x30D8 RW
PCNOC_EPRB0_SPROF_FILTERS_2_OPCODE RESET_VALUE 0x00000000
        URGEN BIT[3]
        LOCKEN BIT[2]
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_2_STATUS ADDRESS 0x30DC RW
PCNOC_EPRB0_SPROF_FILTERS_2_STATUS RESET_VALUE 0x00000000
        RSPEN BIT[1]
        REQEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_2_LENGTH ADDRESS 0x30E0 RW
PCNOC_EPRB0_SPROF_FILTERS_2_LENGTH RESET_VALUE 0x00000000
        FILTERS_2_LENGTH BIT[3:0]

PCNOC_EPRB0_SPROF_FILTERS_2_URGENCY ADDRESS 0x30E4 RW
PCNOC_EPRB0_SPROF_FILTERS_2_URGENCY RESET_VALUE 0x00000000
        FILTERS_2_URGENCY BIT[1:0]

PCNOC_EPRB0_SPROF_FILTERS_3_ROUTEIDBASE ADDRESS 0x30F8 RW
PCNOC_EPRB0_SPROF_FILTERS_3_ROUTEIDBASE RESET_VALUE 0x00000000
        FILTERS_3_ROUTEIDBASE BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_3_ROUTEIDMASK ADDRESS 0x30FC RW
PCNOC_EPRB0_SPROF_FILTERS_3_ROUTEIDMASK RESET_VALUE 0x00000000
        FILTERS_3_ROUTEIDMASK BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_3_ADDRBASE_LOW ADDRESS 0x3100 RW
PCNOC_EPRB0_SPROF_FILTERS_3_ADDRBASE_LOW RESET_VALUE 0x00000000
        FILTERS_3_ADDRBASE_LOW BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_3_ADDRBASE_HIGH ADDRESS 0x3104 RW
PCNOC_EPRB0_SPROF_FILTERS_3_ADDRBASE_HIGH RESET_VALUE 0x00000000
        FILTERS_3_ADDRBASE_HIGH BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_3_WINDOWSIZE ADDRESS 0x3108 RW
PCNOC_EPRB0_SPROF_FILTERS_3_WINDOWSIZE RESET_VALUE 0x00000000
        FILTERS_3_WINDOWSIZE BIT[5:0]

PCNOC_EPRB0_SPROF_FILTERS_3_OPCODE ADDRESS 0x3114 RW
PCNOC_EPRB0_SPROF_FILTERS_3_OPCODE RESET_VALUE 0x00000000
        URGEN BIT[3]
        LOCKEN BIT[2]
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_3_STATUS ADDRESS 0x3118 RW
PCNOC_EPRB0_SPROF_FILTERS_3_STATUS RESET_VALUE 0x00000000
        RSPEN BIT[1]
        REQEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_3_LENGTH ADDRESS 0x311C RW
PCNOC_EPRB0_SPROF_FILTERS_3_LENGTH RESET_VALUE 0x00000000
        FILTERS_3_LENGTH BIT[3:0]

PCNOC_EPRB0_SPROF_FILTERS_3_URGENCY ADDRESS 0x3120 RW
PCNOC_EPRB0_SPROF_FILTERS_3_URGENCY RESET_VALUE 0x00000000
        FILTERS_3_URGENCY BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_0_PORTSEL ADDRESS 0x3134 RW
PCNOC_EPRB0_SPROF_COUNTERS_0_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_0_PORTSEL BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_0_SRC ADDRESS 0x3138 RW
PCNOC_EPRB0_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x313C RW
PCNOC_EPRB0_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_0_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_0_VAL ADDRESS 0x3140 R
PCNOC_EPRB0_SPROF_COUNTERS_0_VAL RESET_VALUE 0x00000000
        COUNTERS_0_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_1_PORTSEL ADDRESS 0x3148 RW
PCNOC_EPRB0_SPROF_COUNTERS_1_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_1_PORTSEL BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_1_SRC ADDRESS 0x314C RW
PCNOC_EPRB0_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x3150 RW
PCNOC_EPRB0_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_1_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_1_VAL ADDRESS 0x3154 R
PCNOC_EPRB0_SPROF_COUNTERS_1_VAL RESET_VALUE 0x00000000
        COUNTERS_1_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_2_PORTSEL ADDRESS 0x315C RW
PCNOC_EPRB0_SPROF_COUNTERS_2_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_2_PORTSEL BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_2_SRC ADDRESS 0x3160 RW
PCNOC_EPRB0_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x3164 RW
PCNOC_EPRB0_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_2_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_2_VAL ADDRESS 0x3168 R
PCNOC_EPRB0_SPROF_COUNTERS_2_VAL RESET_VALUE 0x00000000
        COUNTERS_2_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_3_PORTSEL ADDRESS 0x3170 RW
PCNOC_EPRB0_SPROF_COUNTERS_3_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_3_PORTSEL BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_3_SRC ADDRESS 0x3174 RW
PCNOC_EPRB0_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x3178 RW
PCNOC_EPRB0_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_3_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_3_VAL ADDRESS 0x317C R
PCNOC_EPRB0_SPROF_COUNTERS_3_VAL RESET_VALUE 0x00000000
        COUNTERS_3_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_4_PORTSEL ADDRESS 0x3184 RW
PCNOC_EPRB0_SPROF_COUNTERS_4_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_4_PORTSEL BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_4_SRC ADDRESS 0x3188 RW
PCNOC_EPRB0_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x318C RW
PCNOC_EPRB0_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_4_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_4_VAL ADDRESS 0x3190 R
PCNOC_EPRB0_SPROF_COUNTERS_4_VAL RESET_VALUE 0x00000000
        COUNTERS_4_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_5_PORTSEL ADDRESS 0x3198 RW
PCNOC_EPRB0_SPROF_COUNTERS_5_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_5_PORTSEL BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_5_SRC ADDRESS 0x319C RW
PCNOC_EPRB0_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x31A0 RW
PCNOC_EPRB0_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_5_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_5_VAL ADDRESS 0x31A4 R
PCNOC_EPRB0_SPROF_COUNTERS_5_VAL RESET_VALUE 0x00000000
        COUNTERS_5_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_6_PORTSEL ADDRESS 0x31AC RW
PCNOC_EPRB0_SPROF_COUNTERS_6_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_6_PORTSEL BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_6_SRC ADDRESS 0x31B0 RW
PCNOC_EPRB0_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x31B4 RW
PCNOC_EPRB0_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_6_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_6_VAL ADDRESS 0x31B8 R
PCNOC_EPRB0_SPROF_COUNTERS_6_VAL RESET_VALUE 0x00000000
        COUNTERS_6_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_7_PORTSEL ADDRESS 0x31C0 RW
PCNOC_EPRB0_SPROF_COUNTERS_7_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_7_PORTSEL BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_7_SRC ADDRESS 0x31C4 RW
PCNOC_EPRB0_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x31C8 RW
PCNOC_EPRB0_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_7_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_7_VAL ADDRESS 0x31CC R
PCNOC_EPRB0_SPROF_COUNTERS_7_VAL RESET_VALUE 0x00000000
        COUNTERS_7_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_8_PORTSEL ADDRESS 0x31D4 RW
PCNOC_EPRB0_SPROF_COUNTERS_8_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_8_PORTSEL BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_8_SRC ADDRESS 0x31D8 RW
PCNOC_EPRB0_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x31DC RW
PCNOC_EPRB0_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_8_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_8_VAL ADDRESS 0x31E0 R
PCNOC_EPRB0_SPROF_COUNTERS_8_VAL RESET_VALUE 0x00000000
        COUNTERS_8_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_9_PORTSEL ADDRESS 0x31E8 RW
PCNOC_EPRB0_SPROF_COUNTERS_9_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_9_PORTSEL BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_9_SRC ADDRESS 0x31EC RW
PCNOC_EPRB0_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x31F0 RW
PCNOC_EPRB0_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_9_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_9_VAL ADDRESS 0x31F4 R
PCNOC_EPRB0_SPROF_COUNTERS_9_VAL RESET_VALUE 0x00000000
        COUNTERS_9_VAL BIT[15:0]

PCNOC_EPRB1_SPROF_ID_COREID ADDRESS 0x3400 R
PCNOC_EPRB1_SPROF_ID_COREID RESET_VALUE 0x9DFE9906
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_EPRB1_SPROF_ID_REVISIONID ADDRESS 0x3404 R
PCNOC_EPRB1_SPROF_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_EPRB1_SPROF_MAINCTL ADDRESS 0x3408 RW
PCNOC_EPRB1_SPROF_MAINCTL RESET_VALUE 0x00000000
        FILTBYTEALWAYSCHAINABLEEN BIT[7]
        INTRUSIVEMODE BIT[6]
        STATCONDDUMP BIT[5]
        ALARMEN BIT[4]
        STATEN BIT[3]
        PAYLOADEN BIT[2]
        TRACEEN BIT[1]
        ERREN BIT[0]

PCNOC_EPRB1_SPROF_CFGCTL ADDRESS 0x340C RW
PCNOC_EPRB1_SPROF_CFGCTL RESET_VALUE 0x00000000
        ACTIVE BIT[1]
        GLOBALEN BIT[0]

PCNOC_EPRB1_SPROF_TRACEPORTSEL ADDRESS 0x3410 RW
PCNOC_EPRB1_SPROF_TRACEPORTSEL RESET_VALUE 0x00000000
        TRACEPORTSEL BIT[0]

PCNOC_EPRB1_SPROF_FILTERLUT ADDRESS 0x3414 RW
PCNOC_EPRB1_SPROF_FILTERLUT RESET_VALUE 0x00000000
        FILTERLUT BIT[15:0]

PCNOC_EPRB1_SPROF_TRACEALARMEN ADDRESS 0x3418 RW
PCNOC_EPRB1_SPROF_TRACEALARMEN RESET_VALUE 0x00000000
        TRACEALARMEN BIT[4:0]

PCNOC_EPRB1_SPROF_TRACEALARMSTATUS ADDRESS 0x341C R
PCNOC_EPRB1_SPROF_TRACEALARMSTATUS RESET_VALUE 0x00000000
        TRACEALARMSTATUS BIT[4:0]

PCNOC_EPRB1_SPROF_TRACEALARMCLR ADDRESS 0x3420 RW
PCNOC_EPRB1_SPROF_TRACEALARMCLR RESET_VALUE 0x00000000
        TRACEALARMCLR BIT[4:0]

PCNOC_EPRB1_SPROF_STATPERIOD ADDRESS 0x3424 RW
PCNOC_EPRB1_SPROF_STATPERIOD RESET_VALUE 0x00000000
        STATPERIOD BIT[4:0]

PCNOC_EPRB1_SPROF_STATGO ADDRESS 0x3428 RW
PCNOC_EPRB1_SPROF_STATGO RESET_VALUE 0x00000000
        STATGO BIT[0]

PCNOC_EPRB1_SPROF_STATALARMMIN ADDRESS 0x342C RW
PCNOC_EPRB1_SPROF_STATALARMMIN RESET_VALUE 0x00000000
        STATALARMMIN BIT[31:0]

PCNOC_EPRB1_SPROF_STATALARMMAX ADDRESS 0x3430 RW
PCNOC_EPRB1_SPROF_STATALARMMAX RESET_VALUE 0x00000000
        STATALARMMAX BIT[31:0]

PCNOC_EPRB1_SPROF_STATALARMSTATUS ADDRESS 0x3434 R
PCNOC_EPRB1_SPROF_STATALARMSTATUS RESET_VALUE 0x00000000
        STATALARMSTATUS BIT[0]

PCNOC_EPRB1_SPROF_STATALARMCLR ADDRESS 0x3438 RW
PCNOC_EPRB1_SPROF_STATALARMCLR RESET_VALUE 0x00000000
        STATALARMCLR BIT[0]

PCNOC_EPRB1_SPROF_STATALARMEN ADDRESS 0x343C RW
PCNOC_EPRB1_SPROF_STATALARMEN RESET_VALUE 0x00000001
        STATALARMEN BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_0_ROUTEIDBASE ADDRESS 0x3444 RW
PCNOC_EPRB1_SPROF_FILTERS_0_ROUTEIDBASE RESET_VALUE 0x00000000
        FILTERS_0_ROUTEIDBASE BIT[31:0]

PCNOC_EPRB1_SPROF_FILTERS_0_ROUTEIDMASK ADDRESS 0x3448 RW
PCNOC_EPRB1_SPROF_FILTERS_0_ROUTEIDMASK RESET_VALUE 0x00000000
        FILTERS_0_ROUTEIDMASK BIT[31:0]

PCNOC_EPRB1_SPROF_FILTERS_0_ADDRBASE_LOW ADDRESS 0x344C RW
PCNOC_EPRB1_SPROF_FILTERS_0_ADDRBASE_LOW RESET_VALUE 0x00000000
        FILTERS_0_ADDRBASE_LOW BIT[31:0]

PCNOC_EPRB1_SPROF_FILTERS_0_ADDRBASE_HIGH ADDRESS 0x3450 RW
PCNOC_EPRB1_SPROF_FILTERS_0_ADDRBASE_HIGH RESET_VALUE 0x00000000
        FILTERS_0_ADDRBASE_HIGH BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_0_WINDOWSIZE ADDRESS 0x3454 RW
PCNOC_EPRB1_SPROF_FILTERS_0_WINDOWSIZE RESET_VALUE 0x00000000
        FILTERS_0_WINDOWSIZE BIT[5:0]

PCNOC_EPRB1_SPROF_FILTERS_0_OPCODE ADDRESS 0x3460 RW
PCNOC_EPRB1_SPROF_FILTERS_0_OPCODE RESET_VALUE 0x00000000
        URGEN BIT[3]
        LOCKEN BIT[2]
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_0_STATUS ADDRESS 0x3464 RW
PCNOC_EPRB1_SPROF_FILTERS_0_STATUS RESET_VALUE 0x00000000
        RSPEN BIT[1]
        REQEN BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_0_LENGTH ADDRESS 0x3468 RW
PCNOC_EPRB1_SPROF_FILTERS_0_LENGTH RESET_VALUE 0x00000000
        FILTERS_0_LENGTH BIT[3:0]

PCNOC_EPRB1_SPROF_FILTERS_0_URGENCY ADDRESS 0x346C RW
PCNOC_EPRB1_SPROF_FILTERS_0_URGENCY RESET_VALUE 0x00000000
        FILTERS_0_URGENCY BIT[1:0]

PCNOC_EPRB1_SPROF_FILTERS_1_ROUTEIDBASE ADDRESS 0x3480 RW
PCNOC_EPRB1_SPROF_FILTERS_1_ROUTEIDBASE RESET_VALUE 0x00000000
        FILTERS_1_ROUTEIDBASE BIT[31:0]

PCNOC_EPRB1_SPROF_FILTERS_1_ROUTEIDMASK ADDRESS 0x3484 RW
PCNOC_EPRB1_SPROF_FILTERS_1_ROUTEIDMASK RESET_VALUE 0x00000000
        FILTERS_1_ROUTEIDMASK BIT[31:0]

PCNOC_EPRB1_SPROF_FILTERS_1_ADDRBASE_LOW ADDRESS 0x3488 RW
PCNOC_EPRB1_SPROF_FILTERS_1_ADDRBASE_LOW RESET_VALUE 0x00000000
        FILTERS_1_ADDRBASE_LOW BIT[31:0]

PCNOC_EPRB1_SPROF_FILTERS_1_ADDRBASE_HIGH ADDRESS 0x348C RW
PCNOC_EPRB1_SPROF_FILTERS_1_ADDRBASE_HIGH RESET_VALUE 0x00000000
        FILTERS_1_ADDRBASE_HIGH BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_1_WINDOWSIZE ADDRESS 0x3490 RW
PCNOC_EPRB1_SPROF_FILTERS_1_WINDOWSIZE RESET_VALUE 0x00000000
        FILTERS_1_WINDOWSIZE BIT[5:0]

PCNOC_EPRB1_SPROF_FILTERS_1_OPCODE ADDRESS 0x349C RW
PCNOC_EPRB1_SPROF_FILTERS_1_OPCODE RESET_VALUE 0x00000000
        URGEN BIT[3]
        LOCKEN BIT[2]
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_1_STATUS ADDRESS 0x34A0 RW
PCNOC_EPRB1_SPROF_FILTERS_1_STATUS RESET_VALUE 0x00000000
        RSPEN BIT[1]
        REQEN BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_1_LENGTH ADDRESS 0x34A4 RW
PCNOC_EPRB1_SPROF_FILTERS_1_LENGTH RESET_VALUE 0x00000000
        FILTERS_1_LENGTH BIT[3:0]

PCNOC_EPRB1_SPROF_FILTERS_1_URGENCY ADDRESS 0x34A8 RW
PCNOC_EPRB1_SPROF_FILTERS_1_URGENCY RESET_VALUE 0x00000000
        FILTERS_1_URGENCY BIT[1:0]

PCNOC_EPRB1_SPROF_FILTERS_2_ROUTEIDBASE ADDRESS 0x34BC RW
PCNOC_EPRB1_SPROF_FILTERS_2_ROUTEIDBASE RESET_VALUE 0x00000000
        FILTERS_2_ROUTEIDBASE BIT[31:0]

PCNOC_EPRB1_SPROF_FILTERS_2_ROUTEIDMASK ADDRESS 0x34C0 RW
PCNOC_EPRB1_SPROF_FILTERS_2_ROUTEIDMASK RESET_VALUE 0x00000000
        FILTERS_2_ROUTEIDMASK BIT[31:0]

PCNOC_EPRB1_SPROF_FILTERS_2_ADDRBASE_LOW ADDRESS 0x34C4 RW
PCNOC_EPRB1_SPROF_FILTERS_2_ADDRBASE_LOW RESET_VALUE 0x00000000
        FILTERS_2_ADDRBASE_LOW BIT[31:0]

PCNOC_EPRB1_SPROF_FILTERS_2_ADDRBASE_HIGH ADDRESS 0x34C8 RW
PCNOC_EPRB1_SPROF_FILTERS_2_ADDRBASE_HIGH RESET_VALUE 0x00000000
        FILTERS_2_ADDRBASE_HIGH BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_2_WINDOWSIZE ADDRESS 0x34CC RW
PCNOC_EPRB1_SPROF_FILTERS_2_WINDOWSIZE RESET_VALUE 0x00000000
        FILTERS_2_WINDOWSIZE BIT[5:0]

PCNOC_EPRB1_SPROF_FILTERS_2_OPCODE ADDRESS 0x34D8 RW
PCNOC_EPRB1_SPROF_FILTERS_2_OPCODE RESET_VALUE 0x00000000
        URGEN BIT[3]
        LOCKEN BIT[2]
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_2_STATUS ADDRESS 0x34DC RW
PCNOC_EPRB1_SPROF_FILTERS_2_STATUS RESET_VALUE 0x00000000
        RSPEN BIT[1]
        REQEN BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_2_LENGTH ADDRESS 0x34E0 RW
PCNOC_EPRB1_SPROF_FILTERS_2_LENGTH RESET_VALUE 0x00000000
        FILTERS_2_LENGTH BIT[3:0]

PCNOC_EPRB1_SPROF_FILTERS_2_URGENCY ADDRESS 0x34E4 RW
PCNOC_EPRB1_SPROF_FILTERS_2_URGENCY RESET_VALUE 0x00000000
        FILTERS_2_URGENCY BIT[1:0]

PCNOC_EPRB1_SPROF_FILTERS_3_ROUTEIDBASE ADDRESS 0x34F8 RW
PCNOC_EPRB1_SPROF_FILTERS_3_ROUTEIDBASE RESET_VALUE 0x00000000
        FILTERS_3_ROUTEIDBASE BIT[31:0]

PCNOC_EPRB1_SPROF_FILTERS_3_ROUTEIDMASK ADDRESS 0x34FC RW
PCNOC_EPRB1_SPROF_FILTERS_3_ROUTEIDMASK RESET_VALUE 0x00000000
        FILTERS_3_ROUTEIDMASK BIT[31:0]

PCNOC_EPRB1_SPROF_FILTERS_3_ADDRBASE_LOW ADDRESS 0x3500 RW
PCNOC_EPRB1_SPROF_FILTERS_3_ADDRBASE_LOW RESET_VALUE 0x00000000
        FILTERS_3_ADDRBASE_LOW BIT[31:0]

PCNOC_EPRB1_SPROF_FILTERS_3_ADDRBASE_HIGH ADDRESS 0x3504 RW
PCNOC_EPRB1_SPROF_FILTERS_3_ADDRBASE_HIGH RESET_VALUE 0x00000000
        FILTERS_3_ADDRBASE_HIGH BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_3_WINDOWSIZE ADDRESS 0x3508 RW
PCNOC_EPRB1_SPROF_FILTERS_3_WINDOWSIZE RESET_VALUE 0x00000000
        FILTERS_3_WINDOWSIZE BIT[5:0]

PCNOC_EPRB1_SPROF_FILTERS_3_OPCODE ADDRESS 0x3514 RW
PCNOC_EPRB1_SPROF_FILTERS_3_OPCODE RESET_VALUE 0x00000000
        URGEN BIT[3]
        LOCKEN BIT[2]
        WREN BIT[1]
        RDEN BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_3_STATUS ADDRESS 0x3518 RW
PCNOC_EPRB1_SPROF_FILTERS_3_STATUS RESET_VALUE 0x00000000
        RSPEN BIT[1]
        REQEN BIT[0]

PCNOC_EPRB1_SPROF_FILTERS_3_LENGTH ADDRESS 0x351C RW
PCNOC_EPRB1_SPROF_FILTERS_3_LENGTH RESET_VALUE 0x00000000
        FILTERS_3_LENGTH BIT[3:0]

PCNOC_EPRB1_SPROF_FILTERS_3_URGENCY ADDRESS 0x3520 RW
PCNOC_EPRB1_SPROF_FILTERS_3_URGENCY RESET_VALUE 0x00000000
        FILTERS_3_URGENCY BIT[1:0]

PCNOC_EPRB1_SPROF_COUNTERS_0_PORTSEL ADDRESS 0x3534 RW
PCNOC_EPRB1_SPROF_COUNTERS_0_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_0_PORTSEL BIT[0]

PCNOC_EPRB1_SPROF_COUNTERS_0_SRC ADDRESS 0x3538 RW
PCNOC_EPRB1_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB1_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x353C RW
PCNOC_EPRB1_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_0_ALARMMODE BIT[1:0]

PCNOC_EPRB1_SPROF_COUNTERS_0_VAL ADDRESS 0x3540 R
PCNOC_EPRB1_SPROF_COUNTERS_0_VAL RESET_VALUE 0x00000000
        COUNTERS_0_VAL BIT[15:0]

PCNOC_EPRB1_SPROF_COUNTERS_1_PORTSEL ADDRESS 0x3548 RW
PCNOC_EPRB1_SPROF_COUNTERS_1_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_1_PORTSEL BIT[0]

PCNOC_EPRB1_SPROF_COUNTERS_1_SRC ADDRESS 0x354C RW
PCNOC_EPRB1_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB1_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x3550 RW
PCNOC_EPRB1_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_1_ALARMMODE BIT[1:0]

PCNOC_EPRB1_SPROF_COUNTERS_1_VAL ADDRESS 0x3554 R
PCNOC_EPRB1_SPROF_COUNTERS_1_VAL RESET_VALUE 0x00000000
        COUNTERS_1_VAL BIT[15:0]

PCNOC_EPRB1_SPROF_COUNTERS_2_PORTSEL ADDRESS 0x355C RW
PCNOC_EPRB1_SPROF_COUNTERS_2_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_2_PORTSEL BIT[0]

PCNOC_EPRB1_SPROF_COUNTERS_2_SRC ADDRESS 0x3560 RW
PCNOC_EPRB1_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB1_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x3564 RW
PCNOC_EPRB1_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_2_ALARMMODE BIT[1:0]

PCNOC_EPRB1_SPROF_COUNTERS_2_VAL ADDRESS 0x3568 R
PCNOC_EPRB1_SPROF_COUNTERS_2_VAL RESET_VALUE 0x00000000
        COUNTERS_2_VAL BIT[15:0]

PCNOC_EPRB1_SPROF_COUNTERS_3_PORTSEL ADDRESS 0x3570 RW
PCNOC_EPRB1_SPROF_COUNTERS_3_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_3_PORTSEL BIT[0]

PCNOC_EPRB1_SPROF_COUNTERS_3_SRC ADDRESS 0x3574 RW
PCNOC_EPRB1_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB1_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x3578 RW
PCNOC_EPRB1_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_3_ALARMMODE BIT[1:0]

PCNOC_EPRB1_SPROF_COUNTERS_3_VAL ADDRESS 0x357C R
PCNOC_EPRB1_SPROF_COUNTERS_3_VAL RESET_VALUE 0x00000000
        COUNTERS_3_VAL BIT[15:0]

PCNOC_EPRB1_SPROF_COUNTERS_4_PORTSEL ADDRESS 0x3584 RW
PCNOC_EPRB1_SPROF_COUNTERS_4_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_4_PORTSEL BIT[0]

PCNOC_EPRB1_SPROF_COUNTERS_4_SRC ADDRESS 0x3588 RW
PCNOC_EPRB1_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB1_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x358C RW
PCNOC_EPRB1_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_4_ALARMMODE BIT[1:0]

PCNOC_EPRB1_SPROF_COUNTERS_4_VAL ADDRESS 0x3590 R
PCNOC_EPRB1_SPROF_COUNTERS_4_VAL RESET_VALUE 0x00000000
        COUNTERS_4_VAL BIT[15:0]

PCNOC_EPRB1_SPROF_COUNTERS_5_PORTSEL ADDRESS 0x3598 RW
PCNOC_EPRB1_SPROF_COUNTERS_5_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_5_PORTSEL BIT[0]

PCNOC_EPRB1_SPROF_COUNTERS_5_SRC ADDRESS 0x359C RW
PCNOC_EPRB1_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB1_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x35A0 RW
PCNOC_EPRB1_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_5_ALARMMODE BIT[1:0]

PCNOC_EPRB1_SPROF_COUNTERS_5_VAL ADDRESS 0x35A4 R
PCNOC_EPRB1_SPROF_COUNTERS_5_VAL RESET_VALUE 0x00000000
        COUNTERS_5_VAL BIT[15:0]

PCNOC_EPRB1_SPROF_COUNTERS_6_PORTSEL ADDRESS 0x35AC RW
PCNOC_EPRB1_SPROF_COUNTERS_6_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_6_PORTSEL BIT[0]

PCNOC_EPRB1_SPROF_COUNTERS_6_SRC ADDRESS 0x35B0 RW
PCNOC_EPRB1_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB1_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x35B4 RW
PCNOC_EPRB1_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_6_ALARMMODE BIT[1:0]

PCNOC_EPRB1_SPROF_COUNTERS_6_VAL ADDRESS 0x35B8 R
PCNOC_EPRB1_SPROF_COUNTERS_6_VAL RESET_VALUE 0x00000000
        COUNTERS_6_VAL BIT[15:0]

PCNOC_EPRB1_SPROF_COUNTERS_7_PORTSEL ADDRESS 0x35C0 RW
PCNOC_EPRB1_SPROF_COUNTERS_7_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_7_PORTSEL BIT[0]

PCNOC_EPRB1_SPROF_COUNTERS_7_SRC ADDRESS 0x35C4 RW
PCNOC_EPRB1_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB1_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x35C8 RW
PCNOC_EPRB1_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_7_ALARMMODE BIT[1:0]

PCNOC_EPRB1_SPROF_COUNTERS_7_VAL ADDRESS 0x35CC R
PCNOC_EPRB1_SPROF_COUNTERS_7_VAL RESET_VALUE 0x00000000
        COUNTERS_7_VAL BIT[15:0]

PCNOC_EPRB1_SPROF_COUNTERS_8_PORTSEL ADDRESS 0x35D4 RW
PCNOC_EPRB1_SPROF_COUNTERS_8_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_8_PORTSEL BIT[0]

PCNOC_EPRB1_SPROF_COUNTERS_8_SRC ADDRESS 0x35D8 RW
PCNOC_EPRB1_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB1_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x35DC RW
PCNOC_EPRB1_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_8_ALARMMODE BIT[1:0]

PCNOC_EPRB1_SPROF_COUNTERS_8_VAL ADDRESS 0x35E0 R
PCNOC_EPRB1_SPROF_COUNTERS_8_VAL RESET_VALUE 0x00000000
        COUNTERS_8_VAL BIT[15:0]

PCNOC_EPRB1_SPROF_COUNTERS_9_PORTSEL ADDRESS 0x35E8 RW
PCNOC_EPRB1_SPROF_COUNTERS_9_PORTSEL RESET_VALUE 0x00000000
        COUNTERS_9_PORTSEL BIT[0]

PCNOC_EPRB1_SPROF_COUNTERS_9_SRC ADDRESS 0x35EC RW
PCNOC_EPRB1_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
        INTEVENT BIT[4:0]

PCNOC_EPRB1_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x35F0 RW
PCNOC_EPRB1_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_9_ALARMMODE BIT[1:0]

PCNOC_EPRB1_SPROF_COUNTERS_9_VAL ADDRESS 0x35F4 R
PCNOC_EPRB1_SPROF_COUNTERS_9_VAL RESET_VALUE 0x00000000
        COUNTERS_9_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_ID_COREID ADDRESS 0x4000 R
PCNOC_TPRB0_SPROF_ID_COREID RESET_VALUE 0x6A110906
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_TPRB0_SPROF_ID_REVISIONID ADDRESS 0x4004 R
PCNOC_TPRB0_SPROF_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_TPRB0_SPROF_MAINCTL ADDRESS 0x4008 RW
PCNOC_TPRB0_SPROF_MAINCTL RESET_VALUE 0x00000000
        FILTBYTEALWAYSCHAINABLEEN BIT[7]
        INTRUSIVEMODE BIT[6]
        STATCONDDUMP BIT[5]
        ALARMEN BIT[4]
        STATEN BIT[3]
        PAYLOADEN BIT[2]
        TRACEEN BIT[1]
        ERREN BIT[0]

PCNOC_TPRB0_SPROF_CFGCTL ADDRESS 0x400C RW
PCNOC_TPRB0_SPROF_CFGCTL RESET_VALUE 0x00000000
        ACTIVE BIT[1]
        GLOBALEN BIT[0]

PCNOC_TPRB0_SPROF_STATPERIOD ADDRESS 0x4024 RW
PCNOC_TPRB0_SPROF_STATPERIOD RESET_VALUE 0x00000000
        STATPERIOD BIT[4:0]

PCNOC_TPRB0_SPROF_STATGO ADDRESS 0x4028 RW
PCNOC_TPRB0_SPROF_STATGO RESET_VALUE 0x00000000
        STATGO BIT[0]

PCNOC_TPRB0_SPROF_STATALARMMIN ADDRESS 0x402C RW
PCNOC_TPRB0_SPROF_STATALARMMIN RESET_VALUE 0x00000000
        STATALARMMIN BIT[31:0]

PCNOC_TPRB0_SPROF_STATALARMMAX ADDRESS 0x4030 RW
PCNOC_TPRB0_SPROF_STATALARMMAX RESET_VALUE 0x00000000
        STATALARMMAX BIT[31:0]

PCNOC_TPRB0_SPROF_STATALARMSTATUS ADDRESS 0x4034 R
PCNOC_TPRB0_SPROF_STATALARMSTATUS RESET_VALUE 0x00000000
        STATALARMSTATUS BIT[0]

PCNOC_TPRB0_SPROF_STATALARMCLR ADDRESS 0x4038 RW
PCNOC_TPRB0_SPROF_STATALARMCLR RESET_VALUE 0x00000000
        STATALARMCLR BIT[0]

PCNOC_TPRB0_SPROF_STATALARMEN ADDRESS 0x403C RW
PCNOC_TPRB0_SPROF_STATALARMEN RESET_VALUE 0x00000001
        STATALARMEN BIT[0]

PCNOC_TPRB0_SPROF_COUNTERS_0_SRC ADDRESS 0x4138 RW
PCNOC_TPRB0_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x413C RW
PCNOC_TPRB0_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_0_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_0_VAL ADDRESS 0x4140 R
PCNOC_TPRB0_SPROF_COUNTERS_0_VAL RESET_VALUE 0x00000000
        COUNTERS_0_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_1_SRC ADDRESS 0x414C RW
PCNOC_TPRB0_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x4150 RW
PCNOC_TPRB0_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_1_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_1_VAL ADDRESS 0x4154 R
PCNOC_TPRB0_SPROF_COUNTERS_1_VAL RESET_VALUE 0x00000000
        COUNTERS_1_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_2_SRC ADDRESS 0x4160 RW
PCNOC_TPRB0_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x4164 RW
PCNOC_TPRB0_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_2_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_2_VAL ADDRESS 0x4168 R
PCNOC_TPRB0_SPROF_COUNTERS_2_VAL RESET_VALUE 0x00000000
        COUNTERS_2_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_3_SRC ADDRESS 0x4174 RW
PCNOC_TPRB0_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x4178 RW
PCNOC_TPRB0_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_3_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_3_VAL ADDRESS 0x417C R
PCNOC_TPRB0_SPROF_COUNTERS_3_VAL RESET_VALUE 0x00000000
        COUNTERS_3_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_4_SRC ADDRESS 0x4188 RW
PCNOC_TPRB0_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x418C RW
PCNOC_TPRB0_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_4_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_4_VAL ADDRESS 0x4190 R
PCNOC_TPRB0_SPROF_COUNTERS_4_VAL RESET_VALUE 0x00000000
        COUNTERS_4_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_5_SRC ADDRESS 0x419C RW
PCNOC_TPRB0_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x41A0 RW
PCNOC_TPRB0_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_5_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_5_VAL ADDRESS 0x41A4 R
PCNOC_TPRB0_SPROF_COUNTERS_5_VAL RESET_VALUE 0x00000000
        COUNTERS_5_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_6_SRC ADDRESS 0x41B0 RW
PCNOC_TPRB0_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x41B4 RW
PCNOC_TPRB0_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_6_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_6_VAL ADDRESS 0x41B8 R
PCNOC_TPRB0_SPROF_COUNTERS_6_VAL RESET_VALUE 0x00000000
        COUNTERS_6_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_7_SRC ADDRESS 0x41C4 RW
PCNOC_TPRB0_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x41C8 RW
PCNOC_TPRB0_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_7_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_7_VAL ADDRESS 0x41CC R
PCNOC_TPRB0_SPROF_COUNTERS_7_VAL RESET_VALUE 0x00000000
        COUNTERS_7_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_8_SRC ADDRESS 0x41D8 RW
PCNOC_TPRB0_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x41DC RW
PCNOC_TPRB0_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_8_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_8_VAL ADDRESS 0x41E0 R
PCNOC_TPRB0_SPROF_COUNTERS_8_VAL RESET_VALUE 0x00000000
        COUNTERS_8_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_9_SRC ADDRESS 0x41EC RW
PCNOC_TPRB0_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x41F0 RW
PCNOC_TPRB0_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_9_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_9_VAL ADDRESS 0x41F4 R
PCNOC_TPRB0_SPROF_COUNTERS_9_VAL RESET_VALUE 0x00000000
        COUNTERS_9_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_10_SRC ADDRESS 0x4200 RW
PCNOC_TPRB0_SPROF_COUNTERS_10_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_10_ALARMMODE ADDRESS 0x4204 RW
PCNOC_TPRB0_SPROF_COUNTERS_10_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_10_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_10_VAL ADDRESS 0x4208 R
PCNOC_TPRB0_SPROF_COUNTERS_10_VAL RESET_VALUE 0x00000000
        COUNTERS_10_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_11_SRC ADDRESS 0x4214 RW
PCNOC_TPRB0_SPROF_COUNTERS_11_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_11_ALARMMODE ADDRESS 0x4218 RW
PCNOC_TPRB0_SPROF_COUNTERS_11_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_11_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_11_VAL ADDRESS 0x421C R
PCNOC_TPRB0_SPROF_COUNTERS_11_VAL RESET_VALUE 0x00000000
        COUNTERS_11_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_12_SRC ADDRESS 0x4228 RW
PCNOC_TPRB0_SPROF_COUNTERS_12_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_12_ALARMMODE ADDRESS 0x422C RW
PCNOC_TPRB0_SPROF_COUNTERS_12_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_12_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_12_VAL ADDRESS 0x4230 R
PCNOC_TPRB0_SPROF_COUNTERS_12_VAL RESET_VALUE 0x00000000
        COUNTERS_12_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_13_SRC ADDRESS 0x423C RW
PCNOC_TPRB0_SPROF_COUNTERS_13_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_13_ALARMMODE ADDRESS 0x4240 RW
PCNOC_TPRB0_SPROF_COUNTERS_13_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_13_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_13_VAL ADDRESS 0x4244 R
PCNOC_TPRB0_SPROF_COUNTERS_13_VAL RESET_VALUE 0x00000000
        COUNTERS_13_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_14_SRC ADDRESS 0x4250 RW
PCNOC_TPRB0_SPROF_COUNTERS_14_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_14_ALARMMODE ADDRESS 0x4254 RW
PCNOC_TPRB0_SPROF_COUNTERS_14_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_14_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_14_VAL ADDRESS 0x4258 R
PCNOC_TPRB0_SPROF_COUNTERS_14_VAL RESET_VALUE 0x00000000
        COUNTERS_14_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_15_SRC ADDRESS 0x4264 RW
PCNOC_TPRB0_SPROF_COUNTERS_15_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_15_ALARMMODE ADDRESS 0x4268 RW
PCNOC_TPRB0_SPROF_COUNTERS_15_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_15_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_15_VAL ADDRESS 0x426C R
PCNOC_TPRB0_SPROF_COUNTERS_15_VAL RESET_VALUE 0x00000000
        COUNTERS_15_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_ID_COREID ADDRESS 0x4400 R
PCNOC_TPRB1_SPROF_ID_COREID RESET_VALUE 0xAFE8AA06
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_TPRB1_SPROF_ID_REVISIONID ADDRESS 0x4404 R
PCNOC_TPRB1_SPROF_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_TPRB1_SPROF_MAINCTL ADDRESS 0x4408 RW
PCNOC_TPRB1_SPROF_MAINCTL RESET_VALUE 0x00000000
        FILTBYTEALWAYSCHAINABLEEN BIT[7]
        INTRUSIVEMODE BIT[6]
        STATCONDDUMP BIT[5]
        ALARMEN BIT[4]
        STATEN BIT[3]
        PAYLOADEN BIT[2]
        TRACEEN BIT[1]
        ERREN BIT[0]

PCNOC_TPRB1_SPROF_CFGCTL ADDRESS 0x440C RW
PCNOC_TPRB1_SPROF_CFGCTL RESET_VALUE 0x00000000
        ACTIVE BIT[1]
        GLOBALEN BIT[0]

PCNOC_TPRB1_SPROF_STATPERIOD ADDRESS 0x4424 RW
PCNOC_TPRB1_SPROF_STATPERIOD RESET_VALUE 0x00000000
        STATPERIOD BIT[4:0]

PCNOC_TPRB1_SPROF_STATGO ADDRESS 0x4428 RW
PCNOC_TPRB1_SPROF_STATGO RESET_VALUE 0x00000000
        STATGO BIT[0]

PCNOC_TPRB1_SPROF_STATALARMMIN ADDRESS 0x442C RW
PCNOC_TPRB1_SPROF_STATALARMMIN RESET_VALUE 0x00000000
        STATALARMMIN BIT[31:0]

PCNOC_TPRB1_SPROF_STATALARMMAX ADDRESS 0x4430 RW
PCNOC_TPRB1_SPROF_STATALARMMAX RESET_VALUE 0x00000000
        STATALARMMAX BIT[31:0]

PCNOC_TPRB1_SPROF_STATALARMSTATUS ADDRESS 0x4434 R
PCNOC_TPRB1_SPROF_STATALARMSTATUS RESET_VALUE 0x00000000
        STATALARMSTATUS BIT[0]

PCNOC_TPRB1_SPROF_STATALARMCLR ADDRESS 0x4438 RW
PCNOC_TPRB1_SPROF_STATALARMCLR RESET_VALUE 0x00000000
        STATALARMCLR BIT[0]

PCNOC_TPRB1_SPROF_STATALARMEN ADDRESS 0x443C RW
PCNOC_TPRB1_SPROF_STATALARMEN RESET_VALUE 0x00000001
        STATALARMEN BIT[0]

PCNOC_TPRB1_SPROF_COUNTERS_0_SRC ADDRESS 0x4538 RW
PCNOC_TPRB1_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x453C RW
PCNOC_TPRB1_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_0_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_0_VAL ADDRESS 0x4540 R
PCNOC_TPRB1_SPROF_COUNTERS_0_VAL RESET_VALUE 0x00000000
        COUNTERS_0_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_1_SRC ADDRESS 0x454C RW
PCNOC_TPRB1_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x4550 RW
PCNOC_TPRB1_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_1_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_1_VAL ADDRESS 0x4554 R
PCNOC_TPRB1_SPROF_COUNTERS_1_VAL RESET_VALUE 0x00000000
        COUNTERS_1_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_2_SRC ADDRESS 0x4560 RW
PCNOC_TPRB1_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x4564 RW
PCNOC_TPRB1_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_2_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_2_VAL ADDRESS 0x4568 R
PCNOC_TPRB1_SPROF_COUNTERS_2_VAL RESET_VALUE 0x00000000
        COUNTERS_2_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_3_SRC ADDRESS 0x4574 RW
PCNOC_TPRB1_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x4578 RW
PCNOC_TPRB1_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_3_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_3_VAL ADDRESS 0x457C R
PCNOC_TPRB1_SPROF_COUNTERS_3_VAL RESET_VALUE 0x00000000
        COUNTERS_3_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_4_SRC ADDRESS 0x4588 RW
PCNOC_TPRB1_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x458C RW
PCNOC_TPRB1_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_4_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_4_VAL ADDRESS 0x4590 R
PCNOC_TPRB1_SPROF_COUNTERS_4_VAL RESET_VALUE 0x00000000
        COUNTERS_4_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_5_SRC ADDRESS 0x459C RW
PCNOC_TPRB1_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x45A0 RW
PCNOC_TPRB1_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_5_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_5_VAL ADDRESS 0x45A4 R
PCNOC_TPRB1_SPROF_COUNTERS_5_VAL RESET_VALUE 0x00000000
        COUNTERS_5_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_6_SRC ADDRESS 0x45B0 RW
PCNOC_TPRB1_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x45B4 RW
PCNOC_TPRB1_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_6_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_6_VAL ADDRESS 0x45B8 R
PCNOC_TPRB1_SPROF_COUNTERS_6_VAL RESET_VALUE 0x00000000
        COUNTERS_6_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_7_SRC ADDRESS 0x45C4 RW
PCNOC_TPRB1_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x45C8 RW
PCNOC_TPRB1_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_7_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_7_VAL ADDRESS 0x45CC R
PCNOC_TPRB1_SPROF_COUNTERS_7_VAL RESET_VALUE 0x00000000
        COUNTERS_7_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_8_SRC ADDRESS 0x45D8 RW
PCNOC_TPRB1_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x45DC RW
PCNOC_TPRB1_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_8_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_8_VAL ADDRESS 0x45E0 R
PCNOC_TPRB1_SPROF_COUNTERS_8_VAL RESET_VALUE 0x00000000
        COUNTERS_8_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_9_SRC ADDRESS 0x45EC RW
PCNOC_TPRB1_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x45F0 RW
PCNOC_TPRB1_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_9_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_9_VAL ADDRESS 0x45F4 R
PCNOC_TPRB1_SPROF_COUNTERS_9_VAL RESET_VALUE 0x00000000
        COUNTERS_9_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_10_SRC ADDRESS 0x4600 RW
PCNOC_TPRB1_SPROF_COUNTERS_10_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_10_ALARMMODE ADDRESS 0x4604 RW
PCNOC_TPRB1_SPROF_COUNTERS_10_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_10_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_10_VAL ADDRESS 0x4608 R
PCNOC_TPRB1_SPROF_COUNTERS_10_VAL RESET_VALUE 0x00000000
        COUNTERS_10_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_11_SRC ADDRESS 0x4614 RW
PCNOC_TPRB1_SPROF_COUNTERS_11_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_11_ALARMMODE ADDRESS 0x4618 RW
PCNOC_TPRB1_SPROF_COUNTERS_11_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_11_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_11_VAL ADDRESS 0x461C R
PCNOC_TPRB1_SPROF_COUNTERS_11_VAL RESET_VALUE 0x00000000
        COUNTERS_11_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_12_SRC ADDRESS 0x4628 RW
PCNOC_TPRB1_SPROF_COUNTERS_12_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_12_ALARMMODE ADDRESS 0x462C RW
PCNOC_TPRB1_SPROF_COUNTERS_12_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_12_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_12_VAL ADDRESS 0x4630 R
PCNOC_TPRB1_SPROF_COUNTERS_12_VAL RESET_VALUE 0x00000000
        COUNTERS_12_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_13_SRC ADDRESS 0x463C RW
PCNOC_TPRB1_SPROF_COUNTERS_13_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_13_ALARMMODE ADDRESS 0x4640 RW
PCNOC_TPRB1_SPROF_COUNTERS_13_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_13_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_13_VAL ADDRESS 0x4644 R
PCNOC_TPRB1_SPROF_COUNTERS_13_VAL RESET_VALUE 0x00000000
        COUNTERS_13_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_14_SRC ADDRESS 0x4650 RW
PCNOC_TPRB1_SPROF_COUNTERS_14_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_14_ALARMMODE ADDRESS 0x4654 RW
PCNOC_TPRB1_SPROF_COUNTERS_14_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_14_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_14_VAL ADDRESS 0x4658 R
PCNOC_TPRB1_SPROF_COUNTERS_14_VAL RESET_VALUE 0x00000000
        COUNTERS_14_VAL BIT[15:0]

PCNOC_TPRB1_SPROF_COUNTERS_15_SRC ADDRESS 0x4664 RW
PCNOC_TPRB1_SPROF_COUNTERS_15_SRC RESET_VALUE 0x00000000
        EXTEVENT BIT[5]
        INTEVENT BIT[4:0]

PCNOC_TPRB1_SPROF_COUNTERS_15_ALARMMODE ADDRESS 0x4668 RW
PCNOC_TPRB1_SPROF_COUNTERS_15_ALARMMODE RESET_VALUE 0x00000000
        COUNTERS_15_ALARMMODE BIT[1:0]

PCNOC_TPRB1_SPROF_COUNTERS_15_VAL ADDRESS 0x466C R
PCNOC_TPRB1_SPROF_COUNTERS_15_VAL RESET_VALUE 0x00000000
        COUNTERS_15_VAL BIT[15:0]

PCNOC_CRYPTO0_QOS_ID_COREID ADDRESS 0x7000 R
PCNOC_CRYPTO0_QOS_ID_COREID RESET_VALUE 0x684B4A04
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_CRYPTO0_QOS_ID_REVISIONID ADDRESS 0x7004 R
PCNOC_CRYPTO0_QOS_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_CRYPTO0_QOS_PRIORITY ADDRESS 0x7008 RW
PCNOC_CRYPTO0_QOS_PRIORITY RESET_VALUE 0x00000000
        MARK BIT[31]
        P1 BIT[3:2]
        P0 BIT[1:0]

PCNOC_CRYPTO0_QOS_MODE ADDRESS 0x700C RW
PCNOC_CRYPTO0_QOS_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_CRYPTO0_QOS_EXTCONTROL ADDRESS 0x7018 RW
PCNOC_CRYPTO0_QOS_EXTCONTROL RESET_VALUE 0x00000004
        EXTLIMITEN BIT[3]
        INTCLKEN BIT[2]
        EXTTHREN BIT[1]
        SOCKETQOSEN BIT[0]

PCNOC_QHM1_QOS_ID_COREID ADDRESS 0xC000 R
PCNOC_QHM1_QOS_ID_COREID RESET_VALUE 0x57686C04
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QHM1_QOS_ID_REVISIONID ADDRESS 0xC004 R
PCNOC_QHM1_QOS_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QHM1_QOS_PRIORITY ADDRESS 0xC008 RW
PCNOC_QHM1_QOS_PRIORITY RESET_VALUE 0x00000000
        MARK BIT[31]
        P1 BIT[3:2]
        P0 BIT[1:0]

PCNOC_QHM1_QOS_MODE ADDRESS 0xC00C RW
PCNOC_QHM1_QOS_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_QHM1_QOS_EXTCONTROL ADDRESS 0xC018 RW
PCNOC_QHM1_QOS_EXTCONTROL RESET_VALUE 0x00000004
        EXTLIMITEN BIT[3]
        INTCLKEN BIT[2]
        EXTTHREN BIT[1]
        SOCKETQOSEN BIT[0]

PCNOC_QHM2_QOS_ID_COREID ADDRESS 0xD000 R
PCNOC_QHM2_QOS_ID_COREID RESET_VALUE 0xD8AFCE04
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QHM2_QOS_ID_REVISIONID ADDRESS 0xD004 R
PCNOC_QHM2_QOS_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QHM2_QOS_PRIORITY ADDRESS 0xD008 RW
PCNOC_QHM2_QOS_PRIORITY RESET_VALUE 0x00000000
        MARK BIT[31]
        P1 BIT[3:2]
        P0 BIT[1:0]

PCNOC_QHM2_QOS_MODE ADDRESS 0xD00C RW
PCNOC_QHM2_QOS_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_QHM2_QOS_EXTCONTROL ADDRESS 0xD018 RW
PCNOC_QHM2_QOS_EXTCONTROL RESET_VALUE 0x00000004
        EXTLIMITEN BIT[3]
        INTCLKEN BIT[2]
        EXTTHREN BIT[1]
        SOCKETQOSEN BIT[0]

PCNOC_SDC1_QOS_ID_COREID ADDRESS 0xE000 R
PCNOC_SDC1_QOS_ID_COREID RESET_VALUE 0xC5724004
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_SDC1_QOS_ID_REVISIONID ADDRESS 0xE004 R
PCNOC_SDC1_QOS_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_SDC1_QOS_PRIORITY ADDRESS 0xE008 RW
PCNOC_SDC1_QOS_PRIORITY RESET_VALUE 0x00000000
        MARK BIT[31]
        P1 BIT[3:2]
        P0 BIT[1:0]

PCNOC_SDC1_QOS_MODE ADDRESS 0xE00C RW
PCNOC_SDC1_QOS_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_SDC1_QOS_EXTCONTROL ADDRESS 0xE018 RW
PCNOC_SDC1_QOS_EXTCONTROL RESET_VALUE 0x00000004
        EXTLIMITEN BIT[3]
        INTCLKEN BIT[2]
        EXTTHREN BIT[1]
        SOCKETQOSEN BIT[0]

PCNOC_SDC2_QOS_ID_COREID ADDRESS 0xF000 R
PCNOC_SDC2_QOS_ID_COREID RESET_VALUE 0x307F3604
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_SDC2_QOS_ID_REVISIONID ADDRESS 0xF004 R
PCNOC_SDC2_QOS_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_SDC2_QOS_PRIORITY ADDRESS 0xF008 RW
PCNOC_SDC2_QOS_PRIORITY RESET_VALUE 0x00000000
        MARK BIT[31]
        P1 BIT[3:2]
        P0 BIT[1:0]

PCNOC_SDC2_QOS_MODE ADDRESS 0xF00C RW
PCNOC_SDC2_QOS_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_SDC2_QOS_EXTCONTROL ADDRESS 0xF018 RW
PCNOC_SDC2_QOS_EXTCONTROL RESET_VALUE 0x00000004
        EXTLIMITEN BIT[3]
        INTCLKEN BIT[2]
        EXTTHREN BIT[1]
        SOCKETQOSEN BIT[0]

PCNOC_QXM_NOC_QOS_ID_COREID ADDRESS 0x10000 R
PCNOC_QXM_NOC_QOS_ID_COREID RESET_VALUE 0x60F8DF04
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QXM_NOC_QOS_ID_REVISIONID ADDRESS 0x10004 R
PCNOC_QXM_NOC_QOS_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QXM_NOC_QOS_PRIORITY ADDRESS 0x10008 RW
PCNOC_QXM_NOC_QOS_PRIORITY RESET_VALUE 0x00000000
        MARK BIT[31]
        P1 BIT[3:2]
        P0 BIT[1:0]

PCNOC_QXM_NOC_QOS_MODE ADDRESS 0x1000C RW
PCNOC_QXM_NOC_QOS_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_QXM_NOC_QOS_EXTCONTROL ADDRESS 0x10018 RW
PCNOC_QXM_NOC_QOS_EXTCONTROL RESET_VALUE 0x00000004
        EXTLIMITEN BIT[3]
        INTCLKEN BIT[2]
        EXTTHREN BIT[1]
        SOCKETQOSEN BIT[0]

PCNOC_SGMI_QOS_ID_COREID ADDRESS 0x11000 R
PCNOC_SGMI_QOS_ID_COREID RESET_VALUE 0x56F0E004
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_SGMI_QOS_ID_REVISIONID ADDRESS 0x11004 R
PCNOC_SGMI_QOS_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_SGMI_QOS_PRIORITY ADDRESS 0x11008 RW
PCNOC_SGMI_QOS_PRIORITY RESET_VALUE 0x00000000
        MARK BIT[31]
        P1 BIT[3:2]
        P0 BIT[1:0]

PCNOC_SGMI_QOS_MODE ADDRESS 0x1100C RW
PCNOC_SGMI_QOS_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_SGMI_QOS_EXTCONTROL ADDRESS 0x11018 RW
PCNOC_SGMI_QOS_EXTCONTROL RESET_VALUE 0x00000004
        EXTLIMITEN BIT[3]
        INTCLKEN BIT[2]
        EXTTHREN BIT[1]
        SOCKETQOSEN BIT[0]

PCNOC_HSIC_QOS_ID_COREID ADDRESS 0x12000 R
PCNOC_HSIC_QOS_ID_COREID RESET_VALUE 0x4C26DD04
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_HSIC_QOS_ID_REVISIONID ADDRESS 0x12004 R
PCNOC_HSIC_QOS_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_HSIC_QOS_PRIORITY ADDRESS 0x12008 RW
PCNOC_HSIC_QOS_PRIORITY RESET_VALUE 0x00000000
        MARK BIT[31]
        P1 BIT[3:2]
        P0 BIT[1:0]

PCNOC_HSIC_QOS_MODE ADDRESS 0x1200C RW
PCNOC_HSIC_QOS_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_HSIC_QOS_EXTCONTROL ADDRESS 0x12018 RW
PCNOC_HSIC_QOS_EXTCONTROL RESET_VALUE 0x00000004
        EXTLIMITEN BIT[3]
        INTCLKEN BIT[2]
        EXTTHREN BIT[1]
        SOCKETQOSEN BIT[0]

PCNOC_USB_HS1_QOS_ID_COREID ADDRESS 0x13000 R
PCNOC_USB_HS1_QOS_ID_COREID RESET_VALUE 0xC15C1D04
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_USB_HS1_QOS_ID_REVISIONID ADDRESS 0x13004 R
PCNOC_USB_HS1_QOS_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_USB_HS1_QOS_PRIORITY ADDRESS 0x13008 RW
PCNOC_USB_HS1_QOS_PRIORITY RESET_VALUE 0x00000000
        MARK BIT[31]
        P1 BIT[3:2]
        P0 BIT[1:0]

PCNOC_USB_HS1_QOS_MODE ADDRESS 0x1300C RW
PCNOC_USB_HS1_QOS_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_USB_HS1_QOS_EXTCONTROL ADDRESS 0x13018 RW
PCNOC_USB_HS1_QOS_EXTCONTROL RESET_VALUE 0x00000004
        EXTLIMITEN BIT[3]
        INTCLKEN BIT[2]
        EXTTHREN BIT[1]
        SOCKETQOSEN BIT[0]

PCNOC_QDSS_BAM_QOS_ID_COREID ADDRESS 0x14000 R
PCNOC_QDSS_BAM_QOS_ID_COREID RESET_VALUE 0xA3DEA904
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QDSS_BAM_QOS_ID_REVISIONID ADDRESS 0x14004 R
PCNOC_QDSS_BAM_QOS_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QDSS_BAM_QOS_PRIORITY ADDRESS 0x14008 RW
PCNOC_QDSS_BAM_QOS_PRIORITY RESET_VALUE 0x00000000
        MARK BIT[31]
        P1 BIT[3:2]
        P0 BIT[1:0]

PCNOC_QDSS_BAM_QOS_MODE ADDRESS 0x1400C RW
PCNOC_QDSS_BAM_QOS_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_QDSS_BAM_QOS_EXTCONTROL ADDRESS 0x14018 RW
PCNOC_QDSS_BAM_QOS_EXTCONTROL RESET_VALUE 0x00000004
        EXTLIMITEN BIT[3]
        INTCLKEN BIT[2]
        EXTTHREN BIT[1]
        SOCKETQOSEN BIT[0]

PCNOC_QDSS_ETR_QOS_ID_COREID ADDRESS 0x15000 R
PCNOC_QDSS_ETR_QOS_ID_COREID RESET_VALUE 0xD7C24C04
        CORECHECKSUM BIT[31:8]
        CORETYPEID BIT[7:0]

PCNOC_QDSS_ETR_QOS_ID_REVISIONID ADDRESS 0x15004 R
PCNOC_QDSS_ETR_QOS_ID_REVISIONID RESET_VALUE 0x002D2D00
        QNOCID BIT[31:8]
        USERID BIT[7:0]

PCNOC_QDSS_ETR_QOS_PRIORITY ADDRESS 0x15008 RW
PCNOC_QDSS_ETR_QOS_PRIORITY RESET_VALUE 0x00000000
        MARK BIT[31]
        P1 BIT[3:2]
        P0 BIT[1:0]

PCNOC_QDSS_ETR_QOS_MODE ADDRESS 0x1500C RW
PCNOC_QDSS_ETR_QOS_MODE RESET_VALUE 0x00000000
        MODE BIT[1:0]

PCNOC_QDSS_ETR_QOS_EXTCONTROL ADDRESS 0x15018 RW
PCNOC_QDSS_ETR_QOS_EXTCONTROL RESET_VALUE 0x00000004
        EXTLIMITEN BIT[3]
        INTCLKEN BIT[2]
        EXTTHREN BIT[1]
        SOCKETQOSEN BIT[0]

RBCPR_WRAPPER_BASE BASE 0x60048000 rbcpr_wrapperaddr 11:2

rbcpr_wrapper MODULE OFFSET=RBCPR_WRAPPER_BASE+0x00000000 MAX=RBCPR_WRAPPER_BASE+0x00000FFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.RBCPR_WRAPPER_BASE.RBCPR_WRAPPER
RBCPR_VERSION ADDRESS 0x0000 R
RBCPR_VERSION RESET_VALUE 0x10020000
        RBCPR_VERSION BIT[31:0]

RBCPR_SENSOR_MASK0 ADDRESS 0x0020 RW
RBCPR_SENSOR_MASK0 RESET_VALUE 0x00000000
        SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK1 ADDRESS 0x0024 RW
RBCPR_SENSOR_MASK1 RESET_VALUE 0x00000000
        SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK2 ADDRESS 0x0028 RW
RBCPR_SENSOR_MASK2 RESET_VALUE 0x00000000
        SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK3 ADDRESS 0x002C RW
RBCPR_SENSOR_MASK3 RESET_VALUE 0x00000000
        SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_BYPASS0 ADDRESS 0x0030 RW
RBCPR_SENSOR_BYPASS0 RESET_VALUE 0x00000000
        SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS1 ADDRESS 0x0034 RW
RBCPR_SENSOR_BYPASS1 RESET_VALUE 0x00000000
        SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS2 ADDRESS 0x0038 RW
RBCPR_SENSOR_BYPASS2 RESET_VALUE 0x00000000
        SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS3 ADDRESS 0x003C RW
RBCPR_SENSOR_BYPASS3 RESET_VALUE 0x00000000
        SENSOR_BYPASS BIT[31:0]

RBIF_PMIC_ADDR ADDRESS 0x0040 RW
RBIF_PMIC_ADDR RESET_VALUE 0x00000000
        RBIF_PMIC_MX_DATA_MSB BIT[23:22]
        RBIF_PMIC_MX_ADDR BIT[13:12]
        RBIF_PMIC_CX_DATA_MSB BIT[11:10]
        RBIF_PMIC_CX_ADDR BIT[1:0]

RBCPR_TIMER_INTERVAL ADDRESS 0x0044 RW
RBCPR_TIMER_INTERVAL RESET_VALUE 0x0000FFFF
        INTERVAL BIT[31:0]

RBIF_LIMIT ADDRESS 0x0048 RW
RBIF_LIMIT RESET_VALUE 0x00000000
        CEILING BIT[11:6]
        FLOOR BIT[5:0]

RBIF_TIMER_ADJUST ADDRESS 0x004C RW
RBIF_TIMER_ADJUST RESET_VALUE 0x00000000
        AUTO_LOOP_DISABLE BIT[16]
        CLAMP_TIMER_INTERVAL BIT[15:8]
        CONSECUTIVE_DN BIT[7:4]
        CONSECUTIVE_UP BIT[3:0]

RBCPR_GCNT_TARGET0 ADDRESS 0x0060 RW
RBCPR_GCNT_TARGET0 RESET_VALUE 0x000203E8
        GCNT0 BIT[21:12]
        TARGET0 BIT[11:0]

RBCPR_GCNT_TARGET1 ADDRESS 0x0064 RW
RBCPR_GCNT_TARGET1 RESET_VALUE 0x00000000
        GCNT1 BIT[21:12]
        TARGET1 BIT[11:0]

RBCPR_GCNT_TARGET2 ADDRESS 0x0068 RW
RBCPR_GCNT_TARGET2 RESET_VALUE 0x00000000
        GCNT2 BIT[21:12]
        TARGET2 BIT[11:0]

RBCPR_GCNT_TARGET3 ADDRESS 0x006C RW
RBCPR_GCNT_TARGET3 RESET_VALUE 0x00000000
        GCNT3 BIT[21:12]
        TARGET3 BIT[11:0]

RBCPR_GCNT_TARGET4 ADDRESS 0x0070 RW
RBCPR_GCNT_TARGET4 RESET_VALUE 0x00000000
        GCNT4 BIT[21:12]
        TARGET4 BIT[11:0]

RBCPR_GCNT_TARGET5 ADDRESS 0x0074 RW
RBCPR_GCNT_TARGET5 RESET_VALUE 0x00000000
        GCNT5 BIT[21:12]
        TARGET5 BIT[11:0]

RBCPR_GCNT_TARGET6 ADDRESS 0x0078 RW
RBCPR_GCNT_TARGET6 RESET_VALUE 0x00000000
        GCNT6 BIT[21:12]
        TARGET6 BIT[11:0]

RBCPR_GCNT_TARGET7 ADDRESS 0x007C RW
RBCPR_GCNT_TARGET7 RESET_VALUE 0x00000000
        GCNT7 BIT[21:12]
        TARGET7 BIT[11:0]

RBCPR_STEP_QUOT ADDRESS 0x0080 RW
RBCPR_STEP_QUOT RESET_VALUE 0x00000032
        IDLE_CLOCKS BIT[12:8]
        STEP_QUOT BIT[7:0]

RBCPR_CTL ADDRESS 0x0090 RW
RBCPR_CTL RESET_VALUE 0x00000000
        DN_THRESHOLD BIT[31:28]
        UP_THRESHOLD BIT[27:24]
        MIN_MX_CX_DELTA BIT[22:18]
        CPR_DISABLE_VALID BIT[17]
        MAX_MX_CX_DELTA BIT[16:12]
        HW_TO_PMIC_MX_EN BIT[11]
        COUNT_MODE BIT[10]
        DEBUG_BUS_SEL BIT[9:7]
        SW_AUTO_CONT_NACK_DN_EN BIT[6]
        SW_AUTO_CONT_ACK_EN BIT[5]
        HW_TO_PMIC_EN BIT[4]
                SW_MODE VALUE 0x0
                HW_MODE VALUE 0x1
        TIMER_EN BIT[3]
        INCR_MODE BIT[2]
                PROPORTIONAL_TO_QUOT VALUE 0x0
                INCREMENTAL VALUE 0x1
        FORCE_TIMER BIT[1]
        LOOP_EN BIT[0]

RBIF_SW_VLEVEL ADDRESS 0x0094 RW
RBIF_SW_VLEVEL RESET_VALUE 0x00000820
        SW_MX_VLEVEL BIT[11:6]
        SW_VLEVEL BIT[5:0]

RBIF_CONT_ACK_CMD ADDRESS 0x0098 C
RBIF_CONT_ACK_CMD RESET_VALUE 0x00000000
        RBIF_CONT_ACK_CMD BIT[31:0]

RBIF_CONT_NACK_CMD ADDRESS 0x009C C
RBIF_CONT_NACK_CMD RESET_VALUE 0x00000000
        RBIF_CONT_NACK_CMD BIT[31:0]

RBCPR_RESULT_0 ADDRESS 0x00A0 R
RBCPR_RESULT_0 RESET_VALUE 0x00080000
        BUSY BIT[19]
        ERROR_LT_0 BIT[18]
        ERROR BIT[17:6]
        ERROR_STEPS BIT[5:2]
        STEP_UP BIT[1]
        STEP_DN BIT[0]

RBCPR_RESULT_1 ADDRESS 0x00A4 R
RBCPR_RESULT_1 RESET_VALUE 0x00000000
        SENSOR_SLOW BIT[19:13]
        SEL_SLOW BIT[12:10]
        SENSOR_FAST BIT[9:3]
        SEL_FAST BIT[2:0]

RBIF_IRQ_EN_0 ADDRESS 0x0100 RW
RBIF_IRQ_EN_0 RESET_VALUE 0x00000000
        CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
        MAX_FLAG_EN BIT[5]
        UP_FLAG_EN BIT[4]
        MID_FLAG_EN BIT[3]
        DOWN_FLAG_EN BIT[2]
        MIN_FLAG_EN BIT[1]
        RBCPR_DONE_EN BIT[0]

RBIF_IRQ_EN_1 ADDRESS 0x0104 RW
RBIF_IRQ_EN_1 RESET_VALUE 0x00000000
        CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
        MAX_FLAG_EN BIT[5]
        UP_FLAG_EN BIT[4]
        MID_FLAG_EN BIT[3]
        DOWN_FLAG_EN BIT[2]
        MIN_FLAG_EN BIT[1]
        RBCPR_DONE_EN BIT[0]

RBIF_IRQ_EN_2 ADDRESS 0x0108 RW
RBIF_IRQ_EN_2 RESET_VALUE 0x00000000
        CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
        MAX_FLAG_EN BIT[5]
        UP_FLAG_EN BIT[4]
        MID_FLAG_EN BIT[3]
        DOWN_FLAG_EN BIT[2]
        MIN_FLAG_EN BIT[1]
        RBCPR_DONE_EN BIT[0]

RBIF_IRQ_CLEAR ADDRESS 0x0110 C
RBIF_IRQ_CLEAR RESET_VALUE 0x00000000
        CLAMP_CHANGE_WHILE_BUSY_CLEAR BIT[6]
        MAX_FLAG_CLEAR BIT[5]
        UP_FLAG_CLEAR BIT[4]
        MID_FLAG_CLEAR BIT[3]
        DOWN_FLAG_CLEAR BIT[2]
        MIN_FLAG_CLEAR BIT[1]
        RBCPR_DONE_CLEAR BIT[0]

RBIF_IRQ_STATUS ADDRESS 0x0114 R
RBIF_IRQ_STATUS RESET_VALUE 0x00000040
        CLAMP_CHANGE_WHILE_BUSY BIT[6]
        MAX_FLAG BIT[5]
        UP_FLAG BIT[4]
        MID_FLAG BIT[3]
        DOWN_FLAG BIT[2]
        MIN_FLAG BIT[1]
        RBCPR_DONE BIT[0]

RBCPR_QUOT_AVG ADDRESS 0x0118 R
RBCPR_QUOT_AVG RESET_VALUE 0x00000000
        QUOT_SUM BIT[29:8]
        SENSOR_SUM BIT[7:0]

RBCPR_DEBUG0 ADDRESS 0x011C R
RBCPR_DEBUG0 RESET_VALUE 0x00000000
        SCLK_CNT1 BIT[31:21]
        SCLK_CNT0 BIT[20:10]
        SCLK_CNT_FAIL BIT[9:8]
        DBG_END_OF_CHAIN_DREG BIT[7:6]
        DBG_SHIFT_RING BIT[5:0]

RBCPR_DEBUG1 ADDRESS 0x0120 R
RBCPR_DEBUG1 RESET_VALUE 0xA0FFF000
        DBG_END_OF_CHAIN_ENA BIT[31]
        DBG_VALID BIT[30]
        DBG_END_OF_CHAIN_MODE BIT[29]
        DBG_END_OF_CHAIN_DATA BIT[28:27]
        DBG_FSM_STATE BIT[26:24]
        QUOT_SLOW BIT[23:12]
        QUOT_FAST BIT[11:0]

RBCPR_DEBUG2 ADDRESS 0x0124 R
RBCPR_DEBUG2 RESET_VALUE 0x00000032
        DBG_SEL_DONE BIT[31]
        DBG_SENSOR_DONE BIT[30]
        DBG_SENSOR BIT[29:23]
        DBG_SEL BIT[22:20]
        DBG_QUOT BIT[19:8]
        DBG_STEP_QUOT BIT[7:0]

RBCPR_BIST_MINMAX ADDRESS 0x0128 RW
RBCPR_BIST_MINMAX RESET_VALUE 0x00000000
        BIST_QUOT_ABSMIN BIT[23:12]
        BIST_QUOT_ABSMAX BIT[11:0]

RBCPR_BIST_RESULT ADDRESS 0x012C R
RBCPR_BIST_RESULT RESET_VALUE 0x00000000
        SENSOR_ELAB_DONE BIT[16]
        BIST_FAIL BIT[15]
        BIST_FAIL_LASTSEL BIT[14:12]
        BIST_FAIL_LASTQUOT BIT[11:0]

RBCPR_BIST_FAIL_MAP0 ADDRESS 0x0130 R
RBCPR_BIST_FAIL_MAP0 RESET_VALUE 0x00000000
        BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP1 ADDRESS 0x0134 R
RBCPR_BIST_FAIL_MAP1 RESET_VALUE 0x00000000
        BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP2 ADDRESS 0x0138 R
RBCPR_BIST_FAIL_MAP2 RESET_VALUE 0x00000000
        BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP3 ADDRESS 0x013C R
RBCPR_BIST_FAIL_MAP3 RESET_VALUE 0x00000000
        BIST_FAIL_MAP BIT[31:0]

RBCPR_LOG_0 ADDRESS 0x0140 R
RBCPR_LOG_0 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_1 ADDRESS 0x0144 R
RBCPR_LOG_1 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_2 ADDRESS 0x0148 R
RBCPR_LOG_2 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_3 ADDRESS 0x014C R
RBCPR_LOG_3 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_4 ADDRESS 0x0150 R
RBCPR_LOG_4 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_5 ADDRESS 0x0154 R
RBCPR_LOG_5 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_6 ADDRESS 0x0158 R
RBCPR_LOG_6 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_LOG_7 ADDRESS 0x015C R
RBCPR_LOG_7 RESET_VALUE 0x00000000
        MID_COUNT BIT[31:18]
        MX_VLEVEL BIT[17:12]
        MAX_FLAG BIT[10]
        UP_FLAG BIT[9]
        MID_FLAG BIT[8]
        DOWN_FLAG BIT[7]
        MIN_FLAG BIT[6]
        VLEVEL BIT[5:0]

RBCPR_HTOL_AGE ADDRESS 0x0160 RW
RBCPR_HTOL_AGE RESET_VALUE 0x00000000
        CPR_AGE_DATA_STATUS BIT[2]
        AGE_PAGE BIT[1]
        HTOL_MODE BIT[0]

RPM_MSG_RAM_BASE BASE 0x60060000 rpm_msg_ramaddr 31:0

rpm_msg_ram MODULE OFFSET=RPM_MSG_RAM_BASE+0x00000000 MAX=RPM_MSG_RAM_BASE+0x00007FFF APRE= SPRE= FPRE= BPRE= ABPRE=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.RPM_MSG_RAM_BASE.RPM_MSG_RAM

USB2_PHY_CM_DWC_USB2_SW_BASE BASE 0x6006C000 usb2_phy_cm_dwc_usb2_swaddr 31:0

usb2_phy_cm_dwc_usb2_sw MODULE OFFSET=USB2_PHY_CM_DWC_USB2_SW_BASE+0x00000000 MAX=USB2_PHY_CM_DWC_USB2_SW_BASE+0x000001FF APRE=USB2_PHY_ APOST= SPRE=USB2_PHY_ SPOST= FPRE=USB2_PHY_ FPOST= BPRE=USB2_PHY_ BPOST= ABPRE=USB2_PHY_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.USB2_PHY_CM_DWC_USB2_SW_BASE.USB2_PHY_CM_DWC_USB2_SW
USB_PHY_REVISION_ID0 ADDRESS 0x0000 R
USB_PHY_REVISION_ID0 RESET_VALUE 0x00000000
        STEP_7_0 BIT[7:0]

USB_PHY_REVISION_ID1 ADDRESS 0x0004 R
USB_PHY_REVISION_ID1 RESET_VALUE 0x00000000
        STEP_15_8 BIT[7:0]

USB_PHY_REVISION_ID2 ADDRESS 0x0008 R
USB_PHY_REVISION_ID2 RESET_VALUE 0x00000002
        MINOR_7_0 BIT[7:0]

USB_PHY_REVISION_ID3 ADDRESS 0x000C R
USB_PHY_REVISION_ID3 RESET_VALUE 0x00000010
        MAJOR BIT[7:4]
        MINOR_11_8 BIT[3:0]

USB_PHY_DEBUG_BUS_STAT0 ADDRESS 0x0010 R
USB_PHY_DEBUG_BUS_STAT0 RESET_VALUE 0x00000000
        DEBUG_BUS_7_0 BIT[7:0]

USB_PHY_DEBUG_BUS_STAT1 ADDRESS 0x0014 R
USB_PHY_DEBUG_BUS_STAT1 RESET_VALUE 0x00000000
        DEBUG_BUS_15_8 BIT[7:0]

USB_PHY_DEBUG_BUS_STAT2 ADDRESS 0x0018 R
USB_PHY_DEBUG_BUS_STAT2 RESET_VALUE 0x00000000
        DEBUG_BUS_23_16 BIT[7:0]

USB_PHY_DEBUG_BUS_STAT3 ADDRESS 0x001C R
USB_PHY_DEBUG_BUS_STAT3 RESET_VALUE 0x00000000
        DEBUG_BUS_31_24 BIT[7:0]

USB_PHY_HS_RX_TESTER_OUT_1 ADDRESS 0x0020 R
USB_PHY_HS_RX_TESTER_OUT_1 RESET_VALUE 0x00000003
        RSVD_7_6 BIT[7:6]
        PHY_RX_TESTER_STATUS BIT[5:2]
        RX_ALL_BAD BIT[1]
        RX_ALL_GOOD BIT[0]

USB_PHY_CHARGING_DET_OUTPUT ADDRESS 0x0024 R
USB_PHY_CHARGING_DET_OUTPUT RESET_VALUE 0x00000000
        RSVD_7_6 BIT[7:6]
        VDATDETENB0 BIT[5]
        VDATSRCENB0 BIT[4]
        RSVD_3 BIT[3]
        CHRGSEL0 BIT[2]
        DCDENB0 BIT[1]
        RSVD_0 BIT[0]

USB_PHY_HS_PHY_IRQ_STAT ADDRESS 0x0028 R
USB_PHY_HS_PHY_IRQ_STAT RESET_VALUE 0x00000000
        RSVD_7_5 BIT[7:5]
        CHGDETINTLCH BIT[4]
        DPINTLCH BIT[3]
        DCDINTLCH BIT[2]
        DMINTLCH BIT[1]

USB_PHY_HS_PHY_TEST_OUT_1 ADDRESS 0x002C R
USB_PHY_HS_PHY_TEST_OUT_1 RESET_VALUE 0x00000000
        RSVD_7_4 BIT[7:4]
        TESTDATAOUT BIT[3:0]

USB_PHY_UTMI_VEC4_STATUS ADDRESS 0x0030 R
USB_PHY_UTMI_VEC4_STATUS RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

USB_PHY_ULPI_VEC0_STATUS ADDRESS 0x0034 R
USB_PHY_ULPI_VEC0_STATUS RESET_VALUE 0x00000000
        RSVD_7_4 BIT[7:4]
        USB2_BC_IRQ_CI BIT[3]
        RSVD_2_0 BIT[2:0]

USB_PHY_ULPI_VEC1_STATUS ADDRESS 0x0038 R
USB_PHY_ULPI_VEC1_STATUS RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

USB_PHY_INTERRUPT_STATUS0 ADDRESS 0x003C R
USB_PHY_INTERRUPT_STATUS0 RESET_VALUE 0x00000000
        BC_IRQ_CI_IRQ_STAT BIT[7]
        DCDOUT_SET_DFT_IRQ_STAT BIT[6]
        DCDOUT_REG_IRQ_STAT BIT[5]
        FSVPLUS_TOG_IRQ_STAT_1_0 BIT[4]
        FSVPLUS_TOG_IRQ_STAT_0_1 BIT[3]
        FSVMINUS_TOG_IRQ_STAT_1_0 BIT[2]
        FSVMINUS_TOG_IRQ_STAT_0_1 BIT[1]
        CHGDET_IRQ_STAT BIT[0]

USB_PHY_INTERRUPT_STATUS1 ADDRESS 0x0040 R
USB_PHY_INTERRUPT_STATUS1 RESET_VALUE 0x00000000
        RSVD_7_4 BIT[7:4]
        OTGSESSVLD_FALL_IRQ_STAT BIT[3]
        OTGSESSVLD_RISE_IRQ_STAT BIT[2]
        IDDIG_FALL_IRQ_STAT BIT[1]
        IDDIG_RISE_IRQ_STAT BIT[0]

USB_PHY_RX_CHK_ERR_CNT1_STATUS ADDRESS 0x0044 R
USB_PHY_RX_CHK_ERR_CNT1_STATUS RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

USB_PHY_RX_CHK_STATUS ADDRESS 0x0048 R
USB_PHY_RX_CHK_STATUS RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

USB_PHY_REFCLK_RXTAP_TEST_STATUS ADDRESS 0x004C R
USB_PHY_REFCLK_RXTAP_TEST_STATUS RESET_VALUE 0x00000000
        RSVD_7_1 BIT[7:1]
        REFCLK_RXTAP_VOUTP_MON BIT[0]

USB_PHY_UTMI_RX_DATAL_STATUS ADDRESS 0x0050 R
USB_PHY_UTMI_RX_DATAL_STATUS RESET_VALUE 0x00000000
        RX_DATA BIT[7:0]

USB_PHY_UTMI_RX_DATAH_STATUS ADDRESS 0x0054 R
USB_PHY_UTMI_RX_DATAH_STATUS RESET_VALUE 0x00000000
        RX_DATA BIT[7:0]

USB_PHY_UTMI_RX_PORT_STATUS ADDRESS 0x0058 R
USB_PHY_UTMI_RX_PORT_STATUS RESET_VALUE 0x00000000
        RSVD_7 BIT[7]
        LINESTATE BIT[6:5]
        TX_READY BIT[4]
        RX_ERROR BIT[3]
        RX_ACTIVE BIT[2]
        RX_VALIDH BIT[1]
        RX_VALIDL BIT[0]

USB_PHY_INTERRUPT_SRC_STATUS ADDRESS 0x005C R
USB_PHY_INTERRUPT_SRC_STATUS RESET_VALUE 0x00000000
        IDDIG_1_0 BIT[7]
        OTGSESSVLD_1_0 BIT[6]
        OTGSESSVLD_0_1 BIT[5]
        FSVPLUS_TOG_1_0 BIT[4]
        FSVPLUS_TOG_0_1 BIT[3]
        FSVMINUS_TOG_1_0 BIT[2]
        FSVMINUS_TOG_0_1 BIT[1]
        IDDIG_0_1 BIT[0]

USB_PHY_UTMI_CTRL0 ADDRESS 0x0060 RW
USB_PHY_UTMI_CTRL0 RESET_VALUE 0x00000002
        USB_HS_RX_TEST_EN BIT[7]
        TERMSEL BIT[6]
        OPMODE BIT[5:4]
        RX_TESTER_RESET BIT[3]
        PORTRESET BIT[2]
        SLEEPM BIT[1]
        RSVD_0 BIT[0]

USB_PHY_UTMI_CTRL1 ADDRESS 0x0064 RW
USB_PHY_UTMI_CTRL1 RESET_VALUE 0x00000000
        RSVD_7_4 BIT[7:4]
        DMPULLDOWN BIT[3]
        DPPULLDOWN BIT[2]
        XCVRSEL BIT[1:0]

USB_PHY_UTMI_CTRL2 ADDRESS 0x0068 RW
USB_PHY_UTMI_CTRL2 RESET_VALUE 0x00000000
        DATAIN_7_0 BIT[7:0]

USB_PHY_UTMI_CTRL3 ADDRESS 0x006C RW
USB_PHY_UTMI_CTRL3 RESET_VALUE 0x00000000
        DATAIN_15_8 BIT[7:0]

USB_PHY_UTMI_CTRL4 ADDRESS 0x0070 RW
USB_PHY_UTMI_CTRL4 RESET_VALUE 0x00000000
        RSVD_7_3 BIT[7:3]
        IDPULLUP BIT[2]
        TXVALIDH BIT[1]
        TXVALID BIT[0]

USB_PHY_UTMI_CTRL5 ADDRESS 0x0074 RW
USB_PHY_UTMI_CTRL5 RESET_VALUE 0x00000010
        HOSTDISCONNECT_ECO BIT[7]
        RSVD_6_5 BIT[6:5]
        PICOPHY_UTMI_CONTROL_OVERWRITE_EN BIT[4]
        RSVD_3_2 BIT[3:2]
        POR BIT[1]
        ATERESET BIT[0]

USB_PHY_HS_PHY_CTRL_COMMON0 ADDRESS 0x0078 RW
USB_PHY_HS_PHY_CTRL_COMMON0 RESET_VALUE 0x00000088
        COMMONONN BIT[7]
        FSEL BIT[6:4]
        RETENABLEN BIT[3]
        SIDDQ BIT[2]
        VATESTENB BIT[1:0]

USB_PHY_HS_PHY_CTRL_COMMON1 ADDRESS 0x007C RW
USB_PHY_HS_PHY_CTRL_COMMON1 RESET_VALUE 0x000000DB
        PLLBTUNE BIT[7]
        USE_CLKCORE BIT[6]
        ACAENB0 BIT[5]
        VBUSVLDEXTSEL0 BIT[4]
        OTGDISABLE0 BIT[3]
        OTGTUNE0 BIT[2:0]

USB_PHY_HS_PHY_CTRL_COMMON2 ADDRESS 0x0080 RW
USB_PHY_HS_PHY_CTRL_COMMON2 RESET_VALUE 0x00000061
        CLK_REF_DIV2 BIT[7]
        PLLPTUNE BIT[6:3]
        PLLITUNE BIT[2:1]
        VREGBYPASS BIT[0]

USB_PHY_HS_PHY_CTRL_COMMON3 ADDRESS 0x0084 RW
USB_PHY_HS_PHY_CTRL_COMMON3 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

USB_PHY_HS_PHY_CTRL0 ADDRESS 0x0088 RW
USB_PHY_HS_PHY_CTRL0 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

USB_PHY_HS_PHY_CTRL1 ADDRESS 0x008C RW
USB_PHY_HS_PHY_CTRL1 RESET_VALUE 0x00000023
        RSVD_7_6 BIT[7:6]
        VBUSVLDEXT0 BIT[5]
        RSVD_4_3 BIT[4:3]
        ULPIPOR BIT[2]
        ID_HV_CLAMP_EN_N BIT[1]
        ULPI_CLK_EN BIT[0]

USB_PHY_HS_PHY_CTRL2 ADDRESS 0x0090 RW
USB_PHY_HS_PHY_CTRL2 RESET_VALUE 0x00000040
        USB2_SUSPEND_N_SEL BIT[7]
        USB2_SUSPEND_N BIT[6]
        USB2_UTMI_CLK_EN BIT[5]
        AUTORESUME_LEGACY BIT[4]
        AUTORESUME BIT[3]
        RSVD_2_0 BIT[2:0]

USB_PHY_HS_PHY_CTRL3 ADDRESS 0x0094 RW
USB_PHY_HS_PHY_CTRL3 RESET_VALUE 0x00000004
        RSVD_7_3 BIT[7:3]
        CLAMP_MPM_DPSE_DMSE_EN_N BIT[2]
        RSVD_1 BIT[1]
        ANALOGTEST_EN BIT[0]

USB_PHY_PARAMETER_OVERRIDE_X0 ADDRESS 0x0098 RW
USB_PHY_PARAMETER_OVERRIDE_X0 RESET_VALUE 0x00000063
        SQRXTUNE0 BIT[7:5]
        RSVD_4_3 BIT[4:3]
        COMPDISTUNE0 BIT[2:0]

USB_PHY_PARAMETER_OVERRIDE_X1 ADDRESS 0x009C RW
USB_PHY_PARAMETER_OVERRIDE_X1 RESET_VALUE 0x00000003
        TXPREEMPAMPTUNE0 BIT[7:6]
        TXPREEMPPULSETUNE0 BIT[5]
        RSVD_4 BIT[4]
        TXVREFTUNE0 BIT[3:0]

USB_PHY_PARAMETER_OVERRIDE_X2 ADDRESS 0x00A0 RW
USB_PHY_PARAMETER_OVERRIDE_X2 RESET_VALUE 0x0000001D
        RSVD_7_6 BIT[7:6]
        TXRESTUNE0 BIT[5:4]
        TXHSXVTUNE0 BIT[3:2]
        TXRISETUNE0 BIT[1:0]

USB_PHY_PARAMETER_OVERRIDE_X3 ADDRESS 0x00A4 RW
USB_PHY_PARAMETER_OVERRIDE_X3 RESET_VALUE 0x00000003
        RSVD_7_4 BIT[7:4]
        TXFSLSTUNE0 BIT[3:0]

USB_PHY_CHARGING_DET_CTRL ADDRESS 0x00A8 RW
USB_PHY_CHARGING_DET_CTRL RESET_VALUE 0x00000040
        VDATREFTUNE0 BIT[7:6]
        VDATDETENB0 BIT[5]
        VDATSRCENB0 BIT[4]
        RSVD_3 BIT[3]
        CHRGSEL0 BIT[2]
        DCDENB0 BIT[1]
        RSVD_0 BIT[0]

USB_PHY_HS_PHY_TEST0 ADDRESS 0x00AC RW
USB_PHY_HS_PHY_TEST0 RESET_VALUE 0x00000000
        TESTDATAIN BIT[7:0]

USB_PHY_HS_PHY_TEST1 ADDRESS 0x00B0 RW
USB_PHY_HS_PHY_TEST1 RESET_VALUE 0x00000000
        TOGGLE_2WR BIT[7]
        USB_HSPW_CLK_480M_TEST_EN BIT[6]
        TEST_WRITE_EN BIT[5]
        TESTDATAOUTSEL BIT[4]
        TESTADDR BIT[3:0]

USB_PHY_HS_RX_TESTER_1_REG0 ADDRESS 0x00B4 RW
USB_PHY_HS_RX_TESTER_1_REG0 RESET_VALUE 0x00000000
        RX_PKT_VALUE_7_0 BIT[7:0]

USB_PHY_HS_RX_TESTER_1_REG1 ADDRESS 0x00B8 RW
USB_PHY_HS_RX_TESTER_1_REG1 RESET_VALUE 0x00000000
        RX_PKT_VALUE_15_8 BIT[7:0]

USB_PHY_HS_RX_TESTER_1_REG3 ADDRESS 0x00BC RW
USB_PHY_HS_RX_TESTER_1_REG3 RESET_VALUE 0x00000000
        RX_PKT_VALUE_23_16 BIT[7:0]

USB_PHY_TCSR_CTRL ADDRESS 0x00C0 RW
USB_PHY_TCSR_CTRL RESET_VALUE 0x00000000
        SNPS_CTRL_USB2_PHY BIT[0]

USB_PHY_CFG0 ADDRESS 0x00C4 RW
USB_PHY_CFG0 RESET_VALUE 0x00000001
        RSVD_7_3 BIT[7:3]
        UTMI_PHY_CMN_CTRL_OVERRIDE_EN BIT[2]
        UTMI_PHY_DATAPATH_CTRL_OVERRIDE_EN BIT[1]
        CTRL_VEC_IF_OVERRIDE_EN BIT[0]

UTMI_PHY_CMN_CTRL0 ADDRESS 0x00C8 RW
UTMI_PHY_CMN_CTRL0 RESET_VALUE 0x00000000
        TESTBURNIN BIT[6]
        LOOPBACKENB BIT[5]
        BYPASSDPDATA BIT[4]
        BYPASSSEL BIT[3]
        BYPASSDMEN BIT[2]
        BYPASSDPEN BIT[1]
        BYPASSDMDATA BIT[0]

UTMI_PHY_CMN_CTRL1 ADDRESS 0x00CC RW
UTMI_PHY_CMN_CTRL1 RESET_VALUE 0x00000040
        RSVD_7 BIT[7]
        UTMI_TX_ENABLE_N BIT[6]
        UTMI_TX_SE0 BIT[5]
        UTMI_TX_DAT BIT[4]
        RSVD_3 BIT[3]
        TESTCLK_SEL BIT[2:1]
        HSXCVREXTCTL0 BIT[0]

USB_PHY_IRQ_CMD ADDRESS 0x00D0 RW
USB_PHY_IRQ_CMD RESET_VALUE 0x00000000
        RSVD_7_1 BIT[7:1]
        IRQ_GLOBAL_CLEAR BIT[0]

USB_PHY_INTERRUPT_MASK0 ADDRESS 0x00D4 RW
USB_PHY_INTERRUPT_MASK0 RESET_VALUE 0x00000000
        BC_IRQ_CI_MASK BIT[7]
        DCDOUT_SET_DFT_MASK BIT[6]
        DCDOUT_REG_MASK BIT[5]
        FSVPLUS_TOG_MASK_1_0 BIT[4]
        FSVPLUS_TOG_MASK_0_1 BIT[3]
        FSVMINUS_TOG_MASK_1_0 BIT[2]
        FSVMINUS_TOG_MASK_0_1 BIT[1]
        CHGDET_MASK BIT[0]

USB_PHY_INTERRUPT_MASK1 ADDRESS 0x00D8 RW
USB_PHY_INTERRUPT_MASK1 RESET_VALUE 0x00000000
        RSVD_7_4 BIT[7:4]
        OTGSESSVLD_FALL_MASK BIT[3]
        OTGSESSVLD_RISE_MASK BIT[2]
        IDDIG_FALL_MASK BIT[1]
        IDDIG_RISE_MASK BIT[0]

USB_PHY_INTERRUPT_CLEAR0 ADDRESS 0x00DC RW
USB_PHY_INTERRUPT_CLEAR0 RESET_VALUE 0x00000000
        BC_IRQ_CI_CLEAR BIT[7]
        DCDOUT_SET_DFT_CLEAR BIT[6]
        DCDOUT_REG_CLEAR BIT[5]
        FSVPLUS_TOG_CLEAR_1_0 BIT[4]
        FSVPLUS_TOG_CLEAR_0_1 BIT[3]
        FSVMINUS_TOG_CLEAR_1_0 BIT[2]
        FSVMINUS_TOG_CLEAR_0_1 BIT[1]
        CHGDET_CLEAR BIT[0]

USB_PHY_INTERRUPT_CLEAR1 ADDRESS 0x00E0 RW
USB_PHY_INTERRUPT_CLEAR1 RESET_VALUE 0x00000000
        RSVD_7_4 BIT[7:4]
        OTGSESSVLD_FALL_CLEAR BIT[3]
        OTGSESSVLD_RISE_CLEAR BIT[2]
        IDDIG_FALL_CLEAR BIT[1]
        IDDIG_RISE_CLEAR BIT[0]

USB_PHY_RESERVED_9 ADDRESS 0x00E4 RW
USB_PHY_RESERVED_9 RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

USB_PHY_REFCLK_CTRL ADDRESS 0x00E8 RW
USB_PHY_REFCLK_CTRL RESET_VALUE 0x0000000D
        RSVD_7_4 BIT[7:4]
        REFCLK_SEL BIT[3:1]
        REFCLK_RXTAP_EN BIT[0]

USB_PHY_PWRDOWN_CTRL ADDRESS 0x00EC RW
USB_PHY_PWRDOWN_CTRL RESET_VALUE 0x00000001
        RSVD_7_1 BIT[7:1]
        PWRDN_B BIT[0]

USB_PHY_ULPI_OVERRIDE_7_0 ADDRESS 0x00F0 RW
USB_PHY_ULPI_OVERRIDE_7_0 RESET_VALUE 0x00000000
        TXHSXVTUNE BIT[7]
        OTGTUNE BIT[6]
        SQRXTUNE BIT[5]
        COMPDISTUNE BIT[4]
        VBUSVLDEXTSEL BIT[3]
        VBUSVLDEXT BIT[2]
        OTGDISABLE BIT[1]
        COMMONONN BIT[0]

USB_PHY_ULPI_OVERRIDE_15_8 ADDRESS 0x00F4 RW
USB_PHY_ULPI_OVERRIDE_15_8 RESET_VALUE 0x00000000
        ACAENB_CM BIT[7]
        CHRGSEL BIT[6]
        TXPREEMPPULSETUNE BIT[5]
        TXPREEMPAMPTUNE BIT[4]
        TXRESTUNE BIT[3]
        TXRISETUNE BIT[2]
        TXVREFTUNE BIT[1]
        TXFSLSTUNE BIT[0]

USB_PHY_ULPI_OVERRIDE_23_16 ADDRESS 0x00F8 RW
USB_PHY_ULPI_OVERRIDE_23_16 RESET_VALUE 0x00000000
        UTMI_TX_SE0 BIT[7]
        UTMI_TX_DAT BIT[6]
        QSCRATCH_TESTCLK BIT[5]
        VATESTEN_CM BIT[4]
        TESTADDR BIT[3]
        TESTDATAIN BIT[2]
        TESTDATAOUTSEL BIT[1]
        DCDENB BIT[0]

USB_PHY_ULPI_OVERRIDE_31_24 ADDRESS 0x00FC RW
USB_PHY_ULPI_OVERRIDE_31_24 RESET_VALUE 0x00000000
        RSVD_7_2 BIT[7:2]
        AUTORESUME BIT[1]
        UTMI_TX_ENABLE_N BIT[0]

USB_PHY_RESERVED_E ADDRESS 0x0100 RW
USB_PHY_RESERVED_E RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

USB_PHY_TEST_DEBUG_CTRL ADDRESS 0x0104 RW
USB_PHY_TEST_DEBUG_CTRL RESET_VALUE 0x00000000
        DEBUG_BUS_SEL BIT[7:5]
        DTESTMUX_SEL BIT[4:0]

USB_PHY_RESET_CTRL ADDRESS 0x0108 RW
USB_PHY_RESET_CTRL RESET_VALUE 0x00000000
        RSVD_7_1 BIT[7:1]
        SW_RESET BIT[0]

USB_PHY_RESERVED_F ADDRESS 0x010C RW
USB_PHY_RESERVED_F RESET_VALUE 0x00000000
        RSVD_7_0 BIT[7:0]

BIMC_MPU_MPU0032A_20_M31L10_AXI_BASE BASE 0x60032000 bimc_mpu_mpu0032a_20_m31l10_axiaddr 31:0

bimc_mpu_mpu0032a_20_m31l10_axi MODULE OFFSET=BIMC_MPU_MPU0032A_20_M31L10_AXI_BASE+0x00000000 MAX=BIMC_MPU_MPU0032A_20_M31L10_AXI_BASE+0x00000BFF APRE=BIMC_MPU_ SPRE=BIMC_MPU_ FPRE=BIMC_MPU_ BPRE=BIMC_MPU_ ABPRE=BIMC_MPU_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.BIMC_MPU_MPU0032A_20_M31L10_AXI_BASE.BIMC_MPU_MPU0032A_20_M31L10_AXI
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        ROGE BIT[25]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:10]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:10]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        ROGE BIT[25]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:10]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[31:10]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0AA013
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B4A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(19,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        ROGE BIT[25]
        RWGE BIT[9]
        RWE BIT[8]
        RWVMID BIT[7:0]

XPU_PRTn_START0(n):(0)-(19) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFFC00
        ADDR BIT[31:10]

XPU_PRTn_END0(n):(0)-(19) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFFC00
        ADDR BIT[31:10]

XPU_PRTn_SCR(n):(0)-(19) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_PRTn_MCR(n):(0)-(19) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(19) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(19) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE BASE 0x6002E000 xpu_cfg_pcnoc_cfg_mpu1132_4_m19l12_ahbaddr 31:0

xpu_cfg_pcnoc_cfg_mpu1132_4_m19l12_ahb MODULE OFFSET=XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE+0x00000000 MAX=XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE+0x000003FF APRE=XPU_CFG_PCNOC_CFG_ SPRE=XPU_CFG_PCNOC_CFG_ FPRE=XPU_CFG_PCNOC_CFG_ BPRE=XPU_CFG_PCNOC_CFG_ ABPRE=XPU_CFG_PCNOC_CFG_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE.XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[19:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[19:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[19:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[19:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x130C2C03
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(3,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(3,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(3) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x000FF000
        ADDR BIT[19:12]

XPU_PRTn_END0(n):(0)-(3) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x000FF000
        ADDR BIT[19:12]

XPU_PRTn_SCR(n):(0)-(3) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_PRTn_MCR(n):(0)-(3) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(3) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(3) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE BASE 0x60033000 xpu_cfg_rpm_cfg_mpu1132_2_m21l12_ahbaddr 31:0

xpu_cfg_rpm_cfg_mpu1132_2_m21l12_ahb MODULE OFFSET=XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE+0x00000000 MAX=XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE+0x000002FF APRE=XPU_CFG_RPM_CFG_ SPRE=XPU_CFG_RPM_CFG_ FPRE=XPU_CFG_RPM_CFG_ BPRE=XPU_CFG_RPM_CFG_ ABPRE=XPU_CFG_RPM_CFG_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE.XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[21:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[21:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[21:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
        ADDR BIT[21:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
        MSACLROE BIT[1]
        MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x150C2C01
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        MSB BIT[29:24]
        LSB BIT[21:16]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(1,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(1,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(1) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x003FF000
        ADDR BIT[21:12]

XPU_PRTn_END0(n):(0)-(1) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x003FF000
        ADDR BIT[21:12]

XPU_PRTn_SCR(n):(0)-(1) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_PRTn_MCR(n):(0)-(1) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(1) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
        PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(1) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
        ASRC BIT[1]
        CSRC BIT[0]

XPU_CFG_PRNG_CFG_APU1132_1_BASE BASE 0x6002F000 xpu_cfg_prng_cfg_apu1132_1addr 31:0

xpu_cfg_prng_cfg_apu1132_1 MODULE OFFSET=XPU_CFG_PRNG_CFG_APU1132_1_BASE+0x00000000 MAX=XPU_CFG_PRNG_CFG_APU1132_1_BASE+0x0000027F APRE=XPU_CFG_PRNG_CFG_ SPRE=XPU_CFG_PRNG_CFG_ FPRE=XPU_CFG_PRNG_CFG_ BPRE=XPU_CFG_PRNG_CFG_ ABPRE=XPU_CFG_PRNG_CFG_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.XPU_CFG_PRNG_CFG_APU1132_1_BASE.XPU_CFG_PRNG_CFG_APU1132_1
XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
        SCLEIE BIT[10]
        SCFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        NSRGCLEE BIT[6]
        NSCFGE BIT[5]
        SDCDEE BIT[4]
        SEIE BIT[3]
        SCLERE BIT[2]
        SCFGERE BIT[1]
        XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
        SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
        MSAE BIT[16]
        CLEIE BIT[10]
        CFGEIE BIT[9]
        DYNAMIC_CLK_EN BIT[8]
        DCDEE BIT[4]
        EIE BIT[3]
        CLERE BIT[2]
        CFGERE BIT[1]
        XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
        RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
        PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
        MULTI BIT[31]
        CLMULTI BIT[3]
        CFGMULTI BIT[2]
        CLIENT BIT[1]
        CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
        ATID BIT[31:24]
        AVMID BIT[23:16]
        ABID BIT[15:13]
        APID BIT[12:8]
        AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
        DCD BIT[31]
        AC BIT[30]
        BURSTLEN BIT[29]
        ARDALLOCATE BIT[28]
        ABURST BIT[27]
        AEXCLUSIVE BIT[26]
        AWRITE BIT[25]
        AFULL BIT[24]
        ARDBEADNDXEN BIT[23]
        AOOO BIT[22]
        APREQPRIORITY BIT[21:19]
        ASIZE BIT[18:16]
        AMSSSELFAUTH BIT[15]
        ALEN BIT[14:8]
        AINST BIT[7]
        APROTNS BIT[6]
        APRIV BIT[5]
        AINNERSHARED BIT[4]
        ASHARED BIT[3]
        AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
        MODEM_PRT_HIT BIT[2]
        SECURE_PRT_HIT BIT[1]
        NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001C00
        CLIENTREQ_HALT_ACK_HW_EN BIT[31]
        SAVERESTORE_HW_EN BIT[30]
        BLED BIT[15]
        XPUT BIT[13:12]
        PT BIT[11]
        MV BIT[10]
        NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
        AMT_HW_ENABLE BIT[30]
        CLIENT_ADDR_WIDTH BIT[29:24]
        CONFIG_ADDR_WIDTH BIT[21:16]
        QRIB_EN BIT[15]
        ASYNC_MODE BIT[14]
        CONFIG_TYPE BIT[13]
        CLIENT_PIPELINE_ENABLED BIT[12]
        MSA_CHECK_HW_ENABLE BIT[11]
        XPU_SYND_REG_ABSENT BIT[10]
        TZXPU BIT[9]
        NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
        MAJOR BIT[31:28]
        MINOR BIT[27:16]
        STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(0,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
        RE BIT[31:0]

XPU_RGn_WACRm(n,m):(0,0)-(0,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
        WE BIT[31:0]

XPU_RGn_SCR(n):(0)-(0) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
        SCLROE BIT[5]
        VMIDCLROE BIT[4]
        MSACLROE BIT[3]
        VMIDCLRWE BIT[2]
        MSACLRWE BIT[1]
        NS BIT[0]

XPU_RGn_MCR(n):(0)-(0) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
        MSACLROE BIT[5]
        VMIDCLROE BIT[4]
        SCLROE BIT[3]
        VMIDCLE BIT[2]
        SCLE BIT[1]
        MSAE BIT[0]

PRNG_PRNG_BASE BASE 0x60022000 prng_prngaddr 8:2

prng_prng MODULE OFFSET=PRNG_PRNG_BASE+0x00000000 MAX=PRNG_PRNG_BASE+0x0000013F APRE=PRNG_ APOST= SPRE=PRNG_ SPOST= FPRE=PRNG_ FPOST= BPRE=PRNG_ BPOST= ABPRE=PRNG_ ABPOST=
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- LYKAN_RPM.PRNG_PRNG_BASE.PRNG_PRNG
PRNG_DATA_OUT ADDRESS 0x0000 R
PRNG_DATA_OUT RESET_VALUE 0x00000000
        PRNG_DATA_OUT BIT[31:0]

PRNG_STATUS ADDRESS 0x0004 R
PRNG_STATUS RESET_VALUE 0x00000000
        CURRENT_OPERATION BIT[9:8]
                IDLE VALUE 0x0
                GENERATE VALUE 0x1
                INSTANTIATE VALUE 0x2
                RESEED VALUE 0x3
        GENERATE_REQUIRED BIT[7]
        RESEED_REQUIRED BIT[6]
        INSTANTIATE_REQUIRED BIT[5]
        RING_OSC3_HEALTHY BIT[4]
        RING_OSC2_HEALTHY BIT[3]
        RING_OSC1_HEALTHY BIT[2]
        RING_OSC0_HEALTHY BIT[1]
        DATA_AVAIL BIT[0]

PRNG_HW_VERSION ADDRESS 0x0008 R
PRNG_HW_VERSION RESET_VALUE 0x00010001
        MAJOR_VERSION BIT[31:16]
        MINOR_VERSION BIT[15:8]
        STEP BIT[7:0]

PRNG_ENTROPY_CNTR ADDRESS 0x0010 R
PRNG_ENTROPY_CNTR RESET_VALUE 0x00000000
        ENTROPY_CNTR BIT[31:0]

PRNG_SAMPLE_CNTR ADDRESS 0x0014 R
PRNG_SAMPLE_CNTR RESET_VALUE 0x00000000
        SAMPLE_CNTR BIT[31:0]

PRNG_GEN_CNTR ADDRESS 0x0018 R
PRNG_GEN_CNTR RESET_VALUE 0x00000000
        PRNG_GEN_CNTR BIT[31:0]

PRNG_RESEED_CNTR ADDRESS 0x001C R
PRNG_RESEED_CNTR RESET_VALUE 0x00000000
        RESEED_CNTR BIT[31:0]

PRNG_INSTANTIATE_CNTR ADDRESS 0x0020 R
PRNG_INSTANTIATE_CNTR RESET_VALUE 0x00000000
        INSTANTIATE_CNTR BIT[31:0]

PRNG_DEBUG ADDRESS 0x0024 R
PRNG_DEBUG RESET_VALUE 0x00000000
        RNG_STATE BIT[13:10]
                IDLE VALUE 0x0
                ENABLE_HASHGEN VALUE 0x1
                ENABLE_HASH_DF_H VALUE 0x2
                UPDATE_V VALUE 0x3
                ENABLE_HASH_DF_V VALUE 0x4
                POP_STATE_COLLECTOR_V VALUE 0x5
                ENABLE_HASH_DF_C VALUE 0x6
                POP_STATE_COLLECTOR_C VALUE 0x7
        HASHGEN_STATE BIT[9:7]
                IDLE VALUE 0x0
                INITIALIZE VALUE 0x1
                WAIT_SHA_DONE VALUE 0x2
                UPDATE_LOCAL_V VALUE 0x3
        HASH_DF_STATE BIT[6:4]
                IDLE VALUE 0x0
                INITIALIZE VALUE 0x1
                WAIT_IDLE VALUE 0x2
        PAD_STATE BIT[3:0]
                IDLE VALUE 0x0
                PERSONALIZATION_STRING VALUE 0x1
                LOAD_ENTROPY VALUE 0x2
                INSERT_V VALUE 0x3
                LOAD_STEP_ID VALUE 0x4
                LOAD_NUM_BITS VALUE 0x5
                LOAD_CNTR_VAL VALUE 0x6
                UPDATE_HASHCNT VALUE 0x7
                PAD_FIRST VALUE 0x8
                PAD_ZEROES VALUE 0x9
                PAD_LENGTH_1 VALUE 0xA
                PAD_LENGTH_0 VALUE 0xB
                WAIT_SHA_DONE VALUE 0xC

PRNG_LFSR_CFG ADDRESS 0x0100 RW
PRNG_LFSR_CFG RESET_VALUE 0x00000000
        LFSR_OVRID_ON BIT[16]
        LFSR3_EN BIT[15]
        RING_OSC3_CFG BIT[14:12]
                FEEDBACK_POINT_0 VALUE 0x4
                FEEDBACK_POINT_1 VALUE 0x5
                FEEDBACK_POINT_2 VALUE 0x6
                FEEDBACK_POINT_3 VALUE 0x7
        LFSR2_EN BIT[11]
        RING_OSC2_CFG BIT[10:8]
                FEEDBACK_POINT_0 VALUE 0x4
                FEEDBACK_POINT_1 VALUE 0x5
                FEEDBACK_POINT_2 VALUE 0x6
                FEEDBACK_POINT_3 VALUE 0x7
        LFSR1_EN BIT[7]
        RING_OSC1_CFG BIT[6:4]
                FEEDBACK_POINT_0 VALUE 0x4
                FEEDBACK_POINT_1 VALUE 0x5
                FEEDBACK_POINT_2 VALUE 0x6
                FEEDBACK_POINT_3 VALUE 0x7
        LFSR0_EN BIT[3]
        RING_OSC0_CFG BIT[2:0]
                FEEDBACK_POINT_0 VALUE 0x4
                FEEDBACK_POINT_1 VALUE 0x5
                FEEDBACK_POINT_2 VALUE 0x6
                FEEDBACK_POINT_3 VALUE 0x7

PRNG_CONFIG ADDRESS 0x0104 RW
PRNG_CONFIG RESET_VALUE 0x00000000
        TEST_OUT_SEL BIT[5:2]
                ROSC0_DIV_32 VALUE 0x8
                ROSC1_DIV_32 VALUE 0x9
                ROSC2_DIV_32 VALUE 0xA
                ROSC3_DIV_32 VALUE 0xB
                ROSC0_SAMP VALUE 0xC
                ROSC1_SAMP VALUE 0xD
                ROSC2_SAMP VALUE 0xE
                ROSC3_SAMP VALUE 0xF
        PRNG_EN BIT[1]
                DISABLED VALUE 0x0
                ENABLED VALUE 0x1
        SW_RESET BIT[0]

PRNG_PERSONALIZATION_STRING ADDRESS 0x0108 RW
PRNG_PERSONALIZATION_STRING RESET_VALUE 0x00000000
        PERSONALIZATION_STRING BIT[31:0]

PRNG_NUM_ENTROPY ADDRESS 0x0110 RW
PRNG_NUM_ENTROPY RESET_VALUE 0x00000400
        NUM_ENTROPY_BYTES BIT[31:0]

PRNG_SAMPLE_FREQ ADDRESS 0x0114 RW
PRNG_SAMPLE_FREQ RESET_VALUE 0x00000400
        SAMPLE_FREQ BIT[31:0]

PRNG_GEN_WORDS ADDRESS 0x0118 RW
PRNG_GEN_WORDS RESET_VALUE 0x00000008
        REQUESTED_WORDS BIT[31:0]

PRNG_RESEED_FREQ ADDRESS 0x011C RW
PRNG_RESEED_FREQ RESET_VALUE 0x00010000
        RESEED_FREQ BIT[31:0]

PRNG_INSTANTIATE_FREQ ADDRESS 0x0120 RW
PRNG_INSTANTIATE_FREQ RESET_VALUE 0x00010000
        INSTANTIATE_FREQ BIT[31:0]
