This method implements the single port RAM using the language template method that would use the distributed memory of FPGA that uses the logic cells for storage
