[2025-09-16 20:09:36] START suite=cs trace=streaming_phase5_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2809653 heartbeat IPC: 3.559 cumulative IPC: 3.559 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5307185 heartbeat IPC: 4.004 cumulative IPC: 3.768 (Simulation time: 00 hr 01 min 07 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5307185 cumulative IPC: 3.768 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5307185 cumulative IPC: 3.768 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 17114154 heartbeat IPC: 0.847 cumulative IPC: 0.847 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 28760491 heartbeat IPC: 0.8586 cumulative IPC: 0.8528 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 42408012 heartbeat IPC: 0.7327 cumulative IPC: 0.8086 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 57277538 heartbeat IPC: 0.6725 cumulative IPC: 0.7697 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 72634105 heartbeat IPC: 0.6512 cumulative IPC: 0.7426 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 88718951 heartbeat IPC: 0.6217 cumulative IPC: 0.7193 (Simulation time: 00 hr 08 min 44 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 105561053 heartbeat IPC: 0.5938 cumulative IPC: 0.6982 (Simulation time: 00 hr 10 min 13 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 120494603 heartbeat IPC: 0.6696 cumulative IPC: 0.6945 (Simulation time: 00 hr 11 min 32 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 135474404 heartbeat IPC: 0.6676 cumulative IPC: 0.6914 (Simulation time: 00 hr 12 min 49 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 144562671 cumulative IPC: 0.6917 (Simulation time: 00 hr 14 min 03 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 144562671 cumulative IPC: 0.6917 (Simulation time: 00 hr 14 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6917 instructions: 100000002 cycles: 144562671
CPU 0 Branch Prediction Accuracy: 97.37% MPKI: 0.3052 Average ROB Occupancy at Mispredict: 7527
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01387
BRANCH_INDIRECT: 0.2791
BRANCH_CONDITIONAL: 0.01227
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 565271
LQ_STALL: 1586
SQ_STALL: 205232


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 307.93857
REPLAY_LOAD: 141.67545
NON_REPLAY_LOAD: 31.068922

== Total ==
ADDR_TRANS: 250662
REPLAY_LOAD: 166752
NON_REPLAY_LOAD: 147857

== Counts ==
ADDR_TRANS: 814
REPLAY_LOAD: 1177
NON_REPLAY_LOAD: 4759

cpu0->cpu0_STLB TOTAL        ACCESS:    1342861 HIT:    1317604 MISS:      25257 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:    1342861 HIT:    1317604 MISS:      25257 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 369.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4352963 HIT:    3756751 MISS:     596212 MSHR_MERGE:         17
cpu0->cpu0_L2C LOAD         ACCESS:    3682175 HIT:    3234557 MISS:     447618 MSHR_MERGE:         14
cpu0->cpu0_L2C RFO          ACCESS:     211018 HIT:     112783 MISS:      98235 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     406007 HIT:     404932 MISS:       1075 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      53763 HIT:       4479 MISS:      49284 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 99.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10863282 HIT:    7317118 MISS:    3546164 MSHR_MERGE:     706212
cpu0->cpu0_L1I LOAD         ACCESS:   10863282 HIT:    7317118 MISS:    3546164 MSHR_MERGE:     706212
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.52 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   21065157 HIT:   16844973 MISS:    4220184 MSHR_MERGE:    3113142
cpu0->cpu0_L1D LOAD         ACCESS:   14193399 HIT:   10952599 MISS:    3240800 MSHR_MERGE:    2398573
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6811170 HIT:    5886010 MISS:     925160 MSHR_MERGE:     714108
cpu0->cpu0_L1D TRANSLATION  ACCESS:      60588 HIT:       6364 MISS:      54224 MSHR_MERGE:        461
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 61.89 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8682667 HIT:    7985935 MISS:     696732 MSHR_MERGE:     308735
cpu0->cpu0_ITLB LOAD         ACCESS:    8682667 HIT:    7985935 MISS:     696732 MSHR_MERGE:     308735
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.375 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20364468 HIT:   19082879 MISS:    1281589 MSHR_MERGE:     326725
cpu0->cpu0_DTLB LOAD         ACCESS:   20364468 HIT:   19082879 MISS:    1281589 MSHR_MERGE:     326725
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.15 cycles
cpu0->LLC TOTAL        ACCESS:     747018 HIT:     282926 MISS:     464092 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     447604 HIT:      93104 MISS:     354500 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      98232 HIT:      29980 MISS:      68252 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     151898 HIT:     150360 MISS:       1538 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49284 HIT:       9482 MISS:      39802 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.25 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      45004
  ROW_BUFFER_MISS:     417546
  AVG DBUS CONGESTED CYCLE: 6.645
Channel 0 WQ ROW_BUFFER_HIT:      14285
  ROW_BUFFER_MISS:      73967
  FULL:          0
Channel 0 REFRESHES ISSUED:      12047

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       741796       219737        42000        21104
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           31          255          687         9935
  STLB miss resolved @ L2C                0           45          717         1674         4611
  STLB miss resolved @ LLC                0           45          987         3893         6404
  STLB miss resolved @ MEM                0           63         2653         7413        29738

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156661        25821       432014         4927         3025
---------------------------------------------------------------
  STLB miss resolved @ L1D                2           15           71          177          636
  STLB miss resolved @ L2C                6            7          140          165          222
  STLB miss resolved @ LLC                5            3          187          484          234
  STLB miss resolved @ MEM               27           13          343          709         2637
[2025-09-16 20:23:40] END   suite=cs trace=streaming_phase5_core2 (rc=0)
