-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity generic_sincos_hlzec_rom is 
    generic(
             dwidth     : integer := 43; 
             awidth     : integer := 7; 
             mem_size    : integer := 128
    ); 
    port (
          addr0      : in std_logic_vector(awidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(dwidth-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of generic_sincos_hlzec_rom is 

signal addr0_tmp : std_logic_vector(awidth-1 downto 0); 
type mem_array is array (0 to mem_size-1) of std_logic_vector (dwidth-1 downto 0); 
signal mem : mem_array := (
    0 => "1010110101010001000011000110011101101011001", 
    1 => "1010110101010001010010011001101110010100011", 
    2 => "1010110101010010000000010011011110100110000", 
    3 => "1010110101010011001100110011101001100010111", 
    4 => "1010110101010100110111111010000110110001101", 
    5 => "1010110101010111000001100110101010011100011", 
    6 => "1010110101011001101001111001000101010010100", 
    7 => "1010110101011100110000110001000100110100010", 
    8 => "1010110101100000010110001110010011001011111", 
    9 => "1010110101100100011010010000010111000110101", 
    10 => "1010110101101000111100110110110011111100111", 
    11 => "1010110101101101111110000001001001100110001", 
    12 => "1010110101110011011101101110110100110111010", 
    13 => "1010110101111001011011111111001110110000010", 
    14 => "1010110101111111111000110001101101010111011", 
    15 => "1010110110000110110100000101100011001001101", 
    16 => "1010110110001110001101111001111111011010011", 
    17 => "1010110110010110000110001110001101101111000", 
    18 => "1010110110011110011101000001010110110001101", 
    19 => "1010110110100111010010010010011111011010100", 
    20 => "1010110110110000100110000000101001101001100", 
    21 => "1010110110111010011000001010110011110000000", 
    22 => "1010110111000100101000101111111000110010101", 
    23 => "1010110111001111010111101110110000010100001", 
    24 => "1010110111011010100101000110001110111001111", 
    25 => "1010110111100110010000110101000101010111110", 
    26 => "1010110111110010011010111010000001011011100", 
    27 => "1010110111111111000011010011101101011011000", 
    28 => "1010111000001100001010000000110000001101000", 
    29 => "1010111000011001101110111111101101101000100", 
    30 => "1010111000100111110010001111000101111001110", 
    31 => "1010111000110110010011101101010101111011000", 
    32 => "1010111001000101010011011000110111100010000", 
    33 => "1010111001010100110001010000000000110101110", 
    34 => "1010111001100100101101010001000101000101000", 
    35 => "1010111001110101000111011010010011101110000", 
    36 => "1010111010000101111111101001111001010111000", 
    37 => "1010111010010111010101111101111110111010010", 
    38 => "1010111010101001001010010100101010001101010", 
    39 => "1010111010111011011100101011111101101010101", 
    40 => "1010111011001110001101000001111000100000111", 
    41 => "1010111011100001011011010100010110100100100", 
    42 => "1010111011110101000111100001010000011000100", 
    43 => "1010111100001001010001100110011011010010110", 
    44 => "1010111100011101111001100001101001001011111", 
    45 => "1010111100110010111111010000101000111110001", 
    46 => "1010111101001000100010110001000101111010111", 
    47 => "1010111101011110100100000000101000010001001", 
    48 => "1010111101110101000010111100110100111000010", 
    49 => "1010111110001011111111100011001101011111010", 
    50 => "1010111110100011011001110001010000010011011", 
    51 => "1010111110111011010001100100011000101000101", 
    52 => "1010111111010011100110111001111110011010000", 
    53 => "1010111111101100011001101111010110000011010", 
    54 => "1011000000000101101010000001110001000111010", 
    55 => "1011000000011111010111101110011101101010100", 
    56 => "1011000000111001100010110010100110101110100", 
    57 => "1011000001010100001011001011010011111011000", 
    58 => "1011000001101111010000110101101001111100011", 
    59 => "1011000010001010110011101110101001111101001", 
    60 => "1011000010100110110011110011010001111010010", 
    61 => "1011000011000011010001000000011100110100110", 
    62 => "1011000011100000001011010011000010100010101", 
    63 => "1011000011111101100010100111110111010000000", 
    64 => "1011000100011011010110111011101100011011111", 
    65 => "1011000100111001101000001011010000001001001", 
    66 => "1011000101011000010110010011001101100001111", 
    67 => "1011000101110111100001010000001100001101011", 
    68 => "1011000110010111001000111110110000110101011", 
    69 => "1011000110110111001101011011011100111110111", 
    70 => "1011000111010111101110100010101110111100011", 
    71 => "1011000111111000101100010001000001111111110", 
    72 => "1011001000011010000110100010101110001010101", 
    73 => "1011001000111011111101010100001000011000000", 
    74 => "1011001001011110010000100001100010011100111", 
    75 => "1011001010000001000000000111001011001100011", 
    76 => "1011001010100100001100000001001110001101101", 
    77 => "1011001011000111110100001011110011111001001", 
    78 => "1011001011101011111000100011000001111001010", 
    79 => "1011001100010000011001000010111010010100011", 
    80 => "1011001100110101010101100111011100100011111", 
    81 => "1011001101011010101110001100100100110110000", 
    82 => "1011001110000000100010101110001100010000010", 
    83 => "1011001110100110110011001000001000111010011", 
    84 => "1011001111001101011111010110001101110111011", 
    85 => "1011001111110100100111010100001011000011111", 
    86 => "1011010000011100001010111101101101100110010", 
    87 => "1011010001000100001010001110011111010111101", 
    88 => "1011010001101100100101000010000111001110001", 
    89 => "1011010010010101011011010100001001010111011", 
    90 => "1011010010111110101101000000000110011011010", 
    91 => "1011010011101000011010000001011100101010111", 
    92 => "1011010100010010100010010011100110110110001", 
    93 => "1011010100111101000101110001111100111011010", 
    94 => "1011010101101000000100010111110100001101001", 
    95 => "1011010110010011011110000000011110100111111", 
    96 => "1011010110111111010010100111001011010111100", 
    97 => "1011010111101011100010000111000110101000010", 
    98 => "1011011000011000001100011011011001101010001", 
    99 => "1011011001000101010001011111001010110111000", 
    100 => "1011011001110010110001001101011101110010001", 
    101 => "1011011010100000101011100001010010110000101", 
    102 => "1011011011001111000000010101100111101010100", 
    103 => "1011011011111101101111100101010111001111110", 
    104 => "1011011100101100111001001011011001011001110", 
    105 => "1011011101011100011101000010100011001100101", 
    106 => "1011011110001100011011000101100110110111010", 
    107 => "1011011110111100110011001111010011101111011", 
    108 => "1011011111101101100101011010010110010011001", 
    109 => "1011100000011110110001100001011000010110111", 
    110 => "1011100001010000010111011111000000101010111", 
    111 => "1011100010000010010111001101110011100010001", 
    112 => "1011100010110100110000101000010010000011111", 
    113 => "1011100011100111100011101000111010111100010", 
    114 => "1011100100011010110000001010001001110001100", 
    115 => "1011100101001110010110000110010111101011010", 
    116 => "1011100110000010010101010111111010110001110", 
    117 => "1011100110110110101101111001000110101001111", 
    118 => "1011100111101011011111100100001100000110011", 
    119 => "1011101000100000101010010011011001000001111", 
    120 => "1011101001010110001110000000111000111111001", 
    121 => "1011101010001100001010100110110100011001101", 
    122 => "1011101011000010011111111111010001010101110", 
    123 => "1011101011111001001110000100010011001000000", 
    124 => "1011101100110000010100101111111010010100101", 
    125 => "1011101101100111110011111100000100111101001", 
    126 => "1011101110011111101011100010101110010111110", 
    127 => "1011101111010111111011011101101111000101000" );

attribute syn_rom_style : string;
attribute syn_rom_style of mem : signal is "select_rom";
attribute ROM_STYLE : string;
attribute ROM_STYLE of mem : signal is "distributed";

attribute EQUIVALENT_REGISTER_REMOVAL : string;
begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity generic_sincos_hlzec is
    generic (
        DataWidth : INTEGER := 43;
        AddressRange : INTEGER := 128;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of generic_sincos_hlzec is
    component generic_sincos_hlzec_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    generic_sincos_hlzec_rom_U :  component generic_sincos_hlzec_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


