# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# Compile of TB_RISCV_sort.v was successful.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of ImmGen.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV_forloop
# vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV_forloop 
# Start time: 20:09:18 on Dec 23,2021
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.ControlUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV_forloop
add wave -position insertpoint sim:/TB_RISCV_forloop/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV_forloop/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV_forloop/riscv_top1/imm_gen1/*
add wave -position insertpoint sim:/TB_RISCV_forloop/riscv_top1/alu_unit/*
run -all
# Test #   16 has been failed!
# output_port = 0x4 (Ans : 0x5)
# ** Note: $finish    : C:/Users/W24876/Desktop/modelsim_project/Lab3/testbench/TB_RISCV_forloop.v(158)
#    Time: 765 ns  Iteration: 1  Instance: /TB_RISCV_forloop
# 1
# Break in Module TB_RISCV_forloop at C:/Users/W24876/Desktop/modelsim_project/Lab3/testbench/TB_RISCV_forloop.v line 158
vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV_forloop
# End time: 20:16:18 on Dec 23,2021, Elapsed time: 0:07:00
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV_forloop 
# Start time: 20:16:18 on Dec 23,2021
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.ControlUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV_forloop
add wave -position insertpoint sim:/TB_RISCV_forloop/*
add wave -position insertpoint sim:/TB_RISCV_forloop/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV_forloop/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV_forloop/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV_forloop/riscv_top1/imm_gen1/*
run -all
# Test #   16 has been failed!
# output_port = 0x4 (Ans : 0x5)
# ** Note: $finish    : C:/Users/W24876/Desktop/modelsim_project/Lab3/testbench/TB_RISCV_forloop.v(158)
#    Time: 765 ns  Iteration: 1  Instance: /TB_RISCV_forloop
# 1
# Break in Module TB_RISCV_forloop at C:/Users/W24876/Desktop/modelsim_project/Lab3/testbench/TB_RISCV_forloop.v line 158
