-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

-- DATE "06/02/2024 13:26:30"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ReactTimeTop IS
    PORT (
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(17 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(17 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(7 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX6 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX7 : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END ReactTimeTop;

-- Design Ports Information
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ReactTimeTop IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_1Kz|clkOut~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDR[17]~output_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDG[5]~output_o\ : std_logic;
SIGNAL \LEDG[6]~output_o\ : std_logic;
SIGNAL \LEDG[7]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[0]~16_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[13]~43\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[14]~44_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[14]~45\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[15]~46_combout\ : std_logic;
SIGNAL \clk_1Kz|LessThan0~0_combout\ : std_logic;
SIGNAL \clk_1Kz|LessThan0~1_combout\ : std_logic;
SIGNAL \clk_1Kz|LessThan0~2_combout\ : std_logic;
SIGNAL \clk_1Kz|LessThan0~3_combout\ : std_logic;
SIGNAL \clk_1Kz|LessThan0~4_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[0]~17\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[1]~18_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[1]~19\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[2]~20_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[2]~21\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[3]~22_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[3]~23\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[4]~24_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[4]~25\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[5]~26_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[5]~27\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[6]~28_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[6]~29\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[7]~30_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[7]~31\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[8]~32_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[8]~33\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[9]~34_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[9]~35\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[10]~36_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[10]~37\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[11]~38_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[11]~39\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[12]~40_combout\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[12]~41\ : std_logic;
SIGNAL \clk_1Kz|s_divCounter[13]~42_combout\ : std_logic;
SIGNAL \clk_1Kz|clkOut~3_combout\ : std_logic;
SIGNAL \clk_1Kz|clkOut~0_combout\ : std_logic;
SIGNAL \clk_1Kz|clkOut~1_combout\ : std_logic;
SIGNAL \clk_1Kz|clkOut~2_combout\ : std_logic;
SIGNAL \clk_1Kz|clkOut~4_combout\ : std_logic;
SIGNAL \clk_1Kz|clkOut~5_combout\ : std_logic;
SIGNAL \clk_1Kz|clkOut~feeder_combout\ : std_logic;
SIGNAL \clk_1Kz|clkOut~q\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \NRoundsSave|Equal0~0_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \NRoundsSave|roundOut~0_combout\ : std_logic;
SIGNAL \clk_1Kz|clkOut~clkctrl_outclk\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \RoundCount|s_count[0]~6_combout\ : std_logic;
SIGNAL \TReactCountA|s_count[0]~11_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_dirtyIn~q\ : std_logic;
SIGNAL \Debounce_plyrA|s_previousIn~q\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~1\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~2_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~11\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~12_combout\ : std_logic;
SIGNAL \Debounce_plyrA|LessThan0~0_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \Debounce_plyrA|LessThan0~1_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_debounceCnt[6]~8_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_debounceCnt[6]~9_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_debounceCnt[6]~10_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_debounceCnt[6]~11_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_debounceCnt[6]~1_combout\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~3\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~4_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~5\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~6_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_debounceCnt~0_combout\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~7\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~8_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_debounceCnt~2_combout\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~9\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~10_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_debounceCnt[5]~3_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_debounceCnt[5]~4_combout\ : std_logic;
SIGNAL \Debounce_plyrA|LessThan0~2_combout\ : std_logic;
SIGNAL \Debounce_plyrA|Add0~0_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \Debounce_plyrA|s_pulsedOut~q\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \Debounce_plyrB|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_dirtyIn~q\ : std_logic;
SIGNAL \Debounce_plyrB|s_previousIn~feeder_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_previousIn~q\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~0_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_debounceCnt[4]~1_combout\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~1\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~3\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~4_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~5\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~6_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_debounceCnt~0_combout\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~7\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~8_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_debounceCnt~2_combout\ : std_logic;
SIGNAL \Debounce_plyrB|LessThan0~0_combout\ : std_logic;
SIGNAL \Debounce_plyrB|LessThan0~1_combout\ : std_logic;
SIGNAL \Debounce_plyrB|LessThan0~2_combout\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~2_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~9\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~10_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_debounceCnt[5]~3_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_debounceCnt[5]~4_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_debounceCnt[6]~8_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_debounceCnt[6]~9_combout\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~11\ : std_logic;
SIGNAL \Debounce_plyrB|Add0~12_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_debounceCnt[6]~10_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_debounceCnt[6]~11_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \Debounce_plyrB|s_pulsedOut~q\ : std_logic;
SIGNAL \ReactTimeFSM|Selector4~0_combout\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[0]~10_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~45_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~46_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.READY_A~q\ : std_logic;
SIGNAL \ReactTimeFSM|Selector6~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.READY_B~q\ : std_logic;
SIGNAL \ReactTimeFSM|Selector11~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~78_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.BOTH_READY~q\ : std_logic;
SIGNAL \TimerN_Delay|Equal0~1_combout\ : std_logic;
SIGNAL \TimerN_Delay|Equal0~0_combout\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[8]~28\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[9]~29_combout\ : std_logic;
SIGNAL \TimerN_Delay|Equal0~2_combout\ : std_logic;
SIGNAL \TimerN_Delay|s_counter~12_combout\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[0]~11\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[1]~13_combout\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[1]~14\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[2]~15_combout\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[2]~16\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[3]~17_combout\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[3]~18\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[4]~19_combout\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[4]~20\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[5]~21_combout\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[5]~22\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[6]~23_combout\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[6]~24\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[7]~25_combout\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[7]~26\ : std_logic;
SIGNAL \TimerN_Delay|s_counter[8]~27_combout\ : std_logic;
SIGNAL \TimerN_Delay|Equal1~0_combout\ : std_logic;
SIGNAL \TimerN_Delay|Equal1~1_combout\ : std_logic;
SIGNAL \TimerN_Delay|Equal1~2_combout\ : std_logic;
SIGNAL \TimerN_Delay|timerOut~q\ : std_logic;
SIGNAL \ReactTimeFSM|Selector12~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.BOTH_WAIT~q\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[0]~12_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[8]~32\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[9]~33_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[9]~34\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[10]~35_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[10]~36\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[11]~37_combout\ : std_logic;
SIGNAL \TimerN_Desq|Equal0~0_combout\ : std_logic;
SIGNAL \TimerN_Desq|Equal0~1_combout\ : std_logic;
SIGNAL \TimerN_Desq|Equal0~2_combout\ : std_logic;
SIGNAL \TimerN_Desq|Equal0~3_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~72_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~73_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.DELAY~q\ : std_logic;
SIGNAL \ReactTimeFSM|PS~74_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~75_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.DESQUA_B~q\ : std_logic;
SIGNAL \RoundCount|s_count[0]~7\ : std_logic;
SIGNAL \RoundCount|s_count[1]~8_combout\ : std_logic;
SIGNAL \RoundCount|s_count[1]~9\ : std_logic;
SIGNAL \RoundCount|s_count[2]~10_combout\ : std_logic;
SIGNAL \RoundCount|s_count[2]~11\ : std_logic;
SIGNAL \RoundCount|s_count[3]~12_combout\ : std_logic;
SIGNAL \RoundCount|s_count[3]~13\ : std_logic;
SIGNAL \RoundCount|s_count[4]~14_combout\ : std_logic;
SIGNAL \s_averageTReactB~4_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~26_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~27_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~76_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~77_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.DESQUA_A~q\ : std_logic;
SIGNAL \TimerN_Desq|s_counter~19_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[0]~12_combout\ : std_logic;
SIGNAL \FreeRun|Add0~1\ : std_logic;
SIGNAL \FreeRun|Add0~3_combout\ : std_logic;
SIGNAL \FreeRun|Add0~5_combout\ : std_logic;
SIGNAL \FreeRun|Add0~4\ : std_logic;
SIGNAL \FreeRun|Add0~6_combout\ : std_logic;
SIGNAL \FreeRun|Add0~8_combout\ : std_logic;
SIGNAL \FreeRun|Add0~7\ : std_logic;
SIGNAL \FreeRun|Add0~9_combout\ : std_logic;
SIGNAL \FreeRun|Add0~11_combout\ : std_logic;
SIGNAL \FreeRun|Add0~10\ : std_logic;
SIGNAL \FreeRun|Add0~12_combout\ : std_logic;
SIGNAL \FreeRun|Add0~14_combout\ : std_logic;
SIGNAL \FreeRun|Add0~13\ : std_logic;
SIGNAL \FreeRun|Add0~15_combout\ : std_logic;
SIGNAL \FreeRun|Add0~17_combout\ : std_logic;
SIGNAL \FreeRun|Add0~16\ : std_logic;
SIGNAL \FreeRun|Add0~18_combout\ : std_logic;
SIGNAL \FreeRun|Add0~20_combout\ : std_logic;
SIGNAL \FreeRun|Add0~19\ : std_logic;
SIGNAL \FreeRun|Add0~21_combout\ : std_logic;
SIGNAL \FreeRun|Add0~23_combout\ : std_logic;
SIGNAL \FreeRun|Add0~22\ : std_logic;
SIGNAL \FreeRun|Add0~24_combout\ : std_logic;
SIGNAL \FreeRun|Add0~26_combout\ : std_logic;
SIGNAL \FreeRun|Add0~25\ : std_logic;
SIGNAL \FreeRun|Add0~27_combout\ : std_logic;
SIGNAL \FreeRun|Add0~29_combout\ : std_logic;
SIGNAL \FreeRun|Add0~28\ : std_logic;
SIGNAL \FreeRun|Add0~30_combout\ : std_logic;
SIGNAL \FreeRun|Add0~32_combout\ : std_logic;
SIGNAL \FreeRun|Add0~31\ : std_logic;
SIGNAL \FreeRun|Add0~33_combout\ : std_logic;
SIGNAL \FreeRun|Add0~35_combout\ : std_logic;
SIGNAL \FreeRun|LessThan0~0_combout\ : std_logic;
SIGNAL \FreeRun|LessThan0~1_combout\ : std_logic;
SIGNAL \FreeRun|Add0~0_combout\ : std_logic;
SIGNAL \FreeRun|Add0~2_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[11]~14_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[0]~13\ : std_logic;
SIGNAL \RandomDownCounter|s_count[1]~15_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[1]~16\ : std_logic;
SIGNAL \RandomDownCounter|s_count[2]~17_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[2]~18\ : std_logic;
SIGNAL \RandomDownCounter|s_count[3]~19_combout\ : std_logic;
SIGNAL \FreeRun|free_run_counter[3]~_wirecell_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[3]~20\ : std_logic;
SIGNAL \RandomDownCounter|s_count[4]~21_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[4]~22\ : std_logic;
SIGNAL \RandomDownCounter|s_count[5]~23_combout\ : std_logic;
SIGNAL \FreeRun|free_run_counter[5]~_wirecell_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[5]~24\ : std_logic;
SIGNAL \RandomDownCounter|s_count[6]~25_combout\ : std_logic;
SIGNAL \FreeRun|free_run_counter[6]~_wirecell_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[6]~26\ : std_logic;
SIGNAL \RandomDownCounter|s_count[7]~27_combout\ : std_logic;
SIGNAL \FreeRun|free_run_counter[7]~_wirecell_combout\ : std_logic;
SIGNAL \RandomDownCounter|Equal0~1_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[7]~28\ : std_logic;
SIGNAL \RandomDownCounter|s_count[8]~29_combout\ : std_logic;
SIGNAL \FreeRun|free_run_counter[8]~_wirecell_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[8]~30\ : std_logic;
SIGNAL \RandomDownCounter|s_count[9]~31_combout\ : std_logic;
SIGNAL \FreeRun|free_run_counter[9]~_wirecell_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[9]~32\ : std_logic;
SIGNAL \RandomDownCounter|s_count[10]~33_combout\ : std_logic;
SIGNAL \RandomDownCounter|s_count[10]~34\ : std_logic;
SIGNAL \RandomDownCounter|s_count[11]~35_combout\ : std_logic;
SIGNAL \RandomDownCounter|Equal0~2_combout\ : std_logic;
SIGNAL \RandomDownCounter|Equal0~0_combout\ : std_logic;
SIGNAL \RandomDownCounter|Equal0~3_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter~18_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter~20_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[0]~13\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[1]~14_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[1]~15\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[2]~16_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[2]~17\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[3]~21_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[3]~22\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[4]~23_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[4]~24\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[5]~25_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[5]~26\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[6]~27_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[6]~28\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[7]~29_combout\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[7]~30\ : std_logic;
SIGNAL \TimerN_Desq|s_counter[8]~31_combout\ : std_logic;
SIGNAL \TimerN_Desq|Equal1~0_combout\ : std_logic;
SIGNAL \TimerN_Desq|Equal1~1_combout\ : std_logic;
SIGNAL \TimerN_Desq|timerOut~q\ : std_logic;
SIGNAL \ReactTimeFSM|Selector19~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector19~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.WAIT_DESQUA_B~q\ : std_logic;
SIGNAL \ReactTimeFSM|Selector18~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector18~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.WAIT_DESQUA_A~q\ : std_logic;
SIGNAL \ReactTimeFSM|PS~38_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~50_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~80_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.REACT_A~q\ : std_logic;
SIGNAL \ReactTimeFSM|PS~55_combout\ : std_logic;
SIGNAL \TReactCountB|s_count[0]~11_combout\ : std_logic;
SIGNAL \TReactCountB|s_count[8]~33_combout\ : std_logic;
SIGNAL \TReactCountB|s_count[0]~12\ : std_logic;
SIGNAL \TReactCountB|s_count[1]~13_combout\ : std_logic;
SIGNAL \TReactCountB|s_count[1]~14\ : std_logic;
SIGNAL \TReactCountB|s_count[2]~15_combout\ : std_logic;
SIGNAL \TReactCountB|s_count[2]~16\ : std_logic;
SIGNAL \TReactCountB|s_count[3]~17_combout\ : std_logic;
SIGNAL \TReactCountB|s_count[3]~18\ : std_logic;
SIGNAL \TReactCountB|s_count[4]~19_combout\ : std_logic;
SIGNAL \TReactCountB|s_count[4]~20\ : std_logic;
SIGNAL \TReactCountB|s_count[5]~21_combout\ : std_logic;
SIGNAL \TReactCountB|s_count[5]~22\ : std_logic;
SIGNAL \TReactCountB|s_count[6]~23_combout\ : std_logic;
SIGNAL \TReactCountB|s_count[6]~24\ : std_logic;
SIGNAL \TReactCountB|s_count[7]~25_combout\ : std_logic;
SIGNAL \TReactCountB|LessThan0~0_combout\ : std_logic;
SIGNAL \TReactCountB|s_count[7]~26\ : std_logic;
SIGNAL \TReactCountB|s_count[8]~27_combout\ : std_logic;
SIGNAL \TReactCountB|s_count[8]~28\ : std_logic;
SIGNAL \TReactCountB|s_count[9]~29_combout\ : std_logic;
SIGNAL \TReactCountB|s_count[9]~30\ : std_logic;
SIGNAL \TReactCountB|s_count[10]~31_combout\ : std_logic;
SIGNAL \TReactCountB|LessThan0~1_combout\ : std_logic;
SIGNAL \TReactCountB|maxReached~0_combout\ : std_logic;
SIGNAL \TReactCountB|maxReached~q\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[0]~11_combout\ : std_logic;
SIGNAL \TimerN_Scores|Equal0~1_combout\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[7]~27\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[8]~28_combout\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[8]~29\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[9]~30_combout\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[9]~31\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[10]~32_combout\ : std_logic;
SIGNAL \TimerN_Scores|Equal0~2_combout\ : std_logic;
SIGNAL \TimerN_Scores|Equal0~0_combout\ : std_logic;
SIGNAL \TimerN_Scores|Equal0~3_combout\ : std_logic;
SIGNAL \TimerN_Scores|s_counter~21_combout\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[0]~12\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[1]~13_combout\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[1]~14\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[2]~15_combout\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[2]~16\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[3]~17_combout\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[3]~18\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[4]~19_combout\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[4]~20\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[5]~22_combout\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[5]~23\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[6]~24_combout\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[6]~25\ : std_logic;
SIGNAL \TimerN_Scores|s_counter[7]~26_combout\ : std_logic;
SIGNAL \TimerN_Scores|Equal1~0_combout\ : std_logic;
SIGNAL \TimerN_Scores|Equal1~1_combout\ : std_logic;
SIGNAL \TimerN_Scores|Equal1~2_combout\ : std_logic;
SIGNAL \TimerN_Scores|timerOut~q\ : std_logic;
SIGNAL \ReactTimeFSM|Selector15~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.SCORES~feeder_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.SCORES~q\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[0]~13_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Equal1~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Equal1~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Equal1~2_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector21~0_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[10]~38\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[11]~39_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[11]~40\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[12]~41_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|Equal0~1_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter~21_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|Equal0~0_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter~22_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter~23_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter~24_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[0]~14\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[1]~15_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[1]~16\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[2]~17_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[2]~18\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[3]~19_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[3]~20\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[4]~25_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[4]~26\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[5]~27_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[5]~28\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[6]~29_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[6]~30\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[7]~31_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[7]~32\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[8]~33_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[8]~34\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[9]~35_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[9]~36\ : std_logic;
SIGNAL \TimerN_Conclsn|s_counter[10]~37_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|Equal1~0_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|Equal1~1_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|Equal1~2_combout\ : std_logic;
SIGNAL \TimerN_Conclsn|timerOut~q\ : std_logic;
SIGNAL \ReactTimeFSM|Selector21~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector21~2_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.CONCLSN~q\ : std_logic;
SIGNAL \ReactTimeFSM|PS~56_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~57_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~58_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~37_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~59_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~60_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~40_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~48_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~34_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~35_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~53_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~65_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~66_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~67_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~68_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~69_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~62_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~61_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~63_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~64_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~70_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~54_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~71_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.BOTH_DESQ~q\ : std_logic;
SIGNAL \ReactTimeFSM|Selector4~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.PREP~q\ : std_logic;
SIGNAL \TReactCountA|s_count[10]~33_combout\ : std_logic;
SIGNAL \TReactCountA|s_count[0]~12\ : std_logic;
SIGNAL \TReactCountA|s_count[1]~13_combout\ : std_logic;
SIGNAL \TReactCountA|s_count[1]~14\ : std_logic;
SIGNAL \TReactCountA|s_count[2]~15_combout\ : std_logic;
SIGNAL \TReactCountA|s_count[2]~16\ : std_logic;
SIGNAL \TReactCountA|s_count[3]~17_combout\ : std_logic;
SIGNAL \TReactCountA|s_count[3]~18\ : std_logic;
SIGNAL \TReactCountA|s_count[4]~19_combout\ : std_logic;
SIGNAL \TReactCountA|s_count[4]~20\ : std_logic;
SIGNAL \TReactCountA|s_count[5]~21_combout\ : std_logic;
SIGNAL \TReactCountA|s_count[5]~22\ : std_logic;
SIGNAL \TReactCountA|s_count[6]~23_combout\ : std_logic;
SIGNAL \TReactCountA|s_count[6]~24\ : std_logic;
SIGNAL \TReactCountA|s_count[7]~25_combout\ : std_logic;
SIGNAL \TReactCountA|s_count[7]~26\ : std_logic;
SIGNAL \TReactCountA|s_count[8]~27_combout\ : std_logic;
SIGNAL \TReactCountA|LessThan0~0_combout\ : std_logic;
SIGNAL \TReactCountA|s_count[8]~28\ : std_logic;
SIGNAL \TReactCountA|s_count[9]~29_combout\ : std_logic;
SIGNAL \TReactCountA|s_count[9]~30\ : std_logic;
SIGNAL \TReactCountA|s_count[10]~31_combout\ : std_logic;
SIGNAL \TReactCountA|LessThan0~1_combout\ : std_logic;
SIGNAL \TReactCountA|maxReached~0_combout\ : std_logic;
SIGNAL \TReactCountA|maxReached~q\ : std_logic;
SIGNAL \ReactTimeFSM|PS~29_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~47_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~51_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~52_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.REACT_B~q\ : std_logic;
SIGNAL \ReactTimeFSM|PS~28_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~30_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~49_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.ACC~q\ : std_logic;
SIGNAL \ReactTimeFSM|Selector14~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector14~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.NEXTROUND~q\ : std_logic;
SIGNAL \RoundCount|s_count[1]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[7]~18_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Equal0~4_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector8~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector8~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector8~2_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.STIM~q\ : std_logic;
SIGNAL \ReactTimeFSM|PS~42_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~43_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~33_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~31_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~32_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~36_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~39_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~41_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~44_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS~79_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.INIT~feeder_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.INIT~q\ : std_logic;
SIGNAL \ReactTimeFSM|Selector3~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|PS.CONF~q\ : std_logic;
SIGNAL \ReactTimeFSM|Add0~1\ : std_logic;
SIGNAL \ReactTimeFSM|Add0~3\ : std_logic;
SIGNAL \ReactTimeFSM|Add0~5\ : std_logic;
SIGNAL \ReactTimeFSM|Add0~6_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Add0~4_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Add0~2_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Add0~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|s_RoundsMissing[0]~1\ : std_logic;
SIGNAL \ReactTimeFSM|s_RoundsMissing[1]~3\ : std_logic;
SIGNAL \ReactTimeFSM|s_RoundsMissing[2]~5\ : std_logic;
SIGNAL \ReactTimeFSM|s_RoundsMissing[3]~6_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Add0~7\ : std_logic;
SIGNAL \ReactTimeFSM|Add0~8_combout\ : std_logic;
SIGNAL \ReactTimeFSM|s_RoundsMissing[3]~7\ : std_logic;
SIGNAL \ReactTimeFSM|s_RoundsMissing[4]~8_combout\ : std_logic;
SIGNAL \ReactTimeFSM|s_RoundsMissing[4]~9\ : std_logic;
SIGNAL \ReactTimeFSM|Add1~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|s_RoundsMissing[1]~2_combout\ : std_logic;
SIGNAL \ReactTimeFSM|s_RoundsMissing[0]~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|s_RoundsMissing[2]~4_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Equal2~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[0]~29_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Equal2~1_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[0]~10_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[5]~21\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[6]~22_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[6]~23\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[7]~24_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[7]~25\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[8]~26_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[8]~27\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[9]~28_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|LessThan0~1_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|LessThan0~2_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|count_proc~0_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[0]~11\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[1]~12_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[1]~13\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[2]~14_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[2]~15\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[3]~16_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[3]~17\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[4]~18_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[4]~19\ : std_logic;
SIGNAL \blink_gen_1Hz|s_counter[5]~20_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|LessThan0~0_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|LessThan1~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[0]~72_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[0]~28_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[0]~30_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[1]~31_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[1]~32_combout\ : std_logic;
SIGNAL \blink_gen_1Hz|LessThan1~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[1]~33_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~6_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan15~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[2]~46_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[2]~44_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[2]~45_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[2]~47_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[14]~48_combout\ : std_logic;
SIGNAL \ReactTimeFSM|WideOr25~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan15~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[2]~49_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[3]~82_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~7_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[3]~73_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[3]~50_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan14~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|WideOr24~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[3]~51_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan13~3_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan13~2_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[4]~74_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[4]~52_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[4]~53_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[4]~54_combout\ : std_logic;
SIGNAL \ReactTimeFSM|WideOr23~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[4]~55_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~8_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[5]~75_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan12~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan12~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[5]~56_combout\ : std_logic;
SIGNAL \ReactTimeFSM|WideOr22~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[5]~76_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[5]~57_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[6]~58_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[6]~59_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan11~3_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan11~2_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[6]~60_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[6]~77_combout\ : std_logic;
SIGNAL \ReactTimeFSM|WideOr21~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[6]~61_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~2_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[7]~34_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[7]~35_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[8]~36_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~3_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[8]~37_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan8~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~9_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[9]~78_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[9]~62_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~11_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~10_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~5_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[12]~63_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~12_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Decoder1~4_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[10]~64_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[9]~65_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan7~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[10]~79_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[10]~66_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[10]~67_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[11]~38_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[11]~39_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[11]~40_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan5~2_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[12]~80_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[12]~68_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[12]~69_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[13]~41_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[13]~42_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan3~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LessThan3~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[14]~81_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[14]~70_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[14]~71_combout\ : std_logic;
SIGNAL \ReactTimeFSM|LEDRed[15]~43_combout\ : std_logic;
SIGNAL \LessThan3~1_cout\ : std_logic;
SIGNAL \LessThan3~3_cout\ : std_logic;
SIGNAL \LessThan3~5_cout\ : std_logic;
SIGNAL \LessThan3~7_cout\ : std_logic;
SIGNAL \LessThan3~9_cout\ : std_logic;
SIGNAL \LessThan3~11_cout\ : std_logic;
SIGNAL \LessThan3~13_cout\ : std_logic;
SIGNAL \LessThan3~15_cout\ : std_logic;
SIGNAL \LessThan3~17_cout\ : std_logic;
SIGNAL \LessThan3~19_cout\ : std_logic;
SIGNAL \LessThan3~20_combout\ : std_logic;
SIGNAL \LessThan2~1_cout\ : std_logic;
SIGNAL \LessThan2~3_cout\ : std_logic;
SIGNAL \LessThan2~5_cout\ : std_logic;
SIGNAL \LessThan2~7_cout\ : std_logic;
SIGNAL \LessThan2~9_cout\ : std_logic;
SIGNAL \LessThan2~11_cout\ : std_logic;
SIGNAL \LessThan2~13_cout\ : std_logic;
SIGNAL \LessThan2~15_cout\ : std_logic;
SIGNAL \LessThan2~17_cout\ : std_logic;
SIGNAL \LessThan2~19_cout\ : std_logic;
SIGNAL \LessThan2~20_combout\ : std_logic;
SIGNAL \s_tiedRound~0_combout\ : std_logic;
SIGNAL \s_tiedRound~q\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[0]~8_combout\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[6]~21\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[7]~22_combout\ : std_logic;
SIGNAL \blink_gen_5Hz|LessThan0~0_combout\ : std_logic;
SIGNAL \blink_gen_5Hz|LessThan0~1_combout\ : std_logic;
SIGNAL \blink_gen_5Hz|count_proc~0_combout\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[0]~9\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[1]~10_combout\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[1]~11\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[2]~12_combout\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[2]~13\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[3]~14_combout\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[3]~15\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[4]~16_combout\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[4]~17\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[5]~18_combout\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[5]~19\ : std_logic;
SIGNAL \blink_gen_5Hz|s_counter[6]~20_combout\ : std_logic;
SIGNAL \blink_gen_5Hz|LessThan1~0_combout\ : std_logic;
SIGNAL \blink_gen_5Hz|LessThan1~1_combout\ : std_logic;
SIGNAL \s_winnerRoundA~feeder_combout\ : std_logic;
SIGNAL \s_winnerRoundA~q\ : std_logic;
SIGNAL \ReactTimeFSM|Selector29~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector29~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector29~2_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector29~3_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector25~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector25~1_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[0]~15_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[13]~15_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[0]~16\ : std_logic;
SIGNAL \SumTReactB|s_regOut[1]~17_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[1]~18\ : std_logic;
SIGNAL \SumTReactB|s_regOut[2]~19_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[2]~20\ : std_logic;
SIGNAL \SumTReactB|s_regOut[3]~21_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[3]~22\ : std_logic;
SIGNAL \SumTReactB|s_regOut[4]~23_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[4]~24\ : std_logic;
SIGNAL \SumTReactB|s_regOut[5]~25_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[5]~26\ : std_logic;
SIGNAL \SumTReactB|s_regOut[6]~27_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[6]~28\ : std_logic;
SIGNAL \SumTReactB|s_regOut[7]~29_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[7]~30\ : std_logic;
SIGNAL \SumTReactB|s_regOut[8]~31_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[8]~32\ : std_logic;
SIGNAL \SumTReactB|s_regOut[9]~33_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[9]~34\ : std_logic;
SIGNAL \SumTReactB|s_regOut[10]~35_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[10]~36\ : std_logic;
SIGNAL \SumTReactB|s_regOut[11]~37_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[11]~38\ : std_logic;
SIGNAL \SumTReactB|s_regOut[12]~39_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[12]~40\ : std_logic;
SIGNAL \SumTReactB|s_regOut[13]~41_combout\ : std_logic;
SIGNAL \SumTReactB|s_regOut[13]~42\ : std_logic;
SIGNAL \SumTReactB|s_regOut[14]~43_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[7]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[7]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|selnose[32]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|selnose[16]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[6]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[14]~21_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[13]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[12]~23_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[20]~25_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[19]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~27_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~29_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[27]~31_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~33_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[24]~28_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[34]~79_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[34]~36_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~37_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~38_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~35_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~41_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~42_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~80_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[39]~43_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~39_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~40_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~47_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~48_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~45_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~81_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~44_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[44]~46_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~51_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~52_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~53_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~82_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~49_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~50_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~56_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~57_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[55]~58_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~54_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~83_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~55_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[64]~61_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[64]~84_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[63]~62_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~63_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~59_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~60_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactB~16_combout\ : std_logic;
SIGNAL \s_averageTReactA[10]~19_combout\ : std_logic;
SIGNAL \s_averageTReactB~7_combout\ : std_logic;
SIGNAL \s_averageTReactB[14]~feeder_combout\ : std_logic;
SIGNAL \s_averageTReactB~18_combout\ : std_logic;
SIGNAL \s_averageTReactB~19_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\ : std_logic;
SIGNAL \s_averageTReactB~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~249_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~250_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~379_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~452_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~453_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~454_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\ : std_logic;
SIGNAL \s_averageTReactB~9_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~258_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~257_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~380_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~381_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~382_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~383_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~455_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\ : std_logic;
SIGNAL \s_averageTReactB~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~267_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~266_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~384_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~385_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~386_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~387_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~388_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~456_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\ : std_logic;
SIGNAL \s_averageTReactB~11_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~277_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~276_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~389_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~390_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~391_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~392_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~393_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~394_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~457_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\ : std_logic;
SIGNAL \s_averageTReactB~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~287_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~395_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~396_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~397_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~399_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~400_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~401_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~458_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\ : std_logic;
SIGNAL \s_averageTReactB~13_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~300_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~402_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~403_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~404_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~405_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~459_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\ : std_logic;
SIGNAL \s_averageTReactB~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~312_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~313_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~410_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~411_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~412_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~413_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~414_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~415_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~416_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~417_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~418_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~460_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\ : std_logic;
SIGNAL \s_averageTReactB~15_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~326_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~327_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~341_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~342_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~419_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~420_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~421_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~422_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~423_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~424_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~425_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~426_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~427_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~428_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~461_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[70]~67_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[70]~85_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[69]~68_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[68]~64_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[67]~65_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[66]~66_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactB~17_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~358_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~357_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~429_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~430_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~431_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~432_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~433_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~434_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~435_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~436_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~437_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~438_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~439_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~462_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~463_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[76]~70_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[76]~86_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[75]~69_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[74]~71_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[73]~72_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[72]~73_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactB~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~359_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~360_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[238]~440_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[238]~361_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[237]~441_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[237]~362_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[236]~442_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[236]~363_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[235]~443_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[235]~364_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[234]~444_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[234]~365_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[233]~445_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[233]~366_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[232]~446_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[232]~367_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[231]~447_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[231]~368_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[230]~369_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[230]~448_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[229]~449_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[229]~370_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[228]~450_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[228]~371_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[227]~451_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[227]~372_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[82]~74_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[82]~87_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[81]~75_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[80]~76_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[79]~77_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[78]~78_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactB~5_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|Mux6~0_combout\ : std_logic;
SIGNAL \s_DesqA~0_combout\ : std_logic;
SIGNAL \s_DesqA~q\ : std_logic;
SIGNAL \ReactTimeFSM|enableHyphen~0_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[0]~16_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[0]~17\ : std_logic;
SIGNAL \SumTReactA|s_regOut[1]~18_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[1]~19\ : std_logic;
SIGNAL \SumTReactA|s_regOut[2]~20_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[2]~21\ : std_logic;
SIGNAL \SumTReactA|s_regOut[3]~22_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[3]~23\ : std_logic;
SIGNAL \SumTReactA|s_regOut[4]~24_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[4]~25\ : std_logic;
SIGNAL \SumTReactA|s_regOut[5]~26_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[5]~27\ : std_logic;
SIGNAL \SumTReactA|s_regOut[6]~28_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[6]~29\ : std_logic;
SIGNAL \SumTReactA|s_regOut[7]~30_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[7]~31\ : std_logic;
SIGNAL \SumTReactA|s_regOut[8]~32_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[8]~33\ : std_logic;
SIGNAL \SumTReactA|s_regOut[9]~34_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[9]~35\ : std_logic;
SIGNAL \SumTReactA|s_regOut[10]~36_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[10]~37\ : std_logic;
SIGNAL \SumTReactA|s_regOut[11]~38_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[11]~39\ : std_logic;
SIGNAL \SumTReactA|s_regOut[12]~40_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[12]~41\ : std_logic;
SIGNAL \SumTReactA|s_regOut[13]~42_combout\ : std_logic;
SIGNAL \SumTReactA|s_regOut[13]~43\ : std_logic;
SIGNAL \SumTReactA|s_regOut[14]~44_combout\ : std_logic;
SIGNAL \s_averageTReactA~6_combout\ : std_logic;
SIGNAL \s_averageTReactA[14]~feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|selnose[16]~1_combout\ : std_logic;
SIGNAL \s_averageTReactA~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[7]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[7]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[6]~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \s_averageTReactA~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[14]~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[13]~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[12]~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \s_averageTReactA~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~25_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[19]~27_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~28_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \s_averageTReactA~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~30_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~29_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~31_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~32_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~33_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~34_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactA~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~35_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~36_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~37_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~38_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~39_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactA~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~40_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~41_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~42_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~43_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~44_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactA~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~45_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~47_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~48_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactA~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~50_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~51_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~52_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~53_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactA~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactA~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~63_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactA~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactA~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[75]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[74]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~74_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactA~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~75_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[81]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[80]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[79]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[78]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \s_averageTReactA~18_combout\ : std_logic;
SIGNAL \LessThan0~1_cout\ : std_logic;
SIGNAL \LessThan0~3_cout\ : std_logic;
SIGNAL \LessThan0~5_cout\ : std_logic;
SIGNAL \LessThan0~7_cout\ : std_logic;
SIGNAL \LessThan0~9_cout\ : std_logic;
SIGNAL \LessThan0~11_cout\ : std_logic;
SIGNAL \LessThan0~13_cout\ : std_logic;
SIGNAL \LessThan0~15_cout\ : std_logic;
SIGNAL \LessThan0~17_cout\ : std_logic;
SIGNAL \LessThan0~19_cout\ : std_logic;
SIGNAL \LessThan0~21_cout\ : std_logic;
SIGNAL \LessThan0~23_cout\ : std_logic;
SIGNAL \LessThan0~25_cout\ : std_logic;
SIGNAL \LessThan0~27_cout\ : std_logic;
SIGNAL \LessThan0~28_combout\ : std_logic;
SIGNAL \LessThan1~1_cout\ : std_logic;
SIGNAL \LessThan1~3_cout\ : std_logic;
SIGNAL \LessThan1~5_cout\ : std_logic;
SIGNAL \LessThan1~7_cout\ : std_logic;
SIGNAL \LessThan1~9_cout\ : std_logic;
SIGNAL \LessThan1~11_cout\ : std_logic;
SIGNAL \LessThan1~13_cout\ : std_logic;
SIGNAL \LessThan1~15_cout\ : std_logic;
SIGNAL \LessThan1~17_cout\ : std_logic;
SIGNAL \LessThan1~19_cout\ : std_logic;
SIGNAL \LessThan1~21_cout\ : std_logic;
SIGNAL \LessThan1~23_cout\ : std_logic;
SIGNAL \LessThan1~25_cout\ : std_logic;
SIGNAL \LessThan1~27_cout\ : std_logic;
SIGNAL \LessThan1~28_combout\ : std_logic;
SIGNAL \s_DesqB~0_combout\ : std_logic;
SIGNAL \s_DesqB~q\ : std_logic;
SIGNAL \ReactTimeFSM|enableHyphen~1_combout\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[0]~7_combout\ : std_logic;
SIGNAL \blink_gen_10Hz|LessThan0~0_combout\ : std_logic;
SIGNAL \blink_gen_10Hz|LessThan0~1_combout\ : std_logic;
SIGNAL \blink_gen_10Hz|count_proc~0_combout\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[0]~8\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[1]~9_combout\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[1]~10\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[2]~11_combout\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[2]~12\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[3]~13_combout\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[3]~14\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[4]~15_combout\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[4]~16\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[5]~17_combout\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[5]~18\ : std_logic;
SIGNAL \blink_gen_10Hz|s_counter[6]~19_combout\ : std_logic;
SIGNAL \blink_gen_10Hz|LessThan1~0_combout\ : std_logic;
SIGNAL \blink_gen_10Hz|LessThan1~1_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector1~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector1~1_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|decOut_n[0]~6_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|decOut_n[0]~4_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|decOut_n[2]~7_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|Mux5~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|decOut_n[1]~5_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|Mux4~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|decOut_n[2]~6_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|Mux3~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|decOut_n[3]~7_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|Mux2~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|decOut_n[4]~9_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|Mux1~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|decOut_n[5]~10_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|Mux0~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|decOut_n[6]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~113_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~112_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[23]~106_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[23]~107_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[28]~183_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[28]~114_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~119_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[33]~174_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[33]~120_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~125_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~124_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[38]~175_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~131_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[43]~132_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[43]~176_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[48]~177_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~142_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[53]~144_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~148_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~149_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~154_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~155_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[58]~150_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[58]~179_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[63]~156_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[63]~180_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~161_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~160_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~167_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~166_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[68]~162_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[68]~181_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[73]~168_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[73]~182_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[72]~169_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[72]~193_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[71]~170_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[71]~171_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[70]~173_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[70]~172_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~225_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~224_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~234_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~235_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~246_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~245_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~258_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~257_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~271_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~270_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~284_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~285_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~299_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~300_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[238]~375_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[238]~301_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[237]~302_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[237]~376_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[236]~303_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[236]~377_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[235]~378_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[235]~304_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[234]~305_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[234]~379_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[233]~306_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[233]~380_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[232]~307_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[232]~381_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[231]~308_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[231]~382_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[230]~383_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[230]~309_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[229]~310_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[229]~384_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[228]~311_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[228]~385_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[227]~386_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[227]~312_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|Mux6~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|decOut_n[0]~2_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|Mux5~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|decOut_n[1]~3_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|Mux4~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|decOut_n[2]~8_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|Mux3~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|decOut_n[3]~4_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|Mux2~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|decOut_n[4]~5_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|Mux1~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|decOut_n[5]~6_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|Mux0~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_1|decOut_n[6]~7_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[38]~97_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[38]~96_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~102_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~103_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[43]~104_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[43]~151_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~107_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~108_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[48]~139_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[48]~109_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~113_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~112_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[53]~141_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[53]~114_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~118_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~117_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~123_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~122_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[58]~143_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[63]~145_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~127_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~128_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[68]~147_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[68]~129_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~133_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~156_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~155_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~168_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~169_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~182_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~183_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~198_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~197_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[238]~199_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[238]~249_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[237]~200_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[237]~250_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[236]~201_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[236]~251_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[235]~202_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[235]~252_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[234]~203_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[234]~253_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[233]~254_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[233]~204_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[232]~255_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[232]~205_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[231]~206_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[231]~256_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[230]~257_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[230]~207_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[229]~208_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[229]~258_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[228]~209_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[228]~259_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[227]~260_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[227]~210_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[73]~134_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[72]~150_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[72]~135_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[71]~159_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[71]~136_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[70]~138_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[70]~137_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|Mux6~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|decOut_n[0]~12_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|Mux5~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|decOut_n[1]~8_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|Mux4~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|decOut_n[2]~9_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|Mux3~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|decOut_n[3]~13_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|Mux2~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|decOut_n[4]~14_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|Mux1~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|decOut_n[5]~15_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|Mux0~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|decOut_n[6]~10_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_2|decOut_n[6]~11_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[53]~60_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[53]~61_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~66_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~67_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[58]~94_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[58]~68_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~71_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~72_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[63]~88_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[63]~73_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~77_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~76_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[68]~90_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[68]~78_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~81_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~82_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[73]~92_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[73]~83_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[72]~93_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[72]~84_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[71]~85_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[71]~99_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[70]~86_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[70]~87_combout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|Mux6~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|decOut_n[0]~8_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|Mux5~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|decOut_n[1]~9_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|Mux4~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|decOut_n[2]~10_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|Mux3~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|decOut_n[3]~13_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|Mux2~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|decOut_n[4]~14_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|Mux1~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|decOut_n[5]~15_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|Mux0~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|decOut_n[6]~11_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_3|decOut_n[6]~12_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector0~0_combout\ : std_logic;
SIGNAL \ReactTimeFSM|Selector0~1_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|decOut_n[3]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~249_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~250_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~376_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~449_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~450_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~451_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~258_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~257_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~377_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~378_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~379_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~380_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~452_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~267_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~266_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~381_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~382_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~383_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~384_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~385_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~453_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~277_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~276_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~386_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~387_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~388_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~389_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~390_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~391_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~454_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~287_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~392_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~393_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~394_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~395_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~396_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~397_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~398_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~455_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~300_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~399_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~400_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~401_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~402_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~403_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~404_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~405_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~406_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~456_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~313_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~312_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~407_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~408_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~409_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~410_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~411_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~412_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~413_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~414_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~415_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~457_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~326_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~327_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~416_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~417_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~418_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~419_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~420_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~421_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~422_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~423_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~424_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~425_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~458_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~341_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~342_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~426_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~427_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~428_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~429_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~430_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~431_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~432_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~433_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~434_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~435_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~436_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~459_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~357_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~358_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[238]~437_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[238]~361_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[237]~362_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[237]~438_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[236]~363_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[236]~439_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[235]~440_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[235]~364_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[234]~441_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[234]~365_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[233]~366_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[233]~442_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[232]~443_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[232]~367_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[231]~444_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[231]~368_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[230]~445_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[230]~369_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[229]~446_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[229]~370_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[228]~447_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[228]~371_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[227]~448_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[227]~372_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~460_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~359_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~360_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ : std_logic;
SIGNAL \s_bin4[1]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \s_bin4[2]~3_combout\ : std_logic;
SIGNAL \s_bin4[2]~5_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \s_bin4[3]~6_combout\ : std_logic;
SIGNAL \s_bin4[3]~7_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \s_bin4[1]~1_combout\ : std_logic;
SIGNAL \s_bin4[1]~2_combout\ : std_logic;
SIGNAL \s_bin4[0]~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|Mux6~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|decOut_n[0]~3_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|Mux5~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|decOut_n[1]~4_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|Mux4~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|decOut_n[2]~5_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|Mux3~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|decOut_n[3]~6_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|Mux2~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|decOut_n[4]~7_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|Mux1~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|decOut_n[5]~8_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|Mux0~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_4|decOut_n[6]~9_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|decOut_n[3]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[23]~107_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[23]~106_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~112_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~113_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[28]~114_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[28]~183_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~119_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[33]~120_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[33]~174_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~124_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~125_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~225_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~224_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[38]~175_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~131_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~234_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~235_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[43]~176_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[43]~132_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~245_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~246_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[48]~177_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~142_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~257_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~258_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[53]~144_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~148_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~149_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~271_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~270_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[58]~179_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[58]~150_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~154_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~155_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~285_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~284_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[63]~180_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[63]~156_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~161_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~160_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~299_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~300_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[68]~181_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[68]~162_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~166_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~167_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[238]~375_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[238]~301_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[237]~302_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[237]~376_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[236]~303_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[236]~377_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[235]~378_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[235]~304_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[234]~379_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[234]~305_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[233]~380_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[233]~306_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[232]~307_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[232]~381_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[231]~308_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[231]~382_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[230]~383_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[230]~309_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[229]~384_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[229]~310_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[228]~385_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[228]~311_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[227]~312_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[227]~386_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[73]~182_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[73]~168_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[72]~193_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[72]~169_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[71]~171_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[71]~170_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[70]~173_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[70]~172_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|Mux6~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|decOut_n[0]~2_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|Mux5~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|decOut_n[1]~3_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|Mux4~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|decOut_n[2]~4_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|Mux3~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|decOut_n[3]~5_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|Mux2~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|decOut_n[4]~6_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|Mux1~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|decOut_n[5]~7_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|Mux0~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_5|decOut_n[6]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~102_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~103_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[38]~96_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[38]~97_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[43]~104_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[43]~151_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~108_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~107_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[48]~139_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[48]~109_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~112_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~113_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[53]~114_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[53]~141_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~117_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~118_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~122_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~123_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[58]~143_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[63]~145_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~127_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~128_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~133_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[68]~147_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[68]~129_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[73]~134_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[72]~150_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[72]~135_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[71]~136_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[71]~159_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[70]~138_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[70]~137_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~156_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~155_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~169_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~168_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~183_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~182_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~198_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~197_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[238]~249_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[238]~199_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[237]~200_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[237]~250_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[236]~251_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[236]~201_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[235]~252_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[235]~202_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[234]~253_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[234]~203_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[233]~254_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[233]~204_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[232]~205_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[232]~255_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[231]~256_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[231]~206_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[230]~207_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[230]~257_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[229]~208_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[229]~258_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[228]~209_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[228]~259_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[227]~210_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[227]~260_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|Mux6~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|decOut_n[0]~2_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|Mux5~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|decOut_n[1]~3_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|Mux4~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|decOut_n[2]~4_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|Mux3~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|decOut_n[3]~5_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|Mux2~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|decOut_n[4]~6_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|Mux1~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|decOut_n[5]~7_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|Mux0~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_6|decOut_n[6]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[53]~60_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[53]~61_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~67_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~66_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[58]~68_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[58]~94_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~72_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~71_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~77_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~76_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[63]~73_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[63]~88_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[68]~78_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[68]~90_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~81_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~82_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[73]~83_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[73]~92_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[72]~84_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[72]~93_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[71]~99_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[71]~85_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[70]~87_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[70]~86_combout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|Mux6~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|decOut_n[0]~3_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|Mux5~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|decOut_n[1]~4_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|Mux4~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|decOut_n[2]~5_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|Mux3~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|decOut_n[3]~6_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|Mux2~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|decOut_n[4]~7_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|Mux1~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|decOut_n[5]~8_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|Mux0~0_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_7|decOut_n[6]~9_combout\ : std_logic;
SIGNAL \TReactCountB|s_count\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \blink_gen_5Hz|s_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \RoundCount|s_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \blink_gen_1Hz|s_counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \blink_gen_10Hz|s_counter\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \RandomDownCounter|s_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \SumTReactA|s_regOut\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \TimerN_Desq|s_counter\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \TReactCountA|s_count\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \SumTReactB|s_regOut\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \TimerN_Delay|s_counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \TimerN_Conclsn|s_counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \TimerN_Scores|s_counter\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \clk_1Kz|s_divCounter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NRoundsSave|roundOut\ : std_logic_vector(4 DOWNTO 0);
SIGNAL s_averageTReactB : std_logic_vector(15 DOWNTO 0);
SIGNAL s_averageTReactA : std_logic_vector(15 DOWNTO 0);
SIGNAL \Debounce_plyrA|s_debounceCnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \FreeRun|free_run_counter\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Debounce_plyrB|s_debounceCnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ReactTimeFSM|LEDRed\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Bin7SegDecoder_1|ALT_INV_decOut_n[6]~7_combout\ : std_logic;
SIGNAL \Bin7SegDecoder_0|ALT_INV_decOut_n[6]~8_combout\ : std_logic;
SIGNAL \ReactTimeFSM|ALT_INV_PS.INIT~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_KEY <= KEY;
LEDR <= ww_LEDR;
LEDG <= ww_LEDG;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\clk_1Kz|clkOut~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_1Kz|clkOut~q\);
\Bin7SegDecoder_1|ALT_INV_decOut_n[6]~7_combout\ <= NOT \Bin7SegDecoder_1|decOut_n[6]~7_combout\;
\Bin7SegDecoder_0|ALT_INV_decOut_n[6]~8_combout\ <= NOT \Bin7SegDecoder_0|decOut_n[6]~8_combout\;
\ReactTimeFSM|ALT_INV_PS.INIT~q\ <= NOT \ReactTimeFSM|PS.INIT~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed[0]~30_combout\,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed[1]~33_combout\,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed\(2),
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed\(3),
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed\(4),
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed\(5),
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed\(6),
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed[7]~35_combout\,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed[8]~37_combout\,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed\(9),
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed\(10),
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed[11]~40_combout\,
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed\(12),
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed[13]~42_combout\,
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed\(14),
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|LEDRed[15]~43_combout\,
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[17]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|Selector29~3_combout\,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|Selector29~3_combout\,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|Selector29~3_combout\,
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|Selector29~3_combout\,
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|Selector25~1_combout\,
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|Selector25~1_combout\,
	devoe => ww_devoe,
	o => \LEDG[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|Selector25~1_combout\,
	devoe => ww_devoe,
	o => \LEDG[6]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ReactTimeFSM|Selector25~1_combout\,
	devoe => ww_devoe,
	o => \LEDG[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_0|decOut_n[0]~4_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_0|decOut_n[1]~5_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_0|decOut_n[2]~6_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_0|decOut_n[3]~7_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_0|decOut_n[4]~9_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_0|decOut_n[5]~10_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_0|ALT_INV_decOut_n[6]~8_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_1|decOut_n[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_1|decOut_n[1]~3_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_1|decOut_n[2]~8_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_1|decOut_n[3]~4_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_1|decOut_n[4]~5_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_1|decOut_n[5]~6_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_1|ALT_INV_decOut_n[6]~7_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_2|decOut_n[0]~12_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_2|decOut_n[1]~8_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_2|decOut_n[2]~9_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_2|decOut_n[3]~13_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_2|decOut_n[4]~14_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_2|decOut_n[5]~15_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_2|decOut_n[6]~11_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_3|decOut_n[0]~8_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_3|decOut_n[1]~9_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_3|decOut_n[2]~10_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_3|decOut_n[3]~13_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_3|decOut_n[4]~14_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_3|decOut_n[5]~15_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_3|decOut_n[6]~12_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_4|decOut_n[0]~3_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_4|decOut_n[1]~4_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_4|decOut_n[2]~5_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_4|decOut_n[3]~6_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_4|decOut_n[4]~7_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_4|decOut_n[5]~8_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_4|decOut_n[6]~9_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_5|decOut_n[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_5|decOut_n[1]~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_5|decOut_n[2]~4_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_5|decOut_n[3]~5_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_5|decOut_n[4]~6_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_5|decOut_n[5]~7_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_5|decOut_n[6]~8_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_6|decOut_n[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_6|decOut_n[1]~3_combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_6|decOut_n[2]~4_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_6|decOut_n[3]~5_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_6|decOut_n[4]~6_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_6|decOut_n[5]~7_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_6|decOut_n[6]~8_combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_7|decOut_n[0]~3_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_7|decOut_n[1]~4_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_7|decOut_n[2]~5_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_7|decOut_n[3]~6_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_7|decOut_n[4]~7_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_7|decOut_n[5]~8_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7SegDecoder_7|decOut_n[6]~9_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X76_Y37_N0
\clk_1Kz|s_divCounter[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[0]~16_combout\ = \clk_1Kz|s_divCounter\(0) $ (VCC)
-- \clk_1Kz|s_divCounter[0]~17\ = CARRY(\clk_1Kz|s_divCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clk_1Kz|s_divCounter\(0),
	datad => VCC,
	combout => \clk_1Kz|s_divCounter[0]~16_combout\,
	cout => \clk_1Kz|s_divCounter[0]~17\);

-- Location: LCCOMB_X76_Y37_N26
\clk_1Kz|s_divCounter[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[13]~42_combout\ = (\clk_1Kz|s_divCounter\(13) & (!\clk_1Kz|s_divCounter[12]~41\)) # (!\clk_1Kz|s_divCounter\(13) & ((\clk_1Kz|s_divCounter[12]~41\) # (GND)))
-- \clk_1Kz|s_divCounter[13]~43\ = CARRY((!\clk_1Kz|s_divCounter[12]~41\) # (!\clk_1Kz|s_divCounter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(13),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[12]~41\,
	combout => \clk_1Kz|s_divCounter[13]~42_combout\,
	cout => \clk_1Kz|s_divCounter[13]~43\);

-- Location: LCCOMB_X76_Y37_N28
\clk_1Kz|s_divCounter[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[14]~44_combout\ = (\clk_1Kz|s_divCounter\(14) & (\clk_1Kz|s_divCounter[13]~43\ $ (GND))) # (!\clk_1Kz|s_divCounter\(14) & (!\clk_1Kz|s_divCounter[13]~43\ & VCC))
-- \clk_1Kz|s_divCounter[14]~45\ = CARRY((\clk_1Kz|s_divCounter\(14) & !\clk_1Kz|s_divCounter[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_1Kz|s_divCounter\(14),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[13]~43\,
	combout => \clk_1Kz|s_divCounter[14]~44_combout\,
	cout => \clk_1Kz|s_divCounter[14]~45\);

-- Location: FF_X76_Y37_N29
\clk_1Kz|s_divCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[14]~44_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(14));

-- Location: LCCOMB_X76_Y37_N30
\clk_1Kz|s_divCounter[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[15]~46_combout\ = \clk_1Kz|s_divCounter\(15) $ (\clk_1Kz|s_divCounter[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(15),
	cin => \clk_1Kz|s_divCounter[14]~45\,
	combout => \clk_1Kz|s_divCounter[15]~46_combout\);

-- Location: FF_X76_Y37_N31
\clk_1Kz|s_divCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[15]~46_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(15));

-- Location: LCCOMB_X77_Y37_N26
\clk_1Kz|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|LessThan0~0_combout\ = (!\clk_1Kz|s_divCounter\(12) & (!\clk_1Kz|s_divCounter\(10) & (!\clk_1Kz|s_divCounter\(13) & !\clk_1Kz|s_divCounter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(12),
	datab => \clk_1Kz|s_divCounter\(10),
	datac => \clk_1Kz|s_divCounter\(13),
	datad => \clk_1Kz|s_divCounter\(11),
	combout => \clk_1Kz|LessThan0~0_combout\);

-- Location: LCCOMB_X77_Y37_N28
\clk_1Kz|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|LessThan0~1_combout\ = (((!\clk_1Kz|s_divCounter\(0)) # (!\clk_1Kz|s_divCounter\(2))) # (!\clk_1Kz|s_divCounter\(3))) # (!\clk_1Kz|s_divCounter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(1),
	datab => \clk_1Kz|s_divCounter\(3),
	datac => \clk_1Kz|s_divCounter\(2),
	datad => \clk_1Kz|s_divCounter\(0),
	combout => \clk_1Kz|LessThan0~1_combout\);

-- Location: LCCOMB_X77_Y37_N10
\clk_1Kz|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|LessThan0~2_combout\ = (\clk_1Kz|s_divCounter\(6) & ((\clk_1Kz|s_divCounter\(5)) # ((\clk_1Kz|s_divCounter\(4)) # (!\clk_1Kz|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(5),
	datab => \clk_1Kz|s_divCounter\(6),
	datac => \clk_1Kz|s_divCounter\(4),
	datad => \clk_1Kz|LessThan0~1_combout\,
	combout => \clk_1Kz|LessThan0~2_combout\);

-- Location: LCCOMB_X77_Y37_N16
\clk_1Kz|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|LessThan0~3_combout\ = (\clk_1Kz|s_divCounter\(9) & (\clk_1Kz|s_divCounter\(8) & ((\clk_1Kz|s_divCounter\(7)) # (\clk_1Kz|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(7),
	datab => \clk_1Kz|s_divCounter\(9),
	datac => \clk_1Kz|s_divCounter\(8),
	datad => \clk_1Kz|LessThan0~2_combout\,
	combout => \clk_1Kz|LessThan0~3_combout\);

-- Location: LCCOMB_X77_Y37_N18
\clk_1Kz|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|LessThan0~4_combout\ = (\clk_1Kz|s_divCounter\(14) & (\clk_1Kz|s_divCounter\(15) & ((\clk_1Kz|LessThan0~3_combout\) # (!\clk_1Kz|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(14),
	datab => \clk_1Kz|s_divCounter\(15),
	datac => \clk_1Kz|LessThan0~0_combout\,
	datad => \clk_1Kz|LessThan0~3_combout\,
	combout => \clk_1Kz|LessThan0~4_combout\);

-- Location: FF_X76_Y37_N1
\clk_1Kz|s_divCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[0]~16_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(0));

-- Location: LCCOMB_X76_Y37_N2
\clk_1Kz|s_divCounter[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[1]~18_combout\ = (\clk_1Kz|s_divCounter\(1) & (!\clk_1Kz|s_divCounter[0]~17\)) # (!\clk_1Kz|s_divCounter\(1) & ((\clk_1Kz|s_divCounter[0]~17\) # (GND)))
-- \clk_1Kz|s_divCounter[1]~19\ = CARRY((!\clk_1Kz|s_divCounter[0]~17\) # (!\clk_1Kz|s_divCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_1Kz|s_divCounter\(1),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[0]~17\,
	combout => \clk_1Kz|s_divCounter[1]~18_combout\,
	cout => \clk_1Kz|s_divCounter[1]~19\);

-- Location: FF_X76_Y37_N3
\clk_1Kz|s_divCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[1]~18_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(1));

-- Location: LCCOMB_X76_Y37_N4
\clk_1Kz|s_divCounter[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[2]~20_combout\ = (\clk_1Kz|s_divCounter\(2) & (\clk_1Kz|s_divCounter[1]~19\ $ (GND))) # (!\clk_1Kz|s_divCounter\(2) & (!\clk_1Kz|s_divCounter[1]~19\ & VCC))
-- \clk_1Kz|s_divCounter[2]~21\ = CARRY((\clk_1Kz|s_divCounter\(2) & !\clk_1Kz|s_divCounter[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_1Kz|s_divCounter\(2),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[1]~19\,
	combout => \clk_1Kz|s_divCounter[2]~20_combout\,
	cout => \clk_1Kz|s_divCounter[2]~21\);

-- Location: FF_X76_Y37_N5
\clk_1Kz|s_divCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[2]~20_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(2));

-- Location: LCCOMB_X76_Y37_N6
\clk_1Kz|s_divCounter[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[3]~22_combout\ = (\clk_1Kz|s_divCounter\(3) & (!\clk_1Kz|s_divCounter[2]~21\)) # (!\clk_1Kz|s_divCounter\(3) & ((\clk_1Kz|s_divCounter[2]~21\) # (GND)))
-- \clk_1Kz|s_divCounter[3]~23\ = CARRY((!\clk_1Kz|s_divCounter[2]~21\) # (!\clk_1Kz|s_divCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(3),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[2]~21\,
	combout => \clk_1Kz|s_divCounter[3]~22_combout\,
	cout => \clk_1Kz|s_divCounter[3]~23\);

-- Location: FF_X76_Y37_N7
\clk_1Kz|s_divCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[3]~22_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(3));

-- Location: LCCOMB_X76_Y37_N8
\clk_1Kz|s_divCounter[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[4]~24_combout\ = (\clk_1Kz|s_divCounter\(4) & (\clk_1Kz|s_divCounter[3]~23\ $ (GND))) # (!\clk_1Kz|s_divCounter\(4) & (!\clk_1Kz|s_divCounter[3]~23\ & VCC))
-- \clk_1Kz|s_divCounter[4]~25\ = CARRY((\clk_1Kz|s_divCounter\(4) & !\clk_1Kz|s_divCounter[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_1Kz|s_divCounter\(4),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[3]~23\,
	combout => \clk_1Kz|s_divCounter[4]~24_combout\,
	cout => \clk_1Kz|s_divCounter[4]~25\);

-- Location: FF_X76_Y37_N9
\clk_1Kz|s_divCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[4]~24_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(4));

-- Location: LCCOMB_X76_Y37_N10
\clk_1Kz|s_divCounter[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[5]~26_combout\ = (\clk_1Kz|s_divCounter\(5) & (!\clk_1Kz|s_divCounter[4]~25\)) # (!\clk_1Kz|s_divCounter\(5) & ((\clk_1Kz|s_divCounter[4]~25\) # (GND)))
-- \clk_1Kz|s_divCounter[5]~27\ = CARRY((!\clk_1Kz|s_divCounter[4]~25\) # (!\clk_1Kz|s_divCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(5),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[4]~25\,
	combout => \clk_1Kz|s_divCounter[5]~26_combout\,
	cout => \clk_1Kz|s_divCounter[5]~27\);

-- Location: FF_X76_Y37_N11
\clk_1Kz|s_divCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[5]~26_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(5));

-- Location: LCCOMB_X76_Y37_N12
\clk_1Kz|s_divCounter[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[6]~28_combout\ = (\clk_1Kz|s_divCounter\(6) & (\clk_1Kz|s_divCounter[5]~27\ $ (GND))) # (!\clk_1Kz|s_divCounter\(6) & (!\clk_1Kz|s_divCounter[5]~27\ & VCC))
-- \clk_1Kz|s_divCounter[6]~29\ = CARRY((\clk_1Kz|s_divCounter\(6) & !\clk_1Kz|s_divCounter[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_1Kz|s_divCounter\(6),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[5]~27\,
	combout => \clk_1Kz|s_divCounter[6]~28_combout\,
	cout => \clk_1Kz|s_divCounter[6]~29\);

-- Location: FF_X77_Y37_N15
\clk_1Kz|s_divCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clk_1Kz|s_divCounter[6]~28_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(6));

-- Location: LCCOMB_X76_Y37_N14
\clk_1Kz|s_divCounter[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[7]~30_combout\ = (\clk_1Kz|s_divCounter\(7) & (!\clk_1Kz|s_divCounter[6]~29\)) # (!\clk_1Kz|s_divCounter\(7) & ((\clk_1Kz|s_divCounter[6]~29\) # (GND)))
-- \clk_1Kz|s_divCounter[7]~31\ = CARRY((!\clk_1Kz|s_divCounter[6]~29\) # (!\clk_1Kz|s_divCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_1Kz|s_divCounter\(7),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[6]~29\,
	combout => \clk_1Kz|s_divCounter[7]~30_combout\,
	cout => \clk_1Kz|s_divCounter[7]~31\);

-- Location: FF_X76_Y37_N15
\clk_1Kz|s_divCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[7]~30_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(7));

-- Location: LCCOMB_X76_Y37_N16
\clk_1Kz|s_divCounter[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[8]~32_combout\ = (\clk_1Kz|s_divCounter\(8) & (\clk_1Kz|s_divCounter[7]~31\ $ (GND))) # (!\clk_1Kz|s_divCounter\(8) & (!\clk_1Kz|s_divCounter[7]~31\ & VCC))
-- \clk_1Kz|s_divCounter[8]~33\ = CARRY((\clk_1Kz|s_divCounter\(8) & !\clk_1Kz|s_divCounter[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(8),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[7]~31\,
	combout => \clk_1Kz|s_divCounter[8]~32_combout\,
	cout => \clk_1Kz|s_divCounter[8]~33\);

-- Location: FF_X77_Y37_N31
\clk_1Kz|s_divCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clk_1Kz|s_divCounter[8]~32_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(8));

-- Location: LCCOMB_X76_Y37_N18
\clk_1Kz|s_divCounter[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[9]~34_combout\ = (\clk_1Kz|s_divCounter\(9) & (!\clk_1Kz|s_divCounter[8]~33\)) # (!\clk_1Kz|s_divCounter\(9) & ((\clk_1Kz|s_divCounter[8]~33\) # (GND)))
-- \clk_1Kz|s_divCounter[9]~35\ = CARRY((!\clk_1Kz|s_divCounter[8]~33\) # (!\clk_1Kz|s_divCounter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(9),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[8]~33\,
	combout => \clk_1Kz|s_divCounter[9]~34_combout\,
	cout => \clk_1Kz|s_divCounter[9]~35\);

-- Location: FF_X77_Y37_N3
\clk_1Kz|s_divCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clk_1Kz|s_divCounter[9]~34_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(9));

-- Location: LCCOMB_X76_Y37_N20
\clk_1Kz|s_divCounter[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[10]~36_combout\ = (\clk_1Kz|s_divCounter\(10) & (\clk_1Kz|s_divCounter[9]~35\ $ (GND))) # (!\clk_1Kz|s_divCounter\(10) & (!\clk_1Kz|s_divCounter[9]~35\ & VCC))
-- \clk_1Kz|s_divCounter[10]~37\ = CARRY((\clk_1Kz|s_divCounter\(10) & !\clk_1Kz|s_divCounter[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_1Kz|s_divCounter\(10),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[9]~35\,
	combout => \clk_1Kz|s_divCounter[10]~36_combout\,
	cout => \clk_1Kz|s_divCounter[10]~37\);

-- Location: FF_X76_Y37_N21
\clk_1Kz|s_divCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[10]~36_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(10));

-- Location: LCCOMB_X76_Y37_N22
\clk_1Kz|s_divCounter[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[11]~38_combout\ = (\clk_1Kz|s_divCounter\(11) & (!\clk_1Kz|s_divCounter[10]~37\)) # (!\clk_1Kz|s_divCounter\(11) & ((\clk_1Kz|s_divCounter[10]~37\) # (GND)))
-- \clk_1Kz|s_divCounter[11]~39\ = CARRY((!\clk_1Kz|s_divCounter[10]~37\) # (!\clk_1Kz|s_divCounter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(11),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[10]~37\,
	combout => \clk_1Kz|s_divCounter[11]~38_combout\,
	cout => \clk_1Kz|s_divCounter[11]~39\);

-- Location: FF_X76_Y37_N23
\clk_1Kz|s_divCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[11]~38_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(11));

-- Location: LCCOMB_X76_Y37_N24
\clk_1Kz|s_divCounter[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|s_divCounter[12]~40_combout\ = (\clk_1Kz|s_divCounter\(12) & (\clk_1Kz|s_divCounter[11]~39\ $ (GND))) # (!\clk_1Kz|s_divCounter\(12) & (!\clk_1Kz|s_divCounter[11]~39\ & VCC))
-- \clk_1Kz|s_divCounter[12]~41\ = CARRY((\clk_1Kz|s_divCounter\(12) & !\clk_1Kz|s_divCounter[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_1Kz|s_divCounter\(12),
	datad => VCC,
	cin => \clk_1Kz|s_divCounter[11]~39\,
	combout => \clk_1Kz|s_divCounter[12]~40_combout\,
	cout => \clk_1Kz|s_divCounter[12]~41\);

-- Location: FF_X76_Y37_N25
\clk_1Kz|s_divCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[12]~40_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(12));

-- Location: FF_X76_Y37_N27
\clk_1Kz|s_divCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|s_divCounter[13]~42_combout\,
	sclr => \clk_1Kz|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|s_divCounter\(13));

-- Location: LCCOMB_X77_Y37_N6
\clk_1Kz|clkOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|clkOut~3_combout\ = (\clk_1Kz|s_divCounter\(13) & (!\clk_1Kz|s_divCounter\(15) & (!\clk_1Kz|s_divCounter\(9) & \clk_1Kz|s_divCounter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(13),
	datab => \clk_1Kz|s_divCounter\(15),
	datac => \clk_1Kz|s_divCounter\(9),
	datad => \clk_1Kz|s_divCounter\(14),
	combout => \clk_1Kz|clkOut~3_combout\);

-- Location: LCCOMB_X77_Y37_N24
\clk_1Kz|clkOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|clkOut~0_combout\ = (!\clk_1Kz|s_divCounter\(12) & (!\clk_1Kz|s_divCounter\(10) & (!\clk_1Kz|s_divCounter\(3) & !\clk_1Kz|s_divCounter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(12),
	datab => \clk_1Kz|s_divCounter\(10),
	datac => \clk_1Kz|s_divCounter\(3),
	datad => \clk_1Kz|s_divCounter\(11),
	combout => \clk_1Kz|clkOut~0_combout\);

-- Location: LCCOMB_X77_Y37_N4
\clk_1Kz|clkOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|clkOut~1_combout\ = (\clk_1Kz|s_divCounter\(1) & (\clk_1Kz|s_divCounter\(2) & (!\clk_1Kz|s_divCounter\(4) & \clk_1Kz|s_divCounter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(1),
	datab => \clk_1Kz|s_divCounter\(2),
	datac => \clk_1Kz|s_divCounter\(4),
	datad => \clk_1Kz|s_divCounter\(0),
	combout => \clk_1Kz|clkOut~1_combout\);

-- Location: LCCOMB_X77_Y37_N20
\clk_1Kz|clkOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|clkOut~2_combout\ = (\clk_1Kz|s_divCounter\(5) & (!\clk_1Kz|s_divCounter\(6) & (\clk_1Kz|s_divCounter\(8) & \clk_1Kz|s_divCounter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|s_divCounter\(5),
	datab => \clk_1Kz|s_divCounter\(6),
	datac => \clk_1Kz|s_divCounter\(8),
	datad => \clk_1Kz|s_divCounter\(7),
	combout => \clk_1Kz|clkOut~2_combout\);

-- Location: LCCOMB_X77_Y37_N22
\clk_1Kz|clkOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|clkOut~4_combout\ = (\clk_1Kz|clkOut~3_combout\ & (\clk_1Kz|clkOut~0_combout\ & (\clk_1Kz|clkOut~1_combout\ & \clk_1Kz|clkOut~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|clkOut~3_combout\,
	datab => \clk_1Kz|clkOut~0_combout\,
	datac => \clk_1Kz|clkOut~1_combout\,
	datad => \clk_1Kz|clkOut~2_combout\,
	combout => \clk_1Kz|clkOut~4_combout\);

-- Location: LCCOMB_X77_Y37_N12
\clk_1Kz|clkOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|clkOut~5_combout\ = (!\clk_1Kz|LessThan0~4_combout\ & ((\clk_1Kz|clkOut~4_combout\) # (\clk_1Kz|clkOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Kz|clkOut~4_combout\,
	datab => \clk_1Kz|LessThan0~4_combout\,
	datad => \clk_1Kz|clkOut~q\,
	combout => \clk_1Kz|clkOut~5_combout\);

-- Location: LCCOMB_X77_Y37_N8
\clk_1Kz|clkOut~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Kz|clkOut~feeder_combout\ = \clk_1Kz|clkOut~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_1Kz|clkOut~5_combout\,
	combout => \clk_1Kz|clkOut~feeder_combout\);

-- Location: FF_X77_Y37_N9
\clk_1Kz|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_1Kz|clkOut~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Kz|clkOut~q\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X114_Y21_N28
\NRoundsSave|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NRoundsSave|Equal0~0_combout\ = (!\SW[2]~input_o\ & (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & !\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \NRoundsSave|Equal0~0_combout\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X114_Y21_N22
\NRoundsSave|roundOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NRoundsSave|roundOut~0_combout\ = (\NRoundsSave|Equal0~0_combout\) # (\SW[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NRoundsSave|Equal0~0_combout\,
	datac => \SW[3]~input_o\,
	combout => \NRoundsSave|roundOut~0_combout\);

-- Location: CLKCTRL_G6
\clk_1Kz|clkOut~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_1Kz|clkOut~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_1Kz|clkOut~clkctrl_outclk\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LCCOMB_X81_Y36_N14
\RoundCount|s_count[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RoundCount|s_count[0]~6_combout\ = \RoundCount|s_count\(0) $ (VCC)
-- \RoundCount|s_count[0]~7\ = CARRY(\RoundCount|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \RoundCount|s_count[0]~6_combout\,
	cout => \RoundCount|s_count[0]~7\);

-- Location: LCCOMB_X88_Y37_N10
\TReactCountA|s_count[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|s_count[0]~11_combout\ = \TReactCountA|s_count\(0) $ (VCC)
-- \TReactCountA|s_count[0]~12\ = CARRY(\TReactCountA|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(0),
	datad => VCC,
	combout => \TReactCountA|s_count[0]~11_combout\,
	cout => \TReactCountA|s_count[0]~12\);

-- Location: LCCOMB_X91_Y35_N8
\Debounce_plyrA|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_dirtyIn~0_combout\ = !\KEY[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[3]~input_o\,
	combout => \Debounce_plyrA|s_dirtyIn~0_combout\);

-- Location: FF_X91_Y35_N9
\Debounce_plyrA|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrA|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrA|s_dirtyIn~q\);

-- Location: FF_X91_Y35_N11
\Debounce_plyrA|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	asdata => \Debounce_plyrA|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrA|s_previousIn~q\);

-- Location: LCCOMB_X92_Y35_N16
\Debounce_plyrA|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|Add0~0_combout\ = \Debounce_plyrA|s_debounceCnt\(0) $ (VCC)
-- \Debounce_plyrA|Add0~1\ = CARRY(\Debounce_plyrA|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(0),
	datad => VCC,
	combout => \Debounce_plyrA|Add0~0_combout\,
	cout => \Debounce_plyrA|Add0~1\);

-- Location: LCCOMB_X92_Y35_N18
\Debounce_plyrA|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|Add0~2_combout\ = (\Debounce_plyrA|s_debounceCnt\(1) & (\Debounce_plyrA|Add0~1\ & VCC)) # (!\Debounce_plyrA|s_debounceCnt\(1) & (!\Debounce_plyrA|Add0~1\))
-- \Debounce_plyrA|Add0~3\ = CARRY((!\Debounce_plyrA|s_debounceCnt\(1) & !\Debounce_plyrA|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(1),
	datad => VCC,
	cin => \Debounce_plyrA|Add0~1\,
	combout => \Debounce_plyrA|Add0~2_combout\,
	cout => \Debounce_plyrA|Add0~3\);

-- Location: LCCOMB_X92_Y35_N10
\Debounce_plyrA|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_debounceCnt~5_combout\ = (\Debounce_plyrA|s_previousIn~q\ & (!\Debounce_plyrA|LessThan0~2_combout\ & (\Debounce_plyrA|Add0~2_combout\ & \Debounce_plyrA|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_previousIn~q\,
	datab => \Debounce_plyrA|LessThan0~2_combout\,
	datac => \Debounce_plyrA|Add0~2_combout\,
	datad => \Debounce_plyrA|s_dirtyIn~q\,
	combout => \Debounce_plyrA|s_debounceCnt~5_combout\);

-- Location: LCCOMB_X92_Y35_N26
\Debounce_plyrA|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|Add0~10_combout\ = (\Debounce_plyrA|s_debounceCnt\(5) & (\Debounce_plyrA|Add0~9\ & VCC)) # (!\Debounce_plyrA|s_debounceCnt\(5) & (!\Debounce_plyrA|Add0~9\))
-- \Debounce_plyrA|Add0~11\ = CARRY((!\Debounce_plyrA|s_debounceCnt\(5) & !\Debounce_plyrA|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(5),
	datad => VCC,
	cin => \Debounce_plyrA|Add0~9\,
	combout => \Debounce_plyrA|Add0~10_combout\,
	cout => \Debounce_plyrA|Add0~11\);

-- Location: LCCOMB_X92_Y35_N28
\Debounce_plyrA|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|Add0~12_combout\ = \Debounce_plyrA|Add0~11\ $ (\Debounce_plyrA|s_debounceCnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Debounce_plyrA|s_debounceCnt\(6),
	cin => \Debounce_plyrA|Add0~11\,
	combout => \Debounce_plyrA|Add0~12_combout\);

-- Location: LCCOMB_X92_Y35_N8
\Debounce_plyrA|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|LessThan0~0_combout\ = (!\Debounce_plyrA|s_debounceCnt\(3) & !\Debounce_plyrA|s_debounceCnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debounce_plyrA|s_debounceCnt\(3),
	datad => \Debounce_plyrA|s_debounceCnt\(4),
	combout => \Debounce_plyrA|LessThan0~0_combout\);

-- Location: LCCOMB_X91_Y35_N20
\Debounce_plyrA|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_pulsedOut~0_combout\ = (!\Debounce_plyrA|s_debounceCnt\(5) & (!\Debounce_plyrA|s_debounceCnt\(2) & (!\Debounce_plyrA|s_debounceCnt\(1) & \Debounce_plyrA|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(5),
	datab => \Debounce_plyrA|s_debounceCnt\(2),
	datac => \Debounce_plyrA|s_debounceCnt\(1),
	datad => \Debounce_plyrA|LessThan0~0_combout\,
	combout => \Debounce_plyrA|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X91_Y35_N22
\Debounce_plyrA|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|LessThan0~1_combout\ = (\Debounce_plyrA|s_debounceCnt\(2) & ((\Debounce_plyrA|s_debounceCnt\(0)) # (\Debounce_plyrA|s_debounceCnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(0),
	datab => \Debounce_plyrA|s_debounceCnt\(2),
	datac => \Debounce_plyrA|s_debounceCnt\(1),
	combout => \Debounce_plyrA|LessThan0~1_combout\);

-- Location: LCCOMB_X91_Y35_N18
\Debounce_plyrA|s_debounceCnt[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_debounceCnt[6]~8_combout\ = (\Debounce_plyrA|s_debounceCnt\(6) & (((\Debounce_plyrA|LessThan0~0_combout\ & !\Debounce_plyrA|LessThan0~1_combout\)) # (!\Debounce_plyrA|s_debounceCnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(5),
	datab => \Debounce_plyrA|LessThan0~0_combout\,
	datac => \Debounce_plyrA|s_debounceCnt\(6),
	datad => \Debounce_plyrA|LessThan0~1_combout\,
	combout => \Debounce_plyrA|s_debounceCnt[6]~8_combout\);

-- Location: LCCOMB_X91_Y35_N12
\Debounce_plyrA|s_debounceCnt[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_debounceCnt[6]~9_combout\ = (\Debounce_plyrA|s_debounceCnt[6]~8_combout\) # ((!\Debounce_plyrA|s_debounceCnt\(6) & ((\Debounce_plyrA|s_debounceCnt\(0)) # (!\Debounce_plyrA|s_pulsedOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(0),
	datab => \Debounce_plyrA|s_pulsedOut~0_combout\,
	datac => \Debounce_plyrA|s_debounceCnt\(6),
	datad => \Debounce_plyrA|s_debounceCnt[6]~8_combout\,
	combout => \Debounce_plyrA|s_debounceCnt[6]~9_combout\);

-- Location: LCCOMB_X91_Y35_N30
\Debounce_plyrA|s_debounceCnt[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_debounceCnt[6]~10_combout\ = (\Debounce_plyrA|s_previousIn~q\ & (\Debounce_plyrA|Add0~12_combout\ & \Debounce_plyrA|s_debounceCnt[6]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_previousIn~q\,
	datab => \Debounce_plyrA|Add0~12_combout\,
	datad => \Debounce_plyrA|s_debounceCnt[6]~9_combout\,
	combout => \Debounce_plyrA|s_debounceCnt[6]~10_combout\);

-- Location: LCCOMB_X91_Y35_N14
\Debounce_plyrA|s_debounceCnt[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_debounceCnt[6]~11_combout\ = (\Debounce_plyrA|s_dirtyIn~q\ & ((\Debounce_plyrA|s_debounceCnt[6]~10_combout\) # ((!\Debounce_plyrA|s_previousIn~q\ & !\Debounce_plyrA|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_previousIn~q\,
	datab => \Debounce_plyrA|LessThan0~2_combout\,
	datac => \Debounce_plyrA|s_debounceCnt[6]~10_combout\,
	datad => \Debounce_plyrA|s_dirtyIn~q\,
	combout => \Debounce_plyrA|s_debounceCnt[6]~11_combout\);

-- Location: FF_X91_Y35_N15
\Debounce_plyrA|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrA|s_debounceCnt[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrA|s_debounceCnt\(6));

-- Location: LCCOMB_X91_Y35_N24
\Debounce_plyrA|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_pulsedOut~1_combout\ = (\Debounce_plyrA|s_previousIn~q\ & (!\Debounce_plyrA|s_debounceCnt\(6) & \Debounce_plyrA|s_dirtyIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_previousIn~q\,
	datac => \Debounce_plyrA|s_debounceCnt\(6),
	datad => \Debounce_plyrA|s_dirtyIn~q\,
	combout => \Debounce_plyrA|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X91_Y35_N6
\Debounce_plyrA|s_debounceCnt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_debounceCnt[6]~1_combout\ = (\Debounce_plyrA|s_debounceCnt\(0)) # ((!\Debounce_plyrA|s_pulsedOut~0_combout\) # (!\Debounce_plyrA|s_pulsedOut~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(0),
	datab => \Debounce_plyrA|s_pulsedOut~1_combout\,
	datad => \Debounce_plyrA|s_pulsedOut~0_combout\,
	combout => \Debounce_plyrA|s_debounceCnt[6]~1_combout\);

-- Location: FF_X92_Y35_N11
\Debounce_plyrA|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrA|s_debounceCnt~5_combout\,
	ena => \Debounce_plyrA|s_debounceCnt[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrA|s_debounceCnt\(1));

-- Location: LCCOMB_X92_Y35_N20
\Debounce_plyrA|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|Add0~4_combout\ = (\Debounce_plyrA|s_debounceCnt\(2) & ((GND) # (!\Debounce_plyrA|Add0~3\))) # (!\Debounce_plyrA|s_debounceCnt\(2) & (\Debounce_plyrA|Add0~3\ $ (GND)))
-- \Debounce_plyrA|Add0~5\ = CARRY((\Debounce_plyrA|s_debounceCnt\(2)) # (!\Debounce_plyrA|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(2),
	datad => VCC,
	cin => \Debounce_plyrA|Add0~3\,
	combout => \Debounce_plyrA|Add0~4_combout\,
	cout => \Debounce_plyrA|Add0~5\);

-- Location: LCCOMB_X92_Y35_N12
\Debounce_plyrA|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_debounceCnt~6_combout\ = (!\Debounce_plyrA|LessThan0~2_combout\ & (\Debounce_plyrA|s_dirtyIn~q\ & ((\Debounce_plyrA|Add0~4_combout\) # (!\Debounce_plyrA|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_previousIn~q\,
	datab => \Debounce_plyrA|LessThan0~2_combout\,
	datac => \Debounce_plyrA|Add0~4_combout\,
	datad => \Debounce_plyrA|s_dirtyIn~q\,
	combout => \Debounce_plyrA|s_debounceCnt~6_combout\);

-- Location: FF_X92_Y35_N13
\Debounce_plyrA|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrA|s_debounceCnt~6_combout\,
	ena => \Debounce_plyrA|s_debounceCnt[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrA|s_debounceCnt\(2));

-- Location: LCCOMB_X92_Y35_N22
\Debounce_plyrA|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|Add0~6_combout\ = (\Debounce_plyrA|s_debounceCnt\(3) & (\Debounce_plyrA|Add0~5\ & VCC)) # (!\Debounce_plyrA|s_debounceCnt\(3) & (!\Debounce_plyrA|Add0~5\))
-- \Debounce_plyrA|Add0~7\ = CARRY((!\Debounce_plyrA|s_debounceCnt\(3) & !\Debounce_plyrA|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debounce_plyrA|s_debounceCnt\(3),
	datad => VCC,
	cin => \Debounce_plyrA|Add0~5\,
	combout => \Debounce_plyrA|Add0~6_combout\,
	cout => \Debounce_plyrA|Add0~7\);

-- Location: LCCOMB_X92_Y35_N4
\Debounce_plyrA|s_debounceCnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_debounceCnt~0_combout\ = (\Debounce_plyrA|s_dirtyIn~q\ & (!\Debounce_plyrA|LessThan0~2_combout\ & (\Debounce_plyrA|Add0~6_combout\ & \Debounce_plyrA|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_dirtyIn~q\,
	datab => \Debounce_plyrA|LessThan0~2_combout\,
	datac => \Debounce_plyrA|Add0~6_combout\,
	datad => \Debounce_plyrA|s_previousIn~q\,
	combout => \Debounce_plyrA|s_debounceCnt~0_combout\);

-- Location: FF_X92_Y35_N5
\Debounce_plyrA|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrA|s_debounceCnt~0_combout\,
	ena => \Debounce_plyrA|s_debounceCnt[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrA|s_debounceCnt\(3));

-- Location: LCCOMB_X92_Y35_N24
\Debounce_plyrA|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|Add0~8_combout\ = (\Debounce_plyrA|s_debounceCnt\(4) & ((GND) # (!\Debounce_plyrA|Add0~7\))) # (!\Debounce_plyrA|s_debounceCnt\(4) & (\Debounce_plyrA|Add0~7\ $ (GND)))
-- \Debounce_plyrA|Add0~9\ = CARRY((\Debounce_plyrA|s_debounceCnt\(4)) # (!\Debounce_plyrA|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(4),
	datad => VCC,
	cin => \Debounce_plyrA|Add0~7\,
	combout => \Debounce_plyrA|Add0~8_combout\,
	cout => \Debounce_plyrA|Add0~9\);

-- Location: LCCOMB_X92_Y35_N6
\Debounce_plyrA|s_debounceCnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_debounceCnt~2_combout\ = (\Debounce_plyrA|s_previousIn~q\ & (!\Debounce_plyrA|LessThan0~2_combout\ & (\Debounce_plyrA|Add0~8_combout\ & \Debounce_plyrA|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_previousIn~q\,
	datab => \Debounce_plyrA|LessThan0~2_combout\,
	datac => \Debounce_plyrA|Add0~8_combout\,
	datad => \Debounce_plyrA|s_dirtyIn~q\,
	combout => \Debounce_plyrA|s_debounceCnt~2_combout\);

-- Location: FF_X92_Y35_N7
\Debounce_plyrA|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrA|s_debounceCnt~2_combout\,
	ena => \Debounce_plyrA|s_debounceCnt[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrA|s_debounceCnt\(4));

-- Location: LCCOMB_X91_Y35_N16
\Debounce_plyrA|s_debounceCnt[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_debounceCnt[5]~3_combout\ = (\Debounce_plyrA|Add0~10_combout\ & ((\Debounce_plyrA|s_debounceCnt\(0)) # ((\Debounce_plyrA|s_debounceCnt\(6)) # (!\Debounce_plyrA|s_pulsedOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(0),
	datab => \Debounce_plyrA|Add0~10_combout\,
	datac => \Debounce_plyrA|s_debounceCnt\(6),
	datad => \Debounce_plyrA|s_pulsedOut~0_combout\,
	combout => \Debounce_plyrA|s_debounceCnt[5]~3_combout\);

-- Location: LCCOMB_X91_Y35_N26
\Debounce_plyrA|s_debounceCnt[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_debounceCnt[5]~4_combout\ = (\Debounce_plyrA|s_dirtyIn~q\ & (!\Debounce_plyrA|LessThan0~2_combout\ & ((\Debounce_plyrA|s_debounceCnt[5]~3_combout\) # (!\Debounce_plyrA|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_previousIn~q\,
	datab => \Debounce_plyrA|s_debounceCnt[5]~3_combout\,
	datac => \Debounce_plyrA|s_dirtyIn~q\,
	datad => \Debounce_plyrA|LessThan0~2_combout\,
	combout => \Debounce_plyrA|s_debounceCnt[5]~4_combout\);

-- Location: FF_X91_Y35_N27
\Debounce_plyrA|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrA|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrA|s_debounceCnt\(5));

-- Location: LCCOMB_X91_Y35_N28
\Debounce_plyrA|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|LessThan0~2_combout\ = (\Debounce_plyrA|s_debounceCnt\(5) & (\Debounce_plyrA|s_debounceCnt\(6) & ((\Debounce_plyrA|LessThan0~1_combout\) # (!\Debounce_plyrA|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(5),
	datab => \Debounce_plyrA|LessThan0~0_combout\,
	datac => \Debounce_plyrA|s_debounceCnt\(6),
	datad => \Debounce_plyrA|LessThan0~1_combout\,
	combout => \Debounce_plyrA|LessThan0~2_combout\);

-- Location: LCCOMB_X92_Y35_N30
\Debounce_plyrA|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_debounceCnt~7_combout\ = (\Debounce_plyrA|s_previousIn~q\ & (!\Debounce_plyrA|LessThan0~2_combout\ & (\Debounce_plyrA|Add0~0_combout\ & \Debounce_plyrA|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_previousIn~q\,
	datab => \Debounce_plyrA|LessThan0~2_combout\,
	datac => \Debounce_plyrA|Add0~0_combout\,
	datad => \Debounce_plyrA|s_dirtyIn~q\,
	combout => \Debounce_plyrA|s_debounceCnt~7_combout\);

-- Location: FF_X92_Y35_N31
\Debounce_plyrA|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrA|s_debounceCnt~7_combout\,
	ena => \Debounce_plyrA|s_debounceCnt[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrA|s_debounceCnt\(0));

-- Location: LCCOMB_X91_Y35_N0
\Debounce_plyrA|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrA|s_pulsedOut~2_combout\ = (\Debounce_plyrA|s_debounceCnt\(0) & (\Debounce_plyrA|s_pulsedOut~1_combout\ & \Debounce_plyrA|s_pulsedOut~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_debounceCnt\(0),
	datab => \Debounce_plyrA|s_pulsedOut~1_combout\,
	datad => \Debounce_plyrA|s_pulsedOut~0_combout\,
	combout => \Debounce_plyrA|s_pulsedOut~2_combout\);

-- Location: FF_X91_Y35_N1
\Debounce_plyrA|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrA|s_pulsedOut~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrA|s_pulsedOut~q\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X96_Y36_N4
\Debounce_plyrB|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_dirtyIn~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \Debounce_plyrB|s_dirtyIn~0_combout\);

-- Location: FF_X96_Y36_N5
\Debounce_plyrB|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrB|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrB|s_dirtyIn~q\);

-- Location: LCCOMB_X96_Y36_N14
\Debounce_plyrB|s_previousIn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_previousIn~feeder_combout\ = \Debounce_plyrB|s_dirtyIn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Debounce_plyrB|s_dirtyIn~q\,
	combout => \Debounce_plyrB|s_previousIn~feeder_combout\);

-- Location: FF_X96_Y36_N15
\Debounce_plyrB|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrB|s_previousIn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrB|s_previousIn~q\);

-- Location: LCCOMB_X97_Y36_N10
\Debounce_plyrB|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|Add0~0_combout\ = \Debounce_plyrB|s_debounceCnt\(0) $ (VCC)
-- \Debounce_plyrB|Add0~1\ = CARRY(\Debounce_plyrB|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debounce_plyrB|s_debounceCnt\(0),
	datad => VCC,
	combout => \Debounce_plyrB|Add0~0_combout\,
	cout => \Debounce_plyrB|Add0~1\);

-- Location: LCCOMB_X97_Y36_N24
\Debounce_plyrB|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_debounceCnt~7_combout\ = (\Debounce_plyrB|s_previousIn~q\ & (!\Debounce_plyrB|LessThan0~2_combout\ & (\Debounce_plyrB|s_dirtyIn~q\ & \Debounce_plyrB|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_previousIn~q\,
	datab => \Debounce_plyrB|LessThan0~2_combout\,
	datac => \Debounce_plyrB|s_dirtyIn~q\,
	datad => \Debounce_plyrB|Add0~0_combout\,
	combout => \Debounce_plyrB|s_debounceCnt~7_combout\);

-- Location: LCCOMB_X96_Y36_N26
\Debounce_plyrB|s_debounceCnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_debounceCnt[4]~1_combout\ = ((\Debounce_plyrB|s_debounceCnt\(0)) # (!\Debounce_plyrB|s_pulsedOut~0_combout\)) # (!\Debounce_plyrB|s_pulsedOut~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debounce_plyrB|s_pulsedOut~1_combout\,
	datac => \Debounce_plyrB|s_pulsedOut~0_combout\,
	datad => \Debounce_plyrB|s_debounceCnt\(0),
	combout => \Debounce_plyrB|s_debounceCnt[4]~1_combout\);

-- Location: FF_X97_Y36_N25
\Debounce_plyrB|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrB|s_debounceCnt~7_combout\,
	ena => \Debounce_plyrB|s_debounceCnt[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrB|s_debounceCnt\(0));

-- Location: LCCOMB_X97_Y36_N12
\Debounce_plyrB|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|Add0~2_combout\ = (\Debounce_plyrB|s_debounceCnt\(1) & (\Debounce_plyrB|Add0~1\ & VCC)) # (!\Debounce_plyrB|s_debounceCnt\(1) & (!\Debounce_plyrB|Add0~1\))
-- \Debounce_plyrB|Add0~3\ = CARRY((!\Debounce_plyrB|s_debounceCnt\(1) & !\Debounce_plyrB|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_debounceCnt\(1),
	datad => VCC,
	cin => \Debounce_plyrB|Add0~1\,
	combout => \Debounce_plyrB|Add0~2_combout\,
	cout => \Debounce_plyrB|Add0~3\);

-- Location: LCCOMB_X97_Y36_N14
\Debounce_plyrB|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|Add0~4_combout\ = (\Debounce_plyrB|s_debounceCnt\(2) & ((GND) # (!\Debounce_plyrB|Add0~3\))) # (!\Debounce_plyrB|s_debounceCnt\(2) & (\Debounce_plyrB|Add0~3\ $ (GND)))
-- \Debounce_plyrB|Add0~5\ = CARRY((\Debounce_plyrB|s_debounceCnt\(2)) # (!\Debounce_plyrB|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debounce_plyrB|s_debounceCnt\(2),
	datad => VCC,
	cin => \Debounce_plyrB|Add0~3\,
	combout => \Debounce_plyrB|Add0~4_combout\,
	cout => \Debounce_plyrB|Add0~5\);

-- Location: LCCOMB_X97_Y36_N28
\Debounce_plyrB|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_debounceCnt~6_combout\ = (\Debounce_plyrB|s_dirtyIn~q\ & (!\Debounce_plyrB|LessThan0~2_combout\ & ((\Debounce_plyrB|Add0~4_combout\) # (!\Debounce_plyrB|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_previousIn~q\,
	datab => \Debounce_plyrB|Add0~4_combout\,
	datac => \Debounce_plyrB|s_dirtyIn~q\,
	datad => \Debounce_plyrB|LessThan0~2_combout\,
	combout => \Debounce_plyrB|s_debounceCnt~6_combout\);

-- Location: FF_X97_Y36_N29
\Debounce_plyrB|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrB|s_debounceCnt~6_combout\,
	ena => \Debounce_plyrB|s_debounceCnt[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrB|s_debounceCnt\(2));

-- Location: LCCOMB_X97_Y36_N16
\Debounce_plyrB|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|Add0~6_combout\ = (\Debounce_plyrB|s_debounceCnt\(3) & (\Debounce_plyrB|Add0~5\ & VCC)) # (!\Debounce_plyrB|s_debounceCnt\(3) & (!\Debounce_plyrB|Add0~5\))
-- \Debounce_plyrB|Add0~7\ = CARRY((!\Debounce_plyrB|s_debounceCnt\(3) & !\Debounce_plyrB|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debounce_plyrB|s_debounceCnt\(3),
	datad => VCC,
	cin => \Debounce_plyrB|Add0~5\,
	combout => \Debounce_plyrB|Add0~6_combout\,
	cout => \Debounce_plyrB|Add0~7\);

-- Location: LCCOMB_X97_Y36_N4
\Debounce_plyrB|s_debounceCnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_debounceCnt~0_combout\ = (\Debounce_plyrB|s_previousIn~q\ & (!\Debounce_plyrB|LessThan0~2_combout\ & (\Debounce_plyrB|s_dirtyIn~q\ & \Debounce_plyrB|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_previousIn~q\,
	datab => \Debounce_plyrB|LessThan0~2_combout\,
	datac => \Debounce_plyrB|s_dirtyIn~q\,
	datad => \Debounce_plyrB|Add0~6_combout\,
	combout => \Debounce_plyrB|s_debounceCnt~0_combout\);

-- Location: FF_X97_Y36_N5
\Debounce_plyrB|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrB|s_debounceCnt~0_combout\,
	ena => \Debounce_plyrB|s_debounceCnt[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrB|s_debounceCnt\(3));

-- Location: LCCOMB_X97_Y36_N18
\Debounce_plyrB|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|Add0~8_combout\ = (\Debounce_plyrB|s_debounceCnt\(4) & ((GND) # (!\Debounce_plyrB|Add0~7\))) # (!\Debounce_plyrB|s_debounceCnt\(4) & (\Debounce_plyrB|Add0~7\ $ (GND)))
-- \Debounce_plyrB|Add0~9\ = CARRY((\Debounce_plyrB|s_debounceCnt\(4)) # (!\Debounce_plyrB|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_debounceCnt\(4),
	datad => VCC,
	cin => \Debounce_plyrB|Add0~7\,
	combout => \Debounce_plyrB|Add0~8_combout\,
	cout => \Debounce_plyrB|Add0~9\);

-- Location: LCCOMB_X97_Y36_N6
\Debounce_plyrB|s_debounceCnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_debounceCnt~2_combout\ = (\Debounce_plyrB|s_previousIn~q\ & (!\Debounce_plyrB|LessThan0~2_combout\ & (\Debounce_plyrB|s_dirtyIn~q\ & \Debounce_plyrB|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_previousIn~q\,
	datab => \Debounce_plyrB|LessThan0~2_combout\,
	datac => \Debounce_plyrB|s_dirtyIn~q\,
	datad => \Debounce_plyrB|Add0~8_combout\,
	combout => \Debounce_plyrB|s_debounceCnt~2_combout\);

-- Location: FF_X97_Y36_N7
\Debounce_plyrB|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrB|s_debounceCnt~2_combout\,
	ena => \Debounce_plyrB|s_debounceCnt[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrB|s_debounceCnt\(4));

-- Location: LCCOMB_X97_Y36_N8
\Debounce_plyrB|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|LessThan0~0_combout\ = (!\Debounce_plyrB|s_debounceCnt\(4) & !\Debounce_plyrB|s_debounceCnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_debounceCnt\(4),
	datac => \Debounce_plyrB|s_debounceCnt\(3),
	combout => \Debounce_plyrB|LessThan0~0_combout\);

-- Location: LCCOMB_X96_Y36_N6
\Debounce_plyrB|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|LessThan0~1_combout\ = (\Debounce_plyrB|s_debounceCnt\(2) & ((\Debounce_plyrB|s_debounceCnt\(1)) # (\Debounce_plyrB|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debounce_plyrB|s_debounceCnt\(2),
	datac => \Debounce_plyrB|s_debounceCnt\(1),
	datad => \Debounce_plyrB|s_debounceCnt\(0),
	combout => \Debounce_plyrB|LessThan0~1_combout\);

-- Location: LCCOMB_X96_Y36_N28
\Debounce_plyrB|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|LessThan0~2_combout\ = (\Debounce_plyrB|s_debounceCnt\(6) & (\Debounce_plyrB|s_debounceCnt\(5) & ((\Debounce_plyrB|LessThan0~1_combout\) # (!\Debounce_plyrB|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_debounceCnt\(6),
	datab => \Debounce_plyrB|s_debounceCnt\(5),
	datac => \Debounce_plyrB|LessThan0~0_combout\,
	datad => \Debounce_plyrB|LessThan0~1_combout\,
	combout => \Debounce_plyrB|LessThan0~2_combout\);

-- Location: LCCOMB_X97_Y36_N26
\Debounce_plyrB|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_debounceCnt~5_combout\ = (\Debounce_plyrB|s_previousIn~q\ & (!\Debounce_plyrB|LessThan0~2_combout\ & (\Debounce_plyrB|s_dirtyIn~q\ & \Debounce_plyrB|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_previousIn~q\,
	datab => \Debounce_plyrB|LessThan0~2_combout\,
	datac => \Debounce_plyrB|s_dirtyIn~q\,
	datad => \Debounce_plyrB|Add0~2_combout\,
	combout => \Debounce_plyrB|s_debounceCnt~5_combout\);

-- Location: FF_X97_Y36_N27
\Debounce_plyrB|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrB|s_debounceCnt~5_combout\,
	ena => \Debounce_plyrB|s_debounceCnt[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrB|s_debounceCnt\(1));

-- Location: LCCOMB_X96_Y36_N8
\Debounce_plyrB|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_pulsedOut~0_combout\ = (!\Debounce_plyrB|s_debounceCnt\(1) & (!\Debounce_plyrB|s_debounceCnt\(2) & (\Debounce_plyrB|LessThan0~0_combout\ & !\Debounce_plyrB|s_debounceCnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_debounceCnt\(1),
	datab => \Debounce_plyrB|s_debounceCnt\(2),
	datac => \Debounce_plyrB|LessThan0~0_combout\,
	datad => \Debounce_plyrB|s_debounceCnt\(5),
	combout => \Debounce_plyrB|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X97_Y36_N20
\Debounce_plyrB|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|Add0~10_combout\ = (\Debounce_plyrB|s_debounceCnt\(5) & (\Debounce_plyrB|Add0~9\ & VCC)) # (!\Debounce_plyrB|s_debounceCnt\(5) & (!\Debounce_plyrB|Add0~9\))
-- \Debounce_plyrB|Add0~11\ = CARRY((!\Debounce_plyrB|s_debounceCnt\(5) & !\Debounce_plyrB|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Debounce_plyrB|s_debounceCnt\(5),
	datad => VCC,
	cin => \Debounce_plyrB|Add0~9\,
	combout => \Debounce_plyrB|Add0~10_combout\,
	cout => \Debounce_plyrB|Add0~11\);

-- Location: LCCOMB_X96_Y36_N24
\Debounce_plyrB|s_debounceCnt[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_debounceCnt[5]~3_combout\ = (\Debounce_plyrB|Add0~10_combout\ & ((\Debounce_plyrB|s_debounceCnt\(6)) # ((\Debounce_plyrB|s_debounceCnt\(0)) # (!\Debounce_plyrB|s_pulsedOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_debounceCnt\(6),
	datab => \Debounce_plyrB|s_pulsedOut~0_combout\,
	datac => \Debounce_plyrB|Add0~10_combout\,
	datad => \Debounce_plyrB|s_debounceCnt\(0),
	combout => \Debounce_plyrB|s_debounceCnt[5]~3_combout\);

-- Location: LCCOMB_X96_Y36_N18
\Debounce_plyrB|s_debounceCnt[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_debounceCnt[5]~4_combout\ = (\Debounce_plyrB|s_dirtyIn~q\ & (!\Debounce_plyrB|LessThan0~2_combout\ & ((\Debounce_plyrB|s_debounceCnt[5]~3_combout\) # (!\Debounce_plyrB|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_debounceCnt[5]~3_combout\,
	datab => \Debounce_plyrB|s_previousIn~q\,
	datac => \Debounce_plyrB|s_dirtyIn~q\,
	datad => \Debounce_plyrB|LessThan0~2_combout\,
	combout => \Debounce_plyrB|s_debounceCnt[5]~4_combout\);

-- Location: FF_X96_Y36_N19
\Debounce_plyrB|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrB|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrB|s_debounceCnt\(5));

-- Location: LCCOMB_X96_Y36_N22
\Debounce_plyrB|s_debounceCnt[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_debounceCnt[6]~8_combout\ = (\Debounce_plyrB|s_debounceCnt\(6) & (((\Debounce_plyrB|LessThan0~0_combout\ & !\Debounce_plyrB|LessThan0~1_combout\)) # (!\Debounce_plyrB|s_debounceCnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_debounceCnt\(6),
	datab => \Debounce_plyrB|s_debounceCnt\(5),
	datac => \Debounce_plyrB|LessThan0~0_combout\,
	datad => \Debounce_plyrB|LessThan0~1_combout\,
	combout => \Debounce_plyrB|s_debounceCnt[6]~8_combout\);

-- Location: LCCOMB_X96_Y36_N12
\Debounce_plyrB|s_debounceCnt[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_debounceCnt[6]~9_combout\ = (\Debounce_plyrB|s_debounceCnt[6]~8_combout\) # ((!\Debounce_plyrB|s_debounceCnt\(6) & ((\Debounce_plyrB|s_debounceCnt\(0)) # (!\Debounce_plyrB|s_pulsedOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_debounceCnt[6]~8_combout\,
	datab => \Debounce_plyrB|s_debounceCnt\(0),
	datac => \Debounce_plyrB|s_pulsedOut~0_combout\,
	datad => \Debounce_plyrB|s_debounceCnt\(6),
	combout => \Debounce_plyrB|s_debounceCnt[6]~9_combout\);

-- Location: LCCOMB_X97_Y36_N22
\Debounce_plyrB|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|Add0~12_combout\ = \Debounce_plyrB|Add0~11\ $ (\Debounce_plyrB|s_debounceCnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Debounce_plyrB|s_debounceCnt\(6),
	cin => \Debounce_plyrB|Add0~11\,
	combout => \Debounce_plyrB|Add0~12_combout\);

-- Location: LCCOMB_X96_Y36_N30
\Debounce_plyrB|s_debounceCnt[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_debounceCnt[6]~10_combout\ = (\Debounce_plyrB|s_previousIn~q\ & (\Debounce_plyrB|s_debounceCnt[6]~9_combout\ & ((\Debounce_plyrB|Add0~12_combout\)))) # (!\Debounce_plyrB|s_previousIn~q\ & (((!\Debounce_plyrB|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_debounceCnt[6]~9_combout\,
	datab => \Debounce_plyrB|LessThan0~2_combout\,
	datac => \Debounce_plyrB|s_previousIn~q\,
	datad => \Debounce_plyrB|Add0~12_combout\,
	combout => \Debounce_plyrB|s_debounceCnt[6]~10_combout\);

-- Location: LCCOMB_X96_Y36_N10
\Debounce_plyrB|s_debounceCnt[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_debounceCnt[6]~11_combout\ = (\Debounce_plyrB|s_debounceCnt[6]~10_combout\ & \Debounce_plyrB|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Debounce_plyrB|s_debounceCnt[6]~10_combout\,
	datad => \Debounce_plyrB|s_dirtyIn~q\,
	combout => \Debounce_plyrB|s_debounceCnt[6]~11_combout\);

-- Location: FF_X96_Y36_N11
\Debounce_plyrB|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrB|s_debounceCnt[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrB|s_debounceCnt\(6));

-- Location: LCCOMB_X96_Y36_N16
\Debounce_plyrB|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_pulsedOut~1_combout\ = (!\Debounce_plyrB|s_debounceCnt\(6) & (\Debounce_plyrB|s_previousIn~q\ & \Debounce_plyrB|s_dirtyIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrB|s_debounceCnt\(6),
	datac => \Debounce_plyrB|s_previousIn~q\,
	datad => \Debounce_plyrB|s_dirtyIn~q\,
	combout => \Debounce_plyrB|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X96_Y36_N20
\Debounce_plyrB|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Debounce_plyrB|s_pulsedOut~2_combout\ = (\Debounce_plyrB|s_pulsedOut~1_combout\ & (\Debounce_plyrB|s_pulsedOut~0_combout\ & \Debounce_plyrB|s_debounceCnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Debounce_plyrB|s_pulsedOut~1_combout\,
	datac => \Debounce_plyrB|s_pulsedOut~0_combout\,
	datad => \Debounce_plyrB|s_debounceCnt\(0),
	combout => \Debounce_plyrB|s_pulsedOut~2_combout\);

-- Location: FF_X96_Y36_N21
\Debounce_plyrB|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \Debounce_plyrB|s_pulsedOut~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Debounce_plyrB|s_pulsedOut~q\);

-- Location: LCCOMB_X90_Y36_N22
\ReactTimeFSM|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector4~0_combout\ = (\Debounce_plyrB|s_pulsedOut~q\ & (((\ReactTimeFSM|PS.CONF~q\)))) # (!\Debounce_plyrB|s_pulsedOut~q\ & (!\Debounce_plyrA|s_pulsedOut~q\ & (\ReactTimeFSM|PS.PREP~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_pulsedOut~q\,
	datab => \ReactTimeFSM|PS.PREP~q\,
	datac => \ReactTimeFSM|PS.CONF~q\,
	datad => \Debounce_plyrB|s_pulsedOut~q\,
	combout => \ReactTimeFSM|Selector4~0_combout\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: LCCOMB_X94_Y32_N6
\TimerN_Delay|s_counter[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|s_counter[0]~10_combout\ = \TimerN_Delay|s_counter\(0) $ (VCC)
-- \TimerN_Delay|s_counter[0]~11\ = CARRY(\TimerN_Delay|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Delay|s_counter\(0),
	datad => VCC,
	combout => \TimerN_Delay|s_counter[0]~10_combout\,
	cout => \TimerN_Delay|s_counter[0]~11\);

-- Location: LCCOMB_X91_Y34_N16
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X90_Y36_N28
\ReactTimeFSM|PS~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~45_combout\ = (\ReactTimeFSM|PS.PREP~q\ & \Debounce_plyrA|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|PS.PREP~q\,
	datad => \Debounce_plyrA|s_pulsedOut~q\,
	combout => \ReactTimeFSM|PS~45_combout\);

-- Location: LCCOMB_X91_Y36_N12
\ReactTimeFSM|PS~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~46_combout\ = (\ReactTimeFSM|PS~44_combout\ & (!\SW[17]~input_o\ & (\ReactTimeFSM|PS~45_combout\))) # (!\ReactTimeFSM|PS~44_combout\ & (((\ReactTimeFSM|PS.READY_A~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \ReactTimeFSM|PS~45_combout\,
	datac => \ReactTimeFSM|PS.READY_A~q\,
	datad => \ReactTimeFSM|PS~44_combout\,
	combout => \ReactTimeFSM|PS~46_combout\);

-- Location: FF_X91_Y36_N13
\ReactTimeFSM|PS.READY_A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|PS~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.READY_A~q\);

-- Location: LCCOMB_X91_Y36_N20
\ReactTimeFSM|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector6~0_combout\ = (!\Debounce_plyrA|s_pulsedOut~q\ & ((\ReactTimeFSM|PS.READY_B~q\) # ((\ReactTimeFSM|PS.PREP~q\ & \Debounce_plyrB|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.PREP~q\,
	datab => \Debounce_plyrA|s_pulsedOut~q\,
	datac => \ReactTimeFSM|PS.READY_B~q\,
	datad => \Debounce_plyrB|s_pulsedOut~q\,
	combout => \ReactTimeFSM|Selector6~0_combout\);

-- Location: FF_X91_Y36_N21
\ReactTimeFSM|PS.READY_B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|Selector6~0_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.READY_B~q\);

-- Location: LCCOMB_X91_Y36_N0
\ReactTimeFSM|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector11~0_combout\ = (\ReactTimeFSM|PS.READY_A~q\ & ((\Debounce_plyrB|s_pulsedOut~q\) # ((\Debounce_plyrA|s_pulsedOut~q\ & \ReactTimeFSM|PS.READY_B~q\)))) # (!\ReactTimeFSM|PS.READY_A~q\ & (\Debounce_plyrA|s_pulsedOut~q\ & 
-- ((\ReactTimeFSM|PS.READY_B~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.READY_A~q\,
	datab => \Debounce_plyrA|s_pulsedOut~q\,
	datac => \Debounce_plyrB|s_pulsedOut~q\,
	datad => \ReactTimeFSM|PS.READY_B~q\,
	combout => \ReactTimeFSM|Selector11~0_combout\);

-- Location: LCCOMB_X91_Y36_N8
\ReactTimeFSM|PS~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~78_combout\ = (\ReactTimeFSM|Selector11~0_combout\ & !\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|Selector11~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \ReactTimeFSM|PS~78_combout\);

-- Location: FF_X91_Y36_N9
\ReactTimeFSM|PS.BOTH_READY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|PS~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.BOTH_READY~q\);

-- Location: LCCOMB_X94_Y32_N26
\TimerN_Delay|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|Equal0~1_combout\ = (!\TimerN_Delay|s_counter\(2) & (!\TimerN_Delay|s_counter\(6) & (!\TimerN_Delay|s_counter\(7) & !\TimerN_Delay|s_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Delay|s_counter\(2),
	datab => \TimerN_Delay|s_counter\(6),
	datac => \TimerN_Delay|s_counter\(7),
	datad => \TimerN_Delay|s_counter\(5),
	combout => \TimerN_Delay|Equal0~1_combout\);

-- Location: LCCOMB_X94_Y32_N0
\TimerN_Delay|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|Equal0~0_combout\ = (!\TimerN_Delay|s_counter\(0) & (!\TimerN_Delay|s_counter\(4) & (!\TimerN_Delay|s_counter\(1) & !\TimerN_Delay|s_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Delay|s_counter\(0),
	datab => \TimerN_Delay|s_counter\(4),
	datac => \TimerN_Delay|s_counter\(1),
	datad => \TimerN_Delay|s_counter\(3),
	combout => \TimerN_Delay|Equal0~0_combout\);

-- Location: LCCOMB_X94_Y32_N22
\TimerN_Delay|s_counter[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|s_counter[8]~27_combout\ = (\TimerN_Delay|s_counter\(8) & (\TimerN_Delay|s_counter[7]~26\ $ (GND))) # (!\TimerN_Delay|s_counter\(8) & (!\TimerN_Delay|s_counter[7]~26\ & VCC))
-- \TimerN_Delay|s_counter[8]~28\ = CARRY((\TimerN_Delay|s_counter\(8) & !\TimerN_Delay|s_counter[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Delay|s_counter\(8),
	datad => VCC,
	cin => \TimerN_Delay|s_counter[7]~26\,
	combout => \TimerN_Delay|s_counter[8]~27_combout\,
	cout => \TimerN_Delay|s_counter[8]~28\);

-- Location: LCCOMB_X94_Y32_N24
\TimerN_Delay|s_counter[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|s_counter[9]~29_combout\ = \TimerN_Delay|s_counter\(9) $ (\TimerN_Delay|s_counter[8]~28\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Delay|s_counter\(9),
	cin => \TimerN_Delay|s_counter[8]~28\,
	combout => \TimerN_Delay|s_counter[9]~29_combout\);

-- Location: FF_X94_Y32_N25
\TimerN_Delay|s_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Delay|s_counter[9]~29_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Delay|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Delay|s_counter\(9));

-- Location: LCCOMB_X94_Y32_N28
\TimerN_Delay|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|Equal0~2_combout\ = (\TimerN_Delay|Equal0~1_combout\ & (\TimerN_Delay|Equal0~0_combout\ & (!\TimerN_Delay|s_counter\(8) & !\TimerN_Delay|s_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Delay|Equal0~1_combout\,
	datab => \TimerN_Delay|Equal0~0_combout\,
	datac => \TimerN_Delay|s_counter\(8),
	datad => \TimerN_Delay|s_counter\(9),
	combout => \TimerN_Delay|Equal0~2_combout\);

-- Location: LCCOMB_X94_Y32_N2
\TimerN_Delay|s_counter~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|s_counter~12_combout\ = (\TimerN_Delay|Equal0~2_combout\ & (!\ReactTimeFSM|PS.BOTH_READY~q\)) # (!\TimerN_Delay|Equal0~2_combout\ & ((\TimerN_Delay|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.BOTH_READY~q\,
	datab => \TimerN_Delay|Equal0~2_combout\,
	datad => \TimerN_Delay|Equal1~2_combout\,
	combout => \TimerN_Delay|s_counter~12_combout\);

-- Location: FF_X94_Y32_N7
\TimerN_Delay|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Delay|s_counter[0]~10_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Delay|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Delay|s_counter\(0));

-- Location: LCCOMB_X94_Y32_N8
\TimerN_Delay|s_counter[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|s_counter[1]~13_combout\ = (\TimerN_Delay|s_counter\(1) & (!\TimerN_Delay|s_counter[0]~11\)) # (!\TimerN_Delay|s_counter\(1) & ((\TimerN_Delay|s_counter[0]~11\) # (GND)))
-- \TimerN_Delay|s_counter[1]~14\ = CARRY((!\TimerN_Delay|s_counter[0]~11\) # (!\TimerN_Delay|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Delay|s_counter\(1),
	datad => VCC,
	cin => \TimerN_Delay|s_counter[0]~11\,
	combout => \TimerN_Delay|s_counter[1]~13_combout\,
	cout => \TimerN_Delay|s_counter[1]~14\);

-- Location: FF_X94_Y32_N9
\TimerN_Delay|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Delay|s_counter[1]~13_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Delay|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Delay|s_counter\(1));

-- Location: LCCOMB_X94_Y32_N10
\TimerN_Delay|s_counter[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|s_counter[2]~15_combout\ = (\TimerN_Delay|s_counter\(2) & (\TimerN_Delay|s_counter[1]~14\ $ (GND))) # (!\TimerN_Delay|s_counter\(2) & (!\TimerN_Delay|s_counter[1]~14\ & VCC))
-- \TimerN_Delay|s_counter[2]~16\ = CARRY((\TimerN_Delay|s_counter\(2) & !\TimerN_Delay|s_counter[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Delay|s_counter\(2),
	datad => VCC,
	cin => \TimerN_Delay|s_counter[1]~14\,
	combout => \TimerN_Delay|s_counter[2]~15_combout\,
	cout => \TimerN_Delay|s_counter[2]~16\);

-- Location: FF_X94_Y32_N11
\TimerN_Delay|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Delay|s_counter[2]~15_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Delay|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Delay|s_counter\(2));

-- Location: LCCOMB_X94_Y32_N12
\TimerN_Delay|s_counter[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|s_counter[3]~17_combout\ = (\TimerN_Delay|s_counter\(3) & (!\TimerN_Delay|s_counter[2]~16\)) # (!\TimerN_Delay|s_counter\(3) & ((\TimerN_Delay|s_counter[2]~16\) # (GND)))
-- \TimerN_Delay|s_counter[3]~18\ = CARRY((!\TimerN_Delay|s_counter[2]~16\) # (!\TimerN_Delay|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Delay|s_counter\(3),
	datad => VCC,
	cin => \TimerN_Delay|s_counter[2]~16\,
	combout => \TimerN_Delay|s_counter[3]~17_combout\,
	cout => \TimerN_Delay|s_counter[3]~18\);

-- Location: FF_X94_Y32_N13
\TimerN_Delay|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Delay|s_counter[3]~17_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Delay|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Delay|s_counter\(3));

-- Location: LCCOMB_X94_Y32_N14
\TimerN_Delay|s_counter[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|s_counter[4]~19_combout\ = (\TimerN_Delay|s_counter\(4) & (\TimerN_Delay|s_counter[3]~18\ $ (GND))) # (!\TimerN_Delay|s_counter\(4) & (!\TimerN_Delay|s_counter[3]~18\ & VCC))
-- \TimerN_Delay|s_counter[4]~20\ = CARRY((\TimerN_Delay|s_counter\(4) & !\TimerN_Delay|s_counter[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Delay|s_counter\(4),
	datad => VCC,
	cin => \TimerN_Delay|s_counter[3]~18\,
	combout => \TimerN_Delay|s_counter[4]~19_combout\,
	cout => \TimerN_Delay|s_counter[4]~20\);

-- Location: FF_X94_Y32_N15
\TimerN_Delay|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Delay|s_counter[4]~19_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Delay|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Delay|s_counter\(4));

-- Location: LCCOMB_X94_Y32_N16
\TimerN_Delay|s_counter[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|s_counter[5]~21_combout\ = (\TimerN_Delay|s_counter\(5) & (!\TimerN_Delay|s_counter[4]~20\)) # (!\TimerN_Delay|s_counter\(5) & ((\TimerN_Delay|s_counter[4]~20\) # (GND)))
-- \TimerN_Delay|s_counter[5]~22\ = CARRY((!\TimerN_Delay|s_counter[4]~20\) # (!\TimerN_Delay|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Delay|s_counter\(5),
	datad => VCC,
	cin => \TimerN_Delay|s_counter[4]~20\,
	combout => \TimerN_Delay|s_counter[5]~21_combout\,
	cout => \TimerN_Delay|s_counter[5]~22\);

-- Location: FF_X94_Y32_N17
\TimerN_Delay|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Delay|s_counter[5]~21_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Delay|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Delay|s_counter\(5));

-- Location: LCCOMB_X94_Y32_N18
\TimerN_Delay|s_counter[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|s_counter[6]~23_combout\ = (\TimerN_Delay|s_counter\(6) & (\TimerN_Delay|s_counter[5]~22\ $ (GND))) # (!\TimerN_Delay|s_counter\(6) & (!\TimerN_Delay|s_counter[5]~22\ & VCC))
-- \TimerN_Delay|s_counter[6]~24\ = CARRY((\TimerN_Delay|s_counter\(6) & !\TimerN_Delay|s_counter[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Delay|s_counter\(6),
	datad => VCC,
	cin => \TimerN_Delay|s_counter[5]~22\,
	combout => \TimerN_Delay|s_counter[6]~23_combout\,
	cout => \TimerN_Delay|s_counter[6]~24\);

-- Location: FF_X94_Y32_N19
\TimerN_Delay|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Delay|s_counter[6]~23_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Delay|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Delay|s_counter\(6));

-- Location: LCCOMB_X94_Y32_N20
\TimerN_Delay|s_counter[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|s_counter[7]~25_combout\ = (\TimerN_Delay|s_counter\(7) & (!\TimerN_Delay|s_counter[6]~24\)) # (!\TimerN_Delay|s_counter\(7) & ((\TimerN_Delay|s_counter[6]~24\) # (GND)))
-- \TimerN_Delay|s_counter[7]~26\ = CARRY((!\TimerN_Delay|s_counter[6]~24\) # (!\TimerN_Delay|s_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Delay|s_counter\(7),
	datad => VCC,
	cin => \TimerN_Delay|s_counter[6]~24\,
	combout => \TimerN_Delay|s_counter[7]~25_combout\,
	cout => \TimerN_Delay|s_counter[7]~26\);

-- Location: FF_X94_Y32_N21
\TimerN_Delay|s_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Delay|s_counter[7]~25_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Delay|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Delay|s_counter\(7));

-- Location: FF_X94_Y32_N23
\TimerN_Delay|s_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Delay|s_counter[8]~27_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Delay|s_counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Delay|s_counter\(8));

-- Location: LCCOMB_X94_Y32_N4
\TimerN_Delay|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|Equal1~0_combout\ = (\TimerN_Delay|s_counter\(0) & (!\TimerN_Delay|s_counter\(4) & (\TimerN_Delay|s_counter\(1) & !\TimerN_Delay|s_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Delay|s_counter\(0),
	datab => \TimerN_Delay|s_counter\(4),
	datac => \TimerN_Delay|s_counter\(1),
	datad => \TimerN_Delay|s_counter\(3),
	combout => \TimerN_Delay|Equal1~0_combout\);

-- Location: LCCOMB_X94_Y32_N30
\TimerN_Delay|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|Equal1~1_combout\ = (\TimerN_Delay|s_counter\(2) & (\TimerN_Delay|s_counter\(6) & (\TimerN_Delay|s_counter\(7) & \TimerN_Delay|s_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Delay|s_counter\(2),
	datab => \TimerN_Delay|s_counter\(6),
	datac => \TimerN_Delay|s_counter\(7),
	datad => \TimerN_Delay|s_counter\(5),
	combout => \TimerN_Delay|Equal1~1_combout\);

-- Location: LCCOMB_X95_Y32_N24
\TimerN_Delay|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Delay|Equal1~2_combout\ = (\TimerN_Delay|s_counter\(8) & (\TimerN_Delay|s_counter\(9) & (\TimerN_Delay|Equal1~0_combout\ & \TimerN_Delay|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Delay|s_counter\(8),
	datab => \TimerN_Delay|s_counter\(9),
	datac => \TimerN_Delay|Equal1~0_combout\,
	datad => \TimerN_Delay|Equal1~1_combout\,
	combout => \TimerN_Delay|Equal1~2_combout\);

-- Location: FF_X95_Y32_N25
\TimerN_Delay|timerOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Delay|Equal1~2_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Delay|timerOut~q\);

-- Location: LCCOMB_X91_Y36_N6
\ReactTimeFSM|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector12~0_combout\ = (\ReactTimeFSM|PS.BOTH_READY~q\) # ((!\TimerN_Delay|timerOut~q\ & \ReactTimeFSM|PS.BOTH_WAIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Delay|timerOut~q\,
	datac => \ReactTimeFSM|PS.BOTH_WAIT~q\,
	datad => \ReactTimeFSM|PS.BOTH_READY~q\,
	combout => \ReactTimeFSM|Selector12~0_combout\);

-- Location: FF_X91_Y36_N7
\ReactTimeFSM|PS.BOTH_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|Selector12~0_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.BOTH_WAIT~q\);

-- Location: LCCOMB_X95_Y36_N4
\TimerN_Desq|s_counter[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter[0]~12_combout\ = \TimerN_Desq|s_counter\(0) $ (VCC)
-- \TimerN_Desq|s_counter[0]~13\ = CARRY(\TimerN_Desq|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Desq|s_counter\(0),
	datad => VCC,
	combout => \TimerN_Desq|s_counter[0]~12_combout\,
	cout => \TimerN_Desq|s_counter[0]~13\);

-- Location: LCCOMB_X95_Y36_N20
\TimerN_Desq|s_counter[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter[8]~31_combout\ = (\TimerN_Desq|s_counter\(8) & (\TimerN_Desq|s_counter[7]~30\ $ (GND))) # (!\TimerN_Desq|s_counter\(8) & (!\TimerN_Desq|s_counter[7]~30\ & VCC))
-- \TimerN_Desq|s_counter[8]~32\ = CARRY((\TimerN_Desq|s_counter\(8) & !\TimerN_Desq|s_counter[7]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Desq|s_counter\(8),
	datad => VCC,
	cin => \TimerN_Desq|s_counter[7]~30\,
	combout => \TimerN_Desq|s_counter[8]~31_combout\,
	cout => \TimerN_Desq|s_counter[8]~32\);

-- Location: LCCOMB_X95_Y36_N22
\TimerN_Desq|s_counter[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter[9]~33_combout\ = (\TimerN_Desq|s_counter\(9) & (!\TimerN_Desq|s_counter[8]~32\)) # (!\TimerN_Desq|s_counter\(9) & ((\TimerN_Desq|s_counter[8]~32\) # (GND)))
-- \TimerN_Desq|s_counter[9]~34\ = CARRY((!\TimerN_Desq|s_counter[8]~32\) # (!\TimerN_Desq|s_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|s_counter\(9),
	datad => VCC,
	cin => \TimerN_Desq|s_counter[8]~32\,
	combout => \TimerN_Desq|s_counter[9]~33_combout\,
	cout => \TimerN_Desq|s_counter[9]~34\);

-- Location: FF_X95_Y36_N23
\TimerN_Desq|s_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|s_counter[9]~33_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Desq|s_counter~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|s_counter\(9));

-- Location: LCCOMB_X95_Y36_N24
\TimerN_Desq|s_counter[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter[10]~35_combout\ = (\TimerN_Desq|s_counter\(10) & (\TimerN_Desq|s_counter[9]~34\ $ (GND))) # (!\TimerN_Desq|s_counter\(10) & (!\TimerN_Desq|s_counter[9]~34\ & VCC))
-- \TimerN_Desq|s_counter[10]~36\ = CARRY((\TimerN_Desq|s_counter\(10) & !\TimerN_Desq|s_counter[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Desq|s_counter\(10),
	datad => VCC,
	cin => \TimerN_Desq|s_counter[9]~34\,
	combout => \TimerN_Desq|s_counter[10]~35_combout\,
	cout => \TimerN_Desq|s_counter[10]~36\);

-- Location: FF_X95_Y36_N25
\TimerN_Desq|s_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|s_counter[10]~35_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Desq|s_counter~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|s_counter\(10));

-- Location: LCCOMB_X95_Y36_N26
\TimerN_Desq|s_counter[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter[11]~37_combout\ = \TimerN_Desq|s_counter\(11) $ (\TimerN_Desq|s_counter[10]~36\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|s_counter\(11),
	cin => \TimerN_Desq|s_counter[10]~36\,
	combout => \TimerN_Desq|s_counter[11]~37_combout\);

-- Location: FF_X95_Y36_N27
\TimerN_Desq|s_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|s_counter[11]~37_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Desq|s_counter~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|s_counter\(11));

-- Location: LCCOMB_X95_Y36_N0
\TimerN_Desq|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|Equal0~0_combout\ = (!\TimerN_Desq|s_counter\(4) & (!\TimerN_Desq|s_counter\(2) & (!\TimerN_Desq|s_counter\(5) & !\TimerN_Desq|s_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|s_counter\(4),
	datab => \TimerN_Desq|s_counter\(2),
	datac => \TimerN_Desq|s_counter\(5),
	datad => \TimerN_Desq|s_counter\(3),
	combout => \TimerN_Desq|Equal0~0_combout\);

-- Location: LCCOMB_X95_Y36_N30
\TimerN_Desq|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|Equal0~1_combout\ = (!\TimerN_Desq|s_counter\(10) & (!\TimerN_Desq|s_counter\(9) & \TimerN_Desq|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Desq|s_counter\(10),
	datac => \TimerN_Desq|s_counter\(9),
	datad => \TimerN_Desq|Equal0~0_combout\,
	combout => \TimerN_Desq|Equal0~1_combout\);

-- Location: LCCOMB_X95_Y36_N2
\TimerN_Desq|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|Equal0~2_combout\ = (!\TimerN_Desq|s_counter\(1) & (!\TimerN_Desq|s_counter\(7) & (!\TimerN_Desq|s_counter\(0) & !\TimerN_Desq|s_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|s_counter\(1),
	datab => \TimerN_Desq|s_counter\(7),
	datac => \TimerN_Desq|s_counter\(0),
	datad => \TimerN_Desq|s_counter\(6),
	combout => \TimerN_Desq|Equal0~2_combout\);

-- Location: LCCOMB_X94_Y36_N6
\TimerN_Desq|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|Equal0~3_combout\ = (!\TimerN_Desq|s_counter\(11) & (\TimerN_Desq|Equal0~1_combout\ & (!\TimerN_Desq|s_counter\(8) & \TimerN_Desq|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|s_counter\(11),
	datab => \TimerN_Desq|Equal0~1_combout\,
	datac => \TimerN_Desq|s_counter\(8),
	datad => \TimerN_Desq|Equal0~2_combout\,
	combout => \TimerN_Desq|Equal0~3_combout\);

-- Location: LCCOMB_X91_Y36_N10
\ReactTimeFSM|PS~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~72_combout\ = (\TimerN_Delay|timerOut~q\ & \ReactTimeFSM|PS.BOTH_WAIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Delay|timerOut~q\,
	datad => \ReactTimeFSM|PS.BOTH_WAIT~q\,
	combout => \ReactTimeFSM|PS~72_combout\);

-- Location: LCCOMB_X91_Y36_N14
\ReactTimeFSM|PS~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~73_combout\ = (\ReactTimeFSM|PS~44_combout\ & (!\SW[17]~input_o\ & ((\ReactTimeFSM|PS~72_combout\)))) # (!\ReactTimeFSM|PS~44_combout\ & (((\ReactTimeFSM|PS.DELAY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \ReactTimeFSM|PS~44_combout\,
	datac => \ReactTimeFSM|PS.DELAY~q\,
	datad => \ReactTimeFSM|PS~72_combout\,
	combout => \ReactTimeFSM|PS~73_combout\);

-- Location: FF_X91_Y36_N15
\ReactTimeFSM|PS.DELAY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|PS~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.DELAY~q\);

-- Location: LCCOMB_X92_Y36_N18
\ReactTimeFSM|PS~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~74_combout\ = (\KEY[3]~input_o\ & (\ReactTimeFSM|Equal0~4_combout\ & (!\KEY[0]~input_o\ & \ReactTimeFSM|PS.DELAY~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \ReactTimeFSM|Equal0~4_combout\,
	datac => \KEY[0]~input_o\,
	datad => \ReactTimeFSM|PS.DELAY~q\,
	combout => \ReactTimeFSM|PS~74_combout\);

-- Location: LCCOMB_X92_Y36_N14
\ReactTimeFSM|PS~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~75_combout\ = (!\SW[17]~input_o\ & ((\ReactTimeFSM|PS~74_combout\) # ((\ReactTimeFSM|PS~70_combout\ & \ReactTimeFSM|PS.DESQUA_B~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \ReactTimeFSM|PS~70_combout\,
	datac => \ReactTimeFSM|PS.DESQUA_B~q\,
	datad => \ReactTimeFSM|PS~74_combout\,
	combout => \ReactTimeFSM|PS~75_combout\);

-- Location: FF_X92_Y36_N15
\ReactTimeFSM|PS.DESQUA_B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|PS~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.DESQUA_B~q\);

-- Location: LCCOMB_X81_Y36_N16
\RoundCount|s_count[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RoundCount|s_count[1]~8_combout\ = (\RoundCount|s_count\(1) & (!\RoundCount|s_count[0]~7\)) # (!\RoundCount|s_count\(1) & ((\RoundCount|s_count[0]~7\) # (GND)))
-- \RoundCount|s_count[1]~9\ = CARRY((!\RoundCount|s_count[0]~7\) # (!\RoundCount|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \RoundCount|s_count[0]~7\,
	combout => \RoundCount|s_count[1]~8_combout\,
	cout => \RoundCount|s_count[1]~9\);

-- Location: FF_X82_Y36_N5
\RoundCount|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	asdata => \RoundCount|s_count[1]~8_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	sload => VCC,
	ena => \RoundCount|s_count[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RoundCount|s_count\(1));

-- Location: LCCOMB_X81_Y36_N18
\RoundCount|s_count[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RoundCount|s_count[2]~10_combout\ = (\RoundCount|s_count\(2) & (\RoundCount|s_count[1]~9\ $ (GND))) # (!\RoundCount|s_count\(2) & (!\RoundCount|s_count[1]~9\ & VCC))
-- \RoundCount|s_count[2]~11\ = CARRY((\RoundCount|s_count\(2) & !\RoundCount|s_count[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \RoundCount|s_count[1]~9\,
	combout => \RoundCount|s_count[2]~10_combout\,
	cout => \RoundCount|s_count[2]~11\);

-- Location: FF_X82_Y36_N9
\RoundCount|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	asdata => \RoundCount|s_count[2]~10_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	sload => VCC,
	ena => \RoundCount|s_count[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RoundCount|s_count\(2));

-- Location: LCCOMB_X81_Y36_N20
\RoundCount|s_count[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RoundCount|s_count[3]~12_combout\ = (\RoundCount|s_count\(3) & (!\RoundCount|s_count[2]~11\)) # (!\RoundCount|s_count\(3) & ((\RoundCount|s_count[2]~11\) # (GND)))
-- \RoundCount|s_count[3]~13\ = CARRY((!\RoundCount|s_count[2]~11\) # (!\RoundCount|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RoundCount|s_count\(3),
	datad => VCC,
	cin => \RoundCount|s_count[2]~11\,
	combout => \RoundCount|s_count[3]~12_combout\,
	cout => \RoundCount|s_count[3]~13\);

-- Location: FF_X82_Y36_N17
\RoundCount|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	asdata => \RoundCount|s_count[3]~12_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	sload => VCC,
	ena => \RoundCount|s_count[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RoundCount|s_count\(3));

-- Location: LCCOMB_X81_Y36_N22
\RoundCount|s_count[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RoundCount|s_count[4]~14_combout\ = \RoundCount|s_count\(4) $ (!\RoundCount|s_count[3]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	cin => \RoundCount|s_count[3]~13\,
	combout => \RoundCount|s_count[4]~14_combout\);

-- Location: FF_X81_Y36_N23
\RoundCount|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	d => \RoundCount|s_count[4]~14_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \RoundCount|s_count[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RoundCount|s_count\(4));

-- Location: LCCOMB_X81_Y36_N6
\s_averageTReactB~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~4_combout\ = (!\RoundCount|s_count\(4) & (!\RoundCount|s_count\(2) & !\RoundCount|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datac => \RoundCount|s_count\(2),
	datad => \RoundCount|s_count\(3),
	combout => \s_averageTReactB~4_combout\);

-- Location: LCCOMB_X92_Y36_N28
\ReactTimeFSM|PS~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~26_combout\ = (\KEY[3]~input_o\ & ((\ReactTimeFSM|PS.DESQUA_B~q\) # (\KEY[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \ReactTimeFSM|PS.DESQUA_B~q\,
	datac => \KEY[0]~input_o\,
	combout => \ReactTimeFSM|PS~26_combout\);

-- Location: LCCOMB_X91_Y36_N16
\ReactTimeFSM|PS~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~27_combout\ = (\ReactTimeFSM|PS.DELAY~q\ & (!\ReactTimeFSM|PS~26_combout\ & ((!\Div0|auto_generated|divider|divider|StageOut[7]~18_combout\) # (!\s_averageTReactB~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_averageTReactB~4_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[7]~18_combout\,
	datac => \ReactTimeFSM|PS.DELAY~q\,
	datad => \ReactTimeFSM|PS~26_combout\,
	combout => \ReactTimeFSM|PS~27_combout\);

-- Location: LCCOMB_X92_Y36_N0
\ReactTimeFSM|PS~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~76_combout\ = (!\KEY[3]~input_o\ & !\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[3]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \ReactTimeFSM|PS~76_combout\);

-- Location: LCCOMB_X92_Y36_N22
\ReactTimeFSM|PS~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~77_combout\ = (\ReactTimeFSM|PS~27_combout\ & ((\ReactTimeFSM|PS~76_combout\) # ((\ReactTimeFSM|PS.DESQUA_A~q\ & !\ReactTimeFSM|PS~44_combout\)))) # (!\ReactTimeFSM|PS~27_combout\ & (((\ReactTimeFSM|PS.DESQUA_A~q\ & 
-- !\ReactTimeFSM|PS~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~27_combout\,
	datab => \ReactTimeFSM|PS~76_combout\,
	datac => \ReactTimeFSM|PS.DESQUA_A~q\,
	datad => \ReactTimeFSM|PS~44_combout\,
	combout => \ReactTimeFSM|PS~77_combout\);

-- Location: FF_X92_Y36_N23
\ReactTimeFSM|PS.DESQUA_A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|PS~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.DESQUA_A~q\);

-- Location: LCCOMB_X92_Y36_N2
\TimerN_Desq|s_counter~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter~19_combout\ = (\KEY[3]~input_o\ & (((\KEY[0]~input_o\) # (!\ReactTimeFSM|PS.DESQUA_A~q\)))) # (!\KEY[3]~input_o\ & (!\ReactTimeFSM|PS.DESQUA_B~q\ & ((\KEY[0]~input_o\) # (!\ReactTimeFSM|PS.DESQUA_A~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \ReactTimeFSM|PS.DESQUA_B~q\,
	datac => \KEY[0]~input_o\,
	datad => \ReactTimeFSM|PS.DESQUA_A~q\,
	combout => \TimerN_Desq|s_counter~19_combout\);

-- Location: LCCOMB_X96_Y35_N6
\RandomDownCounter|s_count[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[0]~12_combout\ = \RandomDownCounter|s_count\(0) $ (VCC)
-- \RandomDownCounter|s_count[0]~13\ = CARRY(\RandomDownCounter|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RandomDownCounter|s_count\(0),
	datad => VCC,
	combout => \RandomDownCounter|s_count[0]~12_combout\,
	cout => \RandomDownCounter|s_count[0]~13\);

-- Location: LCCOMB_X98_Y35_N0
\FreeRun|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~0_combout\ = \FreeRun|free_run_counter\(0) $ (VCC)
-- \FreeRun|Add0~1\ = CARRY(\FreeRun|free_run_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FreeRun|free_run_counter\(0),
	datad => VCC,
	combout => \FreeRun|Add0~0_combout\,
	cout => \FreeRun|Add0~1\);

-- Location: LCCOMB_X98_Y35_N2
\FreeRun|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~3_combout\ = (\FreeRun|free_run_counter\(1) & (!\FreeRun|Add0~1\)) # (!\FreeRun|free_run_counter\(1) & ((\FreeRun|Add0~1\) # (GND)))
-- \FreeRun|Add0~4\ = CARRY((!\FreeRun|Add0~1\) # (!\FreeRun|free_run_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|free_run_counter\(1),
	datad => VCC,
	cin => \FreeRun|Add0~1\,
	combout => \FreeRun|Add0~3_combout\,
	cout => \FreeRun|Add0~4\);

-- Location: LCCOMB_X98_Y35_N26
\FreeRun|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~5_combout\ = (\FreeRun|LessThan0~1_combout\ & \FreeRun|Add0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FreeRun|LessThan0~1_combout\,
	datad => \FreeRun|Add0~3_combout\,
	combout => \FreeRun|Add0~5_combout\);

-- Location: FF_X98_Y35_N27
\FreeRun|free_run_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \FreeRun|Add0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FreeRun|free_run_counter\(1));

-- Location: LCCOMB_X98_Y35_N4
\FreeRun|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~6_combout\ = (\FreeRun|free_run_counter\(2) & (\FreeRun|Add0~4\ $ (GND))) # (!\FreeRun|free_run_counter\(2) & (!\FreeRun|Add0~4\ & VCC))
-- \FreeRun|Add0~7\ = CARRY((\FreeRun|free_run_counter\(2) & !\FreeRun|Add0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FreeRun|free_run_counter\(2),
	datad => VCC,
	cin => \FreeRun|Add0~4\,
	combout => \FreeRun|Add0~6_combout\,
	cout => \FreeRun|Add0~7\);

-- Location: LCCOMB_X98_Y35_N24
\FreeRun|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~8_combout\ = (\FreeRun|LessThan0~1_combout\ & \FreeRun|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|LessThan0~1_combout\,
	datac => \FreeRun|Add0~6_combout\,
	combout => \FreeRun|Add0~8_combout\);

-- Location: FF_X98_Y35_N25
\FreeRun|free_run_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \FreeRun|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FreeRun|free_run_counter\(2));

-- Location: LCCOMB_X98_Y35_N6
\FreeRun|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~9_combout\ = (\FreeRun|free_run_counter\(3) & ((\FreeRun|Add0~7\) # (GND))) # (!\FreeRun|free_run_counter\(3) & (!\FreeRun|Add0~7\))
-- \FreeRun|Add0~10\ = CARRY((\FreeRun|free_run_counter\(3)) # (!\FreeRun|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FreeRun|free_run_counter\(3),
	datad => VCC,
	cin => \FreeRun|Add0~7\,
	combout => \FreeRun|Add0~9_combout\,
	cout => \FreeRun|Add0~10\);

-- Location: LCCOMB_X97_Y35_N4
\FreeRun|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~11_combout\ = (\FreeRun|LessThan0~1_combout\ & !\FreeRun|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FreeRun|LessThan0~1_combout\,
	datad => \FreeRun|Add0~9_combout\,
	combout => \FreeRun|Add0~11_combout\);

-- Location: FF_X97_Y35_N5
\FreeRun|free_run_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \FreeRun|Add0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FreeRun|free_run_counter\(3));

-- Location: LCCOMB_X98_Y35_N8
\FreeRun|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~12_combout\ = (\FreeRun|free_run_counter\(4) & (\FreeRun|Add0~10\ $ (GND))) # (!\FreeRun|free_run_counter\(4) & (!\FreeRun|Add0~10\ & VCC))
-- \FreeRun|Add0~13\ = CARRY((\FreeRun|free_run_counter\(4) & !\FreeRun|Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|free_run_counter\(4),
	datad => VCC,
	cin => \FreeRun|Add0~10\,
	combout => \FreeRun|Add0~12_combout\,
	cout => \FreeRun|Add0~13\);

-- Location: LCCOMB_X98_Y35_N30
\FreeRun|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~14_combout\ = (\FreeRun|LessThan0~1_combout\ & \FreeRun|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|LessThan0~1_combout\,
	datac => \FreeRun|Add0~12_combout\,
	combout => \FreeRun|Add0~14_combout\);

-- Location: FF_X98_Y35_N31
\FreeRun|free_run_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \FreeRun|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FreeRun|free_run_counter\(4));

-- Location: LCCOMB_X98_Y35_N10
\FreeRun|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~15_combout\ = (\FreeRun|free_run_counter\(5) & ((\FreeRun|Add0~13\) # (GND))) # (!\FreeRun|free_run_counter\(5) & (!\FreeRun|Add0~13\))
-- \FreeRun|Add0~16\ = CARRY((\FreeRun|free_run_counter\(5)) # (!\FreeRun|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FreeRun|free_run_counter\(5),
	datad => VCC,
	cin => \FreeRun|Add0~13\,
	combout => \FreeRun|Add0~15_combout\,
	cout => \FreeRun|Add0~16\);

-- Location: LCCOMB_X97_Y35_N18
\FreeRun|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~17_combout\ = (\FreeRun|LessThan0~1_combout\ & !\FreeRun|Add0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|LessThan0~1_combout\,
	datac => \FreeRun|Add0~15_combout\,
	combout => \FreeRun|Add0~17_combout\);

-- Location: FF_X97_Y35_N19
\FreeRun|free_run_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \FreeRun|Add0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FreeRun|free_run_counter\(5));

-- Location: LCCOMB_X98_Y35_N12
\FreeRun|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~18_combout\ = (\FreeRun|free_run_counter\(6) & (!\FreeRun|Add0~16\ & VCC)) # (!\FreeRun|free_run_counter\(6) & (\FreeRun|Add0~16\ $ (GND)))
-- \FreeRun|Add0~19\ = CARRY((!\FreeRun|free_run_counter\(6) & !\FreeRun|Add0~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|free_run_counter\(6),
	datad => VCC,
	cin => \FreeRun|Add0~16\,
	combout => \FreeRun|Add0~18_combout\,
	cout => \FreeRun|Add0~19\);

-- Location: LCCOMB_X97_Y35_N16
\FreeRun|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~20_combout\ = (\FreeRun|LessThan0~1_combout\ & !\FreeRun|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|LessThan0~1_combout\,
	datac => \FreeRun|Add0~18_combout\,
	combout => \FreeRun|Add0~20_combout\);

-- Location: FF_X97_Y35_N17
\FreeRun|free_run_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \FreeRun|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FreeRun|free_run_counter\(6));

-- Location: LCCOMB_X98_Y35_N14
\FreeRun|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~21_combout\ = (\FreeRun|free_run_counter\(7) & ((\FreeRun|Add0~19\) # (GND))) # (!\FreeRun|free_run_counter\(7) & (!\FreeRun|Add0~19\))
-- \FreeRun|Add0~22\ = CARRY((\FreeRun|free_run_counter\(7)) # (!\FreeRun|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FreeRun|free_run_counter\(7),
	datad => VCC,
	cin => \FreeRun|Add0~19\,
	combout => \FreeRun|Add0~21_combout\,
	cout => \FreeRun|Add0~22\);

-- Location: LCCOMB_X97_Y35_N6
\FreeRun|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~23_combout\ = (\FreeRun|LessThan0~1_combout\ & !\FreeRun|Add0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|LessThan0~1_combout\,
	datac => \FreeRun|Add0~21_combout\,
	combout => \FreeRun|Add0~23_combout\);

-- Location: FF_X97_Y35_N7
\FreeRun|free_run_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \FreeRun|Add0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FreeRun|free_run_counter\(7));

-- Location: LCCOMB_X98_Y35_N16
\FreeRun|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~24_combout\ = (\FreeRun|free_run_counter\(8) & (!\FreeRun|Add0~22\ & VCC)) # (!\FreeRun|free_run_counter\(8) & (\FreeRun|Add0~22\ $ (GND)))
-- \FreeRun|Add0~25\ = CARRY((!\FreeRun|free_run_counter\(8) & !\FreeRun|Add0~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FreeRun|free_run_counter\(8),
	datad => VCC,
	cin => \FreeRun|Add0~22\,
	combout => \FreeRun|Add0~24_combout\,
	cout => \FreeRun|Add0~25\);

-- Location: LCCOMB_X97_Y35_N28
\FreeRun|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~26_combout\ = (\FreeRun|LessThan0~1_combout\ & !\FreeRun|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FreeRun|LessThan0~1_combout\,
	datad => \FreeRun|Add0~24_combout\,
	combout => \FreeRun|Add0~26_combout\);

-- Location: FF_X97_Y35_N29
\FreeRun|free_run_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \FreeRun|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FreeRun|free_run_counter\(8));

-- Location: LCCOMB_X98_Y35_N18
\FreeRun|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~27_combout\ = (\FreeRun|free_run_counter\(9) & ((\FreeRun|Add0~25\) # (GND))) # (!\FreeRun|free_run_counter\(9) & (!\FreeRun|Add0~25\))
-- \FreeRun|Add0~28\ = CARRY((\FreeRun|free_run_counter\(9)) # (!\FreeRun|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|free_run_counter\(9),
	datad => VCC,
	cin => \FreeRun|Add0~25\,
	combout => \FreeRun|Add0~27_combout\,
	cout => \FreeRun|Add0~28\);

-- Location: LCCOMB_X97_Y35_N2
\FreeRun|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~29_combout\ = (\FreeRun|LessThan0~1_combout\ & !\FreeRun|Add0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FreeRun|LessThan0~1_combout\,
	datad => \FreeRun|Add0~27_combout\,
	combout => \FreeRun|Add0~29_combout\);

-- Location: FF_X97_Y35_N3
\FreeRun|free_run_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \FreeRun|Add0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FreeRun|free_run_counter\(9));

-- Location: LCCOMB_X98_Y35_N20
\FreeRun|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~30_combout\ = (\FreeRun|free_run_counter\(10) & (\FreeRun|Add0~28\ $ (GND))) # (!\FreeRun|free_run_counter\(10) & (!\FreeRun|Add0~28\ & VCC))
-- \FreeRun|Add0~31\ = CARRY((\FreeRun|free_run_counter\(10) & !\FreeRun|Add0~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|free_run_counter\(10),
	datad => VCC,
	cin => \FreeRun|Add0~28\,
	combout => \FreeRun|Add0~30_combout\,
	cout => \FreeRun|Add0~31\);

-- Location: LCCOMB_X97_Y35_N8
\FreeRun|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~32_combout\ = (\FreeRun|LessThan0~1_combout\ & \FreeRun|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|LessThan0~1_combout\,
	datac => \FreeRun|Add0~30_combout\,
	combout => \FreeRun|Add0~32_combout\);

-- Location: FF_X97_Y35_N9
\FreeRun|free_run_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \FreeRun|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FreeRun|free_run_counter\(10));

-- Location: LCCOMB_X98_Y35_N22
\FreeRun|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~33_combout\ = \FreeRun|Add0~31\ $ (\FreeRun|free_run_counter\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \FreeRun|free_run_counter\(11),
	cin => \FreeRun|Add0~31\,
	combout => \FreeRun|Add0~33_combout\);

-- Location: LCCOMB_X97_Y35_N14
\FreeRun|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~35_combout\ = (\FreeRun|LessThan0~1_combout\ & \FreeRun|Add0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FreeRun|LessThan0~1_combout\,
	datad => \FreeRun|Add0~33_combout\,
	combout => \FreeRun|Add0~35_combout\);

-- Location: FF_X97_Y35_N15
\FreeRun|free_run_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \FreeRun|Add0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FreeRun|free_run_counter\(11));

-- Location: LCCOMB_X97_Y35_N24
\FreeRun|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|LessThan0~0_combout\ = (\FreeRun|free_run_counter\(7)) # ((\FreeRun|free_run_counter\(8)) # ((\FreeRun|free_run_counter\(6) & \FreeRun|free_run_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|free_run_counter\(7),
	datab => \FreeRun|free_run_counter\(8),
	datac => \FreeRun|free_run_counter\(6),
	datad => \FreeRun|free_run_counter\(5),
	combout => \FreeRun|LessThan0~0_combout\);

-- Location: LCCOMB_X97_Y35_N26
\FreeRun|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|LessThan0~1_combout\ = ((\FreeRun|free_run_counter\(9)) # ((\FreeRun|LessThan0~0_combout\) # (!\FreeRun|free_run_counter\(10)))) # (!\FreeRun|free_run_counter\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FreeRun|free_run_counter\(11),
	datab => \FreeRun|free_run_counter\(9),
	datac => \FreeRun|free_run_counter\(10),
	datad => \FreeRun|LessThan0~0_combout\,
	combout => \FreeRun|LessThan0~1_combout\);

-- Location: LCCOMB_X98_Y35_N28
\FreeRun|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|Add0~2_combout\ = (\FreeRun|LessThan0~1_combout\ & \FreeRun|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FreeRun|LessThan0~1_combout\,
	datad => \FreeRun|Add0~0_combout\,
	combout => \FreeRun|Add0~2_combout\);

-- Location: FF_X98_Y35_N29
\FreeRun|free_run_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \FreeRun|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FreeRun|free_run_counter\(0));

-- Location: LCCOMB_X94_Y36_N30
\RandomDownCounter|s_count[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[11]~14_combout\ = (\ReactTimeFSM|PS.DESQUA_A~q\) # ((\ReactTimeFSM|PS.DESQUA_B~q\) # ((\ReactTimeFSM|Selector11~0_combout\) # (\ReactTimeFSM|PS.DELAY~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.DESQUA_A~q\,
	datab => \ReactTimeFSM|PS.DESQUA_B~q\,
	datac => \ReactTimeFSM|Selector11~0_combout\,
	datad => \ReactTimeFSM|PS.DELAY~q\,
	combout => \RandomDownCounter|s_count[11]~14_combout\);

-- Location: FF_X96_Y35_N7
\RandomDownCounter|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \RandomDownCounter|s_count[0]~12_combout\,
	asdata => \FreeRun|free_run_counter\(0),
	sload => \ReactTimeFSM|Selector11~0_combout\,
	ena => \RandomDownCounter|s_count[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RandomDownCounter|s_count\(0));

-- Location: LCCOMB_X96_Y35_N8
\RandomDownCounter|s_count[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[1]~15_combout\ = (\RandomDownCounter|s_count\(1) & (\RandomDownCounter|s_count[0]~13\ & VCC)) # (!\RandomDownCounter|s_count\(1) & (!\RandomDownCounter|s_count[0]~13\))
-- \RandomDownCounter|s_count[1]~16\ = CARRY((!\RandomDownCounter|s_count\(1) & !\RandomDownCounter|s_count[0]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RandomDownCounter|s_count\(1),
	datad => VCC,
	cin => \RandomDownCounter|s_count[0]~13\,
	combout => \RandomDownCounter|s_count[1]~15_combout\,
	cout => \RandomDownCounter|s_count[1]~16\);

-- Location: FF_X96_Y35_N9
\RandomDownCounter|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \RandomDownCounter|s_count[1]~15_combout\,
	asdata => \FreeRun|free_run_counter\(1),
	sload => \ReactTimeFSM|Selector11~0_combout\,
	ena => \RandomDownCounter|s_count[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RandomDownCounter|s_count\(1));

-- Location: LCCOMB_X96_Y35_N10
\RandomDownCounter|s_count[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[2]~17_combout\ = (\RandomDownCounter|s_count\(2) & ((GND) # (!\RandomDownCounter|s_count[1]~16\))) # (!\RandomDownCounter|s_count\(2) & (\RandomDownCounter|s_count[1]~16\ $ (GND)))
-- \RandomDownCounter|s_count[2]~18\ = CARRY((\RandomDownCounter|s_count\(2)) # (!\RandomDownCounter|s_count[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RandomDownCounter|s_count\(2),
	datad => VCC,
	cin => \RandomDownCounter|s_count[1]~16\,
	combout => \RandomDownCounter|s_count[2]~17_combout\,
	cout => \RandomDownCounter|s_count[2]~18\);

-- Location: FF_X96_Y35_N11
\RandomDownCounter|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \RandomDownCounter|s_count[2]~17_combout\,
	asdata => \FreeRun|free_run_counter\(2),
	sload => \ReactTimeFSM|Selector11~0_combout\,
	ena => \RandomDownCounter|s_count[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RandomDownCounter|s_count\(2));

-- Location: LCCOMB_X96_Y35_N12
\RandomDownCounter|s_count[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[3]~19_combout\ = (\RandomDownCounter|s_count\(3) & (\RandomDownCounter|s_count[2]~18\ & VCC)) # (!\RandomDownCounter|s_count\(3) & (!\RandomDownCounter|s_count[2]~18\))
-- \RandomDownCounter|s_count[3]~20\ = CARRY((!\RandomDownCounter|s_count\(3) & !\RandomDownCounter|s_count[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RandomDownCounter|s_count\(3),
	datad => VCC,
	cin => \RandomDownCounter|s_count[2]~18\,
	combout => \RandomDownCounter|s_count[3]~19_combout\,
	cout => \RandomDownCounter|s_count[3]~20\);

-- Location: LCCOMB_X97_Y35_N0
\FreeRun|free_run_counter[3]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|free_run_counter[3]~_wirecell_combout\ = !\FreeRun|free_run_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FreeRun|free_run_counter\(3),
	combout => \FreeRun|free_run_counter[3]~_wirecell_combout\);

-- Location: FF_X96_Y35_N13
\RandomDownCounter|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \RandomDownCounter|s_count[3]~19_combout\,
	asdata => \FreeRun|free_run_counter[3]~_wirecell_combout\,
	sload => \ReactTimeFSM|Selector11~0_combout\,
	ena => \RandomDownCounter|s_count[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RandomDownCounter|s_count\(3));

-- Location: LCCOMB_X96_Y35_N14
\RandomDownCounter|s_count[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[4]~21_combout\ = (\RandomDownCounter|s_count\(4) & ((GND) # (!\RandomDownCounter|s_count[3]~20\))) # (!\RandomDownCounter|s_count\(4) & (\RandomDownCounter|s_count[3]~20\ $ (GND)))
-- \RandomDownCounter|s_count[4]~22\ = CARRY((\RandomDownCounter|s_count\(4)) # (!\RandomDownCounter|s_count[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RandomDownCounter|s_count\(4),
	datad => VCC,
	cin => \RandomDownCounter|s_count[3]~20\,
	combout => \RandomDownCounter|s_count[4]~21_combout\,
	cout => \RandomDownCounter|s_count[4]~22\);

-- Location: FF_X96_Y35_N15
\RandomDownCounter|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \RandomDownCounter|s_count[4]~21_combout\,
	asdata => \FreeRun|free_run_counter\(4),
	sload => \ReactTimeFSM|Selector11~0_combout\,
	ena => \RandomDownCounter|s_count[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RandomDownCounter|s_count\(4));

-- Location: LCCOMB_X96_Y35_N16
\RandomDownCounter|s_count[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[5]~23_combout\ = (\RandomDownCounter|s_count\(5) & (\RandomDownCounter|s_count[4]~22\ & VCC)) # (!\RandomDownCounter|s_count\(5) & (!\RandomDownCounter|s_count[4]~22\))
-- \RandomDownCounter|s_count[5]~24\ = CARRY((!\RandomDownCounter|s_count\(5) & !\RandomDownCounter|s_count[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RandomDownCounter|s_count\(5),
	datad => VCC,
	cin => \RandomDownCounter|s_count[4]~22\,
	combout => \RandomDownCounter|s_count[5]~23_combout\,
	cout => \RandomDownCounter|s_count[5]~24\);

-- Location: LCCOMB_X97_Y35_N30
\FreeRun|free_run_counter[5]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|free_run_counter[5]~_wirecell_combout\ = !\FreeRun|free_run_counter\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FreeRun|free_run_counter\(5),
	combout => \FreeRun|free_run_counter[5]~_wirecell_combout\);

-- Location: FF_X96_Y35_N17
\RandomDownCounter|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \RandomDownCounter|s_count[5]~23_combout\,
	asdata => \FreeRun|free_run_counter[5]~_wirecell_combout\,
	sload => \ReactTimeFSM|Selector11~0_combout\,
	ena => \RandomDownCounter|s_count[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RandomDownCounter|s_count\(5));

-- Location: LCCOMB_X96_Y35_N18
\RandomDownCounter|s_count[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[6]~25_combout\ = (\RandomDownCounter|s_count\(6) & ((GND) # (!\RandomDownCounter|s_count[5]~24\))) # (!\RandomDownCounter|s_count\(6) & (\RandomDownCounter|s_count[5]~24\ $ (GND)))
-- \RandomDownCounter|s_count[6]~26\ = CARRY((\RandomDownCounter|s_count\(6)) # (!\RandomDownCounter|s_count[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RandomDownCounter|s_count\(6),
	datad => VCC,
	cin => \RandomDownCounter|s_count[5]~24\,
	combout => \RandomDownCounter|s_count[6]~25_combout\,
	cout => \RandomDownCounter|s_count[6]~26\);

-- Location: LCCOMB_X97_Y35_N20
\FreeRun|free_run_counter[6]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|free_run_counter[6]~_wirecell_combout\ = !\FreeRun|free_run_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FreeRun|free_run_counter\(6),
	combout => \FreeRun|free_run_counter[6]~_wirecell_combout\);

-- Location: FF_X96_Y35_N19
\RandomDownCounter|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \RandomDownCounter|s_count[6]~25_combout\,
	asdata => \FreeRun|free_run_counter[6]~_wirecell_combout\,
	sload => \ReactTimeFSM|Selector11~0_combout\,
	ena => \RandomDownCounter|s_count[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RandomDownCounter|s_count\(6));

-- Location: LCCOMB_X96_Y35_N20
\RandomDownCounter|s_count[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[7]~27_combout\ = (\RandomDownCounter|s_count\(7) & (\RandomDownCounter|s_count[6]~26\ & VCC)) # (!\RandomDownCounter|s_count\(7) & (!\RandomDownCounter|s_count[6]~26\))
-- \RandomDownCounter|s_count[7]~28\ = CARRY((!\RandomDownCounter|s_count\(7) & !\RandomDownCounter|s_count[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RandomDownCounter|s_count\(7),
	datad => VCC,
	cin => \RandomDownCounter|s_count[6]~26\,
	combout => \RandomDownCounter|s_count[7]~27_combout\,
	cout => \RandomDownCounter|s_count[7]~28\);

-- Location: LCCOMB_X97_Y35_N22
\FreeRun|free_run_counter[7]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|free_run_counter[7]~_wirecell_combout\ = !\FreeRun|free_run_counter\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FreeRun|free_run_counter\(7),
	combout => \FreeRun|free_run_counter[7]~_wirecell_combout\);

-- Location: FF_X96_Y35_N21
\RandomDownCounter|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \RandomDownCounter|s_count[7]~27_combout\,
	asdata => \FreeRun|free_run_counter[7]~_wirecell_combout\,
	sload => \ReactTimeFSM|Selector11~0_combout\,
	ena => \RandomDownCounter|s_count[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RandomDownCounter|s_count\(7));

-- Location: LCCOMB_X96_Y35_N30
\RandomDownCounter|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|Equal0~1_combout\ = (!\RandomDownCounter|s_count\(5) & (!\RandomDownCounter|s_count\(6) & (!\RandomDownCounter|s_count\(4) & !\RandomDownCounter|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RandomDownCounter|s_count\(5),
	datab => \RandomDownCounter|s_count\(6),
	datac => \RandomDownCounter|s_count\(4),
	datad => \RandomDownCounter|s_count\(7),
	combout => \RandomDownCounter|Equal0~1_combout\);

-- Location: LCCOMB_X96_Y35_N22
\RandomDownCounter|s_count[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[8]~29_combout\ = (\RandomDownCounter|s_count\(8) & ((GND) # (!\RandomDownCounter|s_count[7]~28\))) # (!\RandomDownCounter|s_count\(8) & (\RandomDownCounter|s_count[7]~28\ $ (GND)))
-- \RandomDownCounter|s_count[8]~30\ = CARRY((\RandomDownCounter|s_count\(8)) # (!\RandomDownCounter|s_count[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RandomDownCounter|s_count\(8),
	datad => VCC,
	cin => \RandomDownCounter|s_count[7]~28\,
	combout => \RandomDownCounter|s_count[8]~29_combout\,
	cout => \RandomDownCounter|s_count[8]~30\);

-- Location: LCCOMB_X97_Y35_N12
\FreeRun|free_run_counter[8]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|free_run_counter[8]~_wirecell_combout\ = !\FreeRun|free_run_counter\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FreeRun|free_run_counter\(8),
	combout => \FreeRun|free_run_counter[8]~_wirecell_combout\);

-- Location: FF_X96_Y35_N23
\RandomDownCounter|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \RandomDownCounter|s_count[8]~29_combout\,
	asdata => \FreeRun|free_run_counter[8]~_wirecell_combout\,
	sload => \ReactTimeFSM|Selector11~0_combout\,
	ena => \RandomDownCounter|s_count[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RandomDownCounter|s_count\(8));

-- Location: LCCOMB_X96_Y35_N24
\RandomDownCounter|s_count[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[9]~31_combout\ = (\RandomDownCounter|s_count\(9) & (\RandomDownCounter|s_count[8]~30\ & VCC)) # (!\RandomDownCounter|s_count\(9) & (!\RandomDownCounter|s_count[8]~30\))
-- \RandomDownCounter|s_count[9]~32\ = CARRY((!\RandomDownCounter|s_count\(9) & !\RandomDownCounter|s_count[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RandomDownCounter|s_count\(9),
	datad => VCC,
	cin => \RandomDownCounter|s_count[8]~30\,
	combout => \RandomDownCounter|s_count[9]~31_combout\,
	cout => \RandomDownCounter|s_count[9]~32\);

-- Location: LCCOMB_X97_Y35_N10
\FreeRun|free_run_counter[9]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \FreeRun|free_run_counter[9]~_wirecell_combout\ = !\FreeRun|free_run_counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FreeRun|free_run_counter\(9),
	combout => \FreeRun|free_run_counter[9]~_wirecell_combout\);

-- Location: FF_X96_Y35_N25
\RandomDownCounter|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \RandomDownCounter|s_count[9]~31_combout\,
	asdata => \FreeRun|free_run_counter[9]~_wirecell_combout\,
	sload => \ReactTimeFSM|Selector11~0_combout\,
	ena => \RandomDownCounter|s_count[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RandomDownCounter|s_count\(9));

-- Location: LCCOMB_X96_Y35_N26
\RandomDownCounter|s_count[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[10]~33_combout\ = (\RandomDownCounter|s_count\(10) & ((GND) # (!\RandomDownCounter|s_count[9]~32\))) # (!\RandomDownCounter|s_count\(10) & (\RandomDownCounter|s_count[9]~32\ $ (GND)))
-- \RandomDownCounter|s_count[10]~34\ = CARRY((\RandomDownCounter|s_count\(10)) # (!\RandomDownCounter|s_count[9]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RandomDownCounter|s_count\(10),
	datad => VCC,
	cin => \RandomDownCounter|s_count[9]~32\,
	combout => \RandomDownCounter|s_count[10]~33_combout\,
	cout => \RandomDownCounter|s_count[10]~34\);

-- Location: FF_X96_Y35_N27
\RandomDownCounter|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \RandomDownCounter|s_count[10]~33_combout\,
	asdata => \FreeRun|free_run_counter\(10),
	sload => \ReactTimeFSM|Selector11~0_combout\,
	ena => \RandomDownCounter|s_count[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RandomDownCounter|s_count\(10));

-- Location: LCCOMB_X96_Y35_N28
\RandomDownCounter|s_count[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|s_count[11]~35_combout\ = \RandomDownCounter|s_count[10]~34\ $ (!\RandomDownCounter|s_count\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RandomDownCounter|s_count\(11),
	cin => \RandomDownCounter|s_count[10]~34\,
	combout => \RandomDownCounter|s_count[11]~35_combout\);

-- Location: FF_X96_Y35_N29
\RandomDownCounter|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \RandomDownCounter|s_count[11]~35_combout\,
	asdata => \FreeRun|free_run_counter\(11),
	sload => \ReactTimeFSM|Selector11~0_combout\,
	ena => \RandomDownCounter|s_count[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RandomDownCounter|s_count\(11));

-- Location: LCCOMB_X96_Y35_N4
\RandomDownCounter|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|Equal0~2_combout\ = (!\RandomDownCounter|s_count\(10) & (!\RandomDownCounter|s_count\(11) & (!\RandomDownCounter|s_count\(8) & !\RandomDownCounter|s_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RandomDownCounter|s_count\(10),
	datab => \RandomDownCounter|s_count\(11),
	datac => \RandomDownCounter|s_count\(8),
	datad => \RandomDownCounter|s_count\(9),
	combout => \RandomDownCounter|Equal0~2_combout\);

-- Location: LCCOMB_X96_Y35_N0
\RandomDownCounter|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|Equal0~0_combout\ = (!\RandomDownCounter|s_count\(3) & (!\RandomDownCounter|s_count\(2) & (!\RandomDownCounter|s_count\(1) & !\RandomDownCounter|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RandomDownCounter|s_count\(3),
	datab => \RandomDownCounter|s_count\(2),
	datac => \RandomDownCounter|s_count\(1),
	datad => \RandomDownCounter|s_count\(0),
	combout => \RandomDownCounter|Equal0~0_combout\);

-- Location: LCCOMB_X96_Y35_N2
\RandomDownCounter|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RandomDownCounter|Equal0~3_combout\ = (\RandomDownCounter|Equal0~1_combout\ & (\RandomDownCounter|Equal0~2_combout\ & \RandomDownCounter|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RandomDownCounter|Equal0~1_combout\,
	datac => \RandomDownCounter|Equal0~2_combout\,
	datad => \RandomDownCounter|Equal0~0_combout\,
	combout => \RandomDownCounter|Equal0~3_combout\);

-- Location: LCCOMB_X94_Y36_N28
\TimerN_Desq|s_counter~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter~18_combout\ = ((!\ReactTimeFSM|PS.DESQUA_B~q\ & !\ReactTimeFSM|PS.DESQUA_A~q\)) # (!\RandomDownCounter|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|PS.DESQUA_B~q\,
	datac => \ReactTimeFSM|PS.DESQUA_A~q\,
	datad => \RandomDownCounter|Equal0~3_combout\,
	combout => \TimerN_Desq|s_counter~18_combout\);

-- Location: LCCOMB_X94_Y36_N4
\TimerN_Desq|s_counter~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter~20_combout\ = (\TimerN_Desq|Equal0~3_combout\ & (((\TimerN_Desq|s_counter~19_combout\ & \TimerN_Desq|s_counter~18_combout\)))) # (!\TimerN_Desq|Equal0~3_combout\ & (\TimerN_Desq|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|Equal0~3_combout\,
	datab => \TimerN_Desq|Equal1~1_combout\,
	datac => \TimerN_Desq|s_counter~19_combout\,
	datad => \TimerN_Desq|s_counter~18_combout\,
	combout => \TimerN_Desq|s_counter~20_combout\);

-- Location: FF_X95_Y36_N5
\TimerN_Desq|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|s_counter[0]~12_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Desq|s_counter~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|s_counter\(0));

-- Location: LCCOMB_X95_Y36_N6
\TimerN_Desq|s_counter[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter[1]~14_combout\ = (\TimerN_Desq|s_counter\(1) & (!\TimerN_Desq|s_counter[0]~13\)) # (!\TimerN_Desq|s_counter\(1) & ((\TimerN_Desq|s_counter[0]~13\) # (GND)))
-- \TimerN_Desq|s_counter[1]~15\ = CARRY((!\TimerN_Desq|s_counter[0]~13\) # (!\TimerN_Desq|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|s_counter\(1),
	datad => VCC,
	cin => \TimerN_Desq|s_counter[0]~13\,
	combout => \TimerN_Desq|s_counter[1]~14_combout\,
	cout => \TimerN_Desq|s_counter[1]~15\);

-- Location: FF_X95_Y36_N7
\TimerN_Desq|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|s_counter[1]~14_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Desq|s_counter~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|s_counter\(1));

-- Location: LCCOMB_X95_Y36_N8
\TimerN_Desq|s_counter[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter[2]~16_combout\ = (\TimerN_Desq|s_counter\(2) & (\TimerN_Desq|s_counter[1]~15\ $ (GND))) # (!\TimerN_Desq|s_counter\(2) & (!\TimerN_Desq|s_counter[1]~15\ & VCC))
-- \TimerN_Desq|s_counter[2]~17\ = CARRY((\TimerN_Desq|s_counter\(2) & !\TimerN_Desq|s_counter[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Desq|s_counter\(2),
	datad => VCC,
	cin => \TimerN_Desq|s_counter[1]~15\,
	combout => \TimerN_Desq|s_counter[2]~16_combout\,
	cout => \TimerN_Desq|s_counter[2]~17\);

-- Location: FF_X95_Y36_N9
\TimerN_Desq|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|s_counter[2]~16_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Desq|s_counter~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|s_counter\(2));

-- Location: LCCOMB_X95_Y36_N10
\TimerN_Desq|s_counter[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter[3]~21_combout\ = (\TimerN_Desq|s_counter\(3) & (!\TimerN_Desq|s_counter[2]~17\)) # (!\TimerN_Desq|s_counter\(3) & ((\TimerN_Desq|s_counter[2]~17\) # (GND)))
-- \TimerN_Desq|s_counter[3]~22\ = CARRY((!\TimerN_Desq|s_counter[2]~17\) # (!\TimerN_Desq|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|s_counter\(3),
	datad => VCC,
	cin => \TimerN_Desq|s_counter[2]~17\,
	combout => \TimerN_Desq|s_counter[3]~21_combout\,
	cout => \TimerN_Desq|s_counter[3]~22\);

-- Location: FF_X95_Y36_N11
\TimerN_Desq|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|s_counter[3]~21_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Desq|s_counter~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|s_counter\(3));

-- Location: LCCOMB_X95_Y36_N12
\TimerN_Desq|s_counter[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter[4]~23_combout\ = (\TimerN_Desq|s_counter\(4) & (\TimerN_Desq|s_counter[3]~22\ $ (GND))) # (!\TimerN_Desq|s_counter\(4) & (!\TimerN_Desq|s_counter[3]~22\ & VCC))
-- \TimerN_Desq|s_counter[4]~24\ = CARRY((\TimerN_Desq|s_counter\(4) & !\TimerN_Desq|s_counter[3]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|s_counter\(4),
	datad => VCC,
	cin => \TimerN_Desq|s_counter[3]~22\,
	combout => \TimerN_Desq|s_counter[4]~23_combout\,
	cout => \TimerN_Desq|s_counter[4]~24\);

-- Location: FF_X95_Y36_N13
\TimerN_Desq|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|s_counter[4]~23_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Desq|s_counter~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|s_counter\(4));

-- Location: LCCOMB_X95_Y36_N14
\TimerN_Desq|s_counter[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter[5]~25_combout\ = (\TimerN_Desq|s_counter\(5) & (!\TimerN_Desq|s_counter[4]~24\)) # (!\TimerN_Desq|s_counter\(5) & ((\TimerN_Desq|s_counter[4]~24\) # (GND)))
-- \TimerN_Desq|s_counter[5]~26\ = CARRY((!\TimerN_Desq|s_counter[4]~24\) # (!\TimerN_Desq|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Desq|s_counter\(5),
	datad => VCC,
	cin => \TimerN_Desq|s_counter[4]~24\,
	combout => \TimerN_Desq|s_counter[5]~25_combout\,
	cout => \TimerN_Desq|s_counter[5]~26\);

-- Location: FF_X95_Y36_N15
\TimerN_Desq|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|s_counter[5]~25_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Desq|s_counter~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|s_counter\(5));

-- Location: LCCOMB_X95_Y36_N16
\TimerN_Desq|s_counter[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter[6]~27_combout\ = (\TimerN_Desq|s_counter\(6) & (\TimerN_Desq|s_counter[5]~26\ $ (GND))) # (!\TimerN_Desq|s_counter\(6) & (!\TimerN_Desq|s_counter[5]~26\ & VCC))
-- \TimerN_Desq|s_counter[6]~28\ = CARRY((\TimerN_Desq|s_counter\(6) & !\TimerN_Desq|s_counter[5]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Desq|s_counter\(6),
	datad => VCC,
	cin => \TimerN_Desq|s_counter[5]~26\,
	combout => \TimerN_Desq|s_counter[6]~27_combout\,
	cout => \TimerN_Desq|s_counter[6]~28\);

-- Location: FF_X95_Y36_N17
\TimerN_Desq|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|s_counter[6]~27_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Desq|s_counter~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|s_counter\(6));

-- Location: LCCOMB_X95_Y36_N18
\TimerN_Desq|s_counter[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|s_counter[7]~29_combout\ = (\TimerN_Desq|s_counter\(7) & (!\TimerN_Desq|s_counter[6]~28\)) # (!\TimerN_Desq|s_counter\(7) & ((\TimerN_Desq|s_counter[6]~28\) # (GND)))
-- \TimerN_Desq|s_counter[7]~30\ = CARRY((!\TimerN_Desq|s_counter[6]~28\) # (!\TimerN_Desq|s_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Desq|s_counter\(7),
	datad => VCC,
	cin => \TimerN_Desq|s_counter[6]~28\,
	combout => \TimerN_Desq|s_counter[7]~29_combout\,
	cout => \TimerN_Desq|s_counter[7]~30\);

-- Location: FF_X95_Y36_N19
\TimerN_Desq|s_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|s_counter[7]~29_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Desq|s_counter~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|s_counter\(7));

-- Location: FF_X95_Y36_N21
\TimerN_Desq|s_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|s_counter[8]~31_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Desq|s_counter~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|s_counter\(8));

-- Location: LCCOMB_X95_Y36_N28
\TimerN_Desq|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|Equal1~0_combout\ = (\TimerN_Desq|s_counter\(1) & (\TimerN_Desq|s_counter\(7) & (\TimerN_Desq|s_counter\(0) & \TimerN_Desq|s_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|s_counter\(1),
	datab => \TimerN_Desq|s_counter\(7),
	datac => \TimerN_Desq|s_counter\(0),
	datad => \TimerN_Desq|s_counter\(6),
	combout => \TimerN_Desq|Equal1~0_combout\);

-- Location: LCCOMB_X94_Y36_N24
\TimerN_Desq|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Desq|Equal1~1_combout\ = (\TimerN_Desq|s_counter\(8) & (\TimerN_Desq|Equal1~0_combout\ & (\TimerN_Desq|s_counter\(11) & \TimerN_Desq|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|s_counter\(8),
	datab => \TimerN_Desq|Equal1~0_combout\,
	datac => \TimerN_Desq|s_counter\(11),
	datad => \TimerN_Desq|Equal0~1_combout\,
	combout => \TimerN_Desq|Equal1~1_combout\);

-- Location: FF_X94_Y36_N25
\TimerN_Desq|timerOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Desq|Equal1~1_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Desq|timerOut~q\);

-- Location: LCCOMB_X92_Y36_N24
\ReactTimeFSM|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector19~0_combout\ = (\ReactTimeFSM|PS.WAIT_DESQUA_B~q\ & !\TimerN_Desq|timerOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.WAIT_DESQUA_B~q\,
	datac => \TimerN_Desq|timerOut~q\,
	combout => \ReactTimeFSM|Selector19~0_combout\);

-- Location: LCCOMB_X92_Y36_N12
\ReactTimeFSM|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector19~1_combout\ = (\ReactTimeFSM|Selector19~0_combout\) # ((\KEY[3]~input_o\ & (\ReactTimeFSM|PS.DESQUA_B~q\ & \RandomDownCounter|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \ReactTimeFSM|Selector19~0_combout\,
	datac => \ReactTimeFSM|PS.DESQUA_B~q\,
	datad => \RandomDownCounter|Equal0~3_combout\,
	combout => \ReactTimeFSM|Selector19~1_combout\);

-- Location: FF_X92_Y36_N13
\ReactTimeFSM|PS.WAIT_DESQUA_B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|Selector19~1_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.WAIT_DESQUA_B~q\);

-- Location: LCCOMB_X92_Y36_N16
\ReactTimeFSM|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector18~0_combout\ = (!\TimerN_Desq|timerOut~q\ & \ReactTimeFSM|PS.WAIT_DESQUA_A~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|timerOut~q\,
	datac => \ReactTimeFSM|PS.WAIT_DESQUA_A~q\,
	combout => \ReactTimeFSM|Selector18~0_combout\);

-- Location: LCCOMB_X92_Y36_N8
\ReactTimeFSM|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector18~1_combout\ = (\ReactTimeFSM|Selector18~0_combout\) # ((\ReactTimeFSM|PS.DESQUA_A~q\ & (\KEY[0]~input_o\ & \RandomDownCounter|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.DESQUA_A~q\,
	datab => \ReactTimeFSM|Selector18~0_combout\,
	datac => \KEY[0]~input_o\,
	datad => \RandomDownCounter|Equal0~3_combout\,
	combout => \ReactTimeFSM|Selector18~1_combout\);

-- Location: FF_X92_Y36_N9
\ReactTimeFSM|PS.WAIT_DESQUA_A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|Selector18~1_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.WAIT_DESQUA_A~q\);

-- Location: LCCOMB_X90_Y36_N6
\ReactTimeFSM|PS~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~38_combout\ = (\TimerN_Desq|timerOut~q\ & ((\ReactTimeFSM|PS.BOTH_DESQ~q\) # ((\ReactTimeFSM|PS.WAIT_DESQUA_B~q\) # (\ReactTimeFSM|PS.WAIT_DESQUA_A~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|timerOut~q\,
	datab => \ReactTimeFSM|PS.BOTH_DESQ~q\,
	datac => \ReactTimeFSM|PS.WAIT_DESQUA_B~q\,
	datad => \ReactTimeFSM|PS.WAIT_DESQUA_A~q\,
	combout => \ReactTimeFSM|PS~38_combout\);

-- Location: LCCOMB_X88_Y36_N24
\ReactTimeFSM|PS~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~50_combout\ = (!\KEY[3]~input_o\ & (!\TReactCountA|maxReached~q\ & (\ReactTimeFSM|PS.STIM~q\ & \KEY[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \TReactCountA|maxReached~q\,
	datac => \ReactTimeFSM|PS.STIM~q\,
	datad => \KEY[0]~input_o\,
	combout => \ReactTimeFSM|PS~50_combout\);

-- Location: LCCOMB_X88_Y36_N8
\ReactTimeFSM|PS~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~80_combout\ = (\ReactTimeFSM|PS~44_combout\ & (\ReactTimeFSM|PS~50_combout\ & ((!\SW[17]~input_o\)))) # (!\ReactTimeFSM|PS~44_combout\ & (((\ReactTimeFSM|PS.REACT_A~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~44_combout\,
	datab => \ReactTimeFSM|PS~50_combout\,
	datac => \ReactTimeFSM|PS.REACT_A~q\,
	datad => \SW[17]~input_o\,
	combout => \ReactTimeFSM|PS~80_combout\);

-- Location: FF_X88_Y36_N9
\ReactTimeFSM|PS.REACT_A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|PS~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.REACT_A~q\);

-- Location: LCCOMB_X88_Y36_N16
\ReactTimeFSM|PS~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~55_combout\ = (\ReactTimeFSM|PS~38_combout\) # ((!\KEY[0]~input_o\ & ((\ReactTimeFSM|PS.REACT_A~q\) # (\ReactTimeFSM|PS.STIM~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~38_combout\,
	datab => \ReactTimeFSM|PS.REACT_A~q\,
	datac => \ReactTimeFSM|PS.STIM~q\,
	datad => \KEY[0]~input_o\,
	combout => \ReactTimeFSM|PS~55_combout\);

-- Location: LCCOMB_X88_Y35_N0
\TReactCountB|s_count[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|s_count[0]~11_combout\ = \TReactCountB|s_count\(0) $ (VCC)
-- \TReactCountB|s_count[0]~12\ = CARRY(\TReactCountB|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountB|s_count\(0),
	datad => VCC,
	combout => \TReactCountB|s_count[0]~11_combout\,
	cout => \TReactCountB|s_count[0]~12\);

-- Location: LCCOMB_X88_Y35_N28
\TReactCountB|s_count[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|s_count[8]~33_combout\ = (\ReactTimeFSM|PS.PREP~q\) # ((!\TReactCountB|LessThan0~1_combout\ & ((\ReactTimeFSM|PS.REACT_A~q\) # (\ReactTimeFSM|PS.STIM~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.REACT_A~q\,
	datab => \ReactTimeFSM|PS.STIM~q\,
	datac => \ReactTimeFSM|PS.PREP~q\,
	datad => \TReactCountB|LessThan0~1_combout\,
	combout => \TReactCountB|s_count[8]~33_combout\);

-- Location: FF_X88_Y35_N1
\TReactCountB|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountB|s_count[0]~11_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountB|s_count[8]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountB|s_count\(0));

-- Location: LCCOMB_X88_Y35_N2
\TReactCountB|s_count[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|s_count[1]~13_combout\ = (\TReactCountB|s_count\(1) & (!\TReactCountB|s_count[0]~12\)) # (!\TReactCountB|s_count\(1) & ((\TReactCountB|s_count[0]~12\) # (GND)))
-- \TReactCountB|s_count[1]~14\ = CARRY((!\TReactCountB|s_count[0]~12\) # (!\TReactCountB|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountB|s_count\(1),
	datad => VCC,
	cin => \TReactCountB|s_count[0]~12\,
	combout => \TReactCountB|s_count[1]~13_combout\,
	cout => \TReactCountB|s_count[1]~14\);

-- Location: FF_X88_Y35_N3
\TReactCountB|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountB|s_count[1]~13_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountB|s_count[8]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountB|s_count\(1));

-- Location: LCCOMB_X88_Y35_N4
\TReactCountB|s_count[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|s_count[2]~15_combout\ = (\TReactCountB|s_count\(2) & (\TReactCountB|s_count[1]~14\ $ (GND))) # (!\TReactCountB|s_count\(2) & (!\TReactCountB|s_count[1]~14\ & VCC))
-- \TReactCountB|s_count[2]~16\ = CARRY((\TReactCountB|s_count\(2) & !\TReactCountB|s_count[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountB|s_count\(2),
	datad => VCC,
	cin => \TReactCountB|s_count[1]~14\,
	combout => \TReactCountB|s_count[2]~15_combout\,
	cout => \TReactCountB|s_count[2]~16\);

-- Location: FF_X88_Y35_N5
\TReactCountB|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountB|s_count[2]~15_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountB|s_count[8]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountB|s_count\(2));

-- Location: LCCOMB_X88_Y35_N6
\TReactCountB|s_count[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|s_count[3]~17_combout\ = (\TReactCountB|s_count\(3) & (!\TReactCountB|s_count[2]~16\)) # (!\TReactCountB|s_count\(3) & ((\TReactCountB|s_count[2]~16\) # (GND)))
-- \TReactCountB|s_count[3]~18\ = CARRY((!\TReactCountB|s_count[2]~16\) # (!\TReactCountB|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(3),
	datad => VCC,
	cin => \TReactCountB|s_count[2]~16\,
	combout => \TReactCountB|s_count[3]~17_combout\,
	cout => \TReactCountB|s_count[3]~18\);

-- Location: FF_X88_Y35_N7
\TReactCountB|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountB|s_count[3]~17_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountB|s_count[8]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountB|s_count\(3));

-- Location: LCCOMB_X88_Y35_N8
\TReactCountB|s_count[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|s_count[4]~19_combout\ = (\TReactCountB|s_count\(4) & (\TReactCountB|s_count[3]~18\ $ (GND))) # (!\TReactCountB|s_count\(4) & (!\TReactCountB|s_count[3]~18\ & VCC))
-- \TReactCountB|s_count[4]~20\ = CARRY((\TReactCountB|s_count\(4) & !\TReactCountB|s_count[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountB|s_count\(4),
	datad => VCC,
	cin => \TReactCountB|s_count[3]~18\,
	combout => \TReactCountB|s_count[4]~19_combout\,
	cout => \TReactCountB|s_count[4]~20\);

-- Location: FF_X88_Y35_N9
\TReactCountB|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountB|s_count[4]~19_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountB|s_count[8]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountB|s_count\(4));

-- Location: LCCOMB_X88_Y35_N10
\TReactCountB|s_count[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|s_count[5]~21_combout\ = (\TReactCountB|s_count\(5) & (!\TReactCountB|s_count[4]~20\)) # (!\TReactCountB|s_count\(5) & ((\TReactCountB|s_count[4]~20\) # (GND)))
-- \TReactCountB|s_count[5]~22\ = CARRY((!\TReactCountB|s_count[4]~20\) # (!\TReactCountB|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(5),
	datad => VCC,
	cin => \TReactCountB|s_count[4]~20\,
	combout => \TReactCountB|s_count[5]~21_combout\,
	cout => \TReactCountB|s_count[5]~22\);

-- Location: FF_X88_Y35_N11
\TReactCountB|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountB|s_count[5]~21_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountB|s_count[8]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountB|s_count\(5));

-- Location: LCCOMB_X88_Y35_N12
\TReactCountB|s_count[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|s_count[6]~23_combout\ = (\TReactCountB|s_count\(6) & (\TReactCountB|s_count[5]~22\ $ (GND))) # (!\TReactCountB|s_count\(6) & (!\TReactCountB|s_count[5]~22\ & VCC))
-- \TReactCountB|s_count[6]~24\ = CARRY((\TReactCountB|s_count\(6) & !\TReactCountB|s_count[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(6),
	datad => VCC,
	cin => \TReactCountB|s_count[5]~22\,
	combout => \TReactCountB|s_count[6]~23_combout\,
	cout => \TReactCountB|s_count[6]~24\);

-- Location: FF_X88_Y35_N13
\TReactCountB|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountB|s_count[6]~23_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountB|s_count[8]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountB|s_count\(6));

-- Location: LCCOMB_X88_Y35_N14
\TReactCountB|s_count[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|s_count[7]~25_combout\ = (\TReactCountB|s_count\(7) & (!\TReactCountB|s_count[6]~24\)) # (!\TReactCountB|s_count\(7) & ((\TReactCountB|s_count[6]~24\) # (GND)))
-- \TReactCountB|s_count[7]~26\ = CARRY((!\TReactCountB|s_count[6]~24\) # (!\TReactCountB|s_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountB|s_count\(7),
	datad => VCC,
	cin => \TReactCountB|s_count[6]~24\,
	combout => \TReactCountB|s_count[7]~25_combout\,
	cout => \TReactCountB|s_count[7]~26\);

-- Location: FF_X88_Y35_N15
\TReactCountB|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountB|s_count[7]~25_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountB|s_count[8]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountB|s_count\(7));

-- Location: LCCOMB_X87_Y35_N12
\TReactCountB|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|LessThan0~0_combout\ = (\TReactCountB|s_count\(7) & (\TReactCountB|s_count\(6) & ((\TReactCountB|s_count\(5)) # (\TReactCountB|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(7),
	datab => \TReactCountB|s_count\(5),
	datac => \TReactCountB|s_count\(4),
	datad => \TReactCountB|s_count\(6),
	combout => \TReactCountB|LessThan0~0_combout\);

-- Location: LCCOMB_X88_Y35_N16
\TReactCountB|s_count[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|s_count[8]~27_combout\ = (\TReactCountB|s_count\(8) & (\TReactCountB|s_count[7]~26\ $ (GND))) # (!\TReactCountB|s_count\(8) & (!\TReactCountB|s_count[7]~26\ & VCC))
-- \TReactCountB|s_count[8]~28\ = CARRY((\TReactCountB|s_count\(8) & !\TReactCountB|s_count[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountB|s_count\(8),
	datad => VCC,
	cin => \TReactCountB|s_count[7]~26\,
	combout => \TReactCountB|s_count[8]~27_combout\,
	cout => \TReactCountB|s_count[8]~28\);

-- Location: FF_X88_Y35_N17
\TReactCountB|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountB|s_count[8]~27_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountB|s_count[8]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountB|s_count\(8));

-- Location: LCCOMB_X88_Y35_N18
\TReactCountB|s_count[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|s_count[9]~29_combout\ = (\TReactCountB|s_count\(9) & (!\TReactCountB|s_count[8]~28\)) # (!\TReactCountB|s_count\(9) & ((\TReactCountB|s_count[8]~28\) # (GND)))
-- \TReactCountB|s_count[9]~30\ = CARRY((!\TReactCountB|s_count[8]~28\) # (!\TReactCountB|s_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountB|s_count\(9),
	datad => VCC,
	cin => \TReactCountB|s_count[8]~28\,
	combout => \TReactCountB|s_count[9]~29_combout\,
	cout => \TReactCountB|s_count[9]~30\);

-- Location: FF_X88_Y35_N19
\TReactCountB|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountB|s_count[9]~29_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountB|s_count[8]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountB|s_count\(9));

-- Location: LCCOMB_X88_Y35_N20
\TReactCountB|s_count[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|s_count[10]~31_combout\ = \TReactCountB|s_count\(10) $ (!\TReactCountB|s_count[9]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountB|s_count\(10),
	cin => \TReactCountB|s_count[9]~30\,
	combout => \TReactCountB|s_count[10]~31_combout\);

-- Location: FF_X88_Y35_N21
\TReactCountB|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountB|s_count[10]~31_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountB|s_count[8]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountB|s_count\(10));

-- Location: LCCOMB_X87_Y35_N14
\TReactCountB|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|LessThan0~1_combout\ = (\TReactCountB|LessThan0~0_combout\ & (\TReactCountB|s_count\(9) & (\TReactCountB|s_count\(10) & \TReactCountB|s_count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|LessThan0~0_combout\,
	datab => \TReactCountB|s_count\(9),
	datac => \TReactCountB|s_count\(10),
	datad => \TReactCountB|s_count\(8),
	combout => \TReactCountB|LessThan0~1_combout\);

-- Location: LCCOMB_X88_Y35_N26
\TReactCountB|maxReached~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountB|maxReached~0_combout\ = (\ReactTimeFSM|PS.REACT_A~q\ & (((\TReactCountB|LessThan0~1_combout\)))) # (!\ReactTimeFSM|PS.REACT_A~q\ & ((\ReactTimeFSM|PS.STIM~q\ & ((\TReactCountB|LessThan0~1_combout\))) # (!\ReactTimeFSM|PS.STIM~q\ & 
-- (\TReactCountB|maxReached~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.REACT_A~q\,
	datab => \ReactTimeFSM|PS.STIM~q\,
	datac => \TReactCountB|maxReached~q\,
	datad => \TReactCountB|LessThan0~1_combout\,
	combout => \TReactCountB|maxReached~0_combout\);

-- Location: FF_X88_Y35_N27
\TReactCountB|maxReached\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountB|maxReached~0_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountB|maxReached~q\);

-- Location: LCCOMB_X92_Y32_N8
\TimerN_Scores|s_counter[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|s_counter[0]~11_combout\ = \TimerN_Scores|s_counter\(0) $ (VCC)
-- \TimerN_Scores|s_counter[0]~12\ = CARRY(\TimerN_Scores|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Scores|s_counter\(0),
	datad => VCC,
	combout => \TimerN_Scores|s_counter[0]~11_combout\,
	cout => \TimerN_Scores|s_counter[0]~12\);

-- Location: LCCOMB_X92_Y32_N30
\TimerN_Scores|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|Equal0~1_combout\ = (!\TimerN_Scores|s_counter\(7) & (!\TimerN_Scores|s_counter\(6) & (!\TimerN_Scores|s_counter\(3) & !\TimerN_Scores|s_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Scores|s_counter\(7),
	datab => \TimerN_Scores|s_counter\(6),
	datac => \TimerN_Scores|s_counter\(3),
	datad => \TimerN_Scores|s_counter\(2),
	combout => \TimerN_Scores|Equal0~1_combout\);

-- Location: LCCOMB_X92_Y32_N22
\TimerN_Scores|s_counter[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|s_counter[7]~26_combout\ = (\TimerN_Scores|s_counter\(7) & (!\TimerN_Scores|s_counter[6]~25\)) # (!\TimerN_Scores|s_counter\(7) & ((\TimerN_Scores|s_counter[6]~25\) # (GND)))
-- \TimerN_Scores|s_counter[7]~27\ = CARRY((!\TimerN_Scores|s_counter[6]~25\) # (!\TimerN_Scores|s_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Scores|s_counter\(7),
	datad => VCC,
	cin => \TimerN_Scores|s_counter[6]~25\,
	combout => \TimerN_Scores|s_counter[7]~26_combout\,
	cout => \TimerN_Scores|s_counter[7]~27\);

-- Location: LCCOMB_X92_Y32_N24
\TimerN_Scores|s_counter[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|s_counter[8]~28_combout\ = (\TimerN_Scores|s_counter\(8) & (\TimerN_Scores|s_counter[7]~27\ $ (GND))) # (!\TimerN_Scores|s_counter\(8) & (!\TimerN_Scores|s_counter[7]~27\ & VCC))
-- \TimerN_Scores|s_counter[8]~29\ = CARRY((\TimerN_Scores|s_counter\(8) & !\TimerN_Scores|s_counter[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Scores|s_counter\(8),
	datad => VCC,
	cin => \TimerN_Scores|s_counter[7]~27\,
	combout => \TimerN_Scores|s_counter[8]~28_combout\,
	cout => \TimerN_Scores|s_counter[8]~29\);

-- Location: FF_X92_Y32_N25
\TimerN_Scores|s_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Scores|s_counter[8]~28_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Scores|s_counter~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Scores|s_counter\(8));

-- Location: LCCOMB_X92_Y32_N26
\TimerN_Scores|s_counter[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|s_counter[9]~30_combout\ = (\TimerN_Scores|s_counter\(9) & (!\TimerN_Scores|s_counter[8]~29\)) # (!\TimerN_Scores|s_counter\(9) & ((\TimerN_Scores|s_counter[8]~29\) # (GND)))
-- \TimerN_Scores|s_counter[9]~31\ = CARRY((!\TimerN_Scores|s_counter[8]~29\) # (!\TimerN_Scores|s_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Scores|s_counter\(9),
	datad => VCC,
	cin => \TimerN_Scores|s_counter[8]~29\,
	combout => \TimerN_Scores|s_counter[9]~30_combout\,
	cout => \TimerN_Scores|s_counter[9]~31\);

-- Location: FF_X92_Y32_N27
\TimerN_Scores|s_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Scores|s_counter[9]~30_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Scores|s_counter~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Scores|s_counter\(9));

-- Location: LCCOMB_X92_Y32_N28
\TimerN_Scores|s_counter[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|s_counter[10]~32_combout\ = \TimerN_Scores|s_counter[9]~31\ $ (!\TimerN_Scores|s_counter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \TimerN_Scores|s_counter\(10),
	cin => \TimerN_Scores|s_counter[9]~31\,
	combout => \TimerN_Scores|s_counter[10]~32_combout\);

-- Location: FF_X92_Y32_N29
\TimerN_Scores|s_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Scores|s_counter[10]~32_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Scores|s_counter~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Scores|s_counter\(10));

-- Location: LCCOMB_X92_Y32_N2
\TimerN_Scores|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|Equal0~2_combout\ = (\TimerN_Scores|Equal0~1_combout\ & (!\TimerN_Scores|s_counter\(10) & (!\TimerN_Scores|s_counter\(9) & !\TimerN_Scores|s_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Scores|Equal0~1_combout\,
	datab => \TimerN_Scores|s_counter\(10),
	datac => \TimerN_Scores|s_counter\(9),
	datad => \TimerN_Scores|s_counter\(8),
	combout => \TimerN_Scores|Equal0~2_combout\);

-- Location: LCCOMB_X92_Y32_N0
\TimerN_Scores|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|Equal0~0_combout\ = (!\TimerN_Scores|s_counter\(5) & !\TimerN_Scores|s_counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Scores|s_counter\(5),
	datad => \TimerN_Scores|s_counter\(4),
	combout => \TimerN_Scores|Equal0~0_combout\);

-- Location: LCCOMB_X91_Y32_N26
\TimerN_Scores|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|Equal0~3_combout\ = (\TimerN_Scores|Equal0~2_combout\ & (!\TimerN_Scores|s_counter\(1) & (\TimerN_Scores|Equal0~0_combout\ & !\TimerN_Scores|s_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Scores|Equal0~2_combout\,
	datab => \TimerN_Scores|s_counter\(1),
	datac => \TimerN_Scores|Equal0~0_combout\,
	datad => \TimerN_Scores|s_counter\(0),
	combout => \TimerN_Scores|Equal0~3_combout\);

-- Location: LCCOMB_X91_Y32_N24
\TimerN_Scores|s_counter~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|s_counter~21_combout\ = (\TimerN_Scores|Equal0~3_combout\ & (((!\ReactTimeFSM|PS.ACC~q\)) # (!\ReactTimeFSM|Equal0~4_combout\))) # (!\TimerN_Scores|Equal0~3_combout\ & (((\TimerN_Scores|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \ReactTimeFSM|PS.ACC~q\,
	datac => \TimerN_Scores|Equal0~3_combout\,
	datad => \TimerN_Scores|Equal1~2_combout\,
	combout => \TimerN_Scores|s_counter~21_combout\);

-- Location: FF_X92_Y32_N9
\TimerN_Scores|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Scores|s_counter[0]~11_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Scores|s_counter~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Scores|s_counter\(0));

-- Location: LCCOMB_X92_Y32_N10
\TimerN_Scores|s_counter[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|s_counter[1]~13_combout\ = (\TimerN_Scores|s_counter\(1) & (!\TimerN_Scores|s_counter[0]~12\)) # (!\TimerN_Scores|s_counter\(1) & ((\TimerN_Scores|s_counter[0]~12\) # (GND)))
-- \TimerN_Scores|s_counter[1]~14\ = CARRY((!\TimerN_Scores|s_counter[0]~12\) # (!\TimerN_Scores|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Scores|s_counter\(1),
	datad => VCC,
	cin => \TimerN_Scores|s_counter[0]~12\,
	combout => \TimerN_Scores|s_counter[1]~13_combout\,
	cout => \TimerN_Scores|s_counter[1]~14\);

-- Location: FF_X92_Y32_N11
\TimerN_Scores|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Scores|s_counter[1]~13_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Scores|s_counter~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Scores|s_counter\(1));

-- Location: LCCOMB_X92_Y32_N12
\TimerN_Scores|s_counter[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|s_counter[2]~15_combout\ = (\TimerN_Scores|s_counter\(2) & (\TimerN_Scores|s_counter[1]~14\ $ (GND))) # (!\TimerN_Scores|s_counter\(2) & (!\TimerN_Scores|s_counter[1]~14\ & VCC))
-- \TimerN_Scores|s_counter[2]~16\ = CARRY((\TimerN_Scores|s_counter\(2) & !\TimerN_Scores|s_counter[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Scores|s_counter\(2),
	datad => VCC,
	cin => \TimerN_Scores|s_counter[1]~14\,
	combout => \TimerN_Scores|s_counter[2]~15_combout\,
	cout => \TimerN_Scores|s_counter[2]~16\);

-- Location: FF_X92_Y32_N13
\TimerN_Scores|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Scores|s_counter[2]~15_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Scores|s_counter~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Scores|s_counter\(2));

-- Location: LCCOMB_X92_Y32_N14
\TimerN_Scores|s_counter[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|s_counter[3]~17_combout\ = (\TimerN_Scores|s_counter\(3) & (!\TimerN_Scores|s_counter[2]~16\)) # (!\TimerN_Scores|s_counter\(3) & ((\TimerN_Scores|s_counter[2]~16\) # (GND)))
-- \TimerN_Scores|s_counter[3]~18\ = CARRY((!\TimerN_Scores|s_counter[2]~16\) # (!\TimerN_Scores|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Scores|s_counter\(3),
	datad => VCC,
	cin => \TimerN_Scores|s_counter[2]~16\,
	combout => \TimerN_Scores|s_counter[3]~17_combout\,
	cout => \TimerN_Scores|s_counter[3]~18\);

-- Location: FF_X92_Y32_N15
\TimerN_Scores|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Scores|s_counter[3]~17_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Scores|s_counter~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Scores|s_counter\(3));

-- Location: LCCOMB_X92_Y32_N16
\TimerN_Scores|s_counter[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|s_counter[4]~19_combout\ = (\TimerN_Scores|s_counter\(4) & (\TimerN_Scores|s_counter[3]~18\ $ (GND))) # (!\TimerN_Scores|s_counter\(4) & (!\TimerN_Scores|s_counter[3]~18\ & VCC))
-- \TimerN_Scores|s_counter[4]~20\ = CARRY((\TimerN_Scores|s_counter\(4) & !\TimerN_Scores|s_counter[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Scores|s_counter\(4),
	datad => VCC,
	cin => \TimerN_Scores|s_counter[3]~18\,
	combout => \TimerN_Scores|s_counter[4]~19_combout\,
	cout => \TimerN_Scores|s_counter[4]~20\);

-- Location: FF_X92_Y32_N17
\TimerN_Scores|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Scores|s_counter[4]~19_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Scores|s_counter~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Scores|s_counter\(4));

-- Location: LCCOMB_X92_Y32_N18
\TimerN_Scores|s_counter[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|s_counter[5]~22_combout\ = (\TimerN_Scores|s_counter\(5) & (!\TimerN_Scores|s_counter[4]~20\)) # (!\TimerN_Scores|s_counter\(5) & ((\TimerN_Scores|s_counter[4]~20\) # (GND)))
-- \TimerN_Scores|s_counter[5]~23\ = CARRY((!\TimerN_Scores|s_counter[4]~20\) # (!\TimerN_Scores|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Scores|s_counter\(5),
	datad => VCC,
	cin => \TimerN_Scores|s_counter[4]~20\,
	combout => \TimerN_Scores|s_counter[5]~22_combout\,
	cout => \TimerN_Scores|s_counter[5]~23\);

-- Location: FF_X92_Y32_N19
\TimerN_Scores|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Scores|s_counter[5]~22_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Scores|s_counter~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Scores|s_counter\(5));

-- Location: LCCOMB_X92_Y32_N20
\TimerN_Scores|s_counter[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|s_counter[6]~24_combout\ = (\TimerN_Scores|s_counter\(6) & (\TimerN_Scores|s_counter[5]~23\ $ (GND))) # (!\TimerN_Scores|s_counter\(6) & (!\TimerN_Scores|s_counter[5]~23\ & VCC))
-- \TimerN_Scores|s_counter[6]~25\ = CARRY((\TimerN_Scores|s_counter\(6) & !\TimerN_Scores|s_counter[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Scores|s_counter\(6),
	datad => VCC,
	cin => \TimerN_Scores|s_counter[5]~23\,
	combout => \TimerN_Scores|s_counter[6]~24_combout\,
	cout => \TimerN_Scores|s_counter[6]~25\);

-- Location: FF_X92_Y32_N21
\TimerN_Scores|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Scores|s_counter[6]~24_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Scores|s_counter~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Scores|s_counter\(6));

-- Location: FF_X92_Y32_N23
\TimerN_Scores|s_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Scores|s_counter[7]~26_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Scores|s_counter~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Scores|s_counter\(7));

-- Location: LCCOMB_X92_Y32_N6
\TimerN_Scores|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|Equal1~0_combout\ = (\TimerN_Scores|s_counter\(7) & (\TimerN_Scores|s_counter\(6) & (\TimerN_Scores|s_counter\(3) & \TimerN_Scores|s_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Scores|s_counter\(7),
	datab => \TimerN_Scores|s_counter\(6),
	datac => \TimerN_Scores|s_counter\(3),
	datad => \TimerN_Scores|s_counter\(2),
	combout => \TimerN_Scores|Equal1~0_combout\);

-- Location: LCCOMB_X92_Y32_N4
\TimerN_Scores|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|Equal1~1_combout\ = (\TimerN_Scores|Equal1~0_combout\ & (\TimerN_Scores|s_counter\(10) & (\TimerN_Scores|s_counter\(9) & \TimerN_Scores|s_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Scores|Equal1~0_combout\,
	datab => \TimerN_Scores|s_counter\(10),
	datac => \TimerN_Scores|s_counter\(9),
	datad => \TimerN_Scores|s_counter\(8),
	combout => \TimerN_Scores|Equal1~1_combout\);

-- Location: LCCOMB_X91_Y32_N28
\TimerN_Scores|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Scores|Equal1~2_combout\ = (\TimerN_Scores|Equal1~1_combout\ & (\TimerN_Scores|s_counter\(1) & (\TimerN_Scores|Equal0~0_combout\ & \TimerN_Scores|s_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Scores|Equal1~1_combout\,
	datab => \TimerN_Scores|s_counter\(1),
	datac => \TimerN_Scores|Equal0~0_combout\,
	datad => \TimerN_Scores|s_counter\(0),
	combout => \TimerN_Scores|Equal1~2_combout\);

-- Location: FF_X91_Y32_N29
\TimerN_Scores|timerOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Scores|Equal1~2_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Scores|timerOut~q\);

-- Location: LCCOMB_X89_Y36_N0
\ReactTimeFSM|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector15~0_combout\ = (\ReactTimeFSM|PS.ACC~q\ & ((\ReactTimeFSM|Equal0~4_combout\) # ((!\TimerN_Scores|timerOut~q\ & \ReactTimeFSM|PS.SCORES~q\)))) # (!\ReactTimeFSM|PS.ACC~q\ & (!\TimerN_Scores|timerOut~q\ & 
-- ((\ReactTimeFSM|PS.SCORES~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.ACC~q\,
	datab => \TimerN_Scores|timerOut~q\,
	datac => \ReactTimeFSM|Equal0~4_combout\,
	datad => \ReactTimeFSM|PS.SCORES~q\,
	combout => \ReactTimeFSM|Selector15~0_combout\);

-- Location: LCCOMB_X89_Y36_N12
\ReactTimeFSM|PS.SCORES~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS.SCORES~feeder_combout\ = \ReactTimeFSM|Selector15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|Selector15~0_combout\,
	combout => \ReactTimeFSM|PS.SCORES~feeder_combout\);

-- Location: FF_X89_Y36_N13
\ReactTimeFSM|PS.SCORES\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|PS.SCORES~feeder_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.SCORES~q\);

-- Location: LCCOMB_X90_Y34_N0
\TimerN_Conclsn|s_counter[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[0]~13_combout\ = \TimerN_Conclsn|s_counter\(0) $ (VCC)
-- \TimerN_Conclsn|s_counter[0]~14\ = CARRY(\TimerN_Conclsn|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Conclsn|s_counter\(0),
	datad => VCC,
	combout => \TimerN_Conclsn|s_counter[0]~13_combout\,
	cout => \TimerN_Conclsn|s_counter[0]~14\);

-- Location: FF_X83_Y40_N15
\NRoundsSave|roundOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	asdata => \SW[2]~input_o\,
	sload => VCC,
	ena => \ReactTimeFSM|PS.CONF~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NRoundsSave|roundOut\(2));

-- Location: LCCOMB_X83_Y37_N4
\ReactTimeFSM|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Equal1~0_combout\ = (\NRoundsSave|roundOut\(2) & (\RoundCount|s_count\(2) & (\NRoundsSave|roundOut\(3) $ (!\RoundCount|s_count\(3))))) # (!\NRoundsSave|roundOut\(2) & (!\RoundCount|s_count\(2) & (\NRoundsSave|roundOut\(3) $ 
-- (!\RoundCount|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NRoundsSave|roundOut\(2),
	datab => \RoundCount|s_count\(2),
	datac => \NRoundsSave|roundOut\(3),
	datad => \RoundCount|s_count\(3),
	combout => \ReactTimeFSM|Equal1~0_combout\);

-- Location: FF_X83_Y40_N1
\NRoundsSave|roundOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	asdata => \SW[0]~input_o\,
	sload => VCC,
	ena => \ReactTimeFSM|PS.CONF~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NRoundsSave|roundOut\(0));

-- Location: FF_X83_Y40_N5
\NRoundsSave|roundOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	asdata => \SW[1]~input_o\,
	sload => VCC,
	ena => \ReactTimeFSM|PS.CONF~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NRoundsSave|roundOut\(1));

-- Location: FF_X83_Y40_N19
\NRoundsSave|roundOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	asdata => \SW[4]~input_o\,
	sload => VCC,
	ena => \ReactTimeFSM|PS.CONF~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NRoundsSave|roundOut\(4));

-- Location: LCCOMB_X83_Y39_N0
\ReactTimeFSM|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Equal1~1_combout\ = (\RoundCount|s_count\(1) & (\NRoundsSave|roundOut\(1) & (\NRoundsSave|roundOut\(4) $ (!\RoundCount|s_count\(4))))) # (!\RoundCount|s_count\(1) & (!\NRoundsSave|roundOut\(1) & (\NRoundsSave|roundOut\(4) $ 
-- (!\RoundCount|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datab => \NRoundsSave|roundOut\(1),
	datac => \NRoundsSave|roundOut\(4),
	datad => \RoundCount|s_count\(4),
	combout => \ReactTimeFSM|Equal1~1_combout\);

-- Location: LCCOMB_X83_Y40_N0
\ReactTimeFSM|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Equal1~2_combout\ = (\ReactTimeFSM|Equal1~0_combout\ & (\ReactTimeFSM|Equal1~1_combout\ & (\RoundCount|s_count\(0) $ (!\NRoundsSave|roundOut\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal1~0_combout\,
	datab => \RoundCount|s_count\(0),
	datac => \NRoundsSave|roundOut\(0),
	datad => \ReactTimeFSM|Equal1~1_combout\,
	combout => \ReactTimeFSM|Equal1~2_combout\);

-- Location: LCCOMB_X90_Y34_N26
\ReactTimeFSM|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector21~0_combout\ = (\ReactTimeFSM|PS.SCORES~q\ & (\TimerN_Scores|timerOut~q\ & \ReactTimeFSM|Equal1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|PS.SCORES~q\,
	datac => \TimerN_Scores|timerOut~q\,
	datad => \ReactTimeFSM|Equal1~2_combout\,
	combout => \ReactTimeFSM|Selector21~0_combout\);

-- Location: LCCOMB_X90_Y34_N20
\TimerN_Conclsn|s_counter[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[10]~37_combout\ = (\TimerN_Conclsn|s_counter\(10) & (\TimerN_Conclsn|s_counter[9]~36\ $ (GND))) # (!\TimerN_Conclsn|s_counter\(10) & (!\TimerN_Conclsn|s_counter[9]~36\ & VCC))
-- \TimerN_Conclsn|s_counter[10]~38\ = CARRY((\TimerN_Conclsn|s_counter\(10) & !\TimerN_Conclsn|s_counter[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Conclsn|s_counter\(10),
	datad => VCC,
	cin => \TimerN_Conclsn|s_counter[9]~36\,
	combout => \TimerN_Conclsn|s_counter[10]~37_combout\,
	cout => \TimerN_Conclsn|s_counter[10]~38\);

-- Location: LCCOMB_X90_Y34_N22
\TimerN_Conclsn|s_counter[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[11]~39_combout\ = (\TimerN_Conclsn|s_counter\(11) & (!\TimerN_Conclsn|s_counter[10]~38\)) # (!\TimerN_Conclsn|s_counter\(11) & ((\TimerN_Conclsn|s_counter[10]~38\) # (GND)))
-- \TimerN_Conclsn|s_counter[11]~40\ = CARRY((!\TimerN_Conclsn|s_counter[10]~38\) # (!\TimerN_Conclsn|s_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Conclsn|s_counter\(11),
	datad => VCC,
	cin => \TimerN_Conclsn|s_counter[10]~38\,
	combout => \TimerN_Conclsn|s_counter[11]~39_combout\,
	cout => \TimerN_Conclsn|s_counter[11]~40\);

-- Location: FF_X90_Y34_N23
\TimerN_Conclsn|s_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[11]~39_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(11));

-- Location: LCCOMB_X90_Y34_N24
\TimerN_Conclsn|s_counter[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[12]~41_combout\ = \TimerN_Conclsn|s_counter\(12) $ (!\TimerN_Conclsn|s_counter[11]~40\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Conclsn|s_counter\(12),
	cin => \TimerN_Conclsn|s_counter[11]~40\,
	combout => \TimerN_Conclsn|s_counter[12]~41_combout\);

-- Location: FF_X90_Y34_N25
\TimerN_Conclsn|s_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[12]~41_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(12));

-- Location: LCCOMB_X89_Y34_N22
\TimerN_Conclsn|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|Equal0~1_combout\ = (!\TimerN_Conclsn|s_counter\(2) & (!\TimerN_Conclsn|s_counter\(7) & (!\TimerN_Conclsn|s_counter\(0) & !\TimerN_Conclsn|s_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Conclsn|s_counter\(2),
	datab => \TimerN_Conclsn|s_counter\(7),
	datac => \TimerN_Conclsn|s_counter\(0),
	datad => \TimerN_Conclsn|s_counter\(1),
	combout => \TimerN_Conclsn|Equal0~1_combout\);

-- Location: LCCOMB_X89_Y34_N12
\TimerN_Conclsn|s_counter~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter~21_combout\ = (\TimerN_Conclsn|s_counter\(8)) # ((\TimerN_Conclsn|s_counter\(12)) # ((\TimerN_Conclsn|s_counter\(9)) # (!\TimerN_Conclsn|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Conclsn|s_counter\(8),
	datab => \TimerN_Conclsn|s_counter\(12),
	datac => \TimerN_Conclsn|Equal0~1_combout\,
	datad => \TimerN_Conclsn|s_counter\(9),
	combout => \TimerN_Conclsn|s_counter~21_combout\);

-- Location: LCCOMB_X90_Y34_N28
\TimerN_Conclsn|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|Equal0~0_combout\ = (!\TimerN_Conclsn|s_counter\(5) & (!\TimerN_Conclsn|s_counter\(3) & (!\TimerN_Conclsn|s_counter\(4) & !\TimerN_Conclsn|s_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Conclsn|s_counter\(5),
	datab => \TimerN_Conclsn|s_counter\(3),
	datac => \TimerN_Conclsn|s_counter\(4),
	datad => \TimerN_Conclsn|s_counter\(6),
	combout => \TimerN_Conclsn|Equal0~0_combout\);

-- Location: LCCOMB_X89_Y34_N14
\TimerN_Conclsn|s_counter~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter~22_combout\ = (\TimerN_Conclsn|s_counter~21_combout\) # ((\TimerN_Conclsn|s_counter\(11)) # ((\TimerN_Conclsn|s_counter\(10)) # (!\TimerN_Conclsn|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Conclsn|s_counter~21_combout\,
	datab => \TimerN_Conclsn|s_counter\(11),
	datac => \TimerN_Conclsn|s_counter\(10),
	datad => \TimerN_Conclsn|Equal0~0_combout\,
	combout => \TimerN_Conclsn|s_counter~22_combout\);

-- Location: LCCOMB_X90_Y36_N10
\TimerN_Conclsn|s_counter~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter~23_combout\ = (\TimerN_Desq|timerOut~q\ & ((\ReactTimeFSM|PS.WAIT_DESQUA_A~q\) # (\ReactTimeFSM|PS.WAIT_DESQUA_B~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|PS.WAIT_DESQUA_A~q\,
	datac => \ReactTimeFSM|PS.WAIT_DESQUA_B~q\,
	datad => \TimerN_Desq|timerOut~q\,
	combout => \TimerN_Conclsn|s_counter~23_combout\);

-- Location: LCCOMB_X90_Y34_N30
\TimerN_Conclsn|s_counter~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter~24_combout\ = (\TimerN_Conclsn|s_counter~22_combout\ & (((\TimerN_Conclsn|Equal1~2_combout\)))) # (!\TimerN_Conclsn|s_counter~22_combout\ & (!\ReactTimeFSM|Selector21~0_combout\ & ((!\TimerN_Conclsn|s_counter~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Selector21~0_combout\,
	datab => \TimerN_Conclsn|Equal1~2_combout\,
	datac => \TimerN_Conclsn|s_counter~22_combout\,
	datad => \TimerN_Conclsn|s_counter~23_combout\,
	combout => \TimerN_Conclsn|s_counter~24_combout\);

-- Location: FF_X90_Y34_N1
\TimerN_Conclsn|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[0]~13_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(0));

-- Location: LCCOMB_X90_Y34_N2
\TimerN_Conclsn|s_counter[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[1]~15_combout\ = (\TimerN_Conclsn|s_counter\(1) & (!\TimerN_Conclsn|s_counter[0]~14\)) # (!\TimerN_Conclsn|s_counter\(1) & ((\TimerN_Conclsn|s_counter[0]~14\) # (GND)))
-- \TimerN_Conclsn|s_counter[1]~16\ = CARRY((!\TimerN_Conclsn|s_counter[0]~14\) # (!\TimerN_Conclsn|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Conclsn|s_counter\(1),
	datad => VCC,
	cin => \TimerN_Conclsn|s_counter[0]~14\,
	combout => \TimerN_Conclsn|s_counter[1]~15_combout\,
	cout => \TimerN_Conclsn|s_counter[1]~16\);

-- Location: FF_X90_Y34_N3
\TimerN_Conclsn|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[1]~15_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(1));

-- Location: LCCOMB_X90_Y34_N4
\TimerN_Conclsn|s_counter[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[2]~17_combout\ = (\TimerN_Conclsn|s_counter\(2) & (\TimerN_Conclsn|s_counter[1]~16\ $ (GND))) # (!\TimerN_Conclsn|s_counter\(2) & (!\TimerN_Conclsn|s_counter[1]~16\ & VCC))
-- \TimerN_Conclsn|s_counter[2]~18\ = CARRY((\TimerN_Conclsn|s_counter\(2) & !\TimerN_Conclsn|s_counter[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Conclsn|s_counter\(2),
	datad => VCC,
	cin => \TimerN_Conclsn|s_counter[1]~16\,
	combout => \TimerN_Conclsn|s_counter[2]~17_combout\,
	cout => \TimerN_Conclsn|s_counter[2]~18\);

-- Location: FF_X90_Y34_N5
\TimerN_Conclsn|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[2]~17_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(2));

-- Location: LCCOMB_X90_Y34_N6
\TimerN_Conclsn|s_counter[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[3]~19_combout\ = (\TimerN_Conclsn|s_counter\(3) & (!\TimerN_Conclsn|s_counter[2]~18\)) # (!\TimerN_Conclsn|s_counter\(3) & ((\TimerN_Conclsn|s_counter[2]~18\) # (GND)))
-- \TimerN_Conclsn|s_counter[3]~20\ = CARRY((!\TimerN_Conclsn|s_counter[2]~18\) # (!\TimerN_Conclsn|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Conclsn|s_counter\(3),
	datad => VCC,
	cin => \TimerN_Conclsn|s_counter[2]~18\,
	combout => \TimerN_Conclsn|s_counter[3]~19_combout\,
	cout => \TimerN_Conclsn|s_counter[3]~20\);

-- Location: FF_X90_Y34_N7
\TimerN_Conclsn|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[3]~19_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(3));

-- Location: LCCOMB_X90_Y34_N8
\TimerN_Conclsn|s_counter[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[4]~25_combout\ = (\TimerN_Conclsn|s_counter\(4) & (\TimerN_Conclsn|s_counter[3]~20\ $ (GND))) # (!\TimerN_Conclsn|s_counter\(4) & (!\TimerN_Conclsn|s_counter[3]~20\ & VCC))
-- \TimerN_Conclsn|s_counter[4]~26\ = CARRY((\TimerN_Conclsn|s_counter\(4) & !\TimerN_Conclsn|s_counter[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Conclsn|s_counter\(4),
	datad => VCC,
	cin => \TimerN_Conclsn|s_counter[3]~20\,
	combout => \TimerN_Conclsn|s_counter[4]~25_combout\,
	cout => \TimerN_Conclsn|s_counter[4]~26\);

-- Location: FF_X90_Y34_N9
\TimerN_Conclsn|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[4]~25_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(4));

-- Location: LCCOMB_X90_Y34_N10
\TimerN_Conclsn|s_counter[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[5]~27_combout\ = (\TimerN_Conclsn|s_counter\(5) & (!\TimerN_Conclsn|s_counter[4]~26\)) # (!\TimerN_Conclsn|s_counter\(5) & ((\TimerN_Conclsn|s_counter[4]~26\) # (GND)))
-- \TimerN_Conclsn|s_counter[5]~28\ = CARRY((!\TimerN_Conclsn|s_counter[4]~26\) # (!\TimerN_Conclsn|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Conclsn|s_counter\(5),
	datad => VCC,
	cin => \TimerN_Conclsn|s_counter[4]~26\,
	combout => \TimerN_Conclsn|s_counter[5]~27_combout\,
	cout => \TimerN_Conclsn|s_counter[5]~28\);

-- Location: FF_X90_Y34_N11
\TimerN_Conclsn|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[5]~27_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(5));

-- Location: LCCOMB_X90_Y34_N12
\TimerN_Conclsn|s_counter[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[6]~29_combout\ = (\TimerN_Conclsn|s_counter\(6) & (\TimerN_Conclsn|s_counter[5]~28\ $ (GND))) # (!\TimerN_Conclsn|s_counter\(6) & (!\TimerN_Conclsn|s_counter[5]~28\ & VCC))
-- \TimerN_Conclsn|s_counter[6]~30\ = CARRY((\TimerN_Conclsn|s_counter\(6) & !\TimerN_Conclsn|s_counter[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Conclsn|s_counter\(6),
	datad => VCC,
	cin => \TimerN_Conclsn|s_counter[5]~28\,
	combout => \TimerN_Conclsn|s_counter[6]~29_combout\,
	cout => \TimerN_Conclsn|s_counter[6]~30\);

-- Location: FF_X90_Y34_N13
\TimerN_Conclsn|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[6]~29_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(6));

-- Location: LCCOMB_X90_Y34_N14
\TimerN_Conclsn|s_counter[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[7]~31_combout\ = (\TimerN_Conclsn|s_counter\(7) & (!\TimerN_Conclsn|s_counter[6]~30\)) # (!\TimerN_Conclsn|s_counter\(7) & ((\TimerN_Conclsn|s_counter[6]~30\) # (GND)))
-- \TimerN_Conclsn|s_counter[7]~32\ = CARRY((!\TimerN_Conclsn|s_counter[6]~30\) # (!\TimerN_Conclsn|s_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Conclsn|s_counter\(7),
	datad => VCC,
	cin => \TimerN_Conclsn|s_counter[6]~30\,
	combout => \TimerN_Conclsn|s_counter[7]~31_combout\,
	cout => \TimerN_Conclsn|s_counter[7]~32\);

-- Location: FF_X90_Y34_N15
\TimerN_Conclsn|s_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[7]~31_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(7));

-- Location: LCCOMB_X90_Y34_N16
\TimerN_Conclsn|s_counter[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[8]~33_combout\ = (\TimerN_Conclsn|s_counter\(8) & (\TimerN_Conclsn|s_counter[7]~32\ $ (GND))) # (!\TimerN_Conclsn|s_counter\(8) & (!\TimerN_Conclsn|s_counter[7]~32\ & VCC))
-- \TimerN_Conclsn|s_counter[8]~34\ = CARRY((\TimerN_Conclsn|s_counter\(8) & !\TimerN_Conclsn|s_counter[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Conclsn|s_counter\(8),
	datad => VCC,
	cin => \TimerN_Conclsn|s_counter[7]~32\,
	combout => \TimerN_Conclsn|s_counter[8]~33_combout\,
	cout => \TimerN_Conclsn|s_counter[8]~34\);

-- Location: FF_X90_Y34_N17
\TimerN_Conclsn|s_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[8]~33_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(8));

-- Location: LCCOMB_X90_Y34_N18
\TimerN_Conclsn|s_counter[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|s_counter[9]~35_combout\ = (\TimerN_Conclsn|s_counter\(9) & (!\TimerN_Conclsn|s_counter[8]~34\)) # (!\TimerN_Conclsn|s_counter\(9) & ((\TimerN_Conclsn|s_counter[8]~34\) # (GND)))
-- \TimerN_Conclsn|s_counter[9]~36\ = CARRY((!\TimerN_Conclsn|s_counter[8]~34\) # (!\TimerN_Conclsn|s_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TimerN_Conclsn|s_counter\(9),
	datad => VCC,
	cin => \TimerN_Conclsn|s_counter[8]~34\,
	combout => \TimerN_Conclsn|s_counter[9]~35_combout\,
	cout => \TimerN_Conclsn|s_counter[9]~36\);

-- Location: FF_X90_Y34_N19
\TimerN_Conclsn|s_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[9]~35_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(9));

-- Location: FF_X90_Y34_N21
\TimerN_Conclsn|s_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|s_counter[10]~37_combout\,
	asdata => \~GND~combout\,
	sclr => \SW[17]~input_o\,
	sload => \TimerN_Conclsn|s_counter~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|s_counter\(10));

-- Location: LCCOMB_X89_Y34_N30
\TimerN_Conclsn|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|Equal1~0_combout\ = (\TimerN_Conclsn|s_counter\(2) & (\TimerN_Conclsn|s_counter\(7) & (\TimerN_Conclsn|s_counter\(0) & \TimerN_Conclsn|s_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Conclsn|s_counter\(2),
	datab => \TimerN_Conclsn|s_counter\(7),
	datac => \TimerN_Conclsn|s_counter\(0),
	datad => \TimerN_Conclsn|s_counter\(1),
	combout => \TimerN_Conclsn|Equal1~0_combout\);

-- Location: LCCOMB_X89_Y34_N8
\TimerN_Conclsn|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|Equal1~1_combout\ = (\TimerN_Conclsn|s_counter\(8) & (\TimerN_Conclsn|s_counter\(12) & (\TimerN_Conclsn|Equal1~0_combout\ & \TimerN_Conclsn|s_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Conclsn|s_counter\(8),
	datab => \TimerN_Conclsn|s_counter\(12),
	datac => \TimerN_Conclsn|Equal1~0_combout\,
	datad => \TimerN_Conclsn|s_counter\(9),
	combout => \TimerN_Conclsn|Equal1~1_combout\);

-- Location: LCCOMB_X89_Y34_N24
\TimerN_Conclsn|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \TimerN_Conclsn|Equal1~2_combout\ = (!\TimerN_Conclsn|s_counter\(10) & (!\TimerN_Conclsn|s_counter\(11) & (\TimerN_Conclsn|Equal1~1_combout\ & \TimerN_Conclsn|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Conclsn|s_counter\(10),
	datab => \TimerN_Conclsn|s_counter\(11),
	datac => \TimerN_Conclsn|Equal1~1_combout\,
	datad => \TimerN_Conclsn|Equal0~0_combout\,
	combout => \TimerN_Conclsn|Equal1~2_combout\);

-- Location: FF_X89_Y34_N25
\TimerN_Conclsn|timerOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TimerN_Conclsn|Equal1~2_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TimerN_Conclsn|timerOut~q\);

-- Location: LCCOMB_X90_Y36_N24
\ReactTimeFSM|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector21~1_combout\ = (\TimerN_Desq|timerOut~q\ & ((\ReactTimeFSM|PS.WAIT_DESQUA_A~q\) # ((\ReactTimeFSM|PS.WAIT_DESQUA_B~q\)))) # (!\TimerN_Desq|timerOut~q\ & (\ReactTimeFSM|PS.CONCLSN~q\ & ((\ReactTimeFSM|PS.WAIT_DESQUA_A~q\) # 
-- (\ReactTimeFSM|PS.WAIT_DESQUA_B~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Desq|timerOut~q\,
	datab => \ReactTimeFSM|PS.WAIT_DESQUA_A~q\,
	datac => \ReactTimeFSM|PS.WAIT_DESQUA_B~q\,
	datad => \ReactTimeFSM|PS.CONCLSN~q\,
	combout => \ReactTimeFSM|Selector21~1_combout\);

-- Location: LCCOMB_X89_Y36_N18
\ReactTimeFSM|Selector21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector21~2_combout\ = (\ReactTimeFSM|Selector21~0_combout\) # ((\ReactTimeFSM|Selector21~1_combout\) # ((!\TimerN_Conclsn|timerOut~q\ & \ReactTimeFSM|PS.CONCLSN~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TimerN_Conclsn|timerOut~q\,
	datab => \ReactTimeFSM|Selector21~0_combout\,
	datac => \ReactTimeFSM|PS.CONCLSN~q\,
	datad => \ReactTimeFSM|Selector21~1_combout\,
	combout => \ReactTimeFSM|Selector21~2_combout\);

-- Location: FF_X89_Y36_N19
\ReactTimeFSM|PS.CONCLSN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|Selector21~2_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.CONCLSN~q\);

-- Location: LCCOMB_X89_Y36_N10
\ReactTimeFSM|PS~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~56_combout\ = (\ReactTimeFSM|PS.CONCLSN~q\ & (((\TimerN_Conclsn|timerOut~q\)))) # (!\ReactTimeFSM|PS.CONCLSN~q\ & (\ReactTimeFSM|PS.SCORES~q\ & (\TimerN_Scores|timerOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.SCORES~q\,
	datab => \TimerN_Scores|timerOut~q\,
	datac => \TimerN_Conclsn|timerOut~q\,
	datad => \ReactTimeFSM|PS.CONCLSN~q\,
	combout => \ReactTimeFSM|PS~56_combout\);

-- Location: LCCOMB_X89_Y36_N4
\ReactTimeFSM|PS~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~57_combout\ = (!\ReactTimeFSM|PS.REACT_A~q\ & ((\ReactTimeFSM|PS.REACT_B~q\ & (!\ReactTimeFSM|PS~29_combout\)) # (!\ReactTimeFSM|PS.REACT_B~q\ & ((\ReactTimeFSM|PS~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.REACT_A~q\,
	datab => \ReactTimeFSM|PS.REACT_B~q\,
	datac => \ReactTimeFSM|PS~29_combout\,
	datad => \ReactTimeFSM|PS~56_combout\,
	combout => \ReactTimeFSM|PS~57_combout\);

-- Location: LCCOMB_X88_Y36_N22
\ReactTimeFSM|PS~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~58_combout\ = (!\ReactTimeFSM|PS.STIM~q\ & ((\ReactTimeFSM|PS~57_combout\) # ((\TReactCountB|maxReached~q\ & \ReactTimeFSM|PS.REACT_A~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|maxReached~q\,
	datab => \ReactTimeFSM|PS.REACT_A~q\,
	datac => \ReactTimeFSM|PS.STIM~q\,
	datad => \ReactTimeFSM|PS~57_combout\,
	combout => \ReactTimeFSM|PS~58_combout\);

-- Location: LCCOMB_X92_Y36_N6
\ReactTimeFSM|PS~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~37_combout\ = (\RandomDownCounter|Equal0~3_combout\ & ((\ReactTimeFSM|PS.DELAY~q\) # ((\ReactTimeFSM|PS.DESQUA_B~q\) # (\ReactTimeFSM|PS.DESQUA_A~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.DELAY~q\,
	datab => \ReactTimeFSM|PS.DESQUA_B~q\,
	datac => \ReactTimeFSM|PS.DESQUA_A~q\,
	datad => \RandomDownCounter|Equal0~3_combout\,
	combout => \ReactTimeFSM|PS~37_combout\);

-- Location: LCCOMB_X91_Y36_N4
\ReactTimeFSM|PS~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~59_combout\ = (!\ReactTimeFSM|PS.BOTH_WAIT~q\ & ((\ReactTimeFSM|PS~55_combout\) # ((\ReactTimeFSM|PS~58_combout\) # (\ReactTimeFSM|PS~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.BOTH_WAIT~q\,
	datab => \ReactTimeFSM|PS~55_combout\,
	datac => \ReactTimeFSM|PS~58_combout\,
	datad => \ReactTimeFSM|PS~37_combout\,
	combout => \ReactTimeFSM|PS~59_combout\);

-- Location: LCCOMB_X91_Y36_N18
\ReactTimeFSM|PS~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~60_combout\ = (!\ReactTimeFSM|PS.READY_B~q\ & ((\ReactTimeFSM|PS~59_combout\) # ((\ReactTimeFSM|PS.BOTH_WAIT~q\ & \TimerN_Delay|timerOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.BOTH_WAIT~q\,
	datab => \TimerN_Delay|timerOut~q\,
	datac => \ReactTimeFSM|PS~59_combout\,
	datad => \ReactTimeFSM|PS.READY_B~q\,
	combout => \ReactTimeFSM|PS~60_combout\);

-- Location: LCCOMB_X90_Y36_N0
\ReactTimeFSM|PS~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~40_combout\ = (!\ReactTimeFSM|Selector11~0_combout\ & (((!\ReactTimeFSM|PS.CONF~q\ & !\ReactTimeFSM|PS.PREP~q\)) # (!\Debounce_plyrB|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.CONF~q\,
	datab => \ReactTimeFSM|PS.PREP~q\,
	datac => \ReactTimeFSM|Selector11~0_combout\,
	datad => \Debounce_plyrB|s_pulsedOut~q\,
	combout => \ReactTimeFSM|PS~40_combout\);

-- Location: LCCOMB_X88_Y36_N26
\ReactTimeFSM|PS~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~48_combout\ = ((!\TReactCountA|maxReached~q\ & ((\KEY[3]~input_o\) # (\KEY[0]~input_o\)))) # (!\ReactTimeFSM|PS.STIM~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \TReactCountA|maxReached~q\,
	datac => \ReactTimeFSM|PS.STIM~q\,
	datad => \KEY[0]~input_o\,
	combout => \ReactTimeFSM|PS~48_combout\);

-- Location: LCCOMB_X92_Y36_N4
\ReactTimeFSM|PS~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~34_combout\ = (\ReactTimeFSM|PS.DESQUA_B~q\ & (\KEY[3]~input_o\)) # (!\ReactTimeFSM|PS.DESQUA_B~q\ & (((\KEY[0]~input_o\) # (!\ReactTimeFSM|PS.DESQUA_A~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \ReactTimeFSM|PS.DESQUA_B~q\,
	datac => \KEY[0]~input_o\,
	datad => \ReactTimeFSM|PS.DESQUA_A~q\,
	combout => \ReactTimeFSM|PS~34_combout\);

-- Location: LCCOMB_X91_Y36_N30
\ReactTimeFSM|PS~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~35_combout\ = (!\ReactTimeFSM|PS.BOTH_READY~q\ & (!\RoundCount|s_count[1]~5_combout\ & (!\ReactTimeFSM|PS.ACC~q\ & \ReactTimeFSM|PS~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.BOTH_READY~q\,
	datab => \RoundCount|s_count[1]~5_combout\,
	datac => \ReactTimeFSM|PS.ACC~q\,
	datad => \ReactTimeFSM|PS~34_combout\,
	combout => \ReactTimeFSM|PS~35_combout\);

-- Location: LCCOMB_X92_Y36_N26
\ReactTimeFSM|PS~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~53_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & (\ReactTimeFSM|PS.DELAY~q\ & ((!\KEY[0]~input_o\) # (!\KEY[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \ReactTimeFSM|Equal0~4_combout\,
	datac => \KEY[0]~input_o\,
	datad => \ReactTimeFSM|PS.DELAY~q\,
	combout => \ReactTimeFSM|PS~53_combout\);

-- Location: LCCOMB_X91_Y36_N24
\ReactTimeFSM|PS~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~65_combout\ = (\ReactTimeFSM|PS~40_combout\ & (\ReactTimeFSM|PS~48_combout\ & (\ReactTimeFSM|PS~35_combout\ & !\ReactTimeFSM|PS~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~40_combout\,
	datab => \ReactTimeFSM|PS~48_combout\,
	datac => \ReactTimeFSM|PS~35_combout\,
	datad => \ReactTimeFSM|PS~53_combout\,
	combout => \ReactTimeFSM|PS~65_combout\);

-- Location: LCCOMB_X90_Y36_N18
\ReactTimeFSM|PS~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~66_combout\ = (\ReactTimeFSM|PS.PREP~q\ & ((\ReactTimeFSM|PS.STIM~q\ & ((!\KEY[3]~input_o\))) # (!\ReactTimeFSM|PS.STIM~q\ & (\Debounce_plyrA|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Debounce_plyrA|s_pulsedOut~q\,
	datab => \ReactTimeFSM|PS.PREP~q\,
	datac => \ReactTimeFSM|PS.STIM~q\,
	datad => \KEY[3]~input_o\,
	combout => \ReactTimeFSM|PS~66_combout\);

-- Location: LCCOMB_X89_Y36_N30
\ReactTimeFSM|PS~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~67_combout\ = (\ReactTimeFSM|PS~65_combout\ & (!\ReactTimeFSM|PS~66_combout\ & ((\ReactTimeFSM|PS~29_combout\) # (!\ReactTimeFSM|PS.STIM~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~65_combout\,
	datab => \ReactTimeFSM|PS~66_combout\,
	datac => \ReactTimeFSM|PS~29_combout\,
	datad => \ReactTimeFSM|PS.STIM~q\,
	combout => \ReactTimeFSM|PS~67_combout\);

-- Location: LCCOMB_X90_Y36_N12
\ReactTimeFSM|PS~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~68_combout\ = (\ReactTimeFSM|PS~67_combout\ & (((!\ReactTimeFSM|PS.BOTH_WAIT~q\ & !\ReactTimeFSM|PS.DELAY~q\)) # (!\ReactTimeFSM|PS~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.BOTH_WAIT~q\,
	datab => \ReactTimeFSM|PS.DELAY~q\,
	datac => \ReactTimeFSM|PS~60_combout\,
	datad => \ReactTimeFSM|PS~67_combout\,
	combout => \ReactTimeFSM|PS~68_combout\);

-- Location: LCCOMB_X90_Y36_N30
\ReactTimeFSM|PS~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~69_combout\ = (\ReactTimeFSM|PS~68_combout\ & (((!\ReactTimeFSM|PS.DESQUA_A~q\ & !\ReactTimeFSM|PS.WAIT_DESQUA_A~q\)) # (!\ReactTimeFSM|PS~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~60_combout\,
	datab => \ReactTimeFSM|PS.DESQUA_A~q\,
	datac => \ReactTimeFSM|PS~68_combout\,
	datad => \ReactTimeFSM|PS.WAIT_DESQUA_A~q\,
	combout => \ReactTimeFSM|PS~69_combout\);

-- Location: LCCOMB_X89_Y36_N28
\ReactTimeFSM|PS~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~62_combout\ = ((!\ReactTimeFSM|PS.REACT_A~q\ & !\ReactTimeFSM|PS.REACT_B~q\)) # (!\ReactTimeFSM|PS~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.REACT_A~q\,
	datab => \ReactTimeFSM|PS.REACT_B~q\,
	datad => \ReactTimeFSM|PS~60_combout\,
	combout => \ReactTimeFSM|PS~62_combout\);

-- Location: LCCOMB_X89_Y36_N26
\ReactTimeFSM|PS~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~61_combout\ = ((!\ReactTimeFSM|PS.SCORES~q\ & !\ReactTimeFSM|PS.CONCLSN~q\)) # (!\ReactTimeFSM|PS~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.SCORES~q\,
	datab => \ReactTimeFSM|PS~60_combout\,
	datad => \ReactTimeFSM|PS.CONCLSN~q\,
	combout => \ReactTimeFSM|PS~61_combout\);

-- Location: LCCOMB_X90_Y36_N2
\ReactTimeFSM|PS~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~63_combout\ = ((!\ReactTimeFSM|PS.STIM~q\ & !\ReactTimeFSM|PS.BOTH_DESQ~q\)) # (!\ReactTimeFSM|PS~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~60_combout\,
	datab => \ReactTimeFSM|PS.STIM~q\,
	datac => \ReactTimeFSM|PS.BOTH_DESQ~q\,
	combout => \ReactTimeFSM|PS~63_combout\);

-- Location: LCCOMB_X90_Y36_N20
\ReactTimeFSM|PS~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~64_combout\ = (\ReactTimeFSM|PS~63_combout\ & (((!\ReactTimeFSM|PS.DESQUA_B~q\ & !\ReactTimeFSM|PS.WAIT_DESQUA_B~q\)) # (!\ReactTimeFSM|PS~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.DESQUA_B~q\,
	datab => \ReactTimeFSM|PS.WAIT_DESQUA_B~q\,
	datac => \ReactTimeFSM|PS~60_combout\,
	datad => \ReactTimeFSM|PS~63_combout\,
	combout => \ReactTimeFSM|PS~64_combout\);

-- Location: LCCOMB_X90_Y36_N8
\ReactTimeFSM|PS~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~70_combout\ = (\ReactTimeFSM|PS~69_combout\ & (\ReactTimeFSM|PS~62_combout\ & (\ReactTimeFSM|PS~61_combout\ & \ReactTimeFSM|PS~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~69_combout\,
	datab => \ReactTimeFSM|PS~62_combout\,
	datac => \ReactTimeFSM|PS~61_combout\,
	datad => \ReactTimeFSM|PS~64_combout\,
	combout => \ReactTimeFSM|PS~70_combout\);

-- Location: LCCOMB_X91_Y36_N26
\ReactTimeFSM|PS~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~54_combout\ = (!\ReactTimeFSM|PS~34_combout\ & (\ReactTimeFSM|PS~48_combout\ & !\ReactTimeFSM|PS~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~34_combout\,
	datac => \ReactTimeFSM|PS~48_combout\,
	datad => \ReactTimeFSM|PS~53_combout\,
	combout => \ReactTimeFSM|PS~54_combout\);

-- Location: LCCOMB_X90_Y36_N14
\ReactTimeFSM|PS~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~71_combout\ = (!\SW[17]~input_o\ & ((\ReactTimeFSM|PS~70_combout\ & (\ReactTimeFSM|PS.BOTH_DESQ~q\)) # (!\ReactTimeFSM|PS~70_combout\ & ((\ReactTimeFSM|PS~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \ReactTimeFSM|PS~70_combout\,
	datac => \ReactTimeFSM|PS.BOTH_DESQ~q\,
	datad => \ReactTimeFSM|PS~54_combout\,
	combout => \ReactTimeFSM|PS~71_combout\);

-- Location: FF_X90_Y36_N15
\ReactTimeFSM|PS.BOTH_DESQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|PS~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.BOTH_DESQ~q\);

-- Location: LCCOMB_X90_Y36_N16
\ReactTimeFSM|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector4~1_combout\ = (\ReactTimeFSM|Selector4~0_combout\) # ((\ReactTimeFSM|PS.NEXTROUND~q\) # ((\ReactTimeFSM|PS.BOTH_DESQ~q\ & \TimerN_Desq|timerOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Selector4~0_combout\,
	datab => \ReactTimeFSM|PS.NEXTROUND~q\,
	datac => \ReactTimeFSM|PS.BOTH_DESQ~q\,
	datad => \TimerN_Desq|timerOut~q\,
	combout => \ReactTimeFSM|Selector4~1_combout\);

-- Location: FF_X90_Y36_N17
\ReactTimeFSM|PS.PREP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|Selector4~1_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.PREP~q\);

-- Location: LCCOMB_X88_Y36_N18
\TReactCountA|s_count[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|s_count[10]~33_combout\ = (\ReactTimeFSM|PS.PREP~q\) # ((!\TReactCountA|LessThan0~1_combout\ & ((\ReactTimeFSM|PS.STIM~q\) # (\ReactTimeFSM|PS.REACT_B~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.PREP~q\,
	datab => \ReactTimeFSM|PS.STIM~q\,
	datac => \ReactTimeFSM|PS.REACT_B~q\,
	datad => \TReactCountA|LessThan0~1_combout\,
	combout => \TReactCountA|s_count[10]~33_combout\);

-- Location: FF_X88_Y37_N11
\TReactCountA|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountA|s_count[0]~11_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountA|s_count[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountA|s_count\(0));

-- Location: LCCOMB_X88_Y37_N12
\TReactCountA|s_count[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|s_count[1]~13_combout\ = (\TReactCountA|s_count\(1) & (!\TReactCountA|s_count[0]~12\)) # (!\TReactCountA|s_count\(1) & ((\TReactCountA|s_count[0]~12\) # (GND)))
-- \TReactCountA|s_count[1]~14\ = CARRY((!\TReactCountA|s_count[0]~12\) # (!\TReactCountA|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(1),
	datad => VCC,
	cin => \TReactCountA|s_count[0]~12\,
	combout => \TReactCountA|s_count[1]~13_combout\,
	cout => \TReactCountA|s_count[1]~14\);

-- Location: FF_X88_Y37_N13
\TReactCountA|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountA|s_count[1]~13_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountA|s_count[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountA|s_count\(1));

-- Location: LCCOMB_X88_Y37_N14
\TReactCountA|s_count[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|s_count[2]~15_combout\ = (\TReactCountA|s_count\(2) & (\TReactCountA|s_count[1]~14\ $ (GND))) # (!\TReactCountA|s_count\(2) & (!\TReactCountA|s_count[1]~14\ & VCC))
-- \TReactCountA|s_count[2]~16\ = CARRY((\TReactCountA|s_count\(2) & !\TReactCountA|s_count[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountA|s_count\(2),
	datad => VCC,
	cin => \TReactCountA|s_count[1]~14\,
	combout => \TReactCountA|s_count[2]~15_combout\,
	cout => \TReactCountA|s_count[2]~16\);

-- Location: FF_X88_Y37_N15
\TReactCountA|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountA|s_count[2]~15_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountA|s_count[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountA|s_count\(2));

-- Location: LCCOMB_X88_Y37_N16
\TReactCountA|s_count[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|s_count[3]~17_combout\ = (\TReactCountA|s_count\(3) & (!\TReactCountA|s_count[2]~16\)) # (!\TReactCountA|s_count\(3) & ((\TReactCountA|s_count[2]~16\) # (GND)))
-- \TReactCountA|s_count[3]~18\ = CARRY((!\TReactCountA|s_count[2]~16\) # (!\TReactCountA|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountA|s_count\(3),
	datad => VCC,
	cin => \TReactCountA|s_count[2]~16\,
	combout => \TReactCountA|s_count[3]~17_combout\,
	cout => \TReactCountA|s_count[3]~18\);

-- Location: FF_X88_Y37_N17
\TReactCountA|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountA|s_count[3]~17_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountA|s_count[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountA|s_count\(3));

-- Location: LCCOMB_X88_Y37_N18
\TReactCountA|s_count[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|s_count[4]~19_combout\ = (\TReactCountA|s_count\(4) & (\TReactCountA|s_count[3]~18\ $ (GND))) # (!\TReactCountA|s_count\(4) & (!\TReactCountA|s_count[3]~18\ & VCC))
-- \TReactCountA|s_count[4]~20\ = CARRY((\TReactCountA|s_count\(4) & !\TReactCountA|s_count[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(4),
	datad => VCC,
	cin => \TReactCountA|s_count[3]~18\,
	combout => \TReactCountA|s_count[4]~19_combout\,
	cout => \TReactCountA|s_count[4]~20\);

-- Location: FF_X88_Y37_N19
\TReactCountA|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountA|s_count[4]~19_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountA|s_count[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountA|s_count\(4));

-- Location: LCCOMB_X88_Y37_N20
\TReactCountA|s_count[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|s_count[5]~21_combout\ = (\TReactCountA|s_count\(5) & (!\TReactCountA|s_count[4]~20\)) # (!\TReactCountA|s_count\(5) & ((\TReactCountA|s_count[4]~20\) # (GND)))
-- \TReactCountA|s_count[5]~22\ = CARRY((!\TReactCountA|s_count[4]~20\) # (!\TReactCountA|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountA|s_count\(5),
	datad => VCC,
	cin => \TReactCountA|s_count[4]~20\,
	combout => \TReactCountA|s_count[5]~21_combout\,
	cout => \TReactCountA|s_count[5]~22\);

-- Location: FF_X88_Y37_N21
\TReactCountA|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountA|s_count[5]~21_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountA|s_count[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountA|s_count\(5));

-- Location: LCCOMB_X88_Y37_N22
\TReactCountA|s_count[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|s_count[6]~23_combout\ = (\TReactCountA|s_count\(6) & (\TReactCountA|s_count[5]~22\ $ (GND))) # (!\TReactCountA|s_count\(6) & (!\TReactCountA|s_count[5]~22\ & VCC))
-- \TReactCountA|s_count[6]~24\ = CARRY((\TReactCountA|s_count\(6) & !\TReactCountA|s_count[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(6),
	datad => VCC,
	cin => \TReactCountA|s_count[5]~22\,
	combout => \TReactCountA|s_count[6]~23_combout\,
	cout => \TReactCountA|s_count[6]~24\);

-- Location: FF_X88_Y37_N23
\TReactCountA|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountA|s_count[6]~23_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountA|s_count[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountA|s_count\(6));

-- Location: LCCOMB_X88_Y37_N24
\TReactCountA|s_count[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|s_count[7]~25_combout\ = (\TReactCountA|s_count\(7) & (!\TReactCountA|s_count[6]~24\)) # (!\TReactCountA|s_count\(7) & ((\TReactCountA|s_count[6]~24\) # (GND)))
-- \TReactCountA|s_count[7]~26\ = CARRY((!\TReactCountA|s_count[6]~24\) # (!\TReactCountA|s_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountA|s_count\(7),
	datad => VCC,
	cin => \TReactCountA|s_count[6]~24\,
	combout => \TReactCountA|s_count[7]~25_combout\,
	cout => \TReactCountA|s_count[7]~26\);

-- Location: FF_X88_Y37_N25
\TReactCountA|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountA|s_count[7]~25_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountA|s_count[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountA|s_count\(7));

-- Location: LCCOMB_X88_Y37_N26
\TReactCountA|s_count[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|s_count[8]~27_combout\ = (\TReactCountA|s_count\(8) & (\TReactCountA|s_count[7]~26\ $ (GND))) # (!\TReactCountA|s_count\(8) & (!\TReactCountA|s_count[7]~26\ & VCC))
-- \TReactCountA|s_count[8]~28\ = CARRY((\TReactCountA|s_count\(8) & !\TReactCountA|s_count[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(8),
	datad => VCC,
	cin => \TReactCountA|s_count[7]~26\,
	combout => \TReactCountA|s_count[8]~27_combout\,
	cout => \TReactCountA|s_count[8]~28\);

-- Location: FF_X88_Y37_N27
\TReactCountA|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountA|s_count[8]~27_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountA|s_count[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountA|s_count\(8));

-- Location: LCCOMB_X88_Y37_N4
\TReactCountA|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|LessThan0~0_combout\ = (\TReactCountA|s_count\(6) & (\TReactCountA|s_count\(7) & ((\TReactCountA|s_count\(4)) # (\TReactCountA|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(4),
	datab => \TReactCountA|s_count\(5),
	datac => \TReactCountA|s_count\(6),
	datad => \TReactCountA|s_count\(7),
	combout => \TReactCountA|LessThan0~0_combout\);

-- Location: LCCOMB_X88_Y37_N28
\TReactCountA|s_count[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|s_count[9]~29_combout\ = (\TReactCountA|s_count\(9) & (!\TReactCountA|s_count[8]~28\)) # (!\TReactCountA|s_count\(9) & ((\TReactCountA|s_count[8]~28\) # (GND)))
-- \TReactCountA|s_count[9]~30\ = CARRY((!\TReactCountA|s_count[8]~28\) # (!\TReactCountA|s_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountA|s_count\(9),
	datad => VCC,
	cin => \TReactCountA|s_count[8]~28\,
	combout => \TReactCountA|s_count[9]~29_combout\,
	cout => \TReactCountA|s_count[9]~30\);

-- Location: FF_X88_Y37_N29
\TReactCountA|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountA|s_count[9]~29_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountA|s_count[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountA|s_count\(9));

-- Location: LCCOMB_X88_Y37_N30
\TReactCountA|s_count[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|s_count[10]~31_combout\ = \TReactCountA|s_count\(10) $ (!\TReactCountA|s_count[9]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(10),
	cin => \TReactCountA|s_count[9]~30\,
	combout => \TReactCountA|s_count[10]~31_combout\);

-- Location: FF_X88_Y37_N31
\TReactCountA|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountA|s_count[10]~31_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	ena => \TReactCountA|s_count[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountA|s_count\(10));

-- Location: LCCOMB_X88_Y37_N6
\TReactCountA|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|LessThan0~1_combout\ = (\TReactCountA|s_count\(8) & (\TReactCountA|LessThan0~0_combout\ & (\TReactCountA|s_count\(10) & \TReactCountA|s_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(8),
	datab => \TReactCountA|LessThan0~0_combout\,
	datac => \TReactCountA|s_count\(10),
	datad => \TReactCountA|s_count\(9),
	combout => \TReactCountA|LessThan0~1_combout\);

-- Location: LCCOMB_X88_Y36_N28
\TReactCountA|maxReached~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \TReactCountA|maxReached~0_combout\ = (\ReactTimeFSM|PS.REACT_B~q\ & (((\TReactCountA|LessThan0~1_combout\)))) # (!\ReactTimeFSM|PS.REACT_B~q\ & ((\ReactTimeFSM|PS.STIM~q\ & ((\TReactCountA|LessThan0~1_combout\))) # (!\ReactTimeFSM|PS.STIM~q\ & 
-- (\TReactCountA|maxReached~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.REACT_B~q\,
	datab => \ReactTimeFSM|PS.STIM~q\,
	datac => \TReactCountA|maxReached~q\,
	datad => \TReactCountA|LessThan0~1_combout\,
	combout => \TReactCountA|maxReached~0_combout\);

-- Location: FF_X88_Y36_N29
\TReactCountA|maxReached\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \TReactCountA|maxReached~0_combout\,
	sclr => \ReactTimeFSM|PS.PREP~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TReactCountA|maxReached~q\);

-- Location: LCCOMB_X88_Y36_N6
\ReactTimeFSM|PS~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~29_combout\ = (!\TReactCountA|maxReached~q\ & \KEY[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \TReactCountA|maxReached~q\,
	datad => \KEY[3]~input_o\,
	combout => \ReactTimeFSM|PS~29_combout\);

-- Location: LCCOMB_X88_Y36_N20
\ReactTimeFSM|PS~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~47_combout\ = (\ReactTimeFSM|PS~44_combout\ & !\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|PS~44_combout\,
	datad => \SW[17]~input_o\,
	combout => \ReactTimeFSM|PS~47_combout\);

-- Location: LCCOMB_X88_Y36_N10
\ReactTimeFSM|PS~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~51_combout\ = (\ReactTimeFSM|PS~29_combout\ & (\ReactTimeFSM|PS~47_combout\ & (\ReactTimeFSM|PS.STIM~q\ & !\KEY[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~29_combout\,
	datab => \ReactTimeFSM|PS~47_combout\,
	datac => \ReactTimeFSM|PS.STIM~q\,
	datad => \KEY[0]~input_o\,
	combout => \ReactTimeFSM|PS~51_combout\);

-- Location: LCCOMB_X88_Y36_N30
\ReactTimeFSM|PS~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~52_combout\ = (\ReactTimeFSM|PS~51_combout\) # ((!\ReactTimeFSM|PS~44_combout\ & \ReactTimeFSM|PS.REACT_B~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~44_combout\,
	datac => \ReactTimeFSM|PS.REACT_B~q\,
	datad => \ReactTimeFSM|PS~51_combout\,
	combout => \ReactTimeFSM|PS~52_combout\);

-- Location: FF_X88_Y36_N31
\ReactTimeFSM|PS.REACT_B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|PS~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.REACT_B~q\);

-- Location: LCCOMB_X88_Y36_N0
\ReactTimeFSM|PS~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~28_combout\ = (!\ReactTimeFSM|PS.REACT_B~q\ & ((\TReactCountB|maxReached~q\) # (!\KEY[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.REACT_B~q\,
	datac => \TReactCountB|maxReached~q\,
	datad => \KEY[0]~input_o\,
	combout => \ReactTimeFSM|PS~28_combout\);

-- Location: LCCOMB_X88_Y36_N12
\ReactTimeFSM|PS~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~30_combout\ = (\ReactTimeFSM|PS.REACT_B~q\ & ((\ReactTimeFSM|PS~28_combout\) # ((!\ReactTimeFSM|PS~29_combout\)))) # (!\ReactTimeFSM|PS.REACT_B~q\ & (\ReactTimeFSM|PS~28_combout\ & (\ReactTimeFSM|PS.REACT_A~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.REACT_B~q\,
	datab => \ReactTimeFSM|PS~28_combout\,
	datac => \ReactTimeFSM|PS.REACT_A~q\,
	datad => \ReactTimeFSM|PS~29_combout\,
	combout => \ReactTimeFSM|PS~30_combout\);

-- Location: LCCOMB_X88_Y36_N2
\ReactTimeFSM|PS~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~49_combout\ = (\ReactTimeFSM|PS~47_combout\ & (((\ReactTimeFSM|PS~30_combout\ & !\ReactTimeFSM|PS.STIM~q\)) # (!\ReactTimeFSM|PS~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~30_combout\,
	datab => \ReactTimeFSM|PS.STIM~q\,
	datac => \ReactTimeFSM|PS~48_combout\,
	datad => \ReactTimeFSM|PS~47_combout\,
	combout => \ReactTimeFSM|PS~49_combout\);

-- Location: FF_X88_Y36_N3
\ReactTimeFSM|PS.ACC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|PS~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.ACC~q\);

-- Location: LCCOMB_X89_Y36_N24
\ReactTimeFSM|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector14~0_combout\ = (\ReactTimeFSM|PS.SCORES~q\ & \TimerN_Scores|timerOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.SCORES~q\,
	datad => \TimerN_Scores|timerOut~q\,
	combout => \ReactTimeFSM|Selector14~0_combout\);

-- Location: LCCOMB_X89_Y36_N20
\ReactTimeFSM|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector14~1_combout\ = (\ReactTimeFSM|PS.ACC~q\ & (((!\ReactTimeFSM|Equal1~2_combout\ & \ReactTimeFSM|Selector14~0_combout\)) # (!\ReactTimeFSM|Equal0~4_combout\))) # (!\ReactTimeFSM|PS.ACC~q\ & (!\ReactTimeFSM|Equal1~2_combout\ & 
-- ((\ReactTimeFSM|Selector14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.ACC~q\,
	datab => \ReactTimeFSM|Equal1~2_combout\,
	datac => \ReactTimeFSM|Equal0~4_combout\,
	datad => \ReactTimeFSM|Selector14~0_combout\,
	combout => \ReactTimeFSM|Selector14~1_combout\);

-- Location: FF_X89_Y36_N21
\ReactTimeFSM|PS.NEXTROUND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|Selector14~1_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.NEXTROUND~q\);

-- Location: LCCOMB_X89_Y36_N22
\RoundCount|s_count[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RoundCount|s_count[1]~5_combout\ = (\ReactTimeFSM|PS.NEXTROUND~q\) # (!\ReactTimeFSM|PS.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|PS.INIT~q\,
	datad => \ReactTimeFSM|PS.NEXTROUND~q\,
	combout => \RoundCount|s_count[1]~5_combout\);

-- Location: FF_X82_Y36_N21
\RoundCount|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	asdata => \RoundCount|s_count[0]~6_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	sload => VCC,
	ena => \RoundCount|s_count[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RoundCount|s_count\(0));

-- Location: LCCOMB_X82_Y36_N4
\Div0|auto_generated|divider|divider|StageOut[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[7]~18_combout\ = (!\RoundCount|s_count\(0) & !\RoundCount|s_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datac => \RoundCount|s_count\(1),
	combout => \Div0|auto_generated|divider|divider|StageOut[7]~18_combout\);

-- Location: LCCOMB_X81_Y36_N2
\ReactTimeFSM|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Equal0~4_combout\ = ((\RoundCount|s_count\(3)) # ((\RoundCount|s_count\(4)) # (\RoundCount|s_count\(2)))) # (!\Div0|auto_generated|divider|divider|StageOut[7]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[7]~18_combout\,
	datab => \RoundCount|s_count\(3),
	datac => \RoundCount|s_count\(4),
	datad => \RoundCount|s_count\(2),
	combout => \ReactTimeFSM|Equal0~4_combout\);

-- Location: LCCOMB_X92_Y36_N30
\ReactTimeFSM|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector8~0_combout\ = (\ReactTimeFSM|PS.DELAY~q\ & (((\KEY[3]~input_o\ & \KEY[0]~input_o\)) # (!\ReactTimeFSM|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \ReactTimeFSM|Equal0~4_combout\,
	datac => \KEY[0]~input_o\,
	datad => \ReactTimeFSM|PS.DELAY~q\,
	combout => \ReactTimeFSM|Selector8~0_combout\);

-- Location: LCCOMB_X92_Y36_N20
\ReactTimeFSM|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector8~1_combout\ = (\KEY[3]~input_o\ & (\KEY[0]~input_o\ & !\TReactCountA|maxReached~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datac => \KEY[0]~input_o\,
	datad => \TReactCountA|maxReached~q\,
	combout => \ReactTimeFSM|Selector8~1_combout\);

-- Location: LCCOMB_X92_Y36_N10
\ReactTimeFSM|Selector8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector8~2_combout\ = (\ReactTimeFSM|Selector8~0_combout\ & (((\ReactTimeFSM|PS.STIM~q\) # (\RandomDownCounter|Equal0~3_combout\)))) # (!\ReactTimeFSM|Selector8~0_combout\ & (\ReactTimeFSM|Selector8~1_combout\ & (\ReactTimeFSM|PS.STIM~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Selector8~0_combout\,
	datab => \ReactTimeFSM|Selector8~1_combout\,
	datac => \ReactTimeFSM|PS.STIM~q\,
	datad => \RandomDownCounter|Equal0~3_combout\,
	combout => \ReactTimeFSM|Selector8~2_combout\);

-- Location: FF_X92_Y36_N11
\ReactTimeFSM|PS.STIM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \ReactTimeFSM|Selector8~2_combout\,
	sclr => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.STIM~q\);

-- Location: LCCOMB_X89_Y36_N2
\ReactTimeFSM|PS~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~42_combout\ = (!\ReactTimeFSM|PS.STIM~q\ & (!\ReactTimeFSM|PS.REACT_B~q\ & (!\ReactTimeFSM|PS.CONCLSN~q\ & !\ReactTimeFSM|PS.REACT_A~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.STIM~q\,
	datab => \ReactTimeFSM|PS.REACT_B~q\,
	datac => \ReactTimeFSM|PS.CONCLSN~q\,
	datad => \ReactTimeFSM|PS.REACT_A~q\,
	combout => \ReactTimeFSM|PS~42_combout\);

-- Location: LCCOMB_X90_Y36_N26
\ReactTimeFSM|PS~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~43_combout\ = (\ReactTimeFSM|PS~42_combout\ & !\ReactTimeFSM|PS.BOTH_WAIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~42_combout\,
	datad => \ReactTimeFSM|PS.BOTH_WAIT~q\,
	combout => \ReactTimeFSM|PS~43_combout\);

-- Location: LCCOMB_X89_Y36_N16
\ReactTimeFSM|PS~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~33_combout\ = (!\SW[17]~input_o\ & ((!\ReactTimeFSM|PS.CONCLSN~q\) # (!\TimerN_Conclsn|timerOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[17]~input_o\,
	datac => \TimerN_Conclsn|timerOut~q\,
	datad => \ReactTimeFSM|PS.CONCLSN~q\,
	combout => \ReactTimeFSM|PS~33_combout\);

-- Location: LCCOMB_X88_Y36_N14
\ReactTimeFSM|PS~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~31_combout\ = (\ReactTimeFSM|PS~30_combout\) # ((\ReactTimeFSM|PS.STIM~q\ & ((!\KEY[0]~input_o\) # (!\ReactTimeFSM|PS~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~29_combout\,
	datab => \KEY[0]~input_o\,
	datac => \ReactTimeFSM|PS.STIM~q\,
	datad => \ReactTimeFSM|PS~30_combout\,
	combout => \ReactTimeFSM|PS~31_combout\);

-- Location: LCCOMB_X91_Y36_N22
\ReactTimeFSM|PS~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~32_combout\ = (\ReactTimeFSM|PS.BOTH_WAIT~q\ & ((\TimerN_Delay|timerOut~q\) # ((\ReactTimeFSM|PS.PREP~q\ & \Debounce_plyrA|s_pulsedOut~q\)))) # (!\ReactTimeFSM|PS.BOTH_WAIT~q\ & (((\ReactTimeFSM|PS.PREP~q\ & 
-- \Debounce_plyrA|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.BOTH_WAIT~q\,
	datab => \TimerN_Delay|timerOut~q\,
	datac => \ReactTimeFSM|PS.PREP~q\,
	datad => \Debounce_plyrA|s_pulsedOut~q\,
	combout => \ReactTimeFSM|PS~32_combout\);

-- Location: LCCOMB_X90_Y36_N4
\ReactTimeFSM|PS~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~36_combout\ = ((\ReactTimeFSM|PS~31_combout\) # ((\ReactTimeFSM|PS~32_combout\) # (!\ReactTimeFSM|PS~35_combout\))) # (!\ReactTimeFSM|PS~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~33_combout\,
	datab => \ReactTimeFSM|PS~31_combout\,
	datac => \ReactTimeFSM|PS~35_combout\,
	datad => \ReactTimeFSM|PS~32_combout\,
	combout => \ReactTimeFSM|PS~36_combout\);

-- Location: LCCOMB_X89_Y36_N8
\ReactTimeFSM|PS~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~39_combout\ = (\ReactTimeFSM|PS.SCORES~q\ & (\TimerN_Scores|timerOut~q\)) # (!\ReactTimeFSM|PS.SCORES~q\ & ((\ReactTimeFSM|PS~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.SCORES~q\,
	datab => \TimerN_Scores|timerOut~q\,
	datad => \ReactTimeFSM|PS~38_combout\,
	combout => \ReactTimeFSM|PS~39_combout\);

-- Location: LCCOMB_X91_Y36_N2
\ReactTimeFSM|PS~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~41_combout\ = ((!\ReactTimeFSM|PS.READY_B~q\ & ((\ReactTimeFSM|PS~39_combout\) # (\ReactTimeFSM|PS~37_combout\)))) # (!\ReactTimeFSM|PS~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~40_combout\,
	datab => \ReactTimeFSM|PS.READY_B~q\,
	datac => \ReactTimeFSM|PS~39_combout\,
	datad => \ReactTimeFSM|PS~37_combout\,
	combout => \ReactTimeFSM|PS~41_combout\);

-- Location: LCCOMB_X91_Y36_N28
\ReactTimeFSM|PS~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~44_combout\ = (\ReactTimeFSM|PS~27_combout\) # ((\ReactTimeFSM|PS~36_combout\) # ((\ReactTimeFSM|PS~43_combout\ & \ReactTimeFSM|PS~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~43_combout\,
	datab => \ReactTimeFSM|PS~27_combout\,
	datac => \ReactTimeFSM|PS~36_combout\,
	datad => \ReactTimeFSM|PS~41_combout\,
	combout => \ReactTimeFSM|PS~44_combout\);

-- Location: LCCOMB_X89_Y36_N14
\ReactTimeFSM|PS~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS~79_combout\ = ((!\SW[17]~input_o\ & ((!\ReactTimeFSM|PS.CONCLSN~q\) # (!\TimerN_Conclsn|timerOut~q\)))) # (!\ReactTimeFSM|PS~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS~44_combout\,
	datab => \SW[17]~input_o\,
	datac => \TimerN_Conclsn|timerOut~q\,
	datad => \ReactTimeFSM|PS.CONCLSN~q\,
	combout => \ReactTimeFSM|PS~79_combout\);

-- Location: LCCOMB_X85_Y39_N24
\ReactTimeFSM|PS.INIT~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|PS.INIT~feeder_combout\ = \ReactTimeFSM|PS~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|PS~79_combout\,
	combout => \ReactTimeFSM|PS.INIT~feeder_combout\);

-- Location: FF_X85_Y39_N25
\ReactTimeFSM|PS.INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	d => \ReactTimeFSM|PS.INIT~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.INIT~q\);

-- Location: LCCOMB_X85_Y39_N22
\ReactTimeFSM|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector3~0_combout\ = ((\ReactTimeFSM|PS.CONF~q\ & !\Debounce_plyrB|s_pulsedOut~q\)) # (!\ReactTimeFSM|PS.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.CONF~q\,
	datac => \ReactTimeFSM|PS.INIT~q\,
	datad => \Debounce_plyrB|s_pulsedOut~q\,
	combout => \ReactTimeFSM|Selector3~0_combout\);

-- Location: FF_X85_Y39_N31
\ReactTimeFSM|PS.CONF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	asdata => \ReactTimeFSM|Selector3~0_combout\,
	sclr => \SW[17]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ReactTimeFSM|PS.CONF~q\);

-- Location: FF_X83_Y40_N17
\NRoundsSave|roundOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	asdata => \NRoundsSave|roundOut~0_combout\,
	sload => VCC,
	ena => \ReactTimeFSM|PS.CONF~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NRoundsSave|roundOut\(3));

-- Location: LCCOMB_X83_Y40_N10
\ReactTimeFSM|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Add0~0_combout\ = \NRoundsSave|roundOut\(0) $ (VCC)
-- \ReactTimeFSM|Add0~1\ = CARRY(\NRoundsSave|roundOut\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NRoundsSave|roundOut\(0),
	datad => VCC,
	combout => \ReactTimeFSM|Add0~0_combout\,
	cout => \ReactTimeFSM|Add0~1\);

-- Location: LCCOMB_X83_Y40_N12
\ReactTimeFSM|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Add0~2_combout\ = (\NRoundsSave|roundOut\(1) & (!\ReactTimeFSM|Add0~1\)) # (!\NRoundsSave|roundOut\(1) & ((\ReactTimeFSM|Add0~1\) # (GND)))
-- \ReactTimeFSM|Add0~3\ = CARRY((!\ReactTimeFSM|Add0~1\) # (!\NRoundsSave|roundOut\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NRoundsSave|roundOut\(1),
	datad => VCC,
	cin => \ReactTimeFSM|Add0~1\,
	combout => \ReactTimeFSM|Add0~2_combout\,
	cout => \ReactTimeFSM|Add0~3\);

-- Location: LCCOMB_X83_Y40_N14
\ReactTimeFSM|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Add0~4_combout\ = (\NRoundsSave|roundOut\(2) & (\ReactTimeFSM|Add0~3\ $ (GND))) # (!\NRoundsSave|roundOut\(2) & (!\ReactTimeFSM|Add0~3\ & VCC))
-- \ReactTimeFSM|Add0~5\ = CARRY((\NRoundsSave|roundOut\(2) & !\ReactTimeFSM|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NRoundsSave|roundOut\(2),
	datad => VCC,
	cin => \ReactTimeFSM|Add0~3\,
	combout => \ReactTimeFSM|Add0~4_combout\,
	cout => \ReactTimeFSM|Add0~5\);

-- Location: LCCOMB_X83_Y40_N16
\ReactTimeFSM|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Add0~6_combout\ = (\NRoundsSave|roundOut\(3) & (!\ReactTimeFSM|Add0~5\)) # (!\NRoundsSave|roundOut\(3) & ((\ReactTimeFSM|Add0~5\) # (GND)))
-- \ReactTimeFSM|Add0~7\ = CARRY((!\ReactTimeFSM|Add0~5\) # (!\NRoundsSave|roundOut\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NRoundsSave|roundOut\(3),
	datad => VCC,
	cin => \ReactTimeFSM|Add0~5\,
	combout => \ReactTimeFSM|Add0~6_combout\,
	cout => \ReactTimeFSM|Add0~7\);

-- Location: LCCOMB_X83_Y40_N20
\ReactTimeFSM|s_RoundsMissing[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|s_RoundsMissing[0]~0_combout\ = (\ReactTimeFSM|Add0~0_combout\ & ((GND) # (!\RoundCount|s_count\(0)))) # (!\ReactTimeFSM|Add0~0_combout\ & (\RoundCount|s_count\(0) $ (GND)))
-- \ReactTimeFSM|s_RoundsMissing[0]~1\ = CARRY((\ReactTimeFSM|Add0~0_combout\) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Add0~0_combout\,
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	cout => \ReactTimeFSM|s_RoundsMissing[0]~1\);

-- Location: LCCOMB_X83_Y40_N22
\ReactTimeFSM|s_RoundsMissing[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|s_RoundsMissing[1]~2_combout\ = (\ReactTimeFSM|Add0~2_combout\ & ((\RoundCount|s_count\(1) & (!\ReactTimeFSM|s_RoundsMissing[0]~1\)) # (!\RoundCount|s_count\(1) & (\ReactTimeFSM|s_RoundsMissing[0]~1\ & VCC)))) # 
-- (!\ReactTimeFSM|Add0~2_combout\ & ((\RoundCount|s_count\(1) & ((\ReactTimeFSM|s_RoundsMissing[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\ReactTimeFSM|s_RoundsMissing[0]~1\))))
-- \ReactTimeFSM|s_RoundsMissing[1]~3\ = CARRY((\ReactTimeFSM|Add0~2_combout\ & (\RoundCount|s_count\(1) & !\ReactTimeFSM|s_RoundsMissing[0]~1\)) # (!\ReactTimeFSM|Add0~2_combout\ & ((\RoundCount|s_count\(1)) # (!\ReactTimeFSM|s_RoundsMissing[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Add0~2_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \ReactTimeFSM|s_RoundsMissing[0]~1\,
	combout => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	cout => \ReactTimeFSM|s_RoundsMissing[1]~3\);

-- Location: LCCOMB_X83_Y40_N24
\ReactTimeFSM|s_RoundsMissing[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|s_RoundsMissing[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\ReactTimeFSM|Add0~4_combout\ $ (\ReactTimeFSM|s_RoundsMissing[1]~3\)))) # (GND)
-- \ReactTimeFSM|s_RoundsMissing[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\ReactTimeFSM|Add0~4_combout\ & !\ReactTimeFSM|s_RoundsMissing[1]~3\)) # (!\RoundCount|s_count\(2) & ((\ReactTimeFSM|Add0~4_combout\) # (!\ReactTimeFSM|s_RoundsMissing[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \ReactTimeFSM|Add0~4_combout\,
	datad => VCC,
	cin => \ReactTimeFSM|s_RoundsMissing[1]~3\,
	combout => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	cout => \ReactTimeFSM|s_RoundsMissing[2]~5\);

-- Location: LCCOMB_X83_Y40_N26
\ReactTimeFSM|s_RoundsMissing[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|s_RoundsMissing[3]~6_combout\ = (\ReactTimeFSM|Add0~6_combout\ & ((\RoundCount|s_count\(3) & (!\ReactTimeFSM|s_RoundsMissing[2]~5\)) # (!\RoundCount|s_count\(3) & (\ReactTimeFSM|s_RoundsMissing[2]~5\ & VCC)))) # 
-- (!\ReactTimeFSM|Add0~6_combout\ & ((\RoundCount|s_count\(3) & ((\ReactTimeFSM|s_RoundsMissing[2]~5\) # (GND))) # (!\RoundCount|s_count\(3) & (!\ReactTimeFSM|s_RoundsMissing[2]~5\))))
-- \ReactTimeFSM|s_RoundsMissing[3]~7\ = CARRY((\ReactTimeFSM|Add0~6_combout\ & (\RoundCount|s_count\(3) & !\ReactTimeFSM|s_RoundsMissing[2]~5\)) # (!\ReactTimeFSM|Add0~6_combout\ & ((\RoundCount|s_count\(3)) # (!\ReactTimeFSM|s_RoundsMissing[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Add0~6_combout\,
	datab => \RoundCount|s_count\(3),
	datad => VCC,
	cin => \ReactTimeFSM|s_RoundsMissing[2]~5\,
	combout => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	cout => \ReactTimeFSM|s_RoundsMissing[3]~7\);

-- Location: LCCOMB_X83_Y40_N18
\ReactTimeFSM|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Add0~8_combout\ = \ReactTimeFSM|Add0~7\ $ (!\NRoundsSave|roundOut\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NRoundsSave|roundOut\(4),
	cin => \ReactTimeFSM|Add0~7\,
	combout => \ReactTimeFSM|Add0~8_combout\);

-- Location: LCCOMB_X83_Y40_N28
\ReactTimeFSM|s_RoundsMissing[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|s_RoundsMissing[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\ReactTimeFSM|Add0~8_combout\ $ (\ReactTimeFSM|s_RoundsMissing[3]~7\)))) # (GND)
-- \ReactTimeFSM|s_RoundsMissing[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\ReactTimeFSM|Add0~8_combout\ & !\ReactTimeFSM|s_RoundsMissing[3]~7\)) # (!\RoundCount|s_count\(4) & ((\ReactTimeFSM|Add0~8_combout\) # (!\ReactTimeFSM|s_RoundsMissing[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \ReactTimeFSM|Add0~8_combout\,
	datad => VCC,
	cin => \ReactTimeFSM|s_RoundsMissing[3]~7\,
	combout => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	cout => \ReactTimeFSM|s_RoundsMissing[4]~9\);

-- Location: LCCOMB_X83_Y40_N30
\ReactTimeFSM|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Add1~0_combout\ = !\ReactTimeFSM|s_RoundsMissing[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ReactTimeFSM|s_RoundsMissing[4]~9\,
	combout => \ReactTimeFSM|Add1~0_combout\);

-- Location: LCCOMB_X83_Y40_N4
\ReactTimeFSM|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Equal2~0_combout\ = (!\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (!\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & !\ReactTimeFSM|s_RoundsMissing[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|Equal2~0_combout\);

-- Location: LCCOMB_X83_Y40_N8
\ReactTimeFSM|LEDRed[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[0]~29_combout\ = (!\ReactTimeFSM|s_RoundsMissing[4]~8_combout\ & (!\ReactTimeFSM|Add1~0_combout\ & ((\ReactTimeFSM|s_RoundsMissing[3]~6_combout\) # (!\ReactTimeFSM|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	datac => \ReactTimeFSM|Add1~0_combout\,
	datad => \ReactTimeFSM|Equal2~0_combout\,
	combout => \ReactTimeFSM|LEDRed[0]~29_combout\);

-- Location: LCCOMB_X83_Y40_N6
\ReactTimeFSM|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Equal2~1_combout\ = (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & (\ReactTimeFSM|s_RoundsMissing[4]~8_combout\ & (!\ReactTimeFSM|Add1~0_combout\ & \ReactTimeFSM|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	datac => \ReactTimeFSM|Add1~0_combout\,
	datad => \ReactTimeFSM|Equal2~0_combout\,
	combout => \ReactTimeFSM|Equal2~1_combout\);

-- Location: LCCOMB_X87_Y40_N12
\blink_gen_1Hz|s_counter[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|s_counter[0]~10_combout\ = \blink_gen_1Hz|s_counter\(0) $ (VCC)
-- \blink_gen_1Hz|s_counter[0]~11\ = CARRY(\blink_gen_1Hz|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|s_counter\(0),
	datad => VCC,
	combout => \blink_gen_1Hz|s_counter[0]~10_combout\,
	cout => \blink_gen_1Hz|s_counter[0]~11\);

-- Location: LCCOMB_X87_Y40_N22
\blink_gen_1Hz|s_counter[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|s_counter[5]~20_combout\ = (\blink_gen_1Hz|s_counter\(5) & (!\blink_gen_1Hz|s_counter[4]~19\)) # (!\blink_gen_1Hz|s_counter\(5) & ((\blink_gen_1Hz|s_counter[4]~19\) # (GND)))
-- \blink_gen_1Hz|s_counter[5]~21\ = CARRY((!\blink_gen_1Hz|s_counter[4]~19\) # (!\blink_gen_1Hz|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|s_counter\(5),
	datad => VCC,
	cin => \blink_gen_1Hz|s_counter[4]~19\,
	combout => \blink_gen_1Hz|s_counter[5]~20_combout\,
	cout => \blink_gen_1Hz|s_counter[5]~21\);

-- Location: LCCOMB_X87_Y40_N24
\blink_gen_1Hz|s_counter[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|s_counter[6]~22_combout\ = (\blink_gen_1Hz|s_counter\(6) & (\blink_gen_1Hz|s_counter[5]~21\ $ (GND))) # (!\blink_gen_1Hz|s_counter\(6) & (!\blink_gen_1Hz|s_counter[5]~21\ & VCC))
-- \blink_gen_1Hz|s_counter[6]~23\ = CARRY((\blink_gen_1Hz|s_counter\(6) & !\blink_gen_1Hz|s_counter[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_1Hz|s_counter\(6),
	datad => VCC,
	cin => \blink_gen_1Hz|s_counter[5]~21\,
	combout => \blink_gen_1Hz|s_counter[6]~22_combout\,
	cout => \blink_gen_1Hz|s_counter[6]~23\);

-- Location: FF_X87_Y40_N25
\blink_gen_1Hz|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	d => \blink_gen_1Hz|s_counter[6]~22_combout\,
	sclr => \blink_gen_1Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_1Hz|s_counter\(6));

-- Location: LCCOMB_X87_Y40_N26
\blink_gen_1Hz|s_counter[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|s_counter[7]~24_combout\ = (\blink_gen_1Hz|s_counter\(7) & (!\blink_gen_1Hz|s_counter[6]~23\)) # (!\blink_gen_1Hz|s_counter\(7) & ((\blink_gen_1Hz|s_counter[6]~23\) # (GND)))
-- \blink_gen_1Hz|s_counter[7]~25\ = CARRY((!\blink_gen_1Hz|s_counter[6]~23\) # (!\blink_gen_1Hz|s_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|s_counter\(7),
	datad => VCC,
	cin => \blink_gen_1Hz|s_counter[6]~23\,
	combout => \blink_gen_1Hz|s_counter[7]~24_combout\,
	cout => \blink_gen_1Hz|s_counter[7]~25\);

-- Location: FF_X87_Y40_N27
\blink_gen_1Hz|s_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	d => \blink_gen_1Hz|s_counter[7]~24_combout\,
	sclr => \blink_gen_1Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_1Hz|s_counter\(7));

-- Location: LCCOMB_X87_Y40_N28
\blink_gen_1Hz|s_counter[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|s_counter[8]~26_combout\ = (\blink_gen_1Hz|s_counter\(8) & (\blink_gen_1Hz|s_counter[7]~25\ $ (GND))) # (!\blink_gen_1Hz|s_counter\(8) & (!\blink_gen_1Hz|s_counter[7]~25\ & VCC))
-- \blink_gen_1Hz|s_counter[8]~27\ = CARRY((\blink_gen_1Hz|s_counter\(8) & !\blink_gen_1Hz|s_counter[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_1Hz|s_counter\(8),
	datad => VCC,
	cin => \blink_gen_1Hz|s_counter[7]~25\,
	combout => \blink_gen_1Hz|s_counter[8]~26_combout\,
	cout => \blink_gen_1Hz|s_counter[8]~27\);

-- Location: FF_X87_Y40_N29
\blink_gen_1Hz|s_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	d => \blink_gen_1Hz|s_counter[8]~26_combout\,
	sclr => \blink_gen_1Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_1Hz|s_counter\(8));

-- Location: LCCOMB_X87_Y40_N30
\blink_gen_1Hz|s_counter[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|s_counter[9]~28_combout\ = \blink_gen_1Hz|s_counter\(9) $ (\blink_gen_1Hz|s_counter[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|s_counter\(9),
	cin => \blink_gen_1Hz|s_counter[8]~27\,
	combout => \blink_gen_1Hz|s_counter[9]~28_combout\);

-- Location: FF_X87_Y40_N31
\blink_gen_1Hz|s_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	d => \blink_gen_1Hz|s_counter[9]~28_combout\,
	sclr => \blink_gen_1Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_1Hz|s_counter\(9));

-- Location: LCCOMB_X87_Y40_N10
\blink_gen_1Hz|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|LessThan0~1_combout\ = (!\blink_gen_1Hz|s_counter\(3) & (((!\blink_gen_1Hz|s_counter\(0)) # (!\blink_gen_1Hz|s_counter\(1))) # (!\blink_gen_1Hz|s_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|s_counter\(3),
	datab => \blink_gen_1Hz|s_counter\(2),
	datac => \blink_gen_1Hz|s_counter\(1),
	datad => \blink_gen_1Hz|s_counter\(0),
	combout => \blink_gen_1Hz|LessThan0~1_combout\);

-- Location: LCCOMB_X87_Y40_N8
\blink_gen_1Hz|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|LessThan0~2_combout\ = (((!\blink_gen_1Hz|s_counter\(4) & \blink_gen_1Hz|LessThan0~1_combout\)) # (!\blink_gen_1Hz|LessThan0~0_combout\)) # (!\blink_gen_1Hz|s_counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|s_counter\(9),
	datab => \blink_gen_1Hz|s_counter\(4),
	datac => \blink_gen_1Hz|LessThan0~1_combout\,
	datad => \blink_gen_1Hz|LessThan0~0_combout\,
	combout => \blink_gen_1Hz|LessThan0~2_combout\);

-- Location: LCCOMB_X87_Y40_N0
\blink_gen_1Hz|count_proc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|count_proc~0_combout\ = (\SW[17]~input_o\) # (!\blink_gen_1Hz|LessThan0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \blink_gen_1Hz|LessThan0~2_combout\,
	datad => \SW[17]~input_o\,
	combout => \blink_gen_1Hz|count_proc~0_combout\);

-- Location: FF_X87_Y40_N13
\blink_gen_1Hz|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_1Hz|s_counter[0]~10_combout\,
	sclr => \blink_gen_1Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_1Hz|s_counter\(0));

-- Location: LCCOMB_X87_Y40_N14
\blink_gen_1Hz|s_counter[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|s_counter[1]~12_combout\ = (\blink_gen_1Hz|s_counter\(1) & (!\blink_gen_1Hz|s_counter[0]~11\)) # (!\blink_gen_1Hz|s_counter\(1) & ((\blink_gen_1Hz|s_counter[0]~11\) # (GND)))
-- \blink_gen_1Hz|s_counter[1]~13\ = CARRY((!\blink_gen_1Hz|s_counter[0]~11\) # (!\blink_gen_1Hz|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_1Hz|s_counter\(1),
	datad => VCC,
	cin => \blink_gen_1Hz|s_counter[0]~11\,
	combout => \blink_gen_1Hz|s_counter[1]~12_combout\,
	cout => \blink_gen_1Hz|s_counter[1]~13\);

-- Location: FF_X87_Y40_N15
\blink_gen_1Hz|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_1Hz|s_counter[1]~12_combout\,
	sclr => \blink_gen_1Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_1Hz|s_counter\(1));

-- Location: LCCOMB_X87_Y40_N16
\blink_gen_1Hz|s_counter[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|s_counter[2]~14_combout\ = (\blink_gen_1Hz|s_counter\(2) & (\blink_gen_1Hz|s_counter[1]~13\ $ (GND))) # (!\blink_gen_1Hz|s_counter\(2) & (!\blink_gen_1Hz|s_counter[1]~13\ & VCC))
-- \blink_gen_1Hz|s_counter[2]~15\ = CARRY((\blink_gen_1Hz|s_counter\(2) & !\blink_gen_1Hz|s_counter[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|s_counter\(2),
	datad => VCC,
	cin => \blink_gen_1Hz|s_counter[1]~13\,
	combout => \blink_gen_1Hz|s_counter[2]~14_combout\,
	cout => \blink_gen_1Hz|s_counter[2]~15\);

-- Location: FF_X87_Y40_N17
\blink_gen_1Hz|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_1Hz|s_counter[2]~14_combout\,
	sclr => \blink_gen_1Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_1Hz|s_counter\(2));

-- Location: LCCOMB_X87_Y40_N18
\blink_gen_1Hz|s_counter[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|s_counter[3]~16_combout\ = (\blink_gen_1Hz|s_counter\(3) & (!\blink_gen_1Hz|s_counter[2]~15\)) # (!\blink_gen_1Hz|s_counter\(3) & ((\blink_gen_1Hz|s_counter[2]~15\) # (GND)))
-- \blink_gen_1Hz|s_counter[3]~17\ = CARRY((!\blink_gen_1Hz|s_counter[2]~15\) # (!\blink_gen_1Hz|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_1Hz|s_counter\(3),
	datad => VCC,
	cin => \blink_gen_1Hz|s_counter[2]~15\,
	combout => \blink_gen_1Hz|s_counter[3]~16_combout\,
	cout => \blink_gen_1Hz|s_counter[3]~17\);

-- Location: FF_X87_Y40_N19
\blink_gen_1Hz|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	d => \blink_gen_1Hz|s_counter[3]~16_combout\,
	sclr => \blink_gen_1Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_1Hz|s_counter\(3));

-- Location: LCCOMB_X87_Y40_N20
\blink_gen_1Hz|s_counter[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|s_counter[4]~18_combout\ = (\blink_gen_1Hz|s_counter\(4) & (\blink_gen_1Hz|s_counter[3]~17\ $ (GND))) # (!\blink_gen_1Hz|s_counter\(4) & (!\blink_gen_1Hz|s_counter[3]~17\ & VCC))
-- \blink_gen_1Hz|s_counter[4]~19\ = CARRY((\blink_gen_1Hz|s_counter\(4) & !\blink_gen_1Hz|s_counter[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_1Hz|s_counter\(4),
	datad => VCC,
	cin => \blink_gen_1Hz|s_counter[3]~17\,
	combout => \blink_gen_1Hz|s_counter[4]~18_combout\,
	cout => \blink_gen_1Hz|s_counter[4]~19\);

-- Location: FF_X87_Y40_N21
\blink_gen_1Hz|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	d => \blink_gen_1Hz|s_counter[4]~18_combout\,
	sclr => \blink_gen_1Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_1Hz|s_counter\(4));

-- Location: FF_X87_Y40_N23
\blink_gen_1Hz|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~q\,
	d => \blink_gen_1Hz|s_counter[5]~20_combout\,
	sclr => \blink_gen_1Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_1Hz|s_counter\(5));

-- Location: LCCOMB_X87_Y40_N2
\blink_gen_1Hz|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|LessThan0~0_combout\ = (\blink_gen_1Hz|s_counter\(5) & (\blink_gen_1Hz|s_counter\(8) & (\blink_gen_1Hz|s_counter\(7) & \blink_gen_1Hz|s_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|s_counter\(5),
	datab => \blink_gen_1Hz|s_counter\(8),
	datac => \blink_gen_1Hz|s_counter\(7),
	datad => \blink_gen_1Hz|s_counter\(6),
	combout => \blink_gen_1Hz|LessThan0~0_combout\);

-- Location: LCCOMB_X87_Y40_N6
\blink_gen_1Hz|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|LessThan1~0_combout\ = ((!\blink_gen_1Hz|s_counter\(3) & !\blink_gen_1Hz|s_counter\(2))) # (!\blink_gen_1Hz|s_counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_1Hz|s_counter\(3),
	datac => \blink_gen_1Hz|s_counter\(4),
	datad => \blink_gen_1Hz|s_counter\(2),
	combout => \blink_gen_1Hz|LessThan1~0_combout\);

-- Location: LCCOMB_X88_Y40_N8
\ReactTimeFSM|Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~0_combout\ = (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & (!\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & !\ReactTimeFSM|s_RoundsMissing[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|Decoder1~0_combout\);

-- Location: LCCOMB_X88_Y40_N12
\ReactTimeFSM|LEDRed[0]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[0]~72_combout\ = (\ReactTimeFSM|Decoder1~0_combout\ & ((\blink_gen_1Hz|s_counter\(9)) # ((\blink_gen_1Hz|LessThan0~0_combout\ & !\blink_gen_1Hz|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|LessThan0~0_combout\,
	datab => \blink_gen_1Hz|LessThan1~0_combout\,
	datac => \ReactTimeFSM|Decoder1~0_combout\,
	datad => \blink_gen_1Hz|s_counter\(9),
	combout => \ReactTimeFSM|LEDRed[0]~72_combout\);

-- Location: LCCOMB_X85_Y39_N0
\ReactTimeFSM|LEDRed[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[0]~28_combout\ = (!\ReactTimeFSM|PS.CONF~q\ & \ReactTimeFSM|PS.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|PS.CONF~q\,
	datad => \ReactTimeFSM|PS.INIT~q\,
	combout => \ReactTimeFSM|LEDRed[0]~28_combout\);

-- Location: LCCOMB_X81_Y40_N0
\ReactTimeFSM|LEDRed[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[0]~30_combout\ = (!\ReactTimeFSM|LEDRed[0]~72_combout\ & (\ReactTimeFSM|LEDRed[0]~28_combout\ & ((\ReactTimeFSM|LEDRed[0]~29_combout\) # (\ReactTimeFSM|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[0]~29_combout\,
	datab => \ReactTimeFSM|Equal2~1_combout\,
	datac => \ReactTimeFSM|LEDRed[0]~72_combout\,
	datad => \ReactTimeFSM|LEDRed[0]~28_combout\,
	combout => \ReactTimeFSM|LEDRed[0]~30_combout\);

-- Location: LCCOMB_X81_Y40_N10
\ReactTimeFSM|Decoder1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~1_combout\ = (!\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & (!\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & (\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & !\ReactTimeFSM|s_RoundsMissing[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	combout => \ReactTimeFSM|Decoder1~1_combout\);

-- Location: LCCOMB_X81_Y40_N16
\ReactTimeFSM|LEDRed[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[1]~31_combout\ = (!\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & !\ReactTimeFSM|s_RoundsMissing[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|LEDRed[1]~31_combout\);

-- Location: LCCOMB_X81_Y40_N24
\ReactTimeFSM|LEDRed[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[1]~32_combout\ = (\ReactTimeFSM|Equal2~1_combout\) # ((\ReactTimeFSM|LEDRed[0]~29_combout\ & ((\ReactTimeFSM|s_RoundsMissing[3]~6_combout\) # (!\ReactTimeFSM|LEDRed[1]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[0]~29_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datac => \ReactTimeFSM|LEDRed[1]~31_combout\,
	datad => \ReactTimeFSM|Equal2~1_combout\,
	combout => \ReactTimeFSM|LEDRed[1]~32_combout\);

-- Location: LCCOMB_X87_Y40_N4
\blink_gen_1Hz|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_1Hz|LessThan1~1_combout\ = (!\blink_gen_1Hz|s_counter\(9) & ((\blink_gen_1Hz|LessThan1~0_combout\) # (!\blink_gen_1Hz|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|s_counter\(9),
	datab => \blink_gen_1Hz|LessThan0~0_combout\,
	datad => \blink_gen_1Hz|LessThan1~0_combout\,
	combout => \blink_gen_1Hz|LessThan1~1_combout\);

-- Location: LCCOMB_X81_Y40_N8
\ReactTimeFSM|LEDRed[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[1]~33_combout\ = (\ReactTimeFSM|LEDRed[1]~32_combout\ & (\ReactTimeFSM|LEDRed[0]~28_combout\ & ((\blink_gen_1Hz|LessThan1~1_combout\) # (!\ReactTimeFSM|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Decoder1~1_combout\,
	datab => \ReactTimeFSM|LEDRed[1]~32_combout\,
	datac => \blink_gen_1Hz|LessThan1~1_combout\,
	datad => \ReactTimeFSM|LEDRed[0]~28_combout\,
	combout => \ReactTimeFSM|LEDRed[1]~33_combout\);

-- Location: LCCOMB_X82_Y40_N2
\ReactTimeFSM|Decoder1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~6_combout\ = (!\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & (!\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & !\ReactTimeFSM|s_RoundsMissing[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	combout => \ReactTimeFSM|Decoder1~6_combout\);

-- Location: LCCOMB_X82_Y40_N0
\ReactTimeFSM|LessThan15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan15~0_combout\ = (!\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & ((!\ReactTimeFSM|s_RoundsMissing[0]~0_combout\) # (!\ReactTimeFSM|s_RoundsMissing[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|LessThan15~0_combout\);

-- Location: LCCOMB_X82_Y40_N14
\ReactTimeFSM|LEDRed[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[2]~46_combout\ = (\ReactTimeFSM|Decoder1~6_combout\ & (((!\ReactTimeFSM|s_RoundsMissing[4]~8_combout\)))) # (!\ReactTimeFSM|Decoder1~6_combout\ & ((\ReactTimeFSM|s_RoundsMissing[4]~8_combout\) # 
-- ((!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & \ReactTimeFSM|LessThan15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Decoder1~6_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datac => \ReactTimeFSM|LessThan15~0_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	combout => \ReactTimeFSM|LEDRed[2]~46_combout\);

-- Location: LCCOMB_X82_Y40_N8
\ReactTimeFSM|LEDRed[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[2]~44_combout\ = (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & \ReactTimeFSM|s_RoundsMissing[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	combout => \ReactTimeFSM|LEDRed[2]~44_combout\);

-- Location: LCCOMB_X82_Y40_N12
\ReactTimeFSM|LEDRed[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[2]~45_combout\ = (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & (!\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & (\ReactTimeFSM|LEDRed[2]~44_combout\ & !\blink_gen_1Hz|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datac => \ReactTimeFSM|LEDRed[2]~44_combout\,
	datad => \blink_gen_1Hz|LessThan1~1_combout\,
	combout => \ReactTimeFSM|LEDRed[2]~45_combout\);

-- Location: LCCOMB_X82_Y40_N22
\ReactTimeFSM|LEDRed[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[2]~47_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & (\ReactTimeFSM|LEDRed[0]~28_combout\ & (!\ReactTimeFSM|LEDRed[2]~46_combout\ & !\ReactTimeFSM|LEDRed[2]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Add1~0_combout\,
	datab => \ReactTimeFSM|LEDRed[0]~28_combout\,
	datac => \ReactTimeFSM|LEDRed[2]~46_combout\,
	datad => \ReactTimeFSM|LEDRed[2]~45_combout\,
	combout => \ReactTimeFSM|LEDRed[2]~47_combout\);

-- Location: LCCOMB_X85_Y40_N6
\ReactTimeFSM|LEDRed[14]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[14]~48_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & (!\ReactTimeFSM|s_RoundsMissing[4]~8_combout\ & (!\ReactTimeFSM|Decoder1~6_combout\ & \ReactTimeFSM|LEDRed[0]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Add1~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	datac => \ReactTimeFSM|Decoder1~6_combout\,
	datad => \ReactTimeFSM|LEDRed[0]~28_combout\,
	combout => \ReactTimeFSM|LEDRed[14]~48_combout\);

-- Location: LCCOMB_X82_Y40_N4
\ReactTimeFSM|WideOr25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|WideOr25~0_combout\ = (!\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ $ (\ReactTimeFSM|s_RoundsMissing[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	combout => \ReactTimeFSM|WideOr25~0_combout\);

-- Location: LCCOMB_X82_Y40_N16
\ReactTimeFSM|LessThan15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan15~1_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & (((\ReactTimeFSM|s_RoundsMissing[3]~6_combout\) # (\ReactTimeFSM|s_RoundsMissing[4]~8_combout\)) # (!\ReactTimeFSM|LessThan15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Add1~0_combout\,
	datab => \ReactTimeFSM|LessThan15~0_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	combout => \ReactTimeFSM|LessThan15~1_combout\);

-- Location: LCCOMB_X82_Y40_N20
\ReactTimeFSM|LEDRed[2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[2]~49_combout\ = (\ReactTimeFSM|LEDRed[2]~45_combout\) # (((!\ReactTimeFSM|LessThan15~1_combout\) # (!\ReactTimeFSM|WideOr25~0_combout\)) # (!\ReactTimeFSM|LEDRed[14]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[2]~45_combout\,
	datab => \ReactTimeFSM|LEDRed[14]~48_combout\,
	datac => \ReactTimeFSM|WideOr25~0_combout\,
	datad => \ReactTimeFSM|LessThan15~1_combout\,
	combout => \ReactTimeFSM|LEDRed[2]~49_combout\);

-- Location: LCCOMB_X82_Y40_N30
\ReactTimeFSM|LEDRed[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed\(2) = (\ReactTimeFSM|LEDRed[2]~49_combout\ & (\ReactTimeFSM|LEDRed[2]~47_combout\)) # (!\ReactTimeFSM|LEDRed[2]~49_combout\ & ((\ReactTimeFSM|LEDRed\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[2]~47_combout\,
	datac => \ReactTimeFSM|LEDRed\(2),
	datad => \ReactTimeFSM|LEDRed[2]~49_combout\,
	combout => \ReactTimeFSM|LEDRed\(2));

-- Location: LCCOMB_X86_Y40_N30
\ReactTimeFSM|LEDRed[3]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[3]~82_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & (!\ReactTimeFSM|s_RoundsMissing[4]~8_combout\ & ((\ReactTimeFSM|s_RoundsMissing[2]~4_combout\) # (\ReactTimeFSM|s_RoundsMissing[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Add1~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	combout => \ReactTimeFSM|LEDRed[3]~82_combout\);

-- Location: LCCOMB_X86_Y40_N20
\ReactTimeFSM|Decoder1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~7_combout\ = (!\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (!\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & (\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & !\ReactTimeFSM|s_RoundsMissing[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	combout => \ReactTimeFSM|Decoder1~7_combout\);

-- Location: LCCOMB_X86_Y40_N6
\ReactTimeFSM|LEDRed[3]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[3]~73_combout\ = (\ReactTimeFSM|Decoder1~7_combout\ & ((\blink_gen_1Hz|s_counter\(9)) # ((\blink_gen_1Hz|LessThan0~0_combout\ & !\blink_gen_1Hz|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|LessThan0~0_combout\,
	datab => \blink_gen_1Hz|LessThan1~0_combout\,
	datac => \blink_gen_1Hz|s_counter\(9),
	datad => \ReactTimeFSM|Decoder1~7_combout\,
	combout => \ReactTimeFSM|LEDRed[3]~73_combout\);

-- Location: LCCOMB_X86_Y40_N24
\ReactTimeFSM|LEDRed[3]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[3]~50_combout\ = (\ReactTimeFSM|LEDRed[0]~28_combout\ & (!\ReactTimeFSM|LEDRed[3]~73_combout\ & ((\ReactTimeFSM|LEDRed[3]~82_combout\) # (\ReactTimeFSM|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[0]~28_combout\,
	datab => \ReactTimeFSM|LEDRed[3]~82_combout\,
	datac => \ReactTimeFSM|LEDRed[3]~73_combout\,
	datad => \ReactTimeFSM|Equal2~1_combout\,
	combout => \ReactTimeFSM|LEDRed[3]~50_combout\);

-- Location: LCCOMB_X86_Y40_N26
\ReactTimeFSM|LessThan14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan14~0_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & ((\ReactTimeFSM|s_RoundsMissing[4]~8_combout\) # ((\ReactTimeFSM|s_RoundsMissing[3]~6_combout\) # (\ReactTimeFSM|s_RoundsMissing[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Add1~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|LessThan14~0_combout\);

-- Location: LCCOMB_X86_Y40_N16
\ReactTimeFSM|WideOr24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|WideOr24~0_combout\ = (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & (!\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & ((\ReactTimeFSM|s_RoundsMissing[1]~2_combout\) # (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|WideOr24~0_combout\);

-- Location: LCCOMB_X86_Y40_N2
\ReactTimeFSM|LEDRed[3]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[3]~51_combout\ = (\ReactTimeFSM|LEDRed[3]~73_combout\) # (((!\ReactTimeFSM|WideOr24~0_combout\) # (!\ReactTimeFSM|LessThan14~0_combout\)) # (!\ReactTimeFSM|LEDRed[14]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[3]~73_combout\,
	datab => \ReactTimeFSM|LEDRed[14]~48_combout\,
	datac => \ReactTimeFSM|LessThan14~0_combout\,
	datad => \ReactTimeFSM|WideOr24~0_combout\,
	combout => \ReactTimeFSM|LEDRed[3]~51_combout\);

-- Location: LCCOMB_X86_Y40_N8
\ReactTimeFSM|LEDRed[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed\(3) = (\ReactTimeFSM|LEDRed[3]~51_combout\ & (\ReactTimeFSM|LEDRed[3]~50_combout\)) # (!\ReactTimeFSM|LEDRed[3]~51_combout\ & ((\ReactTimeFSM|LEDRed\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[3]~50_combout\,
	datac => \ReactTimeFSM|LEDRed\(3),
	datad => \ReactTimeFSM|LEDRed[3]~51_combout\,
	combout => \ReactTimeFSM|LEDRed\(3));

-- Location: LCCOMB_X84_Y40_N8
\ReactTimeFSM|LessThan13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan13~3_combout\ = (\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & ((\ReactTimeFSM|s_RoundsMissing[1]~2_combout\) # (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	combout => \ReactTimeFSM|LessThan13~3_combout\);

-- Location: LCCOMB_X84_Y40_N22
\ReactTimeFSM|LessThan13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan13~2_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & ((\ReactTimeFSM|s_RoundsMissing[3]~6_combout\) # ((\ReactTimeFSM|LessThan13~3_combout\) # (\ReactTimeFSM|s_RoundsMissing[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datab => \ReactTimeFSM|Add1~0_combout\,
	datac => \ReactTimeFSM|LessThan13~3_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	combout => \ReactTimeFSM|LessThan13~2_combout\);

-- Location: LCCOMB_X84_Y40_N16
\ReactTimeFSM|LEDRed[4]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[4]~74_combout\ = (!\ReactTimeFSM|PS.CONF~q\ & (\ReactTimeFSM|PS.INIT~q\ & ((\ReactTimeFSM|LEDRed[0]~29_combout\) # (\ReactTimeFSM|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.CONF~q\,
	datab => \ReactTimeFSM|LEDRed[0]~29_combout\,
	datac => \ReactTimeFSM|Equal2~1_combout\,
	datad => \ReactTimeFSM|PS.INIT~q\,
	combout => \ReactTimeFSM|LEDRed[4]~74_combout\);

-- Location: LCCOMB_X84_Y40_N18
\ReactTimeFSM|LEDRed[4]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[4]~52_combout\ = (!\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & \ReactTimeFSM|s_RoundsMissing[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	combout => \ReactTimeFSM|LEDRed[4]~52_combout\);

-- Location: LCCOMB_X84_Y40_N6
\ReactTimeFSM|LEDRed[4]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[4]~53_combout\ = (\ReactTimeFSM|LEDRed[4]~52_combout\ & ((\blink_gen_1Hz|s_counter\(9)) # ((\blink_gen_1Hz|LessThan0~0_combout\ & !\blink_gen_1Hz|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|s_counter\(9),
	datab => \blink_gen_1Hz|LessThan0~0_combout\,
	datac => \blink_gen_1Hz|LessThan1~0_combout\,
	datad => \ReactTimeFSM|LEDRed[4]~52_combout\,
	combout => \ReactTimeFSM|LEDRed[4]~53_combout\);

-- Location: LCCOMB_X84_Y40_N10
\ReactTimeFSM|LEDRed[4]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[4]~54_combout\ = (\ReactTimeFSM|LEDRed[4]~74_combout\ & (!\ReactTimeFSM|LEDRed[4]~53_combout\ & ((\ReactTimeFSM|LessThan13~2_combout\) # (\ReactTimeFSM|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LessThan13~2_combout\,
	datab => \ReactTimeFSM|LEDRed[4]~74_combout\,
	datac => \ReactTimeFSM|Equal2~1_combout\,
	datad => \ReactTimeFSM|LEDRed[4]~53_combout\,
	combout => \ReactTimeFSM|LEDRed[4]~54_combout\);

-- Location: LCCOMB_X84_Y40_N4
\ReactTimeFSM|WideOr23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|WideOr23~0_combout\ = (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & (\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ $ (((\ReactTimeFSM|s_RoundsMissing[1]~2_combout\) # (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	combout => \ReactTimeFSM|WideOr23~0_combout\);

-- Location: LCCOMB_X84_Y40_N12
\ReactTimeFSM|LEDRed[4]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[4]~55_combout\ = (((\ReactTimeFSM|LEDRed[4]~53_combout\) # (!\ReactTimeFSM|LessThan13~2_combout\)) # (!\ReactTimeFSM|WideOr23~0_combout\)) # (!\ReactTimeFSM|LEDRed[14]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[14]~48_combout\,
	datab => \ReactTimeFSM|WideOr23~0_combout\,
	datac => \ReactTimeFSM|LessThan13~2_combout\,
	datad => \ReactTimeFSM|LEDRed[4]~53_combout\,
	combout => \ReactTimeFSM|LEDRed[4]~55_combout\);

-- Location: LCCOMB_X84_Y40_N20
\ReactTimeFSM|LEDRed[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed\(4) = (\ReactTimeFSM|LEDRed[4]~55_combout\ & (\ReactTimeFSM|LEDRed[4]~54_combout\)) # (!\ReactTimeFSM|LEDRed[4]~55_combout\ & ((\ReactTimeFSM|LEDRed\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[4]~54_combout\,
	datab => \ReactTimeFSM|LEDRed\(4),
	datad => \ReactTimeFSM|LEDRed[4]~55_combout\,
	combout => \ReactTimeFSM|LEDRed\(4));

-- Location: LCCOMB_X88_Y40_N16
\ReactTimeFSM|Decoder1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~8_combout\ = (!\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & (\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & !\ReactTimeFSM|s_RoundsMissing[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	combout => \ReactTimeFSM|Decoder1~8_combout\);

-- Location: LCCOMB_X88_Y40_N26
\ReactTimeFSM|LEDRed[5]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[5]~75_combout\ = (\ReactTimeFSM|PS.INIT~q\ & (!\ReactTimeFSM|PS.CONF~q\ & ((\blink_gen_1Hz|LessThan1~1_combout\) # (!\ReactTimeFSM|Decoder1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.INIT~q\,
	datab => \ReactTimeFSM|PS.CONF~q\,
	datac => \blink_gen_1Hz|LessThan1~1_combout\,
	datad => \ReactTimeFSM|Decoder1~8_combout\,
	combout => \ReactTimeFSM|LEDRed[5]~75_combout\);

-- Location: LCCOMB_X88_Y40_N6
\ReactTimeFSM|LessThan12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan12~0_combout\ = (\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & \ReactTimeFSM|s_RoundsMissing[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	combout => \ReactTimeFSM|LessThan12~0_combout\);

-- Location: LCCOMB_X88_Y40_N30
\ReactTimeFSM|LessThan12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan12~1_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & ((\ReactTimeFSM|s_RoundsMissing[4]~8_combout\) # ((\ReactTimeFSM|s_RoundsMissing[3]~6_combout\) # (\ReactTimeFSM|LessThan12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datac => \ReactTimeFSM|Add1~0_combout\,
	datad => \ReactTimeFSM|LessThan12~0_combout\,
	combout => \ReactTimeFSM|LessThan12~1_combout\);

-- Location: LCCOMB_X88_Y40_N22
\ReactTimeFSM|LEDRed[5]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[5]~56_combout\ = (\ReactTimeFSM|LEDRed[5]~75_combout\ & ((\ReactTimeFSM|Equal2~1_combout\) # ((\ReactTimeFSM|LessThan12~1_combout\ & \ReactTimeFSM|LEDRed[0]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[5]~75_combout\,
	datab => \ReactTimeFSM|LessThan12~1_combout\,
	datac => \ReactTimeFSM|Equal2~1_combout\,
	datad => \ReactTimeFSM|LEDRed[0]~29_combout\,
	combout => \ReactTimeFSM|LEDRed[5]~56_combout\);

-- Location: LCCOMB_X88_Y40_N14
\ReactTimeFSM|WideOr22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|WideOr22~0_combout\ = (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & ((\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & ((!\ReactTimeFSM|s_RoundsMissing[2]~4_combout\))) # (!\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & 
-- ((\ReactTimeFSM|s_RoundsMissing[0]~0_combout\) # (\ReactTimeFSM|s_RoundsMissing[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|WideOr22~0_combout\);

-- Location: LCCOMB_X88_Y40_N18
\ReactTimeFSM|LEDRed[5]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[5]~76_combout\ = (\ReactTimeFSM|Decoder1~8_combout\ & ((\blink_gen_1Hz|s_counter\(9)) # ((\blink_gen_1Hz|LessThan0~0_combout\ & !\blink_gen_1Hz|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|LessThan0~0_combout\,
	datab => \ReactTimeFSM|Decoder1~8_combout\,
	datac => \blink_gen_1Hz|LessThan1~0_combout\,
	datad => \blink_gen_1Hz|s_counter\(9),
	combout => \ReactTimeFSM|LEDRed[5]~76_combout\);

-- Location: LCCOMB_X88_Y40_N28
\ReactTimeFSM|LEDRed[5]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[5]~57_combout\ = (((\ReactTimeFSM|LEDRed[5]~76_combout\) # (!\ReactTimeFSM|WideOr22~0_combout\)) # (!\ReactTimeFSM|LEDRed[14]~48_combout\)) # (!\ReactTimeFSM|LessThan12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LessThan12~1_combout\,
	datab => \ReactTimeFSM|LEDRed[14]~48_combout\,
	datac => \ReactTimeFSM|WideOr22~0_combout\,
	datad => \ReactTimeFSM|LEDRed[5]~76_combout\,
	combout => \ReactTimeFSM|LEDRed[5]~57_combout\);

-- Location: LCCOMB_X88_Y40_N4
\ReactTimeFSM|LEDRed[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed\(5) = (\ReactTimeFSM|LEDRed[5]~57_combout\ & (\ReactTimeFSM|LEDRed[5]~56_combout\)) # (!\ReactTimeFSM|LEDRed[5]~57_combout\ & ((\ReactTimeFSM|LEDRed\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|LEDRed[5]~56_combout\,
	datac => \ReactTimeFSM|LEDRed\(5),
	datad => \ReactTimeFSM|LEDRed[5]~57_combout\,
	combout => \ReactTimeFSM|LEDRed\(5));

-- Location: LCCOMB_X83_Y40_N2
\ReactTimeFSM|LEDRed[6]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[6]~58_combout\ = (\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & \ReactTimeFSM|s_RoundsMissing[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|LEDRed[6]~58_combout\);

-- Location: LCCOMB_X84_Y40_N2
\ReactTimeFSM|LEDRed[6]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[6]~59_combout\ = (\ReactTimeFSM|LEDRed[6]~58_combout\ & ((\blink_gen_1Hz|s_counter\(9)) # ((\blink_gen_1Hz|LessThan0~0_combout\ & !\blink_gen_1Hz|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_1Hz|s_counter\(9),
	datab => \blink_gen_1Hz|LessThan0~0_combout\,
	datac => \blink_gen_1Hz|LessThan1~0_combout\,
	datad => \ReactTimeFSM|LEDRed[6]~58_combout\,
	combout => \ReactTimeFSM|LEDRed[6]~59_combout\);

-- Location: LCCOMB_X84_Y40_N30
\ReactTimeFSM|LessThan11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan11~3_combout\ = (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & (\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & \ReactTimeFSM|s_RoundsMissing[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|LessThan11~3_combout\);

-- Location: LCCOMB_X84_Y40_N26
\ReactTimeFSM|LessThan11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan11~2_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & ((\ReactTimeFSM|s_RoundsMissing[3]~6_combout\) # ((\ReactTimeFSM|LessThan11~3_combout\) # (\ReactTimeFSM|s_RoundsMissing[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datab => \ReactTimeFSM|Add1~0_combout\,
	datac => \ReactTimeFSM|LessThan11~3_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	combout => \ReactTimeFSM|LessThan11~2_combout\);

-- Location: LCCOMB_X84_Y40_N24
\ReactTimeFSM|LEDRed[6]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[6]~60_combout\ = (!\ReactTimeFSM|LEDRed[6]~59_combout\ & ((\ReactTimeFSM|Equal2~1_combout\) # ((\ReactTimeFSM|LessThan11~2_combout\ & \ReactTimeFSM|LEDRed[0]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[6]~59_combout\,
	datab => \ReactTimeFSM|LessThan11~2_combout\,
	datac => \ReactTimeFSM|Equal2~1_combout\,
	datad => \ReactTimeFSM|LEDRed[0]~29_combout\,
	combout => \ReactTimeFSM|LEDRed[6]~60_combout\);

-- Location: LCCOMB_X84_Y40_N14
\ReactTimeFSM|LEDRed[6]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[6]~77_combout\ = (\ReactTimeFSM|LEDRed[6]~60_combout\ & (!\ReactTimeFSM|PS.CONF~q\ & \ReactTimeFSM|PS.INIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[6]~60_combout\,
	datac => \ReactTimeFSM|PS.CONF~q\,
	datad => \ReactTimeFSM|PS.INIT~q\,
	combout => \ReactTimeFSM|LEDRed[6]~77_combout\);

-- Location: LCCOMB_X85_Y40_N12
\ReactTimeFSM|WideOr21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|WideOr21~0_combout\ = (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & ((\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & ((!\ReactTimeFSM|s_RoundsMissing[2]~4_combout\) # (!\ReactTimeFSM|s_RoundsMissing[1]~2_combout\))) # 
-- (!\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & ((\ReactTimeFSM|s_RoundsMissing[1]~2_combout\) # (\ReactTimeFSM|s_RoundsMissing[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|WideOr21~0_combout\);

-- Location: LCCOMB_X84_Y40_N0
\ReactTimeFSM|LEDRed[6]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[6]~61_combout\ = ((\ReactTimeFSM|LEDRed[6]~59_combout\) # ((!\ReactTimeFSM|LEDRed[14]~48_combout\) # (!\ReactTimeFSM|WideOr21~0_combout\))) # (!\ReactTimeFSM|LessThan11~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LessThan11~2_combout\,
	datab => \ReactTimeFSM|LEDRed[6]~59_combout\,
	datac => \ReactTimeFSM|WideOr21~0_combout\,
	datad => \ReactTimeFSM|LEDRed[14]~48_combout\,
	combout => \ReactTimeFSM|LEDRed[6]~61_combout\);

-- Location: LCCOMB_X84_Y40_N28
\ReactTimeFSM|LEDRed[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed\(6) = (\ReactTimeFSM|LEDRed[6]~61_combout\ & ((\ReactTimeFSM|LEDRed[6]~77_combout\))) # (!\ReactTimeFSM|LEDRed[6]~61_combout\ & (\ReactTimeFSM|LEDRed\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|LEDRed\(6),
	datac => \ReactTimeFSM|LEDRed[6]~77_combout\,
	datad => \ReactTimeFSM|LEDRed[6]~61_combout\,
	combout => \ReactTimeFSM|LEDRed\(6));

-- Location: LCCOMB_X86_Y40_N22
\ReactTimeFSM|Decoder1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~2_combout\ = (!\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (!\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & (!\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & \ReactTimeFSM|s_RoundsMissing[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	combout => \ReactTimeFSM|Decoder1~2_combout\);

-- Location: LCCOMB_X86_Y40_N28
\ReactTimeFSM|LEDRed[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[7]~34_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & ((\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & ((!\ReactTimeFSM|s_RoundsMissing[4]~8_combout\))) # (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & (\ReactTimeFSM|Equal2~0_combout\ & 
-- \ReactTimeFSM|s_RoundsMissing[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Add1~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datac => \ReactTimeFSM|Equal2~0_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	combout => \ReactTimeFSM|LEDRed[7]~34_combout\);

-- Location: LCCOMB_X86_Y40_N12
\ReactTimeFSM|LEDRed[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[7]~35_combout\ = (\ReactTimeFSM|LEDRed[7]~34_combout\ & (\ReactTimeFSM|LEDRed[0]~28_combout\ & ((\blink_gen_1Hz|LessThan1~1_combout\) # (!\ReactTimeFSM|Decoder1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Decoder1~2_combout\,
	datab => \ReactTimeFSM|LEDRed[7]~34_combout\,
	datac => \ReactTimeFSM|LEDRed[0]~28_combout\,
	datad => \blink_gen_1Hz|LessThan1~1_combout\,
	combout => \ReactTimeFSM|LEDRed[7]~35_combout\);

-- Location: LCCOMB_X86_Y40_N10
\ReactTimeFSM|LEDRed[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[8]~36_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & ((\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & (!\ReactTimeFSM|Equal2~0_combout\ & !\ReactTimeFSM|s_RoundsMissing[4]~8_combout\)) # (!\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & 
-- (\ReactTimeFSM|Equal2~0_combout\ & \ReactTimeFSM|s_RoundsMissing[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Add1~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datac => \ReactTimeFSM|Equal2~0_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	combout => \ReactTimeFSM|LEDRed[8]~36_combout\);

-- Location: LCCOMB_X86_Y40_N18
\ReactTimeFSM|Decoder1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~3_combout\ = (!\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (!\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & \ReactTimeFSM|s_RoundsMissing[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	combout => \ReactTimeFSM|Decoder1~3_combout\);

-- Location: LCCOMB_X86_Y40_N14
\ReactTimeFSM|LEDRed[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[8]~37_combout\ = (\ReactTimeFSM|LEDRed[8]~36_combout\ & (\ReactTimeFSM|LEDRed[0]~28_combout\ & ((\blink_gen_1Hz|LessThan1~1_combout\) # (!\ReactTimeFSM|Decoder1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[8]~36_combout\,
	datab => \ReactTimeFSM|Decoder1~3_combout\,
	datac => \ReactTimeFSM|LEDRed[0]~28_combout\,
	datad => \blink_gen_1Hz|LessThan1~1_combout\,
	combout => \ReactTimeFSM|LEDRed[8]~37_combout\);

-- Location: LCCOMB_X81_Y40_N28
\ReactTimeFSM|LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan8~0_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & ((\ReactTimeFSM|s_RoundsMissing[4]~8_combout\) # ((\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & !\ReactTimeFSM|LEDRed[1]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	datac => \ReactTimeFSM|Add1~0_combout\,
	datad => \ReactTimeFSM|LEDRed[1]~31_combout\,
	combout => \ReactTimeFSM|LessThan8~0_combout\);

-- Location: LCCOMB_X81_Y40_N26
\ReactTimeFSM|Decoder1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~9_combout\ = (\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (!\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & (\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & !\ReactTimeFSM|s_RoundsMissing[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|Decoder1~9_combout\);

-- Location: LCCOMB_X81_Y40_N12
\ReactTimeFSM|LEDRed[9]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[9]~78_combout\ = (\ReactTimeFSM|PS.INIT~q\ & (!\ReactTimeFSM|PS.CONF~q\ & ((\blink_gen_1Hz|LessThan1~1_combout\) # (!\ReactTimeFSM|Decoder1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.INIT~q\,
	datab => \ReactTimeFSM|Decoder1~9_combout\,
	datac => \blink_gen_1Hz|LessThan1~1_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \ReactTimeFSM|LEDRed[9]~78_combout\);

-- Location: LCCOMB_X81_Y40_N22
\ReactTimeFSM|LEDRed[9]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[9]~62_combout\ = (\ReactTimeFSM|LEDRed[9]~78_combout\ & ((\ReactTimeFSM|Equal2~1_combout\) # ((\ReactTimeFSM|LEDRed[0]~29_combout\ & \ReactTimeFSM|LessThan8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[0]~29_combout\,
	datab => \ReactTimeFSM|LessThan8~0_combout\,
	datac => \ReactTimeFSM|LEDRed[9]~78_combout\,
	datad => \ReactTimeFSM|Equal2~1_combout\,
	combout => \ReactTimeFSM|LEDRed[9]~62_combout\);

-- Location: LCCOMB_X85_Y40_N8
\ReactTimeFSM|Decoder1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~11_combout\ = (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & (!\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & \ReactTimeFSM|s_RoundsMissing[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|Decoder1~11_combout\);

-- Location: LCCOMB_X85_Y40_N22
\ReactTimeFSM|Decoder1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~10_combout\ = (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & (\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & \ReactTimeFSM|s_RoundsMissing[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|Decoder1~10_combout\);

-- Location: LCCOMB_X86_Y40_N4
\ReactTimeFSM|Decoder1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~5_combout\ = (\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & (!\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & \ReactTimeFSM|s_RoundsMissing[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|Decoder1~5_combout\);

-- Location: LCCOMB_X85_Y40_N24
\ReactTimeFSM|LEDRed[12]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[12]~63_combout\ = (\ReactTimeFSM|LEDRed[14]~48_combout\ & (!\ReactTimeFSM|Decoder1~11_combout\ & (!\ReactTimeFSM|Decoder1~10_combout\ & !\ReactTimeFSM|Decoder1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[14]~48_combout\,
	datab => \ReactTimeFSM|Decoder1~11_combout\,
	datac => \ReactTimeFSM|Decoder1~10_combout\,
	datad => \ReactTimeFSM|Decoder1~5_combout\,
	combout => \ReactTimeFSM|LEDRed[12]~63_combout\);

-- Location: LCCOMB_X82_Y40_N10
\ReactTimeFSM|Decoder1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~12_combout\ = (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & (\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & !\ReactTimeFSM|s_RoundsMissing[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|Decoder1~12_combout\);

-- Location: LCCOMB_X81_Y40_N6
\ReactTimeFSM|Decoder1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Decoder1~4_combout\ = (!\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & (\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & (!\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & \ReactTimeFSM|s_RoundsMissing[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|Decoder1~4_combout\);

-- Location: LCCOMB_X81_Y40_N18
\ReactTimeFSM|LEDRed[10]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[10]~64_combout\ = (!\ReactTimeFSM|Decoder1~12_combout\ & !\ReactTimeFSM|Decoder1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|Decoder1~12_combout\,
	datad => \ReactTimeFSM|Decoder1~4_combout\,
	combout => \ReactTimeFSM|LEDRed[10]~64_combout\);

-- Location: LCCOMB_X81_Y40_N20
\ReactTimeFSM|LEDRed[9]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[9]~65_combout\ = (\ReactTimeFSM|Decoder1~9_combout\) # (((!\ReactTimeFSM|LEDRed[10]~64_combout\) # (!\ReactTimeFSM|LEDRed[12]~63_combout\)) # (!\ReactTimeFSM|LessThan8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Decoder1~9_combout\,
	datab => \ReactTimeFSM|LessThan8~0_combout\,
	datac => \ReactTimeFSM|LEDRed[12]~63_combout\,
	datad => \ReactTimeFSM|LEDRed[10]~64_combout\,
	combout => \ReactTimeFSM|LEDRed[9]~65_combout\);

-- Location: LCCOMB_X81_Y40_N30
\ReactTimeFSM|LEDRed[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed\(9) = (\ReactTimeFSM|LEDRed[9]~65_combout\ & (\ReactTimeFSM|LEDRed[9]~62_combout\)) # (!\ReactTimeFSM|LEDRed[9]~65_combout\ & ((\ReactTimeFSM|LEDRed\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[9]~62_combout\,
	datac => \ReactTimeFSM|LEDRed\(9),
	datad => \ReactTimeFSM|LEDRed[9]~65_combout\,
	combout => \ReactTimeFSM|LEDRed\(9));

-- Location: LCCOMB_X82_Y40_N18
\ReactTimeFSM|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan7~0_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & ((\ReactTimeFSM|s_RoundsMissing[4]~8_combout\) # ((\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & !\ReactTimeFSM|LessThan15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Add1~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|LessThan15~0_combout\,
	combout => \ReactTimeFSM|LessThan7~0_combout\);

-- Location: LCCOMB_X82_Y40_N6
\ReactTimeFSM|LEDRed[10]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[10]~79_combout\ = (!\ReactTimeFSM|PS.CONF~q\ & (\ReactTimeFSM|PS.INIT~q\ & ((\blink_gen_1Hz|LessThan1~1_combout\) # (!\ReactTimeFSM|Decoder1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.CONF~q\,
	datab => \ReactTimeFSM|PS.INIT~q\,
	datac => \blink_gen_1Hz|LessThan1~1_combout\,
	datad => \ReactTimeFSM|Decoder1~12_combout\,
	combout => \ReactTimeFSM|LEDRed[10]~79_combout\);

-- Location: LCCOMB_X82_Y40_N28
\ReactTimeFSM|LEDRed[10]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[10]~66_combout\ = (\ReactTimeFSM|LEDRed[10]~79_combout\ & ((\ReactTimeFSM|Equal2~1_combout\) # ((\ReactTimeFSM|LessThan7~0_combout\ & \ReactTimeFSM|LEDRed[0]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LessThan7~0_combout\,
	datab => \ReactTimeFSM|LEDRed[10]~79_combout\,
	datac => \ReactTimeFSM|LEDRed[0]~29_combout\,
	datad => \ReactTimeFSM|Equal2~1_combout\,
	combout => \ReactTimeFSM|LEDRed[10]~66_combout\);

-- Location: LCCOMB_X82_Y40_N24
\ReactTimeFSM|LEDRed[10]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[10]~67_combout\ = (((\ReactTimeFSM|Decoder1~4_combout\) # (\ReactTimeFSM|Decoder1~12_combout\)) # (!\ReactTimeFSM|LessThan7~0_combout\)) # (!\ReactTimeFSM|LEDRed[12]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[12]~63_combout\,
	datab => \ReactTimeFSM|LessThan7~0_combout\,
	datac => \ReactTimeFSM|Decoder1~4_combout\,
	datad => \ReactTimeFSM|Decoder1~12_combout\,
	combout => \ReactTimeFSM|LEDRed[10]~67_combout\);

-- Location: LCCOMB_X82_Y40_N26
\ReactTimeFSM|LEDRed[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed\(10) = (\ReactTimeFSM|LEDRed[10]~67_combout\ & (\ReactTimeFSM|LEDRed[10]~66_combout\)) # (!\ReactTimeFSM|LEDRed[10]~67_combout\ & ((\ReactTimeFSM|LEDRed\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[10]~66_combout\,
	datac => \ReactTimeFSM|LEDRed\(10),
	datad => \ReactTimeFSM|LEDRed[10]~67_combout\,
	combout => \ReactTimeFSM|LEDRed\(10));

-- Location: LCCOMB_X88_Y40_N20
\ReactTimeFSM|LEDRed[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[11]~38_combout\ = (\ReactTimeFSM|s_RoundsMissing[2]~4_combout\ & \ReactTimeFSM|s_RoundsMissing[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	combout => \ReactTimeFSM|LEDRed[11]~38_combout\);

-- Location: LCCOMB_X81_Y40_N4
\ReactTimeFSM|LEDRed[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[11]~39_combout\ = (\ReactTimeFSM|LEDRed[0]~28_combout\ & ((\ReactTimeFSM|Equal2~1_combout\) # ((\ReactTimeFSM|LEDRed[11]~38_combout\ & \ReactTimeFSM|LEDRed[0]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[11]~38_combout\,
	datab => \ReactTimeFSM|Equal2~1_combout\,
	datac => \ReactTimeFSM|LEDRed[0]~29_combout\,
	datad => \ReactTimeFSM|LEDRed[0]~28_combout\,
	combout => \ReactTimeFSM|LEDRed[11]~39_combout\);

-- Location: LCCOMB_X81_Y40_N14
\ReactTimeFSM|LEDRed[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[11]~40_combout\ = (\ReactTimeFSM|LEDRed[11]~39_combout\ & ((\blink_gen_1Hz|LessThan1~1_combout\) # (!\ReactTimeFSM|Decoder1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|LEDRed[11]~39_combout\,
	datac => \blink_gen_1Hz|LessThan1~1_combout\,
	datad => \ReactTimeFSM|Decoder1~4_combout\,
	combout => \ReactTimeFSM|LEDRed[11]~40_combout\);

-- Location: LCCOMB_X85_Y40_N4
\ReactTimeFSM|LessThan5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan5~2_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & ((\ReactTimeFSM|s_RoundsMissing[4]~8_combout\) # ((\ReactTimeFSM|LessThan13~3_combout\ & \ReactTimeFSM|s_RoundsMissing[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LessThan13~3_combout\,
	datab => \ReactTimeFSM|Add1~0_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	combout => \ReactTimeFSM|LessThan5~2_combout\);

-- Location: LCCOMB_X85_Y40_N28
\ReactTimeFSM|LEDRed[12]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[12]~80_combout\ = (!\ReactTimeFSM|PS.CONF~q\ & (\ReactTimeFSM|PS.INIT~q\ & ((\blink_gen_1Hz|LessThan1~1_combout\) # (!\ReactTimeFSM|Decoder1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.CONF~q\,
	datab => \ReactTimeFSM|Decoder1~11_combout\,
	datac => \ReactTimeFSM|PS.INIT~q\,
	datad => \blink_gen_1Hz|LessThan1~1_combout\,
	combout => \ReactTimeFSM|LEDRed[12]~80_combout\);

-- Location: LCCOMB_X85_Y40_N30
\ReactTimeFSM|LEDRed[12]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[12]~68_combout\ = (\ReactTimeFSM|LEDRed[12]~80_combout\ & ((\ReactTimeFSM|Equal2~1_combout\) # ((\ReactTimeFSM|LessThan5~2_combout\ & \ReactTimeFSM|LEDRed[0]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal2~1_combout\,
	datab => \ReactTimeFSM|LessThan5~2_combout\,
	datac => \ReactTimeFSM|LEDRed[0]~29_combout\,
	datad => \ReactTimeFSM|LEDRed[12]~80_combout\,
	combout => \ReactTimeFSM|LEDRed[12]~68_combout\);

-- Location: LCCOMB_X85_Y40_N0
\ReactTimeFSM|LEDRed[12]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[12]~69_combout\ = (!\ReactTimeFSM|LEDRed[12]~63_combout\) # (!\ReactTimeFSM|LessThan5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|LessThan5~2_combout\,
	datad => \ReactTimeFSM|LEDRed[12]~63_combout\,
	combout => \ReactTimeFSM|LEDRed[12]~69_combout\);

-- Location: LCCOMB_X85_Y40_N26
\ReactTimeFSM|LEDRed[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed\(12) = (\ReactTimeFSM|LEDRed[12]~69_combout\ & (\ReactTimeFSM|LEDRed[12]~68_combout\)) # (!\ReactTimeFSM|LEDRed[12]~69_combout\ & ((\ReactTimeFSM|LEDRed\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|LEDRed[12]~68_combout\,
	datac => \ReactTimeFSM|LEDRed\(12),
	datad => \ReactTimeFSM|LEDRed[12]~69_combout\,
	combout => \ReactTimeFSM|LEDRed\(12));

-- Location: LCCOMB_X88_Y40_N10
\ReactTimeFSM|LEDRed[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[13]~41_combout\ = (\ReactTimeFSM|Equal2~1_combout\) # ((\ReactTimeFSM|LEDRed[11]~38_combout\ & (\ReactTimeFSM|LEDRed[0]~29_combout\ & \ReactTimeFSM|s_RoundsMissing[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[11]~38_combout\,
	datab => \ReactTimeFSM|Equal2~1_combout\,
	datac => \ReactTimeFSM|LEDRed[0]~29_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	combout => \ReactTimeFSM|LEDRed[13]~41_combout\);

-- Location: LCCOMB_X88_Y40_N24
\ReactTimeFSM|LEDRed[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[13]~42_combout\ = (\ReactTimeFSM|LEDRed[13]~41_combout\ & (\ReactTimeFSM|LEDRed[0]~28_combout\ & ((\blink_gen_1Hz|LessThan1~1_combout\) # (!\ReactTimeFSM|Decoder1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[13]~41_combout\,
	datab => \ReactTimeFSM|LEDRed[0]~28_combout\,
	datac => \ReactTimeFSM|Decoder1~5_combout\,
	datad => \blink_gen_1Hz|LessThan1~1_combout\,
	combout => \ReactTimeFSM|LEDRed[13]~42_combout\);

-- Location: LCCOMB_X85_Y40_N18
\ReactTimeFSM|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan3~0_combout\ = (\ReactTimeFSM|s_RoundsMissing[0]~0_combout\ & (\ReactTimeFSM|s_RoundsMissing[1]~2_combout\ & \ReactTimeFSM|s_RoundsMissing[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|s_RoundsMissing[0]~0_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[1]~2_combout\,
	datad => \ReactTimeFSM|s_RoundsMissing[2]~4_combout\,
	combout => \ReactTimeFSM|LessThan3~0_combout\);

-- Location: LCCOMB_X85_Y40_N16
\ReactTimeFSM|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LessThan3~1_combout\ = (!\ReactTimeFSM|Add1~0_combout\ & ((\ReactTimeFSM|s_RoundsMissing[4]~8_combout\) # ((\ReactTimeFSM|s_RoundsMissing[3]~6_combout\ & \ReactTimeFSM|LessThan3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Add1~0_combout\,
	datab => \ReactTimeFSM|s_RoundsMissing[4]~8_combout\,
	datac => \ReactTimeFSM|s_RoundsMissing[3]~6_combout\,
	datad => \ReactTimeFSM|LessThan3~0_combout\,
	combout => \ReactTimeFSM|LessThan3~1_combout\);

-- Location: LCCOMB_X85_Y40_N20
\ReactTimeFSM|LEDRed[14]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[14]~81_combout\ = (\ReactTimeFSM|PS.INIT~q\ & (!\ReactTimeFSM|PS.CONF~q\ & ((\blink_gen_1Hz|LessThan1~1_combout\) # (!\ReactTimeFSM|Decoder1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.INIT~q\,
	datab => \ReactTimeFSM|PS.CONF~q\,
	datac => \ReactTimeFSM|Decoder1~10_combout\,
	datad => \blink_gen_1Hz|LessThan1~1_combout\,
	combout => \ReactTimeFSM|LEDRed[14]~81_combout\);

-- Location: LCCOMB_X85_Y40_N14
\ReactTimeFSM|LEDRed[14]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[14]~70_combout\ = (\ReactTimeFSM|LEDRed[14]~81_combout\ & ((\ReactTimeFSM|Equal2~1_combout\) # ((\ReactTimeFSM|LessThan3~1_combout\ & \ReactTimeFSM|LEDRed[0]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LessThan3~1_combout\,
	datab => \ReactTimeFSM|LEDRed[0]~29_combout\,
	datac => \ReactTimeFSM|LEDRed[14]~81_combout\,
	datad => \ReactTimeFSM|Equal2~1_combout\,
	combout => \ReactTimeFSM|LEDRed[14]~70_combout\);

-- Location: LCCOMB_X85_Y40_N2
\ReactTimeFSM|LEDRed[14]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[14]~71_combout\ = (((\ReactTimeFSM|Decoder1~10_combout\) # (!\ReactTimeFSM|LEDRed[0]~28_combout\)) # (!\ReactTimeFSM|LessThan3~1_combout\)) # (!\ReactTimeFSM|LEDRed[0]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[0]~29_combout\,
	datab => \ReactTimeFSM|LessThan3~1_combout\,
	datac => \ReactTimeFSM|Decoder1~10_combout\,
	datad => \ReactTimeFSM|LEDRed[0]~28_combout\,
	combout => \ReactTimeFSM|LEDRed[14]~71_combout\);

-- Location: LCCOMB_X85_Y40_N10
\ReactTimeFSM|LEDRed[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed\(14) = (\ReactTimeFSM|LEDRed[14]~71_combout\ & ((\ReactTimeFSM|LEDRed[14]~70_combout\))) # (!\ReactTimeFSM|LEDRed[14]~71_combout\ & (\ReactTimeFSM|LEDRed\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed\(14),
	datac => \ReactTimeFSM|LEDRed[14]~70_combout\,
	datad => \ReactTimeFSM|LEDRed[14]~71_combout\,
	combout => \ReactTimeFSM|LEDRed\(14));

-- Location: LCCOMB_X86_Y40_N0
\ReactTimeFSM|LEDRed[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|LEDRed[15]~43_combout\ = (\ReactTimeFSM|LEDRed[0]~28_combout\ & (\ReactTimeFSM|Equal2~1_combout\ & ((\blink_gen_1Hz|LessThan1~1_combout\) # (!\ReactTimeFSM|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|LEDRed[0]~28_combout\,
	datab => \ReactTimeFSM|Decoder1~6_combout\,
	datac => \blink_gen_1Hz|LessThan1~1_combout\,
	datad => \ReactTimeFSM|Equal2~1_combout\,
	combout => \ReactTimeFSM|LEDRed[15]~43_combout\);

-- Location: LCCOMB_X86_Y37_N8
\LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~1_cout\ = CARRY((!\TReactCountB|s_count\(0) & \TReactCountA|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(0),
	datab => \TReactCountA|s_count\(0),
	datad => VCC,
	cout => \LessThan3~1_cout\);

-- Location: LCCOMB_X86_Y37_N10
\LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~3_cout\ = CARRY((\TReactCountA|s_count\(1) & (\TReactCountB|s_count\(1) & !\LessThan3~1_cout\)) # (!\TReactCountA|s_count\(1) & ((\TReactCountB|s_count\(1)) # (!\LessThan3~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(1),
	datab => \TReactCountB|s_count\(1),
	datad => VCC,
	cin => \LessThan3~1_cout\,
	cout => \LessThan3~3_cout\);

-- Location: LCCOMB_X86_Y37_N12
\LessThan3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~5_cout\ = CARRY((\TReactCountB|s_count\(2) & (\TReactCountA|s_count\(2) & !\LessThan3~3_cout\)) # (!\TReactCountB|s_count\(2) & ((\TReactCountA|s_count\(2)) # (!\LessThan3~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(2),
	datab => \TReactCountA|s_count\(2),
	datad => VCC,
	cin => \LessThan3~3_cout\,
	cout => \LessThan3~5_cout\);

-- Location: LCCOMB_X86_Y37_N14
\LessThan3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~7_cout\ = CARRY((\TReactCountB|s_count\(3) & ((!\LessThan3~5_cout\) # (!\TReactCountA|s_count\(3)))) # (!\TReactCountB|s_count\(3) & (!\TReactCountA|s_count\(3) & !\LessThan3~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(3),
	datab => \TReactCountA|s_count\(3),
	datad => VCC,
	cin => \LessThan3~5_cout\,
	cout => \LessThan3~7_cout\);

-- Location: LCCOMB_X86_Y37_N16
\LessThan3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~9_cout\ = CARRY((\TReactCountA|s_count\(4) & ((!\LessThan3~7_cout\) # (!\TReactCountB|s_count\(4)))) # (!\TReactCountA|s_count\(4) & (!\TReactCountB|s_count\(4) & !\LessThan3~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(4),
	datab => \TReactCountB|s_count\(4),
	datad => VCC,
	cin => \LessThan3~7_cout\,
	cout => \LessThan3~9_cout\);

-- Location: LCCOMB_X86_Y37_N18
\LessThan3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~11_cout\ = CARRY((\TReactCountA|s_count\(5) & (\TReactCountB|s_count\(5) & !\LessThan3~9_cout\)) # (!\TReactCountA|s_count\(5) & ((\TReactCountB|s_count\(5)) # (!\LessThan3~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(5),
	datab => \TReactCountB|s_count\(5),
	datad => VCC,
	cin => \LessThan3~9_cout\,
	cout => \LessThan3~11_cout\);

-- Location: LCCOMB_X86_Y37_N20
\LessThan3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~13_cout\ = CARRY((\TReactCountA|s_count\(6) & ((!\LessThan3~11_cout\) # (!\TReactCountB|s_count\(6)))) # (!\TReactCountA|s_count\(6) & (!\TReactCountB|s_count\(6) & !\LessThan3~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(6),
	datab => \TReactCountB|s_count\(6),
	datad => VCC,
	cin => \LessThan3~11_cout\,
	cout => \LessThan3~13_cout\);

-- Location: LCCOMB_X86_Y37_N22
\LessThan3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~15_cout\ = CARRY((\TReactCountB|s_count\(7) & ((!\LessThan3~13_cout\) # (!\TReactCountA|s_count\(7)))) # (!\TReactCountB|s_count\(7) & (!\TReactCountA|s_count\(7) & !\LessThan3~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(7),
	datab => \TReactCountA|s_count\(7),
	datad => VCC,
	cin => \LessThan3~13_cout\,
	cout => \LessThan3~15_cout\);

-- Location: LCCOMB_X86_Y37_N24
\LessThan3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~17_cout\ = CARRY((\TReactCountB|s_count\(8) & (\TReactCountA|s_count\(8) & !\LessThan3~15_cout\)) # (!\TReactCountB|s_count\(8) & ((\TReactCountA|s_count\(8)) # (!\LessThan3~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(8),
	datab => \TReactCountA|s_count\(8),
	datad => VCC,
	cin => \LessThan3~15_cout\,
	cout => \LessThan3~17_cout\);

-- Location: LCCOMB_X86_Y37_N26
\LessThan3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~19_cout\ = CARRY((\TReactCountA|s_count\(9) & (\TReactCountB|s_count\(9) & !\LessThan3~17_cout\)) # (!\TReactCountA|s_count\(9) & ((\TReactCountB|s_count\(9)) # (!\LessThan3~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(9),
	datab => \TReactCountB|s_count\(9),
	datad => VCC,
	cin => \LessThan3~17_cout\,
	cout => \LessThan3~19_cout\);

-- Location: LCCOMB_X86_Y37_N28
\LessThan3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~20_combout\ = (\TReactCountB|s_count\(10) & (!\LessThan3~19_cout\ & \TReactCountA|s_count\(10))) # (!\TReactCountB|s_count\(10) & ((\TReactCountA|s_count\(10)) # (!\LessThan3~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(10),
	datad => \TReactCountA|s_count\(10),
	cin => \LessThan3~19_cout\,
	combout => \LessThan3~20_combout\);

-- Location: LCCOMB_X87_Y37_N8
\LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~1_cout\ = CARRY((\TReactCountB|s_count\(0) & !\TReactCountA|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(0),
	datab => \TReactCountA|s_count\(0),
	datad => VCC,
	cout => \LessThan2~1_cout\);

-- Location: LCCOMB_X87_Y37_N10
\LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~3_cout\ = CARRY((\TReactCountA|s_count\(1) & ((!\LessThan2~1_cout\) # (!\TReactCountB|s_count\(1)))) # (!\TReactCountA|s_count\(1) & (!\TReactCountB|s_count\(1) & !\LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(1),
	datab => \TReactCountB|s_count\(1),
	datad => VCC,
	cin => \LessThan2~1_cout\,
	cout => \LessThan2~3_cout\);

-- Location: LCCOMB_X87_Y37_N12
\LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~5_cout\ = CARRY((\TReactCountA|s_count\(2) & (\TReactCountB|s_count\(2) & !\LessThan2~3_cout\)) # (!\TReactCountA|s_count\(2) & ((\TReactCountB|s_count\(2)) # (!\LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(2),
	datab => \TReactCountB|s_count\(2),
	datad => VCC,
	cin => \LessThan2~3_cout\,
	cout => \LessThan2~5_cout\);

-- Location: LCCOMB_X87_Y37_N14
\LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~7_cout\ = CARRY((\TReactCountB|s_count\(3) & (\TReactCountA|s_count\(3) & !\LessThan2~5_cout\)) # (!\TReactCountB|s_count\(3) & ((\TReactCountA|s_count\(3)) # (!\LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(3),
	datab => \TReactCountA|s_count\(3),
	datad => VCC,
	cin => \LessThan2~5_cout\,
	cout => \LessThan2~7_cout\);

-- Location: LCCOMB_X87_Y37_N16
\LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~9_cout\ = CARRY((\TReactCountA|s_count\(4) & (\TReactCountB|s_count\(4) & !\LessThan2~7_cout\)) # (!\TReactCountA|s_count\(4) & ((\TReactCountB|s_count\(4)) # (!\LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(4),
	datab => \TReactCountB|s_count\(4),
	datad => VCC,
	cin => \LessThan2~7_cout\,
	cout => \LessThan2~9_cout\);

-- Location: LCCOMB_X87_Y37_N18
\LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~11_cout\ = CARRY((\TReactCountB|s_count\(5) & (\TReactCountA|s_count\(5) & !\LessThan2~9_cout\)) # (!\TReactCountB|s_count\(5) & ((\TReactCountA|s_count\(5)) # (!\LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(5),
	datab => \TReactCountA|s_count\(5),
	datad => VCC,
	cin => \LessThan2~9_cout\,
	cout => \LessThan2~11_cout\);

-- Location: LCCOMB_X87_Y37_N20
\LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~13_cout\ = CARRY((\TReactCountA|s_count\(6) & (\TReactCountB|s_count\(6) & !\LessThan2~11_cout\)) # (!\TReactCountA|s_count\(6) & ((\TReactCountB|s_count\(6)) # (!\LessThan2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(6),
	datab => \TReactCountB|s_count\(6),
	datad => VCC,
	cin => \LessThan2~11_cout\,
	cout => \LessThan2~13_cout\);

-- Location: LCCOMB_X87_Y37_N22
\LessThan2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~15_cout\ = CARRY((\TReactCountA|s_count\(7) & ((!\LessThan2~13_cout\) # (!\TReactCountB|s_count\(7)))) # (!\TReactCountA|s_count\(7) & (!\TReactCountB|s_count\(7) & !\LessThan2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(7),
	datab => \TReactCountB|s_count\(7),
	datad => VCC,
	cin => \LessThan2~13_cout\,
	cout => \LessThan2~15_cout\);

-- Location: LCCOMB_X87_Y37_N24
\LessThan2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~17_cout\ = CARRY((\TReactCountB|s_count\(8) & ((!\LessThan2~15_cout\) # (!\TReactCountA|s_count\(8)))) # (!\TReactCountB|s_count\(8) & (!\TReactCountA|s_count\(8) & !\LessThan2~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(8),
	datab => \TReactCountA|s_count\(8),
	datad => VCC,
	cin => \LessThan2~15_cout\,
	cout => \LessThan2~17_cout\);

-- Location: LCCOMB_X87_Y37_N26
\LessThan2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~19_cout\ = CARRY((\TReactCountA|s_count\(9) & ((!\LessThan2~17_cout\) # (!\TReactCountB|s_count\(9)))) # (!\TReactCountA|s_count\(9) & (!\TReactCountB|s_count\(9) & !\LessThan2~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(9),
	datab => \TReactCountB|s_count\(9),
	datad => VCC,
	cin => \LessThan2~17_cout\,
	cout => \LessThan2~19_cout\);

-- Location: LCCOMB_X87_Y37_N28
\LessThan2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~20_combout\ = (\TReactCountB|s_count\(10) & ((!\TReactCountA|s_count\(10)) # (!\LessThan2~19_cout\))) # (!\TReactCountB|s_count\(10) & (!\LessThan2~19_cout\ & !\TReactCountA|s_count\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(10),
	datad => \TReactCountA|s_count\(10),
	cin => \LessThan2~19_cout\,
	combout => \LessThan2~20_combout\);

-- Location: LCCOMB_X90_Y37_N14
\s_tiedRound~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_tiedRound~0_combout\ = (!\LessThan3~20_combout\ & !\LessThan2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan3~20_combout\,
	datad => \LessThan2~20_combout\,
	combout => \s_tiedRound~0_combout\);

-- Location: FF_X90_Y37_N15
s_tiedRound : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_tiedRound~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_tiedRound~q\);

-- Location: LCCOMB_X105_Y34_N8
\blink_gen_5Hz|s_counter[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|s_counter[0]~8_combout\ = \blink_gen_5Hz|s_counter\(0) $ (VCC)
-- \blink_gen_5Hz|s_counter[0]~9\ = CARRY(\blink_gen_5Hz|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_5Hz|s_counter\(0),
	datad => VCC,
	combout => \blink_gen_5Hz|s_counter[0]~8_combout\,
	cout => \blink_gen_5Hz|s_counter[0]~9\);

-- Location: LCCOMB_X105_Y34_N20
\blink_gen_5Hz|s_counter[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|s_counter[6]~20_combout\ = (\blink_gen_5Hz|s_counter\(6) & (\blink_gen_5Hz|s_counter[5]~19\ $ (GND))) # (!\blink_gen_5Hz|s_counter\(6) & (!\blink_gen_5Hz|s_counter[5]~19\ & VCC))
-- \blink_gen_5Hz|s_counter[6]~21\ = CARRY((\blink_gen_5Hz|s_counter\(6) & !\blink_gen_5Hz|s_counter[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_5Hz|s_counter\(6),
	datad => VCC,
	cin => \blink_gen_5Hz|s_counter[5]~19\,
	combout => \blink_gen_5Hz|s_counter[6]~20_combout\,
	cout => \blink_gen_5Hz|s_counter[6]~21\);

-- Location: LCCOMB_X105_Y34_N22
\blink_gen_5Hz|s_counter[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|s_counter[7]~22_combout\ = \blink_gen_5Hz|s_counter\(7) $ (\blink_gen_5Hz|s_counter[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_5Hz|s_counter\(7),
	cin => \blink_gen_5Hz|s_counter[6]~21\,
	combout => \blink_gen_5Hz|s_counter[7]~22_combout\);

-- Location: FF_X105_Y34_N23
\blink_gen_5Hz|s_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_5Hz|s_counter[7]~22_combout\,
	sclr => \blink_gen_5Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_5Hz|s_counter\(7));

-- Location: LCCOMB_X105_Y34_N24
\blink_gen_5Hz|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|LessThan0~0_combout\ = (!\blink_gen_5Hz|s_counter\(5) & (((!\blink_gen_5Hz|s_counter\(2)) # (!\blink_gen_5Hz|s_counter\(0))) # (!\blink_gen_5Hz|s_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_5Hz|s_counter\(1),
	datab => \blink_gen_5Hz|s_counter\(5),
	datac => \blink_gen_5Hz|s_counter\(0),
	datad => \blink_gen_5Hz|s_counter\(2),
	combout => \blink_gen_5Hz|LessThan0~0_combout\);

-- Location: LCCOMB_X105_Y34_N6
\blink_gen_5Hz|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|LessThan0~1_combout\ = (!\blink_gen_5Hz|s_counter\(4) & (!\blink_gen_5Hz|s_counter\(3) & \blink_gen_5Hz|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_5Hz|s_counter\(4),
	datac => \blink_gen_5Hz|s_counter\(3),
	datad => \blink_gen_5Hz|LessThan0~0_combout\,
	combout => \blink_gen_5Hz|LessThan0~1_combout\);

-- Location: LCCOMB_X105_Y34_N4
\blink_gen_5Hz|count_proc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|count_proc~0_combout\ = (\SW[17]~input_o\) # ((\blink_gen_5Hz|s_counter\(6) & (\blink_gen_5Hz|s_counter\(7) & !\blink_gen_5Hz|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \blink_gen_5Hz|s_counter\(6),
	datac => \blink_gen_5Hz|s_counter\(7),
	datad => \blink_gen_5Hz|LessThan0~1_combout\,
	combout => \blink_gen_5Hz|count_proc~0_combout\);

-- Location: FF_X105_Y34_N9
\blink_gen_5Hz|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_5Hz|s_counter[0]~8_combout\,
	sclr => \blink_gen_5Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_5Hz|s_counter\(0));

-- Location: LCCOMB_X105_Y34_N10
\blink_gen_5Hz|s_counter[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|s_counter[1]~10_combout\ = (\blink_gen_5Hz|s_counter\(1) & (!\blink_gen_5Hz|s_counter[0]~9\)) # (!\blink_gen_5Hz|s_counter\(1) & ((\blink_gen_5Hz|s_counter[0]~9\) # (GND)))
-- \blink_gen_5Hz|s_counter[1]~11\ = CARRY((!\blink_gen_5Hz|s_counter[0]~9\) # (!\blink_gen_5Hz|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_5Hz|s_counter\(1),
	datad => VCC,
	cin => \blink_gen_5Hz|s_counter[0]~9\,
	combout => \blink_gen_5Hz|s_counter[1]~10_combout\,
	cout => \blink_gen_5Hz|s_counter[1]~11\);

-- Location: FF_X105_Y34_N11
\blink_gen_5Hz|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_5Hz|s_counter[1]~10_combout\,
	sclr => \blink_gen_5Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_5Hz|s_counter\(1));

-- Location: LCCOMB_X105_Y34_N12
\blink_gen_5Hz|s_counter[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|s_counter[2]~12_combout\ = (\blink_gen_5Hz|s_counter\(2) & (\blink_gen_5Hz|s_counter[1]~11\ $ (GND))) # (!\blink_gen_5Hz|s_counter\(2) & (!\blink_gen_5Hz|s_counter[1]~11\ & VCC))
-- \blink_gen_5Hz|s_counter[2]~13\ = CARRY((\blink_gen_5Hz|s_counter\(2) & !\blink_gen_5Hz|s_counter[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_5Hz|s_counter\(2),
	datad => VCC,
	cin => \blink_gen_5Hz|s_counter[1]~11\,
	combout => \blink_gen_5Hz|s_counter[2]~12_combout\,
	cout => \blink_gen_5Hz|s_counter[2]~13\);

-- Location: FF_X105_Y34_N13
\blink_gen_5Hz|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_5Hz|s_counter[2]~12_combout\,
	sclr => \blink_gen_5Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_5Hz|s_counter\(2));

-- Location: LCCOMB_X105_Y34_N14
\blink_gen_5Hz|s_counter[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|s_counter[3]~14_combout\ = (\blink_gen_5Hz|s_counter\(3) & (!\blink_gen_5Hz|s_counter[2]~13\)) # (!\blink_gen_5Hz|s_counter\(3) & ((\blink_gen_5Hz|s_counter[2]~13\) # (GND)))
-- \blink_gen_5Hz|s_counter[3]~15\ = CARRY((!\blink_gen_5Hz|s_counter[2]~13\) # (!\blink_gen_5Hz|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_5Hz|s_counter\(3),
	datad => VCC,
	cin => \blink_gen_5Hz|s_counter[2]~13\,
	combout => \blink_gen_5Hz|s_counter[3]~14_combout\,
	cout => \blink_gen_5Hz|s_counter[3]~15\);

-- Location: FF_X105_Y34_N15
\blink_gen_5Hz|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_5Hz|s_counter[3]~14_combout\,
	sclr => \blink_gen_5Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_5Hz|s_counter\(3));

-- Location: LCCOMB_X105_Y34_N16
\blink_gen_5Hz|s_counter[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|s_counter[4]~16_combout\ = (\blink_gen_5Hz|s_counter\(4) & (\blink_gen_5Hz|s_counter[3]~15\ $ (GND))) # (!\blink_gen_5Hz|s_counter\(4) & (!\blink_gen_5Hz|s_counter[3]~15\ & VCC))
-- \blink_gen_5Hz|s_counter[4]~17\ = CARRY((\blink_gen_5Hz|s_counter\(4) & !\blink_gen_5Hz|s_counter[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_5Hz|s_counter\(4),
	datad => VCC,
	cin => \blink_gen_5Hz|s_counter[3]~15\,
	combout => \blink_gen_5Hz|s_counter[4]~16_combout\,
	cout => \blink_gen_5Hz|s_counter[4]~17\);

-- Location: FF_X105_Y34_N17
\blink_gen_5Hz|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_5Hz|s_counter[4]~16_combout\,
	sclr => \blink_gen_5Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_5Hz|s_counter\(4));

-- Location: LCCOMB_X105_Y34_N18
\blink_gen_5Hz|s_counter[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|s_counter[5]~18_combout\ = (\blink_gen_5Hz|s_counter\(5) & (!\blink_gen_5Hz|s_counter[4]~17\)) # (!\blink_gen_5Hz|s_counter\(5) & ((\blink_gen_5Hz|s_counter[4]~17\) # (GND)))
-- \blink_gen_5Hz|s_counter[5]~19\ = CARRY((!\blink_gen_5Hz|s_counter[4]~17\) # (!\blink_gen_5Hz|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_5Hz|s_counter\(5),
	datad => VCC,
	cin => \blink_gen_5Hz|s_counter[4]~17\,
	combout => \blink_gen_5Hz|s_counter[5]~18_combout\,
	cout => \blink_gen_5Hz|s_counter[5]~19\);

-- Location: FF_X105_Y34_N19
\blink_gen_5Hz|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_5Hz|s_counter[5]~18_combout\,
	sclr => \blink_gen_5Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_5Hz|s_counter\(5));

-- Location: FF_X105_Y34_N21
\blink_gen_5Hz|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_5Hz|s_counter[6]~20_combout\,
	sclr => \blink_gen_5Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_5Hz|s_counter\(6));

-- Location: LCCOMB_X105_Y34_N28
\blink_gen_5Hz|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|LessThan1~0_combout\ = ((!\blink_gen_5Hz|s_counter\(2) & (!\blink_gen_5Hz|s_counter\(3) & !\blink_gen_5Hz|s_counter\(4)))) # (!\blink_gen_5Hz|s_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_5Hz|s_counter\(5),
	datab => \blink_gen_5Hz|s_counter\(2),
	datac => \blink_gen_5Hz|s_counter\(3),
	datad => \blink_gen_5Hz|s_counter\(4),
	combout => \blink_gen_5Hz|LessThan1~0_combout\);

-- Location: LCCOMB_X105_Y34_N26
\blink_gen_5Hz|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_5Hz|LessThan1~1_combout\ = (!\blink_gen_5Hz|s_counter\(7) & ((\blink_gen_5Hz|LessThan1~0_combout\) # (!\blink_gen_5Hz|s_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_5Hz|s_counter\(6),
	datac => \blink_gen_5Hz|s_counter\(7),
	datad => \blink_gen_5Hz|LessThan1~0_combout\,
	combout => \blink_gen_5Hz|LessThan1~1_combout\);

-- Location: LCCOMB_X90_Y37_N20
\s_winnerRoundA~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_winnerRoundA~feeder_combout\ = \LessThan2~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \LessThan2~20_combout\,
	combout => \s_winnerRoundA~feeder_combout\);

-- Location: FF_X90_Y37_N21
s_winnerRoundA : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_winnerRoundA~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_winnerRoundA~q\);

-- Location: LCCOMB_X90_Y37_N0
\ReactTimeFSM|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector29~0_combout\ = (\ReactTimeFSM|PS.SCORES~q\ & ((\blink_gen_5Hz|LessThan1~1_combout\) # ((!\s_tiedRound~q\ & \s_winnerRoundA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.SCORES~q\,
	datab => \s_tiedRound~q\,
	datac => \blink_gen_5Hz|LessThan1~1_combout\,
	datad => \s_winnerRoundA~q\,
	combout => \ReactTimeFSM|Selector29~0_combout\);

-- Location: LCCOMB_X89_Y36_N6
\ReactTimeFSM|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector29~1_combout\ = (!\ReactTimeFSM|PS.REACT_A~q\ & (!\ReactTimeFSM|PS.REACT_B~q\ & (!\ReactTimeFSM|PS.ACC~q\ & !\ReactTimeFSM|PS.STIM~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.REACT_A~q\,
	datab => \ReactTimeFSM|PS.REACT_B~q\,
	datac => \ReactTimeFSM|PS.ACC~q\,
	datad => \ReactTimeFSM|PS.STIM~q\,
	combout => \ReactTimeFSM|Selector29~1_combout\);

-- Location: LCCOMB_X90_Y37_N26
\ReactTimeFSM|Selector29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector29~2_combout\ = (\ReactTimeFSM|Selector29~1_combout\ & (!\ReactTimeFSM|PS.PREP~q\ & ((\blink_gen_5Hz|LessThan1~1_combout\) # (!\ReactTimeFSM|PS.BOTH_DESQ~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Selector29~1_combout\,
	datab => \blink_gen_5Hz|LessThan1~1_combout\,
	datac => \ReactTimeFSM|PS.PREP~q\,
	datad => \ReactTimeFSM|PS.BOTH_DESQ~q\,
	combout => \ReactTimeFSM|Selector29~2_combout\);

-- Location: LCCOMB_X90_Y37_N16
\ReactTimeFSM|Selector29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector29~3_combout\ = (\ReactTimeFSM|PS.READY_A~q\) # ((\ReactTimeFSM|Selector29~0_combout\) # ((\ReactTimeFSM|PS.WAIT_DESQUA_B~q\) # (!\ReactTimeFSM|Selector29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.READY_A~q\,
	datab => \ReactTimeFSM|Selector29~0_combout\,
	datac => \ReactTimeFSM|Selector29~2_combout\,
	datad => \ReactTimeFSM|PS.WAIT_DESQUA_B~q\,
	combout => \ReactTimeFSM|Selector29~3_combout\);

-- Location: LCCOMB_X90_Y37_N22
\ReactTimeFSM|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector25~0_combout\ = (\ReactTimeFSM|PS.SCORES~q\ & ((\blink_gen_5Hz|LessThan1~1_combout\) # ((!\s_tiedRound~q\ & !\s_winnerRoundA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.SCORES~q\,
	datab => \s_tiedRound~q\,
	datac => \blink_gen_5Hz|LessThan1~1_combout\,
	datad => \s_winnerRoundA~q\,
	combout => \ReactTimeFSM|Selector25~0_combout\);

-- Location: LCCOMB_X90_Y37_N4
\ReactTimeFSM|Selector25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector25~1_combout\ = (\ReactTimeFSM|Selector25~0_combout\) # ((\ReactTimeFSM|PS.READY_B~q\) # ((\ReactTimeFSM|PS.WAIT_DESQUA_A~q\) # (!\ReactTimeFSM|Selector29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Selector25~0_combout\,
	datab => \ReactTimeFSM|PS.READY_B~q\,
	datac => \ReactTimeFSM|Selector29~2_combout\,
	datad => \ReactTimeFSM|PS.WAIT_DESQUA_A~q\,
	combout => \ReactTimeFSM|Selector25~1_combout\);

-- Location: LCCOMB_X84_Y36_N2
\SumTReactB|s_regOut[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[0]~15_combout\ = (\SumTReactB|s_regOut\(0) & (\TReactCountB|s_count\(0) $ (VCC))) # (!\SumTReactB|s_regOut\(0) & (\TReactCountB|s_count\(0) & VCC))
-- \SumTReactB|s_regOut[0]~16\ = CARRY((\SumTReactB|s_regOut\(0) & \TReactCountB|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(0),
	datab => \TReactCountB|s_count\(0),
	datad => VCC,
	combout => \SumTReactB|s_regOut[0]~15_combout\,
	cout => \SumTReactB|s_regOut[0]~16\);

-- Location: LCCOMB_X81_Y36_N10
\SumTReactA|s_regOut[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[13]~15_combout\ = ((\ReactTimeFSM|PS.ACC~q\ & ((!\s_averageTReactB~4_combout\) # (!\Div0|auto_generated|divider|divider|StageOut[7]~18_combout\)))) # (!\ReactTimeFSM|PS.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[7]~18_combout\,
	datab => \ReactTimeFSM|PS.ACC~q\,
	datac => \s_averageTReactB~4_combout\,
	datad => \ReactTimeFSM|PS.INIT~q\,
	combout => \SumTReactA|s_regOut[13]~15_combout\);

-- Location: FF_X84_Y36_N3
\SumTReactB|s_regOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactB|s_regOut[0]~15_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(0));

-- Location: LCCOMB_X84_Y36_N4
\SumTReactB|s_regOut[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[1]~17_combout\ = (\TReactCountB|s_count\(1) & ((\SumTReactB|s_regOut\(1) & (\SumTReactB|s_regOut[0]~16\ & VCC)) # (!\SumTReactB|s_regOut\(1) & (!\SumTReactB|s_regOut[0]~16\)))) # (!\TReactCountB|s_count\(1) & 
-- ((\SumTReactB|s_regOut\(1) & (!\SumTReactB|s_regOut[0]~16\)) # (!\SumTReactB|s_regOut\(1) & ((\SumTReactB|s_regOut[0]~16\) # (GND)))))
-- \SumTReactB|s_regOut[1]~18\ = CARRY((\TReactCountB|s_count\(1) & (!\SumTReactB|s_regOut\(1) & !\SumTReactB|s_regOut[0]~16\)) # (!\TReactCountB|s_count\(1) & ((!\SumTReactB|s_regOut[0]~16\) # (!\SumTReactB|s_regOut\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(1),
	datab => \SumTReactB|s_regOut\(1),
	datad => VCC,
	cin => \SumTReactB|s_regOut[0]~16\,
	combout => \SumTReactB|s_regOut[1]~17_combout\,
	cout => \SumTReactB|s_regOut[1]~18\);

-- Location: FF_X84_Y36_N5
\SumTReactB|s_regOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactB|s_regOut[1]~17_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(1));

-- Location: LCCOMB_X84_Y36_N6
\SumTReactB|s_regOut[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[2]~19_combout\ = ((\SumTReactB|s_regOut\(2) $ (\TReactCountB|s_count\(2) $ (!\SumTReactB|s_regOut[1]~18\)))) # (GND)
-- \SumTReactB|s_regOut[2]~20\ = CARRY((\SumTReactB|s_regOut\(2) & ((\TReactCountB|s_count\(2)) # (!\SumTReactB|s_regOut[1]~18\))) # (!\SumTReactB|s_regOut\(2) & (\TReactCountB|s_count\(2) & !\SumTReactB|s_regOut[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(2),
	datab => \TReactCountB|s_count\(2),
	datad => VCC,
	cin => \SumTReactB|s_regOut[1]~18\,
	combout => \SumTReactB|s_regOut[2]~19_combout\,
	cout => \SumTReactB|s_regOut[2]~20\);

-- Location: FF_X84_Y36_N7
\SumTReactB|s_regOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactB|s_regOut[2]~19_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(2));

-- Location: LCCOMB_X84_Y36_N8
\SumTReactB|s_regOut[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[3]~21_combout\ = (\SumTReactB|s_regOut\(3) & ((\TReactCountB|s_count\(3) & (\SumTReactB|s_regOut[2]~20\ & VCC)) # (!\TReactCountB|s_count\(3) & (!\SumTReactB|s_regOut[2]~20\)))) # (!\SumTReactB|s_regOut\(3) & 
-- ((\TReactCountB|s_count\(3) & (!\SumTReactB|s_regOut[2]~20\)) # (!\TReactCountB|s_count\(3) & ((\SumTReactB|s_regOut[2]~20\) # (GND)))))
-- \SumTReactB|s_regOut[3]~22\ = CARRY((\SumTReactB|s_regOut\(3) & (!\TReactCountB|s_count\(3) & !\SumTReactB|s_regOut[2]~20\)) # (!\SumTReactB|s_regOut\(3) & ((!\SumTReactB|s_regOut[2]~20\) # (!\TReactCountB|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(3),
	datab => \TReactCountB|s_count\(3),
	datad => VCC,
	cin => \SumTReactB|s_regOut[2]~20\,
	combout => \SumTReactB|s_regOut[3]~21_combout\,
	cout => \SumTReactB|s_regOut[3]~22\);

-- Location: FF_X84_Y36_N9
\SumTReactB|s_regOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactB|s_regOut[3]~21_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(3));

-- Location: LCCOMB_X84_Y36_N10
\SumTReactB|s_regOut[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[4]~23_combout\ = ((\TReactCountB|s_count\(4) $ (\SumTReactB|s_regOut\(4) $ (!\SumTReactB|s_regOut[3]~22\)))) # (GND)
-- \SumTReactB|s_regOut[4]~24\ = CARRY((\TReactCountB|s_count\(4) & ((\SumTReactB|s_regOut\(4)) # (!\SumTReactB|s_regOut[3]~22\))) # (!\TReactCountB|s_count\(4) & (\SumTReactB|s_regOut\(4) & !\SumTReactB|s_regOut[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(4),
	datab => \SumTReactB|s_regOut\(4),
	datad => VCC,
	cin => \SumTReactB|s_regOut[3]~22\,
	combout => \SumTReactB|s_regOut[4]~23_combout\,
	cout => \SumTReactB|s_regOut[4]~24\);

-- Location: FF_X84_Y36_N11
\SumTReactB|s_regOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactB|s_regOut[4]~23_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(4));

-- Location: LCCOMB_X84_Y36_N12
\SumTReactB|s_regOut[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[5]~25_combout\ = (\SumTReactB|s_regOut\(5) & ((\TReactCountB|s_count\(5) & (\SumTReactB|s_regOut[4]~24\ & VCC)) # (!\TReactCountB|s_count\(5) & (!\SumTReactB|s_regOut[4]~24\)))) # (!\SumTReactB|s_regOut\(5) & 
-- ((\TReactCountB|s_count\(5) & (!\SumTReactB|s_regOut[4]~24\)) # (!\TReactCountB|s_count\(5) & ((\SumTReactB|s_regOut[4]~24\) # (GND)))))
-- \SumTReactB|s_regOut[5]~26\ = CARRY((\SumTReactB|s_regOut\(5) & (!\TReactCountB|s_count\(5) & !\SumTReactB|s_regOut[4]~24\)) # (!\SumTReactB|s_regOut\(5) & ((!\SumTReactB|s_regOut[4]~24\) # (!\TReactCountB|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(5),
	datab => \TReactCountB|s_count\(5),
	datad => VCC,
	cin => \SumTReactB|s_regOut[4]~24\,
	combout => \SumTReactB|s_regOut[5]~25_combout\,
	cout => \SumTReactB|s_regOut[5]~26\);

-- Location: FF_X84_Y36_N13
\SumTReactB|s_regOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactB|s_regOut[5]~25_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(5));

-- Location: LCCOMB_X84_Y36_N14
\SumTReactB|s_regOut[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[6]~27_combout\ = ((\TReactCountB|s_count\(6) $ (\SumTReactB|s_regOut\(6) $ (!\SumTReactB|s_regOut[5]~26\)))) # (GND)
-- \SumTReactB|s_regOut[6]~28\ = CARRY((\TReactCountB|s_count\(6) & ((\SumTReactB|s_regOut\(6)) # (!\SumTReactB|s_regOut[5]~26\))) # (!\TReactCountB|s_count\(6) & (\SumTReactB|s_regOut\(6) & !\SumTReactB|s_regOut[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(6),
	datab => \SumTReactB|s_regOut\(6),
	datad => VCC,
	cin => \SumTReactB|s_regOut[5]~26\,
	combout => \SumTReactB|s_regOut[6]~27_combout\,
	cout => \SumTReactB|s_regOut[6]~28\);

-- Location: FF_X84_Y36_N15
\SumTReactB|s_regOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactB|s_regOut[6]~27_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(6));

-- Location: LCCOMB_X84_Y36_N16
\SumTReactB|s_regOut[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[7]~29_combout\ = (\TReactCountB|s_count\(7) & ((\SumTReactB|s_regOut\(7) & (\SumTReactB|s_regOut[6]~28\ & VCC)) # (!\SumTReactB|s_regOut\(7) & (!\SumTReactB|s_regOut[6]~28\)))) # (!\TReactCountB|s_count\(7) & 
-- ((\SumTReactB|s_regOut\(7) & (!\SumTReactB|s_regOut[6]~28\)) # (!\SumTReactB|s_regOut\(7) & ((\SumTReactB|s_regOut[6]~28\) # (GND)))))
-- \SumTReactB|s_regOut[7]~30\ = CARRY((\TReactCountB|s_count\(7) & (!\SumTReactB|s_regOut\(7) & !\SumTReactB|s_regOut[6]~28\)) # (!\TReactCountB|s_count\(7) & ((!\SumTReactB|s_regOut[6]~28\) # (!\SumTReactB|s_regOut\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(7),
	datab => \SumTReactB|s_regOut\(7),
	datad => VCC,
	cin => \SumTReactB|s_regOut[6]~28\,
	combout => \SumTReactB|s_regOut[7]~29_combout\,
	cout => \SumTReactB|s_regOut[7]~30\);

-- Location: FF_X84_Y36_N17
\SumTReactB|s_regOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactB|s_regOut[7]~29_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(7));

-- Location: LCCOMB_X84_Y36_N18
\SumTReactB|s_regOut[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[8]~31_combout\ = ((\SumTReactB|s_regOut\(8) $ (\TReactCountB|s_count\(8) $ (!\SumTReactB|s_regOut[7]~30\)))) # (GND)
-- \SumTReactB|s_regOut[8]~32\ = CARRY((\SumTReactB|s_regOut\(8) & ((\TReactCountB|s_count\(8)) # (!\SumTReactB|s_regOut[7]~30\))) # (!\SumTReactB|s_regOut\(8) & (\TReactCountB|s_count\(8) & !\SumTReactB|s_regOut[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(8),
	datab => \TReactCountB|s_count\(8),
	datad => VCC,
	cin => \SumTReactB|s_regOut[7]~30\,
	combout => \SumTReactB|s_regOut[8]~31_combout\,
	cout => \SumTReactB|s_regOut[8]~32\);

-- Location: FF_X84_Y36_N19
\SumTReactB|s_regOut[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactB|s_regOut[8]~31_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(8));

-- Location: LCCOMB_X82_Y35_N18
\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\RoundCount|s_count\(0) & (\SumTReactB|s_regOut\(8) $ (VCC))) # (!\RoundCount|s_count\(0) & ((\SumTReactB|s_regOut\(8)) # (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\SumTReactB|s_regOut\(8)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \SumTReactB|s_regOut\(8),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X84_Y36_N20
\SumTReactB|s_regOut[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[9]~33_combout\ = (\TReactCountB|s_count\(9) & ((\SumTReactB|s_regOut\(9) & (\SumTReactB|s_regOut[8]~32\ & VCC)) # (!\SumTReactB|s_regOut\(9) & (!\SumTReactB|s_regOut[8]~32\)))) # (!\TReactCountB|s_count\(9) & 
-- ((\SumTReactB|s_regOut\(9) & (!\SumTReactB|s_regOut[8]~32\)) # (!\SumTReactB|s_regOut\(9) & ((\SumTReactB|s_regOut[8]~32\) # (GND)))))
-- \SumTReactB|s_regOut[9]~34\ = CARRY((\TReactCountB|s_count\(9) & (!\SumTReactB|s_regOut\(9) & !\SumTReactB|s_regOut[8]~32\)) # (!\TReactCountB|s_count\(9) & ((!\SumTReactB|s_regOut[8]~32\) # (!\SumTReactB|s_regOut\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountB|s_count\(9),
	datab => \SumTReactB|s_regOut\(9),
	datad => VCC,
	cin => \SumTReactB|s_regOut[8]~32\,
	combout => \SumTReactB|s_regOut[9]~33_combout\,
	cout => \SumTReactB|s_regOut[9]~34\);

-- Location: FF_X84_Y36_N21
\SumTReactB|s_regOut[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactB|s_regOut[9]~33_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(9));

-- Location: LCCOMB_X84_Y36_N22
\SumTReactB|s_regOut[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[10]~35_combout\ = ((\SumTReactB|s_regOut\(10) $ (\TReactCountB|s_count\(10) $ (!\SumTReactB|s_regOut[9]~34\)))) # (GND)
-- \SumTReactB|s_regOut[10]~36\ = CARRY((\SumTReactB|s_regOut\(10) & ((\TReactCountB|s_count\(10)) # (!\SumTReactB|s_regOut[9]~34\))) # (!\SumTReactB|s_regOut\(10) & (\TReactCountB|s_count\(10) & !\SumTReactB|s_regOut[9]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(10),
	datab => \TReactCountB|s_count\(10),
	datad => VCC,
	cin => \SumTReactB|s_regOut[9]~34\,
	combout => \SumTReactB|s_regOut[10]~35_combout\,
	cout => \SumTReactB|s_regOut[10]~36\);

-- Location: FF_X84_Y36_N23
\SumTReactB|s_regOut[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactB|s_regOut[10]~35_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(10));

-- Location: LCCOMB_X84_Y36_N24
\SumTReactB|s_regOut[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[11]~37_combout\ = (\SumTReactB|s_regOut\(11) & (!\SumTReactB|s_regOut[10]~36\)) # (!\SumTReactB|s_regOut\(11) & ((\SumTReactB|s_regOut[10]~36\) # (GND)))
-- \SumTReactB|s_regOut[11]~38\ = CARRY((!\SumTReactB|s_regOut[10]~36\) # (!\SumTReactB|s_regOut\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(11),
	datad => VCC,
	cin => \SumTReactB|s_regOut[10]~36\,
	combout => \SumTReactB|s_regOut[11]~37_combout\,
	cout => \SumTReactB|s_regOut[11]~38\);

-- Location: FF_X83_Y36_N17
\SumTReactB|s_regOut[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	asdata => \SumTReactB|s_regOut[11]~37_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	sload => VCC,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(11));

-- Location: LCCOMB_X84_Y36_N26
\SumTReactB|s_regOut[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[12]~39_combout\ = (\SumTReactB|s_regOut\(12) & (\SumTReactB|s_regOut[11]~38\ $ (GND))) # (!\SumTReactB|s_regOut\(12) & (!\SumTReactB|s_regOut[11]~38\ & VCC))
-- \SumTReactB|s_regOut[12]~40\ = CARRY((\SumTReactB|s_regOut\(12) & !\SumTReactB|s_regOut[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(12),
	datad => VCC,
	cin => \SumTReactB|s_regOut[11]~38\,
	combout => \SumTReactB|s_regOut[12]~39_combout\,
	cout => \SumTReactB|s_regOut[12]~40\);

-- Location: FF_X83_Y36_N25
\SumTReactB|s_regOut[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	asdata => \SumTReactB|s_regOut[12]~39_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	sload => VCC,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(12));

-- Location: LCCOMB_X84_Y36_N28
\SumTReactB|s_regOut[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[13]~41_combout\ = (\SumTReactB|s_regOut\(13) & (!\SumTReactB|s_regOut[12]~40\)) # (!\SumTReactB|s_regOut\(13) & ((\SumTReactB|s_regOut[12]~40\) # (GND)))
-- \SumTReactB|s_regOut[13]~42\ = CARRY((!\SumTReactB|s_regOut[12]~40\) # (!\SumTReactB|s_regOut\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SumTReactB|s_regOut\(13),
	datad => VCC,
	cin => \SumTReactB|s_regOut[12]~40\,
	combout => \SumTReactB|s_regOut[13]~41_combout\,
	cout => \SumTReactB|s_regOut[13]~42\);

-- Location: FF_X82_Y36_N7
\SumTReactB|s_regOut[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	asdata => \SumTReactB|s_regOut[13]~41_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	sload => VCC,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(13));

-- Location: LCCOMB_X84_Y36_N30
\SumTReactB|s_regOut[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactB|s_regOut[14]~43_combout\ = \SumTReactB|s_regOut[13]~42\ $ (!\SumTReactB|s_regOut\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \SumTReactB|s_regOut\(14),
	cin => \SumTReactB|s_regOut[13]~42\,
	combout => \SumTReactB|s_regOut[14]~43_combout\);

-- Location: FF_X82_Y36_N1
\SumTReactB|s_regOut[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	asdata => \SumTReactB|s_regOut[14]~43_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	sload => VCC,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactB|s_regOut\(14));

-- Location: LCCOMB_X82_Y36_N30
\Div1|auto_generated|divider|divider|StageOut[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[7]~18_combout\ = (\RoundCount|s_count\(0) & (\RoundCount|s_count\(1) & !\SumTReactB|s_regOut\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \RoundCount|s_count\(1),
	datad => \SumTReactB|s_regOut\(13),
	combout => \Div1|auto_generated|divider|divider|StageOut[7]~18_combout\);

-- Location: LCCOMB_X83_Y36_N30
\Div1|auto_generated|divider|divider|StageOut[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[7]~19_combout\ = (\SumTReactB|s_regOut\(14) & (((\Div0|auto_generated|divider|divider|StageOut[7]~18_combout\) # (\Div1|auto_generated|divider|divider|StageOut[7]~18_combout\)) # 
-- (!\s_averageTReactB~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_averageTReactB~4_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[7]~18_combout\,
	datac => \SumTReactB|s_regOut\(14),
	datad => \Div1|auto_generated|divider|divider|StageOut[7]~18_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[7]~19_combout\);

-- Location: LCCOMB_X82_Y36_N0
\Div0|auto_generated|divider|divider|selnose[32]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose[32]~0_combout\ = (!\RoundCount|s_count\(4) & !\RoundCount|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datad => \RoundCount|s_count\(3),
	combout => \Div0|auto_generated|divider|divider|selnose[32]~0_combout\);

-- Location: LCCOMB_X82_Y36_N28
\Div1|auto_generated|divider|divider|selnose[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|selnose[16]~0_combout\ = (\SumTReactB|s_regOut\(13) & (\RoundCount|s_count\(1) & ((!\SumTReactB|s_regOut\(14))))) # (!\SumTReactB|s_regOut\(13) & ((\RoundCount|s_count\(0)) # ((\RoundCount|s_count\(1) & 
-- !\SumTReactB|s_regOut\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(13),
	datab => \RoundCount|s_count\(1),
	datac => \RoundCount|s_count\(0),
	datad => \SumTReactB|s_regOut\(14),
	combout => \Div1|auto_generated|divider|divider|selnose[16]~0_combout\);

-- Location: LCCOMB_X82_Y36_N6
\Div1|auto_generated|divider|divider|StageOut[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[6]~20_combout\ = \SumTReactB|s_regOut\(13) $ (((\RoundCount|s_count\(0) & (\s_averageTReactB~4_combout\ & !\Div1|auto_generated|divider|divider|selnose[16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \s_averageTReactB~4_combout\,
	datac => \SumTReactB|s_regOut\(13),
	datad => \Div1|auto_generated|divider|divider|selnose[16]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[6]~20_combout\);

-- Location: LCCOMB_X83_Y36_N0
\Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\SumTReactB|s_regOut\(12) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactB|s_regOut\(12) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\SumTReactB|s_regOut\(12)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(12),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X83_Y36_N2
\Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\RoundCount|s_count\(1) & ((\Div1|auto_generated|divider|divider|StageOut[6]~20_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[6]~20_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))))) # (!\RoundCount|s_count\(1) & ((\Div1|auto_generated|divider|divider|StageOut[6]~20_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)) # (!\Div1|auto_generated|divider|divider|StageOut[6]~20_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\RoundCount|s_count\(1) & ((!\Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (!\Div1|auto_generated|divider|divider|StageOut[6]~20_combout\))) # 
-- (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|StageOut[6]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datab => \Div1|auto_generated|divider|divider|StageOut[6]~20_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X83_Y36_N4
\Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\Div1|auto_generated|divider|divider|StageOut[7]~19_combout\ $ (\RoundCount|s_count\(2) $ (\Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[7]~19_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\) # (!\RoundCount|s_count\(2)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[7]~19_combout\ & (!\RoundCount|s_count\(2) & !\Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[7]~19_combout\,
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X83_Y36_N6
\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X83_Y36_N22
\Div1|auto_generated|divider|divider|StageOut[14]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[14]~21_combout\ = (\Div0|auto_generated|divider|divider|selnose[32]~0_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[7]~19_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|selnose[32]~0_combout\ & (\Div1|auto_generated|divider|divider|StageOut[7]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[7]~19_combout\,
	datab => \Div0|auto_generated|divider|divider|selnose[32]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[14]~21_combout\);

-- Location: LCCOMB_X83_Y36_N8
\Div1|auto_generated|divider|divider|StageOut[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[13]~22_combout\ = (\Div0|auto_generated|divider|divider|selnose[32]~0_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[6]~20_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\)))) # 
-- (!\Div0|auto_generated|divider|divider|selnose[32]~0_combout\ & (((\Div1|auto_generated|divider|divider|StageOut[6]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|selnose[32]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[6]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[13]~22_combout\);

-- Location: LCCOMB_X83_Y36_N24
\Div1|auto_generated|divider|divider|StageOut[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[12]~23_combout\ = (\Div0|auto_generated|divider|divider|selnose[32]~0_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\SumTReactB|s_regOut\(12)))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\)))) # (!\Div0|auto_generated|divider|divider|selnose[32]~0_combout\ & (((\SumTReactB|s_regOut\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|selnose[32]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datac => \SumTReactB|s_regOut\(12),
	datad => \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[12]~23_combout\);

-- Location: LCCOMB_X83_Y36_N12
\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\SumTReactB|s_regOut\(11) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactB|s_regOut\(11) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\SumTReactB|s_regOut\(11)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(11),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X83_Y36_N14
\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\RoundCount|s_count\(1) & ((\Div1|auto_generated|divider|divider|StageOut[12]~23_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[12]~23_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))))) # (!\RoundCount|s_count\(1) & ((\Div1|auto_generated|divider|divider|StageOut[12]~23_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)) # (!\Div1|auto_generated|divider|divider|StageOut[12]~23_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\RoundCount|s_count\(1) & ((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (!\Div1|auto_generated|divider|divider|StageOut[12]~23_combout\))) # 
-- (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|StageOut[12]~23_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datab => \Div1|auto_generated|divider|divider|StageOut[12]~23_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X83_Y36_N16
\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div1|auto_generated|divider|divider|StageOut[13]~22_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div1|auto_generated|divider|divider|StageOut[13]~22_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div1|auto_generated|divider|divider|StageOut[13]~22_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div1|auto_generated|divider|divider|StageOut[13]~22_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X83_Y36_N18
\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[14]~21_combout\ & ((\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # 
-- (!\RoundCount|s_count\(3) & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)))) # (!\Div1|auto_generated|divider|divider|StageOut[14]~21_combout\ & ((\RoundCount|s_count\(3) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))) # (!\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[14]~21_combout\ & (\RoundCount|s_count\(3) & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[14]~21_combout\ & ((\RoundCount|s_count\(3)) # (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[14]~21_combout\,
	datab => \RoundCount|s_count\(3),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X83_Y36_N20
\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X83_Y36_N26
\Div1|auto_generated|divider|divider|StageOut[21]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~24_combout\ = (\RoundCount|s_count\(4) & (((\Div1|auto_generated|divider|divider|StageOut[14]~21_combout\)))) # (!\RoundCount|s_count\(4) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[14]~21_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[14]~21_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~24_combout\);

-- Location: LCCOMB_X83_Y36_N28
\Div1|auto_generated|divider|divider|StageOut[20]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[20]~25_combout\ = (\RoundCount|s_count\(4) & (((\Div1|auto_generated|divider|divider|StageOut[13]~22_combout\)))) # (!\RoundCount|s_count\(4) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[13]~22_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[13]~22_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[20]~25_combout\);

-- Location: LCCOMB_X83_Y36_N10
\Div1|auto_generated|divider|divider|StageOut[19]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[19]~26_combout\ = (\RoundCount|s_count\(4) & (\Div1|auto_generated|divider|divider|StageOut[12]~23_combout\)) # (!\RoundCount|s_count\(4) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\Div1|auto_generated|divider|divider|StageOut[12]~23_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|StageOut[12]~23_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[19]~26_combout\);

-- Location: LCCOMB_X83_Y34_N12
\Div1|auto_generated|divider|divider|StageOut[18]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~27_combout\ = (\RoundCount|s_count\(4) & (((\SumTReactB|s_regOut\(11))))) # (!\RoundCount|s_count\(4) & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\SumTReactB|s_regOut\(11)))) # (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datac => \SumTReactB|s_regOut\(11),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~27_combout\);

-- Location: LCCOMB_X83_Y34_N0
\Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\SumTReactB|s_regOut\(10) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactB|s_regOut\(10) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\SumTReactB|s_regOut\(10)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(10),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X83_Y34_N2
\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[18]~27_combout\ & ((\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)))) # (!\Div1|auto_generated|divider|divider|StageOut[18]~27_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[18]~27_combout\ & (\RoundCount|s_count\(1) & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[18]~27_combout\ & ((\RoundCount|s_count\(1)) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[18]~27_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X83_Y34_N4
\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div1|auto_generated|divider|divider|StageOut[19]~26_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div1|auto_generated|divider|divider|StageOut[19]~26_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div1|auto_generated|divider|divider|StageOut[19]~26_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div1|auto_generated|divider|divider|StageOut[19]~26_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X83_Y34_N6
\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[20]~25_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[20]~25_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[20]~25_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)) # (!\Div1|auto_generated|divider|divider|StageOut[20]~25_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (!\Div1|auto_generated|divider|divider|StageOut[20]~25_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|StageOut[20]~25_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div1|auto_generated|divider|divider|StageOut[20]~25_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X83_Y34_N8
\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div1|auto_generated|divider|divider|StageOut[21]~24_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div1|auto_generated|divider|divider|StageOut[21]~24_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div1|auto_generated|divider|divider|StageOut[21]~24_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X83_Y34_N10
\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X83_Y34_N20
\Div1|auto_generated|divider|divider|StageOut[28]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~30_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~30_combout\);

-- Location: LCCOMB_X82_Y34_N24
\Div1|auto_generated|divider|divider|StageOut[28]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~29_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & \Div1|auto_generated|divider|divider|StageOut[21]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[21]~24_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~29_combout\);

-- Location: LCCOMB_X82_Y34_N2
\Div1|auto_generated|divider|divider|StageOut[27]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[27]~31_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Div1|auto_generated|divider|divider|StageOut[20]~25_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[20]~25_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[27]~31_combout\);

-- Location: LCCOMB_X83_Y34_N30
\Div1|auto_generated|divider|divider|StageOut[26]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~32_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Div1|auto_generated|divider|divider|StageOut[19]~26_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[19]~26_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~32_combout\);

-- Location: LCCOMB_X83_Y34_N28
\Div1|auto_generated|divider|divider|StageOut[25]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~33_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Div1|auto_generated|divider|divider|StageOut[18]~27_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[18]~27_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~33_combout\);

-- Location: LCCOMB_X83_Y34_N18
\Div1|auto_generated|divider|divider|StageOut[24]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[24]~28_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\SumTReactB|s_regOut\(10)))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datac => \SumTReactB|s_regOut\(10),
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[24]~28_combout\);

-- Location: LCCOMB_X82_Y34_N8
\Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\SumTReactB|s_regOut\(9) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactB|s_regOut\(9) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\SumTReactB|s_regOut\(9)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(9),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X82_Y34_N10
\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\RoundCount|s_count\(1) & ((\Div1|auto_generated|divider|divider|StageOut[24]~28_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[24]~28_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # (!\RoundCount|s_count\(1) & ((\Div1|auto_generated|divider|divider|StageOut[24]~28_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # (!\Div1|auto_generated|divider|divider|StageOut[24]~28_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\RoundCount|s_count\(1) & ((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (!\Div1|auto_generated|divider|divider|StageOut[24]~28_combout\))) # 
-- (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|StageOut[24]~28_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datab => \Div1|auto_generated|divider|divider|StageOut[24]~28_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X82_Y34_N12
\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div1|auto_generated|divider|divider|StageOut[25]~33_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div1|auto_generated|divider|divider|StageOut[25]~33_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div1|auto_generated|divider|divider|StageOut[25]~33_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div1|auto_generated|divider|divider|StageOut[25]~33_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X82_Y34_N14
\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[26]~32_combout\ & ((\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # 
-- (!\RoundCount|s_count\(3) & (\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)))) # (!\Div1|auto_generated|divider|divider|StageOut[26]~32_combout\ & ((\RoundCount|s_count\(3) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))) # (!\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[26]~32_combout\ & (\RoundCount|s_count\(3) & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[26]~32_combout\ & ((\RoundCount|s_count\(3)) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[26]~32_combout\,
	datab => \RoundCount|s_count\(3),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X82_Y34_N16
\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div1|auto_generated|divider|divider|StageOut[27]~31_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div1|auto_generated|divider|divider|StageOut[27]~31_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div1|auto_generated|divider|divider|StageOut[27]~31_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X82_Y34_N18
\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[28]~30_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[28]~29_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[28]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[28]~29_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\);

-- Location: LCCOMB_X82_Y34_N20
\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X82_Y35_N10
\Div1|auto_generated|divider|divider|StageOut[34]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[34]~79_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[20]~25_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[20]~25_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[34]~79_combout\);

-- Location: LCCOMB_X82_Y34_N0
\Div1|auto_generated|divider|divider|StageOut[34]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[34]~36_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[34]~36_combout\);

-- Location: LCCOMB_X82_Y35_N14
\Div1|auto_generated|divider|divider|StageOut[33]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~37_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[26]~32_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[26]~32_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~37_combout\);

-- Location: LCCOMB_X82_Y35_N16
\Div1|auto_generated|divider|divider|StageOut[32]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~38_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|StageOut[25]~33_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[25]~33_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~38_combout\);

-- Location: LCCOMB_X82_Y35_N12
\Div1|auto_generated|divider|divider|StageOut[31]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~34_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|StageOut[24]~28_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[24]~28_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~34_combout\);

-- Location: LCCOMB_X83_Y35_N4
\Div1|auto_generated|divider|divider|StageOut[30]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~35_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\SumTReactB|s_regOut\(9))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SumTReactB|s_regOut\(9),
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~35_combout\);

-- Location: LCCOMB_X82_Y35_N20
\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[30]~35_combout\ & ((\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)))) # (!\Div1|auto_generated|divider|divider|StageOut[30]~35_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[30]~35_combout\ & (\RoundCount|s_count\(1) & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[30]~35_combout\ & ((\RoundCount|s_count\(1)) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[30]~35_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X82_Y35_N22
\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\Div1|auto_generated|divider|divider|StageOut[31]~34_combout\ $ (\RoundCount|s_count\(2) $ (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[31]~34_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\) # (!\RoundCount|s_count\(2)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[31]~34_combout\ & (!\RoundCount|s_count\(2) & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[31]~34_combout\,
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X82_Y35_N24
\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[32]~38_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[32]~38_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[32]~38_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)) # (!\Div1|auto_generated|divider|divider|StageOut[32]~38_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (!\Div1|auto_generated|divider|divider|StageOut[32]~38_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|StageOut[32]~38_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div1|auto_generated|divider|divider|StageOut[32]~38_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X82_Y35_N26
\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div1|auto_generated|divider|divider|StageOut[33]~37_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div1|auto_generated|divider|divider|StageOut[33]~37_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div1|auto_generated|divider|divider|StageOut[33]~37_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|StageOut[33]~37_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X82_Y35_N28
\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[34]~79_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[34]~36_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[34]~79_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[34]~36_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\);

-- Location: LCCOMB_X82_Y35_N30
\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\);

-- Location: LCCOMB_X83_Y35_N12
\Div1|auto_generated|divider|divider|StageOut[36]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~41_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\SumTReactB|s_regOut\(8)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datac => \SumTReactB|s_regOut\(8),
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~41_combout\);

-- Location: LCCOMB_X83_Y35_N16
\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\SumTReactB|s_regOut\(7) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactB|s_regOut\(7) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\SumTReactB|s_regOut\(7)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(7),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X83_Y35_N18
\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[36]~41_combout\ & ((\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)))) # (!\Div1|auto_generated|divider|divider|StageOut[36]~41_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[36]~41_combout\ & (\RoundCount|s_count\(1) & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[36]~41_combout\ & ((\RoundCount|s_count\(1)) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X82_Y35_N8
\Div1|auto_generated|divider|divider|StageOut[40]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~42_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~42_combout\);

-- Location: LCCOMB_X83_Y35_N2
\Div1|auto_generated|divider|divider|StageOut[40]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~80_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[26]~32_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[26]~32_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~80_combout\);

-- Location: LCCOMB_X83_Y35_N14
\Div1|auto_generated|divider|divider|StageOut[39]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[39]~43_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|StageOut[32]~38_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[32]~38_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[39]~43_combout\);

-- Location: LCCOMB_X82_Y35_N6
\Div1|auto_generated|divider|divider|StageOut[38]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~39_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|StageOut[31]~34_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[31]~34_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~39_combout\);

-- Location: LCCOMB_X83_Y35_N30
\Div1|auto_generated|divider|divider|StageOut[37]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~40_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[30]~35_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[30]~35_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~40_combout\);

-- Location: LCCOMB_X83_Y35_N20
\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\Div1|auto_generated|divider|divider|StageOut[37]~40_combout\ $ (\RoundCount|s_count\(2) $ (\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[37]~40_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\) # (!\RoundCount|s_count\(2)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[37]~40_combout\ & (!\RoundCount|s_count\(2) & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X83_Y35_N22
\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[38]~39_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[38]~39_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[38]~39_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)) # (!\Div1|auto_generated|divider|divider|StageOut[38]~39_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (!\Div1|auto_generated|divider|divider|StageOut[38]~39_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|StageOut[38]~39_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div1|auto_generated|divider|divider|StageOut[38]~39_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X83_Y35_N24
\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div1|auto_generated|divider|divider|StageOut[39]~43_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div1|auto_generated|divider|divider|StageOut[39]~43_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div1|auto_generated|divider|divider|StageOut[39]~43_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|StageOut[39]~43_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X83_Y35_N26
\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[40]~42_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[40]~80_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[40]~42_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[40]~80_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\);

-- Location: LCCOMB_X83_Y35_N28
\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\);

-- Location: LCCOMB_X83_Y35_N6
\Div1|auto_generated|divider|divider|StageOut[43]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~47_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|StageOut[36]~41_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[36]~41_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~47_combout\);

-- Location: LCCOMB_X83_Y35_N8
\Div1|auto_generated|divider|divider|StageOut[42]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~48_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & (\SumTReactB|s_regOut\(7))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(7),
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~48_combout\);

-- Location: LCCOMB_X84_Y35_N16
\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\RoundCount|s_count\(0) & (\SumTReactB|s_regOut\(6) $ (VCC))) # (!\RoundCount|s_count\(0) & ((\SumTReactB|s_regOut\(6)) # (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\SumTReactB|s_regOut\(6)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \SumTReactB|s_regOut\(6),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X84_Y35_N18
\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[42]~48_combout\ & ((\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)))) # (!\Div1|auto_generated|divider|divider|StageOut[42]~48_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[42]~48_combout\ & (\RoundCount|s_count\(1) & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[42]~48_combout\ & ((\RoundCount|s_count\(1)) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[42]~48_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X84_Y35_N20
\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div1|auto_generated|divider|divider|StageOut[43]~47_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div1|auto_generated|divider|divider|StageOut[43]~47_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div1|auto_generated|divider|divider|StageOut[43]~47_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div1|auto_generated|divider|divider|StageOut[43]~47_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X84_Y35_N10
\Div1|auto_generated|divider|divider|StageOut[46]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~45_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~45_combout\);

-- Location: LCCOMB_X84_Y35_N2
\Div1|auto_generated|divider|divider|StageOut[46]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~81_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~38_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[32]~38_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~81_combout\);

-- Location: LCCOMB_X84_Y35_N4
\Div1|auto_generated|divider|divider|StageOut[45]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~44_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[38]~39_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[38]~39_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~44_combout\);

-- Location: LCCOMB_X83_Y35_N0
\Div1|auto_generated|divider|divider|StageOut[44]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[44]~46_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[37]~40_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[37]~40_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[44]~46_combout\);

-- Location: LCCOMB_X84_Y35_N22
\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[44]~46_combout\ & ((\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # 
-- (!\RoundCount|s_count\(3) & (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)))) # (!\Div1|auto_generated|divider|divider|StageOut[44]~46_combout\ & ((\RoundCount|s_count\(3) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))) # (!\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[44]~46_combout\ & (\RoundCount|s_count\(3) & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[44]~46_combout\ & ((\RoundCount|s_count\(3)) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[44]~46_combout\,
	datab => \RoundCount|s_count\(3),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X84_Y35_N24
\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div1|auto_generated|divider|divider|StageOut[45]~44_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div1|auto_generated|divider|divider|StageOut[45]~44_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div1|auto_generated|divider|divider|StageOut[45]~44_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|StageOut[45]~44_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X84_Y35_N26
\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[46]~45_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[46]~81_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[46]~45_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[46]~81_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\);

-- Location: LCCOMB_X84_Y35_N28
\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\);

-- Location: LCCOMB_X85_Y35_N20
\Div1|auto_generated|divider|divider|StageOut[50]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~51_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[43]~47_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[43]~47_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~51_combout\);

-- Location: LCCOMB_X85_Y35_N22
\Div1|auto_generated|divider|divider|StageOut[49]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~52_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[42]~48_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[42]~48_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~52_combout\);

-- Location: LCCOMB_X84_Y35_N12
\Div1|auto_generated|divider|divider|StageOut[48]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~53_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\SumTReactB|s_regOut\(6)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datac => \SumTReactB|s_regOut\(6),
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~53_combout\);

-- Location: LCCOMB_X85_Y35_N4
\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\SumTReactB|s_regOut\(5) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactB|s_regOut\(5) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\SumTReactB|s_regOut\(5)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(5),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X85_Y35_N6
\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[48]~53_combout\ & ((\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)))) # (!\Div1|auto_generated|divider|divider|StageOut[48]~53_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[48]~53_combout\ & (\RoundCount|s_count\(1) & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[48]~53_combout\ & ((\RoundCount|s_count\(1)) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[48]~53_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X85_Y35_N8
\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\Div1|auto_generated|divider|divider|StageOut[49]~52_combout\ $ (\RoundCount|s_count\(2) $ (\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[49]~52_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\) # (!\RoundCount|s_count\(2)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[49]~52_combout\ & (!\RoundCount|s_count\(2) & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[49]~52_combout\,
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X85_Y35_N10
\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[50]~51_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[50]~51_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[50]~51_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)) # (!\Div1|auto_generated|divider|divider|StageOut[50]~51_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (!\Div1|auto_generated|divider|divider|StageOut[50]~51_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|StageOut[50]~51_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div1|auto_generated|divider|divider|StageOut[50]~51_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X85_Y35_N30
\Div1|auto_generated|divider|divider|StageOut[52]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~82_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[38]~39_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[38]~39_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~82_combout\);

-- Location: LCCOMB_X85_Y35_N2
\Div1|auto_generated|divider|divider|StageOut[52]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~49_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~49_combout\);

-- Location: LCCOMB_X85_Y35_N18
\Div1|auto_generated|divider|divider|StageOut[51]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~50_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[44]~46_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[44]~46_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~50_combout\);

-- Location: LCCOMB_X85_Y35_N12
\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div1|auto_generated|divider|divider|StageOut[51]~50_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div1|auto_generated|divider|divider|StageOut[51]~50_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div1|auto_generated|divider|divider|StageOut[51]~50_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|StageOut[51]~50_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X85_Y35_N14
\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[52]~82_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[52]~49_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[52]~82_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[52]~49_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\);

-- Location: LCCOMB_X85_Y35_N16
\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\);

-- Location: LCCOMB_X85_Y35_N26
\Div1|auto_generated|divider|divider|StageOut[57]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~56_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[50]~51_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[50]~51_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~56_combout\);

-- Location: LCCOMB_X85_Y35_N24
\Div1|auto_generated|divider|divider|StageOut[56]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~57_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|StageOut[49]~52_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[49]~52_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~57_combout\);

-- Location: LCCOMB_X86_Y35_N4
\Div1|auto_generated|divider|divider|StageOut[55]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[55]~58_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[48]~53_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[48]~53_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[55]~58_combout\);

-- Location: LCCOMB_X85_Y35_N0
\Div1|auto_generated|divider|divider|StageOut[54]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~54_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\SumTReactB|s_regOut\(5))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(5),
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~54_combout\);

-- Location: LCCOMB_X86_Y35_N6
\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\RoundCount|s_count\(0) & (\SumTReactB|s_regOut\(4) $ (VCC))) # (!\RoundCount|s_count\(0) & ((\SumTReactB|s_regOut\(4)) # (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\SumTReactB|s_regOut\(4)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \SumTReactB|s_regOut\(4),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X86_Y35_N8
\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[54]~54_combout\ & ((\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)))) # (!\Div1|auto_generated|divider|divider|StageOut[54]~54_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[54]~54_combout\ & (\RoundCount|s_count\(1) & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[54]~54_combout\ & ((\RoundCount|s_count\(1)) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[54]~54_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X86_Y35_N10
\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div1|auto_generated|divider|divider|StageOut[55]~58_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div1|auto_generated|divider|divider|StageOut[55]~58_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div1|auto_generated|divider|divider|StageOut[55]~58_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div1|auto_generated|divider|divider|StageOut[55]~58_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X86_Y35_N12
\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[56]~57_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[56]~57_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[56]~57_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)) # (!\Div1|auto_generated|divider|divider|StageOut[56]~57_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (!\Div1|auto_generated|divider|divider|StageOut[56]~57_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|StageOut[56]~57_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div1|auto_generated|divider|divider|StageOut[56]~57_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X86_Y35_N14
\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\Div1|auto_generated|divider|divider|StageOut[57]~56_combout\ $ (\RoundCount|s_count\(4) $ (\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[57]~56_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\) # (!\RoundCount|s_count\(4)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[57]~56_combout\ & (!\RoundCount|s_count\(4) & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[57]~56_combout\,
	datab => \RoundCount|s_count\(4),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X86_Y35_N24
\Div1|auto_generated|divider|divider|StageOut[58]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~83_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[44]~46_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[44]~46_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~83_combout\);

-- Location: LCCOMB_X86_Y35_N28
\Div1|auto_generated|divider|divider|StageOut[58]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~55_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~55_combout\);

-- Location: LCCOMB_X86_Y35_N16
\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[58]~83_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[58]~55_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[58]~83_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[58]~55_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\);

-- Location: LCCOMB_X86_Y35_N18
\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\);

-- Location: LCCOMB_X86_Y35_N0
\Div1|auto_generated|divider|divider|StageOut[64]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[64]~61_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[64]~61_combout\);

-- Location: LCCOMB_X85_Y36_N24
\Div1|auto_generated|divider|divider|StageOut[64]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[64]~84_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[50]~51_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[50]~51_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[64]~84_combout\);

-- Location: LCCOMB_X85_Y36_N26
\Div1|auto_generated|divider|divider|StageOut[63]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[63]~62_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[56]~57_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[56]~57_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[63]~62_combout\);

-- Location: LCCOMB_X86_Y35_N2
\Div1|auto_generated|divider|divider|StageOut[62]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~63_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[55]~58_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[55]~58_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~63_combout\);

-- Location: LCCOMB_X85_Y36_N4
\Div1|auto_generated|divider|divider|StageOut[61]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~59_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|StageOut[54]~54_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[54]~54_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~59_combout\);

-- Location: LCCOMB_X86_Y35_N30
\Div1|auto_generated|divider|divider|StageOut[60]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~60_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\SumTReactB|s_regOut\(4)))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datac => \SumTReactB|s_regOut\(4),
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~60_combout\);

-- Location: LCCOMB_X85_Y36_N8
\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\SumTReactB|s_regOut\(3) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactB|s_regOut\(3) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\SumTReactB|s_regOut\(3)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(3),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X85_Y36_N10
\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[60]~60_combout\ & ((\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)))) # (!\Div1|auto_generated|divider|divider|StageOut[60]~60_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[60]~60_combout\ & (\RoundCount|s_count\(1) & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[60]~60_combout\ & ((\RoundCount|s_count\(1)) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[60]~60_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X85_Y36_N12
\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div1|auto_generated|divider|divider|StageOut[61]~59_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div1|auto_generated|divider|divider|StageOut[61]~59_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div1|auto_generated|divider|divider|StageOut[61]~59_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div1|auto_generated|divider|divider|StageOut[61]~59_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X85_Y36_N14
\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[62]~63_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[62]~63_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[62]~63_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)) # (!\Div1|auto_generated|divider|divider|StageOut[62]~63_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (!\Div1|auto_generated|divider|divider|StageOut[62]~63_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|StageOut[62]~63_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div1|auto_generated|divider|divider|StageOut[62]~63_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X85_Y36_N16
\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\Div1|auto_generated|divider|divider|StageOut[63]~62_combout\ $ (\RoundCount|s_count\(4) $ (\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[63]~62_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\) # (!\RoundCount|s_count\(4)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[63]~62_combout\ & (!\RoundCount|s_count\(4) & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[63]~62_combout\,
	datab => \RoundCount|s_count\(4),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X85_Y36_N18
\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[64]~61_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[64]~84_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[64]~61_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[64]~84_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\);

-- Location: LCCOMB_X85_Y36_N20
\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\);

-- Location: LCCOMB_X86_Y33_N2
\s_averageTReactB~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~16_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \s_averageTReactB~16_combout\);

-- Location: LCCOMB_X81_Y36_N26
\s_averageTReactA[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA[10]~19_combout\ = (\ReactTimeFSM|PS.SCORES~q\) # ((!\RoundCount|s_count\(1) & (!\RoundCount|s_count\(0) & \s_averageTReactB~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datab => \RoundCount|s_count\(0),
	datac => \s_averageTReactB~4_combout\,
	datad => \ReactTimeFSM|PS.SCORES~q\,
	combout => \s_averageTReactA[10]~19_combout\);

-- Location: FF_X86_Y33_N3
\s_averageTReactB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~16_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(3));

-- Location: LCCOMB_X81_Y36_N0
\s_averageTReactB~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~7_combout\ = (\s_averageTReactB~4_combout\ & (\RoundCount|s_count\(0) & (\SumTReactB|s_regOut\(14) & !\RoundCount|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_averageTReactB~4_combout\,
	datab => \RoundCount|s_count\(0),
	datac => \SumTReactB|s_regOut\(14),
	datad => \RoundCount|s_count\(1),
	combout => \s_averageTReactB~7_combout\);

-- Location: LCCOMB_X81_Y36_N4
\s_averageTReactB[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB[14]~feeder_combout\ = \s_averageTReactB~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_averageTReactB~7_combout\,
	combout => \s_averageTReactB[14]~feeder_combout\);

-- Location: FF_X81_Y36_N5
\s_averageTReactB[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB[14]~feeder_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(14));

-- Location: LCCOMB_X81_Y36_N30
\s_averageTReactB~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~18_combout\ = (\s_averageTReactB~4_combout\ & (!\Div1|auto_generated|divider|divider|selnose[16]~0_combout\ & ((\RoundCount|s_count\(0)) # (\RoundCount|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_averageTReactB~4_combout\,
	datab => \RoundCount|s_count\(0),
	datac => \Div1|auto_generated|divider|divider|selnose[16]~0_combout\,
	datad => \RoundCount|s_count\(1),
	combout => \s_averageTReactB~18_combout\);

-- Location: FF_X81_Y36_N31
\s_averageTReactB[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~18_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(13));

-- Location: LCCOMB_X81_Y36_N8
\s_averageTReactB~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~19_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\ReactTimeFSM|Equal0~4_combout\ & (!\RoundCount|s_count\(4) & !\RoundCount|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datab => \ReactTimeFSM|Equal0~4_combout\,
	datac => \RoundCount|s_count\(4),
	datad => \RoundCount|s_count\(3),
	combout => \s_averageTReactB~19_combout\);

-- Location: FF_X81_Y36_N9
\s_averageTReactB[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~19_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(12));

-- Location: LCCOMB_X77_Y36_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = s_averageTReactB(12) $ (VCC)
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(s_averageTReactB(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(12),
	datad => VCC,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X77_Y36_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (s_averageTReactB(13) & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!s_averageTReactB(13) & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!s_averageTReactB(13) & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(13),
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X77_Y36_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (s_averageTReactB(14) & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!s_averageTReactB(14) & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((s_averageTReactB(14) & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(14),
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X77_Y36_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X77_Y36_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y34_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[68]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\);

-- Location: LCCOMB_X77_Y34_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & s_averageTReactB(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => s_averageTReactB(14),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\);

-- Location: LCCOMB_X77_Y36_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\);

-- Location: LCCOMB_X77_Y34_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\ = (s_averageTReactB(13) & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(13),
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\);

-- Location: LCCOMB_X77_Y36_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\);

-- Location: LCCOMB_X77_Y34_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & s_averageTReactB(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => s_averageTReactB(12),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\);

-- Location: LCCOMB_X77_Y34_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\);

-- Location: LCCOMB_X82_Y33_N20
\s_averageTReactB~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~8_combout\ = (!\RoundCount|s_count\(4) & (\ReactTimeFSM|Equal0~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RoundCount|s_count\(4),
	datac => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \s_averageTReactB~8_combout\);

-- Location: FF_X82_Y33_N21
\s_averageTReactB[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~8_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(11));

-- Location: LCCOMB_X77_Y34_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~249_combout\ = (s_averageTReactB(11) & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(11),
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~249_combout\);

-- Location: LCCOMB_X77_Y34_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~250_combout\ = (s_averageTReactB(11) & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(11),
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~250_combout\);

-- Location: LCCOMB_X77_Y34_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~249_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~250_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~249_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~250_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~249_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[64]~250_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X77_Y34_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X77_Y34_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\)))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X77_Y34_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X77_Y34_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\ & ((GND) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X77_Y34_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X77_Y35_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~379_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~379_combout\);

-- Location: LCCOMB_X77_Y35_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\);

-- Location: LCCOMB_X79_Y35_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\);

-- Location: LCCOMB_X77_Y36_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~452_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (s_averageTReactB(14))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => s_averageTReactB(14),
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~452_combout\);

-- Location: LCCOMB_X77_Y36_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~453_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((s_averageTReactB(13)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => s_averageTReactB(13),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~453_combout\);

-- Location: LCCOMB_X79_Y35_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\);

-- Location: LCCOMB_X77_Y35_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\);

-- Location: LCCOMB_X77_Y35_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~454_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((s_averageTReactB(12)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => s_averageTReactB(12),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~454_combout\);

-- Location: LCCOMB_X79_Y35_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\);

-- Location: LCCOMB_X77_Y35_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\ = (s_averageTReactB(11) & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(11),
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\);

-- Location: LCCOMB_X82_Y33_N22
\s_averageTReactB~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~9_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \s_averageTReactB~9_combout\);

-- Location: FF_X82_Y33_N23
\s_averageTReactB[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~9_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(10));

-- Location: LCCOMB_X77_Y35_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~258_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & s_averageTReactB(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => s_averageTReactB(10),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~258_combout\);

-- Location: LCCOMB_X77_Y35_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~257_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & s_averageTReactB(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => s_averageTReactB(10),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~257_combout\);

-- Location: LCCOMB_X77_Y35_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~258_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~257_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~258_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~258_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[80]~257_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X77_Y35_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X77_Y35_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~454_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~454_combout\)))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~454_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X77_Y35_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~453_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~453_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~453_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~453_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X77_Y35_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~452_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~452_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~452_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~452_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X77_Y35_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~379_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~379_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~379_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~379_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X77_Y35_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X80_Y35_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\);

-- Location: LCCOMB_X77_Y35_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~380_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~379_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[85]~379_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~380_combout\);

-- Location: LCCOMB_X79_Y35_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~381_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~452_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[84]~452_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~381_combout\);

-- Location: LCCOMB_X79_Y35_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\);

-- Location: LCCOMB_X79_Y35_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~382_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~453_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[83]~453_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~382_combout\);

-- Location: LCCOMB_X79_Y35_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\);

-- Location: LCCOMB_X79_Y35_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\);

-- Location: LCCOMB_X77_Y35_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~383_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~454_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[82]~454_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~383_combout\);

-- Location: LCCOMB_X80_Y35_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\);

-- Location: LCCOMB_X79_Y35_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~455_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((s_averageTReactB(11)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => s_averageTReactB(11),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~455_combout\);

-- Location: LCCOMB_X79_Y35_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\);

-- Location: LCCOMB_X79_Y35_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & s_averageTReactB(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => s_averageTReactB(10),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\);

-- Location: LCCOMB_X82_Y33_N12
\s_averageTReactB~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~10_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \s_averageTReactB~10_combout\);

-- Location: FF_X82_Y33_N13
\s_averageTReactB[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~10_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(9));

-- Location: LCCOMB_X80_Y35_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~267_combout\ = (s_averageTReactB(9) & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(9),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~267_combout\);

-- Location: LCCOMB_X80_Y35_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~266_combout\ = (s_averageTReactB(9) & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(9),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~266_combout\);

-- Location: LCCOMB_X80_Y35_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~267_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~266_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~267_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~266_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~267_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[96]~266_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X80_Y35_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X80_Y35_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~455_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~455_combout\)))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~455_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X80_Y35_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~383_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~383_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~383_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~383_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X80_Y35_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~382_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~382_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~382_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~382_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X80_Y35_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~381_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~381_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~381_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~381_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X80_Y35_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~380_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~380_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~380_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~380_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X80_Y35_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X80_Y34_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\);

-- Location: LCCOMB_X80_Y35_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~384_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~380_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[102]~380_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~384_combout\);

-- Location: LCCOMB_X80_Y34_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\);

-- Location: LCCOMB_X79_Y35_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~385_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~381_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[101]~381_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~385_combout\);

-- Location: LCCOMB_X79_Y34_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\);

-- Location: LCCOMB_X79_Y35_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~386_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~382_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[100]~382_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~386_combout\);

-- Location: LCCOMB_X79_Y35_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~387_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~383_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[99]~383_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~387_combout\);

-- Location: LCCOMB_X80_Y34_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\);

-- Location: LCCOMB_X80_Y34_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\);

-- Location: LCCOMB_X80_Y35_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~388_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~455_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[98]~455_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~388_combout\);

-- Location: LCCOMB_X79_Y35_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~456_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (s_averageTReactB(10))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(10),
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~456_combout\);

-- Location: LCCOMB_X79_Y34_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\);

-- Location: LCCOMB_X79_Y34_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\ = (s_averageTReactB(9) & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(9),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\);

-- Location: LCCOMB_X79_Y34_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\);

-- Location: LCCOMB_X82_Y33_N10
\s_averageTReactB~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~11_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & \ReactTimeFSM|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datac => \ReactTimeFSM|Equal0~4_combout\,
	combout => \s_averageTReactB~11_combout\);

-- Location: FF_X82_Y33_N11
\s_averageTReactB[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~11_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(8));

-- Location: LCCOMB_X80_Y34_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~277_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & s_averageTReactB(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => s_averageTReactB(8),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~277_combout\);

-- Location: LCCOMB_X80_Y34_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~276_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & s_averageTReactB(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => s_averageTReactB(8),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~276_combout\);

-- Location: LCCOMB_X80_Y34_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~277_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~276_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~277_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~276_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~277_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[112]~276_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X80_Y34_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X80_Y34_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~456_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~456_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\)))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~456_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~456_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X80_Y34_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~388_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~388_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~388_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~388_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X80_Y34_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~387_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~387_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~387_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~387_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X80_Y34_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~386_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~386_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~386_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~386_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X80_Y34_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~385_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~385_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~385_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~385_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X80_Y34_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~384_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~384_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~384_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~384_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X80_Y34_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X80_Y34_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~389_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~384_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[119]~384_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~389_combout\);

-- Location: LCCOMB_X79_Y33_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\);

-- Location: LCCOMB_X79_Y34_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\);

-- Location: LCCOMB_X79_Y34_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~390_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~385_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[118]~385_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~390_combout\);

-- Location: LCCOMB_X79_Y34_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~391_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~386_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[117]~386_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~391_combout\);

-- Location: LCCOMB_X79_Y34_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\);

-- Location: LCCOMB_X79_Y35_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~392_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~387_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[116]~387_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~392_combout\);

-- Location: LCCOMB_X80_Y33_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\);

-- Location: LCCOMB_X80_Y35_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~393_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~388_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[115]~388_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~393_combout\);

-- Location: LCCOMB_X79_Y33_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\);

-- Location: LCCOMB_X79_Y34_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~394_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~456_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[114]~456_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~394_combout\);

-- Location: LCCOMB_X79_Y34_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\);

-- Location: LCCOMB_X79_Y34_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~457_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (s_averageTReactB(9))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(9),
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~457_combout\);

-- Location: LCCOMB_X79_Y34_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\);

-- Location: LCCOMB_X80_Y33_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\);

-- Location: LCCOMB_X80_Y33_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & s_averageTReactB(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => s_averageTReactB(8),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\);

-- Location: LCCOMB_X82_Y33_N0
\s_averageTReactB~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~12_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & \ReactTimeFSM|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datac => \ReactTimeFSM|Equal0~4_combout\,
	combout => \s_averageTReactB~12_combout\);

-- Location: FF_X82_Y33_N1
\s_averageTReactB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~12_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(7));

-- Location: LCCOMB_X79_Y33_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & s_averageTReactB(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => s_averageTReactB(7),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\);

-- Location: LCCOMB_X79_Y33_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~287_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & s_averageTReactB(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => s_averageTReactB(7),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~287_combout\);

-- Location: LCCOMB_X79_Y33_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~287_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~287_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[128]~287_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X79_Y33_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X79_Y33_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~457_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~457_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\)))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~457_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~457_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X79_Y33_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~394_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~394_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~394_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~394_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X79_Y33_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~393_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~393_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~393_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~393_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X79_Y33_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~392_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~392_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~392_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~392_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X79_Y33_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~391_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~391_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~391_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~391_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X79_Y33_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~390_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~390_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~390_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~390_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X79_Y33_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~389_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~389_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~389_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~389_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X79_Y33_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X79_Y32_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\);

-- Location: LCCOMB_X79_Y33_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~395_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~389_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[136]~389_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~395_combout\);

-- Location: LCCOMB_X79_Y32_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\);

-- Location: LCCOMB_X79_Y34_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~396_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~390_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[135]~390_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~396_combout\);

-- Location: LCCOMB_X79_Y32_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\);

-- Location: LCCOMB_X79_Y34_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~397_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~391_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[134]~391_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~397_combout\);

-- Location: LCCOMB_X79_Y32_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\);

-- Location: LCCOMB_X79_Y32_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~392_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[133]~392_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\);

-- Location: LCCOMB_X79_Y33_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~399_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~393_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[132]~393_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~399_combout\);

-- Location: LCCOMB_X79_Y32_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\);

-- Location: LCCOMB_X79_Y34_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~400_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~394_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[131]~394_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~400_combout\);

-- Location: LCCOMB_X79_Y32_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\);

-- Location: LCCOMB_X79_Y32_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\);

-- Location: LCCOMB_X79_Y34_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~401_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~457_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[130]~457_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~401_combout\);

-- Location: LCCOMB_X80_Y33_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~458_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((s_averageTReactB(8)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => s_averageTReactB(8),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~458_combout\);

-- Location: LCCOMB_X80_Y33_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\);

-- Location: LCCOMB_X79_Y32_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & s_averageTReactB(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => s_averageTReactB(7),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\);

-- Location: LCCOMB_X80_Y32_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\);

-- Location: LCCOMB_X86_Y35_N20
\s_averageTReactB~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~13_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & \ReactTimeFSM|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datad => \ReactTimeFSM|Equal0~4_combout\,
	combout => \s_averageTReactB~13_combout\);

-- Location: FF_X86_Y35_N21
\s_averageTReactB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~13_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(6));

-- Location: LCCOMB_X80_Y32_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~300_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & s_averageTReactB(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => s_averageTReactB(6),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~300_combout\);

-- Location: LCCOMB_X80_Y32_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & s_averageTReactB(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => s_averageTReactB(6),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout\);

-- Location: LCCOMB_X80_Y32_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~300_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~300_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~300_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X80_Y32_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X80_Y32_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~458_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~458_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\)))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~458_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~458_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X80_Y32_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~401_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~401_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~401_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~401_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X80_Y32_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~400_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~400_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~400_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~400_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X80_Y32_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~399_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~399_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~399_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~399_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X80_Y32_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X80_Y32_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~397_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~397_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~397_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~397_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X80_Y32_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~396_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~396_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~396_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~396_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X80_Y32_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~395_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~395_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~395_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~395_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X80_Y32_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X80_Y32_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~402_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~395_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[153]~395_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~402_combout\);

-- Location: LCCOMB_X83_Y32_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\);

-- Location: LCCOMB_X81_Y32_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\);

-- Location: LCCOMB_X79_Y32_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~403_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~396_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[152]~396_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~403_combout\);

-- Location: LCCOMB_X79_Y32_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~404_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~397_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[151]~397_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~404_combout\);

-- Location: LCCOMB_X81_Y32_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\);

-- Location: LCCOMB_X81_Y32_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\);

-- Location: LCCOMB_X79_Y32_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~405_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~405_combout\);

-- Location: LCCOMB_X79_Y32_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~399_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[149]~399_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\);

-- Location: LCCOMB_X81_Y32_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\);

-- Location: LCCOMB_X83_Y32_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\);

-- Location: LCCOMB_X79_Y32_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~400_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[148]~400_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\);

-- Location: LCCOMB_X79_Y32_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~401_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[147]~401_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\);

-- Location: LCCOMB_X83_Y32_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\);

-- Location: LCCOMB_X83_Y32_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\);

-- Location: LCCOMB_X80_Y33_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~458_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[146]~458_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\);

-- Location: LCCOMB_X80_Y32_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~459_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((s_averageTReactB(7)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => s_averageTReactB(7),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~459_combout\);

-- Location: LCCOMB_X83_Y32_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\);

-- Location: LCCOMB_X83_Y32_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\);

-- Location: LCCOMB_X83_Y32_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & s_averageTReactB(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => s_averageTReactB(6),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\);

-- Location: LCCOMB_X85_Y35_N28
\s_averageTReactB~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~14_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	combout => \s_averageTReactB~14_combout\);

-- Location: FF_X85_Y35_N29
\s_averageTReactB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~14_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(5));

-- Location: LCCOMB_X83_Y32_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~312_combout\ = (s_averageTReactB(5) & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(5),
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~312_combout\);

-- Location: LCCOMB_X84_Y33_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~313_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & s_averageTReactB(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => s_averageTReactB(5),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~313_combout\);

-- Location: LCCOMB_X82_Y32_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~312_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~313_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~312_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~313_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~312_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[160]~313_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X82_Y32_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X82_Y32_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~459_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~459_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\)))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~459_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~459_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X82_Y32_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X82_Y32_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X82_Y32_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X82_Y32_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X82_Y32_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~405_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~405_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~405_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~405_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X82_Y32_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~404_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~404_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~404_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~404_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X82_Y32_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~403_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~403_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~403_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~403_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X82_Y32_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~402_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~402_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~402_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~402_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X82_Y32_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X83_Y32_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~410_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~402_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[170]~402_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~410_combout\);

-- Location: LCCOMB_X81_Y31_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\);

-- Location: LCCOMB_X81_Y32_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~411_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~403_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[169]~403_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~411_combout\);

-- Location: LCCOMB_X81_Y32_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\);

-- Location: LCCOMB_X81_Y32_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~412_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~404_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[168]~404_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~412_combout\);

-- Location: LCCOMB_X81_Y32_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\);

-- Location: LCCOMB_X81_Y32_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~413_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~405_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[167]~405_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~413_combout\);

-- Location: LCCOMB_X81_Y32_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\);

-- Location: LCCOMB_X81_Y32_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~414_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~414_combout\);

-- Location: LCCOMB_X81_Y32_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\);

-- Location: LCCOMB_X82_Y32_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~415_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~415_combout\);

-- Location: LCCOMB_X82_Y31_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\);

-- Location: LCCOMB_X82_Y32_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~416_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~416_combout\);

-- Location: LCCOMB_X82_Y31_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\);

-- Location: LCCOMB_X83_Y32_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~417_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~417_combout\);

-- Location: LCCOMB_X83_Y32_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\);

-- Location: LCCOMB_X83_Y32_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~418_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~459_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[162]~459_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~418_combout\);

-- Location: LCCOMB_X82_Y32_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\);

-- Location: LCCOMB_X83_Y32_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~460_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((s_averageTReactB(6)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => s_averageTReactB(6),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~460_combout\);

-- Location: LCCOMB_X82_Y32_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\);

-- Location: LCCOMB_X81_Y31_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & s_averageTReactB(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => s_averageTReactB(5),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\);

-- Location: LCCOMB_X81_Y31_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\);

-- Location: LCCOMB_X86_Y35_N26
\s_averageTReactB~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~15_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \s_averageTReactB~15_combout\);

-- Location: FF_X86_Y35_N27
\s_averageTReactB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~15_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(4));

-- Location: LCCOMB_X82_Y31_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~326_combout\ = (s_averageTReactB(4) & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(4),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~326_combout\);

-- Location: LCCOMB_X82_Y31_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~327_combout\ = (s_averageTReactB(4) & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(4),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~327_combout\);

-- Location: LCCOMB_X81_Y31_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~326_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~327_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~326_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~327_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~326_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[176]~327_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X81_Y31_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X81_Y31_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~460_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~460_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\)))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~460_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~460_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X81_Y31_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~418_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~418_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~418_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~418_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X81_Y31_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~417_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~417_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~417_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~417_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X81_Y31_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~416_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~416_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~416_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~416_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X81_Y31_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~415_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~415_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~415_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~415_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X81_Y31_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~414_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~414_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~414_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~414_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X81_Y31_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~413_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~413_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~413_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~413_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X81_Y31_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~412_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~412_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~412_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~412_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X81_Y31_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~411_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~411_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~411_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~411_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X81_Y31_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~410_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~410_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~410_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~410_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X81_Y31_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X84_Y32_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~341_combout\ = (s_averageTReactB(3) & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(3),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~341_combout\);

-- Location: LCCOMB_X84_Y32_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~342_combout\ = (s_averageTReactB(3) & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(3),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~342_combout\);

-- Location: LCCOMB_X83_Y30_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~341_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~342_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~341_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~342_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~341_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[192]~342_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X82_Y30_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~419_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~410_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[187]~410_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~419_combout\);

-- Location: LCCOMB_X82_Y30_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\);

-- Location: LCCOMB_X82_Y30_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\);

-- Location: LCCOMB_X81_Y32_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~420_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~411_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[186]~411_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~420_combout\);

-- Location: LCCOMB_X82_Y30_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\);

-- Location: LCCOMB_X81_Y32_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~421_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~412_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[185]~412_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~421_combout\);

-- Location: LCCOMB_X82_Y30_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\);

-- Location: LCCOMB_X81_Y32_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~422_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~413_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[184]~413_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~422_combout\);

-- Location: LCCOMB_X82_Y30_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\);

-- Location: LCCOMB_X81_Y32_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~423_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~414_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[183]~414_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~423_combout\);

-- Location: LCCOMB_X82_Y31_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\);

-- Location: LCCOMB_X82_Y31_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~424_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~415_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[182]~415_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~424_combout\);

-- Location: LCCOMB_X82_Y31_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~425_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~416_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[181]~416_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~425_combout\);

-- Location: LCCOMB_X82_Y31_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\);

-- Location: LCCOMB_X83_Y32_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~426_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~417_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[180]~417_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~426_combout\);

-- Location: LCCOMB_X83_Y30_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\);

-- Location: LCCOMB_X82_Y30_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\);

-- Location: LCCOMB_X83_Y32_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~427_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~418_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[179]~418_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~427_combout\);

-- Location: LCCOMB_X83_Y32_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~428_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~460_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[178]~460_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~428_combout\);

-- Location: LCCOMB_X84_Y31_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\);

-- Location: LCCOMB_X82_Y30_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\);

-- Location: LCCOMB_X82_Y30_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~461_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (s_averageTReactB(5))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => s_averageTReactB(5),
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~461_combout\);

-- Location: LCCOMB_X82_Y31_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\);

-- Location: LCCOMB_X83_Y30_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & s_averageTReactB(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => s_averageTReactB(4),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\);

-- Location: LCCOMB_X83_Y30_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X83_Y30_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~461_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~461_combout\)))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~461_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X83_Y30_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~428_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~428_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~428_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~428_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X83_Y30_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~427_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~427_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~427_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~427_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\);

-- Location: LCCOMB_X83_Y30_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~426_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~426_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~426_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~426_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\);

-- Location: LCCOMB_X83_Y30_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~425_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~425_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~425_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~425_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\);

-- Location: LCCOMB_X83_Y30_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~424_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~424_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~424_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~424_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\);

-- Location: LCCOMB_X83_Y30_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~423_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~423_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~423_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~423_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\);

-- Location: LCCOMB_X83_Y30_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~422_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~422_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~422_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~422_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\);

-- Location: LCCOMB_X83_Y30_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~421_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~421_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~421_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~421_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\);

-- Location: LCCOMB_X83_Y30_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~420_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~420_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~420_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~420_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\);

-- Location: LCCOMB_X83_Y30_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~419_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~419_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~419_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~419_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\);

-- Location: LCCOMB_X83_Y30_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X84_Y32_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\);

-- Location: LCCOMB_X84_Y32_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\ = (s_averageTReactB(3) & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(3),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\);

-- Location: LCCOMB_X85_Y36_N0
\Div1|auto_generated|divider|divider|StageOut[70]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[70]~67_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[70]~67_combout\);

-- Location: LCCOMB_X86_Y35_N22
\Div1|auto_generated|divider|divider|StageOut[70]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[70]~85_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[56]~57_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[56]~57_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[70]~85_combout\);

-- Location: LCCOMB_X85_Y36_N6
\Div1|auto_generated|divider|divider|StageOut[69]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[69]~68_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|StageOut[62]~63_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[62]~63_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[69]~68_combout\);

-- Location: LCCOMB_X85_Y36_N28
\Div1|auto_generated|divider|divider|StageOut[68]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[68]~64_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[61]~59_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[61]~59_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[68]~64_combout\);

-- Location: LCCOMB_X85_Y36_N2
\Div1|auto_generated|divider|divider|StageOut[67]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[67]~65_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[60]~60_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[60]~60_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[67]~65_combout\);

-- Location: LCCOMB_X85_Y36_N22
\Div1|auto_generated|divider|divider|StageOut[66]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[66]~66_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & (\SumTReactB|s_regOut\(3))) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & 
-- ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(3),
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[66]~66_combout\);

-- Location: LCCOMB_X86_Y36_N16
\Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\SumTReactB|s_regOut\(2) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactB|s_regOut\(2) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\SumTReactB|s_regOut\(2)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(2),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X86_Y36_N18
\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\RoundCount|s_count\(1) & ((\Div1|auto_generated|divider|divider|StageOut[66]~66_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[66]~66_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))))) # (!\RoundCount|s_count\(1) & ((\Div1|auto_generated|divider|divider|StageOut[66]~66_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)) # (!\Div1|auto_generated|divider|divider|StageOut[66]~66_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\RoundCount|s_count\(1) & ((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (!\Div1|auto_generated|divider|divider|StageOut[66]~66_combout\))) # 
-- (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|StageOut[66]~66_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datab => \Div1|auto_generated|divider|divider|StageOut[66]~66_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X86_Y36_N20
\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\Div1|auto_generated|divider|divider|StageOut[67]~65_combout\ $ (\RoundCount|s_count\(2) $ (\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[67]~65_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\) # (!\RoundCount|s_count\(2)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[67]~65_combout\ & (!\RoundCount|s_count\(2) & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[67]~65_combout\,
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X86_Y36_N22
\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[68]~64_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[68]~64_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div1|auto_generated|divider|divider|StageOut[68]~64_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)) # (!\Div1|auto_generated|divider|divider|StageOut[68]~64_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (!\Div1|auto_generated|divider|divider|StageOut[68]~64_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|StageOut[68]~64_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div1|auto_generated|divider|divider|StageOut[68]~64_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X86_Y36_N24
\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div1|auto_generated|divider|divider|StageOut[69]~68_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div1|auto_generated|divider|divider|StageOut[69]~68_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div1|auto_generated|divider|divider|StageOut[69]~68_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|StageOut[69]~68_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X86_Y36_N26
\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[70]~67_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[70]~85_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[70]~67_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[70]~85_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\);

-- Location: LCCOMB_X86_Y36_N28
\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\);

-- Location: LCCOMB_X84_Y36_N0
\s_averageTReactB~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~17_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \s_averageTReactB~17_combout\);

-- Location: FF_X84_Y36_N1
\s_averageTReactB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~17_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(2));

-- Location: LCCOMB_X84_Y32_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~358_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & s_averageTReactB(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => s_averageTReactB(2),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~358_combout\);

-- Location: LCCOMB_X84_Y32_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~357_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & s_averageTReactB(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => s_averageTReactB(2),
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~357_combout\);

-- Location: LCCOMB_X83_Y29_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~358_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~357_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~358_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~357_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~358_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[208]~357_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X83_Y29_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X82_Y30_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~429_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~419_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[204]~419_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~429_combout\);

-- Location: LCCOMB_X82_Y29_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\);

-- Location: LCCOMB_X82_Y29_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~430_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~420_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[203]~420_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~430_combout\);

-- Location: LCCOMB_X82_Y29_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\);

-- Location: LCCOMB_X82_Y29_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~431_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~421_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[202]~421_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~431_combout\);

-- Location: LCCOMB_X82_Y29_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\);

-- Location: LCCOMB_X82_Y30_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~432_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~422_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[201]~422_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~432_combout\);

-- Location: LCCOMB_X82_Y30_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\);

-- Location: LCCOMB_X82_Y29_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\);

-- Location: LCCOMB_X82_Y29_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~433_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~423_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[200]~423_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~433_combout\);

-- Location: LCCOMB_X82_Y31_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~434_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~424_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[199]~424_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~434_combout\);

-- Location: LCCOMB_X82_Y29_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\);

-- Location: LCCOMB_X82_Y31_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~435_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~425_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[198]~425_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~435_combout\);

-- Location: LCCOMB_X84_Y31_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\);

-- Location: LCCOMB_X84_Y31_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\);

-- Location: LCCOMB_X84_Y31_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~436_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~426_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[197]~426_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~436_combout\);

-- Location: LCCOMB_X82_Y29_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\);

-- Location: LCCOMB_X82_Y29_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~437_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~427_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[196]~427_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~437_combout\);

-- Location: LCCOMB_X84_Y31_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\);

-- Location: LCCOMB_X84_Y31_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~438_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~428_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[195]~428_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~438_combout\);

-- Location: LCCOMB_X82_Y29_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\);

-- Location: LCCOMB_X82_Y30_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~439_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~461_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[194]~461_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~439_combout\);

-- Location: LCCOMB_X82_Y31_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~462_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (s_averageTReactB(4))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => s_averageTReactB(4),
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~462_combout\);

-- Location: LCCOMB_X82_Y29_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\);

-- Location: LCCOMB_X83_Y29_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~462_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~462_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\)))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~462_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~462_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X83_Y29_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~439_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~439_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~439_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~439_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

-- Location: LCCOMB_X83_Y29_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~438_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~438_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~438_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~438_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\);

-- Location: LCCOMB_X83_Y29_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~437_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~437_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~437_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~437_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\);

-- Location: LCCOMB_X83_Y29_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~436_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~436_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~436_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~436_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\);

-- Location: LCCOMB_X83_Y29_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~435_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~435_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~435_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~435_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\);

-- Location: LCCOMB_X83_Y29_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~434_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~434_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~434_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~434_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\);

-- Location: LCCOMB_X83_Y29_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~433_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~433_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~433_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~433_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\);

-- Location: LCCOMB_X83_Y29_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~432_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~432_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~432_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~432_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\);

-- Location: LCCOMB_X83_Y29_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~431_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~431_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~431_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~431_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\);

-- Location: LCCOMB_X83_Y29_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~430_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~430_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\) # (GND))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~430_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~430_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\);

-- Location: LCCOMB_X83_Y29_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~429_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~429_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~429_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~429_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\);

-- Location: LCCOMB_X83_Y29_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ = \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\);

-- Location: LCCOMB_X84_Y32_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\);

-- Location: LCCOMB_X84_Y32_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~463_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- ((s_averageTReactB(3)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datac => s_averageTReactB(3),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~463_combout\);

-- Location: LCCOMB_X84_Y32_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\);

-- Location: LCCOMB_X84_Y32_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\ = (s_averageTReactB(2) & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(2),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\);

-- Location: LCCOMB_X86_Y36_N30
\Div1|auto_generated|divider|divider|StageOut[76]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[76]~70_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[76]~70_combout\);

-- Location: LCCOMB_X85_Y36_N30
\Div1|auto_generated|divider|divider|StageOut[76]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[76]~86_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[62]~63_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[62]~63_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[76]~86_combout\);

-- Location: LCCOMB_X86_Y36_N0
\Div1|auto_generated|divider|divider|StageOut[75]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[75]~69_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|StageOut[68]~64_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[68]~64_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[75]~69_combout\);

-- Location: LCCOMB_X87_Y36_N30
\Div1|auto_generated|divider|divider|StageOut[74]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[74]~71_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[67]~65_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[67]~65_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[74]~71_combout\);

-- Location: LCCOMB_X87_Y36_N4
\Div1|auto_generated|divider|divider|StageOut[73]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[73]~72_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[66]~66_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[66]~66_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[73]~72_combout\);

-- Location: LCCOMB_X88_Y36_N4
\Div1|auto_generated|divider|divider|StageOut[72]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[72]~73_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\SumTReactB|s_regOut\(2)))) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datac => \SumTReactB|s_regOut\(2),
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[72]~73_combout\);

-- Location: LCCOMB_X86_Y36_N2
\Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\SumTReactB|s_regOut\(1) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactB|s_regOut\(1) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\SumTReactB|s_regOut\(1)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(1),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X86_Y36_N4
\Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\RoundCount|s_count\(1) & ((\Div1|auto_generated|divider|divider|StageOut[72]~73_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[72]~73_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (GND))))) # (!\RoundCount|s_count\(1) & ((\Div1|auto_generated|divider|divider|StageOut[72]~73_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)) # (!\Div1|auto_generated|divider|divider|StageOut[72]~73_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\RoundCount|s_count\(1) & ((!\Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (!\Div1|auto_generated|divider|divider|StageOut[72]~73_combout\))) # 
-- (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|StageOut[72]~73_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datab => \Div1|auto_generated|divider|divider|StageOut[72]~73_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X86_Y36_N6
\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\Div1|auto_generated|divider|divider|StageOut[73]~72_combout\ $ (\RoundCount|s_count\(2) $ (\Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[73]~72_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\) # (!\RoundCount|s_count\(2)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[73]~72_combout\ & (!\RoundCount|s_count\(2) & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[73]~72_combout\,
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X86_Y36_N8
\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\Div1|auto_generated|divider|divider|StageOut[74]~71_combout\ & ((\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # 
-- (!\RoundCount|s_count\(3) & (\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)))) # (!\Div1|auto_generated|divider|divider|StageOut[74]~71_combout\ & ((\RoundCount|s_count\(3) & 
-- ((\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))) # (!\RoundCount|s_count\(3) & (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[74]~71_combout\ & (\RoundCount|s_count\(3) & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[74]~71_combout\ & ((\RoundCount|s_count\(3)) # (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[74]~71_combout\,
	datab => \RoundCount|s_count\(3),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X86_Y36_N10
\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div1|auto_generated|divider|divider|StageOut[75]~69_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div1|auto_generated|divider|divider|StageOut[75]~69_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div1|auto_generated|divider|divider|StageOut[75]~69_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|StageOut[75]~69_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X86_Y36_N12
\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[76]~70_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[76]~86_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[76]~70_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[76]~86_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\);

-- Location: LCCOMB_X86_Y36_N14
\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\);

-- Location: LCCOMB_X86_Y33_N16
\s_averageTReactB~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~6_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \s_averageTReactB~6_combout\);

-- Location: FF_X86_Y33_N17
\s_averageTReactB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~6_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(1));

-- Location: LCCOMB_X84_Y32_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~359_combout\ = (s_averageTReactB(1) & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(1),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~359_combout\);

-- Location: LCCOMB_X84_Y32_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~360_combout\ = (s_averageTReactB(1) & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(1),
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~360_combout\);

-- Location: LCCOMB_X83_Y31_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~359_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~360_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~359_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~360_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~359_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[224]~360_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X83_Y31_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\ & 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\)))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X83_Y31_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~463_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~463_combout\)))))
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~463_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X82_Y30_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[238]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[238]~440_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~429_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[221]~429_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[238]~440_combout\);

-- Location: LCCOMB_X84_Y31_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[238]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[238]~361_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[238]~361_combout\);

-- Location: LCCOMB_X82_Y29_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[237]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[237]~441_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~430_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[220]~430_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[237]~441_combout\);

-- Location: LCCOMB_X82_Y31_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[237]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[237]~362_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[237]~362_combout\);

-- Location: LCCOMB_X82_Y29_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[236]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[236]~442_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~431_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[219]~431_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[236]~442_combout\);

-- Location: LCCOMB_X84_Y31_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[236]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[236]~363_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[236]~363_combout\);

-- Location: LCCOMB_X82_Y30_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[235]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[235]~443_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~432_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[218]~432_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[235]~443_combout\);

-- Location: LCCOMB_X84_Y31_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[235]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[235]~364_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[235]~364_combout\);

-- Location: LCCOMB_X82_Y29_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[234]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[234]~444_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~433_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[217]~433_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[234]~444_combout\);

-- Location: LCCOMB_X80_Y31_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[234]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[234]~365_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[234]~365_combout\);

-- Location: LCCOMB_X82_Y31_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[233]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[233]~445_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~434_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[216]~434_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[233]~445_combout\);

-- Location: LCCOMB_X84_Y31_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[233]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[233]~366_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[233]~366_combout\);

-- Location: LCCOMB_X84_Y31_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[232]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[232]~446_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~435_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[215]~435_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[232]~446_combout\);

-- Location: LCCOMB_X84_Y31_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[232]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[232]~367_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[232]~367_combout\);

-- Location: LCCOMB_X84_Y31_N4
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[231]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[231]~447_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~436_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[214]~436_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[231]~447_combout\);

-- Location: LCCOMB_X82_Y31_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[231]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[231]~368_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[231]~368_combout\);

-- Location: LCCOMB_X83_Y29_N0
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[230]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[230]~369_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[230]~369_combout\);

-- Location: LCCOMB_X82_Y29_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[230]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[230]~448_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~437_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[213]~437_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[230]~448_combout\);

-- Location: LCCOMB_X84_Y31_N2
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[229]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[229]~449_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~438_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[212]~438_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[229]~449_combout\);

-- Location: LCCOMB_X80_Y31_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[229]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[229]~370_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[229]~370_combout\);

-- Location: LCCOMB_X82_Y30_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[228]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[228]~450_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~439_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[211]~439_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[228]~450_combout\);

-- Location: LCCOMB_X84_Y31_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[228]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[228]~371_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[228]~371_combout\);

-- Location: LCCOMB_X82_Y31_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[227]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[227]~451_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~462_combout\) # 
-- ((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[210]~462_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[227]~451_combout\);

-- Location: LCCOMB_X84_Y31_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[227]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[227]~372_combout\ = (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[227]~372_combout\);

-- Location: LCCOMB_X83_Y31_N6
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[227]~451_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[227]~372_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[227]~451_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[227]~372_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X83_Y31_N8
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[228]~450_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[228]~371_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[228]~450_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[228]~371_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\);

-- Location: LCCOMB_X83_Y31_N10
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11_cout\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[229]~449_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[229]~370_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[229]~449_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[229]~370_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11_cout\);

-- Location: LCCOMB_X83_Y31_N12
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13_cout\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[230]~369_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[230]~448_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[230]~369_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[230]~448_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11_cout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13_cout\);

-- Location: LCCOMB_X83_Y31_N14
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15_cout\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[231]~447_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[231]~368_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[231]~447_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[231]~368_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13_cout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15_cout\);

-- Location: LCCOMB_X83_Y31_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17_cout\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[232]~446_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[232]~367_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[232]~446_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[232]~367_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15_cout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17_cout\);

-- Location: LCCOMB_X83_Y31_N18
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19_cout\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[233]~445_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[233]~366_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[233]~445_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[233]~366_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17_cout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19_cout\);

-- Location: LCCOMB_X83_Y31_N20
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21_cout\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[234]~444_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[234]~365_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[234]~444_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[234]~365_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19_cout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21_cout\);

-- Location: LCCOMB_X83_Y31_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23_cout\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[235]~443_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[235]~364_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[235]~443_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[235]~364_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21_cout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23_cout\);

-- Location: LCCOMB_X83_Y31_N24
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25_cout\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[236]~442_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[236]~363_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[236]~442_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[236]~363_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23_cout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25_cout\);

-- Location: LCCOMB_X83_Y31_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27_cout\ = CARRY((!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[237]~441_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[237]~362_combout\ & 
-- !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[237]~441_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[237]~362_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25_cout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27_cout\);

-- Location: LCCOMB_X83_Y31_N28
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29_cout\ = CARRY((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[238]~440_combout\) # ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[238]~361_combout\) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[238]~440_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[238]~361_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27_cout\,
	cout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29_cout\);

-- Location: LCCOMB_X83_Y31_N30
\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ = !\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29_cout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\);

-- Location: LCCOMB_X84_Y32_N22
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~463_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[226]~463_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\);

-- Location: LCCOMB_X84_Y32_N26
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & (s_averageTReactB(1))) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datab => s_averageTReactB(1),
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\);

-- Location: LCCOMB_X84_Y32_N16
\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\) # 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & 
-- (((\Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\,
	combout => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\);

-- Location: LCCOMB_X87_Y36_N6
\Div1|auto_generated|divider|divider|StageOut[82]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[82]~74_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[82]~74_combout\);

-- Location: LCCOMB_X87_Y36_N2
\Div1|auto_generated|divider|divider|StageOut[82]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[82]~87_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[68]~64_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[68]~64_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[82]~87_combout\);

-- Location: LCCOMB_X87_Y36_N0
\Div1|auto_generated|divider|divider|StageOut[81]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[81]~75_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[74]~71_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[74]~71_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[81]~75_combout\);

-- Location: LCCOMB_X87_Y36_N26
\Div1|auto_generated|divider|divider|StageOut[80]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[80]~76_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|StageOut[73]~72_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|StageOut[73]~72_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[80]~76_combout\);

-- Location: LCCOMB_X87_Y36_N10
\Div1|auto_generated|divider|divider|StageOut[79]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[79]~77_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & (\Div1|auto_generated|divider|divider|StageOut[72]~73_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[72]~73_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[79]~77_combout\);

-- Location: LCCOMB_X87_Y36_N28
\Div1|auto_generated|divider|divider|StageOut[78]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[78]~78_combout\ = (\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\SumTReactB|s_regOut\(1)))) # (!\Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & 
-- (\Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datac => \SumTReactB|s_regOut\(1),
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[78]~78_combout\);

-- Location: LCCOMB_X87_Y36_N12
\Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1_cout\ = CARRY((\SumTReactB|s_regOut\(0)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactB|s_regOut\(0),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1_cout\);

-- Location: LCCOMB_X87_Y36_N14
\Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3_cout\ = CARRY((\RoundCount|s_count\(1) & ((!\Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1_cout\) # (!\Div1|auto_generated|divider|divider|StageOut[78]~78_combout\))) # 
-- (!\RoundCount|s_count\(1) & (!\Div1|auto_generated|divider|divider|StageOut[78]~78_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datab => \Div1|auto_generated|divider|divider|StageOut[78]~78_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3_cout\);

-- Location: LCCOMB_X87_Y36_N16
\Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[79]~77_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3_cout\) # (!\RoundCount|s_count\(2)))) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[79]~77_combout\ & (!\RoundCount|s_count\(2) & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[79]~77_combout\,
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5_cout\);

-- Location: LCCOMB_X87_Y36_N18
\Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[80]~76_combout\ & (\RoundCount|s_count\(3) & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5_cout\)) # 
-- (!\Div1|auto_generated|divider|divider|StageOut[80]~76_combout\ & ((\RoundCount|s_count\(3)) # (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[80]~76_combout\,
	datab => \RoundCount|s_count\(3),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7_cout\);

-- Location: LCCOMB_X87_Y36_N20
\Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\ = CARRY((\RoundCount|s_count\(4) & (\Div1|auto_generated|divider|divider|StageOut[81]~75_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7_cout\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div1|auto_generated|divider|divider|StageOut[81]~75_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div1|auto_generated|divider|divider|StageOut[81]~75_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\);

-- Location: LCCOMB_X87_Y36_N22
\Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[82]~74_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[82]~87_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[82]~74_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[82]~87_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\);

-- Location: LCCOMB_X87_Y36_N24
\Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\);

-- Location: LCCOMB_X87_Y36_N8
\s_averageTReactB~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactB~5_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	combout => \s_averageTReactB~5_combout\);

-- Location: FF_X87_Y36_N9
\s_averageTReactB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactB~5_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactB(0));

-- Location: LCCOMB_X88_Y34_N4
\Bin7SegDecoder_0|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|Mux6~0_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ & (s_averageTReactB(0) & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ $ 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ & 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\ $ (s_averageTReactB(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\,
	datad => s_averageTReactB(0),
	combout => \Bin7SegDecoder_0|Mux6~0_combout\);

-- Location: LCCOMB_X90_Y37_N30
\s_DesqA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_DesqA~0_combout\ = (\s_DesqA~q\) # (\ReactTimeFSM|PS.WAIT_DESQUA_A~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_DesqA~q\,
	datad => \ReactTimeFSM|PS.WAIT_DESQUA_A~q\,
	combout => \s_DesqA~0_combout\);

-- Location: FF_X90_Y37_N31
s_DesqA : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_DesqA~0_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_DesqA~q\);

-- Location: LCCOMB_X90_Y37_N6
\ReactTimeFSM|enableHyphen~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|enableHyphen~0_combout\ = (\s_DesqA~q\) # (!\ReactTimeFSM|PS.CONCLSN~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|PS.CONCLSN~q\,
	datac => \s_DesqA~q\,
	combout => \ReactTimeFSM|enableHyphen~0_combout\);

-- Location: LCCOMB_X85_Y37_N2
\SumTReactA|s_regOut[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[0]~16_combout\ = (\SumTReactA|s_regOut\(0) & (\TReactCountA|s_count\(0) $ (VCC))) # (!\SumTReactA|s_regOut\(0) & (\TReactCountA|s_count\(0) & VCC))
-- \SumTReactA|s_regOut[0]~17\ = CARRY((\SumTReactA|s_regOut\(0) & \TReactCountA|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(0),
	datab => \TReactCountA|s_count\(0),
	datad => VCC,
	combout => \SumTReactA|s_regOut[0]~16_combout\,
	cout => \SumTReactA|s_regOut[0]~17\);

-- Location: FF_X85_Y37_N3
\SumTReactA|s_regOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactA|s_regOut[0]~16_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(0));

-- Location: LCCOMB_X85_Y37_N4
\SumTReactA|s_regOut[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[1]~18_combout\ = (\SumTReactA|s_regOut\(1) & ((\TReactCountA|s_count\(1) & (\SumTReactA|s_regOut[0]~17\ & VCC)) # (!\TReactCountA|s_count\(1) & (!\SumTReactA|s_regOut[0]~17\)))) # (!\SumTReactA|s_regOut\(1) & 
-- ((\TReactCountA|s_count\(1) & (!\SumTReactA|s_regOut[0]~17\)) # (!\TReactCountA|s_count\(1) & ((\SumTReactA|s_regOut[0]~17\) # (GND)))))
-- \SumTReactA|s_regOut[1]~19\ = CARRY((\SumTReactA|s_regOut\(1) & (!\TReactCountA|s_count\(1) & !\SumTReactA|s_regOut[0]~17\)) # (!\SumTReactA|s_regOut\(1) & ((!\SumTReactA|s_regOut[0]~17\) # (!\TReactCountA|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(1),
	datab => \TReactCountA|s_count\(1),
	datad => VCC,
	cin => \SumTReactA|s_regOut[0]~17\,
	combout => \SumTReactA|s_regOut[1]~18_combout\,
	cout => \SumTReactA|s_regOut[1]~19\);

-- Location: FF_X85_Y37_N5
\SumTReactA|s_regOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactA|s_regOut[1]~18_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(1));

-- Location: LCCOMB_X85_Y37_N6
\SumTReactA|s_regOut[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[2]~20_combout\ = ((\SumTReactA|s_regOut\(2) $ (\TReactCountA|s_count\(2) $ (!\SumTReactA|s_regOut[1]~19\)))) # (GND)
-- \SumTReactA|s_regOut[2]~21\ = CARRY((\SumTReactA|s_regOut\(2) & ((\TReactCountA|s_count\(2)) # (!\SumTReactA|s_regOut[1]~19\))) # (!\SumTReactA|s_regOut\(2) & (\TReactCountA|s_count\(2) & !\SumTReactA|s_regOut[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(2),
	datab => \TReactCountA|s_count\(2),
	datad => VCC,
	cin => \SumTReactA|s_regOut[1]~19\,
	combout => \SumTReactA|s_regOut[2]~20_combout\,
	cout => \SumTReactA|s_regOut[2]~21\);

-- Location: FF_X85_Y37_N7
\SumTReactA|s_regOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactA|s_regOut[2]~20_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(2));

-- Location: LCCOMB_X85_Y37_N8
\SumTReactA|s_regOut[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[3]~22_combout\ = (\TReactCountA|s_count\(3) & ((\SumTReactA|s_regOut\(3) & (\SumTReactA|s_regOut[2]~21\ & VCC)) # (!\SumTReactA|s_regOut\(3) & (!\SumTReactA|s_regOut[2]~21\)))) # (!\TReactCountA|s_count\(3) & 
-- ((\SumTReactA|s_regOut\(3) & (!\SumTReactA|s_regOut[2]~21\)) # (!\SumTReactA|s_regOut\(3) & ((\SumTReactA|s_regOut[2]~21\) # (GND)))))
-- \SumTReactA|s_regOut[3]~23\ = CARRY((\TReactCountA|s_count\(3) & (!\SumTReactA|s_regOut\(3) & !\SumTReactA|s_regOut[2]~21\)) # (!\TReactCountA|s_count\(3) & ((!\SumTReactA|s_regOut[2]~21\) # (!\SumTReactA|s_regOut\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(3),
	datab => \SumTReactA|s_regOut\(3),
	datad => VCC,
	cin => \SumTReactA|s_regOut[2]~21\,
	combout => \SumTReactA|s_regOut[3]~22_combout\,
	cout => \SumTReactA|s_regOut[3]~23\);

-- Location: FF_X85_Y37_N9
\SumTReactA|s_regOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactA|s_regOut[3]~22_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(3));

-- Location: LCCOMB_X85_Y37_N10
\SumTReactA|s_regOut[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[4]~24_combout\ = ((\SumTReactA|s_regOut\(4) $ (\TReactCountA|s_count\(4) $ (!\SumTReactA|s_regOut[3]~23\)))) # (GND)
-- \SumTReactA|s_regOut[4]~25\ = CARRY((\SumTReactA|s_regOut\(4) & ((\TReactCountA|s_count\(4)) # (!\SumTReactA|s_regOut[3]~23\))) # (!\SumTReactA|s_regOut\(4) & (\TReactCountA|s_count\(4) & !\SumTReactA|s_regOut[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(4),
	datab => \TReactCountA|s_count\(4),
	datad => VCC,
	cin => \SumTReactA|s_regOut[3]~23\,
	combout => \SumTReactA|s_regOut[4]~24_combout\,
	cout => \SumTReactA|s_regOut[4]~25\);

-- Location: FF_X85_Y37_N11
\SumTReactA|s_regOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactA|s_regOut[4]~24_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(4));

-- Location: LCCOMB_X85_Y37_N12
\SumTReactA|s_regOut[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[5]~26_combout\ = (\SumTReactA|s_regOut\(5) & ((\TReactCountA|s_count\(5) & (\SumTReactA|s_regOut[4]~25\ & VCC)) # (!\TReactCountA|s_count\(5) & (!\SumTReactA|s_regOut[4]~25\)))) # (!\SumTReactA|s_regOut\(5) & 
-- ((\TReactCountA|s_count\(5) & (!\SumTReactA|s_regOut[4]~25\)) # (!\TReactCountA|s_count\(5) & ((\SumTReactA|s_regOut[4]~25\) # (GND)))))
-- \SumTReactA|s_regOut[5]~27\ = CARRY((\SumTReactA|s_regOut\(5) & (!\TReactCountA|s_count\(5) & !\SumTReactA|s_regOut[4]~25\)) # (!\SumTReactA|s_regOut\(5) & ((!\SumTReactA|s_regOut[4]~25\) # (!\TReactCountA|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(5),
	datab => \TReactCountA|s_count\(5),
	datad => VCC,
	cin => \SumTReactA|s_regOut[4]~25\,
	combout => \SumTReactA|s_regOut[5]~26_combout\,
	cout => \SumTReactA|s_regOut[5]~27\);

-- Location: FF_X85_Y37_N13
\SumTReactA|s_regOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactA|s_regOut[5]~26_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(5));

-- Location: LCCOMB_X85_Y37_N14
\SumTReactA|s_regOut[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[6]~28_combout\ = ((\SumTReactA|s_regOut\(6) $ (\TReactCountA|s_count\(6) $ (!\SumTReactA|s_regOut[5]~27\)))) # (GND)
-- \SumTReactA|s_regOut[6]~29\ = CARRY((\SumTReactA|s_regOut\(6) & ((\TReactCountA|s_count\(6)) # (!\SumTReactA|s_regOut[5]~27\))) # (!\SumTReactA|s_regOut\(6) & (\TReactCountA|s_count\(6) & !\SumTReactA|s_regOut[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(6),
	datab => \TReactCountA|s_count\(6),
	datad => VCC,
	cin => \SumTReactA|s_regOut[5]~27\,
	combout => \SumTReactA|s_regOut[6]~28_combout\,
	cout => \SumTReactA|s_regOut[6]~29\);

-- Location: FF_X85_Y37_N15
\SumTReactA|s_regOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactA|s_regOut[6]~28_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(6));

-- Location: LCCOMB_X85_Y37_N16
\SumTReactA|s_regOut[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[7]~30_combout\ = (\TReactCountA|s_count\(7) & ((\SumTReactA|s_regOut\(7) & (\SumTReactA|s_regOut[6]~29\ & VCC)) # (!\SumTReactA|s_regOut\(7) & (!\SumTReactA|s_regOut[6]~29\)))) # (!\TReactCountA|s_count\(7) & 
-- ((\SumTReactA|s_regOut\(7) & (!\SumTReactA|s_regOut[6]~29\)) # (!\SumTReactA|s_regOut\(7) & ((\SumTReactA|s_regOut[6]~29\) # (GND)))))
-- \SumTReactA|s_regOut[7]~31\ = CARRY((\TReactCountA|s_count\(7) & (!\SumTReactA|s_regOut\(7) & !\SumTReactA|s_regOut[6]~29\)) # (!\TReactCountA|s_count\(7) & ((!\SumTReactA|s_regOut[6]~29\) # (!\SumTReactA|s_regOut\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(7),
	datab => \SumTReactA|s_regOut\(7),
	datad => VCC,
	cin => \SumTReactA|s_regOut[6]~29\,
	combout => \SumTReactA|s_regOut[7]~30_combout\,
	cout => \SumTReactA|s_regOut[7]~31\);

-- Location: FF_X85_Y37_N17
\SumTReactA|s_regOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactA|s_regOut[7]~30_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(7));

-- Location: LCCOMB_X85_Y37_N18
\SumTReactA|s_regOut[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[8]~32_combout\ = ((\TReactCountA|s_count\(8) $ (\SumTReactA|s_regOut\(8) $ (!\SumTReactA|s_regOut[7]~31\)))) # (GND)
-- \SumTReactA|s_regOut[8]~33\ = CARRY((\TReactCountA|s_count\(8) & ((\SumTReactA|s_regOut\(8)) # (!\SumTReactA|s_regOut[7]~31\))) # (!\TReactCountA|s_count\(8) & (\SumTReactA|s_regOut\(8) & !\SumTReactA|s_regOut[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(8),
	datab => \SumTReactA|s_regOut\(8),
	datad => VCC,
	cin => \SumTReactA|s_regOut[7]~31\,
	combout => \SumTReactA|s_regOut[8]~32_combout\,
	cout => \SumTReactA|s_regOut[8]~33\);

-- Location: FF_X85_Y37_N19
\SumTReactA|s_regOut[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactA|s_regOut[8]~32_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(8));

-- Location: LCCOMB_X85_Y37_N20
\SumTReactA|s_regOut[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[9]~34_combout\ = (\TReactCountA|s_count\(9) & ((\SumTReactA|s_regOut\(9) & (\SumTReactA|s_regOut[8]~33\ & VCC)) # (!\SumTReactA|s_regOut\(9) & (!\SumTReactA|s_regOut[8]~33\)))) # (!\TReactCountA|s_count\(9) & 
-- ((\SumTReactA|s_regOut\(9) & (!\SumTReactA|s_regOut[8]~33\)) # (!\SumTReactA|s_regOut\(9) & ((\SumTReactA|s_regOut[8]~33\) # (GND)))))
-- \SumTReactA|s_regOut[9]~35\ = CARRY((\TReactCountA|s_count\(9) & (!\SumTReactA|s_regOut\(9) & !\SumTReactA|s_regOut[8]~33\)) # (!\TReactCountA|s_count\(9) & ((!\SumTReactA|s_regOut[8]~33\) # (!\SumTReactA|s_regOut\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \TReactCountA|s_count\(9),
	datab => \SumTReactA|s_regOut\(9),
	datad => VCC,
	cin => \SumTReactA|s_regOut[8]~33\,
	combout => \SumTReactA|s_regOut[9]~34_combout\,
	cout => \SumTReactA|s_regOut[9]~35\);

-- Location: FF_X85_Y37_N21
\SumTReactA|s_regOut[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactA|s_regOut[9]~34_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(9));

-- Location: LCCOMB_X85_Y37_N22
\SumTReactA|s_regOut[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[10]~36_combout\ = ((\SumTReactA|s_regOut\(10) $ (\TReactCountA|s_count\(10) $ (!\SumTReactA|s_regOut[9]~35\)))) # (GND)
-- \SumTReactA|s_regOut[10]~37\ = CARRY((\SumTReactA|s_regOut\(10) & ((\TReactCountA|s_count\(10)) # (!\SumTReactA|s_regOut[9]~35\))) # (!\SumTReactA|s_regOut\(10) & (\TReactCountA|s_count\(10) & !\SumTReactA|s_regOut[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(10),
	datab => \TReactCountA|s_count\(10),
	datad => VCC,
	cin => \SumTReactA|s_regOut[9]~35\,
	combout => \SumTReactA|s_regOut[10]~36_combout\,
	cout => \SumTReactA|s_regOut[10]~37\);

-- Location: FF_X85_Y37_N23
\SumTReactA|s_regOut[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \SumTReactA|s_regOut[10]~36_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(10));

-- Location: LCCOMB_X85_Y37_N24
\SumTReactA|s_regOut[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[11]~38_combout\ = (\SumTReactA|s_regOut\(11) & (!\SumTReactA|s_regOut[10]~37\)) # (!\SumTReactA|s_regOut\(11) & ((\SumTReactA|s_regOut[10]~37\) # (GND)))
-- \SumTReactA|s_regOut[11]~39\ = CARRY((!\SumTReactA|s_regOut[10]~37\) # (!\SumTReactA|s_regOut\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SumTReactA|s_regOut\(11),
	datad => VCC,
	cin => \SumTReactA|s_regOut[10]~37\,
	combout => \SumTReactA|s_regOut[11]~38_combout\,
	cout => \SumTReactA|s_regOut[11]~39\);

-- Location: FF_X82_Y39_N1
\SumTReactA|s_regOut[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	asdata => \SumTReactA|s_regOut[11]~38_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	sload => VCC,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(11));

-- Location: LCCOMB_X85_Y37_N26
\SumTReactA|s_regOut[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[12]~40_combout\ = (\SumTReactA|s_regOut\(12) & (\SumTReactA|s_regOut[11]~39\ $ (GND))) # (!\SumTReactA|s_regOut\(12) & (!\SumTReactA|s_regOut[11]~39\ & VCC))
-- \SumTReactA|s_regOut[12]~41\ = CARRY((\SumTReactA|s_regOut\(12) & !\SumTReactA|s_regOut[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SumTReactA|s_regOut\(12),
	datad => VCC,
	cin => \SumTReactA|s_regOut[11]~39\,
	combout => \SumTReactA|s_regOut[12]~40_combout\,
	cout => \SumTReactA|s_regOut[12]~41\);

-- Location: FF_X82_Y36_N31
\SumTReactA|s_regOut[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	asdata => \SumTReactA|s_regOut[12]~40_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	sload => VCC,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(12));

-- Location: LCCOMB_X85_Y37_N28
\SumTReactA|s_regOut[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[13]~42_combout\ = (\SumTReactA|s_regOut\(13) & (!\SumTReactA|s_regOut[12]~41\)) # (!\SumTReactA|s_regOut\(13) & ((\SumTReactA|s_regOut[12]~41\) # (GND)))
-- \SumTReactA|s_regOut[13]~43\ = CARRY((!\SumTReactA|s_regOut[12]~41\) # (!\SumTReactA|s_regOut\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SumTReactA|s_regOut\(13),
	datad => VCC,
	cin => \SumTReactA|s_regOut[12]~41\,
	combout => \SumTReactA|s_regOut[13]~42_combout\,
	cout => \SumTReactA|s_regOut[13]~43\);

-- Location: FF_X82_Y36_N3
\SumTReactA|s_regOut[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	asdata => \SumTReactA|s_regOut[13]~42_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	sload => VCC,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(13));

-- Location: LCCOMB_X85_Y37_N30
\SumTReactA|s_regOut[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SumTReactA|s_regOut[14]~44_combout\ = \SumTReactA|s_regOut[13]~43\ $ (!\SumTReactA|s_regOut\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \SumTReactA|s_regOut\(14),
	cin => \SumTReactA|s_regOut[13]~43\,
	combout => \SumTReactA|s_regOut[14]~44_combout\);

-- Location: FF_X82_Y36_N27
\SumTReactA|s_regOut[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	asdata => \SumTReactA|s_regOut[14]~44_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	sload => VCC,
	ena => \SumTReactA|s_regOut[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SumTReactA|s_regOut\(14));

-- Location: LCCOMB_X81_Y36_N24
\s_averageTReactA~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~6_combout\ = (\s_averageTReactB~4_combout\ & (\RoundCount|s_count\(0) & (\SumTReactA|s_regOut\(14) & !\RoundCount|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_averageTReactB~4_combout\,
	datab => \RoundCount|s_count\(0),
	datac => \SumTReactA|s_regOut\(14),
	datad => \RoundCount|s_count\(1),
	combout => \s_averageTReactA~6_combout\);

-- Location: LCCOMB_X80_Y33_N20
\s_averageTReactA[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA[14]~feeder_combout\ = \s_averageTReactA~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_averageTReactA~6_combout\,
	combout => \s_averageTReactA[14]~feeder_combout\);

-- Location: FF_X80_Y33_N21
\s_averageTReactA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA[14]~feeder_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(14));

-- Location: LCCOMB_X82_Y36_N26
\Div0|auto_generated|divider|divider|selnose[16]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose[16]~1_combout\ = (\RoundCount|s_count\(0) & (((\RoundCount|s_count\(1) & !\SumTReactA|s_regOut\(14))) # (!\SumTReactA|s_regOut\(13)))) # (!\RoundCount|s_count\(0) & (\RoundCount|s_count\(1) & 
-- (!\SumTReactA|s_regOut\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \RoundCount|s_count\(1),
	datac => \SumTReactA|s_regOut\(14),
	datad => \SumTReactA|s_regOut\(13),
	combout => \Div0|auto_generated|divider|divider|selnose[16]~1_combout\);

-- Location: LCCOMB_X81_Y36_N12
\s_averageTReactA~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~20_combout\ = (\s_averageTReactB~4_combout\ & (!\Div0|auto_generated|divider|divider|selnose[16]~1_combout\ & ((\RoundCount|s_count\(0)) # (\RoundCount|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_averageTReactB~4_combout\,
	datab => \RoundCount|s_count\(0),
	datac => \Div0|auto_generated|divider|divider|selnose[16]~1_combout\,
	datad => \RoundCount|s_count\(1),
	combout => \s_averageTReactA~20_combout\);

-- Location: FF_X81_Y36_N13
\s_averageTReactA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~20_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(13));

-- Location: LCCOMB_X82_Y36_N20
\Div0|auto_generated|divider|divider|StageOut[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[7]~19_combout\ = (\RoundCount|s_count\(4)) # ((\RoundCount|s_count\(1) & (\RoundCount|s_count\(0) & !\SumTReactA|s_regOut\(13))) # (!\RoundCount|s_count\(1) & (!\RoundCount|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \RoundCount|s_count\(1),
	datac => \RoundCount|s_count\(0),
	datad => \SumTReactA|s_regOut\(13),
	combout => \Div0|auto_generated|divider|divider|StageOut[7]~19_combout\);

-- Location: LCCOMB_X82_Y36_N8
\Div0|auto_generated|divider|divider|StageOut[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[7]~20_combout\ = (\SumTReactA|s_regOut\(14) & ((\RoundCount|s_count\(3)) # ((\RoundCount|s_count\(2)) # (\Div0|auto_generated|divider|divider|StageOut[7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(14),
	datab => \RoundCount|s_count\(3),
	datac => \RoundCount|s_count\(2),
	datad => \Div0|auto_generated|divider|divider|StageOut[7]~19_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[7]~20_combout\);

-- Location: LCCOMB_X82_Y36_N2
\Div0|auto_generated|divider|divider|StageOut[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[6]~21_combout\ = \SumTReactA|s_regOut\(13) $ (((\RoundCount|s_count\(0) & (\s_averageTReactB~4_combout\ & !\Div0|auto_generated|divider|divider|selnose[16]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \s_averageTReactB~4_combout\,
	datac => \SumTReactA|s_regOut\(13),
	datad => \Div0|auto_generated|divider|divider|selnose[16]~1_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[6]~21_combout\);

-- Location: LCCOMB_X82_Y36_N12
\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\RoundCount|s_count\(0) & (\SumTReactA|s_regOut\(12) $ (VCC))) # (!\RoundCount|s_count\(0) & ((\SumTReactA|s_regOut\(12)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\SumTReactA|s_regOut\(12)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \SumTReactA|s_regOut\(12),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X82_Y36_N14
\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[6]~21_combout\ & ((\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[6]~21_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[6]~21_combout\ & (\RoundCount|s_count\(1) & !\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[6]~21_combout\ & ((\RoundCount|s_count\(1)) # (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[6]~21_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X82_Y36_N16
\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div0|auto_generated|divider|divider|StageOut[7]~20_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div0|auto_generated|divider|divider|StageOut[7]~20_combout\ & !\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div0|auto_generated|divider|divider|StageOut[7]~20_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[7]~20_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X82_Y36_N18
\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X81_Y36_N28
\s_averageTReactA~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~21_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (!\RoundCount|s_count\(3) & (!\RoundCount|s_count\(4) & \ReactTimeFSM|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datab => \RoundCount|s_count\(3),
	datac => \RoundCount|s_count\(4),
	datad => \ReactTimeFSM|Equal0~4_combout\,
	combout => \s_averageTReactA~21_combout\);

-- Location: FF_X81_Y36_N29
\s_averageTReactA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~21_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(12));

-- Location: LCCOMB_X82_Y36_N24
\Div0|auto_generated|divider|divider|StageOut[14]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[14]~22_combout\ = (\Div0|auto_generated|divider|divider|selnose[32]~0_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[7]~20_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\)))) # 
-- (!\Div0|auto_generated|divider|divider|selnose[32]~0_combout\ & (((\Div0|auto_generated|divider|divider|StageOut[7]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|selnose[32]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[7]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[14]~22_combout\);

-- Location: LCCOMB_X82_Y36_N22
\Div0|auto_generated|divider|divider|StageOut[13]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[13]~23_combout\ = (\Div0|auto_generated|divider|divider|selnose[32]~0_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[6]~21_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|selnose[32]~0_combout\ & (\Div0|auto_generated|divider|divider|StageOut[6]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[6]~21_combout\,
	datab => \Div0|auto_generated|divider|divider|selnose[32]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[13]~23_combout\);

-- Location: LCCOMB_X82_Y36_N10
\Div0|auto_generated|divider|divider|StageOut[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[12]~24_combout\ = (\Div0|auto_generated|divider|divider|selnose[32]~0_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\SumTReactA|s_regOut\(12)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\)))) # (!\Div0|auto_generated|divider|divider|selnose[32]~0_combout\ & (((\SumTReactA|s_regOut\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|selnose[32]~0_combout\,
	datac => \SumTReactA|s_regOut\(12),
	datad => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[12]~24_combout\);

-- Location: LCCOMB_X82_Y39_N20
\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\RoundCount|s_count\(0) & (\SumTReactA|s_regOut\(11) $ (VCC))) # (!\RoundCount|s_count\(0) & ((\SumTReactA|s_regOut\(11)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\SumTReactA|s_regOut\(11)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \SumTReactA|s_regOut\(11),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X82_Y39_N22
\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[12]~24_combout\ & ((\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[12]~24_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[12]~24_combout\ & (\RoundCount|s_count\(1) & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[12]~24_combout\ & ((\RoundCount|s_count\(1)) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[12]~24_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X82_Y39_N24
\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div0|auto_generated|divider|divider|StageOut[13]~23_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div0|auto_generated|divider|divider|StageOut[13]~23_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div0|auto_generated|divider|divider|StageOut[13]~23_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[13]~23_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X82_Y39_N26
\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div0|auto_generated|divider|divider|StageOut[14]~22_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[14]~22_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div0|auto_generated|divider|divider|StageOut[14]~22_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[14]~22_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[14]~22_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|StageOut[14]~22_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[14]~22_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X82_Y39_N28
\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X82_Y33_N2
\s_averageTReactA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~7_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\ReactTimeFSM|Equal0~4_combout\ & !\RoundCount|s_count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datab => \ReactTimeFSM|Equal0~4_combout\,
	datac => \RoundCount|s_count\(4),
	combout => \s_averageTReactA~7_combout\);

-- Location: FF_X82_Y33_N3
\s_averageTReactA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~7_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(11));

-- Location: LCCOMB_X82_Y39_N18
\Div0|auto_generated|divider|divider|StageOut[21]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~25_combout\ = (\RoundCount|s_count\(4) & (\Div0|auto_generated|divider|divider|StageOut[14]~22_combout\)) # (!\RoundCount|s_count\(4) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\Div0|auto_generated|divider|divider|StageOut[14]~22_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[14]~22_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~25_combout\);

-- Location: LCCOMB_X82_Y39_N16
\Div0|auto_generated|divider|divider|StageOut[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~26_combout\ = (\RoundCount|s_count\(4) & (((\Div0|auto_generated|divider|divider|StageOut[13]~23_combout\)))) # (!\RoundCount|s_count\(4) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[13]~23_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[13]~23_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~26_combout\);

-- Location: LCCOMB_X82_Y39_N14
\Div0|auto_generated|divider|divider|StageOut[19]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[19]~27_combout\ = (\RoundCount|s_count\(4) & (\Div0|auto_generated|divider|divider|StageOut[12]~24_combout\)) # (!\RoundCount|s_count\(4) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\Div0|auto_generated|divider|divider|StageOut[12]~24_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[12]~24_combout\,
	datab => \RoundCount|s_count\(4),
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[19]~27_combout\);

-- Location: LCCOMB_X82_Y39_N0
\Div0|auto_generated|divider|divider|StageOut[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~28_combout\ = (\RoundCount|s_count\(4) & (((\SumTReactA|s_regOut\(11))))) # (!\RoundCount|s_count\(4) & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\SumTReactA|s_regOut\(11)))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datac => \SumTReactA|s_regOut\(11),
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~28_combout\);

-- Location: LCCOMB_X82_Y39_N2
\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\SumTReactA|s_regOut\(10) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactA|s_regOut\(10) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\SumTReactA|s_regOut\(10)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(10),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X82_Y39_N4
\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\RoundCount|s_count\(1) & ((\Div0|auto_generated|divider|divider|StageOut[18]~28_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[18]~28_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))))) # (!\RoundCount|s_count\(1) & ((\Div0|auto_generated|divider|divider|StageOut[18]~28_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[18]~28_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\RoundCount|s_count\(1) & ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[18]~28_combout\))) # 
-- (!\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|StageOut[18]~28_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[18]~28_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X82_Y39_N6
\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div0|auto_generated|divider|divider|StageOut[19]~27_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div0|auto_generated|divider|divider|StageOut[19]~27_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div0|auto_generated|divider|divider|StageOut[19]~27_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[19]~27_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X82_Y39_N8
\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div0|auto_generated|divider|divider|StageOut[20]~26_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[20]~26_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div0|auto_generated|divider|divider|StageOut[20]~26_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[20]~26_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[20]~26_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|StageOut[20]~26_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[20]~26_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X82_Y39_N10
\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div0|auto_generated|divider|divider|StageOut[21]~25_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div0|auto_generated|divider|divider|StageOut[21]~25_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div0|auto_generated|divider|divider|StageOut[21]~25_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[21]~25_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X82_Y39_N12
\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X82_Y33_N28
\s_averageTReactA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~8_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \s_averageTReactA~8_combout\);

-- Location: FF_X82_Y33_N29
\s_averageTReactA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~8_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(10));

-- Location: LCCOMB_X81_Y39_N26
\Div0|auto_generated|divider|divider|StageOut[28]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~30_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~30_combout\);

-- Location: LCCOMB_X81_Y39_N0
\Div0|auto_generated|divider|divider|StageOut[28]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~29_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & \Div0|auto_generated|divider|divider|StageOut[21]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[21]~25_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~29_combout\);

-- Location: LCCOMB_X81_Y39_N24
\Div0|auto_generated|divider|divider|StageOut[27]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~31_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[20]~26_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[20]~26_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~31_combout\);

-- Location: LCCOMB_X82_Y39_N30
\Div0|auto_generated|divider|divider|StageOut[26]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~32_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[19]~27_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[19]~27_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~32_combout\);

-- Location: LCCOMB_X81_Y39_N2
\Div0|auto_generated|divider|divider|StageOut[25]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~33_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Div0|auto_generated|divider|divider|StageOut[18]~28_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[18]~28_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~33_combout\);

-- Location: LCCOMB_X81_Y39_N8
\Div0|auto_generated|divider|divider|StageOut[24]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~34_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\SumTReactA|s_regOut\(10))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SumTReactA|s_regOut\(10),
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~34_combout\);

-- Location: LCCOMB_X81_Y39_N10
\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\SumTReactA|s_regOut\(9) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactA|s_regOut\(9) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\SumTReactA|s_regOut\(9)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(9),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X81_Y39_N12
\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\RoundCount|s_count\(1) & ((\Div0|auto_generated|divider|divider|StageOut[24]~34_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[24]~34_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # (!\RoundCount|s_count\(1) & ((\Div0|auto_generated|divider|divider|StageOut[24]~34_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[24]~34_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\RoundCount|s_count\(1) & ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[24]~34_combout\))) # 
-- (!\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|StageOut[24]~34_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[24]~34_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X81_Y39_N14
\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div0|auto_generated|divider|divider|StageOut[25]~33_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div0|auto_generated|divider|divider|StageOut[25]~33_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div0|auto_generated|divider|divider|StageOut[25]~33_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[25]~33_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X81_Y39_N16
\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[26]~32_combout\ & ((\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # 
-- (!\RoundCount|s_count\(3) & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[26]~32_combout\ & ((\RoundCount|s_count\(3) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))) # (!\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[26]~32_combout\ & (\RoundCount|s_count\(3) & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[26]~32_combout\ & ((\RoundCount|s_count\(3)) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~32_combout\,
	datab => \RoundCount|s_count\(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X81_Y39_N18
\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div0|auto_generated|divider|divider|StageOut[27]~31_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div0|auto_generated|divider|divider|StageOut[27]~31_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div0|auto_generated|divider|divider|StageOut[27]~31_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X81_Y39_N20
\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~30_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[28]~29_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[28]~30_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[28]~29_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\);

-- Location: LCCOMB_X81_Y39_N22
\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X80_Y33_N26
\s_averageTReactA~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~9_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & \ReactTimeFSM|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \ReactTimeFSM|Equal0~4_combout\,
	combout => \s_averageTReactA~9_combout\);

-- Location: FF_X80_Y33_N27
\s_averageTReactA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~9_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(9));

-- Location: LCCOMB_X81_Y39_N4
\Div0|auto_generated|divider|divider|StageOut[34]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~35_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~35_combout\);

-- Location: LCCOMB_X80_Y39_N2
\Div0|auto_generated|divider|divider|StageOut[34]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~80_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[20]~26_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[20]~26_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~80_combout\);

-- Location: LCCOMB_X80_Y39_N24
\Div0|auto_generated|divider|divider|StageOut[33]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~36_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[26]~32_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[26]~32_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~36_combout\);

-- Location: LCCOMB_X81_Y39_N6
\Div0|auto_generated|divider|divider|StageOut[32]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~37_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[25]~33_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[25]~33_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~37_combout\);

-- Location: LCCOMB_X81_Y39_N28
\Div0|auto_generated|divider|divider|StageOut[31]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~38_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[24]~34_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[24]~34_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~38_combout\);

-- Location: LCCOMB_X81_Y39_N30
\Div0|auto_generated|divider|divider|StageOut[30]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~39_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\SumTReactA|s_regOut\(9)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \SumTReactA|s_regOut\(9),
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~39_combout\);

-- Location: LCCOMB_X80_Y39_N8
\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\SumTReactA|s_regOut\(8) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactA|s_regOut\(8) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\SumTReactA|s_regOut\(8)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(8),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X80_Y39_N10
\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[30]~39_combout\ & ((\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[30]~39_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~39_combout\ & (\RoundCount|s_count\(1) & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[30]~39_combout\ & ((\RoundCount|s_count\(1)) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[30]~39_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X80_Y39_N12
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div0|auto_generated|divider|divider|StageOut[31]~38_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div0|auto_generated|divider|divider|StageOut[31]~38_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div0|auto_generated|divider|divider|StageOut[31]~38_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[31]~38_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X80_Y39_N14
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[32]~37_combout\ & ((\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # 
-- (!\RoundCount|s_count\(3) & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[32]~37_combout\ & ((\RoundCount|s_count\(3) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))) # (!\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[32]~37_combout\ & (\RoundCount|s_count\(3) & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[32]~37_combout\ & ((\RoundCount|s_count\(3)) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~37_combout\,
	datab => \RoundCount|s_count\(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X80_Y39_N16
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div0|auto_generated|divider|divider|StageOut[33]~36_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div0|auto_generated|divider|divider|StageOut[33]~36_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div0|auto_generated|divider|divider|StageOut[33]~36_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~36_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X80_Y39_N18
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[34]~35_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[34]~80_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[34]~35_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[34]~80_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\);

-- Location: LCCOMB_X80_Y39_N20
\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\);

-- Location: LCCOMB_X80_Y33_N0
\s_averageTReactA~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~10_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & \ReactTimeFSM|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \ReactTimeFSM|Equal0~4_combout\,
	combout => \s_averageTReactA~10_combout\);

-- Location: FF_X80_Y33_N1
\s_averageTReactA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~10_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(8));

-- Location: LCCOMB_X80_Y39_N6
\Div0|auto_generated|divider|divider|StageOut[40]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~40_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~40_combout\);

-- Location: LCCOMB_X79_Y39_N28
\Div0|auto_generated|divider|divider|StageOut[40]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~81_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~32_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~32_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~81_combout\);

-- Location: LCCOMB_X79_Y39_N8
\Div0|auto_generated|divider|divider|StageOut[39]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~41_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~37_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[32]~37_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~41_combout\);

-- Location: LCCOMB_X79_Y39_N26
\Div0|auto_generated|divider|divider|StageOut[38]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~42_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[31]~38_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~38_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~42_combout\);

-- Location: LCCOMB_X80_Y39_N28
\Div0|auto_generated|divider|divider|StageOut[37]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~43_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[30]~39_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[30]~39_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~43_combout\);

-- Location: LCCOMB_X80_Y39_N30
\Div0|auto_generated|divider|divider|StageOut[36]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~44_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & (\SumTReactA|s_regOut\(8))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(8),
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~44_combout\);

-- Location: LCCOMB_X79_Y39_N10
\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\SumTReactA|s_regOut\(7) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactA|s_regOut\(7) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\SumTReactA|s_regOut\(7)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(7),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X79_Y39_N12
\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[36]~44_combout\ & ((\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[36]~44_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[36]~44_combout\ & (\RoundCount|s_count\(1) & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[36]~44_combout\ & ((\RoundCount|s_count\(1)) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~44_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X79_Y39_N14
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div0|auto_generated|divider|divider|StageOut[37]~43_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div0|auto_generated|divider|divider|StageOut[37]~43_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div0|auto_generated|divider|divider|StageOut[37]~43_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~43_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X79_Y39_N16
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[38]~42_combout\ & ((\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # 
-- (!\RoundCount|s_count\(3) & (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[38]~42_combout\ & ((\RoundCount|s_count\(3) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))) # (!\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[38]~42_combout\ & (\RoundCount|s_count\(3) & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[38]~42_combout\ & ((\RoundCount|s_count\(3)) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~42_combout\,
	datab => \RoundCount|s_count\(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X79_Y39_N18
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div0|auto_generated|divider|divider|StageOut[39]~41_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div0|auto_generated|divider|divider|StageOut[39]~41_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div0|auto_generated|divider|divider|StageOut[39]~41_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[39]~41_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X79_Y39_N20
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[40]~40_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[40]~81_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[40]~40_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~81_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\);

-- Location: LCCOMB_X79_Y39_N22
\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\);

-- Location: LCCOMB_X80_Y33_N10
\s_averageTReactA~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~11_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & \ReactTimeFSM|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \ReactTimeFSM|Equal0~4_combout\,
	combout => \s_averageTReactA~11_combout\);

-- Location: FF_X80_Y33_N11
\s_averageTReactA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~11_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(7));

-- Location: LCCOMB_X79_Y39_N24
\Div0|auto_generated|divider|divider|StageOut[46]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~45_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~45_combout\);

-- Location: LCCOMB_X79_Y37_N28
\Div0|auto_generated|divider|divider|StageOut[46]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~82_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~37_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~37_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~82_combout\);

-- Location: LCCOMB_X79_Y37_N24
\Div0|auto_generated|divider|divider|StageOut[45]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~46_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[38]~42_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~42_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~46_combout\);

-- Location: LCCOMB_X79_Y39_N30
\Div0|auto_generated|divider|divider|StageOut[44]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~47_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[37]~43_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[37]~43_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~47_combout\);

-- Location: LCCOMB_X79_Y39_N4
\Div0|auto_generated|divider|divider|StageOut[43]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~48_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[36]~44_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~44_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~48_combout\);

-- Location: LCCOMB_X79_Y37_N30
\Div0|auto_generated|divider|divider|StageOut[42]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~49_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & ((\SumTReactA|s_regOut\(7)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datac => \SumTReactA|s_regOut\(7),
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~49_combout\);

-- Location: LCCOMB_X79_Y37_N0
\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\RoundCount|s_count\(0) & (\SumTReactA|s_regOut\(6) $ (VCC))) # (!\RoundCount|s_count\(0) & ((\SumTReactA|s_regOut\(6)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\SumTReactA|s_regOut\(6)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \SumTReactA|s_regOut\(6),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X79_Y37_N2
\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[42]~49_combout\ & ((\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[42]~49_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[42]~49_combout\ & (\RoundCount|s_count\(1) & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[42]~49_combout\ & ((\RoundCount|s_count\(1)) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~49_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X79_Y37_N4
\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div0|auto_generated|divider|divider|StageOut[43]~48_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div0|auto_generated|divider|divider|StageOut[43]~48_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div0|auto_generated|divider|divider|StageOut[43]~48_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[43]~48_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X79_Y37_N6
\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div0|auto_generated|divider|divider|StageOut[44]~47_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[44]~47_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div0|auto_generated|divider|divider|StageOut[44]~47_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[44]~47_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[44]~47_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|StageOut[44]~47_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[44]~47_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X79_Y37_N8
\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div0|auto_generated|divider|divider|StageOut[45]~46_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div0|auto_generated|divider|divider|StageOut[45]~46_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div0|auto_generated|divider|divider|StageOut[45]~46_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~46_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X79_Y37_N10
\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[46]~45_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[46]~82_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[46]~45_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[46]~82_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\);

-- Location: LCCOMB_X79_Y37_N12
\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\);

-- Location: LCCOMB_X80_Y33_N12
\s_averageTReactA~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~12_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \s_averageTReactA~12_combout\);

-- Location: FF_X80_Y33_N13
\s_averageTReactA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~12_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(6));

-- Location: LCCOMB_X79_Y37_N16
\Div0|auto_generated|divider|divider|StageOut[52]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~50_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~50_combout\);

-- Location: LCCOMB_X80_Y37_N20
\Div0|auto_generated|divider|divider|StageOut[52]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~83_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[38]~42_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~42_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~83_combout\);

-- Location: LCCOMB_X80_Y37_N24
\Div0|auto_generated|divider|divider|StageOut[51]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~51_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[44]~47_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[44]~47_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~51_combout\);

-- Location: LCCOMB_X80_Y37_N28
\Div0|auto_generated|divider|divider|StageOut[50]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~52_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[43]~48_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[43]~48_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~52_combout\);

-- Location: LCCOMB_X79_Y37_N14
\Div0|auto_generated|divider|divider|StageOut[49]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~53_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[42]~49_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[42]~49_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~53_combout\);

-- Location: LCCOMB_X79_Y37_N20
\Div0|auto_generated|divider|divider|StageOut[48]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~54_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & ((\SumTReactA|s_regOut\(6)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datac => \SumTReactA|s_regOut\(6),
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~54_combout\);

-- Location: LCCOMB_X80_Y37_N2
\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\SumTReactA|s_regOut\(5) & ((GND) # (!\RoundCount|s_count\(0)))) # (!\SumTReactA|s_regOut\(5) & (\RoundCount|s_count\(0) $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\SumTReactA|s_regOut\(5)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(5),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X80_Y37_N4
\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\RoundCount|s_count\(1) & ((\Div0|auto_generated|divider|divider|StageOut[48]~54_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[48]~54_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))))) # (!\RoundCount|s_count\(1) & ((\Div0|auto_generated|divider|divider|StageOut[48]~54_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[48]~54_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\RoundCount|s_count\(1) & ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[48]~54_combout\))) # 
-- (!\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|StageOut[48]~54_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[48]~54_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X80_Y37_N6
\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[49]~53_combout\ $ (\RoundCount|s_count\(2) $ (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[49]~53_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\) # (!\RoundCount|s_count\(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[49]~53_combout\ & (!\RoundCount|s_count\(2) & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~53_combout\,
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X80_Y37_N8
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div0|auto_generated|divider|divider|StageOut[50]~52_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[50]~52_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div0|auto_generated|divider|divider|StageOut[50]~52_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[50]~52_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[50]~52_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|StageOut[50]~52_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~52_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X80_Y37_N10
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div0|auto_generated|divider|divider|StageOut[51]~51_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div0|auto_generated|divider|divider|StageOut[51]~51_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div0|auto_generated|divider|divider|StageOut[51]~51_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[51]~51_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X80_Y37_N12
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[52]~50_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[52]~83_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~50_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~83_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\);

-- Location: LCCOMB_X80_Y37_N14
\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\);

-- Location: LCCOMB_X80_Y33_N6
\s_averageTReactA~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~13_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & \ReactTimeFSM|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \ReactTimeFSM|Equal0~4_combout\,
	combout => \s_averageTReactA~13_combout\);

-- Location: FF_X80_Y33_N7
\s_averageTReactA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~13_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(5));

-- Location: LCCOMB_X79_Y37_N26
\Div0|auto_generated|divider|divider|StageOut[58]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~84_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[44]~47_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[44]~47_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~84_combout\);

-- Location: LCCOMB_X80_Y37_N22
\Div0|auto_generated|divider|divider|StageOut[58]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~55_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~55_combout\);

-- Location: LCCOMB_X80_Y37_N16
\Div0|auto_generated|divider|divider|StageOut[57]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~56_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[50]~52_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[50]~52_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~56_combout\);

-- Location: LCCOMB_X80_Y37_N30
\Div0|auto_generated|divider|divider|StageOut[56]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~57_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[49]~53_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~53_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~57_combout\);

-- Location: LCCOMB_X80_Y37_N0
\Div0|auto_generated|divider|divider|StageOut[55]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~58_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[48]~54_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[48]~54_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~58_combout\);

-- Location: LCCOMB_X79_Y37_N18
\Div0|auto_generated|divider|divider|StageOut[54]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~59_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\SumTReactA|s_regOut\(5))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(5),
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~59_combout\);

-- Location: LCCOMB_X81_Y37_N18
\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\RoundCount|s_count\(0) & (\SumTReactA|s_regOut\(4) $ (VCC))) # (!\RoundCount|s_count\(0) & ((\SumTReactA|s_regOut\(4)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\SumTReactA|s_regOut\(4)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \SumTReactA|s_regOut\(4),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X81_Y37_N20
\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[54]~59_combout\ & ((\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[54]~59_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[54]~59_combout\ & (\RoundCount|s_count\(1) & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[54]~59_combout\ & ((\RoundCount|s_count\(1)) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[54]~59_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X81_Y37_N22
\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[55]~58_combout\ $ (\RoundCount|s_count\(2) $ (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[55]~58_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\) # (!\RoundCount|s_count\(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[55]~58_combout\ & (!\RoundCount|s_count\(2) & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[55]~58_combout\,
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X81_Y37_N24
\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div0|auto_generated|divider|divider|StageOut[56]~57_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[56]~57_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div0|auto_generated|divider|divider|StageOut[56]~57_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[56]~57_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[56]~57_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|StageOut[56]~57_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~57_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X81_Y37_N26
\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[57]~56_combout\ $ (\RoundCount|s_count\(4) $ (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[57]~56_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\) # (!\RoundCount|s_count\(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[57]~56_combout\ & (!\RoundCount|s_count\(4) & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~56_combout\,
	datab => \RoundCount|s_count\(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X81_Y37_N28
\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[58]~84_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[58]~55_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~84_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~55_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\);

-- Location: LCCOMB_X81_Y37_N30
\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\);

-- Location: LCCOMB_X82_Y33_N30
\s_averageTReactA~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~14_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \s_averageTReactA~14_combout\);

-- Location: FF_X82_Y33_N31
\s_averageTReactA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~14_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(4));

-- Location: LCCOMB_X80_Y37_N26
\Div0|auto_generated|divider|divider|StageOut[64]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~85_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[50]~52_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[50]~52_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~85_combout\);

-- Location: LCCOMB_X81_Y37_N0
\Div0|auto_generated|divider|divider|StageOut[64]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~60_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~60_combout\);

-- Location: LCCOMB_X81_Y37_N16
\Div0|auto_generated|divider|divider|StageOut[63]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~61_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[56]~57_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~57_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~61_combout\);

-- Location: LCCOMB_X80_Y37_N18
\Div0|auto_generated|divider|divider|StageOut[62]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~62_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[55]~58_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~58_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~62_combout\);

-- Location: LCCOMB_X82_Y37_N4
\Div0|auto_generated|divider|divider|StageOut[61]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~63_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[54]~59_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[54]~59_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~63_combout\);

-- Location: LCCOMB_X82_Y37_N2
\Div0|auto_generated|divider|divider|StageOut[60]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~64_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\SumTReactA|s_regOut\(4)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datac => \SumTReactA|s_regOut\(4),
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~64_combout\);

-- Location: LCCOMB_X81_Y37_N2
\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\RoundCount|s_count\(0) & (\SumTReactA|s_regOut\(3) $ (VCC))) # (!\RoundCount|s_count\(0) & ((\SumTReactA|s_regOut\(3)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\SumTReactA|s_regOut\(3)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \SumTReactA|s_regOut\(3),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X81_Y37_N4
\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[60]~64_combout\ & ((\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[60]~64_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[60]~64_combout\ & (\RoundCount|s_count\(1) & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[60]~64_combout\ & ((\RoundCount|s_count\(1)) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~64_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X81_Y37_N6
\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[61]~63_combout\ $ (\RoundCount|s_count\(2) $ (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[61]~63_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\) # (!\RoundCount|s_count\(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[61]~63_combout\ & (!\RoundCount|s_count\(2) & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~63_combout\,
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X81_Y37_N8
\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\RoundCount|s_count\(3) & ((\Div0|auto_generated|divider|divider|StageOut[62]~62_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[62]~62_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (GND))))) # (!\RoundCount|s_count\(3) & ((\Div0|auto_generated|divider|divider|StageOut[62]~62_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[62]~62_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\RoundCount|s_count\(3) & ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (!\Div0|auto_generated|divider|divider|StageOut[62]~62_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|StageOut[62]~62_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~62_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X81_Y37_N10
\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div0|auto_generated|divider|divider|StageOut[63]~61_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div0|auto_generated|divider|divider|StageOut[63]~61_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div0|auto_generated|divider|divider|StageOut[63]~61_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[63]~61_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X81_Y37_N12
\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[64]~85_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[64]~60_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[64]~85_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[64]~60_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\);

-- Location: LCCOMB_X81_Y37_N14
\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\);

-- Location: LCCOMB_X82_Y33_N4
\s_averageTReactA~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~15_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \s_averageTReactA~15_combout\);

-- Location: FF_X82_Y33_N5
\s_averageTReactA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~15_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(3));

-- Location: LCCOMB_X82_Y37_N30
\Div0|auto_generated|divider|divider|StageOut[70]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~86_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~57_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~57_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~86_combout\);

-- Location: LCCOMB_X82_Y37_N28
\Div0|auto_generated|divider|divider|StageOut[70]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~65_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~65_combout\);

-- Location: LCCOMB_X82_Y37_N20
\Div0|auto_generated|divider|divider|StageOut[69]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~66_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~62_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[62]~62_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~66_combout\);

-- Location: LCCOMB_X82_Y37_N26
\Div0|auto_generated|divider|divider|StageOut[68]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~67_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[61]~63_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~63_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~67_combout\);

-- Location: LCCOMB_X82_Y37_N24
\Div0|auto_generated|divider|divider|StageOut[67]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~68_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[60]~64_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~64_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~68_combout\);

-- Location: LCCOMB_X82_Y37_N22
\Div0|auto_generated|divider|divider|StageOut[66]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~69_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & (\SumTReactA|s_regOut\(3))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(3),
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~69_combout\);

-- Location: LCCOMB_X82_Y37_N6
\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\RoundCount|s_count\(0) & (\SumTReactA|s_regOut\(2) $ (VCC))) # (!\RoundCount|s_count\(0) & ((\SumTReactA|s_regOut\(2)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\SumTReactA|s_regOut\(2)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \SumTReactA|s_regOut\(2),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X82_Y37_N8
\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[66]~69_combout\ & ((\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # 
-- (!\RoundCount|s_count\(1) & (\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[66]~69_combout\ & ((\RoundCount|s_count\(1) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))) # (!\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[66]~69_combout\ & (\RoundCount|s_count\(1) & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[66]~69_combout\ & ((\RoundCount|s_count\(1)) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[66]~69_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X82_Y37_N10
\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\RoundCount|s_count\(2) $ (\Div0|auto_generated|divider|divider|StageOut[67]~68_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\RoundCount|s_count\(2) & (\Div0|auto_generated|divider|divider|StageOut[67]~68_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)) # 
-- (!\RoundCount|s_count\(2) & ((\Div0|auto_generated|divider|divider|StageOut[67]~68_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(2),
	datab => \Div0|auto_generated|divider|divider|StageOut[67]~68_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X82_Y37_N12
\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[68]~67_combout\ & ((\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # 
-- (!\RoundCount|s_count\(3) & (\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[68]~67_combout\ & ((\RoundCount|s_count\(3) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (GND))) # (!\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[68]~67_combout\ & (\RoundCount|s_count\(3) & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[68]~67_combout\ & ((\RoundCount|s_count\(3)) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[68]~67_combout\,
	datab => \RoundCount|s_count\(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X82_Y37_N14
\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\RoundCount|s_count\(4) $ (\Div0|auto_generated|divider|divider|StageOut[69]~66_combout\ $ (\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\RoundCount|s_count\(4) & (\Div0|auto_generated|divider|divider|StageOut[69]~66_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)) # 
-- (!\RoundCount|s_count\(4) & ((\Div0|auto_generated|divider|divider|StageOut[69]~66_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(4),
	datab => \Div0|auto_generated|divider|divider|StageOut[69]~66_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X82_Y37_N16
\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[70]~86_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[70]~65_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[70]~86_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[70]~65_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\);

-- Location: LCCOMB_X82_Y37_N18
\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\);

-- Location: LCCOMB_X83_Y37_N28
\s_averageTReactA~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~16_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \s_averageTReactA~16_combout\);

-- Location: FF_X83_Y37_N29
\s_averageTReactA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~16_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(2));

-- Location: LCCOMB_X83_Y37_N10
\Div0|auto_generated|divider|divider|StageOut[76]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~87_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~62_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~62_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~87_combout\);

-- Location: LCCOMB_X83_Y37_N2
\Div0|auto_generated|divider|divider|StageOut[76]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~70_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~70_combout\);

-- Location: LCCOMB_X83_Y37_N12
\Div0|auto_generated|divider|divider|StageOut[75]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[75]~71_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[68]~67_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[68]~67_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[75]~71_combout\);

-- Location: LCCOMB_X82_Y37_N0
\Div0|auto_generated|divider|divider|StageOut[74]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[74]~72_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[67]~68_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[67]~68_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[74]~72_combout\);

-- Location: LCCOMB_X83_Y37_N6
\Div0|auto_generated|divider|divider|StageOut[73]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~73_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[66]~69_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[66]~69_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~73_combout\);

-- Location: LCCOMB_X83_Y37_N8
\Div0|auto_generated|divider|divider|StageOut[72]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~74_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & ((\SumTReactA|s_regOut\(2)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datab => \SumTReactA|s_regOut\(2),
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~74_combout\);

-- Location: LCCOMB_X83_Y37_N14
\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\RoundCount|s_count\(0) & (\SumTReactA|s_regOut\(1) $ (VCC))) # (!\RoundCount|s_count\(0) & ((\SumTReactA|s_regOut\(1)) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\SumTReactA|s_regOut\(1)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(0),
	datab => \SumTReactA|s_regOut\(1),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X83_Y37_N16
\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\RoundCount|s_count\(1) & ((\Div0|auto_generated|divider|divider|StageOut[72]~74_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[72]~74_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (GND))))) # (!\RoundCount|s_count\(1) & ((\Div0|auto_generated|divider|divider|StageOut[72]~74_combout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)) # (!\Div0|auto_generated|divider|divider|StageOut[72]~74_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\RoundCount|s_count\(1) & ((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (!\Div0|auto_generated|divider|divider|StageOut[72]~74_combout\))) # 
-- (!\RoundCount|s_count\(1) & (!\Div0|auto_generated|divider|divider|StageOut[72]~74_combout\ & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(1),
	datab => \Div0|auto_generated|divider|divider|StageOut[72]~74_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X83_Y37_N18
\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[73]~73_combout\ $ (\RoundCount|s_count\(2) $ (\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[73]~73_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\) # (!\RoundCount|s_count\(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[73]~73_combout\ & (!\RoundCount|s_count\(2) & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[73]~73_combout\,
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X83_Y37_N20
\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[74]~72_combout\ & ((\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # 
-- (!\RoundCount|s_count\(3) & (\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)))) # (!\Div0|auto_generated|divider|divider|StageOut[74]~72_combout\ & ((\RoundCount|s_count\(3) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))) # (!\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[74]~72_combout\ & (\RoundCount|s_count\(3) & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[74]~72_combout\ & ((\RoundCount|s_count\(3)) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[74]~72_combout\,
	datab => \RoundCount|s_count\(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X83_Y37_N22
\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\Div0|auto_generated|divider|divider|StageOut[75]~71_combout\ $ (\RoundCount|s_count\(4) $ (\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[75]~71_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\) # (!\RoundCount|s_count\(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[75]~71_combout\ & (!\RoundCount|s_count\(4) & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[75]~71_combout\,
	datab => \RoundCount|s_count\(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X83_Y37_N24
\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[76]~87_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[76]~70_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[76]~87_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[76]~70_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\);

-- Location: LCCOMB_X83_Y37_N26
\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\);

-- Location: LCCOMB_X83_Y37_N30
\s_averageTReactA~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~17_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|Equal0~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \s_averageTReactA~17_combout\);

-- Location: FF_X83_Y37_N31
\s_averageTReactA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~17_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(1));

-- Location: LCCOMB_X84_Y37_N28
\Div0|auto_generated|divider|divider|StageOut[82]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~88_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[68]~67_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[68]~67_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~88_combout\);

-- Location: LCCOMB_X84_Y37_N24
\Div0|auto_generated|divider|divider|StageOut[82]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~75_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~75_combout\);

-- Location: LCCOMB_X84_Y37_N30
\Div0|auto_generated|divider|divider|StageOut[81]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[81]~76_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[74]~72_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[74]~72_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[81]~76_combout\);

-- Location: LCCOMB_X84_Y37_N20
\Div0|auto_generated|divider|divider|StageOut[80]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[80]~77_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|StageOut[73]~73_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[73]~73_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[80]~77_combout\);

-- Location: LCCOMB_X84_Y37_N26
\Div0|auto_generated|divider|divider|StageOut[79]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[79]~78_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[72]~74_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[72]~74_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[79]~78_combout\);

-- Location: LCCOMB_X83_Y37_N0
\Div0|auto_generated|divider|divider|StageOut[78]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[78]~79_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & (\SumTReactA|s_regOut\(1))) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SumTReactA|s_regOut\(1),
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[78]~79_combout\);

-- Location: LCCOMB_X84_Y37_N0
\Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1_cout\ = CARRY((\SumTReactA|s_regOut\(0)) # (!\RoundCount|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SumTReactA|s_regOut\(0),
	datab => \RoundCount|s_count\(0),
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1_cout\);

-- Location: LCCOMB_X84_Y37_N2
\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[78]~79_combout\ & (\RoundCount|s_count\(1) & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1_cout\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[78]~79_combout\ & ((\RoundCount|s_count\(1)) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[78]~79_combout\,
	datab => \RoundCount|s_count\(1),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3_cout\);

-- Location: LCCOMB_X84_Y37_N4
\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[79]~78_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3_cout\) # (!\RoundCount|s_count\(2)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[79]~78_combout\ & (!\RoundCount|s_count\(2) & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[79]~78_combout\,
	datab => \RoundCount|s_count\(2),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5_cout\);

-- Location: LCCOMB_X84_Y37_N6
\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7_cout\ = CARRY((\RoundCount|s_count\(3) & ((!\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5_cout\) # (!\Div0|auto_generated|divider|divider|StageOut[80]~77_combout\))) # 
-- (!\RoundCount|s_count\(3) & (!\Div0|auto_generated|divider|divider|StageOut[80]~77_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RoundCount|s_count\(3),
	datab => \Div0|auto_generated|divider|divider|StageOut[80]~77_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7_cout\);

-- Location: LCCOMB_X84_Y37_N8
\Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[81]~76_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7_cout\) # (!\RoundCount|s_count\(4)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[81]~76_combout\ & (!\RoundCount|s_count\(4) & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[81]~76_combout\,
	datab => \RoundCount|s_count\(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\);

-- Location: LCCOMB_X84_Y37_N10
\Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[82]~88_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[82]~75_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[82]~88_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[82]~75_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\);

-- Location: LCCOMB_X84_Y37_N12
\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\);

-- Location: LCCOMB_X84_Y37_N22
\s_averageTReactA~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_averageTReactA~18_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|Equal0~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	combout => \s_averageTReactA~18_combout\);

-- Location: FF_X84_Y37_N23
\s_averageTReactA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_averageTReactA~18_combout\,
	ena => \s_averageTReactA[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_averageTReactA(0));

-- Location: LCCOMB_X83_Y33_N2
\LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~1_cout\ = CARRY((s_averageTReactB(0) & !s_averageTReactA(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(0),
	datab => s_averageTReactA(0),
	datad => VCC,
	cout => \LessThan0~1_cout\);

-- Location: LCCOMB_X83_Y33_N4
\LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~3_cout\ = CARRY((s_averageTReactA(1) & ((!\LessThan0~1_cout\) # (!s_averageTReactB(1)))) # (!s_averageTReactA(1) & (!s_averageTReactB(1) & !\LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(1),
	datab => s_averageTReactB(1),
	datad => VCC,
	cin => \LessThan0~1_cout\,
	cout => \LessThan0~3_cout\);

-- Location: LCCOMB_X83_Y33_N6
\LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~5_cout\ = CARRY((s_averageTReactB(2) & ((!\LessThan0~3_cout\) # (!s_averageTReactA(2)))) # (!s_averageTReactB(2) & (!s_averageTReactA(2) & !\LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(2),
	datab => s_averageTReactA(2),
	datad => VCC,
	cin => \LessThan0~3_cout\,
	cout => \LessThan0~5_cout\);

-- Location: LCCOMB_X83_Y33_N8
\LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~7_cout\ = CARRY((s_averageTReactA(3) & ((!\LessThan0~5_cout\) # (!s_averageTReactB(3)))) # (!s_averageTReactA(3) & (!s_averageTReactB(3) & !\LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(3),
	datab => s_averageTReactB(3),
	datad => VCC,
	cin => \LessThan0~5_cout\,
	cout => \LessThan0~7_cout\);

-- Location: LCCOMB_X83_Y33_N10
\LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~9_cout\ = CARRY((s_averageTReactB(4) & ((!\LessThan0~7_cout\) # (!s_averageTReactA(4)))) # (!s_averageTReactB(4) & (!s_averageTReactA(4) & !\LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(4),
	datab => s_averageTReactA(4),
	datad => VCC,
	cin => \LessThan0~7_cout\,
	cout => \LessThan0~9_cout\);

-- Location: LCCOMB_X83_Y33_N12
\LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~11_cout\ = CARRY((s_averageTReactB(5) & (s_averageTReactA(5) & !\LessThan0~9_cout\)) # (!s_averageTReactB(5) & ((s_averageTReactA(5)) # (!\LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(5),
	datab => s_averageTReactA(5),
	datad => VCC,
	cin => \LessThan0~9_cout\,
	cout => \LessThan0~11_cout\);

-- Location: LCCOMB_X83_Y33_N14
\LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~13_cout\ = CARRY((s_averageTReactA(6) & (s_averageTReactB(6) & !\LessThan0~11_cout\)) # (!s_averageTReactA(6) & ((s_averageTReactB(6)) # (!\LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(6),
	datab => s_averageTReactB(6),
	datad => VCC,
	cin => \LessThan0~11_cout\,
	cout => \LessThan0~13_cout\);

-- Location: LCCOMB_X83_Y33_N16
\LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~15_cout\ = CARRY((s_averageTReactB(7) & (s_averageTReactA(7) & !\LessThan0~13_cout\)) # (!s_averageTReactB(7) & ((s_averageTReactA(7)) # (!\LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(7),
	datab => s_averageTReactA(7),
	datad => VCC,
	cin => \LessThan0~13_cout\,
	cout => \LessThan0~15_cout\);

-- Location: LCCOMB_X83_Y33_N18
\LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~17_cout\ = CARRY((s_averageTReactB(8) & ((!\LessThan0~15_cout\) # (!s_averageTReactA(8)))) # (!s_averageTReactB(8) & (!s_averageTReactA(8) & !\LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(8),
	datab => s_averageTReactA(8),
	datad => VCC,
	cin => \LessThan0~15_cout\,
	cout => \LessThan0~17_cout\);

-- Location: LCCOMB_X83_Y33_N20
\LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~19_cout\ = CARRY((s_averageTReactB(9) & (s_averageTReactA(9) & !\LessThan0~17_cout\)) # (!s_averageTReactB(9) & ((s_averageTReactA(9)) # (!\LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(9),
	datab => s_averageTReactA(9),
	datad => VCC,
	cin => \LessThan0~17_cout\,
	cout => \LessThan0~19_cout\);

-- Location: LCCOMB_X83_Y33_N22
\LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~21_cout\ = CARRY((s_averageTReactB(10) & ((!\LessThan0~19_cout\) # (!s_averageTReactA(10)))) # (!s_averageTReactB(10) & (!s_averageTReactA(10) & !\LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(10),
	datab => s_averageTReactA(10),
	datad => VCC,
	cin => \LessThan0~19_cout\,
	cout => \LessThan0~21_cout\);

-- Location: LCCOMB_X83_Y33_N24
\LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~23_cout\ = CARRY((s_averageTReactA(11) & ((!\LessThan0~21_cout\) # (!s_averageTReactB(11)))) # (!s_averageTReactA(11) & (!s_averageTReactB(11) & !\LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(11),
	datab => s_averageTReactB(11),
	datad => VCC,
	cin => \LessThan0~21_cout\,
	cout => \LessThan0~23_cout\);

-- Location: LCCOMB_X83_Y33_N26
\LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~25_cout\ = CARRY((s_averageTReactB(12) & ((!\LessThan0~23_cout\) # (!s_averageTReactA(12)))) # (!s_averageTReactB(12) & (!s_averageTReactA(12) & !\LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(12),
	datab => s_averageTReactA(12),
	datad => VCC,
	cin => \LessThan0~23_cout\,
	cout => \LessThan0~25_cout\);

-- Location: LCCOMB_X83_Y33_N28
\LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~27_cout\ = CARRY((s_averageTReactA(13) & ((!\LessThan0~25_cout\) # (!s_averageTReactB(13)))) # (!s_averageTReactA(13) & (!s_averageTReactB(13) & !\LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(13),
	datab => s_averageTReactB(13),
	datad => VCC,
	cin => \LessThan0~25_cout\,
	cout => \LessThan0~27_cout\);

-- Location: LCCOMB_X83_Y33_N30
\LessThan0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~28_combout\ = (s_averageTReactA(14) & (!\LessThan0~27_cout\ & s_averageTReactB(14))) # (!s_averageTReactA(14) & ((s_averageTReactB(14)) # (!\LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(14),
	datad => s_averageTReactB(14),
	cin => \LessThan0~27_cout\,
	combout => \LessThan0~28_combout\);

-- Location: LCCOMB_X84_Y33_N2
\LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~1_cout\ = CARRY((!s_averageTReactB(0) & s_averageTReactA(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(0),
	datab => s_averageTReactA(0),
	datad => VCC,
	cout => \LessThan1~1_cout\);

-- Location: LCCOMB_X84_Y33_N4
\LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~3_cout\ = CARRY((s_averageTReactB(1) & ((!\LessThan1~1_cout\) # (!s_averageTReactA(1)))) # (!s_averageTReactB(1) & (!s_averageTReactA(1) & !\LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(1),
	datab => s_averageTReactA(1),
	datad => VCC,
	cin => \LessThan1~1_cout\,
	cout => \LessThan1~3_cout\);

-- Location: LCCOMB_X84_Y33_N6
\LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~5_cout\ = CARRY((s_averageTReactA(2) & ((!\LessThan1~3_cout\) # (!s_averageTReactB(2)))) # (!s_averageTReactA(2) & (!s_averageTReactB(2) & !\LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(2),
	datab => s_averageTReactB(2),
	datad => VCC,
	cin => \LessThan1~3_cout\,
	cout => \LessThan1~5_cout\);

-- Location: LCCOMB_X84_Y33_N8
\LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~7_cout\ = CARRY((s_averageTReactA(3) & (s_averageTReactB(3) & !\LessThan1~5_cout\)) # (!s_averageTReactA(3) & ((s_averageTReactB(3)) # (!\LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(3),
	datab => s_averageTReactB(3),
	datad => VCC,
	cin => \LessThan1~5_cout\,
	cout => \LessThan1~7_cout\);

-- Location: LCCOMB_X84_Y33_N10
\LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~9_cout\ = CARRY((s_averageTReactB(4) & (s_averageTReactA(4) & !\LessThan1~7_cout\)) # (!s_averageTReactB(4) & ((s_averageTReactA(4)) # (!\LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(4),
	datab => s_averageTReactA(4),
	datad => VCC,
	cin => \LessThan1~7_cout\,
	cout => \LessThan1~9_cout\);

-- Location: LCCOMB_X84_Y33_N12
\LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~11_cout\ = CARRY((s_averageTReactA(5) & (s_averageTReactB(5) & !\LessThan1~9_cout\)) # (!s_averageTReactA(5) & ((s_averageTReactB(5)) # (!\LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(5),
	datab => s_averageTReactB(5),
	datad => VCC,
	cin => \LessThan1~9_cout\,
	cout => \LessThan1~11_cout\);

-- Location: LCCOMB_X84_Y33_N14
\LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~13_cout\ = CARRY((s_averageTReactA(6) & ((!\LessThan1~11_cout\) # (!s_averageTReactB(6)))) # (!s_averageTReactA(6) & (!s_averageTReactB(6) & !\LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(6),
	datab => s_averageTReactB(6),
	datad => VCC,
	cin => \LessThan1~11_cout\,
	cout => \LessThan1~13_cout\);

-- Location: LCCOMB_X84_Y33_N16
\LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~15_cout\ = CARRY((s_averageTReactB(7) & ((!\LessThan1~13_cout\) # (!s_averageTReactA(7)))) # (!s_averageTReactB(7) & (!s_averageTReactA(7) & !\LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(7),
	datab => s_averageTReactA(7),
	datad => VCC,
	cin => \LessThan1~13_cout\,
	cout => \LessThan1~15_cout\);

-- Location: LCCOMB_X84_Y33_N18
\LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~17_cout\ = CARRY((s_averageTReactB(8) & (s_averageTReactA(8) & !\LessThan1~15_cout\)) # (!s_averageTReactB(8) & ((s_averageTReactA(8)) # (!\LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(8),
	datab => s_averageTReactA(8),
	datad => VCC,
	cin => \LessThan1~15_cout\,
	cout => \LessThan1~17_cout\);

-- Location: LCCOMB_X84_Y33_N20
\LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~19_cout\ = CARRY((s_averageTReactA(9) & (s_averageTReactB(9) & !\LessThan1~17_cout\)) # (!s_averageTReactA(9) & ((s_averageTReactB(9)) # (!\LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(9),
	datab => s_averageTReactB(9),
	datad => VCC,
	cin => \LessThan1~17_cout\,
	cout => \LessThan1~19_cout\);

-- Location: LCCOMB_X84_Y33_N22
\LessThan1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~21_cout\ = CARRY((s_averageTReactB(10) & (s_averageTReactA(10) & !\LessThan1~19_cout\)) # (!s_averageTReactB(10) & ((s_averageTReactA(10)) # (!\LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(10),
	datab => s_averageTReactA(10),
	datad => VCC,
	cin => \LessThan1~19_cout\,
	cout => \LessThan1~21_cout\);

-- Location: LCCOMB_X84_Y33_N24
\LessThan1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~23_cout\ = CARRY((s_averageTReactB(11) & ((!\LessThan1~21_cout\) # (!s_averageTReactA(11)))) # (!s_averageTReactB(11) & (!s_averageTReactA(11) & !\LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(11),
	datab => s_averageTReactA(11),
	datad => VCC,
	cin => \LessThan1~21_cout\,
	cout => \LessThan1~23_cout\);

-- Location: LCCOMB_X84_Y33_N26
\LessThan1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~25_cout\ = CARRY((s_averageTReactA(12) & ((!\LessThan1~23_cout\) # (!s_averageTReactB(12)))) # (!s_averageTReactA(12) & (!s_averageTReactB(12) & !\LessThan1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(12),
	datab => s_averageTReactB(12),
	datad => VCC,
	cin => \LessThan1~23_cout\,
	cout => \LessThan1~25_cout\);

-- Location: LCCOMB_X84_Y33_N28
\LessThan1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~27_cout\ = CARRY((s_averageTReactA(13) & (s_averageTReactB(13) & !\LessThan1~25_cout\)) # (!s_averageTReactA(13) & ((s_averageTReactB(13)) # (!\LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(13),
	datab => s_averageTReactB(13),
	datad => VCC,
	cin => \LessThan1~25_cout\,
	cout => \LessThan1~27_cout\);

-- Location: LCCOMB_X84_Y33_N30
\LessThan1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~28_combout\ = (s_averageTReactB(14) & (!\LessThan1~27_cout\ & s_averageTReactA(14))) # (!s_averageTReactB(14) & ((s_averageTReactA(14)) # (!\LessThan1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(14),
	datad => s_averageTReactA(14),
	cin => \LessThan1~27_cout\,
	combout => \LessThan1~28_combout\);

-- Location: LCCOMB_X90_Y37_N28
\s_DesqB~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_DesqB~0_combout\ = (\s_DesqB~q\) # (\ReactTimeFSM|PS.WAIT_DESQUA_B~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_DesqB~q\,
	datad => \ReactTimeFSM|PS.WAIT_DESQUA_B~q\,
	combout => \s_DesqB~0_combout\);

-- Location: FF_X90_Y37_N29
s_DesqB : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \s_DesqB~0_combout\,
	sclr => \ReactTimeFSM|ALT_INV_PS.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_DesqB~q\);

-- Location: LCCOMB_X90_Y37_N8
\ReactTimeFSM|enableHyphen~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|enableHyphen~1_combout\ = (\ReactTimeFSM|enableHyphen~0_combout\) # ((\LessThan0~28_combout\) # ((\LessThan1~28_combout\) # (\s_DesqB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|enableHyphen~0_combout\,
	datab => \LessThan0~28_combout\,
	datac => \LessThan1~28_combout\,
	datad => \s_DesqB~q\,
	combout => \ReactTimeFSM|enableHyphen~1_combout\);

-- Location: LCCOMB_X98_Y33_N4
\blink_gen_10Hz|s_counter[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_10Hz|s_counter[0]~7_combout\ = \blink_gen_10Hz|s_counter\(0) $ (VCC)
-- \blink_gen_10Hz|s_counter[0]~8\ = CARRY(\blink_gen_10Hz|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_10Hz|s_counter\(0),
	datad => VCC,
	combout => \blink_gen_10Hz|s_counter[0]~7_combout\,
	cout => \blink_gen_10Hz|s_counter[0]~8\);

-- Location: LCCOMB_X98_Y33_N22
\blink_gen_10Hz|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_10Hz|LessThan0~0_combout\ = (!\blink_gen_10Hz|s_counter\(2) & (!\blink_gen_10Hz|s_counter\(3) & ((!\blink_gen_10Hz|s_counter\(0)) # (!\blink_gen_10Hz|s_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_10Hz|s_counter\(1),
	datab => \blink_gen_10Hz|s_counter\(2),
	datac => \blink_gen_10Hz|s_counter\(0),
	datad => \blink_gen_10Hz|s_counter\(3),
	combout => \blink_gen_10Hz|LessThan0~0_combout\);

-- Location: LCCOMB_X98_Y33_N24
\blink_gen_10Hz|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_10Hz|LessThan0~1_combout\ = (!\blink_gen_10Hz|s_counter\(6)) # (!\blink_gen_10Hz|s_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \blink_gen_10Hz|s_counter\(5),
	datad => \blink_gen_10Hz|s_counter\(6),
	combout => \blink_gen_10Hz|LessThan0~1_combout\);

-- Location: LCCOMB_X98_Y33_N30
\blink_gen_10Hz|count_proc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_10Hz|count_proc~0_combout\ = (\SW[17]~input_o\) # ((!\blink_gen_10Hz|LessThan0~1_combout\ & ((\blink_gen_10Hz|s_counter\(4)) # (!\blink_gen_10Hz|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_10Hz|s_counter\(4),
	datab => \SW[17]~input_o\,
	datac => \blink_gen_10Hz|LessThan0~0_combout\,
	datad => \blink_gen_10Hz|LessThan0~1_combout\,
	combout => \blink_gen_10Hz|count_proc~0_combout\);

-- Location: FF_X98_Y33_N5
\blink_gen_10Hz|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_10Hz|s_counter[0]~7_combout\,
	sclr => \blink_gen_10Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_10Hz|s_counter\(0));

-- Location: LCCOMB_X98_Y33_N6
\blink_gen_10Hz|s_counter[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_10Hz|s_counter[1]~9_combout\ = (\blink_gen_10Hz|s_counter\(1) & (!\blink_gen_10Hz|s_counter[0]~8\)) # (!\blink_gen_10Hz|s_counter\(1) & ((\blink_gen_10Hz|s_counter[0]~8\) # (GND)))
-- \blink_gen_10Hz|s_counter[1]~10\ = CARRY((!\blink_gen_10Hz|s_counter[0]~8\) # (!\blink_gen_10Hz|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_10Hz|s_counter\(1),
	datad => VCC,
	cin => \blink_gen_10Hz|s_counter[0]~8\,
	combout => \blink_gen_10Hz|s_counter[1]~9_combout\,
	cout => \blink_gen_10Hz|s_counter[1]~10\);

-- Location: FF_X98_Y33_N7
\blink_gen_10Hz|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_10Hz|s_counter[1]~9_combout\,
	sclr => \blink_gen_10Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_10Hz|s_counter\(1));

-- Location: LCCOMB_X98_Y33_N8
\blink_gen_10Hz|s_counter[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_10Hz|s_counter[2]~11_combout\ = (\blink_gen_10Hz|s_counter\(2) & (\blink_gen_10Hz|s_counter[1]~10\ $ (GND))) # (!\blink_gen_10Hz|s_counter\(2) & (!\blink_gen_10Hz|s_counter[1]~10\ & VCC))
-- \blink_gen_10Hz|s_counter[2]~12\ = CARRY((\blink_gen_10Hz|s_counter\(2) & !\blink_gen_10Hz|s_counter[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_10Hz|s_counter\(2),
	datad => VCC,
	cin => \blink_gen_10Hz|s_counter[1]~10\,
	combout => \blink_gen_10Hz|s_counter[2]~11_combout\,
	cout => \blink_gen_10Hz|s_counter[2]~12\);

-- Location: FF_X98_Y33_N9
\blink_gen_10Hz|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_10Hz|s_counter[2]~11_combout\,
	sclr => \blink_gen_10Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_10Hz|s_counter\(2));

-- Location: LCCOMB_X98_Y33_N10
\blink_gen_10Hz|s_counter[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_10Hz|s_counter[3]~13_combout\ = (\blink_gen_10Hz|s_counter\(3) & (!\blink_gen_10Hz|s_counter[2]~12\)) # (!\blink_gen_10Hz|s_counter\(3) & ((\blink_gen_10Hz|s_counter[2]~12\) # (GND)))
-- \blink_gen_10Hz|s_counter[3]~14\ = CARRY((!\blink_gen_10Hz|s_counter[2]~12\) # (!\blink_gen_10Hz|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_10Hz|s_counter\(3),
	datad => VCC,
	cin => \blink_gen_10Hz|s_counter[2]~12\,
	combout => \blink_gen_10Hz|s_counter[3]~13_combout\,
	cout => \blink_gen_10Hz|s_counter[3]~14\);

-- Location: FF_X98_Y33_N11
\blink_gen_10Hz|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_10Hz|s_counter[3]~13_combout\,
	sclr => \blink_gen_10Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_10Hz|s_counter\(3));

-- Location: LCCOMB_X98_Y33_N12
\blink_gen_10Hz|s_counter[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_10Hz|s_counter[4]~15_combout\ = (\blink_gen_10Hz|s_counter\(4) & (\blink_gen_10Hz|s_counter[3]~14\ $ (GND))) # (!\blink_gen_10Hz|s_counter\(4) & (!\blink_gen_10Hz|s_counter[3]~14\ & VCC))
-- \blink_gen_10Hz|s_counter[4]~16\ = CARRY((\blink_gen_10Hz|s_counter\(4) & !\blink_gen_10Hz|s_counter[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_10Hz|s_counter\(4),
	datad => VCC,
	cin => \blink_gen_10Hz|s_counter[3]~14\,
	combout => \blink_gen_10Hz|s_counter[4]~15_combout\,
	cout => \blink_gen_10Hz|s_counter[4]~16\);

-- Location: FF_X98_Y33_N13
\blink_gen_10Hz|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_10Hz|s_counter[4]~15_combout\,
	sclr => \blink_gen_10Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_10Hz|s_counter\(4));

-- Location: LCCOMB_X98_Y33_N14
\blink_gen_10Hz|s_counter[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_10Hz|s_counter[5]~17_combout\ = (\blink_gen_10Hz|s_counter\(5) & (!\blink_gen_10Hz|s_counter[4]~16\)) # (!\blink_gen_10Hz|s_counter\(5) & ((\blink_gen_10Hz|s_counter[4]~16\) # (GND)))
-- \blink_gen_10Hz|s_counter[5]~18\ = CARRY((!\blink_gen_10Hz|s_counter[4]~16\) # (!\blink_gen_10Hz|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_10Hz|s_counter\(5),
	datad => VCC,
	cin => \blink_gen_10Hz|s_counter[4]~16\,
	combout => \blink_gen_10Hz|s_counter[5]~17_combout\,
	cout => \blink_gen_10Hz|s_counter[5]~18\);

-- Location: FF_X98_Y33_N15
\blink_gen_10Hz|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_10Hz|s_counter[5]~17_combout\,
	sclr => \blink_gen_10Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_10Hz|s_counter\(5));

-- Location: LCCOMB_X98_Y33_N16
\blink_gen_10Hz|s_counter[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_10Hz|s_counter[6]~19_combout\ = \blink_gen_10Hz|s_counter\(6) $ (!\blink_gen_10Hz|s_counter[5]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \blink_gen_10Hz|s_counter\(6),
	cin => \blink_gen_10Hz|s_counter[5]~18\,
	combout => \blink_gen_10Hz|s_counter[6]~19_combout\);

-- Location: FF_X98_Y33_N17
\blink_gen_10Hz|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Kz|clkOut~clkctrl_outclk\,
	d => \blink_gen_10Hz|s_counter[6]~19_combout\,
	sclr => \blink_gen_10Hz|count_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blink_gen_10Hz|s_counter\(6));

-- Location: LCCOMB_X98_Y33_N28
\blink_gen_10Hz|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_10Hz|LessThan1~0_combout\ = ((!\blink_gen_10Hz|s_counter\(2) & (!\blink_gen_10Hz|s_counter\(1) & !\blink_gen_10Hz|s_counter\(3)))) # (!\blink_gen_10Hz|s_counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_10Hz|s_counter\(2),
	datab => \blink_gen_10Hz|s_counter\(1),
	datac => \blink_gen_10Hz|s_counter\(3),
	datad => \blink_gen_10Hz|s_counter\(4),
	combout => \blink_gen_10Hz|LessThan1~0_combout\);

-- Location: LCCOMB_X98_Y33_N26
\blink_gen_10Hz|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \blink_gen_10Hz|LessThan1~1_combout\ = (!\blink_gen_10Hz|s_counter\(6) & ((\blink_gen_10Hz|LessThan1~0_combout\) # (!\blink_gen_10Hz|s_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_10Hz|s_counter\(6),
	datab => \blink_gen_10Hz|LessThan1~0_combout\,
	datad => \blink_gen_10Hz|s_counter\(5),
	combout => \blink_gen_10Hz|LessThan1~1_combout\);

-- Location: LCCOMB_X90_Y37_N2
\ReactTimeFSM|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector1~0_combout\ = (!\s_DesqA~q\ & ((\LessThan0~28_combout\) # (\s_DesqB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan0~28_combout\,
	datac => \s_DesqA~q\,
	datad => \s_DesqB~q\,
	combout => \ReactTimeFSM|Selector1~0_combout\);

-- Location: LCCOMB_X90_Y37_N24
\ReactTimeFSM|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector1~1_combout\ = (\ReactTimeFSM|PS.CONCLSN~q\ & ((\blink_gen_10Hz|LessThan1~1_combout\) # ((\ReactTimeFSM|Selector1~0_combout\)))) # (!\ReactTimeFSM|PS.CONCLSN~q\ & (((\ReactTimeFSM|PS.INIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_10Hz|LessThan1~1_combout\,
	datab => \ReactTimeFSM|PS.CONCLSN~q\,
	datac => \ReactTimeFSM|PS.INIT~q\,
	datad => \ReactTimeFSM|Selector1~0_combout\,
	combout => \ReactTimeFSM|Selector1~1_combout\);

-- Location: LCCOMB_X88_Y33_N28
\Bin7SegDecoder_3|decOut_n[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|decOut_n[0]~6_combout\ = (\ReactTimeFSM|enableHyphen~1_combout\ & \ReactTimeFSM|Selector1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReactTimeFSM|enableHyphen~1_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_3|decOut_n[0]~6_combout\);

-- Location: LCCOMB_X86_Y33_N24
\Bin7SegDecoder_0|decOut_n[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|decOut_n[0]~4_combout\ = ((!\ReactTimeFSM|PS.CONF~q\ & ((\Bin7SegDecoder_0|Mux6~0_combout\) # (!\ReactTimeFSM|Equal0~4_combout\)))) # (!\Bin7SegDecoder_3|decOut_n[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \Bin7SegDecoder_0|Mux6~0_combout\,
	datac => \ReactTimeFSM|PS.CONF~q\,
	datad => \Bin7SegDecoder_3|decOut_n[0]~6_combout\,
	combout => \Bin7SegDecoder_0|decOut_n[0]~4_combout\);

-- Location: LCCOMB_X88_Y33_N26
\Bin7SegDecoder_3|decOut_n[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|decOut_n[2]~7_combout\ = (!\ReactTimeFSM|PS.CONF~q\ & (\ReactTimeFSM|enableHyphen~1_combout\ & (\ReactTimeFSM|Equal0~4_combout\ & \ReactTimeFSM|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.CONF~q\,
	datab => \ReactTimeFSM|enableHyphen~1_combout\,
	datac => \ReactTimeFSM|Equal0~4_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_3|decOut_n[2]~7_combout\);

-- Location: LCCOMB_X88_Y34_N10
\Bin7SegDecoder_0|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|Mux5~0_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ & ((s_averageTReactB(0) & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\)) # (!s_averageTReactB(0) & 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\ & 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ $ (s_averageTReactB(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\,
	datad => s_averageTReactB(0),
	combout => \Bin7SegDecoder_0|Mux5~0_combout\);

-- Location: LCCOMB_X88_Y34_N12
\Bin7SegDecoder_0|decOut_n[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|decOut_n[1]~5_combout\ = (\Bin7SegDecoder_0|Mux5~0_combout\) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \Bin7SegDecoder_0|Mux5~0_combout\,
	combout => \Bin7SegDecoder_0|decOut_n[1]~5_combout\);

-- Location: LCCOMB_X88_Y34_N18
\Bin7SegDecoder_0|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|Mux4~0_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\ & 
-- ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\) # (!s_averageTReactB(0))))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ & 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\ & !s_averageTReactB(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\,
	datad => s_averageTReactB(0),
	combout => \Bin7SegDecoder_0|Mux4~0_combout\);

-- Location: LCCOMB_X88_Y34_N0
\Bin7SegDecoder_0|decOut_n[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|decOut_n[2]~6_combout\ = (\Bin7SegDecoder_0|Mux4~0_combout\) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \Bin7SegDecoder_0|Mux4~0_combout\,
	combout => \Bin7SegDecoder_0|decOut_n[2]~6_combout\);

-- Location: LCCOMB_X88_Y34_N30
\Bin7SegDecoder_0|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|Mux3~0_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\ & ((s_averageTReactB(0)))) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ & !s_averageTReactB(0))))) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ & (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\ $ 
-- (s_averageTReactB(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\,
	datad => s_averageTReactB(0),
	combout => \Bin7SegDecoder_0|Mux3~0_combout\);

-- Location: LCCOMB_X88_Y33_N8
\Bin7SegDecoder_0|decOut_n[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|decOut_n[3]~7_combout\ = (\ReactTimeFSM|PS.CONF~q\) # (((\ReactTimeFSM|Equal0~4_combout\ & \Bin7SegDecoder_0|Mux3~0_combout\)) # (!\Bin7SegDecoder_3|decOut_n[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.CONF~q\,
	datab => \ReactTimeFSM|Equal0~4_combout\,
	datac => \Bin7SegDecoder_0|Mux3~0_combout\,
	datad => \Bin7SegDecoder_3|decOut_n[0]~6_combout\,
	combout => \Bin7SegDecoder_0|decOut_n[3]~7_combout\);

-- Location: LCCOMB_X88_Y34_N28
\Bin7SegDecoder_0|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|Mux2~0_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ & ((s_averageTReactB(0))))) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\)) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\ & ((s_averageTReactB(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\,
	datad => s_averageTReactB(0),
	combout => \Bin7SegDecoder_0|Mux2~0_combout\);

-- Location: LCCOMB_X88_Y33_N4
\Bin7SegDecoder_0|decOut_n[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|decOut_n[4]~9_combout\ = (\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (\Bin7SegDecoder_0|Mux2~0_combout\)) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (((!\ReactTimeFSM|Selector1~1_combout\) # 
-- (!\ReactTimeFSM|enableHyphen~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_0|Mux2~0_combout\,
	datab => \ReactTimeFSM|enableHyphen~1_combout\,
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_0|decOut_n[4]~9_combout\);

-- Location: LCCOMB_X88_Y34_N14
\Bin7SegDecoder_0|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|Mux1~0_combout\ = (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ & (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ & ((s_averageTReactB(0)) # 
-- (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\)))) # (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ & (s_averageTReactB(0) & 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ $ (!\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\,
	datad => s_averageTReactB(0),
	combout => \Bin7SegDecoder_0|Mux1~0_combout\);

-- Location: LCCOMB_X88_Y33_N30
\Bin7SegDecoder_0|decOut_n[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|decOut_n[5]~10_combout\ = (\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (((\Bin7SegDecoder_0|Mux1~0_combout\)))) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (((!\ReactTimeFSM|Selector1~1_combout\)) # 
-- (!\ReactTimeFSM|enableHyphen~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datab => \ReactTimeFSM|enableHyphen~1_combout\,
	datac => \Bin7SegDecoder_0|Mux1~0_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_0|decOut_n[5]~10_combout\);

-- Location: LCCOMB_X88_Y34_N20
\Bin7SegDecoder_0|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|Mux0~0_combout\ = (s_averageTReactB(0) & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\) # (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\ $ 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\)))) # (!s_averageTReactB(0) & ((\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\) # 
-- (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\ $ (\Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[243]~378_combout\,
	datab => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[241]~376_combout\,
	datac => \Bin2BCD_B|Mod0|auto_generated|divider|divider|StageOut[242]~377_combout\,
	datad => s_averageTReactB(0),
	combout => \Bin7SegDecoder_0|Mux0~0_combout\);

-- Location: LCCOMB_X88_Y34_N26
\Bin7SegDecoder_0|decOut_n[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_0|decOut_n[6]~8_combout\ = (\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (\Bin7SegDecoder_0|Mux0~0_combout\)) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & ((\ReactTimeFSM|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_0|Mux0~0_combout\,
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_0|decOut_n[6]~8_combout\);

-- Location: LCCOMB_X70_Y35_N6
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = s_averageTReactB(12) $ (VCC)
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(s_averageTReactB(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(12),
	datad => VCC,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X70_Y35_N8
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (s_averageTReactB(13) & (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!s_averageTReactB(13) & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!s_averageTReactB(13) & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(13),
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X70_Y35_N10
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (s_averageTReactB(14) & (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!s_averageTReactB(14) & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((s_averageTReactB(14) & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(14),
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X70_Y35_N12
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY(!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y35_N14
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X70_Y35_N30
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\);

-- Location: LCCOMB_X70_Y35_N4
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\ = (s_averageTReactB(12) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(12),
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\);

-- Location: LCCOMB_X74_Y35_N4
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~113_combout\ = (s_averageTReactB(11) & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(11),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~113_combout\);

-- Location: LCCOMB_X72_Y35_N28
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~112_combout\ = (s_averageTReactB(11) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(11),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~112_combout\);

-- Location: LCCOMB_X70_Y35_N18
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~113_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~112_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~113_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~113_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[20]~112_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X70_Y35_N20
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X70_Y35_N16
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[23]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[23]~106_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & s_averageTReactB(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => s_averageTReactB(14),
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[23]~106_combout\);

-- Location: LCCOMB_X70_Y35_N2
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[23]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[23]~107_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[23]~107_combout\);

-- Location: LCCOMB_X70_Y35_N0
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\);

-- Location: LCCOMB_X70_Y35_N28
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\ = (s_averageTReactB(13) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(13),
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\);

-- Location: LCCOMB_X70_Y35_N22
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\)))))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X70_Y35_N24
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[23]~106_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[23]~107_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[23]~106_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[23]~107_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y35_N26
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y35_N30
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[28]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[28]~183_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (s_averageTReactB(13))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(13),
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[28]~183_combout\);

-- Location: LCCOMB_X74_Y35_N2
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[28]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[28]~114_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[28]~114_combout\);

-- Location: LCCOMB_X74_Y35_N12
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\);

-- Location: LCCOMB_X74_Y35_N24
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (s_averageTReactB(12))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(12),
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\);

-- Location: LCCOMB_X74_Y35_N10
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ = (s_averageTReactB(11) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(11),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\);

-- Location: LCCOMB_X74_Y35_N28
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\);

-- Location: LCCOMB_X74_Y35_N6
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & s_averageTReactB(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => s_averageTReactB(10),
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\);

-- Location: LCCOMB_X74_Y35_N8
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~119_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & s_averageTReactB(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => s_averageTReactB(10),
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~119_combout\);

-- Location: LCCOMB_X74_Y35_N14
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~119_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[25]~119_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X74_Y35_N16
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X74_Y35_N18
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\)))))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X74_Y35_N20
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[28]~183_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[28]~114_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[28]~183_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[28]~114_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y35_N22
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y35_N0
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[33]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[33]~174_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\) # 
-- ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[33]~174_combout\);

-- Location: LCCOMB_X75_Y35_N28
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[33]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[33]~120_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[33]~120_combout\);

-- Location: LCCOMB_X74_Y35_N26
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((s_averageTReactB(11)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => s_averageTReactB(11),
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\);

-- Location: LCCOMB_X75_Y35_N2
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\);

-- Location: LCCOMB_X75_Y35_N10
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\);

-- Location: LCCOMB_X75_Y35_N0
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\ = (s_averageTReactB(10) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(10),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\);

-- Location: LCCOMB_X75_Y35_N30
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~125_combout\ = (s_averageTReactB(9) & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(9),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~125_combout\);

-- Location: LCCOMB_X75_Y35_N8
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~124_combout\ = (s_averageTReactB(9) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(9),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~124_combout\);

-- Location: LCCOMB_X75_Y35_N18
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~125_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~124_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~125_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~125_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[30]~124_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X75_Y35_N20
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X75_Y35_N22
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\)))))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X75_Y35_N24
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[33]~174_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[33]~120_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[33]~174_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[33]~120_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y35_N26
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y35_N16
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[38]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[38]~126_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X75_Y35_N4
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[38]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[38]~175_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\) # 
-- ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[38]~175_combout\);

-- Location: LCCOMB_X75_Y35_N12
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((s_averageTReactB(10)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => s_averageTReactB(10),
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\);

-- Location: LCCOMB_X76_Y35_N24
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\);

-- Location: LCCOMB_X76_Y35_N22
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & s_averageTReactB(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => s_averageTReactB(9),
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\);

-- Location: LCCOMB_X75_Y35_N6
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\);

-- Location: LCCOMB_X76_Y35_N26
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & s_averageTReactB(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => s_averageTReactB(8),
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\);

-- Location: LCCOMB_X76_Y35_N28
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~131_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & s_averageTReactB(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => s_averageTReactB(8),
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~131_combout\);

-- Location: LCCOMB_X76_Y35_N4
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~131_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[35]~131_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X76_Y35_N6
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X76_Y35_N8
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\)))))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X76_Y35_N10
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[38]~126_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[38]~175_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[38]~175_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y35_N12
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y35_N26
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((s_averageTReactB(9)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => s_averageTReactB(9),
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\);

-- Location: LCCOMB_X76_Y35_N14
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[43]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[43]~132_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[43]~132_combout\);

-- Location: LCCOMB_X76_Y35_N16
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[43]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[43]~176_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\) # 
-- ((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[43]~176_combout\);

-- Location: LCCOMB_X81_Y35_N4
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\);

-- Location: LCCOMB_X81_Y35_N10
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ = (s_averageTReactB(8) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(8),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\);

-- Location: LCCOMB_X81_Y35_N28
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\);

-- Location: LCCOMB_X81_Y35_N22
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ = (s_averageTReactB(7) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(7),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\);

-- Location: LCCOMB_X81_Y35_N24
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\ = (s_averageTReactB(7) & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(7),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\);

-- Location: LCCOMB_X81_Y35_N12
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X81_Y35_N14
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X81_Y35_N16
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\)))))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X81_Y35_N18
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[43]~132_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[43]~176_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[43]~132_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[43]~176_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y35_N20
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y35_N6
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[48]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[48]~177_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\) # 
-- ((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[48]~177_combout\);

-- Location: LCCOMB_X84_Y39_N4
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[48]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\);

-- Location: LCCOMB_X81_Y35_N30
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((s_averageTReactB(8)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => s_averageTReactB(8),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\);

-- Location: LCCOMB_X84_Y39_N14
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\);

-- Location: LCCOMB_X84_Y39_N10
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\);

-- Location: LCCOMB_X84_Y39_N8
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & s_averageTReactB(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => s_averageTReactB(7),
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\);

-- Location: LCCOMB_X84_Y39_N12
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~142_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & s_averageTReactB(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => s_averageTReactB(6),
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~142_combout\);

-- Location: LCCOMB_X84_Y39_N18
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & s_averageTReactB(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => s_averageTReactB(6),
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\);

-- Location: LCCOMB_X84_Y39_N20
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~142_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~142_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~142_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X84_Y39_N22
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X84_Y39_N24
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\)))))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X84_Y39_N26
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[48]~177_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[48]~177_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X84_Y39_N28
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X84_Y39_N30
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[53]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\) # 
-- ((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\);

-- Location: LCCOMB_X84_Y39_N16
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[53]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[53]~144_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[53]~144_combout\);

-- Location: LCCOMB_X84_Y38_N12
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\);

-- Location: LCCOMB_X84_Y38_N28
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (s_averageTReactB(7))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => s_averageTReactB(7),
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\);

-- Location: LCCOMB_X84_Y38_N10
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\ = (s_averageTReactB(6) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(6),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\);

-- Location: LCCOMB_X84_Y38_N24
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\);

-- Location: LCCOMB_X84_Y38_N26
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~148_combout\ = (s_averageTReactB(5) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(5),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~148_combout\);

-- Location: LCCOMB_X84_Y38_N4
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~149_combout\ = (s_averageTReactB(5) & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(5),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~149_combout\);

-- Location: LCCOMB_X84_Y38_N14
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~148_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~149_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~148_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~148_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[50]~149_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X84_Y38_N16
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X84_Y38_N18
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\)))))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X84_Y38_N20
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[53]~144_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[53]~144_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X84_Y38_N22
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X84_Y38_N30
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (s_averageTReactB(6))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => s_averageTReactB(6),
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\);

-- Location: LCCOMB_X83_Y38_N20
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\);

-- Location: LCCOMB_X83_Y38_N30
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\ = (s_averageTReactB(5) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(5),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\);

-- Location: LCCOMB_X83_Y38_N28
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\);

-- Location: LCCOMB_X83_Y38_N26
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~154_combout\ = (s_averageTReactB(4) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(4),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~154_combout\);

-- Location: LCCOMB_X83_Y38_N8
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~155_combout\ = (s_averageTReactB(4) & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactB(4),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~155_combout\);

-- Location: LCCOMB_X83_Y38_N10
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~154_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~155_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~154_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~154_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[55]~155_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X83_Y38_N12
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X83_Y38_N14
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\)))))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X84_Y38_N2
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[58]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[58]~150_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[58]~150_combout\);

-- Location: LCCOMB_X84_Y38_N8
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[58]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[58]~179_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\) # 
-- ((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[58]~179_combout\);

-- Location: LCCOMB_X83_Y38_N16
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[58]~150_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[58]~179_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[58]~150_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[58]~179_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X83_Y38_N18
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X83_Y38_N4
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[63]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[63]~156_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[63]~156_combout\);

-- Location: LCCOMB_X83_Y38_N22
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[63]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[63]~180_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\) # 
-- ((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[63]~180_combout\);

-- Location: LCCOMB_X82_Y38_N14
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\);

-- Location: LCCOMB_X83_Y38_N24
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((s_averageTReactB(5)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => s_averageTReactB(5),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\);

-- Location: LCCOMB_X82_Y38_N10
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\);

-- Location: LCCOMB_X82_Y38_N16
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\ = (s_averageTReactB(4) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(4),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\);

-- Location: LCCOMB_X82_Y38_N26
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~161_combout\ = (s_averageTReactB(3) & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(3),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~161_combout\);

-- Location: LCCOMB_X82_Y38_N28
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~160_combout\ = (s_averageTReactB(3) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(3),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~160_combout\);

-- Location: LCCOMB_X82_Y38_N0
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~161_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~160_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~161_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~161_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[60]~160_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X82_Y38_N2
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X82_Y38_N4
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\)))))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X82_Y38_N6
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[63]~156_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[63]~180_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[63]~156_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[63]~180_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X82_Y38_N8
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X82_Y38_N20
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (s_averageTReactB(4))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(4),
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\);

-- Location: LCCOMB_X81_Y38_N2
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\);

-- Location: LCCOMB_X82_Y38_N30
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\);

-- Location: LCCOMB_X82_Y38_N24
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\ = (s_averageTReactB(3) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(3),
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\);

-- Location: LCCOMB_X85_Y38_N10
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~167_combout\ = (s_averageTReactB(2) & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(2),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~167_combout\);

-- Location: LCCOMB_X85_Y38_N8
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~166_combout\ = (s_averageTReactB(2) & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactB(2),
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~166_combout\);

-- Location: LCCOMB_X81_Y38_N22
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~167_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~166_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~167_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~167_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[65]~166_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X81_Y38_N24
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\)))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X81_Y38_N26
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\)))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\)))))
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X81_Y38_N20
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[68]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[68]~162_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[68]~162_combout\);

-- Location: LCCOMB_X82_Y38_N18
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[68]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[68]~181_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\) # 
-- ((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[68]~181_combout\);

-- Location: LCCOMB_X81_Y38_N28
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[68]~162_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[68]~181_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[68]~162_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[68]~181_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y38_N30
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y38_N0
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[73]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[73]~168_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[73]~168_combout\);

-- Location: LCCOMB_X81_Y38_N8
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[73]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[73]~182_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\) # 
-- ((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[73]~182_combout\);

-- Location: LCCOMB_X81_Y38_N6
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[72]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[72]~169_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[72]~169_combout\);

-- Location: LCCOMB_X82_Y38_N22
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[72]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[72]~193_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (s_averageTReactB(3))) # (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactB(3),
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[72]~193_combout\);

-- Location: LCCOMB_X82_Y38_N12
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[71]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[71]~170_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & s_averageTReactB(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => s_averageTReactB(2),
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[71]~170_combout\);

-- Location: LCCOMB_X81_Y38_N4
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[71]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[71]~171_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[71]~171_combout\);

-- Location: LCCOMB_X81_Y34_N2
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[70]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[70]~173_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & s_averageTReactB(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => s_averageTReactB(1),
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[70]~173_combout\);

-- Location: LCCOMB_X81_Y34_N0
\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[70]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[70]~172_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & s_averageTReactB(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => s_averageTReactB(1),
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[70]~172_combout\);

-- Location: LCCOMB_X81_Y38_N10
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[70]~173_combout\) # (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[70]~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[70]~173_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[70]~172_combout\,
	datad => VCC,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\);

-- Location: LCCOMB_X81_Y38_N12
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[71]~170_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[71]~171_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[71]~170_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[71]~171_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\);

-- Location: LCCOMB_X81_Y38_N14
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ & ((\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[72]~169_combout\) # 
-- (\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[72]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[72]~169_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[72]~193_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\);

-- Location: LCCOMB_X81_Y38_N16
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[73]~168_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[73]~182_combout\ & 
-- !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[73]~168_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|StageOut[73]~182_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\,
	cout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y38_N18
\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X73_Y39_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (GND)
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY(!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X73_Y39_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)) # 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & VCC))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X73_Y39_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & VCC)) # 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ $ (GND)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X73_Y39_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY(!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X73_Y39_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ $ (GND)
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY(!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X73_Y39_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY(!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X73_Y39_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ $ (GND)
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY(!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X73_Y39_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X72_Y40_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[119]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\);

-- Location: LCCOMB_X72_Y40_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[118]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\);

-- Location: LCCOMB_X72_Y40_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[117]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\);

-- Location: LCCOMB_X69_Y40_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[116]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\);

-- Location: LCCOMB_X73_Y39_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\);

-- Location: LCCOMB_X73_Y39_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\);

-- Location: LCCOMB_X69_Y40_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\);

-- Location: LCCOMB_X73_Y39_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\);

-- Location: LCCOMB_X73_Y39_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\);

-- Location: LCCOMB_X73_Y39_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\);

-- Location: LCCOMB_X69_Y40_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X69_Y40_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~225_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~225_combout\);

-- Location: LCCOMB_X69_Y40_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~224_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~224_combout\);

-- Location: LCCOMB_X69_Y40_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~225_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~224_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~225_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~225_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[112]~224_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X69_Y40_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X69_Y40_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\)))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X69_Y40_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X69_Y40_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\ & ((GND) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\))) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ $ (GND)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X69_Y40_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & VCC)) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X69_Y40_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\ & ((GND) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\))) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ $ (GND)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X69_Y40_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & VCC)) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X69_Y40_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X72_Y40_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\);

-- Location: LCCOMB_X72_Y40_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\);

-- Location: LCCOMB_X72_Y40_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & 
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\);

-- Location: LCCOMB_X72_Y40_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\);

-- Location: LCCOMB_X69_Y40_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\);

-- Location: LCCOMB_X72_Y40_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\);

-- Location: LCCOMB_X72_Y40_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & 
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\);

-- Location: LCCOMB_X72_Y40_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\);

-- Location: LCCOMB_X73_Y40_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\);

-- Location: LCCOMB_X73_Y39_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\);

-- Location: LCCOMB_X73_Y39_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\);

-- Location: LCCOMB_X73_Y40_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\);

-- Location: LCCOMB_X73_Y40_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\);

-- Location: LCCOMB_X73_Y39_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\);

-- Location: LCCOMB_X72_Y40_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\);

-- Location: LCCOMB_X69_Y40_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\);

-- Location: LCCOMB_X76_Y40_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~234_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~234_combout\);

-- Location: LCCOMB_X76_Y40_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X76_Y40_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~235_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~235_combout\);

-- Location: LCCOMB_X73_Y40_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~234_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~235_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~234_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~235_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~234_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[128]~235_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X73_Y40_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X73_Y40_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\)))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X73_Y40_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X73_Y40_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X73_Y40_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X73_Y40_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X73_Y40_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X73_Y40_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X73_Y40_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X72_Y40_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\);

-- Location: LCCOMB_X76_Y40_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\);

-- Location: LCCOMB_X72_Y40_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\);

-- Location: LCCOMB_X75_Y40_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\);

-- Location: LCCOMB_X74_Y41_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\);

-- Location: LCCOMB_X72_Y40_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\);

-- Location: LCCOMB_X72_Y40_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\);

-- Location: LCCOMB_X74_Y40_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\);

-- Location: LCCOMB_X73_Y40_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\);

-- Location: LCCOMB_X75_Y40_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\);

-- Location: LCCOMB_X74_Y40_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\);

-- Location: LCCOMB_X73_Y40_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\);

-- Location: LCCOMB_X74_Y40_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\);

-- Location: LCCOMB_X73_Y40_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\);

-- Location: LCCOMB_X72_Y40_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\);

-- Location: LCCOMB_X74_Y40_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\);

-- Location: LCCOMB_X76_Y40_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\);

-- Location: LCCOMB_X76_Y40_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\);

-- Location: LCCOMB_X74_Y40_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X74_Y40_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~246_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~246_combout\);

-- Location: LCCOMB_X74_Y40_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~245_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~245_combout\);

-- Location: LCCOMB_X75_Y40_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~246_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~245_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~246_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~245_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~246_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[144]~245_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X75_Y40_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X75_Y40_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\)))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X75_Y40_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X75_Y40_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X75_Y40_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X75_Y40_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X75_Y40_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X75_Y40_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X75_Y40_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X75_Y40_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X76_Y40_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\);

-- Location: LCCOMB_X76_Y40_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\);

-- Location: LCCOMB_X75_Y41_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\);

-- Location: LCCOMB_X75_Y40_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\);

-- Location: LCCOMB_X74_Y41_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\);

-- Location: LCCOMB_X74_Y41_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\);

-- Location: LCCOMB_X74_Y40_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\);

-- Location: LCCOMB_X74_Y41_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\);

-- Location: LCCOMB_X75_Y41_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\);

-- Location: LCCOMB_X75_Y40_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\);

-- Location: LCCOMB_X74_Y40_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\);

-- Location: LCCOMB_X74_Y40_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\);

-- Location: LCCOMB_X76_Y40_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\);

-- Location: LCCOMB_X76_Y40_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\);

-- Location: LCCOMB_X74_Y40_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\);

-- Location: LCCOMB_X75_Y40_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\);

-- Location: LCCOMB_X76_Y40_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\);

-- Location: LCCOMB_X76_Y40_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\);

-- Location: LCCOMB_X74_Y40_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\);

-- Location: LCCOMB_X74_Y40_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\);

-- Location: LCCOMB_X74_Y41_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X74_Y41_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~258_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~258_combout\);

-- Location: LCCOMB_X74_Y41_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~257_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~257_combout\);

-- Location: LCCOMB_X75_Y41_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~258_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~257_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~258_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~258_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[160]~257_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X75_Y41_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X75_Y41_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\)))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X75_Y41_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X75_Y41_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X75_Y41_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X75_Y41_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X75_Y41_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X75_Y41_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X75_Y41_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X75_Y41_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X75_Y41_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X76_Y40_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\);

-- Location: LCCOMB_X76_Y41_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\);

-- Location: LCCOMB_X75_Y41_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\);

-- Location: LCCOMB_X76_Y41_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\);

-- Location: LCCOMB_X74_Y41_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\);

-- Location: LCCOMB_X74_Y41_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\);

-- Location: LCCOMB_X74_Y41_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\);

-- Location: LCCOMB_X74_Y41_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\);

-- Location: LCCOMB_X75_Y41_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\);

-- Location: LCCOMB_X74_Y42_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\);

-- Location: LCCOMB_X74_Y40_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\);

-- Location: LCCOMB_X75_Y43_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\);

-- Location: LCCOMB_X76_Y43_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\);

-- Location: LCCOMB_X76_Y40_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\);

-- Location: LCCOMB_X74_Y40_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\);

-- Location: LCCOMB_X74_Y43_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\);

-- Location: LCCOMB_X76_Y43_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\);

-- Location: LCCOMB_X76_Y40_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\);

-- Location: LCCOMB_X74_Y40_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\);

-- Location: LCCOMB_X76_Y41_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\);

-- Location: LCCOMB_X74_Y41_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\);

-- Location: LCCOMB_X74_Y41_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\);

-- Location: LCCOMB_X76_Y41_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X76_Y41_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~271_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~271_combout\);

-- Location: LCCOMB_X76_Y41_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~270_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~270_combout\);

-- Location: LCCOMB_X75_Y43_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~271_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~270_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~271_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~270_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~271_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[176]~270_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X75_Y43_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X75_Y43_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\)))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X75_Y43_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X75_Y43_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X75_Y43_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X75_Y43_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X75_Y43_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X75_Y43_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X75_Y43_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X75_Y43_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X75_Y43_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X75_Y43_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X76_Y41_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\);

-- Location: LCCOMB_X79_Y42_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\);

-- Location: LCCOMB_X76_Y42_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\);

-- Location: LCCOMB_X76_Y41_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\);

-- Location: LCCOMB_X79_Y42_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\);

-- Location: LCCOMB_X74_Y41_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\);

-- Location: LCCOMB_X79_Y42_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\);

-- Location: LCCOMB_X74_Y41_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\);

-- Location: LCCOMB_X74_Y42_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\);

-- Location: LCCOMB_X74_Y42_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\);

-- Location: LCCOMB_X75_Y43_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\);

-- Location: LCCOMB_X76_Y42_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\);

-- Location: LCCOMB_X76_Y43_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\);

-- Location: LCCOMB_X76_Y43_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\);

-- Location: LCCOMB_X74_Y42_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\);

-- Location: LCCOMB_X74_Y42_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\);

-- Location: LCCOMB_X76_Y43_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\);

-- Location: LCCOMB_X76_Y43_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\);

-- Location: LCCOMB_X76_Y41_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\);

-- Location: LCCOMB_X76_Y42_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\);

-- Location: LCCOMB_X75_Y42_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\);

-- Location: LCCOMB_X74_Y41_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\);

-- Location: LCCOMB_X75_Y43_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\);

-- Location: LCCOMB_X76_Y41_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\);

-- Location: LCCOMB_X79_Y42_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~284_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~284_combout\);

-- Location: LCCOMB_X79_Y41_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X79_Y42_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~285_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~285_combout\);

-- Location: LCCOMB_X75_Y42_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~284_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~285_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~284_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~285_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~284_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[192]~285_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X75_Y42_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X75_Y42_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\)))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X75_Y42_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X75_Y42_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\);

-- Location: LCCOMB_X75_Y42_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\);

-- Location: LCCOMB_X75_Y42_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\);

-- Location: LCCOMB_X75_Y42_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\);

-- Location: LCCOMB_X75_Y42_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\);

-- Location: LCCOMB_X75_Y42_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\);

-- Location: LCCOMB_X75_Y42_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\);

-- Location: LCCOMB_X75_Y42_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\);

-- Location: LCCOMB_X75_Y42_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\);

-- Location: LCCOMB_X75_Y42_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X79_Y42_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\);

-- Location: LCCOMB_X79_Y42_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\);

-- Location: LCCOMB_X74_Y42_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\);

-- Location: LCCOMB_X76_Y42_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\);

-- Location: LCCOMB_X79_Y42_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\);

-- Location: LCCOMB_X79_Y42_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\);

-- Location: LCCOMB_X79_Y42_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\);

-- Location: LCCOMB_X79_Y42_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\);

-- Location: LCCOMB_X74_Y42_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\);

-- Location: LCCOMB_X74_Y42_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\);

-- Location: LCCOMB_X76_Y42_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\);

-- Location: LCCOMB_X76_Y42_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\);

-- Location: LCCOMB_X76_Y42_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\);

-- Location: LCCOMB_X76_Y43_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\);

-- Location: LCCOMB_X74_Y42_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\);

-- Location: LCCOMB_X74_Y42_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\);

-- Location: LCCOMB_X76_Y43_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\);

-- Location: LCCOMB_X76_Y43_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\);

-- Location: LCCOMB_X76_Y42_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\);

-- Location: LCCOMB_X76_Y42_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\);

-- Location: LCCOMB_X75_Y42_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\);

-- Location: LCCOMB_X74_Y42_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\);

-- Location: LCCOMB_X76_Y42_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\);

-- Location: LCCOMB_X76_Y42_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\);

-- Location: LCCOMB_X79_Y42_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\);

-- Location: LCCOMB_X81_Y42_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\);

-- Location: LCCOMB_X81_Y41_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~299_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~299_combout\);

-- Location: LCCOMB_X81_Y41_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\);

-- Location: LCCOMB_X81_Y42_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~300_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~300_combout\);

-- Location: LCCOMB_X77_Y42_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~299_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~300_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~299_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~299_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[208]~300_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X77_Y42_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X77_Y42_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\)))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X77_Y42_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

-- Location: LCCOMB_X77_Y42_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\);

-- Location: LCCOMB_X77_Y42_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\);

-- Location: LCCOMB_X77_Y42_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\);

-- Location: LCCOMB_X77_Y42_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\);

-- Location: LCCOMB_X77_Y42_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\);

-- Location: LCCOMB_X77_Y42_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\);

-- Location: LCCOMB_X77_Y42_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\);

-- Location: LCCOMB_X77_Y42_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\);

-- Location: LCCOMB_X77_Y42_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\) # (GND))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\);

-- Location: LCCOMB_X77_Y42_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~27\);

-- Location: LCCOMB_X77_Y42_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ = \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~27\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\);

-- Location: LCCOMB_X79_Y42_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[238]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[238]~375_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[238]~375_combout\);

-- Location: LCCOMB_X81_Y42_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[238]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[238]~301_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[238]~301_combout\);

-- Location: LCCOMB_X81_Y42_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[237]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[237]~302_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[237]~302_combout\);

-- Location: LCCOMB_X76_Y42_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[237]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[237]~376_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[237]~376_combout\);

-- Location: LCCOMB_X81_Y42_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[236]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[236]~303_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[236]~303_combout\);

-- Location: LCCOMB_X79_Y42_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[236]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[236]~377_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[236]~377_combout\);

-- Location: LCCOMB_X79_Y42_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[235]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[235]~378_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[235]~378_combout\);

-- Location: LCCOMB_X81_Y42_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[235]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[235]~304_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[235]~304_combout\);

-- Location: LCCOMB_X81_Y42_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[234]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[234]~305_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[234]~305_combout\);

-- Location: LCCOMB_X74_Y42_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[234]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[234]~379_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[234]~379_combout\);

-- Location: LCCOMB_X81_Y42_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[233]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[233]~306_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[233]~306_combout\);

-- Location: LCCOMB_X76_Y42_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[233]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[233]~380_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[233]~380_combout\);

-- Location: LCCOMB_X77_Y42_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[232]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[232]~307_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[232]~307_combout\);

-- Location: LCCOMB_X76_Y42_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[232]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[232]~381_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[232]~381_combout\);

-- Location: LCCOMB_X79_Y42_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[231]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[231]~308_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[231]~308_combout\);

-- Location: LCCOMB_X74_Y42_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[231]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[231]~382_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[231]~382_combout\);

-- Location: LCCOMB_X76_Y43_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[230]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[230]~383_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[230]~383_combout\);

-- Location: LCCOMB_X81_Y42_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[230]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[230]~309_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[230]~309_combout\);

-- Location: LCCOMB_X81_Y42_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[229]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[229]~310_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[229]~310_combout\);

-- Location: LCCOMB_X76_Y42_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[229]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[229]~384_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[229]~384_combout\);

-- Location: LCCOMB_X81_Y42_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[228]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[228]~311_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[228]~311_combout\);

-- Location: LCCOMB_X74_Y42_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[228]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[228]~385_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[228]~385_combout\);

-- Location: LCCOMB_X76_Y42_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[227]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[227]~386_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\) # 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[227]~386_combout\);

-- Location: LCCOMB_X81_Y41_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[227]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[227]~312_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[227]~312_combout\);

-- Location: LCCOMB_X81_Y42_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\);

-- Location: LCCOMB_X81_Y42_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\);

-- Location: LCCOMB_X81_Y42_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\);

-- Location: LCCOMB_X81_Y41_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\);

-- Location: LCCOMB_X81_Y41_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\);

-- Location: LCCOMB_X81_Y41_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\);

-- Location: LCCOMB_X81_Y41_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\ = (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\);

-- Location: LCCOMB_X80_Y42_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ = (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\);

-- Location: LCCOMB_X80_Y42_N2
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\)))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\);

-- Location: LCCOMB_X80_Y42_N4
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & ((((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\)))))
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\);

-- Location: LCCOMB_X80_Y42_N6
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[227]~386_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[227]~312_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[227]~386_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[227]~312_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X80_Y42_N8
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[228]~311_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[228]~385_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[228]~311_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[228]~385_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X80_Y42_N10
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[229]~310_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[229]~384_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[229]~310_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[229]~384_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\);

-- Location: LCCOMB_X80_Y42_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[230]~383_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[230]~309_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[230]~383_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[230]~309_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\);

-- Location: LCCOMB_X80_Y42_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[231]~308_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[231]~382_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[231]~308_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[231]~382_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\);

-- Location: LCCOMB_X80_Y42_N16
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[232]~307_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[232]~381_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[232]~307_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[232]~381_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\);

-- Location: LCCOMB_X80_Y42_N18
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[233]~306_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[233]~380_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[233]~306_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[233]~380_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\);

-- Location: LCCOMB_X80_Y42_N20
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[234]~305_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[234]~379_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[234]~305_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[234]~379_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\);

-- Location: LCCOMB_X80_Y42_N22
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[235]~378_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[235]~304_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[235]~378_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[235]~304_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\);

-- Location: LCCOMB_X80_Y42_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[236]~303_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[236]~377_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[236]~303_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[236]~377_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\);

-- Location: LCCOMB_X80_Y42_N26
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ = CARRY((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[237]~302_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[237]~376_combout\ & 
-- !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[237]~302_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[237]~376_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\);

-- Location: LCCOMB_X80_Y42_N28
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ = CARRY((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[238]~375_combout\) # ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[238]~301_combout\) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[238]~375_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[238]~301_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\,
	cout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\);

-- Location: LCCOMB_X80_Y42_N30
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = !\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X81_Y41_N12
\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\);

-- Location: LCCOMB_X81_Y41_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\);

-- Location: LCCOMB_X81_Y41_N24
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\);

-- Location: LCCOMB_X81_Y42_N14
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\);

-- Location: LCCOMB_X81_Y42_N0
\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\) # 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\,
	combout => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\);

-- Location: LCCOMB_X82_Y41_N28
\Bin7SegDecoder_1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|Mux6~0_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ $ (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ $ (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	combout => \Bin7SegDecoder_1|Mux6~0_combout\);

-- Location: LCCOMB_X86_Y33_N10
\Bin7SegDecoder_1|decOut_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|decOut_n[0]~2_combout\ = ((\ReactTimeFSM|PS.CONF~q\) # ((\ReactTimeFSM|Equal0~4_combout\ & \Bin7SegDecoder_1|Mux6~0_combout\))) # (!\Bin7SegDecoder_3|decOut_n[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \Bin7SegDecoder_3|decOut_n[0]~6_combout\,
	datac => \Bin7SegDecoder_1|Mux6~0_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \Bin7SegDecoder_1|decOut_n[0]~2_combout\);

-- Location: LCCOMB_X82_Y41_N10
\Bin7SegDecoder_1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|Mux5~0_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\)))) # 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ $ 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	combout => \Bin7SegDecoder_1|Mux5~0_combout\);

-- Location: LCCOMB_X88_Y34_N24
\Bin7SegDecoder_1|decOut_n[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|decOut_n[1]~3_combout\ = (\Bin7SegDecoder_1|Mux5~0_combout\) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \Bin7SegDecoder_1|Mux5~0_combout\,
	combout => \Bin7SegDecoder_1|decOut_n[1]~3_combout\);

-- Location: LCCOMB_X82_Y41_N12
\Bin7SegDecoder_1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|Mux4~0_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ & 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & 
-- (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	combout => \Bin7SegDecoder_1|Mux4~0_combout\);

-- Location: LCCOMB_X88_Y33_N0
\Bin7SegDecoder_1|decOut_n[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|decOut_n[2]~8_combout\ = (\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (((\Bin7SegDecoder_1|Mux4~0_combout\)))) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (((!\ReactTimeFSM|Selector1~1_combout\)) # 
-- (!\ReactTimeFSM|enableHyphen~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datab => \ReactTimeFSM|enableHyphen~1_combout\,
	datac => \Bin7SegDecoder_1|Mux4~0_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_1|decOut_n[2]~8_combout\);

-- Location: LCCOMB_X82_Y41_N18
\Bin7SegDecoder_1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|Mux3~0_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\)) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & 
-- \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ & 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ $ (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	combout => \Bin7SegDecoder_1|Mux3~0_combout\);

-- Location: LCCOMB_X86_Y33_N12
\Bin7SegDecoder_1|decOut_n[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|decOut_n[3]~4_combout\ = ((\ReactTimeFSM|PS.CONF~q\) # ((\ReactTimeFSM|Equal0~4_combout\ & \Bin7SegDecoder_1|Mux3~0_combout\))) # (!\Bin7SegDecoder_3|decOut_n[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \Bin7SegDecoder_3|decOut_n[0]~6_combout\,
	datac => \Bin7SegDecoder_1|Mux3~0_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \Bin7SegDecoder_1|decOut_n[3]~4_combout\);

-- Location: LCCOMB_X82_Y41_N4
\Bin7SegDecoder_1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|Mux2~0_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & 
-- ((!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	combout => \Bin7SegDecoder_1|Mux2~0_combout\);

-- Location: LCCOMB_X86_Y33_N6
\Bin7SegDecoder_1|decOut_n[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|decOut_n[4]~5_combout\ = ((!\ReactTimeFSM|PS.CONF~q\ & ((\Bin7SegDecoder_1|Mux2~0_combout\) # (!\ReactTimeFSM|Equal0~4_combout\)))) # (!\Bin7SegDecoder_3|decOut_n[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \Bin7SegDecoder_3|decOut_n[0]~6_combout\,
	datac => \Bin7SegDecoder_1|Mux2~0_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \Bin7SegDecoder_1|decOut_n[4]~5_combout\);

-- Location: LCCOMB_X82_Y41_N6
\Bin7SegDecoder_1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|Mux1~0_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ $ 
-- (((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\))))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & !\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	combout => \Bin7SegDecoder_1|Mux1~0_combout\);

-- Location: LCCOMB_X86_Y33_N28
\Bin7SegDecoder_1|decOut_n[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|decOut_n[5]~6_combout\ = ((\ReactTimeFSM|PS.CONF~q\) # ((\ReactTimeFSM|Equal0~4_combout\ & \Bin7SegDecoder_1|Mux1~0_combout\))) # (!\Bin7SegDecoder_3|decOut_n[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \Bin7SegDecoder_3|decOut_n[0]~6_combout\,
	datac => \Bin7SegDecoder_1|Mux1~0_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \Bin7SegDecoder_1|decOut_n[5]~6_combout\);

-- Location: LCCOMB_X82_Y41_N20
\Bin7SegDecoder_1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|Mux0~0_combout\ = (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\) # 
-- (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ $ (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\)))) # (!\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & 
-- ((\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\) # (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ $ (\Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datab => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datac => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	datad => \Bin2BCD_B|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	combout => \Bin7SegDecoder_1|Mux0~0_combout\);

-- Location: LCCOMB_X88_Y33_N2
\Bin7SegDecoder_1|decOut_n[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_1|decOut_n[6]~7_combout\ = (\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (\Bin7SegDecoder_1|Mux0~0_combout\)) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & ((\ReactTimeFSM|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datac => \Bin7SegDecoder_1|Mux0~0_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_1|decOut_n[6]~7_combout\);

-- Location: LCCOMB_X72_Y35_N4
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (GND)
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY(!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X72_Y35_N6
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)) # 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & VCC))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X72_Y35_N8
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & VCC)) # 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ $ (GND)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X72_Y35_N10
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY(!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X72_Y35_N12
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y35_N14
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[38]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[38]~97_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[38]~97_combout\);

-- Location: LCCOMB_X72_Y36_N16
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[38]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[38]~96_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[38]~96_combout\);

-- Location: LCCOMB_X72_Y36_N30
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\);

-- Location: LCCOMB_X72_Y36_N28
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\);

-- Location: LCCOMB_X72_Y36_N12
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\);

-- Location: LCCOMB_X72_Y36_N18
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\);

-- Location: LCCOMB_X72_Y36_N26
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~102_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~102_combout\);

-- Location: LCCOMB_X72_Y36_N10
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X72_Y36_N20
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~103_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~103_combout\);

-- Location: LCCOMB_X72_Y36_N0
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~102_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~103_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~102_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~102_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[35]~103_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X72_Y36_N2
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X72_Y36_N4
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\)))))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X72_Y36_N6
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[38]~97_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[38]~96_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[38]~97_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[38]~96_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X72_Y36_N8
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y36_N24
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\);

-- Location: LCCOMB_X73_Y36_N12
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[43]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[43]~104_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[43]~104_combout\);

-- Location: LCCOMB_X72_Y36_N22
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[43]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[43]~151_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[43]~151_combout\);

-- Location: LCCOMB_X73_Y36_N22
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\);

-- Location: LCCOMB_X72_Y36_N14
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\);

-- Location: LCCOMB_X73_Y36_N16
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\);

-- Location: LCCOMB_X73_Y36_N26
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~107_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~107_combout\);

-- Location: LCCOMB_X73_Y36_N20
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X73_Y36_N28
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~108_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~108_combout\);

-- Location: LCCOMB_X73_Y36_N2
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~107_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~108_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~107_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~107_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[40]~108_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X73_Y36_N4
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X73_Y36_N6
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\)))))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X73_Y36_N8
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[43]~104_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[43]~151_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[43]~104_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[43]~151_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y36_N10
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X73_Y36_N14
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[48]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[48]~139_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\) # 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[48]~139_combout\);

-- Location: LCCOMB_X74_Y36_N18
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[48]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[48]~109_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[48]~109_combout\);

-- Location: LCCOMB_X74_Y36_N16
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\);

-- Location: LCCOMB_X73_Y36_N24
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\) # 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\);

-- Location: LCCOMB_X74_Y36_N6
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\);

-- Location: LCCOMB_X73_Y36_N18
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\);

-- Location: LCCOMB_X74_Y36_N8
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X74_Y36_N2
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~113_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~113_combout\);

-- Location: LCCOMB_X74_Y36_N4
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~112_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~112_combout\);

-- Location: LCCOMB_X74_Y36_N22
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~113_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~112_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~113_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~113_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[45]~112_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X74_Y36_N24
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X74_Y36_N26
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\)))))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X74_Y36_N28
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[48]~139_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[48]~109_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[48]~139_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[48]~109_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y36_N30
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y36_N10
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[53]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[53]~141_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\) # 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[53]~141_combout\);

-- Location: LCCOMB_X74_Y36_N20
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[53]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[53]~114_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[53]~114_combout\);

-- Location: LCCOMB_X74_Y36_N12
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\) # 
-- ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\);

-- Location: LCCOMB_X75_Y36_N14
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\);

-- Location: LCCOMB_X74_Y36_N14
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\);

-- Location: LCCOMB_X75_Y36_N8
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\);

-- Location: LCCOMB_X75_Y36_N0
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X75_Y36_N12
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~118_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~118_combout\);

-- Location: LCCOMB_X75_Y36_N18
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~117_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~117_combout\);

-- Location: LCCOMB_X75_Y36_N22
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~118_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~117_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~118_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~118_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[50]~117_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X75_Y36_N24
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X75_Y36_N26
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\)))))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X75_Y36_N28
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[53]~141_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[53]~114_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[53]~141_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[53]~114_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y36_N30
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y36_N10
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\);

-- Location: LCCOMB_X76_Y38_N2
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\);

-- Location: LCCOMB_X76_Y38_N28
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X76_Y38_N22
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~123_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~123_combout\);

-- Location: LCCOMB_X76_Y38_N4
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~122_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~122_combout\);

-- Location: LCCOMB_X76_Y38_N12
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~123_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~122_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~123_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~123_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[55]~122_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X76_Y38_N14
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X76_Y36_N2
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[58]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\);

-- Location: LCCOMB_X75_Y36_N2
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[58]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[58]~143_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\) # 
-- ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[58]~143_combout\);

-- Location: LCCOMB_X75_Y36_N16
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\) # 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\);

-- Location: LCCOMB_X76_Y38_N0
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\);

-- Location: LCCOMB_X76_Y38_N16
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\)))))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X76_Y38_N18
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[58]~143_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[58]~143_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y38_N20
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y38_N24
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\) # 
-- ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\);

-- Location: LCCOMB_X76_Y38_N10
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[63]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[63]~145_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\) # 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[63]~145_combout\);

-- Location: LCCOMB_X76_Y38_N6
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[63]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\);

-- Location: LCCOMB_X77_Y38_N30
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\);

-- Location: LCCOMB_X77_Y38_N22
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\);

-- Location: LCCOMB_X76_Y38_N30
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\);

-- Location: LCCOMB_X77_Y38_N20
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~127_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~127_combout\);

-- Location: LCCOMB_X77_Y38_N24
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X77_Y38_N14
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~128_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~128_combout\);

-- Location: LCCOMB_X77_Y38_N4
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~127_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~128_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~127_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~127_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[60]~128_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X77_Y38_N6
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X77_Y38_N8
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\)))))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X77_Y38_N10
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[63]~145_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[63]~145_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y38_N12
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y38_N28
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[68]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[68]~147_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\) # 
-- ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[68]~147_combout\);

-- Location: LCCOMB_X77_Y39_N22
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[68]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[68]~129_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[68]~129_combout\);

-- Location: LCCOMB_X77_Y38_N18
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\) # 
-- ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\);

-- Location: LCCOMB_X77_Y41_N28
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\);

-- Location: LCCOMB_X77_Y38_N26
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\);

-- Location: LCCOMB_X77_Y38_N0
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\);

-- Location: LCCOMB_X79_Y41_N18
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\);

-- Location: LCCOMB_X79_Y41_N6
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~133_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~133_combout\);

-- Location: LCCOMB_X79_Y41_N4
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\ = (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\);

-- Location: LCCOMB_X77_Y41_N4
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~133_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~133_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~133_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X77_Y41_N6
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\)))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X77_Y41_N8
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\)))) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\)))))
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X77_Y41_N10
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[68]~147_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[68]~129_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[68]~147_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[68]~129_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y41_N12
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X70_Y39_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (GND)
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY(!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X70_Y39_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)) # 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & VCC))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X70_Y39_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & VCC)) 
-- # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ $ (GND)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X70_Y39_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY(!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X70_Y39_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ $ (GND)
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY(!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X70_Y39_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY(!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X70_Y39_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ $ (GND)
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY(!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X70_Y39_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY(!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X70_Y39_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ $ (GND)
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY(!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X70_Y39_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY(!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X70_Y39_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X69_Y39_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[170]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\);

-- Location: LCCOMB_X67_Y39_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[169]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\);

-- Location: LCCOMB_X69_Y39_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[168]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\);

-- Location: LCCOMB_X67_Y39_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[167]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\);

-- Location: LCCOMB_X72_Y39_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[166]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\);

-- Location: LCCOMB_X67_Y39_N0
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[165]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\);

-- Location: LCCOMB_X68_Y40_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[164]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\);

-- Location: LCCOMB_X72_Y39_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\);

-- Location: LCCOMB_X69_Y39_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\);

-- Location: LCCOMB_X70_Y39_N2
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\);

-- Location: LCCOMB_X70_Y39_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\);

-- Location: LCCOMB_X70_Y39_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\);

-- Location: LCCOMB_X67_Y39_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\);

-- Location: LCCOMB_X72_Y39_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X72_Y39_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~156_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~156_combout\);

-- Location: LCCOMB_X72_Y39_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~155_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~155_combout\);

-- Location: LCCOMB_X69_Y39_N0
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~156_combout\) # (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~155_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~156_combout\) # (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~156_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[160]~155_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X69_Y39_N2
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X69_Y39_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\)))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X69_Y39_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X69_Y39_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\ & ((GND) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\))) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ $ (GND)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X69_Y39_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & VCC)) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X69_Y39_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\ & ((GND) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\))) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ $ (GND)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X69_Y39_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & VCC)) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X69_Y39_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\ & ((GND) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\))) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ $ (GND)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X69_Y39_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & VCC)) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X69_Y39_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\ & ((GND) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\))) 
-- # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ $ (GND)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X69_Y39_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X72_Y39_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\);

-- Location: LCCOMB_X72_Y39_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\);

-- Location: LCCOMB_X67_Y39_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\);

-- Location: LCCOMB_X67_Y39_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\);

-- Location: LCCOMB_X69_Y39_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & 
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\);

-- Location: LCCOMB_X68_Y39_N0
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\);

-- Location: LCCOMB_X67_Y39_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\);

-- Location: LCCOMB_X68_Y39_N2
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\);

-- Location: LCCOMB_X72_Y39_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\);

-- Location: LCCOMB_X72_Y39_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\);

-- Location: LCCOMB_X67_Y39_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\);

-- Location: LCCOMB_X67_Y39_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\);

-- Location: LCCOMB_X68_Y40_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\);

-- Location: LCCOMB_X68_Y40_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\);

-- Location: LCCOMB_X68_Y40_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\);

-- Location: LCCOMB_X70_Y39_N0
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\);

-- Location: LCCOMB_X70_Y39_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\);

-- Location: LCCOMB_X67_Y39_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\);

-- Location: LCCOMB_X67_Y39_N2
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\);

-- Location: LCCOMB_X67_Y39_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\);

-- Location: LCCOMB_X72_Y39_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\);

-- Location: LCCOMB_X72_Y39_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\);

-- Location: LCCOMB_X69_Y38_N0
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~168_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~168_combout\);

-- Location: LCCOMB_X67_Y38_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X67_Y38_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~169_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~169_combout\);

-- Location: LCCOMB_X68_Y39_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~168_combout\) # (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~169_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~168_combout\) # (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~168_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[176]~169_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X68_Y39_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X68_Y39_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\)))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X68_Y39_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X68_Y39_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X68_Y39_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X68_Y39_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X68_Y39_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X68_Y39_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X68_Y39_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X68_Y39_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X68_Y39_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X68_Y39_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X72_Y39_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\);

-- Location: LCCOMB_X68_Y38_N0
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\);

-- Location: LCCOMB_X69_Y38_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\);

-- Location: LCCOMB_X67_Y39_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\);

-- Location: LCCOMB_X69_Y38_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\);

-- Location: LCCOMB_X69_Y38_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\);

-- Location: LCCOMB_X68_Y39_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\);

-- Location: LCCOMB_X72_Y38_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\);

-- Location: LCCOMB_X72_Y38_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\);

-- Location: LCCOMB_X72_Y39_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\);

-- Location: LCCOMB_X67_Y39_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\);

-- Location: LCCOMB_X69_Y38_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\);

-- Location: LCCOMB_X68_Y40_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\);

-- Location: LCCOMB_X68_Y40_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\);

-- Location: LCCOMB_X68_Y40_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\);

-- Location: LCCOMB_X68_Y40_N0
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\);

-- Location: LCCOMB_X69_Y38_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\);

-- Location: LCCOMB_X67_Y39_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\);

-- Location: LCCOMB_X69_Y38_N2
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\);

-- Location: LCCOMB_X67_Y39_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\);

-- Location: LCCOMB_X68_Y38_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\);

-- Location: LCCOMB_X72_Y39_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\);

-- Location: LCCOMB_X67_Y38_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\);

-- Location: LCCOMB_X69_Y37_N0
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\);

-- Location: LCCOMB_X67_Y38_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~182_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~182_combout\);

-- Location: LCCOMB_X72_Y38_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X72_Y38_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~183_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~183_combout\);

-- Location: LCCOMB_X68_Y38_N2
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~182_combout\) # (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~183_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~182_combout\) # (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~183_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~182_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[192]~183_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X68_Y38_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X68_Y38_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\)))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X68_Y38_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X68_Y38_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\);

-- Location: LCCOMB_X68_Y38_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\);

-- Location: LCCOMB_X68_Y38_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\);

-- Location: LCCOMB_X68_Y38_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\);

-- Location: LCCOMB_X68_Y38_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\);

-- Location: LCCOMB_X68_Y38_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\);

-- Location: LCCOMB_X68_Y38_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\);

-- Location: LCCOMB_X68_Y38_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\);

-- Location: LCCOMB_X68_Y38_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\);

-- Location: LCCOMB_X68_Y38_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X69_Y37_N2
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\);

-- Location: LCCOMB_X69_Y37_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\);

-- Location: LCCOMB_X69_Y38_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\);

-- Location: LCCOMB_X69_Y38_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\);

-- Location: LCCOMB_X69_Y38_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\);

-- Location: LCCOMB_X69_Y38_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\);

-- Location: LCCOMB_X70_Y38_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\);

-- Location: LCCOMB_X72_Y38_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\);

-- Location: LCCOMB_X70_Y38_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\);

-- Location: LCCOMB_X72_Y38_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\);

-- Location: LCCOMB_X69_Y37_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\);

-- Location: LCCOMB_X69_Y37_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\);

-- Location: LCCOMB_X68_Y40_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\);

-- Location: LCCOMB_X69_Y37_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\);

-- Location: LCCOMB_X68_Y40_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\);

-- Location: LCCOMB_X68_Y40_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\);

-- Location: LCCOMB_X69_Y38_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\);

-- Location: LCCOMB_X69_Y38_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\);

-- Location: LCCOMB_X69_Y37_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\);

-- Location: LCCOMB_X69_Y37_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\);

-- Location: LCCOMB_X72_Y38_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\);

-- Location: LCCOMB_X69_Y37_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\);

-- Location: LCCOMB_X69_Y37_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\);

-- Location: LCCOMB_X69_Y37_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\);

-- Location: LCCOMB_X70_Y38_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\);

-- Location: LCCOMB_X72_Y38_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\);

-- Location: LCCOMB_X74_Y37_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ = !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\);

-- Location: LCCOMB_X74_Y37_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~198_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~198_combout\);

-- Location: LCCOMB_X74_Y37_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~197_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~197_combout\);

-- Location: LCCOMB_X70_Y37_N0
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~198_combout\) # (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~197_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~198_combout\) # (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~198_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[208]~197_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X70_Y37_N2
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X70_Y37_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\)))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X70_Y37_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

-- Location: LCCOMB_X70_Y37_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\);

-- Location: LCCOMB_X70_Y37_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\);

-- Location: LCCOMB_X70_Y37_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\);

-- Location: LCCOMB_X70_Y37_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\);

-- Location: LCCOMB_X70_Y37_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\);

-- Location: LCCOMB_X70_Y37_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\);

-- Location: LCCOMB_X70_Y37_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\);

-- Location: LCCOMB_X70_Y37_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\);

-- Location: LCCOMB_X70_Y37_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\))))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\) # (GND))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\);

-- Location: LCCOMB_X70_Y37_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~27\);

-- Location: LCCOMB_X70_Y37_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ = \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~27\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\);

-- Location: LCCOMB_X74_Y37_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\);

-- Location: LCCOMB_X72_Y37_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[238]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[238]~199_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[238]~199_combout\);

-- Location: LCCOMB_X69_Y37_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[238]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[238]~249_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[238]~249_combout\);

-- Location: LCCOMB_X72_Y37_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[237]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[237]~200_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[237]~200_combout\);

-- Location: LCCOMB_X69_Y38_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[237]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[237]~250_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[237]~250_combout\);

-- Location: LCCOMB_X72_Y37_N0
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[236]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[236]~201_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[236]~201_combout\);

-- Location: LCCOMB_X69_Y38_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[236]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[236]~251_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[236]~251_combout\);

-- Location: LCCOMB_X72_Y37_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[235]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[235]~202_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[235]~202_combout\);

-- Location: LCCOMB_X72_Y38_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[235]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[235]~252_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[235]~252_combout\);

-- Location: LCCOMB_X72_Y37_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[234]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[234]~203_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[234]~203_combout\);

-- Location: LCCOMB_X72_Y38_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[234]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[234]~253_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[234]~253_combout\);

-- Location: LCCOMB_X69_Y37_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[233]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[233]~254_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[233]~254_combout\);

-- Location: LCCOMB_X70_Y37_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[233]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[233]~204_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[233]~204_combout\);

-- Location: LCCOMB_X68_Y40_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[232]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[232]~255_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[232]~255_combout\);

-- Location: LCCOMB_X72_Y37_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[232]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[232]~205_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[232]~205_combout\);

-- Location: LCCOMB_X72_Y37_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[231]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[231]~206_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[231]~206_combout\);

-- Location: LCCOMB_X68_Y40_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[231]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[231]~256_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[231]~256_combout\);

-- Location: LCCOMB_X69_Y38_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[230]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[230]~257_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[230]~257_combout\);

-- Location: LCCOMB_X72_Y37_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[230]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[230]~207_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[230]~207_combout\);

-- Location: LCCOMB_X72_Y37_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[229]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[229]~208_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[229]~208_combout\);

-- Location: LCCOMB_X69_Y37_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[229]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[229]~258_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[229]~258_combout\);

-- Location: LCCOMB_X72_Y37_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[228]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[228]~209_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[228]~209_combout\);

-- Location: LCCOMB_X72_Y38_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[228]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[228]~259_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[228]~259_combout\);

-- Location: LCCOMB_X69_Y37_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[227]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[227]~260_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[227]~260_combout\);

-- Location: LCCOMB_X72_Y37_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[227]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[227]~210_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[227]~210_combout\);

-- Location: LCCOMB_X74_Y37_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\);

-- Location: LCCOMB_X72_Y38_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\) # 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\);

-- Location: LCCOMB_X74_Y37_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\);

-- Location: LCCOMB_X74_Y37_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\);

-- Location: LCCOMB_X74_Y37_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\ = !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\);

-- Location: LCCOMB_X74_Y37_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\ = (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\);

-- Location: LCCOMB_X73_Y37_N0
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ = (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\) # (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\) # (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\);

-- Location: LCCOMB_X73_Y37_N2
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\)))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\);

-- Location: LCCOMB_X73_Y37_N4
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & ((((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\)))))
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~7\);

-- Location: LCCOMB_X73_Y37_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[227]~260_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[227]~210_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[227]~260_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[227]~210_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~7\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X73_Y37_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[228]~209_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[228]~259_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[228]~209_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[228]~259_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X73_Y37_N10
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[229]~208_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[229]~258_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[229]~208_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[229]~258_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\);

-- Location: LCCOMB_X73_Y37_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[230]~257_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[230]~207_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[230]~257_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[230]~207_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\);

-- Location: LCCOMB_X73_Y37_N14
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[231]~206_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[231]~256_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[231]~206_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[231]~256_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\);

-- Location: LCCOMB_X73_Y37_N16
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[232]~255_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[232]~205_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[232]~255_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[232]~205_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\);

-- Location: LCCOMB_X73_Y37_N18
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[233]~254_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[233]~204_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[233]~254_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[233]~204_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\);

-- Location: LCCOMB_X73_Y37_N20
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[234]~203_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[234]~253_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[234]~203_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[234]~253_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\);

-- Location: LCCOMB_X73_Y37_N22
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[235]~202_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[235]~252_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[235]~202_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[235]~252_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\);

-- Location: LCCOMB_X73_Y37_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[236]~201_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[236]~251_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[236]~201_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[236]~251_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\);

-- Location: LCCOMB_X73_Y37_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ = CARRY((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[237]~200_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[237]~250_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[237]~200_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[237]~250_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\);

-- Location: LCCOMB_X73_Y37_N28
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ = CARRY((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[238]~199_combout\) # ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[238]~249_combout\) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[238]~199_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[238]~249_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\,
	cout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\);

-- Location: LCCOMB_X73_Y37_N30
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = !\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X74_Y37_N8
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\);

-- Location: LCCOMB_X77_Y41_N30
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[73]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\) # 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\);

-- Location: LCCOMB_X77_Y41_N2
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[73]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[73]~134_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[73]~134_combout\);

-- Location: LCCOMB_X77_Y38_N16
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[72]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[72]~150_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\) # 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[72]~150_combout\);

-- Location: LCCOMB_X77_Y41_N14
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[72]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[72]~135_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[72]~135_combout\);

-- Location: LCCOMB_X79_Y41_N12
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[71]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[71]~159_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[71]~159_combout\);

-- Location: LCCOMB_X77_Y41_N16
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[71]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[71]~136_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[71]~136_combout\);

-- Location: LCCOMB_X80_Y38_N24
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\ = !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\);

-- Location: LCCOMB_X77_Y38_N2
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[70]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[70]~138_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[70]~138_combout\);

-- Location: LCCOMB_X77_Y41_N0
\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[70]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[70]~137_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[70]~137_combout\);

-- Location: LCCOMB_X77_Y41_N18
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\ = CARRY((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[70]~138_combout\) # (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[70]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[70]~138_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[70]~137_combout\,
	datad => VCC,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\);

-- Location: LCCOMB_X77_Y41_N20
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[71]~159_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[71]~136_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[71]~159_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[71]~136_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\);

-- Location: LCCOMB_X77_Y41_N22
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ & ((\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[72]~150_combout\) # 
-- (\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[72]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[72]~150_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[72]~135_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\);

-- Location: LCCOMB_X77_Y41_N24
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[73]~134_combout\ & 
-- !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\,
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|StageOut[73]~134_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\,
	cout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y41_N26
\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y37_N24
\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ = !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\);

-- Location: LCCOMB_X74_Y37_N6
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\);

-- Location: LCCOMB_X74_Y37_N12
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\) # 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\);

-- Location: LCCOMB_X74_Y37_N26
\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\,
	combout => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\);

-- Location: LCCOMB_X87_Y33_N8
\Bin7SegDecoder_2|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|Mux6~0_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ $ (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ $ (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	combout => \Bin7SegDecoder_2|Mux6~0_combout\);

-- Location: LCCOMB_X88_Y33_N10
\Bin7SegDecoder_2|decOut_n[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|decOut_n[0]~12_combout\ = (\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (\Bin7SegDecoder_2|Mux6~0_combout\)) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (((!\ReactTimeFSM|Selector1~1_combout\) # 
-- (!\ReactTimeFSM|enableHyphen~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_2|Mux6~0_combout\,
	datab => \ReactTimeFSM|enableHyphen~1_combout\,
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_2|decOut_n[0]~12_combout\);

-- Location: LCCOMB_X87_Y33_N10
\Bin7SegDecoder_2|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|Mux5~0_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\)) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\))))) # 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ $ 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	combout => \Bin7SegDecoder_2|Mux5~0_combout\);

-- Location: LCCOMB_X86_Y33_N30
\Bin7SegDecoder_2|decOut_n[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|decOut_n[1]~8_combout\ = ((!\ReactTimeFSM|PS.CONF~q\ & ((\Bin7SegDecoder_2|Mux5~0_combout\) # (!\ReactTimeFSM|Equal0~4_combout\)))) # (!\Bin7SegDecoder_3|decOut_n[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \Bin7SegDecoder_3|decOut_n[0]~6_combout\,
	datac => \Bin7SegDecoder_2|Mux5~0_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \Bin7SegDecoder_2|decOut_n[1]~8_combout\);

-- Location: LCCOMB_X87_Y33_N0
\Bin7SegDecoder_2|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|Mux4~0_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ & 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & !\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	combout => \Bin7SegDecoder_2|Mux4~0_combout\);

-- Location: LCCOMB_X86_Y33_N4
\Bin7SegDecoder_2|decOut_n[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|decOut_n[2]~9_combout\ = ((!\ReactTimeFSM|PS.CONF~q\ & ((\Bin7SegDecoder_2|Mux4~0_combout\) # (!\ReactTimeFSM|Equal0~4_combout\)))) # (!\Bin7SegDecoder_3|decOut_n[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \Bin7SegDecoder_3|decOut_n[0]~6_combout\,
	datac => \Bin7SegDecoder_2|Mux4~0_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \Bin7SegDecoder_2|decOut_n[2]~9_combout\);

-- Location: LCCOMB_X87_Y33_N14
\Bin7SegDecoder_2|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|Mux3~0_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ & 
-- !\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ & 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ $ (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	combout => \Bin7SegDecoder_2|Mux3~0_combout\);

-- Location: LCCOMB_X88_Y33_N24
\Bin7SegDecoder_2|decOut_n[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|decOut_n[3]~13_combout\ = (\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (\Bin7SegDecoder_2|Mux3~0_combout\)) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (((!\ReactTimeFSM|Selector1~1_combout\) # 
-- (!\ReactTimeFSM|enableHyphen~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_2|Mux3~0_combout\,
	datab => \ReactTimeFSM|enableHyphen~1_combout\,
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_2|decOut_n[3]~13_combout\);

-- Location: LCCOMB_X87_Y33_N12
\Bin7SegDecoder_2|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|Mux2~0_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & 
-- (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & 
-- ((!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	combout => \Bin7SegDecoder_2|Mux2~0_combout\);

-- Location: LCCOMB_X88_Y33_N22
\Bin7SegDecoder_2|decOut_n[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|decOut_n[4]~14_combout\ = (\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (\Bin7SegDecoder_2|Mux2~0_combout\)) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (((!\ReactTimeFSM|Selector1~1_combout\) # 
-- (!\ReactTimeFSM|enableHyphen~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_2|Mux2~0_combout\,
	datab => \ReactTimeFSM|enableHyphen~1_combout\,
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_2|decOut_n[4]~14_combout\);

-- Location: LCCOMB_X87_Y33_N2
\Bin7SegDecoder_2|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|Mux1~0_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ & 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ $ (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	combout => \Bin7SegDecoder_2|Mux1~0_combout\);

-- Location: LCCOMB_X88_Y33_N20
\Bin7SegDecoder_2|decOut_n[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|decOut_n[5]~15_combout\ = (\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (\Bin7SegDecoder_2|Mux1~0_combout\)) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (((!\ReactTimeFSM|Selector1~1_combout\) # 
-- (!\ReactTimeFSM|enableHyphen~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_2|Mux1~0_combout\,
	datab => \ReactTimeFSM|enableHyphen~1_combout\,
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_2|decOut_n[5]~15_combout\);

-- Location: LCCOMB_X87_Y33_N20
\Bin7SegDecoder_2|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|Mux0~0_combout\ = (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\) # 
-- (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ $ (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\)))) # (!\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & 
-- ((\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\) # (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ $ (\Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datab => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datac => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	datad => \Bin2BCD_B|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	combout => \Bin7SegDecoder_2|Mux0~0_combout\);

-- Location: LCCOMB_X86_Y33_N26
\Bin7SegDecoder_2|decOut_n[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|decOut_n[6]~10_combout\ = (\Bin7SegDecoder_3|decOut_n[0]~6_combout\ & ((\ReactTimeFSM|PS.CONF~q\) # ((\ReactTimeFSM|Equal0~4_combout\ & !\Bin7SegDecoder_2|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \Bin7SegDecoder_3|decOut_n[0]~6_combout\,
	datac => \Bin7SegDecoder_2|Mux0~0_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \Bin7SegDecoder_2|decOut_n[6]~10_combout\);

-- Location: LCCOMB_X88_Y33_N12
\Bin7SegDecoder_2|decOut_n[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_2|decOut_n[6]~11_combout\ = (\Bin7SegDecoder_2|decOut_n[6]~10_combout\) # (!\ReactTimeFSM|Selector1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|Selector1~1_combout\,
	datad => \Bin7SegDecoder_2|decOut_n[6]~10_combout\,
	combout => \Bin7SegDecoder_2|decOut_n[6]~11_combout\);

-- Location: LCCOMB_X72_Y34_N10
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (GND)
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY(!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X72_Y34_N12
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)) # 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & VCC))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X72_Y34_N14
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & VCC)) 
-- # (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ $ (GND)))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X72_Y34_N16
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY(!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X72_Y34_N18
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y34_N0
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[53]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[53]~60_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[53]~60_combout\);

-- Location: LCCOMB_X72_Y34_N6
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[53]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[53]~61_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[53]~61_combout\);

-- Location: LCCOMB_X73_Y34_N10
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\);

-- Location: LCCOMB_X73_Y34_N16
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\);

-- Location: LCCOMB_X73_Y34_N30
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\);

-- Location: LCCOMB_X73_Y34_N24
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\);

-- Location: LCCOMB_X73_Y34_N12
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~66_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~66_combout\);

-- Location: LCCOMB_X73_Y34_N22
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X73_Y34_N14
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~67_combout\ = (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~67_combout\);

-- Location: LCCOMB_X73_Y34_N0
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~66_combout\) # (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~67_combout\)))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~66_combout\) # (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~66_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[50]~67_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X73_Y34_N2
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\)))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\ & 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\)))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\ & 
-- !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X73_Y34_N4
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\)))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\)))))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X73_Y34_N6
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[53]~60_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[53]~61_combout\ & 
-- !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[53]~60_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[53]~61_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y34_N8
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X73_Y34_N26
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[58]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[58]~94_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[58]~94_combout\);

-- Location: LCCOMB_X73_Y34_N28
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[58]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[58]~68_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[58]~68_combout\);

-- Location: LCCOMB_X73_Y34_N20
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\);

-- Location: LCCOMB_X76_Y36_N0
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\);

-- Location: LCCOMB_X76_Y36_N22
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\);

-- Location: LCCOMB_X73_Y34_N18
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\);

-- Location: LCCOMB_X76_Y36_N30
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~71_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~71_combout\);

-- Location: LCCOMB_X76_Y36_N28
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X76_Y36_N4
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~72_combout\ = (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~72_combout\);

-- Location: LCCOMB_X76_Y36_N8
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~71_combout\) # (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~72_combout\)))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~71_combout\) # (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~71_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[55]~72_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X76_Y36_N10
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\)))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\ & 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\)))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\ & 
-- !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X76_Y36_N12
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\)))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\)))))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X76_Y36_N14
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[58]~94_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[58]~68_combout\ & 
-- !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[58]~94_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[58]~68_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y36_N16
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y36_N24
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[63]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[63]~88_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\) # 
-- ((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[63]~88_combout\);

-- Location: LCCOMB_X79_Y36_N24
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[63]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[63]~73_combout\ = (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[63]~73_combout\);

-- Location: LCCOMB_X76_Y36_N26
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\) # 
-- ((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\);

-- Location: LCCOMB_X79_Y36_N18
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\ = (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\);

-- Location: LCCOMB_X76_Y36_N20
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\);

-- Location: LCCOMB_X76_Y36_N6
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\);

-- Location: LCCOMB_X79_Y36_N20
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X79_Y36_N22
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~77_combout\ = (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~77_combout\);

-- Location: LCCOMB_X79_Y36_N28
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~76_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~76_combout\);

-- Location: LCCOMB_X79_Y36_N2
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~77_combout\) # (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~76_combout\)))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~77_combout\) # (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~77_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[60]~76_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X79_Y36_N4
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\)))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\ & 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\)))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\ & 
-- !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X79_Y36_N6
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\)))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\)))))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X79_Y36_N8
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[63]~88_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[63]~73_combout\ & 
-- !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[63]~88_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[63]~73_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y36_N10
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y36_N12
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[68]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[68]~90_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\) # 
-- ((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[68]~90_combout\);

-- Location: LCCOMB_X79_Y36_N0
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[68]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[68]~78_combout\ = (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[68]~78_combout\);

-- Location: LCCOMB_X79_Y38_N20
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\ = (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\);

-- Location: LCCOMB_X79_Y36_N26
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\) # 
-- ((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\);

-- Location: LCCOMB_X79_Y36_N30
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\ = (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\);

-- Location: LCCOMB_X79_Y36_N14
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\);

-- Location: LCCOMB_X79_Y37_N22
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~81_combout\ = (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~81_combout\);

-- Location: LCCOMB_X76_Y38_N26
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\ = !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\);

-- Location: LCCOMB_X76_Y38_N8
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~82_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\ & !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~82_combout\);

-- Location: LCCOMB_X79_Y38_N8
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~81_combout\) # (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~82_combout\)))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~81_combout\) # (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~81_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[65]~82_combout\,
	datad => VCC,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X79_Y38_N10
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\)))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\ & 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\)))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\ & 
-- !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X79_Y38_N12
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\)))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\)))))
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X79_Y38_N14
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[68]~90_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[68]~78_combout\ & 
-- !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[68]~90_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[68]~78_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y38_N16
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y38_N2
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[73]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[73]~92_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\) # 
-- ((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[73]~92_combout\);

-- Location: LCCOMB_X79_Y38_N18
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[73]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[73]~83_combout\ = (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[73]~83_combout\);

-- Location: LCCOMB_X79_Y36_N16
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[72]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[72]~93_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\) # 
-- ((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[72]~93_combout\);

-- Location: LCCOMB_X79_Y38_N0
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[72]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[72]~84_combout\ = (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[72]~84_combout\);

-- Location: LCCOMB_X79_Y38_N6
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[71]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[71]~85_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ & !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[71]~85_combout\);

-- Location: LCCOMB_X79_Y38_N4
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[71]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[71]~99_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[71]~99_combout\);

-- Location: LCCOMB_X77_Y39_N12
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[70]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[70]~86_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[70]~86_combout\);

-- Location: LCCOMB_X77_Y39_N28
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\ = !\Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_B|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\);

-- Location: LCCOMB_X77_Y39_N30
\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[70]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[70]~87_combout\ = (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[70]~87_combout\);

-- Location: LCCOMB_X79_Y38_N22
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\ = CARRY((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[70]~86_combout\) # (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[70]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[70]~86_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[70]~87_combout\,
	datad => VCC,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\);

-- Location: LCCOMB_X79_Y38_N24
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[71]~85_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[71]~99_combout\ & 
-- !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[71]~85_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[71]~99_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\);

-- Location: LCCOMB_X79_Y38_N26
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[72]~93_combout\) # 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[72]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[72]~93_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[72]~84_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\);

-- Location: LCCOMB_X79_Y38_N28
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[73]~92_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[73]~83_combout\ & 
-- !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[73]~92_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|StageOut[73]~83_combout\,
	datad => VCC,
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\,
	cout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y38_N30
\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X85_Y33_N24
\Bin7SegDecoder_3|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|Mux6~0_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)))) # 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_3|Mux6~0_combout\);

-- Location: LCCOMB_X86_Y33_N20
\Bin7SegDecoder_3|decOut_n[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|decOut_n[0]~8_combout\ = ((!\ReactTimeFSM|PS.CONF~q\ & ((\Bin7SegDecoder_3|Mux6~0_combout\) # (!\ReactTimeFSM|Equal0~4_combout\)))) # (!\Bin7SegDecoder_3|decOut_n[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \Bin7SegDecoder_3|decOut_n[0]~6_combout\,
	datac => \Bin7SegDecoder_3|Mux6~0_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \Bin7SegDecoder_3|decOut_n[0]~8_combout\);

-- Location: LCCOMB_X85_Y33_N30
\Bin7SegDecoder_3|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|Mux5~0_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ $ (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)))) # 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_3|Mux5~0_combout\);

-- Location: LCCOMB_X85_Y33_N12
\Bin7SegDecoder_3|decOut_n[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|decOut_n[1]~9_combout\ = (\Bin7SegDecoder_3|Mux5~0_combout\) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_3|Mux5~0_combout\,
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	combout => \Bin7SegDecoder_3|decOut_n[1]~9_combout\);

-- Location: LCCOMB_X85_Y33_N10
\Bin7SegDecoder_3|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|Mux4~0_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & !\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))) # 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_3|Mux4~0_combout\);

-- Location: LCCOMB_X85_Y33_N8
\Bin7SegDecoder_3|decOut_n[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|decOut_n[2]~10_combout\ = (\Bin7SegDecoder_3|Mux4~0_combout\) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \Bin7SegDecoder_3|Mux4~0_combout\,
	combout => \Bin7SegDecoder_3|decOut_n[2]~10_combout\);

-- Location: LCCOMB_X85_Y33_N26
\Bin7SegDecoder_3|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|Mux3~0_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)))) # 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)) # 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_3|Mux3~0_combout\);

-- Location: LCCOMB_X88_Y33_N18
\Bin7SegDecoder_3|decOut_n[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|decOut_n[3]~13_combout\ = (\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (\Bin7SegDecoder_3|Mux3~0_combout\)) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (((!\ReactTimeFSM|Selector1~1_combout\) # 
-- (!\ReactTimeFSM|enableHyphen~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_3|Mux3~0_combout\,
	datab => \ReactTimeFSM|enableHyphen~1_combout\,
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_3|decOut_n[3]~13_combout\);

-- Location: LCCOMB_X85_Y33_N16
\Bin7SegDecoder_3|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|Mux2~0_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_3|Mux2~0_combout\);

-- Location: LCCOMB_X88_Y33_N16
\Bin7SegDecoder_3|decOut_n[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|decOut_n[4]~14_combout\ = (\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (\Bin7SegDecoder_3|Mux2~0_combout\)) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (((!\ReactTimeFSM|Selector1~1_combout\) # 
-- (!\ReactTimeFSM|enableHyphen~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_3|Mux2~0_combout\,
	datab => \ReactTimeFSM|enableHyphen~1_combout\,
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_3|decOut_n[4]~14_combout\);

-- Location: LCCOMB_X85_Y33_N14
\Bin7SegDecoder_3|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|Mux1~0_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)))) # 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ $ (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_3|Mux1~0_combout\);

-- Location: LCCOMB_X88_Y33_N6
\Bin7SegDecoder_3|decOut_n[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|decOut_n[5]~15_combout\ = (\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (\Bin7SegDecoder_3|Mux1~0_combout\)) # (!\Bin7SegDecoder_3|decOut_n[2]~7_combout\ & (((!\ReactTimeFSM|Selector1~1_combout\) # 
-- (!\ReactTimeFSM|enableHyphen~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_3|Mux1~0_combout\,
	datab => \ReactTimeFSM|enableHyphen~1_combout\,
	datac => \Bin7SegDecoder_3|decOut_n[2]~7_combout\,
	datad => \ReactTimeFSM|Selector1~1_combout\,
	combout => \Bin7SegDecoder_3|decOut_n[5]~15_combout\);

-- Location: LCCOMB_X85_Y33_N0
\Bin7SegDecoder_3|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|Mux0~0_combout\ = (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ $ 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))) # 
-- (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ 
-- (\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)) # (!\Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \Bin2BCD_B|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_3|Mux0~0_combout\);

-- Location: LCCOMB_X86_Y33_N22
\Bin7SegDecoder_3|decOut_n[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|decOut_n[6]~11_combout\ = (\Bin7SegDecoder_3|decOut_n[0]~6_combout\ & ((\ReactTimeFSM|PS.CONF~q\) # ((\ReactTimeFSM|Equal0~4_combout\ & !\Bin7SegDecoder_3|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \Bin7SegDecoder_3|decOut_n[0]~6_combout\,
	datac => \Bin7SegDecoder_3|Mux0~0_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \Bin7SegDecoder_3|decOut_n[6]~11_combout\);

-- Location: LCCOMB_X88_Y33_N14
\Bin7SegDecoder_3|decOut_n[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_3|decOut_n[6]~12_combout\ = (\Bin7SegDecoder_3|decOut_n[6]~11_combout\) # (!\ReactTimeFSM|Selector1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReactTimeFSM|Selector1~1_combout\,
	datad => \Bin7SegDecoder_3|decOut_n[6]~11_combout\,
	combout => \Bin7SegDecoder_3|decOut_n[6]~12_combout\);

-- Location: LCCOMB_X90_Y37_N10
\ReactTimeFSM|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector0~0_combout\ = (\s_DesqA~q\) # ((!\LessThan0~28_combout\ & (\LessThan1~28_combout\ & !\s_DesqB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_DesqA~q\,
	datab => \LessThan0~28_combout\,
	datac => \LessThan1~28_combout\,
	datad => \s_DesqB~q\,
	combout => \ReactTimeFSM|Selector0~0_combout\);

-- Location: LCCOMB_X90_Y37_N12
\ReactTimeFSM|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ReactTimeFSM|Selector0~1_combout\ = (\ReactTimeFSM|PS.CONCLSN~q\ & ((\blink_gen_10Hz|LessThan1~1_combout\) # ((\ReactTimeFSM|Selector0~0_combout\)))) # (!\ReactTimeFSM|PS.CONCLSN~q\ & (((\ReactTimeFSM|PS.INIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \blink_gen_10Hz|LessThan1~1_combout\,
	datab => \ReactTimeFSM|PS.CONCLSN~q\,
	datac => \ReactTimeFSM|PS.INIT~q\,
	datad => \ReactTimeFSM|Selector0~0_combout\,
	combout => \ReactTimeFSM|Selector0~1_combout\);

-- Location: LCCOMB_X76_Y7_N16
\Bin7SegDecoder_4|decOut_n[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|decOut_n[3]~2_combout\ = (\ReactTimeFSM|Selector0~1_combout\ & ((\ReactTimeFSM|PS.CONF~q\) # ((\ReactTimeFSM|Equal0~4_combout\ & \ReactTimeFSM|enableHyphen~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \ReactTimeFSM|PS.CONF~q\,
	datac => \ReactTimeFSM|enableHyphen~1_combout\,
	datad => \ReactTimeFSM|Selector0~1_combout\,
	combout => \Bin7SegDecoder_4|decOut_n[3]~2_combout\);

-- Location: LCCOMB_X86_Y32_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = s_averageTReactA(12) $ (VCC)
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(s_averageTReactA(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(12),
	datad => VCC,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X86_Y32_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (s_averageTReactA(13) & (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!s_averageTReactA(13) & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!s_averageTReactA(13) & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(13),
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X86_Y32_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (s_averageTReactA(14) & (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!s_averageTReactA(14) & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((s_averageTReactA(14) & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(14),
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X86_Y32_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X86_Y32_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X86_Y31_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[68]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\);

-- Location: LCCOMB_X86_Y32_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\);

-- Location: LCCOMB_X86_Y32_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\ = (s_averageTReactA(14) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(14),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\);

-- Location: LCCOMB_X86_Y32_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\);

-- Location: LCCOMB_X86_Y31_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\ = (s_averageTReactA(13) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(13),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\);

-- Location: LCCOMB_X86_Y32_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\);

-- Location: LCCOMB_X86_Y31_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\ = (s_averageTReactA(12) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(12),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\);

-- Location: LCCOMB_X86_Y31_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~249_combout\ = (s_averageTReactA(11) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(11),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~249_combout\);

-- Location: LCCOMB_X86_Y31_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~250_combout\ = (s_averageTReactA(11) & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(11),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~250_combout\);

-- Location: LCCOMB_X86_Y31_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~249_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~250_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~249_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~250_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~249_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[64]~250_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X86_Y31_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~248_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[65]~247_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X86_Y31_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\)))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~246_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[66]~245_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X86_Y31_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~244_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[67]~243_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X86_Y31_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\ & ((GND) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\ & (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[68]~242_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X86_Y31_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X86_Y31_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\);

-- Location: LCCOMB_X86_Y31_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~376_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~376_combout\);

-- Location: LCCOMB_X86_Y32_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~449_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (s_averageTReactA(14))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(14),
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~449_combout\);

-- Location: LCCOMB_X87_Y31_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\);

-- Location: LCCOMB_X86_Y32_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~450_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((s_averageTReactA(13)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => s_averageTReactA(13),
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~450_combout\);

-- Location: LCCOMB_X87_Y31_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\);

-- Location: LCCOMB_X86_Y32_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~451_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((s_averageTReactA(12)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => s_averageTReactA(12),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~451_combout\);

-- Location: LCCOMB_X87_Y31_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\);

-- Location: LCCOMB_X87_Y31_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\ = (s_averageTReactA(11) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(11),
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\);

-- Location: LCCOMB_X86_Y31_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\);

-- Location: LCCOMB_X87_Y31_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~258_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & s_averageTReactA(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => s_averageTReactA(10),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~258_combout\);

-- Location: LCCOMB_X87_Y31_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~257_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & s_averageTReactA(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => s_averageTReactA(10),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~257_combout\);

-- Location: LCCOMB_X87_Y31_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~258_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~257_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~258_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~258_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[80]~257_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X87_Y31_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~255_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[81]~256_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X87_Y31_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~451_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~451_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\)))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~451_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~451_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~254_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X87_Y31_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~450_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~450_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~450_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~450_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~253_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X87_Y31_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~449_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~449_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~449_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~449_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~252_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X87_Y31_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~376_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~376_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~376_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~251_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~376_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X87_Y31_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X86_Y31_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~377_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~376_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[85]~376_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~377_combout\);

-- Location: LCCOMB_X88_Y31_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\);

-- Location: LCCOMB_X89_Y31_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\);

-- Location: LCCOMB_X87_Y31_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~378_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~449_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[84]~449_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~378_combout\);

-- Location: LCCOMB_X87_Y31_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~379_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~450_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[83]~450_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~379_combout\);

-- Location: LCCOMB_X89_Y31_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\);

-- Location: LCCOMB_X87_Y31_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~380_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~451_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[82]~451_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~380_combout\);

-- Location: LCCOMB_X88_Y31_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\);

-- Location: LCCOMB_X89_Y31_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\);

-- Location: LCCOMB_X86_Y31_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~452_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (s_averageTReactA(11))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(11),
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~452_combout\);

-- Location: LCCOMB_X88_Y31_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\);

-- Location: LCCOMB_X88_Y31_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\ = (s_averageTReactA(10) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(10),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\);

-- Location: LCCOMB_X88_Y31_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~267_combout\ = (s_averageTReactA(9) & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(9),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~267_combout\);

-- Location: LCCOMB_X88_Y31_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~266_combout\ = (s_averageTReactA(9) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(9),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~266_combout\);

-- Location: LCCOMB_X88_Y31_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~267_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~266_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~267_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~266_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~267_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[96]~266_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X88_Y31_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~265_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[97]~264_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X88_Y31_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~452_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~452_combout\)))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~263_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~452_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X88_Y31_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~380_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~380_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~380_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~380_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~262_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X88_Y31_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~379_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~379_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~379_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~379_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~261_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X88_Y31_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~378_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~378_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~378_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~260_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~378_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X88_Y31_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~377_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~377_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~377_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~377_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~259_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X88_Y31_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X89_Y31_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~381_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~377_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[102]~377_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~381_combout\);

-- Location: LCCOMB_X89_Y31_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\);

-- Location: LCCOMB_X89_Y31_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\);

-- Location: LCCOMB_X89_Y31_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~382_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~378_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[101]~378_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~382_combout\);

-- Location: LCCOMB_X89_Y33_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\);

-- Location: LCCOMB_X89_Y31_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~383_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~379_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[100]~379_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~383_combout\);

-- Location: LCCOMB_X88_Y31_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~384_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~380_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[99]~380_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~384_combout\);

-- Location: LCCOMB_X89_Y33_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\);

-- Location: LCCOMB_X89_Y31_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~385_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~452_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[98]~452_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~385_combout\);

-- Location: LCCOMB_X89_Y31_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\);

-- Location: LCCOMB_X88_Y31_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~453_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (s_averageTReactA(10))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(10),
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~453_combout\);

-- Location: LCCOMB_X89_Y31_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\);

-- Location: LCCOMB_X89_Y33_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & s_averageTReactA(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => s_averageTReactA(9),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\);

-- Location: LCCOMB_X88_Y32_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\);

-- Location: LCCOMB_X89_Y33_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~277_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & s_averageTReactA(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => s_averageTReactA(8),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~277_combout\);

-- Location: LCCOMB_X89_Y33_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~276_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & s_averageTReactA(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => s_averageTReactA(8),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~276_combout\);

-- Location: LCCOMB_X89_Y33_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~277_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~276_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~277_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~276_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~277_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[112]~276_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X89_Y33_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~274_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[113]~275_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X89_Y33_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~453_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~453_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\)))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~453_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~453_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~273_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X89_Y33_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~385_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~385_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~385_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~385_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~272_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X89_Y33_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~384_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~384_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~384_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~384_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~271_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X89_Y33_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~383_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~383_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~383_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~270_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~383_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X89_Y33_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~382_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~382_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~382_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~269_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~382_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X89_Y33_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~381_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~381_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~381_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~381_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~268_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X89_Y33_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X89_Y31_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~386_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~381_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[119]~381_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~386_combout\);

-- Location: LCCOMB_X89_Y32_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\);

-- Location: LCCOMB_X89_Y31_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~387_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~382_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[118]~382_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~387_combout\);

-- Location: LCCOMB_X88_Y32_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\);

-- Location: LCCOMB_X88_Y32_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\);

-- Location: LCCOMB_X88_Y32_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~388_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~383_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[117]~383_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~388_combout\);

-- Location: LCCOMB_X88_Y32_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\);

-- Location: LCCOMB_X89_Y32_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~389_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~384_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[116]~384_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~389_combout\);

-- Location: LCCOMB_X88_Y32_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\);

-- Location: LCCOMB_X89_Y31_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~390_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~385_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[115]~385_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~390_combout\);

-- Location: LCCOMB_X89_Y32_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\);

-- Location: LCCOMB_X89_Y31_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~391_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~453_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[114]~453_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~391_combout\);

-- Location: LCCOMB_X88_Y32_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~454_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (s_averageTReactA(9))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => s_averageTReactA(9),
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~454_combout\);

-- Location: LCCOMB_X88_Y32_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\);

-- Location: LCCOMB_X89_Y32_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\ = (s_averageTReactA(8) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(8),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\);

-- Location: LCCOMB_X88_Y32_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\);

-- Location: LCCOMB_X88_Y32_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\ = (s_averageTReactA(7) & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(7),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\);

-- Location: LCCOMB_X88_Y32_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~287_combout\ = (s_averageTReactA(7) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(7),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~287_combout\);

-- Location: LCCOMB_X89_Y32_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~287_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~287_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[128]~287_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X89_Y32_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~285_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[129]~286_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X89_Y32_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~454_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~454_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\)))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~454_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~454_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~284_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X89_Y32_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~391_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~391_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~391_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~283_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~391_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X89_Y32_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~390_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~390_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~390_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~282_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~390_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X89_Y32_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~389_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~389_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~389_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~281_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~389_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X89_Y32_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~388_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~388_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~388_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~280_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~388_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X89_Y32_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~387_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~387_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~387_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~387_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~279_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X89_Y32_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~386_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~386_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~386_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~386_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~278_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X89_Y32_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X89_Y29_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\);

-- Location: LCCOMB_X89_Y33_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~392_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~386_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[136]~386_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~392_combout\);

-- Location: LCCOMB_X89_Y33_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~393_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~387_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[135]~387_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~393_combout\);

-- Location: LCCOMB_X89_Y29_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\);

-- Location: LCCOMB_X88_Y32_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~394_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~388_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[134]~388_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~394_combout\);

-- Location: LCCOMB_X90_Y32_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\);

-- Location: LCCOMB_X88_Y32_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~395_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~389_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[133]~389_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~395_combout\);

-- Location: LCCOMB_X91_Y32_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\);

-- Location: LCCOMB_X90_Y32_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\);

-- Location: LCCOMB_X89_Y32_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~396_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~390_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[132]~390_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~396_combout\);

-- Location: LCCOMB_X91_Y30_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\);

-- Location: LCCOMB_X89_Y32_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~397_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~391_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[131]~391_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~397_combout\);

-- Location: LCCOMB_X88_Y32_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~398_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~454_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[130]~454_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~398_combout\);

-- Location: LCCOMB_X91_Y30_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\);

-- Location: LCCOMB_X90_Y32_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\);

-- Location: LCCOMB_X89_Y31_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~455_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (s_averageTReactA(8))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => s_averageTReactA(8),
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~455_combout\);

-- Location: LCCOMB_X91_Y32_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\);

-- Location: LCCOMB_X88_Y32_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\ = (s_averageTReactA(7) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(7),
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\);

-- Location: LCCOMB_X89_Y29_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~300_combout\ = (s_averageTReactA(6) & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactA(6),
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~300_combout\);

-- Location: LCCOMB_X90_Y31_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & s_averageTReactA(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => s_averageTReactA(6),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout\);

-- Location: LCCOMB_X90_Y32_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~300_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~300_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~300_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[144]~299_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X90_Y32_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~298_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[145]~297_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X90_Y32_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~455_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~455_combout\)))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~296_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~455_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X90_Y32_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~398_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~398_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~398_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~398_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X90_Y32_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~397_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~397_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~397_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~294_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~397_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X90_Y32_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~396_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~396_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~396_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~293_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~396_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X90_Y32_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~395_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~395_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~395_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~395_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~292_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X90_Y32_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~394_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~394_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~394_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~394_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~291_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X90_Y32_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~393_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~393_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~393_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~393_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~290_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X90_Y32_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~392_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~392_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~392_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~289_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~392_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X90_Y32_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X89_Y29_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\);

-- Location: LCCOMB_X89_Y29_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~399_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~392_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[153]~392_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~399_combout\);

-- Location: LCCOMB_X89_Y29_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~400_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~393_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[152]~393_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~400_combout\);

-- Location: LCCOMB_X89_Y29_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\);

-- Location: LCCOMB_X90_Y32_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~401_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~394_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[151]~394_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~401_combout\);

-- Location: LCCOMB_X90_Y29_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\);

-- Location: LCCOMB_X91_Y32_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~402_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~395_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[150]~395_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~402_combout\);

-- Location: LCCOMB_X91_Y29_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\);

-- Location: LCCOMB_X91_Y29_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\);

-- Location: LCCOMB_X90_Y32_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~403_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~396_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[149]~396_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~403_combout\);

-- Location: LCCOMB_X91_Y30_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~404_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~397_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[148]~397_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~404_combout\);

-- Location: LCCOMB_X91_Y29_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\);

-- Location: LCCOMB_X91_Y30_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~405_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~398_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[147]~398_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~405_combout\);

-- Location: LCCOMB_X91_Y29_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\);

-- Location: LCCOMB_X89_Y29_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\);

-- Location: LCCOMB_X89_Y29_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~406_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~455_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[146]~455_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~406_combout\);

-- Location: LCCOMB_X89_Y29_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\);

-- Location: LCCOMB_X89_Y29_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~456_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (s_averageTReactA(7))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(7),
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~456_combout\);

-- Location: LCCOMB_X91_Y29_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\);

-- Location: LCCOMB_X91_Y29_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & s_averageTReactA(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => s_averageTReactA(6),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\);

-- Location: LCCOMB_X90_Y29_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~313_combout\ = (s_averageTReactA(5) & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(5),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~313_combout\);

-- Location: LCCOMB_X91_Y29_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~312_combout\ = (s_averageTReactA(5) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(5),
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~312_combout\);

-- Location: LCCOMB_X90_Y29_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~313_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~312_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~313_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~313_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[160]~312_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X90_Y29_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~311_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[161]~310_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X90_Y29_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~456_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~456_combout\)))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~309_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~456_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X90_Y29_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~406_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~406_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~406_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~308_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~406_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X90_Y29_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~405_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~405_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~405_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~405_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~307_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X90_Y29_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~404_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~404_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~404_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~404_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~306_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X90_Y29_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~403_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~403_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~403_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~305_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~403_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X90_Y29_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~402_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~402_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~402_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~402_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~304_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X90_Y29_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~401_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~401_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~401_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~401_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~303_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X90_Y29_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~400_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~400_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~400_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~400_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~302_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X90_Y29_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~399_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~399_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~399_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~301_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~399_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X90_Y29_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X90_Y30_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\);

-- Location: LCCOMB_X89_Y29_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~407_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~399_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[170]~399_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~407_combout\);

-- Location: LCCOMB_X89_Y29_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~408_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~400_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[169]~400_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~408_combout\);

-- Location: LCCOMB_X90_Y29_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\);

-- Location: LCCOMB_X90_Y29_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~409_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~401_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[168]~401_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~409_combout\);

-- Location: LCCOMB_X89_Y30_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\);

-- Location: LCCOMB_X91_Y30_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\);

-- Location: LCCOMB_X91_Y30_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~410_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~402_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[167]~402_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~410_combout\);

-- Location: LCCOMB_X91_Y29_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\);

-- Location: LCCOMB_X91_Y29_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~411_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~403_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[166]~403_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~411_combout\);

-- Location: LCCOMB_X91_Y30_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~412_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~404_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[165]~404_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~412_combout\);

-- Location: LCCOMB_X91_Y30_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\);

-- Location: LCCOMB_X91_Y30_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~413_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~405_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[164]~405_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~413_combout\);

-- Location: LCCOMB_X91_Y30_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\);

-- Location: LCCOMB_X89_Y29_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~414_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~406_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[163]~406_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~414_combout\);

-- Location: LCCOMB_X90_Y30_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\);

-- Location: LCCOMB_X89_Y29_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~415_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~456_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[162]~456_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~415_combout\);

-- Location: LCCOMB_X89_Y30_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\);

-- Location: LCCOMB_X91_Y30_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\);

-- Location: LCCOMB_X91_Y29_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~457_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((s_averageTReactA(6)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => s_averageTReactA(6),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~457_combout\);

-- Location: LCCOMB_X91_Y29_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\ = (s_averageTReactA(5) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(5),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\);

-- Location: LCCOMB_X91_Y29_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\);

-- Location: LCCOMB_X89_Y30_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~326_combout\ = (s_averageTReactA(4) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(4),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~326_combout\);

-- Location: LCCOMB_X89_Y30_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~327_combout\ = (s_averageTReactA(4) & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(4),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~327_combout\);

-- Location: LCCOMB_X90_Y30_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~326_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~327_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~326_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~327_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~326_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[176]~327_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X90_Y30_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~324_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[177]~325_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X90_Y30_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~457_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~457_combout\)))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~323_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~457_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X90_Y30_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~415_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~415_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~415_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~415_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~322_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X90_Y30_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~414_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~414_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~414_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~414_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~321_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X90_Y30_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~413_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~413_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~413_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~413_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~320_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X90_Y30_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~412_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~412_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~412_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~412_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~319_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X90_Y30_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~411_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~411_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~411_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~318_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~411_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X90_Y30_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~410_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~410_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~410_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~317_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~410_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X90_Y30_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~409_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~409_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~409_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~409_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~316_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X90_Y30_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~408_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~408_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~408_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~408_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~315_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X90_Y30_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~407_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~407_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~407_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~314_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~407_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X90_Y30_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X89_Y30_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~416_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~407_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[187]~407_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~416_combout\);

-- Location: LCCOMB_X89_Y30_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\);

-- Location: LCCOMB_X89_Y29_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~417_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~408_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[186]~408_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~417_combout\);

-- Location: LCCOMB_X87_Y28_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\);

-- Location: LCCOMB_X89_Y30_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\);

-- Location: LCCOMB_X89_Y30_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~418_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~409_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[185]~409_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~418_combout\);

-- Location: LCCOMB_X91_Y30_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~419_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~410_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[184]~410_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~419_combout\);

-- Location: LCCOMB_X89_Y30_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\);

-- Location: LCCOMB_X88_Y30_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\);

-- Location: LCCOMB_X91_Y29_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~420_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~411_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[183]~411_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~420_combout\);

-- Location: LCCOMB_X87_Y28_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\);

-- Location: LCCOMB_X91_Y30_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~421_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~412_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[182]~412_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~421_combout\);

-- Location: LCCOMB_X91_Y30_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~422_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~413_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[181]~413_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~422_combout\);

-- Location: LCCOMB_X88_Y30_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\);

-- Location: LCCOMB_X88_Y30_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\);

-- Location: LCCOMB_X90_Y30_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~423_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~414_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[180]~414_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~423_combout\);

-- Location: LCCOMB_X89_Y30_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\);

-- Location: LCCOMB_X89_Y30_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~424_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~415_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[179]~415_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~424_combout\);

-- Location: LCCOMB_X87_Y28_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\);

-- Location: LCCOMB_X91_Y29_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~425_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~457_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[178]~457_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~425_combout\);

-- Location: LCCOMB_X91_Y29_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~458_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (s_averageTReactA(5))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(5),
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~458_combout\);

-- Location: LCCOMB_X89_Y30_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\);

-- Location: LCCOMB_X89_Y28_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & s_averageTReactA(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => s_averageTReactA(4),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\);

-- Location: LCCOMB_X87_Y28_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\);

-- Location: LCCOMB_X88_Y30_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~341_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & s_averageTReactA(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => s_averageTReactA(3),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~341_combout\);

-- Location: LCCOMB_X88_Y30_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~342_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & s_averageTReactA(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => s_averageTReactA(3),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~342_combout\);

-- Location: LCCOMB_X88_Y28_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~341_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~342_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~341_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~342_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~341_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[192]~342_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X88_Y28_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~339_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[193]~340_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X88_Y28_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~458_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~458_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\)))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~458_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~458_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~338_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X88_Y28_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~425_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~425_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~425_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~337_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~425_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X88_Y28_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~424_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~424_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~424_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~336_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~424_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\);

-- Location: LCCOMB_X88_Y28_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~423_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~423_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~423_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~335_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~423_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\);

-- Location: LCCOMB_X88_Y28_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~422_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~422_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~422_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~422_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~334_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\);

-- Location: LCCOMB_X88_Y28_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~421_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~421_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~421_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~333_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~421_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\);

-- Location: LCCOMB_X88_Y28_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~420_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~420_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~420_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~332_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~420_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\);

-- Location: LCCOMB_X88_Y28_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~419_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~419_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~419_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~419_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~331_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\);

-- Location: LCCOMB_X88_Y28_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~418_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~418_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~418_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~330_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~418_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\);

-- Location: LCCOMB_X88_Y28_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~417_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~417_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~417_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~417_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~329_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\);

-- Location: LCCOMB_X88_Y28_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~416_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~416_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~416_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~416_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~328_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\);

-- Location: LCCOMB_X88_Y28_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X89_Y30_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~426_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~416_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[204]~416_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~426_combout\);

-- Location: LCCOMB_X86_Y30_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\);

-- Location: LCCOMB_X87_Y28_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~427_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~417_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[203]~417_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~427_combout\);

-- Location: LCCOMB_X87_Y28_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\);

-- Location: LCCOMB_X89_Y30_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~428_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~418_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[202]~418_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~428_combout\);

-- Location: LCCOMB_X86_Y30_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\);

-- Location: LCCOMB_X84_Y30_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\);

-- Location: LCCOMB_X88_Y30_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~429_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~419_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[201]~419_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~429_combout\);

-- Location: LCCOMB_X88_Y30_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~430_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~420_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[200]~420_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~430_combout\);

-- Location: LCCOMB_X88_Y30_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\);

-- Location: LCCOMB_X87_Y28_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\);

-- Location: LCCOMB_X87_Y28_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~431_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~421_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[199]~421_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~431_combout\);

-- Location: LCCOMB_X88_Y30_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~432_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~422_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[198]~422_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~432_combout\);

-- Location: LCCOMB_X88_Y30_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\);

-- Location: LCCOMB_X88_Y30_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~433_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~423_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[197]~423_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~433_combout\);

-- Location: LCCOMB_X88_Y30_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\);

-- Location: LCCOMB_X86_Y30_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\);

-- Location: LCCOMB_X89_Y30_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~434_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~424_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[196]~424_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~434_combout\);

-- Location: LCCOMB_X87_Y28_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~435_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~425_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[195]~425_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~435_combout\);

-- Location: LCCOMB_X87_Y28_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\);

-- Location: LCCOMB_X86_Y30_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\);

-- Location: LCCOMB_X89_Y30_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~436_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~458_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[194]~458_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~436_combout\);

-- Location: LCCOMB_X87_Y28_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\);

-- Location: LCCOMB_X87_Y28_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~459_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (s_averageTReactA(4))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(4),
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~459_combout\);

-- Location: LCCOMB_X86_Y30_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\);

-- Location: LCCOMB_X86_Y30_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\ = (s_averageTReactA(3) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(3),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\);

-- Location: LCCOMB_X84_Y30_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~357_combout\ = (s_averageTReactA(2) & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(2),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~357_combout\);

-- Location: LCCOMB_X84_Y30_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~358_combout\ = (s_averageTReactA(2) & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(2),
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~358_combout\);

-- Location: LCCOMB_X87_Y30_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~357_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~358_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~357_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~358_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~357_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[208]~358_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X87_Y30_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~356_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[209]~355_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X87_Y30_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~459_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~459_combout\)))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~354_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~459_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X87_Y30_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~436_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~436_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~436_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~353_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~436_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

-- Location: LCCOMB_X87_Y30_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~435_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~435_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~435_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~435_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~352_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\);

-- Location: LCCOMB_X87_Y30_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~434_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~434_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~434_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~351_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~434_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\);

-- Location: LCCOMB_X87_Y30_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~433_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~433_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~433_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~433_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~350_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\);

-- Location: LCCOMB_X87_Y30_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~432_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~432_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~432_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~432_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~349_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\);

-- Location: LCCOMB_X87_Y30_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~431_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~431_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~431_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~348_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~431_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\);

-- Location: LCCOMB_X87_Y30_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~430_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~430_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~430_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~430_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~347_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\);

-- Location: LCCOMB_X87_Y30_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~429_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~429_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~429_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~346_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~429_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\);

-- Location: LCCOMB_X87_Y30_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~428_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~428_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~428_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~428_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~345_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\);

-- Location: LCCOMB_X87_Y30_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~427_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\))))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~427_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\) # (GND))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~427_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~427_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~344_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\);

-- Location: LCCOMB_X87_Y30_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~426_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~426_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~426_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~426_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~343_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\);

-- Location: LCCOMB_X87_Y30_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ = \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\);

-- Location: LCCOMB_X86_Y30_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[238]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[238]~437_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~426_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[221]~426_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[238]~437_combout\);

-- Location: LCCOMB_X86_Y30_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[238]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[238]~361_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[238]~361_combout\);

-- Location: LCCOMB_X84_Y30_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[237]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[237]~362_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[237]~362_combout\);

-- Location: LCCOMB_X87_Y28_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[237]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[237]~438_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~427_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[220]~427_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[237]~438_combout\);

-- Location: LCCOMB_X84_Y30_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[236]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[236]~363_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[236]~363_combout\);

-- Location: LCCOMB_X86_Y30_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[236]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[236]~439_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~428_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[219]~428_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[236]~439_combout\);

-- Location: LCCOMB_X84_Y30_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[235]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[235]~440_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~429_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[218]~429_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[235]~440_combout\);

-- Location: LCCOMB_X84_Y30_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[235]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[235]~364_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[235]~364_combout\);

-- Location: LCCOMB_X88_Y30_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[234]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[234]~441_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~430_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[217]~430_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[234]~441_combout\);

-- Location: LCCOMB_X86_Y30_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[234]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[234]~365_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[234]~365_combout\);

-- Location: LCCOMB_X86_Y30_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[233]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[233]~366_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[233]~366_combout\);

-- Location: LCCOMB_X87_Y28_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[233]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[233]~442_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~431_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[216]~431_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[233]~442_combout\);

-- Location: LCCOMB_X88_Y30_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[232]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[232]~443_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~432_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[215]~432_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[232]~443_combout\);

-- Location: LCCOMB_X84_Y30_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[232]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[232]~367_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[232]~367_combout\);

-- Location: LCCOMB_X88_Y30_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[231]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[231]~444_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~433_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[214]~433_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[231]~444_combout\);

-- Location: LCCOMB_X86_Y30_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[231]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[231]~368_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[231]~368_combout\);

-- Location: LCCOMB_X86_Y30_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[230]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[230]~445_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~434_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[213]~434_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[230]~445_combout\);

-- Location: LCCOMB_X84_Y30_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[230]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[230]~369_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[230]~369_combout\);

-- Location: LCCOMB_X87_Y28_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[229]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[229]~446_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~435_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[212]~435_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[229]~446_combout\);

-- Location: LCCOMB_X87_Y30_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[229]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[229]~370_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[229]~370_combout\);

-- Location: LCCOMB_X86_Y30_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[228]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[228]~447_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~436_combout\) # 
-- ((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[211]~436_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[228]~447_combout\);

-- Location: LCCOMB_X84_Y30_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[228]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[228]~371_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[228]~371_combout\);

-- Location: LCCOMB_X87_Y28_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[227]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[227]~448_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~459_combout\) # 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[210]~459_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[227]~448_combout\);

-- Location: LCCOMB_X86_Y30_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[227]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[227]~372_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[227]~372_combout\);

-- Location: LCCOMB_X84_Y30_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\);

-- Location: LCCOMB_X86_Y30_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~460_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- ((s_averageTReactA(3)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datab => s_averageTReactA(3),
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~460_combout\);

-- Location: LCCOMB_X84_Y30_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & s_averageTReactA(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => s_averageTReactA(2),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\);

-- Location: LCCOMB_X84_Y30_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\);

-- Location: LCCOMB_X84_Y30_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~359_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & s_averageTReactA(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => s_averageTReactA(1),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~359_combout\);

-- Location: LCCOMB_X84_Y30_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~360_combout\ = (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & s_averageTReactA(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => s_averageTReactA(1),
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~360_combout\);

-- Location: LCCOMB_X85_Y30_N0
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~359_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~360_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~359_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~360_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~359_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[224]~360_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X85_Y30_N2
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\ & 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\)))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X85_Y30_N4
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~460_combout\)))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~460_combout\)))))
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\) # 
-- (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~460_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X85_Y30_N6
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[227]~448_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[227]~372_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[227]~448_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[227]~372_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X85_Y30_N8
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[228]~447_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[228]~371_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[228]~447_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[228]~371_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\);

-- Location: LCCOMB_X85_Y30_N10
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11_cout\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[229]~446_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[229]~370_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[229]~446_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[229]~370_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11_cout\);

-- Location: LCCOMB_X85_Y30_N12
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13_cout\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[230]~445_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[230]~369_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[230]~445_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[230]~369_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11_cout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13_cout\);

-- Location: LCCOMB_X85_Y30_N14
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15_cout\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[231]~444_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[231]~368_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[231]~444_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[231]~368_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13_cout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15_cout\);

-- Location: LCCOMB_X85_Y30_N16
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17_cout\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[232]~443_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[232]~367_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[232]~443_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[232]~367_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15_cout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17_cout\);

-- Location: LCCOMB_X85_Y30_N18
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19_cout\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[233]~366_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[233]~442_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[233]~366_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[233]~442_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17_cout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19_cout\);

-- Location: LCCOMB_X85_Y30_N20
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21_cout\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[234]~441_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[234]~365_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[234]~441_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[234]~365_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19_cout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21_cout\);

-- Location: LCCOMB_X85_Y30_N22
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23_cout\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[235]~440_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[235]~364_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[235]~440_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[235]~364_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21_cout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23_cout\);

-- Location: LCCOMB_X85_Y30_N24
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25_cout\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[236]~363_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[236]~439_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[236]~363_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[236]~439_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23_cout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25_cout\);

-- Location: LCCOMB_X85_Y30_N26
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27_cout\ = CARRY((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[237]~362_combout\ & (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[237]~438_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[237]~362_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[237]~438_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25_cout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27_cout\);

-- Location: LCCOMB_X85_Y30_N28
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29_cout\ = CARRY((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[238]~437_combout\) # ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[238]~361_combout\) # 
-- (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[238]~437_combout\,
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[238]~361_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27_cout\,
	cout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29_cout\);

-- Location: LCCOMB_X85_Y30_N30
\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ = !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29_cout\,
	combout => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\);

-- Location: LCCOMB_X85_Y33_N28
\s_bin4[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_bin4[1]~4_combout\ = (\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & !\ReactTimeFSM|PS.CONF~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \s_bin4[1]~4_combout\);

-- Location: LCCOMB_X85_Y33_N22
\s_bin4[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_bin4[2]~3_combout\ = (\ReactTimeFSM|PS.CONF~q\ & (\NRoundsSave|roundOut\(2))) # (!\ReactTimeFSM|PS.CONF~q\ & (((!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & 
-- \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|PS.CONF~q\,
	datab => \NRoundsSave|roundOut\(2),
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	combout => \s_bin4[2]~3_combout\);

-- Location: LCCOMB_X85_Y26_N12
\s_bin4[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_bin4[2]~5_combout\ = (\s_bin4[2]~3_combout\) # ((\s_bin4[1]~4_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_bin4[1]~4_combout\,
	datab => \s_bin4[2]~3_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~375_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[225]~374_combout\,
	combout => \s_bin4[2]~5_combout\);

-- Location: LCCOMB_X85_Y33_N6
\s_bin4[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_bin4[3]~6_combout\ = (\ReactTimeFSM|PS.CONF~q\ & (\NRoundsSave|roundOut\(3))) # (!\ReactTimeFSM|PS.CONF~q\ & (((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & 
-- !\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NRoundsSave|roundOut\(3),
	datab => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \s_bin4[3]~6_combout\);

-- Location: LCCOMB_X85_Y26_N14
\s_bin4[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_bin4[3]~7_combout\ = (\s_bin4[3]~6_combout\) # ((\s_bin4[1]~4_combout\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~460_combout\) # (\Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_bin4[1]~4_combout\,
	datab => \s_bin4[3]~6_combout\,
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~460_combout\,
	datad => \Bin2BCD_A|Mod0|auto_generated|divider|divider|StageOut[226]~373_combout\,
	combout => \s_bin4[3]~7_combout\);

-- Location: LCCOMB_X85_Y33_N18
\s_bin4[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_bin4[1]~1_combout\ = (!\ReactTimeFSM|PS.CONF~q\ & ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & (s_averageTReactA(1))) # (!\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & 
-- ((\Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datab => s_averageTReactA(1),
	datac => \Bin2BCD_A|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datad => \ReactTimeFSM|PS.CONF~q\,
	combout => \s_bin4[1]~1_combout\);

-- Location: LCCOMB_X85_Y33_N4
\s_bin4[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_bin4[1]~2_combout\ = (\s_bin4[1]~1_combout\) # ((\NRoundsSave|roundOut\(1) & \ReactTimeFSM|PS.CONF~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NRoundsSave|roundOut\(1),
	datab => \ReactTimeFSM|PS.CONF~q\,
	datad => \s_bin4[1]~1_combout\,
	combout => \s_bin4[1]~2_combout\);

-- Location: LCCOMB_X83_Y33_N0
\s_bin4[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_bin4[0]~0_combout\ = (\ReactTimeFSM|PS.CONF~q\ & (\NRoundsSave|roundOut\(0))) # (!\ReactTimeFSM|PS.CONF~q\ & ((s_averageTReactA(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NRoundsSave|roundOut\(0),
	datac => \ReactTimeFSM|PS.CONF~q\,
	datad => s_averageTReactA(0),
	combout => \s_bin4[0]~0_combout\);

-- Location: LCCOMB_X85_Y26_N16
\Bin7SegDecoder_4|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|Mux6~0_combout\ = (\s_bin4[2]~5_combout\ & (!\s_bin4[1]~2_combout\ & (\s_bin4[3]~7_combout\ $ (!\s_bin4[0]~0_combout\)))) # (!\s_bin4[2]~5_combout\ & (\s_bin4[0]~0_combout\ & (\s_bin4[3]~7_combout\ $ (!\s_bin4[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_bin4[2]~5_combout\,
	datab => \s_bin4[3]~7_combout\,
	datac => \s_bin4[1]~2_combout\,
	datad => \s_bin4[0]~0_combout\,
	combout => \Bin7SegDecoder_4|Mux6~0_combout\);

-- Location: LCCOMB_X85_Y26_N18
\Bin7SegDecoder_4|decOut_n[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|decOut_n[0]~3_combout\ = (\Bin7SegDecoder_4|Mux6~0_combout\) # (!\Bin7SegDecoder_4|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_4|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_4|Mux6~0_combout\,
	combout => \Bin7SegDecoder_4|decOut_n[0]~3_combout\);

-- Location: LCCOMB_X85_Y26_N28
\Bin7SegDecoder_4|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|Mux5~0_combout\ = (\s_bin4[3]~7_combout\ & ((\s_bin4[0]~0_combout\ & ((\s_bin4[1]~2_combout\))) # (!\s_bin4[0]~0_combout\ & (\s_bin4[2]~5_combout\)))) # (!\s_bin4[3]~7_combout\ & (\s_bin4[2]~5_combout\ & (\s_bin4[1]~2_combout\ $ 
-- (\s_bin4[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_bin4[2]~5_combout\,
	datab => \s_bin4[3]~7_combout\,
	datac => \s_bin4[1]~2_combout\,
	datad => \s_bin4[0]~0_combout\,
	combout => \Bin7SegDecoder_4|Mux5~0_combout\);

-- Location: LCCOMB_X85_Y26_N6
\Bin7SegDecoder_4|decOut_n[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|decOut_n[1]~4_combout\ = (\Bin7SegDecoder_4|Mux5~0_combout\) # (!\Bin7SegDecoder_4|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_4|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_4|Mux5~0_combout\,
	combout => \Bin7SegDecoder_4|decOut_n[1]~4_combout\);

-- Location: LCCOMB_X85_Y26_N24
\Bin7SegDecoder_4|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|Mux4~0_combout\ = (\s_bin4[2]~5_combout\ & (\s_bin4[3]~7_combout\ & ((\s_bin4[1]~2_combout\) # (!\s_bin4[0]~0_combout\)))) # (!\s_bin4[2]~5_combout\ & (!\s_bin4[3]~7_combout\ & (\s_bin4[1]~2_combout\ & !\s_bin4[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_bin4[2]~5_combout\,
	datab => \s_bin4[3]~7_combout\,
	datac => \s_bin4[1]~2_combout\,
	datad => \s_bin4[0]~0_combout\,
	combout => \Bin7SegDecoder_4|Mux4~0_combout\);

-- Location: LCCOMB_X85_Y26_N10
\Bin7SegDecoder_4|decOut_n[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|decOut_n[2]~5_combout\ = (\Bin7SegDecoder_4|Mux4~0_combout\) # (!\Bin7SegDecoder_4|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_4|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_4|Mux4~0_combout\,
	combout => \Bin7SegDecoder_4|decOut_n[2]~5_combout\);

-- Location: LCCOMB_X85_Y26_N0
\Bin7SegDecoder_4|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|Mux3~0_combout\ = (\s_bin4[1]~2_combout\ & ((\s_bin4[2]~5_combout\ & ((\s_bin4[0]~0_combout\))) # (!\s_bin4[2]~5_combout\ & (\s_bin4[3]~7_combout\ & !\s_bin4[0]~0_combout\)))) # (!\s_bin4[1]~2_combout\ & (!\s_bin4[3]~7_combout\ & 
-- (\s_bin4[2]~5_combout\ $ (\s_bin4[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_bin4[2]~5_combout\,
	datab => \s_bin4[3]~7_combout\,
	datac => \s_bin4[1]~2_combout\,
	datad => \s_bin4[0]~0_combout\,
	combout => \Bin7SegDecoder_4|Mux3~0_combout\);

-- Location: LCCOMB_X85_Y26_N22
\Bin7SegDecoder_4|decOut_n[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|decOut_n[3]~6_combout\ = (\Bin7SegDecoder_4|Mux3~0_combout\) # (!\Bin7SegDecoder_4|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_4|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_4|Mux3~0_combout\,
	combout => \Bin7SegDecoder_4|decOut_n[3]~6_combout\);

-- Location: LCCOMB_X85_Y26_N20
\Bin7SegDecoder_4|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|Mux2~0_combout\ = (\s_bin4[1]~2_combout\ & (((!\s_bin4[3]~7_combout\ & \s_bin4[0]~0_combout\)))) # (!\s_bin4[1]~2_combout\ & ((\s_bin4[2]~5_combout\ & (!\s_bin4[3]~7_combout\)) # (!\s_bin4[2]~5_combout\ & ((\s_bin4[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_bin4[2]~5_combout\,
	datab => \s_bin4[3]~7_combout\,
	datac => \s_bin4[1]~2_combout\,
	datad => \s_bin4[0]~0_combout\,
	combout => \Bin7SegDecoder_4|Mux2~0_combout\);

-- Location: LCCOMB_X85_Y26_N2
\Bin7SegDecoder_4|decOut_n[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|decOut_n[4]~7_combout\ = (\Bin7SegDecoder_4|Mux2~0_combout\) # (!\Bin7SegDecoder_4|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_4|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_4|Mux2~0_combout\,
	combout => \Bin7SegDecoder_4|decOut_n[4]~7_combout\);

-- Location: LCCOMB_X85_Y26_N8
\Bin7SegDecoder_4|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|Mux1~0_combout\ = (\s_bin4[2]~5_combout\ & (\s_bin4[0]~0_combout\ & (\s_bin4[3]~7_combout\ $ (\s_bin4[1]~2_combout\)))) # (!\s_bin4[2]~5_combout\ & (!\s_bin4[3]~7_combout\ & ((\s_bin4[1]~2_combout\) # (\s_bin4[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_bin4[2]~5_combout\,
	datab => \s_bin4[3]~7_combout\,
	datac => \s_bin4[1]~2_combout\,
	datad => \s_bin4[0]~0_combout\,
	combout => \Bin7SegDecoder_4|Mux1~0_combout\);

-- Location: LCCOMB_X85_Y26_N30
\Bin7SegDecoder_4|decOut_n[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|decOut_n[5]~8_combout\ = (\Bin7SegDecoder_4|Mux1~0_combout\) # (!\Bin7SegDecoder_4|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_4|Mux1~0_combout\,
	datac => \Bin7SegDecoder_4|decOut_n[3]~2_combout\,
	combout => \Bin7SegDecoder_4|decOut_n[5]~8_combout\);

-- Location: LCCOMB_X85_Y26_N4
\Bin7SegDecoder_4|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|Mux0~0_combout\ = (\s_bin4[0]~0_combout\ & ((\s_bin4[3]~7_combout\) # (\s_bin4[2]~5_combout\ $ (\s_bin4[1]~2_combout\)))) # (!\s_bin4[0]~0_combout\ & ((\s_bin4[1]~2_combout\) # (\s_bin4[2]~5_combout\ $ (\s_bin4[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_bin4[2]~5_combout\,
	datab => \s_bin4[3]~7_combout\,
	datac => \s_bin4[1]~2_combout\,
	datad => \s_bin4[0]~0_combout\,
	combout => \Bin7SegDecoder_4|Mux0~0_combout\);

-- Location: LCCOMB_X76_Y7_N6
\Bin7SegDecoder_4|decOut_n[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_4|decOut_n[6]~9_combout\ = (\Bin7SegDecoder_4|decOut_n[3]~2_combout\ & (!\Bin7SegDecoder_4|Mux0~0_combout\)) # (!\Bin7SegDecoder_4|decOut_n[3]~2_combout\ & (((\ReactTimeFSM|enableHyphen~1_combout\) # 
-- (!\ReactTimeFSM|Selector0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_4|Mux0~0_combout\,
	datab => \Bin7SegDecoder_4|decOut_n[3]~2_combout\,
	datac => \ReactTimeFSM|enableHyphen~1_combout\,
	datad => \ReactTimeFSM|Selector0~1_combout\,
	combout => \Bin7SegDecoder_4|decOut_n[6]~9_combout\);

-- Location: LCCOMB_X76_Y7_N26
\Bin7SegDecoder_7|decOut_n[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|decOut_n[3]~2_combout\ = (\ReactTimeFSM|Equal0~4_combout\ & (!\ReactTimeFSM|PS.CONF~q\ & (\ReactTimeFSM|enableHyphen~1_combout\ & \ReactTimeFSM|Selector0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|Equal0~4_combout\,
	datab => \ReactTimeFSM|PS.CONF~q\,
	datac => \ReactTimeFSM|enableHyphen~1_combout\,
	datad => \ReactTimeFSM|Selector0~1_combout\,
	combout => \Bin7SegDecoder_7|decOut_n[3]~2_combout\);

-- Location: LCCOMB_X79_Y29_N18
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = s_averageTReactA(12) $ (VCC)
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(s_averageTReactA(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactA(12),
	datad => VCC,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X79_Y29_N20
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (s_averageTReactA(13) & (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # (!s_averageTReactA(13) & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!s_averageTReactA(13) & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(13),
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X79_Y29_N22
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (s_averageTReactA(14) & (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # (!s_averageTReactA(14) & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((s_averageTReactA(14) & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactA(14),
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X79_Y29_N24
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY(!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y29_N26
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y29_N2
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[23]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[23]~107_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[23]~107_combout\);

-- Location: LCCOMB_X79_Y29_N16
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[23]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[23]~106_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & s_averageTReactA(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => s_averageTReactA(14),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[23]~106_combout\);

-- Location: LCCOMB_X79_Y29_N30
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & s_averageTReactA(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => s_averageTReactA(13),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\);

-- Location: LCCOMB_X79_Y29_N0
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\);

-- Location: LCCOMB_X79_Y29_N14
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\);

-- Location: LCCOMB_X79_Y29_N28
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & s_averageTReactA(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => s_averageTReactA(12),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\);

-- Location: LCCOMB_X80_Y29_N4
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~112_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & s_averageTReactA(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => s_averageTReactA(11),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~112_combout\);

-- Location: LCCOMB_X81_Y29_N28
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~113_combout\ = (s_averageTReactA(11) & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactA(11),
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~113_combout\);

-- Location: LCCOMB_X79_Y29_N4
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~112_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~113_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~112_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~112_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[20]~113_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X79_Y29_N6
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[21]~110_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X79_Y29_N8
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\)))))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~108_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[22]~109_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X79_Y29_N10
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[23]~107_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[23]~106_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[23]~107_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[23]~106_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y29_N12
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y29_N10
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[28]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[28]~114_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[28]~114_combout\);

-- Location: LCCOMB_X80_Y29_N6
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[28]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[28]~183_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (s_averageTReactA(13))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => s_averageTReactA(13),
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[28]~183_combout\);

-- Location: LCCOMB_X80_Y29_N8
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\);

-- Location: LCCOMB_X80_Y29_N28
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (s_averageTReactA(12))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => s_averageTReactA(12),
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\);

-- Location: LCCOMB_X81_Y29_N26
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ = (s_averageTReactA(11) & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactA(11),
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\);

-- Location: LCCOMB_X80_Y29_N22
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\);

-- Location: LCCOMB_X81_Y29_N22
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~119_combout\ = (s_averageTReactA(10) & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(10),
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~119_combout\);

-- Location: LCCOMB_X81_Y29_N20
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\ = (s_averageTReactA(10) & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(10),
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\);

-- Location: LCCOMB_X81_Y29_N10
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~119_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~119_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~119_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X81_Y29_N12
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X81_Y29_N14
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\)))))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~115_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X81_Y29_N16
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[28]~114_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[28]~183_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[28]~114_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[28]~183_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y29_N18
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y29_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (GND)
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY(!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X76_Y29_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)) # 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & VCC))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X76_Y29_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & VCC)) # 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ $ (GND)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X76_Y29_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY(!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X76_Y29_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ $ (GND)
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY(!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X76_Y29_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY(!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X76_Y29_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ $ (GND)
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY(!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X76_Y29_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X75_Y29_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[119]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\);

-- Location: LCCOMB_X76_Y29_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[118]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\);

-- Location: LCCOMB_X76_Y29_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[117]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\);

-- Location: LCCOMB_X76_Y29_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[116]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\);

-- Location: LCCOMB_X75_Y29_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\);

-- Location: LCCOMB_X75_Y29_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\);

-- Location: LCCOMB_X75_Y29_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\);

-- Location: LCCOMB_X76_Y29_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\);

-- Location: LCCOMB_X76_Y29_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\);

-- Location: LCCOMB_X75_Y29_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\);

-- Location: LCCOMB_X81_Y29_N4
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[33]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[33]~120_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[33]~120_combout\);

-- Location: LCCOMB_X80_Y29_N0
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[33]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[33]~174_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\) # 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[27]~184_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[33]~174_combout\);

-- Location: LCCOMB_X80_Y29_N30
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((s_averageTReactA(11)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => s_averageTReactA(11),
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\);

-- Location: LCCOMB_X81_Y29_N24
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\);

-- Location: LCCOMB_X81_Y29_N30
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & s_averageTReactA(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => s_averageTReactA(10),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\);

-- Location: LCCOMB_X80_Y29_N24
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\);

-- Location: LCCOMB_X80_Y29_N26
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~124_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & s_averageTReactA(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => s_averageTReactA(9),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~124_combout\);

-- Location: LCCOMB_X80_Y29_N2
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~125_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & s_averageTReactA(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => s_averageTReactA(9),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~125_combout\);

-- Location: LCCOMB_X80_Y29_N12
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~124_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~125_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~124_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~124_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[30]~125_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X80_Y29_N14
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~122_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[31]~123_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X80_Y29_N16
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\)))))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~121_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X80_Y29_N18
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[33]~120_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[33]~174_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[33]~120_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[33]~174_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y29_N20
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y28_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X74_Y29_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~225_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~225_combout\);

-- Location: LCCOMB_X75_Y29_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~224_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~224_combout\);

-- Location: LCCOMB_X75_Y29_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~225_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~224_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~225_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~225_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[112]~224_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X75_Y29_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~222_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[113]~223_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X75_Y29_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\)))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~221_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[114]~220_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X75_Y29_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~219_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[115]~218_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X75_Y29_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\ & ((GND) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\))) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ $ (GND)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[116]~217_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X75_Y29_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & VCC)) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[117]~216_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X75_Y29_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\ & ((GND) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\))) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ $ (GND)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[118]~215_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X75_Y29_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & VCC)) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[119]~214_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X75_Y29_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X74_Y28_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\);

-- Location: LCCOMB_X74_Y28_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\);

-- Location: LCCOMB_X75_Y28_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\);

-- Location: LCCOMB_X76_Y28_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\);

-- Location: LCCOMB_X75_Y28_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\);

-- Location: LCCOMB_X76_Y29_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\);

-- Location: LCCOMB_X74_Y28_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\);

-- Location: LCCOMB_X74_Y28_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\);

-- Location: LCCOMB_X75_Y29_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\);

-- Location: LCCOMB_X74_Y28_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\);

-- Location: LCCOMB_X76_Y29_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\);

-- Location: LCCOMB_X75_Y28_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\);

-- Location: LCCOMB_X76_Y28_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\);

-- Location: LCCOMB_X76_Y29_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\);

-- Location: LCCOMB_X74_Y28_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\);

-- Location: LCCOMB_X74_Y28_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\);

-- Location: LCCOMB_X79_Y28_N4
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[38]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[38]~126_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X79_Y28_N28
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[38]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[38]~175_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\) # 
-- ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[32]~185_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[38]~175_combout\);

-- Location: LCCOMB_X81_Y29_N0
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (s_averageTReactA(10))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(10),
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\);

-- Location: LCCOMB_X79_Y28_N18
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\);

-- Location: LCCOMB_X79_Y28_N20
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & s_averageTReactA(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => s_averageTReactA(9),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\);

-- Location: LCCOMB_X79_Y28_N16
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\);

-- Location: LCCOMB_X79_Y28_N26
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & s_averageTReactA(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => s_averageTReactA(8),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\);

-- Location: LCCOMB_X79_Y28_N0
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~131_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & s_averageTReactA(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => s_averageTReactA(8),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~131_combout\);

-- Location: LCCOMB_X79_Y28_N6
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~131_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~130_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[35]~131_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X79_Y28_N8
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~128_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[36]~129_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X79_Y28_N10
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\)))))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~127_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X79_Y28_N12
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[38]~126_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[38]~175_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[38]~175_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y28_N14
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y28_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~234_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~234_combout\);

-- Location: LCCOMB_X76_Y28_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X76_Y28_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~235_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~235_combout\);

-- Location: LCCOMB_X75_Y28_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~234_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~235_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~234_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~235_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~234_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[128]~235_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X75_Y28_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~233_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X75_Y28_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\)))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~232_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X75_Y28_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~231_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X75_Y28_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~230_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X75_Y28_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~229_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X75_Y28_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~228_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X75_Y28_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~227_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X75_Y28_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~226_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X75_Y28_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X74_Y28_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[136]~321_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\);

-- Location: LCCOMB_X75_Y27_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\);

-- Location: LCCOMB_X75_Y28_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[135]~322_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\);

-- Location: LCCOMB_X75_Y27_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\);

-- Location: LCCOMB_X76_Y27_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\);

-- Location: LCCOMB_X75_Y28_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[134]~323_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\);

-- Location: LCCOMB_X76_Y27_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\);

-- Location: LCCOMB_X74_Y28_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[133]~324_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\);

-- Location: LCCOMB_X74_Y28_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[132]~388_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\);

-- Location: LCCOMB_X75_Y27_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\);

-- Location: LCCOMB_X75_Y28_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[131]~389_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\);

-- Location: LCCOMB_X76_Y27_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\);

-- Location: LCCOMB_X76_Y28_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[130]~390_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\);

-- Location: LCCOMB_X76_Y28_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\);

-- Location: LCCOMB_X74_Y28_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[129]~391_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\);

-- Location: LCCOMB_X75_Y27_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\);

-- Location: LCCOMB_X76_Y28_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\);

-- Location: LCCOMB_X76_Y28_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\);

-- Location: LCCOMB_X79_Y28_N2
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[43]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[43]~176_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\) # 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[37]~186_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[43]~176_combout\);

-- Location: LCCOMB_X79_Y28_N22
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[43]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[43]~132_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[43]~132_combout\);

-- Location: LCCOMB_X80_Y28_N28
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\);

-- Location: LCCOMB_X79_Y28_N24
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (s_averageTReactA(9))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(9),
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\);

-- Location: LCCOMB_X80_Y28_N22
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & s_averageTReactA(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => s_averageTReactA(8),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\);

-- Location: LCCOMB_X80_Y28_N2
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\);

-- Location: LCCOMB_X80_Y28_N30
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & s_averageTReactA(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => s_averageTReactA(7),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\);

-- Location: LCCOMB_X80_Y28_N0
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & s_averageTReactA(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => s_averageTReactA(7),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\);

-- Location: LCCOMB_X80_Y28_N4
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[40]~136_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X80_Y28_N6
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~134_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[41]~135_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X80_Y28_N8
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\)))))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~133_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X80_Y28_N10
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[43]~176_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[43]~132_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[43]~176_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[43]~132_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y28_N12
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y27_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~245_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~245_combout\);

-- Location: LCCOMB_X76_Y27_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X76_Y27_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~246_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~246_combout\);

-- Location: LCCOMB_X75_Y27_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~245_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~246_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~245_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~246_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~245_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[144]~246_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X75_Y27_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~244_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X75_Y27_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\)))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~243_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X75_Y27_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~242_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X75_Y27_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~241_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X75_Y27_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~240_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X75_Y27_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X75_Y27_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~238_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X75_Y27_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~237_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X75_Y27_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~236_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X75_Y27_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X75_Y27_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[153]~325_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\);

-- Location: LCCOMB_X76_Y24_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\);

-- Location: LCCOMB_X75_Y26_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\);

-- Location: LCCOMB_X75_Y26_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[152]~326_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\);

-- Location: LCCOMB_X76_Y27_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\);

-- Location: LCCOMB_X76_Y27_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[151]~327_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\);

-- Location: LCCOMB_X75_Y26_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\);

-- Location: LCCOMB_X75_Y26_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[150]~328_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\);

-- Location: LCCOMB_X75_Y26_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[149]~329_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\);

-- Location: LCCOMB_X75_Y26_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\);

-- Location: LCCOMB_X76_Y27_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\);

-- Location: LCCOMB_X76_Y27_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[148]~330_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\);

-- Location: LCCOMB_X76_Y28_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\);

-- Location: LCCOMB_X76_Y28_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[147]~331_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\);

-- Location: LCCOMB_X75_Y26_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[146]~332_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\);

-- Location: LCCOMB_X76_Y26_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\);

-- Location: LCCOMB_X76_Y28_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[145]~392_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\);

-- Location: LCCOMB_X76_Y28_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\);

-- Location: LCCOMB_X76_Y27_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\);

-- Location: LCCOMB_X76_Y27_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\);

-- Location: LCCOMB_X82_Y28_N20
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[48]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\);

-- Location: LCCOMB_X80_Y28_N20
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[48]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[48]~177_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\) # 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[42]~187_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[48]~177_combout\);

-- Location: LCCOMB_X80_Y28_N16
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (s_averageTReactA(8))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(8),
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\);

-- Location: LCCOMB_X80_Y28_N24
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\);

-- Location: LCCOMB_X80_Y28_N26
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\);

-- Location: LCCOMB_X82_Y28_N22
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & s_averageTReactA(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => s_averageTReactA(7),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\);

-- Location: LCCOMB_X82_Y28_N4
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~142_combout\ = (s_averageTReactA(6) & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(6),
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~142_combout\);

-- Location: LCCOMB_X82_Y28_N10
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\ = (s_averageTReactA(6) & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(6),
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\);

-- Location: LCCOMB_X81_Y28_N0
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~142_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~142_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~142_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[45]~143_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X81_Y28_N2
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~141_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X81_Y28_N4
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\)))))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X81_Y28_N6
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[48]~177_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[48]~177_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y28_N8
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y26_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~257_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~257_combout\);

-- Location: LCCOMB_X75_Y25_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X75_Y25_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~258_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~258_combout\);

-- Location: LCCOMB_X76_Y26_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~257_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~258_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~257_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~258_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~257_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[160]~258_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X76_Y26_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~256_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X76_Y26_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\)))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~255_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X76_Y26_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~254_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X76_Y26_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~253_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X76_Y26_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~252_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X76_Y26_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~251_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X76_Y26_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~250_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X76_Y26_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X76_Y26_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~248_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X76_Y26_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X76_Y26_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X76_Y24_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[170]~333_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\);

-- Location: LCCOMB_X76_Y24_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\);

-- Location: LCCOMB_X75_Y26_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[169]~334_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\);

-- Location: LCCOMB_X75_Y26_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\);

-- Location: LCCOMB_X75_Y25_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\);

-- Location: LCCOMB_X76_Y27_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[168]~335_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\);

-- Location: LCCOMB_X76_Y26_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\);

-- Location: LCCOMB_X75_Y26_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[167]~336_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\);

-- Location: LCCOMB_X75_Y26_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[166]~337_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\);

-- Location: LCCOMB_X76_Y27_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\);

-- Location: LCCOMB_X76_Y27_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[165]~338_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\);

-- Location: LCCOMB_X76_Y25_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\);

-- Location: LCCOMB_X77_Y25_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\);

-- Location: LCCOMB_X76_Y28_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[164]~339_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\);

-- Location: LCCOMB_X76_Y26_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[163]~340_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\);

-- Location: LCCOMB_X77_Y25_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\);

-- Location: LCCOMB_X76_Y24_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\);

-- Location: LCCOMB_X76_Y28_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[162]~341_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\);

-- Location: LCCOMB_X76_Y26_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\);

-- Location: LCCOMB_X76_Y27_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[161]~393_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\);

-- Location: LCCOMB_X75_Y25_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\);

-- Location: LCCOMB_X75_Y25_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\);

-- Location: LCCOMB_X81_Y28_N10
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[53]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[53]~144_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[53]~144_combout\);

-- Location: LCCOMB_X80_Y28_N18
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[53]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\) # 
-- ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[47]~188_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\);

-- Location: LCCOMB_X80_Y28_N14
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((s_averageTReactA(7)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => s_averageTReactA(7),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\);

-- Location: LCCOMB_X81_Y28_N28
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\);

-- Location: LCCOMB_X81_Y28_N26
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\ = (s_averageTReactA(6) & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(6),
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\);

-- Location: LCCOMB_X81_Y28_N14
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\);

-- Location: LCCOMB_X83_Y28_N4
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~148_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & s_averageTReactA(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => s_averageTReactA(5),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~148_combout\);

-- Location: LCCOMB_X83_Y28_N14
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~149_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & s_averageTReactA(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => s_averageTReactA(5),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~149_combout\);

-- Location: LCCOMB_X81_Y28_N16
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~148_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~149_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~148_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~148_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[50]~149_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X81_Y28_N18
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~146_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[51]~147_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X81_Y28_N20
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\)))))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~145_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X81_Y28_N22
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[53]~144_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[53]~144_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y28_N24
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y25_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X75_Y25_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~271_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~271_combout\);

-- Location: LCCOMB_X77_Y25_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~270_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~270_combout\);

-- Location: LCCOMB_X76_Y25_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~271_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~270_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~271_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~270_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~271_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[176]~270_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X76_Y25_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~269_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X76_Y25_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\)))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~268_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X76_Y25_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~267_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X76_Y25_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~266_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X76_Y25_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~265_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X76_Y25_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~264_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X76_Y25_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~263_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X76_Y25_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~262_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X76_Y25_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~261_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X76_Y25_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~260_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X76_Y25_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~259_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X76_Y25_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X76_Y24_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[187]~342_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\);

-- Location: LCCOMB_X76_Y24_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\);

-- Location: LCCOMB_X77_Y25_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\);

-- Location: LCCOMB_X75_Y26_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[186]~343_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\);

-- Location: LCCOMB_X75_Y25_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[185]~344_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\);

-- Location: LCCOMB_X76_Y25_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\);

-- Location: LCCOMB_X80_Y25_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\);

-- Location: LCCOMB_X75_Y26_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[184]~345_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\);

-- Location: LCCOMB_X79_Y25_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\);

-- Location: LCCOMB_X75_Y25_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[183]~346_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\);

-- Location: LCCOMB_X76_Y25_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[182]~347_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\);

-- Location: LCCOMB_X80_Y25_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\);

-- Location: LCCOMB_X82_Y25_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\);

-- Location: LCCOMB_X77_Y25_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[181]~348_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\);

-- Location: LCCOMB_X77_Y25_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[180]~349_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\);

-- Location: LCCOMB_X77_Y25_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\);

-- Location: LCCOMB_X75_Y25_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\);

-- Location: LCCOMB_X76_Y24_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[179]~350_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\);

-- Location: LCCOMB_X79_Y25_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\);

-- Location: LCCOMB_X75_Y25_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[178]~351_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\);

-- Location: LCCOMB_X75_Y25_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[177]~394_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\);

-- Location: LCCOMB_X75_Y25_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\);

-- Location: LCCOMB_X77_Y25_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\);

-- Location: LCCOMB_X77_Y25_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\);

-- Location: LCCOMB_X81_Y28_N12
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[58]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[58]~179_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\) # 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[52]~189_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[58]~179_combout\);

-- Location: LCCOMB_X81_Y27_N24
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[58]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[58]~150_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[58]~150_combout\);

-- Location: LCCOMB_X81_Y28_N30
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (s_averageTReactA(6))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_averageTReactA(6),
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\);

-- Location: LCCOMB_X81_Y27_N18
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\);

-- Location: LCCOMB_X81_Y27_N26
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & s_averageTReactA(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => s_averageTReactA(5),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\);

-- Location: LCCOMB_X81_Y27_N16
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\);

-- Location: LCCOMB_X81_Y27_N30
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~154_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & s_averageTReactA(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => s_averageTReactA(4),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~154_combout\);

-- Location: LCCOMB_X81_Y27_N20
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~155_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & s_averageTReactA(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => s_averageTReactA(4),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~155_combout\);

-- Location: LCCOMB_X81_Y27_N4
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~154_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~155_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~154_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~154_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[55]~155_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X81_Y27_N6
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~152_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[56]~153_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X81_Y27_N8
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\)))))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~151_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X81_Y27_N10
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[58]~179_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[58]~150_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[58]~179_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[58]~150_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y27_N12
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y24_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X81_Y24_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~285_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~285_combout\);

-- Location: LCCOMB_X81_Y24_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~284_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~284_combout\);

-- Location: LCCOMB_X79_Y25_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~285_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~284_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~285_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~285_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[192]~284_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X79_Y25_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~283_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X79_Y25_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\)))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~282_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X79_Y25_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~281_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X79_Y25_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~280_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\);

-- Location: LCCOMB_X79_Y25_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~279_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\);

-- Location: LCCOMB_X79_Y25_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~278_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\);

-- Location: LCCOMB_X79_Y25_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~277_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\);

-- Location: LCCOMB_X79_Y25_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~276_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\);

-- Location: LCCOMB_X79_Y25_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~275_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\);

-- Location: LCCOMB_X79_Y25_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~274_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\);

-- Location: LCCOMB_X79_Y25_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~273_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\);

-- Location: LCCOMB_X79_Y25_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~272_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\);

-- Location: LCCOMB_X79_Y25_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X76_Y24_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\);

-- Location: LCCOMB_X76_Y24_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[204]~352_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\);

-- Location: LCCOMB_X82_Y25_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[203]~353_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\);

-- Location: LCCOMB_X82_Y25_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\);

-- Location: LCCOMB_X77_Y25_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\);

-- Location: LCCOMB_X75_Y25_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[202]~354_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\);

-- Location: LCCOMB_X80_Y25_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[201]~355_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\);

-- Location: LCCOMB_X80_Y25_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\);

-- Location: LCCOMB_X80_Y25_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\);

-- Location: LCCOMB_X80_Y25_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[200]~356_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\);

-- Location: LCCOMB_X80_Y25_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\);

-- Location: LCCOMB_X80_Y25_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[199]~357_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\);

-- Location: LCCOMB_X82_Y25_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[198]~358_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\);

-- Location: LCCOMB_X82_Y25_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\);

-- Location: LCCOMB_X80_Y25_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\);

-- Location: LCCOMB_X77_Y25_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[197]~359_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\);

-- Location: LCCOMB_X76_Y24_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\);

-- Location: LCCOMB_X76_Y24_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[196]~360_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\);

-- Location: LCCOMB_X80_Y25_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[195]~361_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\);

-- Location: LCCOMB_X80_Y25_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\);

-- Location: LCCOMB_X75_Y25_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\);

-- Location: LCCOMB_X75_Y25_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[194]~362_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\);

-- Location: LCCOMB_X77_Y25_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[193]~395_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\);

-- Location: LCCOMB_X77_Y25_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\);

-- Location: LCCOMB_X81_Y24_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\);

-- Location: LCCOMB_X82_Y25_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\);

-- Location: LCCOMB_X81_Y27_N28
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[63]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[63]~180_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\) # 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[57]~190_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[63]~180_combout\);

-- Location: LCCOMB_X81_Y27_N14
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[63]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[63]~156_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[63]~156_combout\);

-- Location: LCCOMB_X81_Y27_N22
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (s_averageTReactA(5))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => s_averageTReactA(5),
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\);

-- Location: LCCOMB_X81_Y30_N8
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\);

-- Location: LCCOMB_X81_Y30_N10
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\ = (s_averageTReactA(4) & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactA(4),
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\);

-- Location: LCCOMB_X81_Y30_N20
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\);

-- Location: LCCOMB_X81_Y30_N12
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~161_combout\ = (s_averageTReactA(3) & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(3),
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~161_combout\);

-- Location: LCCOMB_X81_Y30_N18
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~160_combout\ = (s_averageTReactA(3) & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => s_averageTReactA(3),
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~160_combout\);

-- Location: LCCOMB_X81_Y30_N22
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~161_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~160_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~161_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~161_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[60]~160_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X81_Y30_N24
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~158_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[61]~159_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X81_Y30_N26
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\)))))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~157_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X81_Y30_N28
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[63]~180_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[63]~156_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[63]~180_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[63]~156_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y30_N30
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X82_Y25_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~299_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~299_combout\);

-- Location: LCCOMB_X81_Y24_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\);

-- Location: LCCOMB_X81_Y24_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~300_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~300_combout\);

-- Location: LCCOMB_X81_Y25_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~299_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~300_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~299_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~299_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[208]~300_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X81_Y25_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~298_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X81_Y25_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\)))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~297_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X81_Y25_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~296_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

-- Location: LCCOMB_X81_Y25_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~295_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\);

-- Location: LCCOMB_X81_Y25_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~294_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\);

-- Location: LCCOMB_X81_Y25_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~293_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\);

-- Location: LCCOMB_X81_Y25_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~292_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\);

-- Location: LCCOMB_X81_Y25_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~291_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\);

-- Location: LCCOMB_X81_Y25_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~290_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\);

-- Location: LCCOMB_X81_Y25_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~289_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\);

-- Location: LCCOMB_X81_Y25_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~288_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~21\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\);

-- Location: LCCOMB_X81_Y25_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\))))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\) # (GND))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~287_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~23\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\);

-- Location: LCCOMB_X81_Y25_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~286_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~25\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~27\);

-- Location: LCCOMB_X81_Y25_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ = \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~27\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\);

-- Location: LCCOMB_X81_Y30_N2
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[68]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[68]~181_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\) # 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[62]~191_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[68]~181_combout\);

-- Location: LCCOMB_X80_Y30_N18
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[68]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[68]~162_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[68]~162_combout\);

-- Location: LCCOMB_X81_Y30_N4
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((s_averageTReactA(4)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => s_averageTReactA(4),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\);

-- Location: LCCOMB_X80_Y30_N24
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\);

-- Location: LCCOMB_X80_Y30_N10
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\ = (s_averageTReactA(3) & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => s_averageTReactA(3),
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\);

-- Location: LCCOMB_X80_Y30_N16
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\);

-- Location: LCCOMB_X80_Y30_N26
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~166_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & s_averageTReactA(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => s_averageTReactA(2),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~166_combout\);

-- Location: LCCOMB_X80_Y30_N28
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~167_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & s_averageTReactA(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => s_averageTReactA(2),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~167_combout\);

-- Location: LCCOMB_X80_Y30_N0
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~166_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~167_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~166_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~167_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~166_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[65]~167_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X80_Y30_N2
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\)))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~164_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[66]~165_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X80_Y30_N4
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\)))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\)))))
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~163_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X80_Y30_N6
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[68]~181_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[68]~162_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[68]~181_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[68]~162_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y30_N8
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y24_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\);

-- Location: LCCOMB_X79_Y24_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\);

-- Location: LCCOMB_X79_Y24_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\);

-- Location: LCCOMB_X80_Y24_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ = (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\);

-- Location: LCCOMB_X76_Y24_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[238]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[238]~375_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[221]~363_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[238]~375_combout\);

-- Location: LCCOMB_X81_Y24_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[238]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[238]~301_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[238]~301_combout\);

-- Location: LCCOMB_X82_Y25_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[237]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[237]~302_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[237]~302_combout\);

-- Location: LCCOMB_X82_Y25_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[237]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[237]~376_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[220]~364_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[237]~376_combout\);

-- Location: LCCOMB_X82_Y25_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[236]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[236]~303_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[236]~303_combout\);

-- Location: LCCOMB_X77_Y25_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[236]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[236]~377_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[219]~365_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[236]~377_combout\);

-- Location: LCCOMB_X80_Y25_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[235]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[235]~378_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[218]~366_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[235]~378_combout\);

-- Location: LCCOMB_X81_Y25_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[235]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[235]~304_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[235]~304_combout\);

-- Location: LCCOMB_X80_Y25_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[234]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[234]~379_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[217]~367_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[234]~379_combout\);

-- Location: LCCOMB_X81_Y24_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[234]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[234]~305_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[234]~305_combout\);

-- Location: LCCOMB_X80_Y25_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[233]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[233]~380_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[216]~368_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[233]~380_combout\);

-- Location: LCCOMB_X82_Y25_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[233]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[233]~306_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[233]~306_combout\);

-- Location: LCCOMB_X81_Y24_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[232]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[232]~307_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[232]~307_combout\);

-- Location: LCCOMB_X82_Y25_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[232]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[232]~381_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[215]~369_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[232]~381_combout\);

-- Location: LCCOMB_X82_Y25_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[231]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[231]~308_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[231]~308_combout\);

-- Location: LCCOMB_X80_Y25_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[231]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[231]~382_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[214]~370_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[231]~382_combout\);

-- Location: LCCOMB_X76_Y24_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[230]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[230]~383_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[213]~371_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[230]~383_combout\);

-- Location: LCCOMB_X82_Y25_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[230]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[230]~309_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[230]~309_combout\);

-- Location: LCCOMB_X80_Y25_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[229]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[229]~384_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[212]~372_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[229]~384_combout\);

-- Location: LCCOMB_X81_Y24_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[229]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[229]~310_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[229]~310_combout\);

-- Location: LCCOMB_X75_Y25_N0
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[228]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[228]~385_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[211]~373_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[228]~385_combout\);

-- Location: LCCOMB_X82_Y25_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[228]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[228]~311_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[228]~311_combout\);

-- Location: LCCOMB_X82_Y25_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[227]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[227]~312_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[227]~312_combout\);

-- Location: LCCOMB_X77_Y25_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[227]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[227]~386_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\) # 
-- ((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[210]~374_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[227]~386_combout\);

-- Location: LCCOMB_X81_Y24_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\);

-- Location: LCCOMB_X81_Y24_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[209]~396_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\);

-- Location: LCCOMB_X81_Y24_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\ = (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\);

-- Location: LCCOMB_X81_Y24_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\);

-- Location: LCCOMB_X80_Y24_N2
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\)))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\);

-- Location: LCCOMB_X80_Y24_N4
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & ((((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\)))))
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\);

-- Location: LCCOMB_X80_Y24_N6
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[227]~312_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[227]~386_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[227]~312_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[227]~386_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X80_Y24_N8
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[228]~385_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[228]~311_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[228]~385_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[228]~311_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X80_Y24_N10
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[229]~384_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[229]~310_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[229]~384_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[229]~310_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\);

-- Location: LCCOMB_X80_Y24_N12
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[230]~383_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[230]~309_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[230]~383_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[230]~309_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\);

-- Location: LCCOMB_X80_Y24_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[231]~308_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[231]~382_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[231]~308_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[231]~382_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\);

-- Location: LCCOMB_X80_Y24_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[232]~307_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[232]~381_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[232]~307_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[232]~381_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\);

-- Location: LCCOMB_X80_Y24_N18
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[233]~380_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[233]~306_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[233]~380_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[233]~306_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\);

-- Location: LCCOMB_X80_Y24_N20
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[234]~379_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[234]~305_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[234]~379_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[234]~305_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\);

-- Location: LCCOMB_X80_Y24_N22
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[235]~378_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[235]~304_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[235]~378_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[235]~304_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\);

-- Location: LCCOMB_X80_Y24_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[236]~303_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[236]~377_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[236]~303_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[236]~377_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\);

-- Location: LCCOMB_X80_Y24_N26
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ = CARRY((!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[237]~302_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[237]~376_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[237]~302_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[237]~376_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\);

-- Location: LCCOMB_X80_Y24_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ = CARRY((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[238]~375_combout\) # ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[238]~301_combout\) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[238]~375_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[238]~301_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\,
	cout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\);

-- Location: LCCOMB_X80_Y24_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = !\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X79_Y24_N14
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~316_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[224]~315_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\);

-- Location: LCCOMB_X81_Y24_N16
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\) # 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~313_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[226]~387_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\);

-- Location: LCCOMB_X80_Y30_N20
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[73]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[73]~182_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\) # 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[67]~192_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[73]~182_combout\);

-- Location: LCCOMB_X79_Y30_N24
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[73]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[73]~168_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[73]~168_combout\);

-- Location: LCCOMB_X80_Y30_N30
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[72]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[72]~193_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (s_averageTReactA(3))) # (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => s_averageTReactA(3),
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[72]~193_combout\);

-- Location: LCCOMB_X79_Y30_N16
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[72]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[72]~169_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[72]~169_combout\);

-- Location: LCCOMB_X79_Y30_N22
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[71]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[71]~171_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[71]~171_combout\);

-- Location: LCCOMB_X80_Y30_N22
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[71]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[71]~170_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & s_averageTReactA(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => s_averageTReactA(2),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[71]~170_combout\);

-- Location: LCCOMB_X79_Y30_N26
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[70]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[70]~173_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & s_averageTReactA(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => s_averageTReactA(1),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[70]~173_combout\);

-- Location: LCCOMB_X79_Y30_N28
\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[70]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[70]~172_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & s_averageTReactA(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => s_averageTReactA(1),
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[70]~172_combout\);

-- Location: LCCOMB_X79_Y30_N2
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[70]~173_combout\) # (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[70]~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[70]~173_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[70]~172_combout\,
	datad => VCC,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\);

-- Location: LCCOMB_X79_Y30_N4
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[71]~171_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[71]~170_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[71]~171_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[71]~170_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\);

-- Location: LCCOMB_X79_Y30_N6
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ & ((\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[72]~193_combout\) # 
-- (\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[72]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[72]~193_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[72]~169_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\);

-- Location: LCCOMB_X79_Y30_N8
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[73]~182_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[73]~168_combout\ & 
-- !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[73]~182_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|StageOut[73]~168_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\,
	cout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y30_N10
\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y24_N28
\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\);

-- Location: LCCOMB_X79_Y24_N24
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\);

-- Location: LCCOMB_X81_Y24_N30
\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~314_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[225]~397_combout\,
	combout => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\);

-- Location: LCCOMB_X80_Y4_N16
\Bin7SegDecoder_5|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|Mux6~0_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ $ (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ $ (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	combout => \Bin7SegDecoder_5|Mux6~0_combout\);

-- Location: LCCOMB_X80_Y4_N18
\Bin7SegDecoder_5|decOut_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|decOut_n[0]~2_combout\ = (\Bin7SegDecoder_5|Mux6~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_5|Mux6~0_combout\,
	combout => \Bin7SegDecoder_5|decOut_n[0]~2_combout\);

-- Location: LCCOMB_X80_Y4_N28
\Bin7SegDecoder_5|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|Mux5~0_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\)) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\))))) # 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ $ 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	combout => \Bin7SegDecoder_5|Mux5~0_combout\);

-- Location: LCCOMB_X80_Y4_N6
\Bin7SegDecoder_5|decOut_n[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|decOut_n[1]~3_combout\ = (\Bin7SegDecoder_5|Mux5~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_5|Mux5~0_combout\,
	combout => \Bin7SegDecoder_5|decOut_n[1]~3_combout\);

-- Location: LCCOMB_X80_Y4_N8
\Bin7SegDecoder_5|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|Mux4~0_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ & 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & !\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	combout => \Bin7SegDecoder_5|Mux4~0_combout\);

-- Location: LCCOMB_X80_Y4_N10
\Bin7SegDecoder_5|decOut_n[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|decOut_n[2]~4_combout\ = (\Bin7SegDecoder_5|Mux4~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datac => \Bin7SegDecoder_5|Mux4~0_combout\,
	combout => \Bin7SegDecoder_5|decOut_n[2]~4_combout\);

-- Location: LCCOMB_X80_Y4_N20
\Bin7SegDecoder_5|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|Mux3~0_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ & 
-- !\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ & 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ $ (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	combout => \Bin7SegDecoder_5|Mux3~0_combout\);

-- Location: LCCOMB_X80_Y4_N14
\Bin7SegDecoder_5|decOut_n[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|decOut_n[3]~5_combout\ = (\Bin7SegDecoder_5|Mux3~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_5|Mux3~0_combout\,
	combout => \Bin7SegDecoder_5|decOut_n[3]~5_combout\);

-- Location: LCCOMB_X80_Y4_N12
\Bin7SegDecoder_5|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|Mux2~0_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ & 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & 
-- (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\)) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	combout => \Bin7SegDecoder_5|Mux2~0_combout\);

-- Location: LCCOMB_X80_Y4_N30
\Bin7SegDecoder_5|decOut_n[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|decOut_n[4]~6_combout\ = (\Bin7SegDecoder_5|Mux2~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_5|Mux2~0_combout\,
	combout => \Bin7SegDecoder_5|decOut_n[4]~6_combout\);

-- Location: LCCOMB_X80_Y4_N24
\Bin7SegDecoder_5|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|Mux1~0_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ & 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ & 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ $ (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	combout => \Bin7SegDecoder_5|Mux1~0_combout\);

-- Location: LCCOMB_X80_Y4_N26
\Bin7SegDecoder_5|decOut_n[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|decOut_n[5]~7_combout\ = (\Bin7SegDecoder_5|Mux1~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_5|Mux1~0_combout\,
	combout => \Bin7SegDecoder_5|decOut_n[5]~7_combout\);

-- Location: LCCOMB_X80_Y4_N4
\Bin7SegDecoder_5|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|Mux0~0_combout\ = (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\) # 
-- (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\ $ (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\)))) # (!\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\ & 
-- ((\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\) # (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\ $ (\Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[241]~318_combout\,
	datab => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[243]~320_combout\,
	datac => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[240]~317_combout\,
	datad => \Bin2BCD_A|Mod1|auto_generated|divider|divider|StageOut[242]~319_combout\,
	combout => \Bin7SegDecoder_5|Mux0~0_combout\);

-- Location: LCCOMB_X74_Y4_N20
\Bin7SegDecoder_5|decOut_n[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_5|decOut_n[6]~8_combout\ = (\ReactTimeFSM|enableHyphen~1_combout\ & (((!\Bin7SegDecoder_5|Mux0~0_combout\)) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\))) # (!\ReactTimeFSM|enableHyphen~1_combout\ & (!\ReactTimeFSM|Selector0~1_combout\ & 
-- ((!\Bin7SegDecoder_5|Mux0~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|enableHyphen~1_combout\,
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datac => \ReactTimeFSM|Selector0~1_combout\,
	datad => \Bin7SegDecoder_5|Mux0~0_combout\,
	combout => \Bin7SegDecoder_5|decOut_n[6]~8_combout\);

-- Location: LCCOMB_X75_Y24_N18
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (GND)
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY(!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X75_Y24_N20
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)) # 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & VCC))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X75_Y24_N22
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & VCC)) # 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ $ (GND)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X75_Y24_N24
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY(!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y24_N26
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y24_N6
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\);

-- Location: LCCOMB_X77_Y24_N24
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\);

-- Location: LCCOMB_X77_Y24_N12
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~102_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~102_combout\);

-- Location: LCCOMB_X77_Y24_N28
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X77_Y24_N4
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~103_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~103_combout\);

-- Location: LCCOMB_X77_Y24_N14
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~102_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~103_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~102_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~102_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[35]~103_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X77_Y24_N16
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~101_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[36]~100_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X77_Y24_N26
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[38]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[38]~96_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[38]~96_combout\);

-- Location: LCCOMB_X75_Y24_N12
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[38]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[38]~97_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[38]~97_combout\);

-- Location: LCCOMB_X77_Y24_N10
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\);

-- Location: LCCOMB_X77_Y24_N8
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\);

-- Location: LCCOMB_X77_Y24_N18
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\)))))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~99_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[37]~98_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X77_Y24_N20
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[38]~96_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[38]~97_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[38]~96_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[38]~97_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y24_N22
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y22_N26
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[43]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[43]~104_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[43]~104_combout\);

-- Location: LCCOMB_X77_Y24_N2
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[43]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[43]~151_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[43]~151_combout\);

-- Location: LCCOMB_X77_Y22_N12
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\);

-- Location: LCCOMB_X77_Y24_N0
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\);

-- Location: LCCOMB_X77_Y22_N10
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\);

-- Location: LCCOMB_X77_Y24_N30
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\);

-- Location: LCCOMB_X77_Y22_N28
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X77_Y22_N30
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~108_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~108_combout\);

-- Location: LCCOMB_X77_Y22_N8
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~107_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~107_combout\);

-- Location: LCCOMB_X77_Y22_N14
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~108_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~107_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~108_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~108_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[40]~107_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X77_Y22_N16
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~106_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X77_Y22_N18
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\)))))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~105_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X77_Y22_N20
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[43]~104_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[43]~151_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[43]~104_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[43]~151_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y22_N22
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y22_N4
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[48]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[48]~139_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\) # 
-- ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[42]~152_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[48]~139_combout\);

-- Location: LCCOMB_X77_Y22_N0
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[48]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[48]~109_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[48]~109_combout\);

-- Location: LCCOMB_X79_Y22_N26
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\);

-- Location: LCCOMB_X77_Y22_N6
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\) # 
-- ((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[41]~153_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\);

-- Location: LCCOMB_X77_Y22_N24
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\);

-- Location: LCCOMB_X79_Y22_N4
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\);

-- Location: LCCOMB_X79_Y22_N6
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~112_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~112_combout\);

-- Location: LCCOMB_X79_Y22_N24
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X79_Y22_N18
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~113_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~113_combout\);

-- Location: LCCOMB_X79_Y22_N8
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~112_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~113_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~112_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~112_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[45]~113_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X79_Y22_N10
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~111_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X79_Y22_N12
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\)))))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~110_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X79_Y22_N14
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[48]~139_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[48]~109_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[48]~139_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[48]~109_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y22_N16
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y22_N20
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[53]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[53]~114_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[53]~114_combout\);

-- Location: LCCOMB_X79_Y22_N22
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[53]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[53]~141_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\) # 
-- ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[47]~140_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[53]~141_combout\);

-- Location: LCCOMB_X79_Y21_N22
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\);

-- Location: LCCOMB_X79_Y22_N28
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\) # 
-- ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[46]~154_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\);

-- Location: LCCOMB_X79_Y22_N30
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\);

-- Location: LCCOMB_X79_Y21_N4
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\);

-- Location: LCCOMB_X79_Y21_N30
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~117_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~117_combout\);

-- Location: LCCOMB_X79_Y21_N28
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X79_Y21_N18
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~118_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~118_combout\);

-- Location: LCCOMB_X79_Y21_N8
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~117_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~118_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~117_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~117_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[50]~118_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X79_Y21_N10
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~116_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X79_Y21_N12
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\)))))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~115_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X79_Y21_N14
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[53]~114_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[53]~141_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[53]~114_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[53]~141_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y21_N16
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y19_N22
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~122_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~122_combout\);

-- Location: LCCOMB_X80_Y19_N28
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X80_Y19_N20
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~123_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~123_combout\);

-- Location: LCCOMB_X80_Y19_N8
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~122_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~123_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~122_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~122_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[55]~123_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X79_Y21_N24
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[58]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[58]~143_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\) # 
-- ((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[52]~142_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[58]~143_combout\);

-- Location: LCCOMB_X80_Y19_N18
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[58]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\);

-- Location: LCCOMB_X80_Y19_N4
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\);

-- Location: LCCOMB_X79_Y21_N26
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\) # 
-- ((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[51]~155_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\);

-- Location: LCCOMB_X79_Y21_N20
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\);

-- Location: LCCOMB_X80_Y19_N2
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\);

-- Location: LCCOMB_X80_Y19_N10
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~121_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X80_Y19_N12
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\)))))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~120_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X80_Y19_N14
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[58]~143_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[58]~143_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[58]~119_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y19_N16
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y19_N26
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[63]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[63]~145_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\) # 
-- ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[57]~144_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[63]~145_combout\);

-- Location: LCCOMB_X81_Y19_N2
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[63]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\);

-- Location: LCCOMB_X81_Y19_N26
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\);

-- Location: LCCOMB_X80_Y19_N24
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\) # 
-- ((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[56]~156_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\);

-- Location: LCCOMB_X81_Y19_N24
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\);

-- Location: LCCOMB_X80_Y19_N30
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\);

-- Location: LCCOMB_X81_Y19_N30
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~127_combout\ = (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~127_combout\);

-- Location: LCCOMB_X81_Y19_N0
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X81_Y19_N16
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~128_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~128_combout\);

-- Location: LCCOMB_X81_Y19_N4
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~127_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~128_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~127_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~127_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[60]~128_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X81_Y19_N6
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~126_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X81_Y19_N8
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\)))))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~125_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X81_Y19_N10
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[63]~145_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[63]~145_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[63]~124_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y19_N12
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y19_N14
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\) # 
-- ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[61]~157_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\);

-- Location: LCCOMB_X82_Y18_N2
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\);

-- Location: LCCOMB_X81_Y19_N28
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\);

-- Location: LCCOMB_X82_Y18_N4
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\);

-- Location: LCCOMB_X82_Y18_N10
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\);

-- Location: LCCOMB_X82_Y18_N20
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\);

-- Location: LCCOMB_X82_Y18_N8
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~133_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~133_combout\);

-- Location: LCCOMB_X82_Y18_N22
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~133_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~132_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[65]~133_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X82_Y18_N24
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\)))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~131_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X82_Y18_N26
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\)))) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\)))))
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~130_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X81_Y19_N20
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[68]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[68]~147_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\) # 
-- ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[62]~146_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[68]~147_combout\);

-- Location: LCCOMB_X81_Y19_N22
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[68]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[68]~129_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[68]~129_combout\);

-- Location: LCCOMB_X82_Y18_N28
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[68]~147_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[68]~129_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[68]~147_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[68]~129_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X82_Y18_N30
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X83_Y18_N10
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[73]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[73]~134_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[73]~134_combout\);

-- Location: LCCOMB_X82_Y18_N6
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[73]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\) # 
-- ((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[67]~148_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\);

-- Location: LCCOMB_X82_Y18_N16
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[72]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[72]~150_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\) # 
-- ((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[66]~158_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[72]~150_combout\);

-- Location: LCCOMB_X83_Y18_N4
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[72]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[72]~135_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[72]~135_combout\);

-- Location: LCCOMB_X83_Y18_N6
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[71]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[71]~136_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[71]~136_combout\);

-- Location: LCCOMB_X82_Y18_N18
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[71]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[71]~159_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[71]~159_combout\);

-- Location: LCCOMB_X83_Y18_N12
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\ = !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\);

-- Location: LCCOMB_X83_Y18_N30
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[70]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[70]~138_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[70]~138_combout\);

-- Location: LCCOMB_X83_Y18_N8
\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[70]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[70]~137_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[70]~137_combout\);

-- Location: LCCOMB_X83_Y18_N18
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\ = CARRY((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[70]~138_combout\) # (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[70]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[70]~138_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[70]~137_combout\,
	datad => VCC,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\);

-- Location: LCCOMB_X83_Y18_N20
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[71]~136_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[71]~159_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[71]~136_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[71]~159_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\);

-- Location: LCCOMB_X83_Y18_N22
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ & ((\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[72]~150_combout\) # 
-- (\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[72]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[72]~150_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[72]~135_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\);

-- Location: LCCOMB_X83_Y18_N24
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[73]~134_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\ & 
-- !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[73]~134_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\,
	cout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X83_Y18_N26
\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y20_N10
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (GND)
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY(!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X75_Y20_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)) # 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & VCC))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X75_Y20_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & VCC)) 
-- # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ $ (GND)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X75_Y20_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY(!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X75_Y20_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ $ (GND)
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY(!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X75_Y20_N20
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY(!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X75_Y20_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ $ (GND)
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY(!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X75_Y20_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY(!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X75_Y20_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ $ (GND)
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY(!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X75_Y20_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY(!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X75_Y20_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X73_Y20_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[170]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\);

-- Location: LCCOMB_X73_Y20_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[169]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\);

-- Location: LCCOMB_X73_Y20_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[168]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\);

-- Location: LCCOMB_X74_Y20_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[167]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\);

-- Location: LCCOMB_X75_Y20_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[166]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\);

-- Location: LCCOMB_X73_Y20_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[165]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\);

-- Location: LCCOMB_X73_Y20_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[164]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\);

-- Location: LCCOMB_X75_Y20_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\);

-- Location: LCCOMB_X75_Y20_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\);

-- Location: LCCOMB_X75_Y20_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\);

-- Location: LCCOMB_X74_Y20_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\);

-- Location: LCCOMB_X75_Y20_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\);

-- Location: LCCOMB_X74_Y20_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\);

-- Location: LCCOMB_X74_Y21_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X74_Y21_N20
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~156_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~156_combout\);

-- Location: LCCOMB_X74_Y21_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~155_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~155_combout\);

-- Location: LCCOMB_X74_Y20_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~156_combout\) # (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~155_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~156_combout\) # (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~156_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[160]~155_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X74_Y20_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~154_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[161]~153_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X74_Y20_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\)))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~151_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[162]~152_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X74_Y20_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~149_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[163]~150_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X74_Y20_N10
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\ & ((GND) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\))) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ $ (GND)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[164]~148_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X74_Y20_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & VCC)) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[165]~147_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X74_Y20_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\ & ((GND) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\))) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ $ (GND)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[166]~146_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X74_Y20_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & VCC)) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[167]~145_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X74_Y20_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\ & ((GND) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\))) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ $ (GND)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[168]~144_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X74_Y20_N20
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & VCC)) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[169]~143_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X74_Y20_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\ & ((GND) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\))) 
-- # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ $ (GND)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[170]~142_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X74_Y20_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X73_Y20_N20
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\);

-- Location: LCCOMB_X73_Y20_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\);

-- Location: LCCOMB_X73_Y20_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\);

-- Location: LCCOMB_X73_Y20_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\);

-- Location: LCCOMB_X73_Y20_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & 
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\);

-- Location: LCCOMB_X74_Y18_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\);

-- Location: LCCOMB_X75_Y18_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\);

-- Location: LCCOMB_X75_Y18_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\);

-- Location: LCCOMB_X74_Y21_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\);

-- Location: LCCOMB_X74_Y21_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\);

-- Location: LCCOMB_X73_Y20_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\);

-- Location: LCCOMB_X73_Y20_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\);

-- Location: LCCOMB_X73_Y20_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\);

-- Location: LCCOMB_X73_Y17_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\);

-- Location: LCCOMB_X75_Y18_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\);

-- Location: LCCOMB_X74_Y18_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\);

-- Location: LCCOMB_X74_Y20_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\);

-- Location: LCCOMB_X73_Y18_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\);

-- Location: LCCOMB_X75_Y18_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\);

-- Location: LCCOMB_X75_Y18_N10
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\);

-- Location: LCCOMB_X74_Y21_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\);

-- Location: LCCOMB_X74_Y21_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\);

-- Location: LCCOMB_X73_Y17_N20
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X73_Y17_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~169_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~169_combout\);

-- Location: LCCOMB_X73_Y18_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~168_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~168_combout\);

-- Location: LCCOMB_X74_Y18_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~169_combout\) # (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~168_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~169_combout\) # (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~169_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[176]~168_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X74_Y18_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~167_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X74_Y18_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\)))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~166_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X74_Y18_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~165_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X74_Y18_N10
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~164_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X74_Y18_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~163_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X74_Y18_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X74_Y18_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~161_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X74_Y18_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~160_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X74_Y18_N20
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~159_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X74_Y18_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~158_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X74_Y18_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X74_Y18_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X73_Y20_N10
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[187]~219_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\);

-- Location: LCCOMB_X73_Y18_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\);

-- Location: LCCOMB_X76_Y18_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\);

-- Location: LCCOMB_X73_Y20_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[186]~220_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\);

-- Location: LCCOMB_X76_Y18_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\);

-- Location: LCCOMB_X73_Y18_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[185]~221_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\);

-- Location: LCCOMB_X75_Y18_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[184]~222_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\);

-- Location: LCCOMB_X75_Y18_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\);

-- Location: LCCOMB_X74_Y21_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[183]~223_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\);

-- Location: LCCOMB_X73_Y18_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\);

-- Location: LCCOMB_X73_Y18_N20
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\);

-- Location: LCCOMB_X73_Y20_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[182]~224_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\);

-- Location: LCCOMB_X73_Y17_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\);

-- Location: LCCOMB_X73_Y17_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[181]~225_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\);

-- Location: LCCOMB_X76_Y18_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\);

-- Location: LCCOMB_X74_Y18_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[180]~262_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\);

-- Location: LCCOMB_X73_Y18_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[179]~263_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\);

-- Location: LCCOMB_X73_Y18_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\);

-- Location: LCCOMB_X75_Y18_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[178]~264_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\);

-- Location: LCCOMB_X75_Y18_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\);

-- Location: LCCOMB_X74_Y21_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[177]~265_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\);

-- Location: LCCOMB_X73_Y18_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\);

-- Location: LCCOMB_X73_Y17_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\);

-- Location: LCCOMB_X73_Y17_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\);

-- Location: LCCOMB_X76_Y18_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X76_Y18_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~183_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~183_combout\);

-- Location: LCCOMB_X76_Y18_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~182_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~182_combout\);

-- Location: LCCOMB_X72_Y18_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~183_combout\) # (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~182_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~183_combout\) # (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~182_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~183_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[192]~182_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X72_Y18_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~181_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X72_Y18_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\)))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~180_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X72_Y18_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~179_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X72_Y18_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~178_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\);

-- Location: LCCOMB_X72_Y18_N10
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~177_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\);

-- Location: LCCOMB_X72_Y18_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~176_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\);

-- Location: LCCOMB_X72_Y18_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~175_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\);

-- Location: LCCOMB_X72_Y18_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~174_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\);

-- Location: LCCOMB_X72_Y18_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~173_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\);

-- Location: LCCOMB_X72_Y18_N20
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~172_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\);

-- Location: LCCOMB_X72_Y18_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~171_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\);

-- Location: LCCOMB_X72_Y18_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~170_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\);

-- Location: LCCOMB_X72_Y18_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X75_Y18_N20
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\);

-- Location: LCCOMB_X73_Y18_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[204]~226_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\);

-- Location: LCCOMB_X76_Y18_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\);

-- Location: LCCOMB_X76_Y18_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[203]~227_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\);

-- Location: LCCOMB_X73_Y18_N10
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[202]~228_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\);

-- Location: LCCOMB_X73_Y18_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\);

-- Location: LCCOMB_X75_Y18_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[201]~229_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\);

-- Location: LCCOMB_X75_Y18_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\);

-- Location: LCCOMB_X74_Y21_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[200]~230_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\);

-- Location: LCCOMB_X74_Y21_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\);

-- Location: LCCOMB_X72_Y18_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\);

-- Location: LCCOMB_X73_Y18_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[199]~231_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\);

-- Location: LCCOMB_X73_Y17_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\);

-- Location: LCCOMB_X73_Y17_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[198]~232_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\);

-- Location: LCCOMB_X76_Y18_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[197]~233_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\);

-- Location: LCCOMB_X75_Y17_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\);

-- Location: LCCOMB_X73_Y18_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[196]~234_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\);

-- Location: LCCOMB_X72_Y18_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\);

-- Location: LCCOMB_X75_Y18_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[195]~235_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\);

-- Location: LCCOMB_X75_Y18_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\);

-- Location: LCCOMB_X74_Y21_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\);

-- Location: LCCOMB_X74_Y21_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[194]~236_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\);

-- Location: LCCOMB_X73_Y17_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[193]~266_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\);

-- Location: LCCOMB_X73_Y17_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\);

-- Location: LCCOMB_X76_Y18_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\);

-- Location: LCCOMB_X73_Y17_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\);

-- Location: LCCOMB_X75_Y15_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ = !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\);

-- Location: LCCOMB_X75_Y15_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~198_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~198_combout\);

-- Location: LCCOMB_X75_Y15_N10
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~197_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~197_combout\);

-- Location: LCCOMB_X74_Y17_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~198_combout\) # (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~197_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~198_combout\) # (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~198_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[208]~197_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X74_Y17_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~196_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X74_Y17_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\)))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~195_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X74_Y17_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~194_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

-- Location: LCCOMB_X74_Y17_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~193_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\);

-- Location: LCCOMB_X74_Y17_N10
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~192_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~9\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\);

-- Location: LCCOMB_X74_Y17_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~191_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~11\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\);

-- Location: LCCOMB_X74_Y17_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~190_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~13\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\);

-- Location: LCCOMB_X74_Y17_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~189_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~15\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\);

-- Location: LCCOMB_X74_Y17_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~188_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~17\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\);

-- Location: LCCOMB_X74_Y17_N20
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~187_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~19\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\);

-- Location: LCCOMB_X74_Y17_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~186_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~21\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\);

-- Location: LCCOMB_X74_Y17_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\) # (GND))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~185_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~23\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\);

-- Location: LCCOMB_X74_Y17_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~184_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~25\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~27\);

-- Location: LCCOMB_X74_Y17_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ = \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~27\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\);

-- Location: LCCOMB_X76_Y18_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[238]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[238]~249_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[221]~237_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[238]~249_combout\);

-- Location: LCCOMB_X75_Y17_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[238]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[238]~199_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[238]~199_combout\);

-- Location: LCCOMB_X75_Y17_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[237]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[237]~200_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[237]~200_combout\);

-- Location: LCCOMB_X76_Y18_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[237]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[237]~250_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[220]~238_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[237]~250_combout\);

-- Location: LCCOMB_X73_Y18_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[236]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[236]~251_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[219]~239_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[236]~251_combout\);

-- Location: LCCOMB_X75_Y17_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[236]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[236]~201_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[236]~201_combout\);

-- Location: LCCOMB_X75_Y18_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[235]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[235]~252_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[218]~240_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[235]~252_combout\);

-- Location: LCCOMB_X75_Y17_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[235]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[235]~202_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[235]~202_combout\);

-- Location: LCCOMB_X74_Y21_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[234]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[234]~253_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[217]~241_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[234]~253_combout\);

-- Location: LCCOMB_X75_Y17_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[234]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[234]~203_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[234]~203_combout\);

-- Location: LCCOMB_X73_Y18_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[233]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[233]~254_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[216]~242_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[233]~254_combout\);

-- Location: LCCOMB_X75_Y17_N20
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[233]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[233]~204_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[233]~204_combout\);

-- Location: LCCOMB_X75_Y17_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[232]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[232]~205_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[232]~205_combout\);

-- Location: LCCOMB_X73_Y17_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[232]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[232]~255_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[215]~243_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[232]~255_combout\);

-- Location: LCCOMB_X75_Y17_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[231]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[231]~256_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[214]~244_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[231]~256_combout\);

-- Location: LCCOMB_X75_Y17_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[231]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[231]~206_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[231]~206_combout\);

-- Location: LCCOMB_X75_Y17_N10
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[230]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[230]~207_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[230]~207_combout\);

-- Location: LCCOMB_X73_Y17_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[230]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[230]~257_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[213]~245_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[230]~257_combout\);

-- Location: LCCOMB_X75_Y17_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[229]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[229]~208_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[229]~208_combout\);

-- Location: LCCOMB_X75_Y18_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[229]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[229]~258_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[212]~246_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[229]~258_combout\);

-- Location: LCCOMB_X74_Y17_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[228]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[228]~209_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[228]~209_combout\);

-- Location: LCCOMB_X74_Y21_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[228]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[228]~259_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[211]~247_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[228]~259_combout\);

-- Location: LCCOMB_X75_Y17_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[227]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[227]~210_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[227]~210_combout\);

-- Location: LCCOMB_X73_Y17_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[227]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[227]~260_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[210]~248_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[227]~260_combout\);

-- Location: LCCOMB_X75_Y15_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\) # 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[209]~267_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\);

-- Location: LCCOMB_X75_Y17_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\);

-- Location: LCCOMB_X75_Y15_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- ((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\);

-- Location: LCCOMB_X75_Y15_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\ = (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\);

-- Location: LCCOMB_X75_Y15_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\ = !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\);

-- Location: LCCOMB_X75_Y15_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~30_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\);

-- Location: LCCOMB_X75_Y15_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\);

-- Location: LCCOMB_X76_Y17_N0
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ = (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\) # (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\) # (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\);

-- Location: LCCOMB_X76_Y17_N2
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\)))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~3\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\);

-- Location: LCCOMB_X76_Y17_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & ((((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\)))))
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~5\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~7\);

-- Location: LCCOMB_X76_Y17_N6
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[227]~210_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[227]~260_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[227]~210_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[227]~260_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~7\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X76_Y17_N8
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[228]~209_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[228]~259_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[228]~209_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[228]~259_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X76_Y17_N10
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[229]~208_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[229]~258_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[229]~208_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[229]~258_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\);

-- Location: LCCOMB_X76_Y17_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[230]~207_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[230]~257_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[230]~207_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[230]~257_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\);

-- Location: LCCOMB_X76_Y17_N14
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[231]~256_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[231]~206_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[231]~256_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[231]~206_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\);

-- Location: LCCOMB_X76_Y17_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[232]~205_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[232]~255_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[232]~205_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[232]~255_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\);

-- Location: LCCOMB_X76_Y17_N18
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[233]~254_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[233]~204_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[233]~254_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[233]~204_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\);

-- Location: LCCOMB_X76_Y17_N20
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[234]~253_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[234]~203_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[234]~253_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[234]~203_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\);

-- Location: LCCOMB_X76_Y17_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[235]~252_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[235]~202_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[235]~252_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[235]~202_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\);

-- Location: LCCOMB_X76_Y17_N24
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[236]~251_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[236]~201_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[236]~251_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[236]~201_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\);

-- Location: LCCOMB_X76_Y17_N26
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ = CARRY((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[237]~200_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[237]~250_combout\ & 
-- !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[237]~200_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[237]~250_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\);

-- Location: LCCOMB_X76_Y17_N28
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ = CARRY((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[238]~249_combout\) # ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[238]~199_combout\) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[238]~249_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[238]~199_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\,
	cout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\);

-- Location: LCCOMB_X76_Y17_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = !\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X75_Y15_N16
\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ = !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\);

-- Location: LCCOMB_X75_Y15_N12
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\);

-- Location: LCCOMB_X75_Y15_N4
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~212_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[225]~268_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\);

-- Location: LCCOMB_X75_Y15_N22
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~213_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[224]~214_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\);

-- Location: LCCOMB_X75_Y15_N30
\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\) # 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~261_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[226]~211_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	combout => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\);

-- Location: LCCOMB_X76_Y7_N8
\Bin7SegDecoder_6|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|Mux6~0_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ $ (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ $ (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	combout => \Bin7SegDecoder_6|Mux6~0_combout\);

-- Location: LCCOMB_X80_Y4_N22
\Bin7SegDecoder_6|decOut_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|decOut_n[0]~2_combout\ = (\Bin7SegDecoder_6|Mux6~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_6|Mux6~0_combout\,
	datad => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	combout => \Bin7SegDecoder_6|decOut_n[0]~2_combout\);

-- Location: LCCOMB_X76_Y7_N10
\Bin7SegDecoder_6|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|Mux5~0_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\)))) # 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ $ 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	combout => \Bin7SegDecoder_6|Mux5~0_combout\);

-- Location: LCCOMB_X76_Y7_N24
\Bin7SegDecoder_6|decOut_n[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|decOut_n[1]~3_combout\ = (\Bin7SegDecoder_6|Mux5~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_6|Mux5~0_combout\,
	combout => \Bin7SegDecoder_6|decOut_n[1]~3_combout\);

-- Location: LCCOMB_X76_Y7_N30
\Bin7SegDecoder_6|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|Mux4~0_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ & 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	combout => \Bin7SegDecoder_6|Mux4~0_combout\);

-- Location: LCCOMB_X74_Y4_N8
\Bin7SegDecoder_6|decOut_n[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|decOut_n[2]~4_combout\ = (\Bin7SegDecoder_6|Mux4~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_6|Mux4~0_combout\,
	combout => \Bin7SegDecoder_6|decOut_n[2]~4_combout\);

-- Location: LCCOMB_X76_Y7_N20
\Bin7SegDecoder_6|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|Mux3~0_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\)) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & 
-- \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ & 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ $ (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	combout => \Bin7SegDecoder_6|Mux3~0_combout\);

-- Location: LCCOMB_X76_Y7_N2
\Bin7SegDecoder_6|decOut_n[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|decOut_n[3]~5_combout\ = (\Bin7SegDecoder_6|Mux3~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_6|Mux3~0_combout\,
	combout => \Bin7SegDecoder_6|decOut_n[3]~5_combout\);

-- Location: LCCOMB_X76_Y7_N0
\Bin7SegDecoder_6|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|Mux2~0_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & 
-- ((!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	combout => \Bin7SegDecoder_6|Mux2~0_combout\);

-- Location: LCCOMB_X76_Y7_N18
\Bin7SegDecoder_6|decOut_n[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|decOut_n[4]~6_combout\ = (\Bin7SegDecoder_6|Mux2~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_6|Mux2~0_combout\,
	combout => \Bin7SegDecoder_6|decOut_n[4]~6_combout\);

-- Location: LCCOMB_X76_Y7_N12
\Bin7SegDecoder_6|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|Mux1~0_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\ $ 
-- (((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\))))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & 
-- (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ & (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\ & !\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	combout => \Bin7SegDecoder_6|Mux1~0_combout\);

-- Location: LCCOMB_X76_Y7_N22
\Bin7SegDecoder_6|decOut_n[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|decOut_n[5]~7_combout\ = (\Bin7SegDecoder_6|Mux1~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_6|Mux1~0_combout\,
	combout => \Bin7SegDecoder_6|decOut_n[5]~7_combout\);

-- Location: LCCOMB_X76_Y7_N4
\Bin7SegDecoder_6|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|Mux0~0_combout\ = (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\) # 
-- (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ $ (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\)))) # (!\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\ & 
-- ((\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\) # (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\ $ (\Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[240]~215_combout\,
	datab => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[242]~217_combout\,
	datac => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[241]~216_combout\,
	datad => \Bin2BCD_A|Mod2|auto_generated|divider|divider|StageOut[243]~218_combout\,
	combout => \Bin7SegDecoder_6|Mux0~0_combout\);

-- Location: LCCOMB_X76_Y7_N28
\Bin7SegDecoder_6|decOut_n[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_6|decOut_n[6]~8_combout\ = (\Bin7SegDecoder_7|decOut_n[3]~2_combout\ & (!\Bin7SegDecoder_6|Mux0~0_combout\ & ((\ReactTimeFSM|enableHyphen~1_combout\) # (!\ReactTimeFSM|Selector0~1_combout\)))) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\ & 
-- (((\ReactTimeFSM|enableHyphen~1_combout\) # (!\ReactTimeFSM|Selector0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datab => \Bin7SegDecoder_6|Mux0~0_combout\,
	datac => \ReactTimeFSM|enableHyphen~1_combout\,
	datad => \ReactTimeFSM|Selector0~1_combout\,
	combout => \Bin7SegDecoder_6|decOut_n[6]~8_combout\);

-- Location: LCCOMB_X80_Y17_N6
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (GND)
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY(!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X80_Y17_N8
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)) # 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & VCC))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X80_Y17_N10
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & VCC)) 
-- # (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ $ (GND)))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X80_Y17_N12
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY(!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y17_N14
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y18_N30
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[53]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[53]~60_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[53]~60_combout\);

-- Location: LCCOMB_X80_Y18_N20
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[53]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[53]~61_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[53]~61_combout\);

-- Location: LCCOMB_X80_Y18_N18
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\ = (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\);

-- Location: LCCOMB_X80_Y18_N0
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\);

-- Location: LCCOMB_X80_Y18_N26
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\ = (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\);

-- Location: LCCOMB_X80_Y18_N4
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\);

-- Location: LCCOMB_X80_Y18_N24
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X80_Y18_N22
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~67_combout\ = (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~67_combout\);

-- Location: LCCOMB_X80_Y18_N16
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~66_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~66_combout\);

-- Location: LCCOMB_X80_Y18_N6
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~67_combout\) # (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~66_combout\)))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~67_combout\) # (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~67_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[50]~66_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X80_Y18_N8
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\)))) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\ & 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\)))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\ & 
-- !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~65_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[51]~64_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X80_Y18_N10
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\)))) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\)))))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~63_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[52]~62_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X80_Y18_N12
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[53]~60_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[53]~61_combout\ & 
-- !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[53]~60_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[53]~61_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y18_N14
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y18_N28
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[58]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[58]~68_combout\ = (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[58]~68_combout\);

-- Location: LCCOMB_X80_Y17_N18
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[58]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[58]~94_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[58]~94_combout\);

-- Location: LCCOMB_X80_Y17_N0
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\ = (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\);

-- Location: LCCOMB_X80_Y17_N16
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\);

-- Location: LCCOMB_X80_Y17_N2
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\ = (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\);

-- Location: LCCOMB_X80_Y18_N2
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\);

-- Location: LCCOMB_X79_Y15_N28
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X79_Y15_N22
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~72_combout\ = (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~72_combout\);

-- Location: LCCOMB_X79_Y15_N24
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~71_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~71_combout\);

-- Location: LCCOMB_X80_Y17_N22
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~72_combout\) # (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~71_combout\)))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~72_combout\) # (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~72_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[55]~71_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X80_Y17_N24
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\)))) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\ & 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\)))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\ & 
-- !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~70_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X80_Y17_N26
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\)))) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\)))))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~69_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X80_Y17_N28
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[58]~68_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[58]~94_combout\ & 
-- !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[58]~68_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[58]~94_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y17_N30
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y17_N20
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\) # 
-- ((!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[56]~96_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\);

-- Location: LCCOMB_X80_Y15_N20
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\);

-- Location: LCCOMB_X79_Y15_N14
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\);

-- Location: LCCOMB_X80_Y15_N2
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\ = (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\);

-- Location: LCCOMB_X80_Y15_N28
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X80_Y15_N24
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~77_combout\ = (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~77_combout\);

-- Location: LCCOMB_X80_Y15_N8
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~76_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~76_combout\);

-- Location: LCCOMB_X80_Y15_N10
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~77_combout\) # (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~76_combout\)))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~77_combout\) # (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~77_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[60]~76_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X80_Y15_N12
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\)))) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\ & 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\)))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\ & 
-- !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~75_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X80_Y15_N14
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\)))) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\)))))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~74_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X80_Y15_N22
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[63]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[63]~73_combout\ = (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[63]~73_combout\);

-- Location: LCCOMB_X80_Y17_N4
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[63]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[63]~88_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\) # 
-- ((!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[57]~95_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[63]~88_combout\);

-- Location: LCCOMB_X80_Y15_N16
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[63]~73_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[63]~88_combout\ & 
-- !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[63]~73_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[63]~88_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y15_N18
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y15_N6
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[68]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[68]~78_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[68]~78_combout\);

-- Location: LCCOMB_X80_Y15_N0
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[68]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[68]~90_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\) # 
-- ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[62]~89_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[68]~90_combout\);

-- Location: LCCOMB_X80_Y15_N30
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\) # 
-- ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[61]~97_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\);

-- Location: LCCOMB_X79_Y15_N16
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\);

-- Location: LCCOMB_X80_Y15_N4
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\);

-- Location: LCCOMB_X79_Y15_N18
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\);

-- Location: LCCOMB_X79_Y15_N12
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~81_combout\ = (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~81_combout\);

-- Location: LCCOMB_X77_Y15_N28
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\ = !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\);

-- Location: LCCOMB_X77_Y15_N8
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~82_combout\ = (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~82_combout\);

-- Location: LCCOMB_X79_Y15_N2
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~81_combout\) # (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~82_combout\)))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~81_combout\) # (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~81_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[65]~82_combout\,
	datad => VCC,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X79_Y15_N4
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\)))) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\ & 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\)))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\ & 
-- !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~80_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X79_Y15_N6
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\)))) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\)))))
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~79_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X79_Y15_N8
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[68]~78_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[68]~90_combout\ & 
-- !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[68]~78_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[68]~90_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y15_N10
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y15_N6
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[73]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[73]~83_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[73]~83_combout\);

-- Location: LCCOMB_X79_Y15_N26
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[73]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[73]~92_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\) # 
-- ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[67]~91_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[73]~92_combout\);

-- Location: LCCOMB_X77_Y15_N12
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[72]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[72]~84_combout\ = (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[72]~84_combout\);

-- Location: LCCOMB_X79_Y15_N20
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[72]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[72]~93_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\) # 
-- ((!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[66]~98_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[72]~93_combout\);

-- Location: LCCOMB_X77_Y15_N26
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[71]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[71]~99_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[71]~99_combout\);

-- Location: LCCOMB_X77_Y15_N14
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[71]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[71]~85_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[71]~85_combout\);

-- Location: LCCOMB_X77_Y15_N30
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\ = !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\);

-- Location: LCCOMB_X77_Y15_N10
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[70]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[70]~87_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\ & !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[70]~87_combout\);

-- Location: LCCOMB_X77_Y15_N4
\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[70]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[70]~86_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[70]~86_combout\);

-- Location: LCCOMB_X77_Y15_N16
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\ = CARRY((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[70]~87_combout\) # (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[70]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[70]~87_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[70]~86_combout\,
	datad => VCC,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\);

-- Location: LCCOMB_X77_Y15_N18
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[71]~99_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[71]~85_combout\ & 
-- !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[71]~99_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[71]~85_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\);

-- Location: LCCOMB_X77_Y15_N20
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[72]~84_combout\) # 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[72]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[72]~84_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[72]~93_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\);

-- Location: LCCOMB_X77_Y15_N22
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[73]~83_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[73]~92_combout\ & 
-- !\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[73]~83_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|StageOut[73]~92_combout\,
	datad => VCC,
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout\,
	cout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y15_N24
\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y4_N18
\Bin7SegDecoder_7|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|Mux6~0_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)))) # 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ $ (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_7|Mux6~0_combout\);

-- Location: LCCOMB_X74_Y4_N12
\Bin7SegDecoder_7|decOut_n[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|decOut_n[0]~3_combout\ = (\Bin7SegDecoder_7|Mux6~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_7|Mux6~0_combout\,
	combout => \Bin7SegDecoder_7|decOut_n[0]~3_combout\);

-- Location: LCCOMB_X74_Y4_N26
\Bin7SegDecoder_7|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|Mux5~0_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ $ (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)))) # 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_7|Mux5~0_combout\);

-- Location: LCCOMB_X74_Y4_N24
\Bin7SegDecoder_7|decOut_n[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|decOut_n[1]~4_combout\ = (\Bin7SegDecoder_7|Mux5~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datac => \Bin7SegDecoder_7|Mux5~0_combout\,
	combout => \Bin7SegDecoder_7|decOut_n[1]~4_combout\);

-- Location: LCCOMB_X74_Y4_N2
\Bin7SegDecoder_7|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|Mux4~0_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))) # 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_7|Mux4~0_combout\);

-- Location: LCCOMB_X74_Y4_N28
\Bin7SegDecoder_7|decOut_n[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|decOut_n[2]~5_combout\ = (\Bin7SegDecoder_7|Mux4~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datad => \Bin7SegDecoder_7|Mux4~0_combout\,
	combout => \Bin7SegDecoder_7|decOut_n[2]~5_combout\);

-- Location: LCCOMB_X74_Y4_N14
\Bin7SegDecoder_7|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|Mux3~0_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)))) # 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)) # 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_7|Mux3~0_combout\);

-- Location: LCCOMB_X74_Y4_N4
\Bin7SegDecoder_7|decOut_n[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|decOut_n[3]~6_combout\ = (\Bin7SegDecoder_7|Mux3~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datac => \Bin7SegDecoder_7|Mux3~0_combout\,
	combout => \Bin7SegDecoder_7|decOut_n[3]~6_combout\);

-- Location: LCCOMB_X74_Y4_N30
\Bin7SegDecoder_7|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|Mux2~0_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_7|Mux2~0_combout\);

-- Location: LCCOMB_X74_Y4_N0
\Bin7SegDecoder_7|decOut_n[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|decOut_n[4]~7_combout\ = (\Bin7SegDecoder_7|Mux2~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datac => \Bin7SegDecoder_7|Mux2~0_combout\,
	combout => \Bin7SegDecoder_7|decOut_n[4]~7_combout\);

-- Location: LCCOMB_X74_Y4_N22
\Bin7SegDecoder_7|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|Mux1~0_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ $ (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)))) # 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_7|Mux1~0_combout\);

-- Location: LCCOMB_X74_Y4_N16
\Bin7SegDecoder_7|decOut_n[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|decOut_n[5]~8_combout\ = (\Bin7SegDecoder_7|Mux1~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datac => \Bin7SegDecoder_7|Mux1~0_combout\,
	combout => \Bin7SegDecoder_7|decOut_n[5]~8_combout\);

-- Location: LCCOMB_X74_Y4_N10
\Bin7SegDecoder_7|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|Mux0~0_combout\ = (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ $ 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))) # 
-- (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ $ 
-- (\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \Bin2BCD_A|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \Bin7SegDecoder_7|Mux0~0_combout\);

-- Location: LCCOMB_X74_Y4_N6
\Bin7SegDecoder_7|decOut_n[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7SegDecoder_7|decOut_n[6]~9_combout\ = (\ReactTimeFSM|enableHyphen~1_combout\ & (((!\Bin7SegDecoder_7|Mux0~0_combout\)) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\))) # (!\ReactTimeFSM|enableHyphen~1_combout\ & (!\ReactTimeFSM|Selector0~1_combout\ & 
-- ((!\Bin7SegDecoder_7|Mux0~0_combout\) # (!\Bin7SegDecoder_7|decOut_n[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReactTimeFSM|enableHyphen~1_combout\,
	datab => \Bin7SegDecoder_7|decOut_n[3]~2_combout\,
	datac => \ReactTimeFSM|Selector0~1_combout\,
	datad => \Bin7SegDecoder_7|Mux0~0_combout\,
	combout => \Bin7SegDecoder_7|decOut_n[6]~9_combout\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDR(17) <= \LEDR[17]~output_o\;

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDG(5) <= \LEDG[5]~output_o\;

ww_LEDG(6) <= \LEDG[6]~output_o\;

ww_LEDG(7) <= \LEDG[7]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;
END structure;


