Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  4 02:04:43 2024
| Host         : LAPTOP-C9J81LRQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.551        0.000                      0                  963        0.137        0.000                      0                  963        4.500        0.000                       0                   490  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.551        0.000                      0                  937        0.137        0.000                      0                  937        4.500        0.000                       0                   490  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.980        0.000                      0                   26        0.472        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_D4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.828ns (16.612%)  route 4.156ns (83.388%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.634     5.155    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  uart_audio_inst/tones/counter_D4_reg[4]/Q
                         net (fo=2, routed)           0.951     6.562    uart_audio_inst/tones/counter_D4[4]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  uart_audio_inst/tones/counter_D4[31]_i_8/O
                         net (fo=1, routed)           0.665     7.351    uart_audio_inst/tones/counter_D4[31]_i_8_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.475 f  uart_audio_inst/tones/counter_D4[31]_i_4/O
                         net (fo=2, routed)           1.394     8.869    uart_audio_inst/tones/counter_D4[31]_i_4_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     8.993 r  uart_audio_inst/tones/counter_D4[31]_i_1/O
                         net (fo=31, routed)          1.146    10.140    uart_audio_inst/tones/temp_D4_1
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.516    14.857    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[1]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X7Y7           FDRE (Setup_fdre_C_R)       -0.429    14.691    uart_audio_inst/tones/counter_D4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_D4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.828ns (16.612%)  route 4.156ns (83.388%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.634     5.155    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  uart_audio_inst/tones/counter_D4_reg[4]/Q
                         net (fo=2, routed)           0.951     6.562    uart_audio_inst/tones/counter_D4[4]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  uart_audio_inst/tones/counter_D4[31]_i_8/O
                         net (fo=1, routed)           0.665     7.351    uart_audio_inst/tones/counter_D4[31]_i_8_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.475 f  uart_audio_inst/tones/counter_D4[31]_i_4/O
                         net (fo=2, routed)           1.394     8.869    uart_audio_inst/tones/counter_D4[31]_i_4_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     8.993 r  uart_audio_inst/tones/counter_D4[31]_i_1/O
                         net (fo=31, routed)          1.146    10.140    uart_audio_inst/tones/temp_D4_1
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.516    14.857    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[2]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X7Y7           FDRE (Setup_fdre_C_R)       -0.429    14.691    uart_audio_inst/tones/counter_D4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_D4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.828ns (16.612%)  route 4.156ns (83.388%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.634     5.155    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  uart_audio_inst/tones/counter_D4_reg[4]/Q
                         net (fo=2, routed)           0.951     6.562    uart_audio_inst/tones/counter_D4[4]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  uart_audio_inst/tones/counter_D4[31]_i_8/O
                         net (fo=1, routed)           0.665     7.351    uart_audio_inst/tones/counter_D4[31]_i_8_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.475 f  uart_audio_inst/tones/counter_D4[31]_i_4/O
                         net (fo=2, routed)           1.394     8.869    uart_audio_inst/tones/counter_D4[31]_i_4_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     8.993 r  uart_audio_inst/tones/counter_D4[31]_i_1/O
                         net (fo=31, routed)          1.146    10.140    uart_audio_inst/tones/temp_D4_1
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.516    14.857    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[3]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X7Y7           FDRE (Setup_fdre_C_R)       -0.429    14.691    uart_audio_inst/tones/counter_D4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_D4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.828ns (16.612%)  route 4.156ns (83.388%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.634     5.155    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  uart_audio_inst/tones/counter_D4_reg[4]/Q
                         net (fo=2, routed)           0.951     6.562    uart_audio_inst/tones/counter_D4[4]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  uart_audio_inst/tones/counter_D4[31]_i_8/O
                         net (fo=1, routed)           0.665     7.351    uart_audio_inst/tones/counter_D4[31]_i_8_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.475 f  uart_audio_inst/tones/counter_D4[31]_i_4/O
                         net (fo=2, routed)           1.394     8.869    uart_audio_inst/tones/counter_D4[31]_i_4_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     8.993 r  uart_audio_inst/tones/counter_D4[31]_i_1/O
                         net (fo=31, routed)          1.146    10.140    uart_audio_inst/tones/temp_D4_1
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.516    14.857    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[4]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X7Y7           FDRE (Setup_fdre_C_R)       -0.429    14.691    uart_audio_inst/tones/counter_D4_reg[4]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_D4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.178%)  route 3.992ns (82.822%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.634     5.155    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  uart_audio_inst/tones/counter_D4_reg[4]/Q
                         net (fo=2, routed)           0.951     6.562    uart_audio_inst/tones/counter_D4[4]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  uart_audio_inst/tones/counter_D4[31]_i_8/O
                         net (fo=1, routed)           0.665     7.351    uart_audio_inst/tones/counter_D4[31]_i_8_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.475 f  uart_audio_inst/tones/counter_D4[31]_i_4/O
                         net (fo=2, routed)           1.394     8.869    uart_audio_inst/tones/counter_D4[31]_i_4_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     8.993 r  uart_audio_inst/tones/counter_D4[31]_i_1/O
                         net (fo=31, routed)          0.982     9.975    uart_audio_inst/tones/temp_D4_1
    SLICE_X7Y8           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.516    14.857    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[5]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y8           FDRE (Setup_fdre_C_R)       -0.429    14.666    uart_audio_inst/tones/counter_D4_reg[5]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_D4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.178%)  route 3.992ns (82.822%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.634     5.155    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  uart_audio_inst/tones/counter_D4_reg[4]/Q
                         net (fo=2, routed)           0.951     6.562    uart_audio_inst/tones/counter_D4[4]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  uart_audio_inst/tones/counter_D4[31]_i_8/O
                         net (fo=1, routed)           0.665     7.351    uart_audio_inst/tones/counter_D4[31]_i_8_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.475 f  uart_audio_inst/tones/counter_D4[31]_i_4/O
                         net (fo=2, routed)           1.394     8.869    uart_audio_inst/tones/counter_D4[31]_i_4_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     8.993 r  uart_audio_inst/tones/counter_D4[31]_i_1/O
                         net (fo=31, routed)          0.982     9.975    uart_audio_inst/tones/temp_D4_1
    SLICE_X7Y8           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.516    14.857    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[6]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y8           FDRE (Setup_fdre_C_R)       -0.429    14.666    uart_audio_inst/tones/counter_D4_reg[6]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_D4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.178%)  route 3.992ns (82.822%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.634     5.155    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  uart_audio_inst/tones/counter_D4_reg[4]/Q
                         net (fo=2, routed)           0.951     6.562    uart_audio_inst/tones/counter_D4[4]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  uart_audio_inst/tones/counter_D4[31]_i_8/O
                         net (fo=1, routed)           0.665     7.351    uart_audio_inst/tones/counter_D4[31]_i_8_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.475 f  uart_audio_inst/tones/counter_D4[31]_i_4/O
                         net (fo=2, routed)           1.394     8.869    uart_audio_inst/tones/counter_D4[31]_i_4_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     8.993 r  uart_audio_inst/tones/counter_D4[31]_i_1/O
                         net (fo=31, routed)          0.982     9.975    uart_audio_inst/tones/temp_D4_1
    SLICE_X7Y8           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.516    14.857    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[7]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y8           FDRE (Setup_fdre_C_R)       -0.429    14.666    uart_audio_inst/tones/counter_D4_reg[7]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_D4_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.178%)  route 3.992ns (82.822%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.634     5.155    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  uart_audio_inst/tones/counter_D4_reg[4]/Q
                         net (fo=2, routed)           0.951     6.562    uart_audio_inst/tones/counter_D4[4]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  uart_audio_inst/tones/counter_D4[31]_i_8/O
                         net (fo=1, routed)           0.665     7.351    uart_audio_inst/tones/counter_D4[31]_i_8_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.475 f  uart_audio_inst/tones/counter_D4[31]_i_4/O
                         net (fo=2, routed)           1.394     8.869    uart_audio_inst/tones/counter_D4[31]_i_4_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     8.993 r  uart_audio_inst/tones/counter_D4[31]_i_1/O
                         net (fo=31, routed)          0.982     9.975    uart_audio_inst/tones/temp_D4_1
    SLICE_X7Y8           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.516    14.857    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[8]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y8           FDRE (Setup_fdre_C_R)       -0.429    14.666    uart_audio_inst/tones/counter_D4_reg[8]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_D4_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.634     5.155    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  uart_audio_inst/tones/counter_D4_reg[4]/Q
                         net (fo=2, routed)           0.951     6.562    uart_audio_inst/tones/counter_D4[4]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  uart_audio_inst/tones/counter_D4[31]_i_8/O
                         net (fo=1, routed)           0.665     7.351    uart_audio_inst/tones/counter_D4[31]_i_8_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.475 f  uart_audio_inst/tones/counter_D4[31]_i_4/O
                         net (fo=2, routed)           1.394     8.869    uart_audio_inst/tones/counter_D4[31]_i_4_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     8.993 r  uart_audio_inst/tones/counter_D4[31]_i_1/O
                         net (fo=31, routed)          0.962     9.955    uart_audio_inst/tones/temp_D4_1
    SLICE_X7Y12          FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.513    14.854    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[21]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X7Y12          FDRE (Setup_fdre_C_R)       -0.429    14.663    uart_audio_inst/tones/counter_D4_reg[21]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_D4_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.634     5.155    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  uart_audio_inst/tones/counter_D4_reg[4]/Q
                         net (fo=2, routed)           0.951     6.562    uart_audio_inst/tones/counter_D4[4]
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.686 f  uart_audio_inst/tones/counter_D4[31]_i_8/O
                         net (fo=1, routed)           0.665     7.351    uart_audio_inst/tones/counter_D4[31]_i_8_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.475 f  uart_audio_inst/tones/counter_D4[31]_i_4/O
                         net (fo=2, routed)           1.394     8.869    uart_audio_inst/tones/counter_D4[31]_i_4_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     8.993 r  uart_audio_inst/tones/counter_D4[31]_i_1/O
                         net (fo=31, routed)          0.962     9.955    uart_audio_inst/tones/temp_D4_1
    SLICE_X7Y12          FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.513    14.854    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[22]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X7Y12          FDRE (Setup_fdre_C_R)       -0.429    14.663    uart_audio_inst/tones/counter_D4_reg[22]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  4.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 display_controller/FSM_onehot_segment_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/anode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.582%)  route 0.085ns (31.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.587     1.470    display_controller/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  display_controller/FSM_onehot_segment_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display_controller/FSM_onehot_segment_counter_reg[1]/Q
                         net (fo=4, routed)           0.085     1.696    display_controller/FSM_onehot_segment_counter_reg_n_0_[1]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.741 r  display_controller/anode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.741    display_controller/anode[0]_i_1_n_0
    SLICE_X64Y30         FDRE                                         r  display_controller/anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.856     1.983    display_controller/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  display_controller/anode_reg[0]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121     1.604    display_controller/anode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 display_controller/FSM_onehot_segment_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/anode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.587     1.470    display_controller/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  display_controller/FSM_onehot_segment_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display_controller/FSM_onehot_segment_counter_reg[1]/Q
                         net (fo=4, routed)           0.087     1.698    display_controller/FSM_onehot_segment_counter_reg_n_0_[1]
    SLICE_X64Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.743 r  display_controller/anode[3]_i_1/O
                         net (fo=1, routed)           0.000     1.743    display_controller/anode[3]_i_1_n_0
    SLICE_X64Y30         FDRE                                         r  display_controller/anode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.856     1.983    display_controller/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  display_controller/anode_reg[3]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121     1.604    display_controller/anode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 display_controller/FSM_onehot_segment_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/anode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.587     1.470    display_controller/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  display_controller/FSM_onehot_segment_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display_controller/FSM_onehot_segment_counter_reg[2]/Q
                         net (fo=4, routed)           0.089     1.700    display_controller/FSM_onehot_segment_counter_reg_n_0_[2]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.745 r  display_controller/anode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.745    display_controller/anode[2]_i_1_n_0
    SLICE_X64Y30         FDRE                                         r  display_controller/anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.856     1.983    display_controller/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  display_controller/anode_reg[2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121     1.604    display_controller/anode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 display_controller/FSM_onehot_segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.587     1.470    display_controller/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  display_controller/FSM_onehot_segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display_controller/FSM_onehot_segment_counter_reg[0]/Q
                         net (fo=4, routed)           0.121     1.733    display_controller/FSM_onehot_segment_counter_reg_n_0_[0]
    SLICE_X64Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.778 r  display_controller/anode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.778    display_controller/anode[1]_i_1_n_0
    SLICE_X64Y30         FDRE                                         r  display_controller/anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.856     1.983    display_controller/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  display_controller/anode_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.120     1.603    display_controller/anode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_audio_inst/uart_transmitter/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.666%)  route 0.119ns (36.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.564     1.447    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  uart_audio_inst/uart_transmitter/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart_audio_inst/uart_transmitter/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.119     1.730    uart_audio_inst/uart_transmitter/shift_reg_reg_n_0_[0]
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.045     1.775 r  uart_audio_inst/uart_transmitter/tx_i_1/O
                         net (fo=1, routed)           0.000     1.775    uart_audio_inst/uart_transmitter/tx_i_1_n_0
    SLICE_X8Y9           FDPE                                         r  uart_audio_inst/uart_transmitter/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     1.962    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X8Y9           FDPE                                         r  uart_audio_inst/uart_transmitter/tx_reg/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y9           FDPE (Hold_fdpe_C_D)         0.121     1.585    uart_audio_inst/uart_transmitter/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/temp_D4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.591     1.474    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_audio_inst/tones/counter_D4_reg[18]/Q
                         net (fo=2, routed)           0.066     1.681    uart_audio_inst/tones/counter_D4[18]
    SLICE_X6Y11          LUT5 (Prop_lut5_I0_O)        0.045     1.726 r  uart_audio_inst/tones/counter_D4[31]_i_6/O
                         net (fo=2, routed)           0.067     1.793    uart_audio_inst/tones/counter_D4[31]_i_6_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I3_O)        0.045     1.838 r  uart_audio_inst/tones/temp_D4_i_1/O
                         net (fo=1, routed)           0.000     1.838    uart_audio_inst/tones/temp_D4_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  uart_audio_inst/tones/temp_D4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.862     1.989    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  uart_audio_inst/tones/temp_D4_reg/C
                         clock pessimism             -0.502     1.487    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.120     1.607    uart_audio_inst/tones/temp_D4_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debounce_all/tone_3/duration_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_all/tone_3/button_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.781%)  route 0.159ns (43.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.594     1.477    debounce_all/tone_3/clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  debounce_all/tone_3/duration_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  debounce_all/tone_3/duration_reg[17]/Q
                         net (fo=3, routed)           0.159     1.800    debounce_all/tone_3/duration_reg[17]
    SLICE_X2Y9           LUT5 (Prop_lut5_I2_O)        0.045     1.845 r  debounce_all/tone_3/button_temp_i_1__2/O
                         net (fo=1, routed)           0.000     1.845    debounce_all/tone_3/button_temp_i_1__2_n_0
    SLICE_X2Y9           FDRE                                         r  debounce_all/tone_3/button_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.865     1.992    debounce_all/tone_3/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  debounce_all/tone_3/button_temp_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.120     1.613    debounce_all/tone_3/button_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 uart_audio_inst/uart_transmitter/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/baud_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.745%)  route 0.141ns (40.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.565     1.448    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  uart_audio_inst/uart_transmitter/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     1.612 r  uart_audio_inst/uart_transmitter/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          0.141     1.753    uart_audio_inst/uart_transmitter/state__0[1]
    SLICE_X9Y9           LUT4 (Prop_lut4_I2_O)        0.045     1.798 r  uart_audio_inst/uart_transmitter/baud_counter[15]_i_2/O
                         net (fo=1, routed)           0.000     1.798    uart_audio_inst/uart_transmitter/baud_counter[15]
    SLICE_X9Y9           FDCE                                         r  uart_audio_inst/uart_transmitter/baud_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     1.962    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  uart_audio_inst/uart_transmitter/baud_counter_reg[15]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X9Y9           FDCE (Hold_fdce_C_D)         0.092     1.553    uart_audio_inst/uart_transmitter/baud_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_audio_inst/tones/counter_D4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tones/counter_D4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.593     1.476    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uart_audio_inst/tones/counter_D4_reg[0]/Q
                         net (fo=3, routed)           0.168     1.785    uart_audio_inst/tones/counter_D4[0]
    SLICE_X7Y6           LUT1 (Prop_lut1_I0_O)        0.042     1.827 r  uart_audio_inst/tones/counter_D4[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    uart_audio_inst/tones/counter_D4_7[0]
    SLICE_X7Y6           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.864     1.991    uart_audio_inst/tones/clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  uart_audio_inst/tones/counter_D4_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.105     1.581    uart_audio_inst/tones/counter_D4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_audio_inst/uart_transmitter/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/bit_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.648%)  route 0.173ns (45.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.566     1.449    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X12Y5          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  uart_audio_inst/uart_transmitter/bit_index_reg[1]/Q
                         net (fo=5, routed)           0.173     1.787    uart_audio_inst/uart_transmitter/bit_index_reg_n_0_[1]
    SLICE_X12Y6          LUT4 (Prop_lut4_I1_O)        0.045     1.832 r  uart_audio_inst/uart_transmitter/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    uart_audio_inst/uart_transmitter/bit_index[2]_i_1_n_0
    SLICE_X12Y6          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.836     1.963    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X12Y6          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[2]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X12Y6          FDCE (Hold_fdce_C_D)         0.120     1.585    uart_audio_inst/uart_transmitter/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    debounce_all/reset_button/button_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     debounce_all/reset_button/duration_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    debounce_all/reset_button/duration_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    debounce_all/reset_button/duration_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    debounce_all/reset_button/duration_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y9     debounce_all/send_button/duration_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y5     debounce_all/send_button/duration_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y5     debounce_all/send_button/duration_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y5     debounce_all/send_button/duration_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y11   uart_audio_inst/tones/counter_A4_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y11   uart_audio_inst/tones/counter_A4_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y11   uart_audio_inst/tones/counter_A4_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y11   uart_audio_inst/tones/counter_A4_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y12   uart_audio_inst/tones/counter_A4_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    uart_audio_inst/tones/counter_G4_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    uart_audio_inst/tones/counter_G4_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   uart_audio_inst/tones/counter_A4_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y12   uart_audio_inst/tones/counter_A4_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y12   uart_audio_inst/tones/counter_A4_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     debounce_all/tone_0/button_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     debounce_all/tone_1/duration_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     debounce_all/tone_1/duration_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     debounce_all/tone_1/duration_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y5     debounce_all/tone_2/duration_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y5     debounce_all/tone_2/duration_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y5     debounce_all/tone_2/duration_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y6     debounce_all/tone_2/duration_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y6     debounce_all/tone_2/duration_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     debounce_all/tone_4/duration_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/bit_index_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.456ns (17.796%)  route 2.106ns (82.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.633     5.154    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          2.106     7.717    uart_audio_inst/uart_transmitter/reset
    SLICE_X12Y5          FDCE                                         f  uart_audio_inst/uart_transmitter/bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.450    14.791    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X12Y5          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y5          FDCE (Recov_fdce_C_CLR)     -0.319    14.697    uart_audio_inst/uart_transmitter/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  6.980    

Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/bit_index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.456ns (17.796%)  route 2.106ns (82.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.633     5.154    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          2.106     7.717    uart_audio_inst/uart_transmitter/reset
    SLICE_X12Y5          FDCE                                         f  uart_audio_inst/uart_transmitter/bit_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.450    14.791    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X12Y5          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y5          FDCE (Recov_fdce_C_CLR)     -0.319    14.697    uart_audio_inst/uart_transmitter/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  6.980    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/baud_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.456ns (19.034%)  route 1.940ns (80.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.633     5.154    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          1.940     7.550    uart_audio_inst/uart_transmitter/reset
    SLICE_X11Y9          FDCE                                         f  uart_audio_inst/uart_transmitter/baud_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.449    14.790    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  uart_audio_inst/uart_transmitter/baud_counter_reg[10]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.610    uart_audio_inst/uart_transmitter/baud_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/baud_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.456ns (19.034%)  route 1.940ns (80.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.633     5.154    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          1.940     7.550    uart_audio_inst/uart_transmitter/reset
    SLICE_X11Y9          FDCE                                         f  uart_audio_inst/uart_transmitter/baud_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.449    14.790    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  uart_audio_inst/uart_transmitter/baud_counter_reg[12]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.610    uart_audio_inst/uart_transmitter/baud_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/baud_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.456ns (19.034%)  route 1.940ns (80.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.633     5.154    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          1.940     7.550    uart_audio_inst/uart_transmitter/reset
    SLICE_X11Y9          FDCE                                         f  uart_audio_inst/uart_transmitter/baud_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.449    14.790    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  uart_audio_inst/uart_transmitter/baud_counter_reg[7]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.610    uart_audio_inst/uart_transmitter/baud_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/bit_index_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.456ns (18.831%)  route 1.965ns (81.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.633     5.154    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          1.965     7.576    uart_audio_inst/uart_transmitter/reset
    SLICE_X12Y6          FDCE                                         f  uart_audio_inst/uart_transmitter/bit_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.450    14.791    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X12Y6          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y6          FDCE (Recov_fdce_C_CLR)     -0.319    14.697    uart_audio_inst/uart_transmitter/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/bit_index_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.456ns (18.831%)  route 1.965ns (81.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.633     5.154    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          1.965     7.576    uart_audio_inst/uart_transmitter/reset
    SLICE_X12Y6          FDCE                                         f  uart_audio_inst/uart_transmitter/bit_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.450    14.791    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X12Y6          FDCE                                         r  uart_audio_inst/uart_transmitter/bit_index_reg[3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y6          FDCE (Recov_fdce_C_CLR)     -0.319    14.697    uart_audio_inst/uart_transmitter/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/baud_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.456ns (20.030%)  route 1.821ns (79.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.633     5.154    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          1.821     7.431    uart_audio_inst/uart_transmitter/reset
    SLICE_X11Y8          FDCE                                         f  uart_audio_inst/uart_transmitter/baud_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.450    14.791    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  uart_audio_inst/uart_transmitter/baud_counter_reg[4]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    uart_audio_inst/uart_transmitter/baud_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  7.180    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/baud_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.456ns (20.030%)  route 1.821ns (79.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.633     5.154    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          1.821     7.431    uart_audio_inst/uart_transmitter/reset
    SLICE_X11Y8          FDCE                                         f  uart_audio_inst/uart_transmitter/baud_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.450    14.791    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  uart_audio_inst/uart_transmitter/baud_counter_reg[5]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    uart_audio_inst/uart_transmitter/baud_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  7.180    

Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/baud_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.456ns (19.734%)  route 1.855ns (80.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.633     5.154    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          1.855     7.465    uart_audio_inst/uart_transmitter/reset
    SLICE_X12Y8          FDCE                                         f  uart_audio_inst/uart_transmitter/baud_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         1.449    14.790    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X12Y8          FDCE                                         r  uart_audio_inst/uart_transmitter/baud_counter_reg[0]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y8          FDCE (Recov_fdce_C_CLR)     -0.319    14.696    uart_audio_inst/uart_transmitter/baud_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  7.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/tx_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.060%)  route 0.299ns (67.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.591     1.474    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          0.299     1.914    uart_audio_inst/reset
    SLICE_X6Y12          FDCE                                         f  uart_audio_inst/tx_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.860     1.987    uart_audio_inst/clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  uart_audio_inst/tx_data_reg[0]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X6Y12          FDCE (Remov_fdce_C_CLR)     -0.067     1.442    uart_audio_inst/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/send_sample_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.207%)  route 0.359ns (71.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.591     1.474    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          0.359     1.974    uart_audio_inst/reset
    SLICE_X6Y10          FDCE                                         f  uart_audio_inst/send_sample_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.862     1.989    uart_audio_inst/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  uart_audio_inst/send_sample_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X6Y10          FDCE (Remov_fdce_C_CLR)     -0.067     1.444    uart_audio_inst/send_sample_reg
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/baud_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.225%)  route 0.523ns (78.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.591     1.474    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          0.523     2.138    uart_audio_inst/uart_transmitter/reset
    SLICE_X10Y7          FDCE                                         f  uart_audio_inst/uart_transmitter/baud_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     1.962    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  uart_audio_inst/uart_transmitter/baud_counter_reg[11]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.417    uart_audio_inst/uart_transmitter/baud_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/baud_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.225%)  route 0.523ns (78.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.591     1.474    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          0.523     2.138    uart_audio_inst/uart_transmitter/reset
    SLICE_X10Y7          FDCE                                         f  uart_audio_inst/uart_transmitter/baud_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     1.962    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  uart_audio_inst/uart_transmitter/baud_counter_reg[1]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.417    uart_audio_inst/uart_transmitter/baud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/baud_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.225%)  route 0.523ns (78.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.591     1.474    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          0.523     2.138    uart_audio_inst/uart_transmitter/reset
    SLICE_X10Y7          FDCE                                         f  uart_audio_inst/uart_transmitter/baud_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     1.962    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  uart_audio_inst/uart_transmitter/baud_counter_reg[6]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.417    uart_audio_inst/uart_transmitter/baud_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/baud_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.225%)  route 0.523ns (78.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.591     1.474    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          0.523     2.138    uart_audio_inst/uart_transmitter/reset
    SLICE_X11Y7          FDCE                                         f  uart_audio_inst/uart_transmitter/baud_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     1.962    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  uart_audio_inst/uart_transmitter/baud_counter_reg[8]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    uart_audio_inst/uart_transmitter/baud_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.987%)  route 0.643ns (82.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.591     1.474    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          0.643     2.258    uart_audio_inst/uart_transmitter/reset
    SLICE_X8Y9           FDCE                                         f  uart_audio_inst/uart_transmitter/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     1.962    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  uart_audio_inst/uart_transmitter/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.417    uart_audio_inst/uart_transmitter/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.987%)  route 0.643ns (82.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.591     1.474    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          0.643     2.258    uart_audio_inst/uart_transmitter/reset
    SLICE_X8Y9           FDCE                                         f  uart_audio_inst/uart_transmitter/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     1.962    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  uart_audio_inst/uart_transmitter/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y9           FDCE (Remov_fdce_C_CLR)     -0.067     1.417    uart_audio_inst/uart_transmitter/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/ready_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.987%)  route 0.643ns (82.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.591     1.474    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          0.643     2.258    uart_audio_inst/uart_transmitter/reset
    SLICE_X8Y9           FDPE                                         f  uart_audio_inst/uart_transmitter/ready_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     1.962    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X8Y9           FDPE                                         r  uart_audio_inst/uart_transmitter/ready_reg/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y9           FDPE (Remov_fdpe_C_PRE)     -0.071     1.413    uart_audio_inst/uart_transmitter/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 debounce_all/reset_button/button_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_audio_inst/uart_transmitter/tx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.987%)  route 0.643ns (82.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.591     1.474    debounce_all/reset_button/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  debounce_all/reset_button/button_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debounce_all/reset_button/button_temp_reg/Q
                         net (fo=28, routed)          0.643     2.258    uart_audio_inst/uart_transmitter/reset
    SLICE_X8Y9           FDPE                                         f  uart_audio_inst/uart_transmitter/tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=489, routed)         0.835     1.962    uart_audio_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X8Y9           FDPE                                         r  uart_audio_inst/uart_transmitter/tx_reg/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y9           FDPE (Remov_fdpe_C_PRE)     -0.071     1.413    uart_audio_inst/uart_transmitter/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.845    





