AArch64 IRIW+dmb+addr
{
uint64_t x;
0:X1 = x;
1:X3 = x;
3:X4 = x;
uint64_t y;
1:X2 = y;
2:X1 = y;
3:X3 = y;
}
 P0           | P1           | P2           | P3              ;
 MOV X0, #1   | LDR X0, [X3] | MOV X0, #1   | LDR X0, [X3]    ;
 STR X0, [X1] | DMB SY       | STR X0, [X1] | EOR X1,X0,X0    ;
              | LDR X1, [X2] |              | LDR X2, [X1,X4] ;
exists
(1:X0=1 /\ 1:X1=0 /\ 3:X0=1 /\ 3:X2=0)
