#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f3de20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f3dfb0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x1f4e8b0 .functor NOT 1, L_0x1f7c380, C4<0>, C4<0>, C4<0>;
L_0x1f7c110 .functor XOR 25, L_0x1f7bfd0, L_0x1f7c070, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1f7c270 .functor XOR 25, L_0x1f7c110, L_0x1f7c1d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1f75b40_0 .net *"_ivl_10", 24 0, L_0x1f7c1d0;  1 drivers
v0x1f75c40_0 .net *"_ivl_12", 24 0, L_0x1f7c270;  1 drivers
v0x1f75d20_0 .net *"_ivl_2", 24 0, L_0x1f7bf30;  1 drivers
v0x1f75de0_0 .net *"_ivl_4", 24 0, L_0x1f7bfd0;  1 drivers
v0x1f75ec0_0 .net *"_ivl_6", 24 0, L_0x1f7c070;  1 drivers
v0x1f75ff0_0 .net *"_ivl_8", 24 0, L_0x1f7c110;  1 drivers
v0x1f760d0_0 .net "a", 0 0, v0x1f71d30_0;  1 drivers
v0x1f76170_0 .net "b", 0 0, v0x1f71df0_0;  1 drivers
v0x1f76210_0 .net "c", 0 0, v0x1f71e90_0;  1 drivers
v0x1f762b0_0 .var "clk", 0 0;
v0x1f76350_0 .net "d", 0 0, v0x1f71fd0_0;  1 drivers
v0x1f763f0_0 .net "e", 0 0, v0x1f720c0_0;  1 drivers
v0x1f76490_0 .net "out_dut", 24 0, L_0x1f787f0;  1 drivers
v0x1f76530_0 .net "out_ref", 24 0, L_0x1f4ef90;  1 drivers
v0x1f765d0_0 .var/2u "stats1", 159 0;
v0x1f76690_0 .var/2u "strobe", 0 0;
v0x1f76750_0 .net "tb_match", 0 0, L_0x1f7c380;  1 drivers
v0x1f76810_0 .net "tb_mismatch", 0 0, L_0x1f4e8b0;  1 drivers
L_0x1f7bf30 .concat [ 25 0 0 0], L_0x1f4ef90;
L_0x1f7bfd0 .concat [ 25 0 0 0], L_0x1f4ef90;
L_0x1f7c070 .concat [ 25 0 0 0], L_0x1f787f0;
L_0x1f7c1d0 .concat [ 25 0 0 0], L_0x1f4ef90;
L_0x1f7c380 .cmp/eeq 25, L_0x1f7bf30, L_0x1f7c270;
S_0x1f3e140 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x1f3dfb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1f3e8c0 .functor NOT 25, L_0x1f77350, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1f4ef90 .functor XOR 25, L_0x1f3e8c0, L_0x1f774a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1f4b620_0 .net *"_ivl_0", 4 0, L_0x1f768f0;  1 drivers
v0x1f4bf20_0 .net *"_ivl_10", 24 0, L_0x1f77350;  1 drivers
v0x1f4c820_0 .net *"_ivl_12", 24 0, L_0x1f3e8c0;  1 drivers
v0x1f71080_0 .net *"_ivl_14", 24 0, L_0x1f774a0;  1 drivers
v0x1f71160_0 .net *"_ivl_2", 4 0, L_0x1f76aa0;  1 drivers
v0x1f71290_0 .net *"_ivl_4", 4 0, L_0x1f76cc0;  1 drivers
v0x1f71370_0 .net *"_ivl_6", 4 0, L_0x1f76ee0;  1 drivers
v0x1f71450_0 .net *"_ivl_8", 4 0, L_0x1f77130;  1 drivers
v0x1f71530_0 .net "a", 0 0, v0x1f71d30_0;  alias, 1 drivers
v0x1f715f0_0 .net "b", 0 0, v0x1f71df0_0;  alias, 1 drivers
v0x1f716b0_0 .net "c", 0 0, v0x1f71e90_0;  alias, 1 drivers
v0x1f71770_0 .net "d", 0 0, v0x1f71fd0_0;  alias, 1 drivers
v0x1f71830_0 .net "e", 0 0, v0x1f720c0_0;  alias, 1 drivers
v0x1f718f0_0 .net "out", 24 0, L_0x1f4ef90;  alias, 1 drivers
LS_0x1f768f0_0_0 .concat [ 1 1 1 1], v0x1f71d30_0, v0x1f71d30_0, v0x1f71d30_0, v0x1f71d30_0;
LS_0x1f768f0_0_4 .concat [ 1 0 0 0], v0x1f71d30_0;
L_0x1f768f0 .concat [ 4 1 0 0], LS_0x1f768f0_0_0, LS_0x1f768f0_0_4;
LS_0x1f76aa0_0_0 .concat [ 1 1 1 1], v0x1f71df0_0, v0x1f71df0_0, v0x1f71df0_0, v0x1f71df0_0;
LS_0x1f76aa0_0_4 .concat [ 1 0 0 0], v0x1f71df0_0;
L_0x1f76aa0 .concat [ 4 1 0 0], LS_0x1f76aa0_0_0, LS_0x1f76aa0_0_4;
LS_0x1f76cc0_0_0 .concat [ 1 1 1 1], v0x1f71e90_0, v0x1f71e90_0, v0x1f71e90_0, v0x1f71e90_0;
LS_0x1f76cc0_0_4 .concat [ 1 0 0 0], v0x1f71e90_0;
L_0x1f76cc0 .concat [ 4 1 0 0], LS_0x1f76cc0_0_0, LS_0x1f76cc0_0_4;
LS_0x1f76ee0_0_0 .concat [ 1 1 1 1], v0x1f71fd0_0, v0x1f71fd0_0, v0x1f71fd0_0, v0x1f71fd0_0;
LS_0x1f76ee0_0_4 .concat [ 1 0 0 0], v0x1f71fd0_0;
L_0x1f76ee0 .concat [ 4 1 0 0], LS_0x1f76ee0_0_0, LS_0x1f76ee0_0_4;
LS_0x1f77130_0_0 .concat [ 1 1 1 1], v0x1f720c0_0, v0x1f720c0_0, v0x1f720c0_0, v0x1f720c0_0;
LS_0x1f77130_0_4 .concat [ 1 0 0 0], v0x1f720c0_0;
L_0x1f77130 .concat [ 4 1 0 0], LS_0x1f77130_0_0, LS_0x1f77130_0_4;
LS_0x1f77350_0_0 .concat [ 5 5 5 5], L_0x1f77130, L_0x1f76ee0, L_0x1f76cc0, L_0x1f76aa0;
LS_0x1f77350_0_4 .concat [ 5 0 0 0], L_0x1f768f0;
L_0x1f77350 .concat [ 20 5 0 0], LS_0x1f77350_0_0, LS_0x1f77350_0_4;
LS_0x1f774a0_0_0 .concat [ 1 1 1 1], v0x1f720c0_0, v0x1f71fd0_0, v0x1f71e90_0, v0x1f71df0_0;
LS_0x1f774a0_0_4 .concat [ 1 1 1 1], v0x1f71d30_0, v0x1f720c0_0, v0x1f71fd0_0, v0x1f71e90_0;
LS_0x1f774a0_0_8 .concat [ 1 1 1 1], v0x1f71df0_0, v0x1f71d30_0, v0x1f720c0_0, v0x1f71fd0_0;
LS_0x1f774a0_0_12 .concat [ 1 1 1 1], v0x1f71e90_0, v0x1f71df0_0, v0x1f71d30_0, v0x1f720c0_0;
LS_0x1f774a0_0_16 .concat [ 1 1 1 1], v0x1f71fd0_0, v0x1f71e90_0, v0x1f71df0_0, v0x1f71d30_0;
LS_0x1f774a0_0_20 .concat [ 1 1 1 1], v0x1f720c0_0, v0x1f71fd0_0, v0x1f71e90_0, v0x1f71df0_0;
LS_0x1f774a0_0_24 .concat [ 1 0 0 0], v0x1f71d30_0;
LS_0x1f774a0_1_0 .concat [ 4 4 4 4], LS_0x1f774a0_0_0, LS_0x1f774a0_0_4, LS_0x1f774a0_0_8, LS_0x1f774a0_0_12;
LS_0x1f774a0_1_4 .concat [ 4 4 1 0], LS_0x1f774a0_0_16, LS_0x1f774a0_0_20, LS_0x1f774a0_0_24;
L_0x1f774a0 .concat [ 16 9 0 0], LS_0x1f774a0_1_0, LS_0x1f774a0_1_4;
S_0x1f71a90 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x1f3dfb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x1f71d30_0 .var "a", 0 0;
v0x1f71df0_0 .var "b", 0 0;
v0x1f71e90_0 .var "c", 0 0;
v0x1f71f30_0 .net "clk", 0 0, v0x1f762b0_0;  1 drivers
v0x1f71fd0_0 .var "d", 0 0;
v0x1f720c0_0 .var "e", 0 0;
E_0x1f3ada0/0 .event negedge, v0x1f71f30_0;
E_0x1f3ada0/1 .event posedge, v0x1f71f30_0;
E_0x1f3ada0 .event/or E_0x1f3ada0/0, E_0x1f3ada0/1;
S_0x1f72180 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x1f3dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1f77710 .functor XOR 1, v0x1f71d30_0, v0x1f71d30_0, C4<0>, C4<0>;
L_0x1f77780 .functor NOT 1, L_0x1f77710, C4<0>, C4<0>, C4<0>;
L_0x1f77840 .functor XOR 1, v0x1f71d30_0, v0x1f71df0_0, C4<0>, C4<0>;
L_0x1f77ac0 .functor NOT 1, L_0x1f77840, C4<0>, C4<0>, C4<0>;
L_0x1f77b80 .functor XOR 1, v0x1f71d30_0, v0x1f71e90_0, C4<0>, C4<0>;
L_0x1f77bf0 .functor NOT 1, L_0x1f77b80, C4<0>, C4<0>, C4<0>;
L_0x1f77cf0 .functor XOR 1, v0x1f71d30_0, v0x1f71fd0_0, C4<0>, C4<0>;
L_0x1f77d60 .functor NOT 1, L_0x1f77cf0, C4<0>, C4<0>, C4<0>;
L_0x1f77e70 .functor XOR 1, v0x1f71d30_0, v0x1f720c0_0, C4<0>, C4<0>;
L_0x1f77ee0 .functor NOT 1, L_0x1f77e70, C4<0>, C4<0>, C4<0>;
L_0x1f78000 .functor XOR 1, v0x1f71df0_0, v0x1f71d30_0, C4<0>, C4<0>;
L_0x1f78070 .functor NOT 1, L_0x1f78000, C4<0>, C4<0>, C4<0>;
L_0x1f78150 .functor XOR 1, v0x1f71df0_0, v0x1f71df0_0, C4<0>, C4<0>;
L_0x1f783d0 .functor NOT 1, L_0x1f78150, C4<0>, C4<0>, C4<0>;
L_0x1f780e0 .functor XOR 1, v0x1f71df0_0, v0x1f71e90_0, C4<0>, C4<0>;
L_0x1f78510 .functor NOT 1, L_0x1f780e0, C4<0>, C4<0>, C4<0>;
L_0x1f78690 .functor XOR 1, v0x1f71df0_0, v0x1f71fd0_0, C4<0>, C4<0>;
L_0x1f78700 .functor NOT 1, L_0x1f78690, C4<0>, C4<0>, C4<0>;
L_0x1f78890 .functor XOR 1, v0x1f71df0_0, v0x1f720c0_0, C4<0>, C4<0>;
L_0x1f78900 .functor NOT 1, L_0x1f78890, C4<0>, C4<0>, C4<0>;
L_0x1f78aa0 .functor XOR 1, v0x1f71e90_0, v0x1f71d30_0, C4<0>, C4<0>;
L_0x1f78d20 .functor NOT 1, L_0x1f78aa0, C4<0>, C4<0>, C4<0>;
L_0x1f78ed0 .functor XOR 1, v0x1f71e90_0, v0x1f71df0_0, C4<0>, C4<0>;
L_0x1f78f40 .functor NOT 1, L_0x1f78ed0, C4<0>, C4<0>, C4<0>;
L_0x1f79100 .functor XOR 1, v0x1f71e90_0, v0x1f71e90_0, C4<0>, C4<0>;
L_0x1f79170 .functor NOT 1, L_0x1f79100, C4<0>, C4<0>, C4<0>;
L_0x1f79340 .functor XOR 1, v0x1f71e90_0, v0x1f71fd0_0, C4<0>, C4<0>;
L_0x1f795c0 .functor NOT 1, L_0x1f79340, C4<0>, C4<0>, C4<0>;
L_0x1f797a0 .functor XOR 1, v0x1f71e90_0, v0x1f720c0_0, C4<0>, C4<0>;
L_0x1f79a20 .functor NOT 1, L_0x1f797a0, C4<0>, C4<0>, C4<0>;
L_0x1f79c10 .functor XOR 1, v0x1f71fd0_0, v0x1f71d30_0, C4<0>, C4<0>;
L_0x1f79c80 .functor NOT 1, L_0x1f79c10, C4<0>, C4<0>, C4<0>;
L_0x1f79e80 .functor XOR 1, v0x1f71fd0_0, v0x1f71df0_0, C4<0>, C4<0>;
L_0x1f79ef0 .functor NOT 1, L_0x1f79e80, C4<0>, C4<0>, C4<0>;
L_0x1f7a100 .functor XOR 1, v0x1f71fd0_0, v0x1f71e90_0, C4<0>, C4<0>;
L_0x1f7a170 .functor NOT 1, L_0x1f7a100, C4<0>, C4<0>, C4<0>;
L_0x1f7a390 .functor XOR 1, v0x1f71fd0_0, v0x1f71fd0_0, C4<0>, C4<0>;
L_0x1f7a400 .functor NOT 1, L_0x1f7a390, C4<0>, C4<0>, C4<0>;
L_0x1f7a630 .functor XOR 1, v0x1f71fd0_0, v0x1f720c0_0, C4<0>, C4<0>;
L_0x1f7a6a0 .functor NOT 1, L_0x1f7a630, C4<0>, C4<0>, C4<0>;
L_0x1f7a8e0 .functor XOR 1, v0x1f720c0_0, v0x1f71d30_0, C4<0>, C4<0>;
L_0x1f7a950 .functor NOT 1, L_0x1f7a8e0, C4<0>, C4<0>, C4<0>;
L_0x1f7aba0 .functor XOR 1, v0x1f720c0_0, v0x1f71df0_0, C4<0>, C4<0>;
L_0x1f7ac10 .functor NOT 1, L_0x1f7aba0, C4<0>, C4<0>, C4<0>;
L_0x1f7ae70 .functor XOR 1, v0x1f720c0_0, v0x1f71e90_0, C4<0>, C4<0>;
L_0x1f7aee0 .functor NOT 1, L_0x1f7ae70, C4<0>, C4<0>, C4<0>;
L_0x1f7b150 .functor XOR 1, v0x1f720c0_0, v0x1f71fd0_0, C4<0>, C4<0>;
L_0x1f7b1c0 .functor NOT 1, L_0x1f7b150, C4<0>, C4<0>, C4<0>;
L_0x1f7bc10 .functor XOR 1, v0x1f720c0_0, v0x1f720c0_0, C4<0>, C4<0>;
L_0x1f7bc80 .functor NOT 1, L_0x1f7bc10, C4<0>, C4<0>, C4<0>;
v0x1f72460_0 .net *"_ivl_10", 0 0, L_0x1f77ac0;  1 drivers
v0x1f72540_0 .net *"_ivl_100", 0 0, L_0x1f79ef0;  1 drivers
v0x1f72620_0 .net *"_ivl_104", 0 0, L_0x1f7a100;  1 drivers
v0x1f72710_0 .net *"_ivl_106", 0 0, L_0x1f7a170;  1 drivers
v0x1f727f0_0 .net *"_ivl_110", 0 0, L_0x1f7a390;  1 drivers
v0x1f72920_0 .net *"_ivl_112", 0 0, L_0x1f7a400;  1 drivers
v0x1f72a00_0 .net *"_ivl_116", 0 0, L_0x1f7a630;  1 drivers
v0x1f72ae0_0 .net *"_ivl_118", 0 0, L_0x1f7a6a0;  1 drivers
v0x1f72bc0_0 .net *"_ivl_122", 0 0, L_0x1f7a8e0;  1 drivers
v0x1f72d30_0 .net *"_ivl_124", 0 0, L_0x1f7a950;  1 drivers
v0x1f72e10_0 .net *"_ivl_128", 0 0, L_0x1f7aba0;  1 drivers
v0x1f72ef0_0 .net *"_ivl_130", 0 0, L_0x1f7ac10;  1 drivers
v0x1f72fd0_0 .net *"_ivl_134", 0 0, L_0x1f7ae70;  1 drivers
v0x1f730b0_0 .net *"_ivl_136", 0 0, L_0x1f7aee0;  1 drivers
v0x1f73190_0 .net *"_ivl_14", 0 0, L_0x1f77b80;  1 drivers
v0x1f73270_0 .net *"_ivl_140", 0 0, L_0x1f7b150;  1 drivers
v0x1f73350_0 .net *"_ivl_142", 0 0, L_0x1f7b1c0;  1 drivers
v0x1f73430_0 .net *"_ivl_147", 0 0, L_0x1f7bc10;  1 drivers
v0x1f73510_0 .net *"_ivl_149", 0 0, L_0x1f7bc80;  1 drivers
v0x1f735f0_0 .net *"_ivl_16", 0 0, L_0x1f77bf0;  1 drivers
v0x1f736d0_0 .net *"_ivl_2", 0 0, L_0x1f77710;  1 drivers
v0x1f737b0_0 .net *"_ivl_20", 0 0, L_0x1f77cf0;  1 drivers
v0x1f73890_0 .net *"_ivl_22", 0 0, L_0x1f77d60;  1 drivers
v0x1f73970_0 .net *"_ivl_26", 0 0, L_0x1f77e70;  1 drivers
v0x1f73a50_0 .net *"_ivl_28", 0 0, L_0x1f77ee0;  1 drivers
v0x1f73b30_0 .net *"_ivl_32", 0 0, L_0x1f78000;  1 drivers
v0x1f73c10_0 .net *"_ivl_34", 0 0, L_0x1f78070;  1 drivers
v0x1f73cf0_0 .net *"_ivl_38", 0 0, L_0x1f78150;  1 drivers
v0x1f73dd0_0 .net *"_ivl_4", 0 0, L_0x1f77780;  1 drivers
v0x1f73eb0_0 .net *"_ivl_40", 0 0, L_0x1f783d0;  1 drivers
v0x1f73f90_0 .net *"_ivl_44", 0 0, L_0x1f780e0;  1 drivers
v0x1f74070_0 .net *"_ivl_46", 0 0, L_0x1f78510;  1 drivers
v0x1f74150_0 .net *"_ivl_50", 0 0, L_0x1f78690;  1 drivers
v0x1f74440_0 .net *"_ivl_52", 0 0, L_0x1f78700;  1 drivers
v0x1f74520_0 .net *"_ivl_56", 0 0, L_0x1f78890;  1 drivers
v0x1f74600_0 .net *"_ivl_58", 0 0, L_0x1f78900;  1 drivers
v0x1f746e0_0 .net *"_ivl_62", 0 0, L_0x1f78aa0;  1 drivers
v0x1f747c0_0 .net *"_ivl_64", 0 0, L_0x1f78d20;  1 drivers
v0x1f748a0_0 .net *"_ivl_68", 0 0, L_0x1f78ed0;  1 drivers
v0x1f74980_0 .net *"_ivl_70", 0 0, L_0x1f78f40;  1 drivers
v0x1f74a60_0 .net *"_ivl_74", 0 0, L_0x1f79100;  1 drivers
v0x1f74b40_0 .net *"_ivl_76", 0 0, L_0x1f79170;  1 drivers
v0x1f74c20_0 .net *"_ivl_8", 0 0, L_0x1f77840;  1 drivers
v0x1f74d00_0 .net *"_ivl_80", 0 0, L_0x1f79340;  1 drivers
v0x1f74de0_0 .net *"_ivl_82", 0 0, L_0x1f795c0;  1 drivers
v0x1f74ec0_0 .net *"_ivl_86", 0 0, L_0x1f797a0;  1 drivers
v0x1f74fa0_0 .net *"_ivl_88", 0 0, L_0x1f79a20;  1 drivers
v0x1f75080_0 .net *"_ivl_92", 0 0, L_0x1f79c10;  1 drivers
v0x1f75160_0 .net *"_ivl_94", 0 0, L_0x1f79c80;  1 drivers
v0x1f75240_0 .net *"_ivl_98", 0 0, L_0x1f79e80;  1 drivers
v0x1f75320_0 .net "a", 0 0, v0x1f71d30_0;  alias, 1 drivers
v0x1f753c0_0 .net "b", 0 0, v0x1f71df0_0;  alias, 1 drivers
v0x1f754b0_0 .net "c", 0 0, v0x1f71e90_0;  alias, 1 drivers
v0x1f755a0_0 .net "d", 0 0, v0x1f71fd0_0;  alias, 1 drivers
v0x1f75690_0 .net "e", 0 0, v0x1f720c0_0;  alias, 1 drivers
v0x1f75780_0 .net "out", 24 0, L_0x1f787f0;  alias, 1 drivers
LS_0x1f787f0_0_0 .concat8 [ 1 1 1 1], L_0x1f7bc80, L_0x1f7b1c0, L_0x1f7aee0, L_0x1f7ac10;
LS_0x1f787f0_0_4 .concat8 [ 1 1 1 1], L_0x1f7a950, L_0x1f7a6a0, L_0x1f7a400, L_0x1f7a170;
LS_0x1f787f0_0_8 .concat8 [ 1 1 1 1], L_0x1f79ef0, L_0x1f79c80, L_0x1f79a20, L_0x1f795c0;
LS_0x1f787f0_0_12 .concat8 [ 1 1 1 1], L_0x1f79170, L_0x1f78f40, L_0x1f78d20, L_0x1f78900;
LS_0x1f787f0_0_16 .concat8 [ 1 1 1 1], L_0x1f78700, L_0x1f78510, L_0x1f783d0, L_0x1f78070;
LS_0x1f787f0_0_20 .concat8 [ 1 1 1 1], L_0x1f77ee0, L_0x1f77d60, L_0x1f77bf0, L_0x1f77ac0;
LS_0x1f787f0_0_24 .concat8 [ 1 0 0 0], L_0x1f77780;
LS_0x1f787f0_1_0 .concat8 [ 4 4 4 4], LS_0x1f787f0_0_0, LS_0x1f787f0_0_4, LS_0x1f787f0_0_8, LS_0x1f787f0_0_12;
LS_0x1f787f0_1_4 .concat8 [ 4 4 1 0], LS_0x1f787f0_0_16, LS_0x1f787f0_0_20, LS_0x1f787f0_0_24;
L_0x1f787f0 .concat8 [ 16 9 0 0], LS_0x1f787f0_1_0, LS_0x1f787f0_1_4;
S_0x1f75920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1f3dfb0;
 .timescale -12 -12;
E_0x1f3a990 .event anyedge, v0x1f76690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f76690_0;
    %nor/r;
    %assign/vec4 v0x1f76690_0, 0;
    %wait E_0x1f3a990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f71a90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f3ada0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x1f720c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f71fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f71e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f71df0_0, 0;
    %assign/vec4 v0x1f71d30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f3dfb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f762b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f76690_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1f3dfb0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f762b0_0;
    %inv;
    %store/vec4 v0x1f762b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1f3dfb0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f71f30_0, v0x1f76810_0, v0x1f760d0_0, v0x1f76170_0, v0x1f76210_0, v0x1f76350_0, v0x1f763f0_0, v0x1f76530_0, v0x1f76490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f3dfb0;
T_5 ;
    %load/vec4 v0x1f765d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1f765d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f765d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1f765d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f765d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f765d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f765d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1f3dfb0;
T_6 ;
    %wait E_0x1f3ada0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f765d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f765d0_0, 4, 32;
    %load/vec4 v0x1f76750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1f765d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f765d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f765d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f765d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1f76530_0;
    %load/vec4 v0x1f76530_0;
    %load/vec4 v0x1f76490_0;
    %xor;
    %load/vec4 v0x1f76530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1f765d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f765d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1f765d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f765d0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/vector5/iter0/response41/top_module.sv";
