{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 12:05:33 2013 " "Info: Processing started: Thu Dec 12 12:05:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2 -c top_de2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de2 -c top_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_comb_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_comb_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_shift_comb-cs_shift_comb_behav " "Info: Found design unit 1: cs_shift_comb-cs_shift_comb_behav" {  } { { "../VHDL/cs_shift_comb_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_comb_arch.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_comb.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_comb.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cs_shift_comb " "Info: Found entity 1: cs_shift_comb" {  } { { "../VHDL/cs_shift_comb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_comb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_comb_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_comb_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_compare_comb-cs_compare_comb_behav " "Info: Found design unit 1: cs_compare_comb-cs_compare_comb_behav" {  } { { "../VHDL/cs_compare_comb_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_comb_arch.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_comb.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_comb.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cs_compare_comb " "Info: Found entity 1: cs_compare_comb" {  } { { "../VHDL/cs_compare_comb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_comb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller_calc_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller_calc_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller_calc-controller_calc_arch " "Info: Found design unit 1: controller_calc-controller_calc_arch" {  } { { "../VHDL/controller_calc_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller_calc_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller_calc.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller_calc.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 controller_calc " "Info: Found entity 1: controller_calc" {  } { { "../VHDL/controller_calc.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller_calc.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_tri8_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_tri8_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_tri8-cs_tri8_behav " "Info: Found design unit 1: cs_tri8-cs_tri8_behav" {  } { { "../VHDL/cs_tri8_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_tri8_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_tri8.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_tri8.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cs_tri8 " "Info: Found entity 1: cs_tri8" {  } { { "../VHDL/cs_tri8.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_tri8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_shift-cs_shift_behav " "Info: Found design unit 1: cs_shift-cs_shift_behav" {  } { { "../VHDL/cs_shift_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_arch.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cs_shift " "Info: Found entity 1: cs_shift" {  } { { "../VHDL/cs_shift.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_defset2_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_defset2_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_defset2-cs_defset2_behav " "Info: Found design unit 1: cs_defset2-cs_defset2_behav" {  } { { "../VHDL/cs_defset2_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_defset2_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_defset2.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_defset2.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cs_defset2 " "Info: Found entity 1: cs_defset2" {  } { { "../VHDL/cs_defset2.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_defset2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_compare-cs_compare_behav " "Info: Found design unit 1: cs_compare-cs_compare_behav" {  } { { "../VHDL/cs_compare_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_arch.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cs_compare " "Info: Found entity 1: cs_compare" {  } { { "../VHDL/cs_compare.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_adder7_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_adder7_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_adder7-cs_addr7_behav " "Info: Found design unit 1: cs_adder7-cs_addr7_behav" {  } { { "../VHDL/cs_adder7_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_adder7_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_adder7.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_adder7.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cs_adder7 " "Info: Found entity 1: cs_adder7" {  } { { "../VHDL/cs_adder7.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_adder7.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bcws_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bcws_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_7bcws-cs_7bcws_behav " "Info: Found design unit 1: cs_7bcws-cs_7bcws_behav" {  } { { "../VHDL/cs_7bcws_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bcws_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bcws.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bcws.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cs_7bcws " "Info: Found entity 1: cs_7bcws" {  } { { "../VHDL/cs_7bcws.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bcws.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bc_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bc_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_7bc-cs_7bc_behav " "Info: Found design unit 1: cs_7bc-cs_7bc_behav" {  } { { "../VHDL/cs_7bc_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bc_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bc.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bc.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cs_7bc " "Info: Found entity 1: cs_7bc" {  } { { "../VHDL/cs_7bc.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/debounce_behav.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/debounce_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-behaviour " "Info: Found design unit 1: debounce-behaviour" {  } { { "../VHDL/debounce_behav.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/debounce_behav.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/debounce.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/debounce.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "../VHDL/debounce.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/debounce.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/draw_score-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/draw_score-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw_score-behaviour " "Info: Found design unit 1: draw_score-behaviour" {  } { { "../VHDL/draw_score-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/draw_score-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/draw_score.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/draw_score.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 draw_score " "Info: Found entity 1: draw_score" {  } { { "../VHDL/draw_score.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/draw_score.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 npg_mux2_1 " "Info: Found entity 1: npg_mux2_1" {  } { { "../VHDL/npg_mux2_1.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 npg_mux2_1-behaviour " "Info: Found design unit 1: npg_mux2_1-behaviour" {  } { { "../VHDL/npg_mux2_1-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 npg_ff " "Info: Found entity 1: npg_ff" {  } { { "../VHDL/npg_ff.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 npg_ff-behaviour " "Info: Found design unit 1: npg_ff-behaviour" {  } { { "../VHDL/npg_ff-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 npg " "Info: Found entity 1: npg" {  } { { "../VHDL/npg.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg-structural.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg-structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 npg-structural " "Info: Found design unit 1: npg-structural" {  } { { "../VHDL/npg-structural.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg-structural.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_triggers-vga_triggers_arch " "Info: Found design unit 1: vga_triggers-vga_triggers_arch" {  } { { "../VHDL/vga_triggers_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_triggers " "Info: Found entity 1: vga_triggers" {  } { { "../VHDL/vga_triggers.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_tb-vga_tb_arch " "Info: Found design unit 1: vga_tb-vga_tb_arch" {  } { { "../VHDL/vga_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Info: Found entity 1: vga_tb" {  } { { "../VHDL/vga_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_arch " "Info: Found design unit 1: vga_sync-vga_sync_arch" {  } { { "../VHDL/vga_sync_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Info: Found entity 1: vga_sync" {  } { { "../VHDL/vga_sync.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_score_trans-vga_score_trans_arch " "Info: Found design unit 1: vga_score_trans-vga_score_trans_arch" {  } { { "../VHDL/vga_score_trans_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_score_trans " "Info: Found entity 1: vga_score_trans" {  } { { "../VHDL/vga_score_trans.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_score_check-vga_score_check_arch " "Info: Found design unit 1: vga_score_check-vga_score_check_arch" {  } { { "../VHDL/vga_score_check_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_score_check " "Info: Found entity 1: vga_score_check" {  } { { "../VHDL/vga_score_check.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_read-vga_read_behav " "Info: Found design unit 1: vga_read-vga_read_behav" {  } { { "../VHDL/vga_read_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_read " "Info: Found entity 1: vga_read" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_params.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_params.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_params " "Info: Found design unit 1: vga_params" {  } { { "../VHDL/vga_params.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_params.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_params-body " "Info: Found design unit 2: vga_params-body" {  } { { "../VHDL/vga_params.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_params.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_np_trans_reset-vga_np_trans_reset_arch " "Info: Found design unit 1: vga_np_trans_reset-vga_np_trans_reset_arch" {  } { { "../VHDL/vga_np_trans_reset_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_np_trans_reset " "Info: Found entity 1: vga_np_trans_reset" {  } { { "../VHDL/vga_np_trans_reset.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_np_trans-vga_np_trans_arch " "Info: Found design unit 1: vga_np_trans-vga_np_trans_arch" {  } { { "../VHDL/vga_np_trans_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_np_trans " "Info: Found entity 1: vga_np_trans" {  } { { "../VHDL/vga_np_trans.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_np_check-vga_np_check_arch " "Info: Found design unit 1: vga_np_check-vga_np_check_arch" {  } { { "../VHDL/vga_np_check_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_np_check " "Info: Found entity 1: vga_np_check" {  } { { "../VHDL/vga_np_check.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_field_trans_reset-vga_field_trans_reset_arch " "Info: Found design unit 1: vga_field_trans_reset-vga_field_trans_reset_arch" {  } { { "../VHDL/vga_field_trans_reset_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_field_trans_reset " "Info: Found entity 1: vga_field_trans_reset" {  } { { "../VHDL/vga_field_trans_reset.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_field_trans-vga_field_trans_arch " "Info: Found design unit 1: vga_field_trans-vga_field_trans_arch" {  } { { "../VHDL/vga_field_trans_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_field_trans " "Info: Found entity 1: vga_field_trans" {  } { { "../VHDL/vga_field_trans.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_field_check-vga_field_check_arch " "Info: Found design unit 1: vga_field_check-vga_field_check_arch" {  } { { "../VHDL/vga_field_check_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_field_check " "Info: Found entity 1: vga_field_check" {  } { { "../VHDL/vga_field_check.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_demux-vga_demux_behav " "Info: Found design unit 1: vga_demux-vga_demux_behav" {  } { { "../VHDL/vga_demux_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux_arch.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demux " "Info: Found entity 1: vga_demux" {  } { { "../VHDL/vga_demux.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_resets-vga_counter_resets_behav " "Info: Found design unit 1: vga_counter_resets-vga_counter_resets_behav" {  } { { "../VHDL/vga_counter_resets_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_resets " "Info: Found entity 1: vga_counter_resets" {  } { { "../VHDL/vga_counter_resets.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter-vga_counter_behav " "Info: Found design unit 1: vga_counter-vga_counter_behav" {  } { { "../VHDL/vga_counter_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_10bit-vga_counter_10bit_behav " "Info: Found design unit 1: vga_counter_10bit-vga_counter_10bit_behav" {  } { { "../VHDL/vga_counter_10bit_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_10bit " "Info: Found entity 1: vga_counter_10bit" {  } { { "../VHDL/vga_counter_10bit.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_8bitset-vga_counter_8bitset_behav " "Info: Found design unit 1: vga_counter_8bitset-vga_counter_8bitset_behav" {  } { { "../VHDL/vga_counter_8bitset_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_8bitset " "Info: Found entity 1: vga_counter_8bitset" {  } { { "../VHDL/vga_counter_8bitset.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_8bit-vga_counter_8bit_behav " "Info: Found design unit 1: vga_counter_8bit-vga_counter_8bit_behav" {  } { { "../VHDL/vga_counter_8bit_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_8bit " "Info: Found entity 1: vga_counter_8bit" {  } { { "../VHDL/vga_counter_8bit.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_4bit-vga_counter_4bit_behav " "Info: Found design unit 1: vga_counter_4bit-vga_counter_4bit_behav" {  } { { "../VHDL/vga_counter_4bit_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_4bit " "Info: Found entity 1: vga_counter_4bit" {  } { { "../VHDL/vga_counter_4bit.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_3bit-vga_counter_3bit_behav " "Info: Found design unit 1: vga_counter_3bit-vga_counter_3bit_behav" {  } { { "../VHDL/vga_counter_3bit_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_3bit " "Info: Found entity 1: vga_counter_3bit" {  } { { "../VHDL/vga_counter_3bit.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_2bit-vga_counter_2bit_behav " "Info: Found design unit 1: vga_counter_2bit-vga_counter_2bit_behav" {  } { { "../VHDL/vga_counter_2bit_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_2bit " "Info: Found entity 1: vga_counter_2bit" {  } { { "../VHDL/vga_counter_2bit.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter " "Info: Found entity 1: vga_counter" {  } { { "../VHDL/vga_counter.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-vga_arch " "Info: Found design unit 1: vga-vga_arch" {  } { { "../VHDL/vga_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../VHDL/vga.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/timer.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "../VHDL/timer.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behaviour " "Info: Found design unit 1: timer-behaviour" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_tower-sr_tower_behav " "Info: Found design unit 1: sr_tower-sr_tower_behav" {  } { { "../VHDL/sr_tower_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sr_tower " "Info: Found entity 1: sr_tower" {  } { { "../VHDL/sr_tower.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/score.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/score.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Info: Found entity 1: score" {  } { { "../VHDL/score.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/score.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/score-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/score-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-behaviour " "Info: Found design unit 1: score-behaviour" {  } { { "../VHDL/score-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/score-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mux44 " "Info: Found entity 1: rom_mux44" {  } { { "../VHDL/rom_mux44.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mux44-rom_mux44_behaviour " "Info: Found design unit 1: rom_mux44-rom_mux44_behaviour" {  } { { "../VHDL/rom_mux44-rom_mux44_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mux24 " "Info: Found entity 1: rom_mux24" {  } { { "../VHDL/rom_mux24.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mux24-rom_mux24_behaviour " "Info: Found design unit 1: rom_mux24-rom_mux24_behaviour" {  } { { "../VHDL/rom_mux24-rom_mux24_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mux4 " "Info: Found entity 1: rom_mux4" {  } { { "../VHDL/rom_mux4.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4-rom_mux4_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4-rom_mux4_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mux4-rom_mux4_behaviour " "Info: Found design unit 1: rom_mux4-rom_mux4_behaviour" {  } { { "../VHDL/rom_mux4-rom_mux4_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4-rom_mux4_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mux2 " "Info: Found entity 1: rom_mux2" {  } { { "../VHDL/rom_mux2.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2-rom_mux2_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2-rom_mux2_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mux2-rom_mux2_behaviour " "Info: Found design unit 1: rom_mux2-rom_mux2_behaviour" {  } { { "../VHDL/rom_mux2-rom_mux2_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2-rom_mux2_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "../VHDL/rom.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rom_behaviour " "Info: Found design unit 1: rom-rom_behaviour" {  } { { "../VHDL/rom-rom_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 piece_lut " "Info: Found entity 1: piece_lut" {  } { { "../VHDL/piece_lut.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piece_lut-piece_lut_behaviour " "Info: Found design unit 1: piece_lut-piece_lut_behaviour" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-mux5_behav " "Info: Found design unit 1: mux5-mux5_behav" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/mux5.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Info: Found entity 1: mux5" {  } { { "../VHDL/mux5.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/log_score.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/log_score.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 log_score " "Info: Found entity 1: log_score" {  } { { "../VHDL/log_score.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/log_score.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/log_score-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/log_score-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_score-behaviour " "Info: Found design unit 1: log_score-behaviour" {  } { { "../VHDL/log_score-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/log_score-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/log.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/log.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 log " "Info: Found entity 1: log" {  } { { "../VHDL/log.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/log.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/log-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/log-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log-behaviour " "Info: Found design unit 1: log-behaviour" {  } { { "../VHDL/log-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/log-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_if-sr_if_behav " "Info: Found design unit 1: sr_if-sr_if_behav" {  } { { "../VHDL/interface_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sr_if " "Info: Found entity 1: sr_if" {  } { { "../VHDL/interface.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux8_inv-demux8_inv_behav " "Info: Found design unit 1: demux8_inv-demux8_inv_behav" {  } { { "../VHDL/demux8_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 demux8_inv " "Info: Found entity 1: demux8_inv" {  } { { "../VHDL/demux8_inv.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux5_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux5-demux5_behav " "Info: Found design unit 1: demux5-demux5_behav" {  } { { "../VHDL/demux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 demux5 " "Info: Found entity 1: demux5" {  } { { "../VHDL/demux5.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux4_inv-demux4_inv_behav " "Info: Found design unit 1: demux4_inv-demux4_inv_behav" {  } { { "../VHDL/demux4_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 demux4_inv " "Info: Found entity 1: demux4_inv" {  } { { "../VHDL/demux4_inv.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_piece-behaviour " "Info: Found design unit 1: de_piece-behaviour" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 de_piece " "Info: Found entity 1: de_piece" {  } { { "../VHDL/de_piece.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/dec8_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/dec8_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec8-dec8_behav " "Info: Found design unit 1: dec8-dec8_behav" {  } { { "../VHDL/dec8_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/dec8_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/dec8.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/dec8.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 dec8 " "Info: Found entity 1: dec8" {  } { { "../VHDL/dec8.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/dec8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/CheckMask.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/CheckMask.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 check_mask " "Info: Found entity 1: check_mask" {  } { { "../VHDL/CheckMask.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/CheckMask.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "../VHDL/controller.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-controller_arch " "Info: Found design unit 1: controller-controller_arch" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/check_mask-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/check_mask-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_mask-check_mask_behaviour " "Info: Found design unit 1: check_mask-check_mask_behaviour" {  } { { "../VHDL/check_mask-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/check_mask-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/bit4.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bit4 " "Info: Found entity 1: bit4" {  } { { "../VHDL/bit4.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4-bit4_behav " "Info: Found design unit 1: bit4-bit4_behav" {  } { { "../VHDL/bit4-bit4_behav.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/data/public/common/software/opprog/vhdl/cells.vhd 44 22 " "Info: Found 44 design units, including 22 entities, in source file /data/public/common/software/opprog/vhdl/cells.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mir_nin-dataflow " "Info: Found design unit 1: mir_nin-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mir_pin-dataflow " "Info: Found design unit 2: mir_pin-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mir_nout-dataflow " "Info: Found design unit 3: mir_nout-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mir_pout-dataflow " "Info: Found design unit 4: mir_pout-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 61 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ln3x3-dataflow " "Info: Found design unit 5: ln3x3-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 lp3x3-dataflow " "Info: Found design unit 6: lp3x3-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 85 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 osc10-dataflow " "Info: Found design unit 7: osc10-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 98 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 iv110-dataflow " "Info: Found design unit 8: iv110-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 122 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 no210-dataflow " "Info: Found design unit 9: no210-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 137 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 no310-dataflow " "Info: Found design unit 10: no310-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 153 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 na210-dataflow " "Info: Found design unit 11: na210-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 168 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 na310-dataflow " "Info: Found design unit 12: na310-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 184 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ex210-dataflow " "Info: Found design unit 13: ex210-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 199 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 buf40-dataflow " "Info: Found design unit 14: buf40-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 213 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 tbuf10-dataflow " "Info: Found design unit 15: tbuf10-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 228 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 tinv10-dataflow " "Info: Found design unit 16: tinv10-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 243 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 mu111-dataflow " "Info: Found design unit 17: mu111-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 259 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 mu210-dataflow " "Info: Found design unit 18: mu210-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 278 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 de211-dataflow " "Info: Found design unit 19: de211-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 299 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 dfn10-dataflow " "Info: Found design unit 20: dfn10-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 317 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 dfr11-dataflow " "Info: Found design unit 21: dfr11-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 352 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 dfa11-dataflow " "Info: Found design unit 22: dfa11-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 401 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mir_nin " "Info: Found entity 1: mir_nin" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mir_pin " "Info: Found entity 2: mir_pin" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mir_nout " "Info: Found entity 3: mir_nout" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 mir_pout " "Info: Found entity 4: mir_pout" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 55 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 ln3x3 " "Info: Found entity 5: ln3x3" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 67 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 lp3x3 " "Info: Found entity 6: lp3x3" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 79 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 osc10 " "Info: Found entity 7: osc10" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 iv110 " "Info: Found entity 8: iv110" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 117 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 no210 " "Info: Found entity 9: no210" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 131 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 no310 " "Info: Found entity 10: no310" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 na210 " "Info: Found entity 11: na210" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 162 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 na310 " "Info: Found entity 12: na310" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 177 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 ex210 " "Info: Found entity 13: ex210" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 193 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 buf40 " "Info: Found entity 14: buf40" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 208 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 tbuf10 " "Info: Found entity 15: tbuf10" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 222 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 tinv10 " "Info: Found entity 16: tinv10" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 237 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 mu111 " "Info: Found entity 17: mu111" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 252 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 mu210 " "Info: Found entity 18: mu210" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 268 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 de211 " "Info: Found entity 19: de211" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 290 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 dfn10 " "Info: Found entity 20: dfn10" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 311 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 dfr11 " "Info: Found entity 21: dfr11" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 345 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 dfa11 " "Info: Found entity 22: dfa11" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 394 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_de2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de2 " "Info: Found entity 1: top_de2" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pre_vga_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac-signal_flow " "Info: Found design unit 1: pre_vga_dac-signal_flow" {  } { { "pre_vga_dac.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/pre_vga_dac.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac " "Info: Found entity 1: pre_vga_dac" {  } { { "pre_vga_dac.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/pre_vga_dac.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Info: Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Info: Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de2 " "Info: Elaborating entity \"top_de2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac pre_vga_dac:inst " "Info: Elaborating entity \"pre_vga_dac\" for hierarchy \"pre_vga_dac:inst\"" {  } { { "top_de2.bdf" "inst" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 224 1152 1304 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Info: Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de2.bdf" "inst1" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -48 744 904 48 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:inst3 " "Info: Elaborating entity \"vga\" for hierarchy \"vga:inst3\"" {  } { { "top_de2.bdf" "inst3" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 192 768 952 352 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter vga:inst3\|vga_counter:counter " "Info: Elaborating entity \"vga_counter\" for hierarchy \"vga:inst3\|vga_counter:counter\"" {  } { { "../VHDL/vga_arch.vhd" "counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_8bit vga:inst3\|vga_counter:counter\|vga_counter_8bit:pos_x_counter " "Info: Elaborating entity \"vga_counter_8bit\" for hierarchy \"vga:inst3\|vga_counter:counter\|vga_counter_8bit:pos_x_counter\"" {  } { { "../VHDL/vga_counter_arch.vhd" "pos_x_counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_10bit vga:inst3\|vga_counter:counter\|vga_counter_10bit:pos_y_counter " "Info: Elaborating entity \"vga_counter_10bit\" for hierarchy \"vga:inst3\|vga_counter:counter\|vga_counter_10bit:pos_y_counter\"" {  } { { "../VHDL/vga_counter_arch.vhd" "pos_y_counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_resets vga:inst3\|vga_counter:counter\|vga_counter_resets:resets " "Info: Elaborating entity \"vga_counter_resets\" for hierarchy \"vga:inst3\|vga_counter:counter\|vga_counter_resets:resets\"" {  } { { "../VHDL/vga_counter_arch.vhd" "resets" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga:inst3\|vga_sync:sync " "Info: Elaborating entity \"vga_sync\" for hierarchy \"vga:inst3\|vga_sync:sync\"" {  } { { "../VHDL/vga_arch.vhd" "sync" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_triggers vga:inst3\|vga_triggers:triggers " "Info: Elaborating entity \"vga_triggers\" for hierarchy \"vga:inst3\|vga_triggers:triggers\"" {  } { { "../VHDL/vga_arch.vhd" "triggers" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_read vga:inst3\|vga_read:read_and_output " "Info: Elaborating entity \"vga_read\" for hierarchy \"vga:inst3\|vga_read:read_and_output\"" {  } { { "../VHDL/vga_arch.vhd" "read_and_output" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_field_trans vga:inst3\|vga_field_trans:field_translation " "Info: Elaborating entity \"vga_field_trans\" for hierarchy \"vga:inst3\|vga_field_trans:field_translation\"" {  } { { "../VHDL/vga_arch.vhd" "field_translation" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_8bitset vga:inst3\|vga_field_trans:field_translation\|vga_counter_8bitset:mem_addr_counter " "Info: Elaborating entity \"vga_counter_8bitset\" for hierarchy \"vga:inst3\|vga_field_trans:field_translation\|vga_counter_8bitset:mem_addr_counter\"" {  } { { "../VHDL/vga_field_trans_arch.vhd" "mem_addr_counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_field_trans_reset vga:inst3\|vga_field_trans_reset:field_translation_reset " "Info: Elaborating entity \"vga_field_trans_reset\" for hierarchy \"vga:inst3\|vga_field_trans_reset:field_translation_reset\"" {  } { { "../VHDL/vga_arch.vhd" "field_translation_reset" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_4bit vga:inst3\|vga_field_trans_reset:field_translation_reset\|vga_counter_4bit:mem_addr_counter " "Info: Elaborating entity \"vga_counter_4bit\" for hierarchy \"vga:inst3\|vga_field_trans_reset:field_translation_reset\|vga_counter_4bit:mem_addr_counter\"" {  } { { "../VHDL/vga_field_trans_reset_arch.vhd" "mem_addr_counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_field_check vga:inst3\|vga_field_check:field_check " "Info: Elaborating entity \"vga_field_check\" for hierarchy \"vga:inst3\|vga_field_check:field_check\"" {  } { { "../VHDL/vga_arch.vhd" "field_check" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_np_trans vga:inst3\|vga_np_trans:np_translation " "Info: Elaborating entity \"vga_np_trans\" for hierarchy \"vga:inst3\|vga_np_trans:np_translation\"" {  } { { "../VHDL/vga_arch.vhd" "np_translation" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_np_trans_reset vga:inst3\|vga_np_trans_reset:np_translation_reset " "Info: Elaborating entity \"vga_np_trans_reset\" for hierarchy \"vga:inst3\|vga_np_trans_reset:np_translation_reset\"" {  } { { "../VHDL/vga_arch.vhd" "np_translation_reset" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_2bit vga:inst3\|vga_np_trans_reset:np_translation_reset\|vga_counter_2bit:mem_addr_counter " "Info: Elaborating entity \"vga_counter_2bit\" for hierarchy \"vga:inst3\|vga_np_trans_reset:np_translation_reset\|vga_counter_2bit:mem_addr_counter\"" {  } { { "../VHDL/vga_np_trans_reset_arch.vhd" "mem_addr_counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_np_check vga:inst3\|vga_np_check:np_check " "Info: Elaborating entity \"vga_np_check\" for hierarchy \"vga:inst3\|vga_np_check:np_check\"" {  } { { "../VHDL/vga_arch.vhd" "np_check" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 240 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_score_trans vga:inst3\|vga_score_trans:score_translation " "Info: Elaborating entity \"vga_score_trans\" for hierarchy \"vga:inst3\|vga_score_trans:score_translation\"" {  } { { "../VHDL/vga_arch.vhd" "score_translation" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_3bit vga:inst3\|vga_score_trans:score_translation\|vga_counter_3bit:mem_addr_counter " "Info: Elaborating entity \"vga_counter_3bit\" for hierarchy \"vga:inst3\|vga_score_trans:score_translation\|vga_counter_3bit:mem_addr_counter\"" {  } { { "../VHDL/vga_score_trans_arch.vhd" "mem_addr_counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_score_check vga:inst3\|vga_score_check:score_check " "Info: Elaborating entity \"vga_score_check\" for hierarchy \"vga:inst3\|vga_score_check:score_check\"" {  } { { "../VHDL/vga_arch.vhd" "score_check" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 257 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_demux vga:inst3\|vga_demux:mem_addr_demux " "Info: Elaborating entity \"vga_demux\" for hierarchy \"vga:inst3\|vga_demux:mem_addr_demux\"" {  } { { "../VHDL/vga_arch.vhd" "mem_addr_demux" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_if sr_if:inst2 " "Info: Elaborating entity \"sr_if\" for hierarchy \"sr_if:inst2\"" {  } { { "top_de2.bdf" "inst2" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 424 800 952 584 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_tower sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod " "Info: Elaborating entity \"sr_tower\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\"" {  } { { "../VHDL/interface_arch.vhd" "\\generate_tower:0:tower_mod" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod " "Info: Elaborating entity \"bit4\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\"" {  } { { "../VHDL/sr_tower_arch.vhd" "\\generate_bit4:0:bit4_mod" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dfr11 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_0 " "Info: Elaborating entity \"dfr11\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_0\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "dfr11_0" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mu111 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu111:mu111_1 " "Info: Elaborating entity \"mu111\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu111:mu111_1\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "mu111_1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "no210 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|no210:no210_2 " "Info: Elaborating entity \"no210\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|no210:no210_2\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "no210_2" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mu210 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12 " "Info: Elaborating entity \"mu210\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "mu210_12" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbuf10 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|tbuf10:tbuf10_14 " "Info: Elaborating entity \"tbuf10\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|tbuf10:tbuf10_14\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "tbuf10_14" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux8_inv sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com " "Info: Elaborating entity \"demux8_inv\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\"" {  } { { "../VHDL/sr_tower_arch.vhd" "demux8_inv_we_com" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec8 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|dec8:dec8_re_1 " "Info: Elaborating entity \"dec8\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|dec8:dec8_re_1\"" {  } { { "../VHDL/sr_tower_arch.vhd" "dec8_re_1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux4_inv sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux4_inv:demux4_inv_we_i " "Info: Elaborating entity \"demux4_inv\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux4_inv:demux4_inv_we_i\"" {  } { { "../VHDL/sr_tower_arch.vhd" "demux4_inv_we_i" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 sr_if:inst2\|mux5:mux5_do1 " "Info: Elaborating entity \"mux5\" for hierarchy \"sr_if:inst2\|mux5:mux5_do1\"" {  } { { "../VHDL/interface_arch.vhd" "mux5_do1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux5 sr_if:inst2\|demux5:demux5_we " "Info: Elaborating entity \"demux5\" for hierarchy \"sr_if:inst2\|demux5:demux5_we\"" {  } { { "../VHDL/interface_arch.vhd" "demux5_we" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_score draw_score:inst13 " "Info: Elaborating entity \"draw_score\" for hierarchy \"draw_score:inst13\"" {  } { { "top_de2.bdf" "inst13" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1792 1144 1392 1920 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst14 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst14\"" {  } { { "top_de2.bdf" "inst14" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 752 -240 72 1104 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_mask check_mask:inst5 " "Info: Elaborating entity \"check_mask\" for hierarchy \"check_mask:inst5\"" {  } { { "top_de2.bdf" "inst5" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 616 744 992 776 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piece_lut piece_lut:inst7 " "Info: Elaborating entity \"piece_lut\" for hierarchy \"piece_lut:inst7\"" {  } { { "top_de2.bdf" "inst7" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1072 744 1016 1296 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_piece de_piece:inst6 " "Info: Elaborating entity \"de_piece\" for hierarchy \"de_piece:inst6\"" {  } { { "top_de2.bdf" "inst6" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 792 744 992 952 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst8 " "Info: Elaborating entity \"rom\" for hierarchy \"rom:inst8\"" {  } { { "top_de2.bdf" "inst8" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1320 784 976 1416 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mux44 rom:inst8\|rom_mux44:ptype2northsouth " "Info: Elaborating entity \"rom_mux44\" for hierarchy \"rom:inst8\|rom_mux44:ptype2northsouth\"" {  } { { "../VHDL/rom-rom_behaviour.vhd" "ptype2northsouth" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mux4 rom:inst8\|rom_mux44:ptype2northsouth\|rom_mux4:bit1 " "Info: Elaborating entity \"rom_mux4\" for hierarchy \"rom:inst8\|rom_mux44:ptype2northsouth\|rom_mux4:bit1\"" {  } { { "../VHDL/rom_mux44-rom_mux44_behaviour.vhd" "bit1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mux24 rom:inst8\|rom_mux24:ptype2 " "Info: Elaborating entity \"rom_mux24\" for hierarchy \"rom:inst8\|rom_mux24:ptype2\"" {  } { { "../VHDL/rom-rom_behaviour.vhd" "ptype2" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mux2 rom:inst8\|rom_mux24:ptype2\|rom_mux2:bit1 " "Info: Elaborating entity \"rom_mux2\" for hierarchy \"rom:inst8\|rom_mux24:ptype2\|rom_mux2:bit1\"" {  } { { "../VHDL/rom_mux24-rom_mux24_behaviour.vhd" "bit1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_calc controller_calc:inst15 " "Info: Elaborating entity \"controller_calc\" for hierarchy \"controller_calc:inst15\"" {  } { { "top_de2.bdf" "inst15" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 784 152 392 944 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_compare cs_compare:inst11 " "Info: Elaborating entity \"cs_compare\" for hierarchy \"cs_compare:inst11\"" {  } { { "top_de2.bdf" "inst11" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1576 768 1024 1704 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_7bc cs_compare:inst11\|cs_7bc:counter_7_bit " "Info: Elaborating entity \"cs_7bc\" for hierarchy \"cs_compare:inst11\|cs_7bc:counter_7_bit\"" {  } { { "../VHDL/cs_compare_arch.vhd" "counter_7_bit" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_arch.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_tri8 cs_compare:inst11\|cs_tri8:tristate_8_bit " "Info: Elaborating entity \"cs_tri8\" for hierarchy \"cs_compare:inst11\|cs_tri8:tristate_8_bit\"" {  } { { "../VHDL/cs_compare_arch.vhd" "tristate_8_bit" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_arch.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_shift cs_compare:inst11\|cs_shift:shift " "Info: Elaborating entity \"cs_shift\" for hierarchy \"cs_compare:inst11\|cs_shift:shift\"" {  } { { "../VHDL/cs_compare_arch.vhd" "shift" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_arch.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_7bcws cs_compare:inst11\|cs_shift:shift\|cs_7bcws:counter_7_bit " "Info: Elaborating entity \"cs_7bcws\" for hierarchy \"cs_compare:inst11\|cs_shift:shift\|cs_7bcws:counter_7_bit\"" {  } { { "../VHDL/cs_shift_arch.vhd" "counter_7_bit" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_arch.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_adder7 cs_compare:inst11\|cs_shift:shift\|cs_adder7:adder_7_bit " "Info: Elaborating entity \"cs_adder7\" for hierarchy \"cs_compare:inst11\|cs_shift:shift\|cs_adder7:adder_7_bit\"" {  } { { "../VHDL/cs_shift_arch.vhd" "adder_7_bit" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_arch.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_shift_comb cs_compare:inst11\|cs_shift:shift\|cs_shift_comb:comb " "Info: Elaborating entity \"cs_shift_comb\" for hierarchy \"cs_compare:inst11\|cs_shift:shift\|cs_shift_comb:comb\"" {  } { { "../VHDL/cs_shift_arch.vhd" "comb" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_arch.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_defset2 cs_compare:inst11\|cs_defset2:defset " "Info: Elaborating entity \"cs_defset2\" for hierarchy \"cs_compare:inst11\|cs_defset2:defset\"" {  } { { "../VHDL/cs_compare_arch.vhd" "defset" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_arch.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_compare_comb cs_compare:inst11\|cs_compare_comb:comb " "Info: Elaborating entity \"cs_compare_comb\" for hierarchy \"cs_compare:inst11\|cs_compare_comb:comb\"" {  } { { "../VHDL/cs_compare_arch.vhd" "comb" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_arch.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst4 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst4\"" {  } { { "top_de2.bdf" "inst4" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1112 -200 -64 1272 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst19 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:inst19\"" {  } { { "top_de2.bdf" "inst19" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 896 -840 -592 992 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "npg npg:inst10 " "Info: Elaborating entity \"npg\" for hierarchy \"npg:inst10\"" {  } { { "top_de2.bdf" "inst10" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 576 -176 40 704 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "npg_ff npg:inst10\|npg_ff:Button " "Info: Elaborating entity \"npg_ff\" for hierarchy \"npg:inst10\|npg_ff:Button\"" {  } { { "../VHDL/npg-structural.vhd" "Button" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg-structural.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "npg_mux2_1 npg:inst10\|npg_mux2_1:M1 " "Info: Elaborating entity \"npg_mux2_1\" for hierarchy \"npg:inst10\|npg_mux2_1:M1\"" {  } { { "../VHDL/npg-structural.vhd" "M1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg-structural.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_score log_score:inst12 " "Info: Elaborating entity \"log_score\" for hierarchy \"log_score:inst12\"" {  } { { "top_de2.bdf" "inst12" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1840 808 1000 1936 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score log_score:inst12\|score:L1 " "Info: Elaborating entity \"score\" for hierarchy \"log_score:inst12\|score:L1\"" {  } { { "../VHDL/log_score-behaviour.vhd" "L1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/log_score-behaviour.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log log_score:inst12\|log:L2 " "Info: Elaborating entity \"log\" for hierarchy \"log_score:inst12\|log:L2\"" {  } { { "../VHDL/log_score-behaviour.vhd" "L2" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/log_score-behaviour.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\" " "Warning: Converted tri-state node \"gdfx_temp0\" into a selector" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 256 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"piece_lut:inst7\|Selector18\" " "Warning: Converted tri-state node feeding \"piece_lut:inst7\|Selector18\" into a selector" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"piece_lut:inst7\|Selector19\" " "Warning: Converted tri-state node feeding \"piece_lut:inst7\|Selector19\" into a selector" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|demux5:demux5_we\|do\[4\]\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|demux5:demux5_we\|do\[4\]\" into a selector" {  } { { "../VHDL/demux5.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" into a selector" {  } { { "../VHDL/demux8_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" into a selector" {  } { { "../VHDL/demux8_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" into a selector" {  } { { "../VHDL/demux8_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\|Y\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\|Y\" into a selector" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\|Y\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\|Y\" into a selector" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[2\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[2\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[1\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[1\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[0\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[0\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_mask_select\[1\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_mask_select\[1\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_mask_select\[0\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_mask_select\[0\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_data " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_data\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[3\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[3\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[4\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[4\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[5\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[5\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[6\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[6\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[7\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[7\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_write " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_write\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:4:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:4:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:4:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:4:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:3:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:3:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:3:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:3:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "vga_sync GND " "Warning (13410): Pin \"vga_sync\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 248 1360 1536 264 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_blank VCC " "Warning (13410): Pin \"vga_blank\" is stuck at VCC" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 280 1360 1536 296 "vga_blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst14\|cur_state.kernel_panic " "Info: Register \"controller:inst14\|cur_state.kernel_panic\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst14\|cur_state.move_down_3 " "Info: Register \"controller:inst14\|cur_state.move_down_3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst14\|cur_state.game_over " "Info: Register \"controller:inst14\|cur_state.game_over\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1158 " "Info: Implemented 1158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1114 " "Info: Implemented 1114 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 12:05:42 2013 " "Info: Processing ended: Thu Dec 12 12:05:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
