/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire [4:0] _13_;
  wire [6:0] _14_;
  wire [16:0] _15_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[74] ? in_data[21] : in_data[50]);
  assign celloutsig_0_23z = !(celloutsig_0_18z ? celloutsig_0_5z : celloutsig_0_8z);
  assign celloutsig_0_29z = !(celloutsig_0_12z ? celloutsig_0_12z : celloutsig_0_2z);
  assign celloutsig_0_30z = !(celloutsig_0_29z ? celloutsig_0_24z : celloutsig_0_24z);
  assign celloutsig_0_31z = !(celloutsig_0_8z ? celloutsig_0_22z : celloutsig_0_17z);
  assign celloutsig_0_32z = !(celloutsig_0_0z ? celloutsig_0_13z : celloutsig_0_2z);
  assign celloutsig_0_37z = !(celloutsig_0_29z ? celloutsig_0_34z : celloutsig_0_0z);
  assign celloutsig_0_4z = !(celloutsig_0_3z ? in_data[72] : in_data[71]);
  assign celloutsig_0_42z = !(celloutsig_0_14z ? celloutsig_0_24z : celloutsig_0_10z);
  assign celloutsig_0_45z = !(celloutsig_0_32z ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_0_65z = !(_02_ ? celloutsig_0_18z : in_data[1]);
  assign celloutsig_0_71z = !(celloutsig_0_63z ? celloutsig_0_0z : celloutsig_0_25z);
  assign celloutsig_0_72z = !(celloutsig_0_65z ? celloutsig_0_40z : celloutsig_0_57z);
  assign celloutsig_1_4z = !(in_data[97] ? celloutsig_1_3z : in_data[191]);
  assign celloutsig_1_7z = !(celloutsig_1_3z ? celloutsig_1_3z : _03_);
  assign celloutsig_1_8z = !(celloutsig_1_7z ? _05_ : _04_);
  assign celloutsig_1_11z = !(celloutsig_1_8z ? celloutsig_1_5z : celloutsig_1_8z);
  assign celloutsig_1_12z = !(celloutsig_1_7z ? celloutsig_1_8z : celloutsig_1_11z);
  assign celloutsig_1_14z = !(celloutsig_1_1z ? _06_ : in_data[128]);
  assign celloutsig_1_15z = !(celloutsig_1_7z ? celloutsig_1_0z : celloutsig_1_14z);
  assign celloutsig_0_9z = !(celloutsig_0_5z ? celloutsig_0_7z : celloutsig_0_1z);
  assign celloutsig_0_1z = !(in_data[8] ? in_data[32] : in_data[88]);
  assign celloutsig_0_11z = !(celloutsig_0_9z ? celloutsig_0_10z : celloutsig_0_5z);
  assign celloutsig_0_13z = !(celloutsig_0_1z ? celloutsig_0_3z : celloutsig_0_1z);
  assign celloutsig_0_14z = !(celloutsig_0_7z ? celloutsig_0_1z : celloutsig_0_8z);
  assign celloutsig_0_15z = !(celloutsig_0_3z ? celloutsig_0_9z : _07_);
  assign celloutsig_0_21z = !(celloutsig_0_4z ? celloutsig_0_4z : celloutsig_0_9z);
  assign celloutsig_0_22z = ~((celloutsig_0_14z | celloutsig_0_19z) & (celloutsig_0_8z | celloutsig_0_18z));
  assign celloutsig_0_24z = ~((celloutsig_0_7z | celloutsig_0_15z) & (celloutsig_0_20z | celloutsig_0_14z));
  assign celloutsig_0_25z = ~((celloutsig_0_8z | celloutsig_0_21z) & (_01_ | celloutsig_0_22z));
  assign celloutsig_0_3z = ~((celloutsig_0_1z | in_data[95]) & (in_data[63] | in_data[61]));
  assign celloutsig_0_33z = ~((celloutsig_0_25z | celloutsig_0_23z) & (celloutsig_0_3z | celloutsig_0_30z));
  assign celloutsig_0_34z = ~((celloutsig_0_12z | celloutsig_0_23z) & (celloutsig_0_8z | celloutsig_0_31z));
  assign celloutsig_0_38z = ~((celloutsig_0_23z | celloutsig_0_20z) & (celloutsig_0_37z | celloutsig_0_19z));
  assign celloutsig_0_40z = ~((_07_ | _08_) & (celloutsig_0_5z | celloutsig_0_23z));
  assign celloutsig_0_41z = ~((celloutsig_0_9z | celloutsig_0_11z) & (celloutsig_0_11z | celloutsig_0_33z));
  assign celloutsig_0_48z = ~((celloutsig_0_25z | celloutsig_0_24z) & (celloutsig_0_11z | celloutsig_0_37z));
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_4z) & (celloutsig_0_4z | celloutsig_0_1z));
  assign celloutsig_0_53z = ~((celloutsig_0_5z | celloutsig_0_48z) & (celloutsig_0_45z | celloutsig_0_0z));
  assign celloutsig_0_57z = ~((celloutsig_0_21z | celloutsig_0_3z) & (celloutsig_0_20z | celloutsig_0_11z));
  assign celloutsig_0_63z = ~((celloutsig_0_53z | in_data[78]) & (celloutsig_0_41z | celloutsig_0_24z));
  assign celloutsig_0_7z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_1z | in_data[87]));
  assign celloutsig_1_0z = ~((in_data[104] | in_data[156]) & (in_data[180] | in_data[99]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[122]) & (celloutsig_1_0z | in_data[188]));
  assign celloutsig_1_3z = ~((_09_ | in_data[96]) & (celloutsig_1_1z | in_data[107]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_3z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_6z = ~((in_data[111] | celloutsig_1_5z) & (celloutsig_1_0z | celloutsig_1_5z));
  assign celloutsig_0_8z = ~((celloutsig_0_0z | in_data[77]) & (celloutsig_0_7z | _08_));
  assign celloutsig_1_18z = ~((celloutsig_1_6z | celloutsig_1_0z) & (_10_ | celloutsig_1_15z));
  assign celloutsig_1_19z = ~((celloutsig_1_4z | in_data[102]) & (celloutsig_1_12z | _11_));
  assign celloutsig_0_10z = ~((celloutsig_0_3z | celloutsig_0_1z) & (celloutsig_0_3z | celloutsig_0_3z));
  assign celloutsig_0_12z = ~((celloutsig_0_5z | celloutsig_0_2z) & (celloutsig_0_1z | in_data[65]));
  assign celloutsig_0_17z = ~((celloutsig_0_4z | celloutsig_0_8z) & (_12_ | _08_));
  assign celloutsig_0_18z = ~((celloutsig_0_2z | celloutsig_0_17z) & (celloutsig_0_4z | celloutsig_0_2z));
  assign celloutsig_0_19z = ~((celloutsig_0_0z | celloutsig_0_3z) & (in_data[29] | celloutsig_0_17z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_0_20z = ~((celloutsig_0_2z | celloutsig_0_12z) & (celloutsig_0_18z | celloutsig_0_5z));
  reg [4:0] _73_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _73_ <= 5'h00;
    else _73_ <= { celloutsig_0_42z, celloutsig_0_41z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_38z };
  assign { _02_, _13_[3:0] } = _73_;
  reg [4:0] _74_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _74_ <= 5'h00;
    else _74_ <= { in_data[54], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z };
  assign { _00_, _07_, _01_, _12_, _08_ } = _74_;
  reg [6:0] _75_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _75_ <= 7'h00;
    else _75_ <= { in_data[182:180], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign { _14_[6], _05_, _09_, _14_[3:2], _03_, _04_ } = _75_;
  reg [16:0] _76_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _76_ <= 17'h00000;
    else _76_ <= in_data[112:96];
  assign { _15_[16:13], _11_, _15_[11:9], _06_, _15_[7:2], _10_, _15_[0] } = _76_;
  assign _13_[4] = _02_;
  assign { _14_[5:4], _14_[1:0] } = { _05_, _09_, _03_, _04_ };
  assign { _15_[12], _15_[8], _15_[1] } = { _11_, _06_, _10_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
