[2025-09-15 17:08:06] START suite=spec trace=465.tonto-1914B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/465.tonto-1914B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2185351 heartbeat IPC: 4.576 cumulative IPC: 4.576 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4283234 heartbeat IPC: 4.767 cumulative IPC: 4.669 (Simulation time: 00 hr 01 min 03 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4283234 cumulative IPC: 4.669 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4283234 cumulative IPC: 4.669 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 8931769 heartbeat IPC: 2.151 cumulative IPC: 2.151 (Simulation time: 00 hr 01 min 48 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 13637931 heartbeat IPC: 2.125 cumulative IPC: 2.138 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 18310242 heartbeat IPC: 2.14 cumulative IPC: 2.139 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 22468284 heartbeat IPC: 2.405 cumulative IPC: 2.2 (Simulation time: 00 hr 04 min 05 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 26532869 heartbeat IPC: 2.46 cumulative IPC: 2.247 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 30900433 heartbeat IPC: 2.29 cumulative IPC: 2.254 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 35607683 heartbeat IPC: 2.124 cumulative IPC: 2.235 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 40331708 heartbeat IPC: 2.117 cumulative IPC: 2.219 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 45148435 heartbeat IPC: 2.076 cumulative IPC: 2.202 (Simulation time: 00 hr 07 min 56 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 45308922 cumulative IPC: 2.207 (Simulation time: 00 hr 08 min 44 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 45308922 cumulative IPC: 2.207 (Simulation time: 00 hr 08 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/465.tonto-1914B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.207 instructions: 100000000 cycles: 45308922
CPU 0 Branch Prediction Accuracy: 93.31% MPKI: 8.567 Average ROB Occupancy at Mispredict: 90.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 5e-05
BRANCH_INDIRECT: 0.00259
BRANCH_CONDITIONAL: 8.512
BRANCH_DIRECT_CALL: 0.05128
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00122


====Backend Stall Breakdown====
ROB_STALL: 2341731
LQ_STALL: 27220
SQ_STALL: 117655


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 527.60974
REPLAY_LOAD: 94.560974
NON_REPLAY_LOAD: 5.3912897

== Total ==
ADDR_TRANS: 21632
REPLAY_LOAD: 3877
NON_REPLAY_LOAD: 2316222

== Counts ==
ADDR_TRANS: 41
REPLAY_LOAD: 41
NON_REPLAY_LOAD: 429623

cpu0->cpu0_STLB TOTAL        ACCESS:      22224 HIT:      22060 MISS:        164 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      22224 HIT:      22060 MISS:        164 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 577.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     924243 HIT:     900853 MISS:      23390 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     376047 HIT:     360620 MISS:      15427 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     258692 HIT:     250971 MISS:       7721 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     289216 HIT:     289186 MISS:         30 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        288 HIT:         76 MISS:        212 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 50.23 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8749733 HIT:    8585833 MISS:     163900 MSHR_MERGE:      52338
cpu0->cpu0_L1I LOAD         ACCESS:    8749733 HIT:    8585833 MISS:     163900 MSHR_MERGE:      52338
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28909062 HIT:   27521845 MISS:    1387217 MSHR_MERGE:     863743
cpu0->cpu0_L1D LOAD         ACCESS:   18225159 HIT:   17859799 MISS:     365360 MSHR_MERGE:     100870
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10683575 HIT:    9662006 MISS:    1021569 MSHR_MERGE:     762873
cpu0->cpu0_L1D TRANSLATION  ACCESS:        328 HIT:         40 MISS:        288 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 14.09 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7183432 HIT:    7171125 MISS:      12307 MSHR_MERGE:       7960
cpu0->cpu0_ITLB LOAD         ACCESS:    7183432 HIT:    7171125 MISS:      12307 MSHR_MERGE:       7960
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.585 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27256864 HIT:   27229669 MISS:      27195 MSHR_MERGE:       9318
cpu0->cpu0_DTLB LOAD         ACCESS:   27256864 HIT:   27229669 MISS:      27195 MSHR_MERGE:       9318
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.17 cycles
cpu0->LLC TOTAL        ACCESS:      33321 HIT:      27527 MISS:       5794 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      15427 HIT:       9838 MISS:       5589 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7721 HIT:       7720 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       9961 HIT:       9961 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        212 HIT:          8 MISS:        204 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 81.61 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         75
  ROW_BUFFER_MISS:       5719
  AVG DBUS CONGESTED CYCLE: 2.899
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       3776
[2025-09-15 17:16:50] END   suite=spec trace=465.tonto-1914B (rc=0)
