{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/tmp/a7af1284d39c4981bae64dc51e06c383.lib ",
   "modules": {
      "\\top": {
         "num_wires":         112,
         "num_wire_bits":     143,
         "num_pub_wires":     11,
         "num_pub_wire_bits": 42,
         "num_ports":         6,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         132,
         "num_cells_by_type": {
            "$_ANDNOT_": 32,
            "$_AND_": 4,
            "$_DFFE_PP0P_": 12,
            "$_DFF_PP0_": 17,
            "$_DFF_PP1_": 2,
            "$_MUX_": 7,
            "$_NAND_": 11,
            "$_NOR_": 2,
            "$_NOT_": 4,
            "$_ORNOT_": 9,
            "$_OR_": 18,
            "$_XNOR_": 4,
            "$_XOR_": 10
         }
      }
   },
      "design": {
         "num_wires":         112,
         "num_wire_bits":     143,
         "num_pub_wires":     11,
         "num_pub_wire_bits": 42,
         "num_ports":         6,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         132,
         "num_cells_by_type": {
            "$_ANDNOT_": 32,
            "$_AND_": 4,
            "$_DFFE_PP0P_": 12,
            "$_DFF_PP0_": 17,
            "$_DFF_PP1_": 2,
            "$_MUX_": 7,
            "$_NAND_": 11,
            "$_NOR_": 2,
            "$_NOT_": 4,
            "$_ORNOT_": 9,
            "$_OR_": 18,
            "$_XNOR_": 4,
            "$_XOR_": 10
         }
      }
}

