---
layout: post
title: "[Verilog] Vectors"
category: education
---
---
# ğŸ“˜ Vectors
---

## âœ… Vectors

```verilog
module top_module (
    input [2:0] vec,
    output [2:0] outv,
    output o2,
    output o1,
    output o0
);
    assign outv = vec;
    assign o0 = vec[0];
    assign o1 = vec[1];
    assign o2 = vec[2];
    // assign {o2, o1, o0} = vec;
endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- `[2:0]`ì€ 3ë¹„íŠ¸ ë²¡í„°ì´ë©°, ê°ê°ì˜ ë¹„íŠ¸ì— ê°œë³„ ì ‘ê·¼ì´ ê°€ëŠ¥í•¨  
- `assign outv = vec;`ëŠ” ì „ì²´ ë²¡í„°ë¥¼ ì—°ê²°í•˜ê³ , ì•„ë˜ëŠ” ê°ê°ì„ ë¶„í•´í•˜ì—¬ ì¶œë ¥í•˜ëŠ” ë°©ì‹

---

## âœ… Vectors in more detail

```verilog
`default_nettype none
module top_module (
    input wire [15:0] in,
    output wire [7:0] out_hi,
    output wire [7:0] out_lo
);
    assign out_hi = in[15:8];
    assign out_lo = in[7:0];    
    // assign {out_hi, out_lo} = in;
endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- `[15:8]`ê³¼ `[7:0]`ë¥¼ ì´ìš©í•´ ìƒìœ„ 8ë¹„íŠ¸, í•˜ìœ„ 8ë¹„íŠ¸ë¥¼ ë‚˜ëˆŒ ìˆ˜ ìˆìŒ  
- `default_nettype none`ì€ ì•”ì‹œì  wire ì„ ì–¸ì„ ê¸ˆì§€í•¨ (ëª…ì‹œì  ì„ ì–¸ì´ í•„ìš”í•¨)

---

## âœ… Vector part select

```verilog
module top_module (
    input [31:0] in,
    output [31:0] out
);
    assign out[31:24] = in[7:0];
    assign out[23:16] = in[15:8];
    assign out[15:8] = in[23:16];
    assign out[7:0] = in[31:24];
endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- ë²¡í„°ì˜ ì¼ë¶€ë¶„ì„ ì„ íƒí•˜ì—¬ ë‹¤ë¥¸ ìœ„ì¹˜ì— ë³µì‚¬í•  ìˆ˜ ìˆìŒ  
- ì´ ë¬¸ì œì—ì„œëŠ” 32ë¹„íŠ¸ë¥¼ 8ë¹„íŠ¸ ë‹¨ìœ„ë¡œ ìˆœì„œë¥¼ ë°”ê¾¸ì–´ ì¶œë ¥

---

## âœ… Bitwise operators

```verilog
module top_module (
    input [2:0] a,
    input [2:0] b,
    output [2:0] out_or_bitwise,
    output out_or_logical,
    output [5:0] out_not
);
    assign out_or_bitwise = a | b;   // bitwise OR
    assign out_or_logical = a || b;  // logical OR
    assign out_not[2:0] = ~a;
    assign out_not[5:3] = ~b;
endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- `|`ëŠ” ë¹„íŠ¸ ë‹¨ìœ„ OR, `||`ëŠ” ë…¼ë¦¬ OR (ë¬¸ë²•ì ìœ¼ë¡œëŠ” ë²¡í„°ì— ì í•©í•˜ì§€ ì•ŠìŒ)  
- ë²¡í„°ë¥¼ NOTí•  ë•ŒëŠ” ê° ë¹„íŠ¸ë¥¼ ë°˜ì „í•˜ë©°, ì¡°í•© ì¶œë ¥ìœ¼ë¡œ ì‚¬ìš© ê°€ëŠ¥

---

## âœ… Four-input gates

```verilog
module top_module (
    input [3:0] in,
    output out_and,
    output out_or,
    output out_xor
);
    assign out_and = in[3] & in[2] & in[1] & in[0];
    assign out_or  = in[3] | in[2] | in[1] | in[0];
    assign out_xor = in[3] ^ in[2] ^ in[1] ^ in[0];
endmodule

```

ğŸ“Œ **í¬ì¸íŠ¸**  
- ê°ê°ì˜ 4ê°œ ë¹„íŠ¸ì— ëŒ€í•´ AND, OR, XOR ì—°ì‚°ì„ ìˆ˜í–‰í•¨
- `&in`, `|in`, `^in`ë„ ê°™ì€ ë°©ì‹ìœ¼ë¡œ ì‚¬ìš© ê°€ëŠ¥ (reduction operator)

---

## âœ… Vector concatenation operator

```verilog
module top_module (
    input [4:0] a, b, c, d, e, f,
    output [7:0] w, x, y, z
);
    wire [31:0] concat;
    assign concat = {a, b, c, d, e, f, 2'b11};
    assign w = concat[31:24];
    assign x = concat[23:16];
    assign y = concat[15:8];
    assign z = concat[7:0];
endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- ì—¬ëŸ¬ ë²¡í„°ë¥¼ `{}`ë¡œ ë¶™ì—¬ì„œ í•˜ë‚˜ì˜ í° ë²¡í„° ìƒì„±  
- ì˜ë¼ì„œ ì¶œë ¥í•  ë•ŒëŠ” `[31:24]`, `[23:16]` ë“±ìœ¼ë¡œ ìª¼ê°¬

---

## âœ… Vector reversal 1

```verilog
module top_module (
    input [7:0] in,
    output [7:0] out
);
    assign out = {in[0], in[1], in[2], in[3], in[4], in[5], in[6], in[7]};
    
    // ì´ íšŒë¡œëŠ” ë²¡í„°ë¥¼ ìˆ˜ë™ìœ¼ë¡œ ë°˜ì „í•˜ëŠ” ë°©ë²• ì™¸ì—ë„
    // generate-for ë˜ëŠ” always block ë‚´ loopë¥¼ ì‚¬ìš©í•˜ì—¬ êµ¬í˜„í•  ìˆ˜ ìˆìŒ.
    // ì•„ë˜ëŠ” ì°¸ê³ ìš© SystemVerilog ìŠ¤íƒ€ì¼ì˜ ì˜ˆì‹œ ì½”ë“œ:
    /*always @(*) begin    
        for (int i = 0; i < 8; i++)
            out[i] = in[8 - i - 1];
    end*/

endmodule

```

ğŸ“Œ **í¬ì¸íŠ¸**  
- `assign out = {...}` ë°©ì‹ì€ **ë²¡í„°ë¥¼ ìˆ˜ë™ìœ¼ë¡œ ë°˜ì „**í•œ ê²ƒ
- ì£¼ì„ì— ìˆëŠ” `for` ë£¨í”„ëŠ” SystemVerilog ìŠ¤íƒ€ì¼ì˜ procedural block ë°©ì‹

---

## âœ… Replication operator

{% raw %}
```verilog
module top_module (
    input [7:0] in,
    output [31:0] out
);
    assign out = {{24{in[7]}}, in[7:0]};
endmodule
```
{% endraw %}

ğŸ“Œ **í¬ì¸íŠ¸**  
- `{N{X}}` ë¬¸ë²•ì€ Xë¥¼ Në²ˆ ë°˜ë³µí•˜ëŠ” replication operator  
- ì´ ë¬¸ì œëŠ” **sign extension (ë¶€í˜¸ í™•ì¥)** ì—°ìŠµ ë¬¸ì œ
- Sign extensionì€ ìˆ«ìì˜ ë¶€í˜¸ë¥¼ ìœ ì§€í•˜ë©´ì„œ ë¹„íŠ¸ ìˆ˜ë¥¼ ëŠ˜ë¦¬ê¸° ìœ„í•´, ìµœìƒìœ„ ë¹„íŠ¸(ë¶€í˜¸ ë¹„íŠ¸)ë¥¼ ë°˜ë³µí•˜ì—¬ ì•ìª½ì„ ì±„ìš°ëŠ” ë°©ì‹

---

## âœ… More replication

{% raw %}
```verilog
module top_module (
    input a, b, c, d, e,
    output [24:0] out
);
    wire [24:0] top;
    wire [24:0] bottom;
    assign top = {{5{a}}, {5{b}}, {5{c}}, {5{d}}, {5{e}}};
    assign bottom = {5{a,b,c,d,e}};
    assign out = ~(top ^ bottom);
endmodule
```
{% endraw %}

ğŸ“Œ **í¬ì¸íŠ¸**  
- ì¤‘ì²©ëœ replication ì‚¬ìš©  
- `5{a,b,c,d,e}`ëŠ” ê° ë¹„íŠ¸ ë¬¶ìŒì„ 5ë²ˆ ë°˜ë³µ  
- `~(top ^ bottom)`ìœ¼ë¡œ ë‘ ë²¡í„°ì˜ XNOR ê³„ì‚°
