// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_out (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        prediction_Addr_A,
        prediction_EN_A,
        prediction_WEN_A,
        prediction_Din_A,
        prediction_Dout_A,
        dense_2_out_address0,
        dense_2_out_ce0,
        dense_2_out_q0
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] prediction_Addr_A;
output   prediction_EN_A;
output  [3:0] prediction_WEN_A;
output  [31:0] prediction_Din_A;
input  [31:0] prediction_Dout_A;
output  [4:0] dense_2_out_address0;
output   dense_2_out_ce0;
input  [31:0] dense_2_out_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dense_2_out_ce0;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [8:0] dense_out_weights_address0;
reg    dense_out_weights_ce0;
wire   [31:0] dense_out_weights_q0;
wire   [3:0] dense_out_bias_address0;
reg    dense_out_bias_ce0;
wire   [31:0] dense_out_bias_q0;
wire   [3:0] d_fu_175_p2;
reg   [3:0] d_reg_249;
wire    ap_CS_fsm_state2;
wire   [63:0] zext_ln38_fu_181_p1;
reg   [63:0] zext_ln38_reg_254;
wire   [0:0] icmp_ln31_fu_169_p2;
wire   [8:0] zext_ln36_fu_185_p1;
reg   [8:0] zext_ln36_reg_260;
wire   [4:0] f_fu_195_p2;
reg   [4:0] f_reg_268;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln36_fu_189_p2;
wire    ap_CS_fsm_state4;
wire   [31:0] grp_fu_163_p2;
reg   [31:0] tmp_4_reg_298;
wire    ap_CS_fsm_state5;
wire   [31:0] grp_fu_156_p2;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg   [3:0] dense_array_address0;
reg    dense_array_ce0;
reg    dense_array_we0;
wire   [31:0] dense_array_q0;
wire    grp_soft_max_fu_149_ap_start;
wire    grp_soft_max_fu_149_ap_done;
wire    grp_soft_max_fu_149_ap_idle;
wire    grp_soft_max_fu_149_ap_ready;
wire   [3:0] grp_soft_max_fu_149_dense_array_address0;
wire    grp_soft_max_fu_149_dense_array_ce0;
wire   [31:0] grp_soft_max_fu_149_prediction_Addr_A;
wire    grp_soft_max_fu_149_prediction_EN_A;
wire   [3:0] grp_soft_max_fu_149_prediction_WEN_A;
wire   [31:0] grp_soft_max_fu_149_prediction_Din_A;
reg   [3:0] d_0_reg_115;
wire    ap_CS_fsm_state13;
reg   [31:0] w_sum_0_reg_126;
reg   [4:0] f_0_reg_138;
reg    grp_soft_max_fu_149_ap_start_reg;
wire    ap_CS_fsm_state14;
wire   [63:0] zext_ln38_4_fu_241_p1;
wire   [63:0] zext_ln38_1_fu_201_p1;
reg   [31:0] grp_fu_156_p1;
wire    ap_CS_fsm_state6;
wire   [7:0] tmp_1_fu_206_p3;
wire   [5:0] tmp_2_fu_218_p3;
wire   [8:0] zext_ln38_3_fu_226_p1;
wire   [8:0] zext_ln38_2_fu_214_p1;
wire   [8:0] add_ln38_fu_230_p2;
wire   [8:0] add_ln38_1_fu_236_p2;
reg   [13:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_soft_max_fu_149_ap_start_reg = 1'b0;
end

dense_out_dense_o9j0 #(
    .DataWidth( 32 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
dense_out_weights_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_out_weights_address0),
    .ce0(dense_out_weights_ce0),
    .q0(dense_out_weights_q0)
);

dense_out_dense_obak #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_out_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_out_bias_address0),
    .ce0(dense_out_bias_ce0),
    .q0(dense_out_bias_q0)
);

dense_out_dense_abbk #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_array_address0),
    .ce0(dense_array_ce0),
    .we0(dense_array_we0),
    .d0(grp_fu_156_p2),
    .q0(dense_array_q0)
);

soft_max grp_soft_max_fu_149(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_soft_max_fu_149_ap_start),
    .ap_done(grp_soft_max_fu_149_ap_done),
    .ap_idle(grp_soft_max_fu_149_ap_idle),
    .ap_ready(grp_soft_max_fu_149_ap_ready),
    .dense_array_address0(grp_soft_max_fu_149_dense_array_address0),
    .dense_array_ce0(grp_soft_max_fu_149_dense_array_ce0),
    .dense_array_q0(dense_array_q0),
    .prediction_Addr_A(grp_soft_max_fu_149_prediction_Addr_A),
    .prediction_EN_A(grp_soft_max_fu_149_prediction_EN_A),
    .prediction_WEN_A(grp_soft_max_fu_149_prediction_WEN_A),
    .prediction_Din_A(grp_soft_max_fu_149_prediction_Din_A),
    .prediction_Dout_A(32'd0)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_sum_0_reg_126),
    .din1(grp_fu_156_p1),
    .ce(1'b1),
    .dout(grp_fu_156_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_out_weights_q0),
    .din1(dense_2_out_q0),
    .ce(1'b1),
    .dout(grp_fu_163_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_soft_max_fu_149_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln31_fu_169_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_soft_max_fu_149_ap_start_reg <= 1'b1;
        end else if ((grp_soft_max_fu_149_ap_ready == 1'b1)) begin
            grp_soft_max_fu_149_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        d_0_reg_115 <= d_reg_249;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        d_0_reg_115 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        f_0_reg_138 <= f_reg_268;
    end else if (((icmp_ln31_fu_169_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        f_0_reg_138 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        w_sum_0_reg_126 <= grp_fu_156_p2;
    end else if (((icmp_ln31_fu_169_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        w_sum_0_reg_126 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_reg_249 <= d_fu_175_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        f_reg_268 <= f_fu_195_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_4_reg_298 <= grp_fu_163_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_169_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln36_reg_260[3 : 0] <= zext_ln36_fu_185_p1[3 : 0];
        zext_ln38_reg_254[3 : 0] <= zext_ln38_fu_181_p1[3 : 0];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state14) & (grp_soft_max_fu_149_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (grp_soft_max_fu_149_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_2_out_ce0 = 1'b1;
    end else begin
        dense_2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        dense_array_address0 = zext_ln38_reg_254;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dense_array_address0 = grp_soft_max_fu_149_dense_array_address0;
    end else begin
        dense_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        dense_array_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dense_array_ce0 = grp_soft_max_fu_149_dense_array_ce0;
    end else begin
        dense_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        dense_array_we0 = 1'b1;
    end else begin
        dense_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_out_bias_ce0 = 1'b1;
    end else begin
        dense_out_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_out_weights_ce0 = 1'b1;
    end else begin
        dense_out_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_156_p1 = dense_out_bias_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_156_p1 = tmp_4_reg_298;
    end else begin
        grp_fu_156_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln31_fu_169_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln36_fu_189_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_soft_max_fu_149_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln38_1_fu_236_p2 = (add_ln38_fu_230_p2 + zext_ln36_reg_260);

assign add_ln38_fu_230_p2 = (zext_ln38_3_fu_226_p1 + zext_ln38_2_fu_214_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign d_fu_175_p2 = (d_0_reg_115 + 4'd1);

assign dense_2_out_address0 = zext_ln38_1_fu_201_p1;

assign dense_out_bias_address0 = zext_ln38_reg_254;

assign dense_out_weights_address0 = zext_ln38_4_fu_241_p1;

assign f_fu_195_p2 = (f_0_reg_138 + 5'd1);

assign grp_soft_max_fu_149_ap_start = grp_soft_max_fu_149_ap_start_reg;

assign icmp_ln31_fu_169_p2 = ((d_0_reg_115 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_189_p2 = ((f_0_reg_138 == 5'd30) ? 1'b1 : 1'b0);

assign prediction_Addr_A = grp_soft_max_fu_149_prediction_Addr_A;

assign prediction_Din_A = grp_soft_max_fu_149_prediction_Din_A;

assign prediction_EN_A = grp_soft_max_fu_149_prediction_EN_A;

assign prediction_WEN_A = grp_soft_max_fu_149_prediction_WEN_A;

assign tmp_1_fu_206_p3 = {{f_0_reg_138}, {3'd0}};

assign tmp_2_fu_218_p3 = {{f_0_reg_138}, {1'd0}};

assign zext_ln36_fu_185_p1 = d_0_reg_115;

assign zext_ln38_1_fu_201_p1 = f_0_reg_138;

assign zext_ln38_2_fu_214_p1 = tmp_1_fu_206_p3;

assign zext_ln38_3_fu_226_p1 = tmp_2_fu_218_p3;

assign zext_ln38_4_fu_241_p1 = add_ln38_1_fu_236_p2;

assign zext_ln38_fu_181_p1 = d_0_reg_115;

always @ (posedge ap_clk) begin
    zext_ln38_reg_254[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln36_reg_260[8:4] <= 5'b00000;
end

endmodule //dense_out
