<profile>

<section name = "Vitis HLS Report for 'tiled_conv'" level="0">
<item name = "Date">Fri Mar 17 13:50:47 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2502647809, 2561548289, 25.026 sec, 25.615 sec, 2502647810, 2561548290, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403">tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, 7189, 7189, 71.890 us, 71.890 us, 7189, 7189, no</column>
<column name="grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414">tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, 592, 592, 5.920 us, 5.920 us, 592, 592, no</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422">tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3, 1845, 1845, 18.450 us, 18.450 us, 1845, 1845, no</column>
<column name="grp_tiled_conv_Pipeline_BIAS_fu_427">tiled_conv_Pipeline_BIAS, 7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
<column name="grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442">tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, 1862, 1862, 18.620 us, 18.620 us, 1862, 1862, no</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458">tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9, 156, 156, 1.560 us, 1.560 us, 156, 156, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TILE_ROW_TILE_COL_TILE_DEPTH">2502647808, 2561548288, 305499 ~ 312689, -, -, 8192, no</column>
<column name=" + VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6">301760, 301760, 164, -, -, 1840, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 754, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 7, 4433, 7200, -</column>
<column name="Memory">11, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 560, -</column>
<column name="Register">-, -, 988, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 4, 5, 16, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 316, 552, 0</column>
<column name="fm_m_axi_U">fm_m_axi, 0, 0, 743, 1415, 0</column>
<column name="mul_5ns_6ns_9_1_1_U58">mul_5ns_6ns_9_1_1, 0, 0, 0, 26, 0</column>
<column name="mux_42_16_1_1_U59">mux_42_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_16_1_1_U60">mux_42_16_1_1, 0, 0, 0, 20, 0</column>
<column name="grp_tiled_conv_Pipeline_BIAS_fu_427">tiled_conv_Pipeline_BIAS, 0, 0, 93, 105, 0</column>
<column name="grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403">tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, 0, 1, 750, 791, 0</column>
<column name="grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442">tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, 0, 3, 1256, 1537, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422">tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3, 0, 1, 70, 241, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458">tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9, 0, 2, 364, 612, 0</column>
<column name="grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414">tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, 0, 0, 98, 466, 0</column>
<column name="wt_m_axi_U">wt_m_axi, 0, 0, 743, 1415, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_3ns_5ns_5ns_8_4_1_U63">mac_muladd_3ns_5ns_5ns_8_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_5ns_6ns_3s_11_4_1_U61">mac_muladd_5ns_6ns_3s_11_4_1, i0 * i1 + i2</column>
<column name="mul_mul_5ns_11ns_16_4_1_U62">mul_mul_5ns_11ns_16_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="conv_in_buf_V_U">conv_in_buf_V_RAM_AUTO_1R1W, 8, 0, 0, 0, 7176, 16, 1, 114816</column>
<column name="conv_out_buf_V_U">conv_out_buf_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 1840, 15, 1, 27600</column>
<column name="conv_wt_buf_V_U">conv_wt_buf_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 588, 16, 1, 9408</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln133_10_fu_1133_p2">+, 0, 0, 19, 19, 19</column>
<column name="add_ln133_1_fu_773_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln133_9_fu_1128_p2">+, 0, 0, 19, 19, 19</column>
<column name="add_ln133_fu_562_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln1696_fu_1273_p2">+, 0, 0, 20, 15, 15</column>
<column name="add_ln38_1_fu_934_p2">+, 0, 0, 12, 11, 1</column>
<column name="add_ln38_fu_940_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln40_1_fu_1030_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln40_2_fu_1086_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln40_fu_1024_p2">+, 0, 0, 14, 6, 2</column>
<column name="add_ln41_1_fu_1080_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln41_fu_1074_p2">+, 0, 0, 14, 6, 2</column>
<column name="add_ln43_2_fu_582_p2">+, 0, 0, 17, 14, 1</column>
<column name="add_ln43_fu_594_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln46_2_fu_1145_p2">+, 0, 0, 12, 11, 1</column>
<column name="add_ln46_fu_688_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln50_1_fu_552_p2">+, 0, 0, 12, 11, 11</column>
<column name="add_ln50_fu_756_p2">+, 0, 0, 12, 11, 11</column>
<column name="add_ln52_fu_1140_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln54_1_fu_832_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln54_fu_824_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln859_fu_1268_p2">+, 0, 0, 23, 16, 16</column>
<column name="empty_45_fu_1221_p2">+, 0, 0, 11, 11, 11</column>
<column name="empty_46_fu_1230_p2">+, 0, 0, 11, 11, 11</column>
<column name="sub_ln1319_fu_1254_p2">-, 0, 0, 14, 6, 6</column>
<column name="and_ln38_fu_1018_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln52_mid2310_fu_630_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln38_fu_928_p2">icmp, 0, 0, 11, 11, 9</column>
<column name="icmp_ln40_fu_946_p2">icmp, 0, 0, 11, 10, 9</column>
<column name="icmp_ln41_fu_1012_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="icmp_ln43_fu_576_p2">icmp, 0, 0, 12, 14, 15</column>
<column name="icmp_ln46_fu_600_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="icmp_ln52_fu_624_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln54_fu_837_p2">icmp, 0, 0, 9, 5, 1</column>
<column name="p_mid130_fu_842_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="ap_block_state15_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="or_ln24_fu_636_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln40_fu_1036_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_cast30_mid2284_fu_664_p3">select, 0, 0, 7, 1, 1</column>
<column name="p_mid2256_v_v_fu_606_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln24_1_fu_730_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln24_2_fu_749_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln24_3_fu_762_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln24_4_fu_787_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln24_fu_642_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln38_1_fu_960_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln38_2_fu_968_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln38_3_fu_994_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln38_fu_952_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln40_1_fu_1050_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln40_2_fu_1058_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln40_3_fu_1066_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln40_4_fu_1092_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln40_fu_1042_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln46_1_fu_1151_p3">select, 0, 0, 11, 1, 1</column>
<column name="select_ln46_fu_794_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln54_fu_1286_p3">select, 0, 0, 15, 1, 1</column>
<column name="tj_mid2247_fu_658_p3">select, 0, 0, 6, 1, 1</column>
<column name="zext_ln133_6_mid2308_fu_682_p3">select, 0, 0, 11, 1, 1</column>
<column name="zext_ln50_1_mid2292_fu_676_p3">select, 0, 0, 11, 1, 1</column>
<column name="zext_ln52_mid2288_fu_670_p3">select, 0, 0, 9, 1, 1</column>
<column name="not_exitcond_flatten234_fu_618_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln38_fu_1006_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">155, 35, 1, 35</column>
<column name="conv_in_buf_V_address0">14, 3, 13, 39</column>
<column name="conv_in_buf_V_ce0">14, 3, 1, 3</column>
<column name="conv_in_buf_V_we0">9, 2, 1, 2</column>
<column name="conv_out_buf_V_address0">31, 6, 11, 66</column>
<column name="conv_out_buf_V_ce0">20, 4, 1, 4</column>
<column name="conv_out_buf_V_d0">20, 4, 15, 60</column>
<column name="conv_out_buf_V_we0">14, 3, 1, 3</column>
<column name="conv_wt_buf_V_address0">14, 3, 10, 30</column>
<column name="conv_wt_buf_V_ce0">14, 3, 1, 3</column>
<column name="conv_wt_buf_V_we0">9, 2, 1, 2</column>
<column name="fm_ARVALID">9, 2, 1, 2</column>
<column name="fm_AWVALID">9, 2, 1, 2</column>
<column name="fm_BREADY">9, 2, 1, 2</column>
<column name="fm_RREADY">9, 2, 1, 2</column>
<column name="fm_WVALID">9, 2, 1, 2</column>
<column name="h_reg_370">9, 2, 6, 12</column>
<column name="indvar_flatten147_reg_348">9, 2, 10, 20</column>
<column name="indvar_flatten163_reg_326">9, 2, 11, 22</column>
<column name="indvar_flatten232_fu_222">9, 2, 11, 22</column>
<column name="indvar_flatten311_fu_230">9, 2, 14, 28</column>
<column name="kernel_group_fu_198">9, 2, 5, 10</column>
<column name="kernel_reg_337">9, 2, 3, 6</column>
<column name="oh_reg_359">9, 2, 5, 10</column>
<column name="ow_reg_392">9, 2, 5, 10</column>
<column name="ti_fu_226">9, 2, 5, 10</column>
<column name="tj_fu_218">9, 2, 6, 12</column>
<column name="w_reg_381">9, 2, 6, 12</column>
<column name="wt_ARADDR">25, 5, 64, 320</column>
<column name="wt_ARLEN">25, 5, 32, 160</column>
<column name="wt_ARVALID">20, 4, 1, 4</column>
<column name="wt_RREADY">14, 3, 1, 3</column>
<column name="wt_blk_n_AR">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln133_10_reg_1697">16, 0, 19, 3</column>
<column name="add_ln38_1_reg_1618">11, 0, 11, 0</column>
<column name="add_ln41_1_reg_1672">5, 0, 5, 0</column>
<column name="add_ln41_reg_1667">6, 0, 6, 0</column>
<column name="add_ln43_2_reg_1456">14, 0, 14, 0</column>
<column name="add_ln50_1_reg_1443">8, 0, 11, 3</column>
<column name="add_ln54_1_reg_1556">64, 0, 64, 0</column>
<column name="add_ln54_reg_1551">64, 0, 64, 0</column>
<column name="ap_CS_fsm">34, 0, 34, 0</column>
<column name="conv_bias_buf_V_0_2_fu_202">16, 0, 16, 0</column>
<column name="conv_bias_buf_V_1_2_fu_206">16, 0, 16, 0</column>
<column name="conv_bias_buf_V_2_2_fu_210">16, 0, 16, 0</column>
<column name="conv_bias_buf_V_3_2_fu_214">16, 0, 16, 0</column>
<column name="empty_46_reg_1707">11, 0, 11, 0</column>
<column name="grp_tiled_conv_Pipeline_BIAS_fu_427_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414_ap_start_reg">1, 0, 1, 0</column>
<column name="h_reg_370">6, 0, 6, 0</column>
<column name="icmp_ln46_reg_1461">1, 0, 1, 0</column>
<column name="icmp_ln52_mid2310_reg_1482">1, 0, 1, 0</column>
<column name="icmp_ln54_reg_1561">1, 0, 1, 0</column>
<column name="indvar_flatten147_reg_348">10, 0, 10, 0</column>
<column name="indvar_flatten163_reg_326">11, 0, 11, 0</column>
<column name="indvar_flatten232_fu_222">11, 0, 11, 0</column>
<column name="indvar_flatten311_fu_230">14, 0, 14, 0</column>
<column name="input_feature_map_read_reg_1395">64, 0, 64, 0</column>
<column name="kernel_group_fu_198">5, 0, 5, 0</column>
<column name="kernel_reg_337">3, 0, 3, 0</column>
<column name="layer_bias_read_reg_1385">64, 0, 64, 0</column>
<column name="layer_weights_read_reg_1390">64, 0, 64, 0</column>
<column name="oh_reg_359">5, 0, 5, 0</column>
<column name="out_fm_buf_V_addr_reg_1712">11, 0, 11, 0</column>
<column name="out_fm_buf_V_load_reg_1722">15, 0, 15, 0</column>
<column name="output_feature_map_read_reg_1380">64, 0, 64, 0</column>
<column name="ow_reg_392">5, 0, 5, 0</column>
<column name="p_mid130_reg_1565">1, 0, 1, 0</column>
<column name="p_mid2256_reg_1534">9, 0, 9, 0</column>
<column name="p_mid2256_v_v_reg_1471">5, 0, 5, 0</column>
<column name="p_mid2258_reg_1541">11, 0, 11, 0</column>
<column name="select_ln24_1_reg_1508">5, 0, 7, 2</column>
<column name="select_ln24_2_reg_1513">5, 0, 9, 4</column>
<column name="select_ln24_3_reg_1518">8, 0, 11, 3</column>
<column name="select_ln24_4_reg_1523">8, 0, 11, 3</column>
<column name="select_ln24_reg_1491">5, 0, 5, 0</column>
<column name="select_ln38_2_reg_1623">3, 0, 3, 0</column>
<column name="select_ln38_3_reg_1635">16, 0, 16, 0</column>
<column name="select_ln40_1_reg_1650">5, 0, 5, 0</column>
<column name="select_ln40_2_reg_1655">5, 0, 5, 0</column>
<column name="select_ln40_3_reg_1661">6, 0, 6, 0</column>
<column name="select_ln40_4_reg_1677">10, 0, 10, 0</column>
<column name="select_ln40_reg_1645">6, 0, 6, 0</column>
<column name="select_ln46_reg_1529">6, 0, 6, 0</column>
<column name="shl_ln133_1_mid_reg_1692">9, 0, 17, 8</column>
<column name="shl_ln133_3_reg_1448">8, 0, 11, 3</column>
<column name="shl_ln133_mid_reg_1687">9, 0, 19, 10</column>
<column name="shl_ln1_reg_1682">4, 0, 6, 2</column>
<column name="sub_ln1319_reg_1717">6, 0, 6, 0</column>
<column name="ti_fu_226">5, 0, 5, 0</column>
<column name="tj_fu_218">6, 0, 6, 0</column>
<column name="tmp_4_reg_1433">5, 0, 7, 2</column>
<column name="tmp_6_reg_1438">5, 0, 9, 4</column>
<column name="trunc_ln2_reg_1580">63, 0, 63, 0</column>
<column name="trunc_ln38_reg_1640">15, 0, 15, 0</column>
<column name="trunc_ln54_reg_1502">4, 0, 4, 0</column>
<column name="trunc_ln_reg_1570">63, 0, 63, 0</column>
<column name="w_reg_381">6, 0, 6, 0</column>
<column name="zext_ln46_reg_1546">8, 0, 19, 11</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, tiled_conv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, tiled_conv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, tiled_conv, return value</column>
<column name="m_axi_fm_AWVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLEN">out, 8, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WDATA">out, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_WSTRB">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_WLAST">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLEN">out, 8, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RDATA">in, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_RLAST">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RUSER">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BUSER">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_wt_AWVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWADDR">out, 64, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWLEN">out, 8, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWSIZE">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWBURST">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWLOCK">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWCACHE">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWPROT">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWQOS">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWREGION">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WDATA">out, 32, m_axi, wt, pointer</column>
<column name="m_axi_wt_WSTRB">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_WLAST">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARADDR">out, 64, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARLEN">out, 8, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARSIZE">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARBURST">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARLOCK">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARCACHE">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARPROT">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARQOS">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARREGION">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RVALID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RREADY">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RDATA">in, 32, m_axi, wt, pointer</column>
<column name="m_axi_wt_RLAST">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RUSER">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RRESP">in, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_BVALID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BREADY">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BRESP">in, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_BID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BUSER">in, 1, m_axi, wt, pointer</column>
</table>
</item>
</section>
</profile>
