#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002610899cbc0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000026108a35b40_0 .net "PC", 31 0, L_0000026108ac3a20;  1 drivers
v0000026108a34380_0 .net "cycles_consumed", 31 0, v0000026108a365e0_0;  1 drivers
v0000026108a34060_0 .var "input_clk", 0 0;
v0000026108a34ec0_0 .var "rst", 0 0;
S_00000261087c9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002610899cbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000026108971520 .functor NOR 1, v0000026108a34060_0, v0000026108a1e720_0, C4<0>, C4<0>;
L_00000261089721d0 .functor AND 1, v0000026108a057e0_0, v0000026108a05060_0, C4<1>, C4<1>;
L_0000026108970b80 .functor AND 1, L_00000261089721d0, L_0000026108a34f60, C4<1>, C4<1>;
L_00000261089717c0 .functor AND 1, v00000261089f4380_0, v00000261089f2f80_0, C4<1>, C4<1>;
L_0000026108972240 .functor AND 1, L_00000261089717c0, L_0000026108a35be0, C4<1>, C4<1>;
L_0000026108971c90 .functor AND 1, v0000026108a1e5e0_0, v0000026108a1f800_0, C4<1>, C4<1>;
L_0000026108971d00 .functor AND 1, L_0000026108971c90, L_0000026108a34420, C4<1>, C4<1>;
L_0000026108971980 .functor AND 1, v0000026108a057e0_0, v0000026108a05060_0, C4<1>, C4<1>;
L_0000026108970c60 .functor AND 1, L_0000026108971980, L_0000026108a346a0, C4<1>, C4<1>;
L_00000261089718a0 .functor AND 1, v00000261089f4380_0, v00000261089f2f80_0, C4<1>, C4<1>;
L_0000026108971e50 .functor AND 1, L_00000261089718a0, L_0000026108a35000, C4<1>, C4<1>;
L_0000026108971910 .functor AND 1, v0000026108a1e5e0_0, v0000026108a1f800_0, C4<1>, C4<1>;
L_0000026108970e90 .functor AND 1, L_0000026108971910, L_0000026108a35140, C4<1>, C4<1>;
L_0000026108a39e90 .functor NOT 1, L_0000026108971520, C4<0>, C4<0>, C4<0>;
L_0000026108a3b010 .functor NOT 1, L_0000026108971520, C4<0>, C4<0>, C4<0>;
L_0000026108a443e0 .functor NOT 1, L_0000026108971520, C4<0>, C4<0>, C4<0>;
L_0000026108a44e60 .functor NOT 1, L_0000026108971520, C4<0>, C4<0>, C4<0>;
L_0000026108a44ed0 .functor NOT 1, L_0000026108971520, C4<0>, C4<0>, C4<0>;
L_0000026108ac3a20 .functor BUFZ 32, v0000026108a1c240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026108a21920_0 .net "EX1_ALU_OPER1", 31 0, L_0000026108a3b550;  1 drivers
v0000026108a21060_0 .net "EX1_ALU_OPER2", 31 0, L_0000026108a43b90;  1 drivers
v0000026108a20660_0 .net "EX1_PC", 31 0, v0000026108a039e0_0;  1 drivers
v0000026108a20f20_0 .net "EX1_PFC", 31 0, v0000026108a02860_0;  1 drivers
v0000026108a205c0_0 .net "EX1_PFC_to_IF", 31 0, L_0000026108a31fe0;  1 drivers
v0000026108a20200_0 .net "EX1_forward_to_B", 31 0, v0000026108a03440_0;  1 drivers
v0000026108a20fc0_0 .net "EX1_is_beq", 0 0, v0000026108a04700_0;  1 drivers
v0000026108a21e20_0 .net "EX1_is_bne", 0 0, v0000026108a034e0_0;  1 drivers
v0000026108a22640_0 .net "EX1_is_jal", 0 0, v0000026108a036c0_0;  1 drivers
v0000026108a216a0_0 .net "EX1_is_jr", 0 0, v0000026108a03300_0;  1 drivers
v0000026108a21100_0 .net "EX1_is_oper2_immed", 0 0, v0000026108a03ee0_0;  1 drivers
v0000026108a21d80_0 .net "EX1_memread", 0 0, v0000026108a031c0_0;  1 drivers
v0000026108a211a0_0 .net "EX1_memwrite", 0 0, v0000026108a02d60_0;  1 drivers
v0000026108a21560_0 .net "EX1_opcode", 11 0, v0000026108a04160_0;  1 drivers
v0000026108a20a20_0 .net "EX1_predicted", 0 0, v0000026108a03760_0;  1 drivers
v0000026108a20de0_0 .net "EX1_rd_ind", 4 0, v0000026108a02360_0;  1 drivers
v0000026108a21ec0_0 .net "EX1_rd_indzero", 0 0, v0000026108a03120_0;  1 drivers
v0000026108a20340_0 .net "EX1_regwrite", 0 0, v0000026108a02e00_0;  1 drivers
v0000026108a21380_0 .net "EX1_rs1", 31 0, v0000026108a03bc0_0;  1 drivers
v0000026108a20980_0 .net "EX1_rs1_ind", 4 0, v0000026108a04020_0;  1 drivers
v0000026108a20c00_0 .net "EX1_rs2", 31 0, v0000026108a03800_0;  1 drivers
v0000026108a21f60_0 .net "EX1_rs2_ind", 4 0, v0000026108a03e40_0;  1 drivers
v0000026108a207a0_0 .net "EX1_rs2_out", 31 0, L_0000026108a43c70;  1 drivers
v0000026108a21240_0 .net "EX2_ALU_OPER1", 31 0, v0000026108a04ac0_0;  1 drivers
v0000026108a22320_0 .net "EX2_ALU_OPER2", 31 0, v0000026108a04c00_0;  1 drivers
v0000026108a20160_0 .net "EX2_ALU_OUT", 31 0, L_0000026108a335c0;  1 drivers
v0000026108a223c0_0 .net "EX2_PC", 31 0, v0000026108a05380_0;  1 drivers
v0000026108a21600_0 .net "EX2_PFC_to_IF", 31 0, v0000026108a047a0_0;  1 drivers
v0000026108a22500_0 .net "EX2_forward_to_B", 31 0, v0000026108a05b00_0;  1 drivers
v0000026108a22460_0 .net "EX2_is_beq", 0 0, v0000026108a05ba0_0;  1 drivers
v0000026108a20840_0 .net "EX2_is_bne", 0 0, v0000026108a04980_0;  1 drivers
v0000026108a212e0_0 .net "EX2_is_jal", 0 0, v0000026108a05ce0_0;  1 drivers
v0000026108a21420_0 .net "EX2_is_jr", 0 0, v0000026108a04b60_0;  1 drivers
v0000026108a225a0_0 .net "EX2_is_oper2_immed", 0 0, v0000026108a05420_0;  1 drivers
v0000026108a21c40_0 .net "EX2_memread", 0 0, v0000026108a04de0_0;  1 drivers
v0000026108a208e0_0 .net "EX2_memwrite", 0 0, v0000026108a04e80_0;  1 drivers
v0000026108a226e0_0 .net "EX2_opcode", 11 0, v0000026108a04f20_0;  1 drivers
v0000026108a20ca0_0 .net "EX2_predicted", 0 0, v0000026108a054c0_0;  1 drivers
v0000026108a22000_0 .net "EX2_rd_ind", 4 0, v0000026108a04fc0_0;  1 drivers
v0000026108a20ac0_0 .net "EX2_rd_indzero", 0 0, v0000026108a05060_0;  1 drivers
v0000026108a22140_0 .net "EX2_regwrite", 0 0, v0000026108a057e0_0;  1 drivers
v0000026108a20b60_0 .net "EX2_rs1", 31 0, v0000026108a05600_0;  1 drivers
v0000026108a20d40_0 .net "EX2_rs1_ind", 4 0, v0000026108a056a0_0;  1 drivers
v0000026108a203e0_0 .net "EX2_rs2_ind", 4 0, v0000026108a05d80_0;  1 drivers
v0000026108a214c0_0 .net "EX2_rs2_out", 31 0, v0000026108a05e20_0;  1 drivers
v0000026108a202a0_0 .net "ID_INST", 31 0, v0000026108a07690_0;  1 drivers
v0000026108a217e0_0 .net "ID_PC", 31 0, v0000026108a077d0_0;  1 drivers
v0000026108a20e80_0 .net "ID_PFC_to_EX", 31 0, L_0000026108a36ea0;  1 drivers
v0000026108a22820_0 .net "ID_PFC_to_IF", 31 0, L_0000026108a378a0;  1 drivers
v0000026108a21740_0 .net "ID_forward_to_B", 31 0, L_0000026108a37ee0;  1 drivers
v0000026108a219c0_0 .net "ID_is_beq", 0 0, L_0000026108a38020;  1 drivers
v0000026108a228c0_0 .net "ID_is_bne", 0 0, L_0000026108a380c0;  1 drivers
v0000026108a21ba0_0 .net "ID_is_j", 0 0, L_0000026108a39380;  1 drivers
v0000026108a21a60_0 .net "ID_is_jal", 0 0, L_0000026108a39100;  1 drivers
v0000026108a21880_0 .net "ID_is_jr", 0 0, L_0000026108a385c0;  1 drivers
v0000026108a21ce0_0 .net "ID_is_oper2_immed", 0 0, L_0000026108a3aad0;  1 drivers
v0000026108a20480_0 .net "ID_memread", 0 0, L_0000026108a39600;  1 drivers
v0000026108a20520_0 .net "ID_memwrite", 0 0, L_0000026108a391a0;  1 drivers
v0000026108a221e0_0 .net "ID_opcode", 11 0, v0000026108a1bc00_0;  1 drivers
v0000026108a22280_0 .net "ID_predicted", 0 0, v0000026108a0b3d0_0;  1 drivers
v0000026108a23040_0 .net "ID_rd_ind", 4 0, v0000026108a1cb00_0;  1 drivers
v0000026108a22aa0_0 .net "ID_regwrite", 0 0, L_0000026108a39240;  1 drivers
v0000026108a22b40_0 .net "ID_rs1", 31 0, v0000026108a0e5d0_0;  1 drivers
v0000026108a22be0_0 .net "ID_rs1_ind", 4 0, v0000026108a1cec0_0;  1 drivers
v0000026108a22c80_0 .net "ID_rs2", 31 0, v0000026108a0e530_0;  1 drivers
v0000026108a22f00_0 .net "ID_rs2_ind", 4 0, v0000026108a1d1e0_0;  1 drivers
v0000026108a22d20_0 .net "IF_INST", 31 0, L_0000026108a3a440;  1 drivers
v0000026108a22e60_0 .net "IF_pc", 31 0, v0000026108a1c240_0;  1 drivers
v0000026108a22dc0_0 .net "MEM_ALU_OUT", 31 0, v00000261089f4920_0;  1 drivers
v0000026108a22fa0_0 .net "MEM_Data_mem_out", 31 0, v0000026108a1dfa0_0;  1 drivers
v0000026108a22960_0 .net "MEM_memread", 0 0, v00000261089f3520_0;  1 drivers
v0000026108a22a00_0 .net "MEM_memwrite", 0 0, v00000261089f4420_0;  1 drivers
v0000026108a34100_0 .net "MEM_opcode", 11 0, v00000261089f2e40_0;  1 drivers
v0000026108a36540_0 .net "MEM_rd_ind", 4 0, v00000261089f33e0_0;  1 drivers
v0000026108a35d20_0 .net "MEM_rd_indzero", 0 0, v00000261089f2f80_0;  1 drivers
v0000026108a34d80_0 .net "MEM_regwrite", 0 0, v00000261089f4380_0;  1 drivers
v0000026108a34920_0 .net "MEM_rs2", 31 0, v00000261089f2bc0_0;  1 drivers
v0000026108a35f00_0 .net "PC", 31 0, L_0000026108ac3a20;  alias, 1 drivers
v0000026108a35500_0 .net "STALL_ID1_FLUSH", 0 0, v0000026108a097b0_0;  1 drivers
v0000026108a349c0_0 .net "STALL_ID2_FLUSH", 0 0, v0000026108a098f0_0;  1 drivers
v0000026108a35820_0 .net "STALL_IF_FLUSH", 0 0, v0000026108a0d1d0_0;  1 drivers
v0000026108a347e0_0 .net "WB_ALU_OUT", 31 0, v0000026108a1f260_0;  1 drivers
v0000026108a35280_0 .net "WB_Data_mem_out", 31 0, v0000026108a1e220_0;  1 drivers
v0000026108a341a0_0 .net "WB_memread", 0 0, v0000026108a1e540_0;  1 drivers
v0000026108a353c0_0 .net "WB_rd_ind", 4 0, v0000026108a1f1c0_0;  1 drivers
v0000026108a36360_0 .net "WB_rd_indzero", 0 0, v0000026108a1f800_0;  1 drivers
v0000026108a35320_0 .net "WB_regwrite", 0 0, v0000026108a1e5e0_0;  1 drivers
v0000026108a35fa0_0 .net "Wrong_prediction", 0 0, L_0000026108a44df0;  1 drivers
v0000026108a34c40_0 .net *"_ivl_1", 0 0, L_00000261089721d0;  1 drivers
v0000026108a36680_0 .net *"_ivl_13", 0 0, L_0000026108971c90;  1 drivers
v0000026108a35460_0 .net *"_ivl_14", 0 0, L_0000026108a34420;  1 drivers
v0000026108a355a0_0 .net *"_ivl_19", 0 0, L_0000026108971980;  1 drivers
v0000026108a36180_0 .net *"_ivl_2", 0 0, L_0000026108a34f60;  1 drivers
v0000026108a34ba0_0 .net *"_ivl_20", 0 0, L_0000026108a346a0;  1 drivers
v0000026108a36220_0 .net *"_ivl_25", 0 0, L_00000261089718a0;  1 drivers
v0000026108a35640_0 .net *"_ivl_26", 0 0, L_0000026108a35000;  1 drivers
v0000026108a36040_0 .net *"_ivl_31", 0 0, L_0000026108971910;  1 drivers
v0000026108a362c0_0 .net *"_ivl_32", 0 0, L_0000026108a35140;  1 drivers
v0000026108a34a60_0 .net *"_ivl_40", 31 0, L_0000026108a394c0;  1 drivers
L_0000026108a50c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026108a342e0_0 .net *"_ivl_43", 26 0, L_0000026108a50c58;  1 drivers
L_0000026108a50ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026108a350a0_0 .net/2u *"_ivl_44", 31 0, L_0000026108a50ca0;  1 drivers
v0000026108a35dc0_0 .net *"_ivl_52", 31 0, L_0000026108ab0e90;  1 drivers
L_0000026108a50d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026108a34b00_0 .net *"_ivl_55", 26 0, L_0000026108a50d30;  1 drivers
L_0000026108a50d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026108a35e60_0 .net/2u *"_ivl_56", 31 0, L_0000026108a50d78;  1 drivers
v0000026108a351e0_0 .net *"_ivl_7", 0 0, L_00000261089717c0;  1 drivers
v0000026108a360e0_0 .net *"_ivl_8", 0 0, L_0000026108a35be0;  1 drivers
v0000026108a35c80_0 .net "alu_selA", 1 0, L_0000026108a34740;  1 drivers
v0000026108a36400_0 .net "alu_selB", 1 0, L_0000026108a37080;  1 drivers
v0000026108a364a0_0 .net "clk", 0 0, L_0000026108971520;  1 drivers
v0000026108a365e0_0 .var "cycles_consumed", 31 0;
v0000026108a344c0_0 .net "exhaz", 0 0, L_0000026108972240;  1 drivers
v0000026108a34600_0 .net "exhaz2", 0 0, L_0000026108971e50;  1 drivers
v0000026108a356e0_0 .net "hlt", 0 0, v0000026108a1e720_0;  1 drivers
v0000026108a35780_0 .net "idhaz", 0 0, L_0000026108970b80;  1 drivers
v0000026108a34ce0_0 .net "idhaz2", 0 0, L_0000026108970c60;  1 drivers
v0000026108a34240_0 .net "if_id_write", 0 0, v0000026108a0dc70_0;  1 drivers
v0000026108a35960_0 .net "input_clk", 0 0, v0000026108a34060_0;  1 drivers
v0000026108a358c0_0 .net "is_branch_and_taken", 0 0, L_0000026108a3ade0;  1 drivers
v0000026108a34e20_0 .net "memhaz", 0 0, L_0000026108971d00;  1 drivers
v0000026108a34560_0 .net "memhaz2", 0 0, L_0000026108970e90;  1 drivers
v0000026108a35a00_0 .net "pc_src", 2 0, L_0000026108a371c0;  1 drivers
v0000026108a34880_0 .net "pc_write", 0 0, v0000026108a0df90_0;  1 drivers
v0000026108a35aa0_0 .net "rst", 0 0, v0000026108a34ec0_0;  1 drivers
v0000026108a33f20_0 .net "store_rs2_forward", 1 0, L_0000026108a387a0;  1 drivers
v0000026108a33fc0_0 .net "wdata_to_reg_file", 31 0, L_0000026108ac4350;  1 drivers
E_000002610897c910/0 .event negedge, v0000026108a0b330_0;
E_000002610897c910/1 .event posedge, v00000261089f3340_0;
E_000002610897c910 .event/or E_000002610897c910/0, E_000002610897c910/1;
L_0000026108a34f60 .cmp/eq 5, v0000026108a04fc0_0, v0000026108a04020_0;
L_0000026108a35be0 .cmp/eq 5, v00000261089f33e0_0, v0000026108a04020_0;
L_0000026108a34420 .cmp/eq 5, v0000026108a1f1c0_0, v0000026108a04020_0;
L_0000026108a346a0 .cmp/eq 5, v0000026108a04fc0_0, v0000026108a03e40_0;
L_0000026108a35000 .cmp/eq 5, v00000261089f33e0_0, v0000026108a03e40_0;
L_0000026108a35140 .cmp/eq 5, v0000026108a1f1c0_0, v0000026108a03e40_0;
L_0000026108a394c0 .concat [ 5 27 0 0], v0000026108a1cb00_0, L_0000026108a50c58;
L_0000026108a39560 .cmp/ne 32, L_0000026108a394c0, L_0000026108a50ca0;
L_0000026108ab0e90 .concat [ 5 27 0 0], v0000026108a04fc0_0, L_0000026108a50d30;
L_0000026108ab05d0 .cmp/ne 32, L_0000026108ab0e90, L_0000026108a50d78;
S_000002610874d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000026108970cd0 .functor NOT 1, L_0000026108972240, C4<0>, C4<0>, C4<0>;
L_00000261089722b0 .functor AND 1, L_0000026108971d00, L_0000026108970cd0, C4<1>, C4<1>;
L_0000026108971590 .functor OR 1, L_0000026108970b80, L_00000261089722b0, C4<0>, C4<0>;
L_0000026108970d40 .functor OR 1, L_0000026108970b80, L_0000026108972240, C4<0>, C4<0>;
v000002610899b700_0 .net *"_ivl_12", 0 0, L_0000026108970d40;  1 drivers
v000002610899c600_0 .net *"_ivl_2", 0 0, L_0000026108970cd0;  1 drivers
v000002610899c100_0 .net *"_ivl_5", 0 0, L_00000261089722b0;  1 drivers
v000002610899bac0_0 .net *"_ivl_7", 0 0, L_0000026108971590;  1 drivers
v000002610899b020_0 .net "alu_selA", 1 0, L_0000026108a34740;  alias, 1 drivers
v000002610899b160_0 .net "exhaz", 0 0, L_0000026108972240;  alias, 1 drivers
v000002610899b7a0_0 .net "idhaz", 0 0, L_0000026108970b80;  alias, 1 drivers
v000002610899b840_0 .net "memhaz", 0 0, L_0000026108971d00;  alias, 1 drivers
L_0000026108a34740 .concat8 [ 1 1 0 0], L_0000026108971590, L_0000026108970d40;
S_000002610874d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000026108970e20 .functor NOT 1, L_0000026108971e50, C4<0>, C4<0>, C4<0>;
L_0000026108971ec0 .functor AND 1, L_0000026108970e90, L_0000026108970e20, C4<1>, C4<1>;
L_0000026108971fa0 .functor OR 1, L_0000026108970c60, L_0000026108971ec0, C4<0>, C4<0>;
L_0000026108970f00 .functor NOT 1, v0000026108a03ee0_0, C4<0>, C4<0>, C4<0>;
L_0000026108972010 .functor AND 1, L_0000026108971fa0, L_0000026108970f00, C4<1>, C4<1>;
L_0000026108970f70 .functor OR 1, L_0000026108970c60, L_0000026108971e50, C4<0>, C4<0>;
L_0000026108970fe0 .functor NOT 1, v0000026108a03ee0_0, C4<0>, C4<0>, C4<0>;
L_00000261089726a0 .functor AND 1, L_0000026108970f70, L_0000026108970fe0, C4<1>, C4<1>;
v000002610899c2e0_0 .net "EX1_is_oper2_immed", 0 0, v0000026108a03ee0_0;  alias, 1 drivers
v000002610899b2a0_0 .net *"_ivl_11", 0 0, L_0000026108972010;  1 drivers
v000002610899b8e0_0 .net *"_ivl_16", 0 0, L_0000026108970f70;  1 drivers
v000002610899ba20_0 .net *"_ivl_17", 0 0, L_0000026108970fe0;  1 drivers
v000002610899ad00_0 .net *"_ivl_2", 0 0, L_0000026108970e20;  1 drivers
v000002610899bb60_0 .net *"_ivl_20", 0 0, L_00000261089726a0;  1 drivers
v000002610899c240_0 .net *"_ivl_5", 0 0, L_0000026108971ec0;  1 drivers
v000002610899c740_0 .net *"_ivl_7", 0 0, L_0000026108971fa0;  1 drivers
v000002610899bf20_0 .net *"_ivl_8", 0 0, L_0000026108970f00;  1 drivers
v000002610899bc00_0 .net "alu_selB", 1 0, L_0000026108a37080;  alias, 1 drivers
v000002610899ae40_0 .net "exhaz", 0 0, L_0000026108971e50;  alias, 1 drivers
v000002610899ab20_0 .net "idhaz", 0 0, L_0000026108970c60;  alias, 1 drivers
v000002610899bd40_0 .net "memhaz", 0 0, L_0000026108970e90;  alias, 1 drivers
L_0000026108a37080 .concat8 [ 1 1 0 0], L_0000026108972010, L_00000261089726a0;
S_0000026108796030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000026108972630 .functor NOT 1, L_0000026108971e50, C4<0>, C4<0>, C4<0>;
L_0000026108972710 .functor AND 1, L_0000026108970e90, L_0000026108972630, C4<1>, C4<1>;
L_00000261089725c0 .functor OR 1, L_0000026108970c60, L_0000026108972710, C4<0>, C4<0>;
L_00000261089724e0 .functor OR 1, L_0000026108970c60, L_0000026108971e50, C4<0>, C4<0>;
v000002610899c380_0 .net *"_ivl_12", 0 0, L_00000261089724e0;  1 drivers
v000002610899bde0_0 .net *"_ivl_2", 0 0, L_0000026108972630;  1 drivers
v000002610899aee0_0 .net *"_ivl_5", 0 0, L_0000026108972710;  1 drivers
v000002610899be80_0 .net *"_ivl_7", 0 0, L_00000261089725c0;  1 drivers
v000002610899c7e0_0 .net "exhaz", 0 0, L_0000026108971e50;  alias, 1 drivers
v000002610899abc0_0 .net "idhaz", 0 0, L_0000026108970c60;  alias, 1 drivers
v0000026108919860_0 .net "memhaz", 0 0, L_0000026108970e90;  alias, 1 drivers
v0000026108919360_0 .net "store_rs2_forward", 1 0, L_0000026108a387a0;  alias, 1 drivers
L_0000026108a387a0 .concat8 [ 1 1 0 0], L_00000261089725c0, L_00000261089724e0;
S_00000261087961c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000026108919900_0 .net "EX_ALU_OUT", 31 0, L_0000026108a335c0;  alias, 1 drivers
v0000026108919400_0 .net "EX_memread", 0 0, v0000026108a04de0_0;  alias, 1 drivers
v00000261088ff570_0 .net "EX_memwrite", 0 0, v0000026108a04e80_0;  alias, 1 drivers
v00000261088ff610_0 .net "EX_opcode", 11 0, v0000026108a04f20_0;  alias, 1 drivers
v00000261089f26c0_0 .net "EX_rd_ind", 4 0, v0000026108a04fc0_0;  alias, 1 drivers
v00000261089f3160_0 .net "EX_rd_indzero", 0 0, L_0000026108ab05d0;  1 drivers
v00000261089f2d00_0 .net "EX_regwrite", 0 0, v0000026108a057e0_0;  alias, 1 drivers
v00000261089f4240_0 .net "EX_rs2_out", 31 0, v0000026108a05e20_0;  alias, 1 drivers
v00000261089f4920_0 .var "MEM_ALU_OUT", 31 0;
v00000261089f3520_0 .var "MEM_memread", 0 0;
v00000261089f4420_0 .var "MEM_memwrite", 0 0;
v00000261089f2e40_0 .var "MEM_opcode", 11 0;
v00000261089f33e0_0 .var "MEM_rd_ind", 4 0;
v00000261089f2f80_0 .var "MEM_rd_indzero", 0 0;
v00000261089f4380_0 .var "MEM_regwrite", 0 0;
v00000261089f2bc0_0 .var "MEM_rs2", 31 0;
v00000261089f2580_0 .net "clk", 0 0, L_0000026108a44e60;  1 drivers
v00000261089f3340_0 .net "rst", 0 0, v0000026108a34ec0_0;  alias, 1 drivers
E_000002610897c590 .event posedge, v00000261089f3340_0, v00000261089f2580_0;
S_00000261087469c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000261087a1490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000261087a14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000261087a1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000261087a1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000261087a1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000261087a15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000261087a15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000261087a1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000261087a1650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000261087a1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000261087a16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000261087a16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000261087a1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000261087a1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000261087a17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000261087a17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000261087a1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000261087a1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000261087a1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000261087a18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000261087a18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000261087a1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000261087a1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000261087a1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000261087a19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026108a43570 .functor XOR 1, L_0000026108a43ab0, v0000026108a054c0_0, C4<0>, C4<0>;
L_0000026108a44c30 .functor NOT 1, L_0000026108a43570, C4<0>, C4<0>, C4<0>;
L_0000026108a44d80 .functor OR 1, v0000026108a34ec0_0, L_0000026108a44c30, C4<0>, C4<0>;
L_0000026108a44df0 .functor NOT 1, L_0000026108a44d80, C4<0>, C4<0>, C4<0>;
v00000261089f8430_0 .net "ALU_OP", 3 0, v00000261089f7990_0;  1 drivers
v00000261089f64f0_0 .net "BranchDecision", 0 0, L_0000026108a43ab0;  1 drivers
v00000261089f8390_0 .net "CF", 0 0, v00000261089f7490_0;  1 drivers
v00000261089f8570_0 .net "EX_opcode", 11 0, v0000026108a04f20_0;  alias, 1 drivers
v00000261089f6d10_0 .net "Wrong_prediction", 0 0, L_0000026108a44df0;  alias, 1 drivers
v00000261089f7d50_0 .net "ZF", 0 0, L_0000026108a43a40;  1 drivers
L_0000026108a50ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000261089f69f0_0 .net/2u *"_ivl_0", 31 0, L_0000026108a50ce8;  1 drivers
v00000261089f7530_0 .net *"_ivl_11", 0 0, L_0000026108a44d80;  1 drivers
v00000261089f6db0_0 .net *"_ivl_2", 31 0, L_0000026108a33d40;  1 drivers
v00000261089f7e90_0 .net *"_ivl_6", 0 0, L_0000026108a43570;  1 drivers
v00000261089f86b0_0 .net *"_ivl_8", 0 0, L_0000026108a44c30;  1 drivers
v00000261089f72b0_0 .net "alu_out", 31 0, L_0000026108a335c0;  alias, 1 drivers
v00000261089f8750_0 .net "alu_outw", 31 0, v00000261089f7cb0_0;  1 drivers
v00000261089f7670_0 .net "is_beq", 0 0, v0000026108a05ba0_0;  alias, 1 drivers
v00000261089f7350_0 .net "is_bne", 0 0, v0000026108a04980_0;  alias, 1 drivers
v00000261089f87f0_0 .net "is_jal", 0 0, v0000026108a05ce0_0;  alias, 1 drivers
v00000261089f8890_0 .net "oper1", 31 0, v0000026108a04ac0_0;  alias, 1 drivers
v00000261089f8930_0 .net "oper2", 31 0, v0000026108a04c00_0;  alias, 1 drivers
v00000261089f61d0_0 .net "pc", 31 0, v0000026108a05380_0;  alias, 1 drivers
v00000261089f63b0_0 .net "predicted", 0 0, v0000026108a054c0_0;  alias, 1 drivers
v00000261089f6270_0 .net "rst", 0 0, v0000026108a34ec0_0;  alias, 1 drivers
L_0000026108a33d40 .arith/sum 32, v0000026108a05380_0, L_0000026108a50ce8;
L_0000026108a335c0 .functor MUXZ 32, v00000261089f7cb0_0, L_0000026108a33d40, v0000026108a05ce0_0, C4<>;
S_0000026108746b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000261087469c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000026108a441b0 .functor AND 1, v0000026108a05ba0_0, L_0000026108a43500, C4<1>, C4<1>;
L_0000026108a444c0 .functor NOT 1, L_0000026108a43500, C4<0>, C4<0>, C4<0>;
L_0000026108a43880 .functor AND 1, v0000026108a04980_0, L_0000026108a444c0, C4<1>, C4<1>;
L_0000026108a43ab0 .functor OR 1, L_0000026108a441b0, L_0000026108a43880, C4<0>, C4<0>;
v00000261089f6bd0_0 .net "BranchDecision", 0 0, L_0000026108a43ab0;  alias, 1 drivers
v00000261089f8070_0 .net *"_ivl_2", 0 0, L_0000026108a444c0;  1 drivers
v00000261089f7b70_0 .net "is_beq", 0 0, v0000026108a05ba0_0;  alias, 1 drivers
v00000261089f7210_0 .net "is_beq_taken", 0 0, L_0000026108a441b0;  1 drivers
v00000261089f8610_0 .net "is_bne", 0 0, v0000026108a04980_0;  alias, 1 drivers
v00000261089f6770_0 .net "is_bne_taken", 0 0, L_0000026108a43880;  1 drivers
v00000261089f8110_0 .net "is_eq", 0 0, L_0000026108a43500;  1 drivers
v00000261089f84d0_0 .net "oper1", 31 0, v0000026108a04ac0_0;  alias, 1 drivers
v00000261089f81b0_0 .net "oper2", 31 0, v0000026108a04c00_0;  alias, 1 drivers
S_00000261087b9aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000026108746b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000026108a44a70 .functor XOR 1, L_0000026108a33de0, L_0000026108a33340, C4<0>, C4<0>;
L_0000026108a435e0 .functor XOR 1, L_0000026108a321c0, L_0000026108a32440, C4<0>, C4<0>;
L_0000026108a43dc0 .functor XOR 1, L_0000026108a32260, L_0000026108a31720, C4<0>, C4<0>;
L_0000026108a431f0 .functor XOR 1, L_0000026108a329e0, L_0000026108a31860, C4<0>, C4<0>;
L_0000026108a44060 .functor XOR 1, L_0000026108a32300, L_0000026108a323a0, C4<0>, C4<0>;
L_0000026108a44680 .functor XOR 1, L_0000026108a326c0, L_0000026108a32760, C4<0>, C4<0>;
L_0000026108a436c0 .functor XOR 1, L_0000026108aace30, L_0000026108aaeeb0, C4<0>, C4<0>;
L_0000026108a44300 .functor XOR 1, L_0000026108aad330, L_0000026108aaf1d0, C4<0>, C4<0>;
L_0000026108a433b0 .functor XOR 1, L_0000026108aaf270, L_0000026108aae690, C4<0>, C4<0>;
L_0000026108a42fc0 .functor XOR 1, L_0000026108aaecd0, L_0000026108aae190, C4<0>, C4<0>;
L_0000026108a44450 .functor XOR 1, L_0000026108aad1f0, L_0000026108aae9b0, C4<0>, C4<0>;
L_0000026108a446f0 .functor XOR 1, L_0000026108aaeaf0, L_0000026108aad5b0, C4<0>, C4<0>;
L_0000026108a43ff0 .functor XOR 1, L_0000026108aadd30, L_0000026108aae230, C4<0>, C4<0>;
L_0000026108a43c00 .functor XOR 1, L_0000026108aaeb90, L_0000026108aae2d0, C4<0>, C4<0>;
L_0000026108a43030 .functor XOR 1, L_0000026108aaed70, L_0000026108aaee10, C4<0>, C4<0>;
L_0000026108a43730 .functor XOR 1, L_0000026108aadab0, L_0000026108aacf70, C4<0>, C4<0>;
L_0000026108a43ea0 .functor XOR 1, L_0000026108aadb50, L_0000026108aaf4f0, C4<0>, C4<0>;
L_0000026108a43260 .functor XOR 1, L_0000026108aacd90, L_0000026108aad010, C4<0>, C4<0>;
L_0000026108a43f10 .functor XOR 1, L_0000026108aad790, L_0000026108aad290, C4<0>, C4<0>;
L_0000026108a440d0 .functor XOR 1, L_0000026108aae870, L_0000026108aad8d0, C4<0>, C4<0>;
L_0000026108a43f80 .functor XOR 1, L_0000026108aaec30, L_0000026108aaef50, C4<0>, C4<0>;
L_0000026108a447d0 .functor XOR 1, L_0000026108aadfb0, L_0000026108aae7d0, C4<0>, C4<0>;
L_0000026108a437a0 .functor XOR 1, L_0000026108aaeff0, L_0000026108aad0b0, C4<0>, C4<0>;
L_0000026108a43ce0 .functor XOR 1, L_0000026108aad3d0, L_0000026108aae5f0, C4<0>, C4<0>;
L_0000026108a430a0 .functor XOR 1, L_0000026108aade70, L_0000026108aaf090, C4<0>, C4<0>;
L_0000026108a44840 .functor XOR 1, L_0000026108aaf3b0, L_0000026108aad470, C4<0>, C4<0>;
L_0000026108a43d50 .functor XOR 1, L_0000026108aae370, L_0000026108aaf130, C4<0>, C4<0>;
L_0000026108a432d0 .functor XOR 1, L_0000026108aae910, L_0000026108aaf310, C4<0>, C4<0>;
L_0000026108a43340 .functor XOR 1, L_0000026108aad510, L_0000026108aae730, C4<0>, C4<0>;
L_0000026108a43810 .functor XOR 1, L_0000026108aad650, L_0000026108aadc90, C4<0>, C4<0>;
L_0000026108a43420 .functor XOR 1, L_0000026108aadf10, L_0000026108aae410, C4<0>, C4<0>;
L_0000026108a43490 .functor XOR 1, L_0000026108aad150, L_0000026108aad970, C4<0>, C4<0>;
L_0000026108a43500/0/0 .functor OR 1, L_0000026108aad6f0, L_0000026108aae4b0, L_0000026108aaced0, L_0000026108aad830;
L_0000026108a43500/0/4 .functor OR 1, L_0000026108aaddd0, L_0000026108aada10, L_0000026108aae550, L_0000026108aadbf0;
L_0000026108a43500/0/8 .functor OR 1, L_0000026108aae050, L_0000026108aae0f0, L_0000026108aaea50, L_0000026108ab0a30;
L_0000026108a43500/0/12 .functor OR 1, L_0000026108ab19d0, L_0000026108ab0990, L_0000026108ab02b0, L_0000026108ab1cf0;
L_0000026108a43500/0/16 .functor OR 1, L_0000026108aaf770, L_0000026108ab0350, L_0000026108ab0df0, L_0000026108aaf590;
L_0000026108a43500/0/20 .functor OR 1, L_0000026108aaf810, L_0000026108ab0ad0, L_0000026108ab08f0, L_0000026108ab0850;
L_0000026108a43500/0/24 .functor OR 1, L_0000026108aaff90, L_0000026108aaf9f0, L_0000026108ab0d50, L_0000026108ab0710;
L_0000026108a43500/0/28 .functor OR 1, L_0000026108aaf8b0, L_0000026108ab1070, L_0000026108ab03f0, L_0000026108ab14d0;
L_0000026108a43500/1/0 .functor OR 1, L_0000026108a43500/0/0, L_0000026108a43500/0/4, L_0000026108a43500/0/8, L_0000026108a43500/0/12;
L_0000026108a43500/1/4 .functor OR 1, L_0000026108a43500/0/16, L_0000026108a43500/0/20, L_0000026108a43500/0/24, L_0000026108a43500/0/28;
L_0000026108a43500 .functor NOR 1, L_0000026108a43500/1/0, L_0000026108a43500/1/4, C4<0>, C4<0>;
v00000261089f2800_0 .net *"_ivl_0", 0 0, L_0000026108a44a70;  1 drivers
v00000261089f3ac0_0 .net *"_ivl_101", 0 0, L_0000026108aaf4f0;  1 drivers
v00000261089f3480_0 .net *"_ivl_102", 0 0, L_0000026108a43260;  1 drivers
v00000261089f3a20_0 .net *"_ivl_105", 0 0, L_0000026108aacd90;  1 drivers
v00000261089f3b60_0 .net *"_ivl_107", 0 0, L_0000026108aad010;  1 drivers
v00000261089f2620_0 .net *"_ivl_108", 0 0, L_0000026108a43f10;  1 drivers
v00000261089f46a0_0 .net *"_ivl_11", 0 0, L_0000026108a32440;  1 drivers
v00000261089f21c0_0 .net *"_ivl_111", 0 0, L_0000026108aad790;  1 drivers
v00000261089f35c0_0 .net *"_ivl_113", 0 0, L_0000026108aad290;  1 drivers
v00000261089f2760_0 .net *"_ivl_114", 0 0, L_0000026108a440d0;  1 drivers
v00000261089f44c0_0 .net *"_ivl_117", 0 0, L_0000026108aae870;  1 drivers
v00000261089f3020_0 .net *"_ivl_119", 0 0, L_0000026108aad8d0;  1 drivers
v00000261089f4600_0 .net *"_ivl_12", 0 0, L_0000026108a43dc0;  1 drivers
v00000261089f28a0_0 .net *"_ivl_120", 0 0, L_0000026108a43f80;  1 drivers
v00000261089f23a0_0 .net *"_ivl_123", 0 0, L_0000026108aaec30;  1 drivers
v00000261089f2da0_0 .net *"_ivl_125", 0 0, L_0000026108aaef50;  1 drivers
v00000261089f32a0_0 .net *"_ivl_126", 0 0, L_0000026108a447d0;  1 drivers
v00000261089f2b20_0 .net *"_ivl_129", 0 0, L_0000026108aadfb0;  1 drivers
v00000261089f2940_0 .net *"_ivl_131", 0 0, L_0000026108aae7d0;  1 drivers
v00000261089f2440_0 .net *"_ivl_132", 0 0, L_0000026108a437a0;  1 drivers
v00000261089f3660_0 .net *"_ivl_135", 0 0, L_0000026108aaeff0;  1 drivers
v00000261089f3d40_0 .net *"_ivl_137", 0 0, L_0000026108aad0b0;  1 drivers
v00000261089f3e80_0 .net *"_ivl_138", 0 0, L_0000026108a43ce0;  1 drivers
v00000261089f4740_0 .net *"_ivl_141", 0 0, L_0000026108aad3d0;  1 drivers
v00000261089f2c60_0 .net *"_ivl_143", 0 0, L_0000026108aae5f0;  1 drivers
v00000261089f3980_0 .net *"_ivl_144", 0 0, L_0000026108a430a0;  1 drivers
v00000261089f30c0_0 .net *"_ivl_147", 0 0, L_0000026108aade70;  1 drivers
v00000261089f29e0_0 .net *"_ivl_149", 0 0, L_0000026108aaf090;  1 drivers
v00000261089f3200_0 .net *"_ivl_15", 0 0, L_0000026108a32260;  1 drivers
v00000261089f2a80_0 .net *"_ivl_150", 0 0, L_0000026108a44840;  1 drivers
v00000261089f3c00_0 .net *"_ivl_153", 0 0, L_0000026108aaf3b0;  1 drivers
v00000261089f3700_0 .net *"_ivl_155", 0 0, L_0000026108aad470;  1 drivers
v00000261089f37a0_0 .net *"_ivl_156", 0 0, L_0000026108a43d50;  1 drivers
v00000261089f2260_0 .net *"_ivl_159", 0 0, L_0000026108aae370;  1 drivers
v00000261089f3840_0 .net *"_ivl_161", 0 0, L_0000026108aaf130;  1 drivers
v00000261089f38e0_0 .net *"_ivl_162", 0 0, L_0000026108a432d0;  1 drivers
v00000261089f3ca0_0 .net *"_ivl_165", 0 0, L_0000026108aae910;  1 drivers
v00000261089f3de0_0 .net *"_ivl_167", 0 0, L_0000026108aaf310;  1 drivers
v00000261089f3f20_0 .net *"_ivl_168", 0 0, L_0000026108a43340;  1 drivers
v00000261089f2300_0 .net *"_ivl_17", 0 0, L_0000026108a31720;  1 drivers
v00000261089f24e0_0 .net *"_ivl_171", 0 0, L_0000026108aad510;  1 drivers
v00000261089f3fc0_0 .net *"_ivl_173", 0 0, L_0000026108aae730;  1 drivers
v00000261089f4060_0 .net *"_ivl_174", 0 0, L_0000026108a43810;  1 drivers
v00000261089f4100_0 .net *"_ivl_177", 0 0, L_0000026108aad650;  1 drivers
v00000261089f41a0_0 .net *"_ivl_179", 0 0, L_0000026108aadc90;  1 drivers
v00000261089f42e0_0 .net *"_ivl_18", 0 0, L_0000026108a431f0;  1 drivers
v00000261089f4560_0 .net *"_ivl_180", 0 0, L_0000026108a43420;  1 drivers
v00000261089f47e0_0 .net *"_ivl_183", 0 0, L_0000026108aadf10;  1 drivers
v00000261089f4880_0 .net *"_ivl_185", 0 0, L_0000026108aae410;  1 drivers
v00000261089f6040_0 .net *"_ivl_186", 0 0, L_0000026108a43490;  1 drivers
v00000261089f4a60_0 .net *"_ivl_190", 0 0, L_0000026108aad150;  1 drivers
v00000261089f5d20_0 .net *"_ivl_192", 0 0, L_0000026108aad970;  1 drivers
v00000261089f5b40_0 .net *"_ivl_194", 0 0, L_0000026108aad6f0;  1 drivers
v00000261089f50a0_0 .net *"_ivl_196", 0 0, L_0000026108aae4b0;  1 drivers
v00000261089f5960_0 .net *"_ivl_198", 0 0, L_0000026108aaced0;  1 drivers
v00000261089f4f60_0 .net *"_ivl_200", 0 0, L_0000026108aad830;  1 drivers
v00000261089f4ba0_0 .net *"_ivl_202", 0 0, L_0000026108aaddd0;  1 drivers
v00000261089f53c0_0 .net *"_ivl_204", 0 0, L_0000026108aada10;  1 drivers
v00000261089f5320_0 .net *"_ivl_206", 0 0, L_0000026108aae550;  1 drivers
v00000261089f49c0_0 .net *"_ivl_208", 0 0, L_0000026108aadbf0;  1 drivers
v00000261089f5e60_0 .net *"_ivl_21", 0 0, L_0000026108a329e0;  1 drivers
v00000261089f55a0_0 .net *"_ivl_210", 0 0, L_0000026108aae050;  1 drivers
v00000261089f5640_0 .net *"_ivl_212", 0 0, L_0000026108aae0f0;  1 drivers
v00000261089f5dc0_0 .net *"_ivl_214", 0 0, L_0000026108aaea50;  1 drivers
v00000261089f5fa0_0 .net *"_ivl_216", 0 0, L_0000026108ab0a30;  1 drivers
v00000261089f4e20_0 .net *"_ivl_218", 0 0, L_0000026108ab19d0;  1 drivers
v00000261089f5000_0 .net *"_ivl_220", 0 0, L_0000026108ab0990;  1 drivers
v00000261089f56e0_0 .net *"_ivl_222", 0 0, L_0000026108ab02b0;  1 drivers
v00000261089f4b00_0 .net *"_ivl_224", 0 0, L_0000026108ab1cf0;  1 drivers
v00000261089f5c80_0 .net *"_ivl_226", 0 0, L_0000026108aaf770;  1 drivers
v00000261089f5be0_0 .net *"_ivl_228", 0 0, L_0000026108ab0350;  1 drivers
v00000261089f5780_0 .net *"_ivl_23", 0 0, L_0000026108a31860;  1 drivers
v00000261089f4c40_0 .net *"_ivl_230", 0 0, L_0000026108ab0df0;  1 drivers
v00000261089f58c0_0 .net *"_ivl_232", 0 0, L_0000026108aaf590;  1 drivers
v00000261089f4ce0_0 .net *"_ivl_234", 0 0, L_0000026108aaf810;  1 drivers
v00000261089f4d80_0 .net *"_ivl_236", 0 0, L_0000026108ab0ad0;  1 drivers
v00000261089f5f00_0 .net *"_ivl_238", 0 0, L_0000026108ab08f0;  1 drivers
v00000261089f4ec0_0 .net *"_ivl_24", 0 0, L_0000026108a44060;  1 drivers
v00000261089f5aa0_0 .net *"_ivl_240", 0 0, L_0000026108ab0850;  1 drivers
v00000261089f5140_0 .net *"_ivl_242", 0 0, L_0000026108aaff90;  1 drivers
v00000261089f51e0_0 .net *"_ivl_244", 0 0, L_0000026108aaf9f0;  1 drivers
v00000261089f5280_0 .net *"_ivl_246", 0 0, L_0000026108ab0d50;  1 drivers
v00000261089f5460_0 .net *"_ivl_248", 0 0, L_0000026108ab0710;  1 drivers
v00000261089f5500_0 .net *"_ivl_250", 0 0, L_0000026108aaf8b0;  1 drivers
v00000261089f5820_0 .net *"_ivl_252", 0 0, L_0000026108ab1070;  1 drivers
v00000261089f5a00_0 .net *"_ivl_254", 0 0, L_0000026108ab03f0;  1 drivers
v0000026108918280_0 .net *"_ivl_256", 0 0, L_0000026108ab14d0;  1 drivers
v00000261089f9510_0 .net *"_ivl_27", 0 0, L_0000026108a32300;  1 drivers
v00000261089f9bf0_0 .net *"_ivl_29", 0 0, L_0000026108a323a0;  1 drivers
v00000261089f91f0_0 .net *"_ivl_3", 0 0, L_0000026108a33de0;  1 drivers
v00000261089f8b10_0 .net *"_ivl_30", 0 0, L_0000026108a44680;  1 drivers
v00000261089f9830_0 .net *"_ivl_33", 0 0, L_0000026108a326c0;  1 drivers
v00000261089f9290_0 .net *"_ivl_35", 0 0, L_0000026108a32760;  1 drivers
v00000261089f8bb0_0 .net *"_ivl_36", 0 0, L_0000026108a436c0;  1 drivers
v00000261089f9470_0 .net *"_ivl_39", 0 0, L_0000026108aace30;  1 drivers
v00000261089f9f10_0 .net *"_ivl_41", 0 0, L_0000026108aaeeb0;  1 drivers
v00000261089f8e30_0 .net *"_ivl_42", 0 0, L_0000026108a44300;  1 drivers
v00000261089f93d0_0 .net *"_ivl_45", 0 0, L_0000026108aad330;  1 drivers
v00000261089f9150_0 .net *"_ivl_47", 0 0, L_0000026108aaf1d0;  1 drivers
v00000261089f9c90_0 .net *"_ivl_48", 0 0, L_0000026108a433b0;  1 drivers
v00000261089f9e70_0 .net *"_ivl_5", 0 0, L_0000026108a33340;  1 drivers
v00000261089f9790_0 .net *"_ivl_51", 0 0, L_0000026108aaf270;  1 drivers
v00000261089f8ed0_0 .net *"_ivl_53", 0 0, L_0000026108aae690;  1 drivers
v00000261089fa050_0 .net *"_ivl_54", 0 0, L_0000026108a42fc0;  1 drivers
v00000261089f89d0_0 .net *"_ivl_57", 0 0, L_0000026108aaecd0;  1 drivers
v00000261089f9d30_0 .net *"_ivl_59", 0 0, L_0000026108aae190;  1 drivers
v00000261089f8f70_0 .net *"_ivl_6", 0 0, L_0000026108a435e0;  1 drivers
v00000261089f9330_0 .net *"_ivl_60", 0 0, L_0000026108a44450;  1 drivers
v00000261089f95b0_0 .net *"_ivl_63", 0 0, L_0000026108aad1f0;  1 drivers
v00000261089f9010_0 .net *"_ivl_65", 0 0, L_0000026108aae9b0;  1 drivers
v00000261089f90b0_0 .net *"_ivl_66", 0 0, L_0000026108a446f0;  1 drivers
v00000261089f9650_0 .net *"_ivl_69", 0 0, L_0000026108aaeaf0;  1 drivers
v00000261089f96f0_0 .net *"_ivl_71", 0 0, L_0000026108aad5b0;  1 drivers
v00000261089f98d0_0 .net *"_ivl_72", 0 0, L_0000026108a43ff0;  1 drivers
v00000261089f8a70_0 .net *"_ivl_75", 0 0, L_0000026108aadd30;  1 drivers
v00000261089f9970_0 .net *"_ivl_77", 0 0, L_0000026108aae230;  1 drivers
v00000261089f9a10_0 .net *"_ivl_78", 0 0, L_0000026108a43c00;  1 drivers
v00000261089f9ab0_0 .net *"_ivl_81", 0 0, L_0000026108aaeb90;  1 drivers
v00000261089f9b50_0 .net *"_ivl_83", 0 0, L_0000026108aae2d0;  1 drivers
v00000261089f9dd0_0 .net *"_ivl_84", 0 0, L_0000026108a43030;  1 drivers
v00000261089f9fb0_0 .net *"_ivl_87", 0 0, L_0000026108aaed70;  1 drivers
v00000261089f8c50_0 .net *"_ivl_89", 0 0, L_0000026108aaee10;  1 drivers
v00000261089f8cf0_0 .net *"_ivl_9", 0 0, L_0000026108a321c0;  1 drivers
v00000261089f8d90_0 .net *"_ivl_90", 0 0, L_0000026108a43730;  1 drivers
v00000261089f6b30_0 .net *"_ivl_93", 0 0, L_0000026108aadab0;  1 drivers
v00000261089f7f30_0 .net *"_ivl_95", 0 0, L_0000026108aacf70;  1 drivers
v00000261089f75d0_0 .net *"_ivl_96", 0 0, L_0000026108a43ea0;  1 drivers
v00000261089f7fd0_0 .net *"_ivl_99", 0 0, L_0000026108aadb50;  1 drivers
v00000261089f7df0_0 .net "a", 31 0, v0000026108a04ac0_0;  alias, 1 drivers
v00000261089f82f0_0 .net "b", 31 0, v0000026108a04c00_0;  alias, 1 drivers
v00000261089f73f0_0 .net "out", 0 0, L_0000026108a43500;  alias, 1 drivers
v00000261089f7c10_0 .net "temp", 31 0, L_0000026108aaf450;  1 drivers
L_0000026108a33de0 .part v0000026108a04ac0_0, 0, 1;
L_0000026108a33340 .part v0000026108a04c00_0, 0, 1;
L_0000026108a321c0 .part v0000026108a04ac0_0, 1, 1;
L_0000026108a32440 .part v0000026108a04c00_0, 1, 1;
L_0000026108a32260 .part v0000026108a04ac0_0, 2, 1;
L_0000026108a31720 .part v0000026108a04c00_0, 2, 1;
L_0000026108a329e0 .part v0000026108a04ac0_0, 3, 1;
L_0000026108a31860 .part v0000026108a04c00_0, 3, 1;
L_0000026108a32300 .part v0000026108a04ac0_0, 4, 1;
L_0000026108a323a0 .part v0000026108a04c00_0, 4, 1;
L_0000026108a326c0 .part v0000026108a04ac0_0, 5, 1;
L_0000026108a32760 .part v0000026108a04c00_0, 5, 1;
L_0000026108aace30 .part v0000026108a04ac0_0, 6, 1;
L_0000026108aaeeb0 .part v0000026108a04c00_0, 6, 1;
L_0000026108aad330 .part v0000026108a04ac0_0, 7, 1;
L_0000026108aaf1d0 .part v0000026108a04c00_0, 7, 1;
L_0000026108aaf270 .part v0000026108a04ac0_0, 8, 1;
L_0000026108aae690 .part v0000026108a04c00_0, 8, 1;
L_0000026108aaecd0 .part v0000026108a04ac0_0, 9, 1;
L_0000026108aae190 .part v0000026108a04c00_0, 9, 1;
L_0000026108aad1f0 .part v0000026108a04ac0_0, 10, 1;
L_0000026108aae9b0 .part v0000026108a04c00_0, 10, 1;
L_0000026108aaeaf0 .part v0000026108a04ac0_0, 11, 1;
L_0000026108aad5b0 .part v0000026108a04c00_0, 11, 1;
L_0000026108aadd30 .part v0000026108a04ac0_0, 12, 1;
L_0000026108aae230 .part v0000026108a04c00_0, 12, 1;
L_0000026108aaeb90 .part v0000026108a04ac0_0, 13, 1;
L_0000026108aae2d0 .part v0000026108a04c00_0, 13, 1;
L_0000026108aaed70 .part v0000026108a04ac0_0, 14, 1;
L_0000026108aaee10 .part v0000026108a04c00_0, 14, 1;
L_0000026108aadab0 .part v0000026108a04ac0_0, 15, 1;
L_0000026108aacf70 .part v0000026108a04c00_0, 15, 1;
L_0000026108aadb50 .part v0000026108a04ac0_0, 16, 1;
L_0000026108aaf4f0 .part v0000026108a04c00_0, 16, 1;
L_0000026108aacd90 .part v0000026108a04ac0_0, 17, 1;
L_0000026108aad010 .part v0000026108a04c00_0, 17, 1;
L_0000026108aad790 .part v0000026108a04ac0_0, 18, 1;
L_0000026108aad290 .part v0000026108a04c00_0, 18, 1;
L_0000026108aae870 .part v0000026108a04ac0_0, 19, 1;
L_0000026108aad8d0 .part v0000026108a04c00_0, 19, 1;
L_0000026108aaec30 .part v0000026108a04ac0_0, 20, 1;
L_0000026108aaef50 .part v0000026108a04c00_0, 20, 1;
L_0000026108aadfb0 .part v0000026108a04ac0_0, 21, 1;
L_0000026108aae7d0 .part v0000026108a04c00_0, 21, 1;
L_0000026108aaeff0 .part v0000026108a04ac0_0, 22, 1;
L_0000026108aad0b0 .part v0000026108a04c00_0, 22, 1;
L_0000026108aad3d0 .part v0000026108a04ac0_0, 23, 1;
L_0000026108aae5f0 .part v0000026108a04c00_0, 23, 1;
L_0000026108aade70 .part v0000026108a04ac0_0, 24, 1;
L_0000026108aaf090 .part v0000026108a04c00_0, 24, 1;
L_0000026108aaf3b0 .part v0000026108a04ac0_0, 25, 1;
L_0000026108aad470 .part v0000026108a04c00_0, 25, 1;
L_0000026108aae370 .part v0000026108a04ac0_0, 26, 1;
L_0000026108aaf130 .part v0000026108a04c00_0, 26, 1;
L_0000026108aae910 .part v0000026108a04ac0_0, 27, 1;
L_0000026108aaf310 .part v0000026108a04c00_0, 27, 1;
L_0000026108aad510 .part v0000026108a04ac0_0, 28, 1;
L_0000026108aae730 .part v0000026108a04c00_0, 28, 1;
L_0000026108aad650 .part v0000026108a04ac0_0, 29, 1;
L_0000026108aadc90 .part v0000026108a04c00_0, 29, 1;
L_0000026108aadf10 .part v0000026108a04ac0_0, 30, 1;
L_0000026108aae410 .part v0000026108a04c00_0, 30, 1;
LS_0000026108aaf450_0_0 .concat8 [ 1 1 1 1], L_0000026108a44a70, L_0000026108a435e0, L_0000026108a43dc0, L_0000026108a431f0;
LS_0000026108aaf450_0_4 .concat8 [ 1 1 1 1], L_0000026108a44060, L_0000026108a44680, L_0000026108a436c0, L_0000026108a44300;
LS_0000026108aaf450_0_8 .concat8 [ 1 1 1 1], L_0000026108a433b0, L_0000026108a42fc0, L_0000026108a44450, L_0000026108a446f0;
LS_0000026108aaf450_0_12 .concat8 [ 1 1 1 1], L_0000026108a43ff0, L_0000026108a43c00, L_0000026108a43030, L_0000026108a43730;
LS_0000026108aaf450_0_16 .concat8 [ 1 1 1 1], L_0000026108a43ea0, L_0000026108a43260, L_0000026108a43f10, L_0000026108a440d0;
LS_0000026108aaf450_0_20 .concat8 [ 1 1 1 1], L_0000026108a43f80, L_0000026108a447d0, L_0000026108a437a0, L_0000026108a43ce0;
LS_0000026108aaf450_0_24 .concat8 [ 1 1 1 1], L_0000026108a430a0, L_0000026108a44840, L_0000026108a43d50, L_0000026108a432d0;
LS_0000026108aaf450_0_28 .concat8 [ 1 1 1 1], L_0000026108a43340, L_0000026108a43810, L_0000026108a43420, L_0000026108a43490;
LS_0000026108aaf450_1_0 .concat8 [ 4 4 4 4], LS_0000026108aaf450_0_0, LS_0000026108aaf450_0_4, LS_0000026108aaf450_0_8, LS_0000026108aaf450_0_12;
LS_0000026108aaf450_1_4 .concat8 [ 4 4 4 4], LS_0000026108aaf450_0_16, LS_0000026108aaf450_0_20, LS_0000026108aaf450_0_24, LS_0000026108aaf450_0_28;
L_0000026108aaf450 .concat8 [ 16 16 0 0], LS_0000026108aaf450_1_0, LS_0000026108aaf450_1_4;
L_0000026108aad150 .part v0000026108a04ac0_0, 31, 1;
L_0000026108aad970 .part v0000026108a04c00_0, 31, 1;
L_0000026108aad6f0 .part L_0000026108aaf450, 0, 1;
L_0000026108aae4b0 .part L_0000026108aaf450, 1, 1;
L_0000026108aaced0 .part L_0000026108aaf450, 2, 1;
L_0000026108aad830 .part L_0000026108aaf450, 3, 1;
L_0000026108aaddd0 .part L_0000026108aaf450, 4, 1;
L_0000026108aada10 .part L_0000026108aaf450, 5, 1;
L_0000026108aae550 .part L_0000026108aaf450, 6, 1;
L_0000026108aadbf0 .part L_0000026108aaf450, 7, 1;
L_0000026108aae050 .part L_0000026108aaf450, 8, 1;
L_0000026108aae0f0 .part L_0000026108aaf450, 9, 1;
L_0000026108aaea50 .part L_0000026108aaf450, 10, 1;
L_0000026108ab0a30 .part L_0000026108aaf450, 11, 1;
L_0000026108ab19d0 .part L_0000026108aaf450, 12, 1;
L_0000026108ab0990 .part L_0000026108aaf450, 13, 1;
L_0000026108ab02b0 .part L_0000026108aaf450, 14, 1;
L_0000026108ab1cf0 .part L_0000026108aaf450, 15, 1;
L_0000026108aaf770 .part L_0000026108aaf450, 16, 1;
L_0000026108ab0350 .part L_0000026108aaf450, 17, 1;
L_0000026108ab0df0 .part L_0000026108aaf450, 18, 1;
L_0000026108aaf590 .part L_0000026108aaf450, 19, 1;
L_0000026108aaf810 .part L_0000026108aaf450, 20, 1;
L_0000026108ab0ad0 .part L_0000026108aaf450, 21, 1;
L_0000026108ab08f0 .part L_0000026108aaf450, 22, 1;
L_0000026108ab0850 .part L_0000026108aaf450, 23, 1;
L_0000026108aaff90 .part L_0000026108aaf450, 24, 1;
L_0000026108aaf9f0 .part L_0000026108aaf450, 25, 1;
L_0000026108ab0d50 .part L_0000026108aaf450, 26, 1;
L_0000026108ab0710 .part L_0000026108aaf450, 27, 1;
L_0000026108aaf8b0 .part L_0000026108aaf450, 28, 1;
L_0000026108ab1070 .part L_0000026108aaf450, 29, 1;
L_0000026108ab03f0 .part L_0000026108aaf450, 30, 1;
L_0000026108ab14d0 .part L_0000026108aaf450, 31, 1;
S_00000261087b9c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000261087469c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002610897b990 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000026108a43a40 .functor NOT 1, L_0000026108a33020, C4<0>, C4<0>, C4<0>;
v00000261089f6c70_0 .net "A", 31 0, v0000026108a04ac0_0;  alias, 1 drivers
v00000261089f6810_0 .net "ALUOP", 3 0, v00000261089f7990_0;  alias, 1 drivers
v00000261089f7ad0_0 .net "B", 31 0, v0000026108a04c00_0;  alias, 1 drivers
v00000261089f7490_0 .var "CF", 0 0;
v00000261089f8250_0 .net "ZF", 0 0, L_0000026108a43a40;  alias, 1 drivers
v00000261089f78f0_0 .net *"_ivl_1", 0 0, L_0000026108a33020;  1 drivers
v00000261089f7cb0_0 .var "res", 31 0;
E_000002610897c610 .event anyedge, v00000261089f6810_0, v00000261089f7df0_0, v00000261089f82f0_0, v00000261089f7490_0;
L_0000026108a33020 .reduce/or v00000261089f7cb0_0;
S_0000026108800140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000261087469c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000261089fa990 .param/l "add" 0 9 6, C4<000000100000>;
P_00000261089fa9c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000261089faa00 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000261089faa38 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000261089faa70 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000261089faaa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000261089faae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000261089fab18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000261089fab50 .param/l "j" 0 9 19, C4<000010000000>;
P_00000261089fab88 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000261089fabc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000261089fabf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000261089fac30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000261089fac68 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000261089faca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000261089facd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000261089fad10 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000261089fad48 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000261089fad80 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000261089fadb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000261089fadf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000261089fae28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000261089fae60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000261089fae98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000261089faed0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000261089f7990_0 .var "ALU_OP", 3 0;
v00000261089f6ef0_0 .net "opcode", 11 0, v0000026108a04f20_0;  alias, 1 drivers
E_000002610897c250 .event anyedge, v00000261088ff610_0;
S_00000261088002d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000026108a03c60_0 .net "EX1_forward_to_B", 31 0, v0000026108a03440_0;  alias, 1 drivers
v0000026108a02ae0_0 .net "EX_PFC", 31 0, v0000026108a02860_0;  alias, 1 drivers
v0000026108a045c0_0 .net "EX_PFC_to_IF", 31 0, L_0000026108a31fe0;  alias, 1 drivers
v0000026108a02180_0 .net "alu_selA", 1 0, L_0000026108a34740;  alias, 1 drivers
v0000026108a04200_0 .net "alu_selB", 1 0, L_0000026108a37080;  alias, 1 drivers
v0000026108a01fa0_0 .net "ex_haz", 31 0, v00000261089f4920_0;  alias, 1 drivers
v0000026108a020e0_0 .net "id_haz", 31 0, L_0000026108a335c0;  alias, 1 drivers
v0000026108a03b20_0 .net "is_jr", 0 0, v0000026108a03300_0;  alias, 1 drivers
v0000026108a03260_0 .net "mem_haz", 31 0, L_0000026108ac4350;  alias, 1 drivers
v0000026108a02400_0 .net "oper1", 31 0, L_0000026108a3b550;  alias, 1 drivers
v0000026108a03620_0 .net "oper2", 31 0, L_0000026108a43b90;  alias, 1 drivers
v0000026108a02cc0_0 .net "pc", 31 0, v0000026108a039e0_0;  alias, 1 drivers
v0000026108a02900_0 .net "rs1", 31 0, v0000026108a03bc0_0;  alias, 1 drivers
v0000026108a03d00_0 .net "rs2_in", 31 0, v0000026108a03800_0;  alias, 1 drivers
v0000026108a033a0_0 .net "rs2_out", 31 0, L_0000026108a43c70;  alias, 1 drivers
v0000026108a03da0_0 .net "store_rs2_forward", 1 0, L_0000026108a387a0;  alias, 1 drivers
L_0000026108a31fe0 .functor MUXZ 32, v0000026108a02860_0, L_0000026108a3b550, v0000026108a03300_0, C4<>;
S_00000261087fd8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000261088002d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002610897c3d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026108a39b10 .functor NOT 1, L_0000026108a31cc0, C4<0>, C4<0>, C4<0>;
L_0000026108a39870 .functor NOT 1, L_0000026108a31ea0, C4<0>, C4<0>, C4<0>;
L_0000026108a39720 .functor NOT 1, L_0000026108a32ee0, C4<0>, C4<0>, C4<0>;
L_0000026108a39f70 .functor NOT 1, L_0000026108a32bc0, C4<0>, C4<0>, C4<0>;
L_0000026108a39800 .functor AND 32, L_0000026108a3b080, v0000026108a03bc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a39d40 .functor AND 32, L_0000026108a3b160, L_0000026108ac4350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a39a30 .functor OR 32, L_0000026108a39800, L_0000026108a39d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026108a39c60 .functor AND 32, L_0000026108a39790, v00000261089f4920_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a3b400 .functor OR 32, L_0000026108a39a30, L_0000026108a39c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026108a3b470 .functor AND 32, L_0000026108a39bf0, L_0000026108a335c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a3b550 .functor OR 32, L_0000026108a3b400, L_0000026108a3b470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000261089f70d0_0 .net *"_ivl_1", 0 0, L_0000026108a31cc0;  1 drivers
v00000261089f7170_0 .net *"_ivl_13", 0 0, L_0000026108a32ee0;  1 drivers
v00000261089f7710_0 .net *"_ivl_14", 0 0, L_0000026108a39720;  1 drivers
v00000261089f77b0_0 .net *"_ivl_19", 0 0, L_0000026108a33160;  1 drivers
v00000261089f7850_0 .net *"_ivl_2", 0 0, L_0000026108a39b10;  1 drivers
v00000261089fcf20_0 .net *"_ivl_23", 0 0, L_0000026108a32b20;  1 drivers
v00000261089fcb60_0 .net *"_ivl_27", 0 0, L_0000026108a32bc0;  1 drivers
v00000261089fd060_0 .net *"_ivl_28", 0 0, L_0000026108a39f70;  1 drivers
v00000261089fc020_0 .net *"_ivl_33", 0 0, L_0000026108a33660;  1 drivers
v00000261089fc520_0 .net *"_ivl_37", 0 0, L_0000026108a317c0;  1 drivers
v00000261089fe640_0 .net *"_ivl_40", 31 0, L_0000026108a39800;  1 drivers
v00000261089fdc40_0 .net *"_ivl_42", 31 0, L_0000026108a39d40;  1 drivers
v00000261089fe6e0_0 .net *"_ivl_44", 31 0, L_0000026108a39a30;  1 drivers
v00000261089fd880_0 .net *"_ivl_46", 31 0, L_0000026108a39c60;  1 drivers
v00000261089fbf80_0 .net *"_ivl_48", 31 0, L_0000026108a3b400;  1 drivers
v00000261089fe000_0 .net *"_ivl_50", 31 0, L_0000026108a3b470;  1 drivers
v00000261089fdec0_0 .net *"_ivl_7", 0 0, L_0000026108a31ea0;  1 drivers
v00000261089fc7a0_0 .net *"_ivl_8", 0 0, L_0000026108a39870;  1 drivers
v00000261089fd1a0_0 .net "ina", 31 0, v0000026108a03bc0_0;  alias, 1 drivers
v00000261089fcca0_0 .net "inb", 31 0, L_0000026108ac4350;  alias, 1 drivers
v00000261089fd4c0_0 .net "inc", 31 0, v00000261089f4920_0;  alias, 1 drivers
v00000261089fce80_0 .net "ind", 31 0, L_0000026108a335c0;  alias, 1 drivers
v00000261089fd380_0 .net "out", 31 0, L_0000026108a3b550;  alias, 1 drivers
v00000261089fc840_0 .net "s0", 31 0, L_0000026108a3b080;  1 drivers
v00000261089fc0c0_0 .net "s1", 31 0, L_0000026108a3b160;  1 drivers
v00000261089fc160_0 .net "s2", 31 0, L_0000026108a39790;  1 drivers
v00000261089fdd80_0 .net "s3", 31 0, L_0000026108a39bf0;  1 drivers
v00000261089fc660_0 .net "sel", 1 0, L_0000026108a34740;  alias, 1 drivers
L_0000026108a31cc0 .part L_0000026108a34740, 1, 1;
LS_0000026108a32800_0_0 .concat [ 1 1 1 1], L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10;
LS_0000026108a32800_0_4 .concat [ 1 1 1 1], L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10;
LS_0000026108a32800_0_8 .concat [ 1 1 1 1], L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10;
LS_0000026108a32800_0_12 .concat [ 1 1 1 1], L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10;
LS_0000026108a32800_0_16 .concat [ 1 1 1 1], L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10;
LS_0000026108a32800_0_20 .concat [ 1 1 1 1], L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10;
LS_0000026108a32800_0_24 .concat [ 1 1 1 1], L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10;
LS_0000026108a32800_0_28 .concat [ 1 1 1 1], L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10, L_0000026108a39b10;
LS_0000026108a32800_1_0 .concat [ 4 4 4 4], LS_0000026108a32800_0_0, LS_0000026108a32800_0_4, LS_0000026108a32800_0_8, LS_0000026108a32800_0_12;
LS_0000026108a32800_1_4 .concat [ 4 4 4 4], LS_0000026108a32800_0_16, LS_0000026108a32800_0_20, LS_0000026108a32800_0_24, LS_0000026108a32800_0_28;
L_0000026108a32800 .concat [ 16 16 0 0], LS_0000026108a32800_1_0, LS_0000026108a32800_1_4;
L_0000026108a31ea0 .part L_0000026108a34740, 0, 1;
LS_0000026108a33ac0_0_0 .concat [ 1 1 1 1], L_0000026108a39870, L_0000026108a39870, L_0000026108a39870, L_0000026108a39870;
LS_0000026108a33ac0_0_4 .concat [ 1 1 1 1], L_0000026108a39870, L_0000026108a39870, L_0000026108a39870, L_0000026108a39870;
LS_0000026108a33ac0_0_8 .concat [ 1 1 1 1], L_0000026108a39870, L_0000026108a39870, L_0000026108a39870, L_0000026108a39870;
LS_0000026108a33ac0_0_12 .concat [ 1 1 1 1], L_0000026108a39870, L_0000026108a39870, L_0000026108a39870, L_0000026108a39870;
LS_0000026108a33ac0_0_16 .concat [ 1 1 1 1], L_0000026108a39870, L_0000026108a39870, L_0000026108a39870, L_0000026108a39870;
LS_0000026108a33ac0_0_20 .concat [ 1 1 1 1], L_0000026108a39870, L_0000026108a39870, L_0000026108a39870, L_0000026108a39870;
LS_0000026108a33ac0_0_24 .concat [ 1 1 1 1], L_0000026108a39870, L_0000026108a39870, L_0000026108a39870, L_0000026108a39870;
LS_0000026108a33ac0_0_28 .concat [ 1 1 1 1], L_0000026108a39870, L_0000026108a39870, L_0000026108a39870, L_0000026108a39870;
LS_0000026108a33ac0_1_0 .concat [ 4 4 4 4], LS_0000026108a33ac0_0_0, LS_0000026108a33ac0_0_4, LS_0000026108a33ac0_0_8, LS_0000026108a33ac0_0_12;
LS_0000026108a33ac0_1_4 .concat [ 4 4 4 4], LS_0000026108a33ac0_0_16, LS_0000026108a33ac0_0_20, LS_0000026108a33ac0_0_24, LS_0000026108a33ac0_0_28;
L_0000026108a33ac0 .concat [ 16 16 0 0], LS_0000026108a33ac0_1_0, LS_0000026108a33ac0_1_4;
L_0000026108a32ee0 .part L_0000026108a34740, 1, 1;
LS_0000026108a31900_0_0 .concat [ 1 1 1 1], L_0000026108a39720, L_0000026108a39720, L_0000026108a39720, L_0000026108a39720;
LS_0000026108a31900_0_4 .concat [ 1 1 1 1], L_0000026108a39720, L_0000026108a39720, L_0000026108a39720, L_0000026108a39720;
LS_0000026108a31900_0_8 .concat [ 1 1 1 1], L_0000026108a39720, L_0000026108a39720, L_0000026108a39720, L_0000026108a39720;
LS_0000026108a31900_0_12 .concat [ 1 1 1 1], L_0000026108a39720, L_0000026108a39720, L_0000026108a39720, L_0000026108a39720;
LS_0000026108a31900_0_16 .concat [ 1 1 1 1], L_0000026108a39720, L_0000026108a39720, L_0000026108a39720, L_0000026108a39720;
LS_0000026108a31900_0_20 .concat [ 1 1 1 1], L_0000026108a39720, L_0000026108a39720, L_0000026108a39720, L_0000026108a39720;
LS_0000026108a31900_0_24 .concat [ 1 1 1 1], L_0000026108a39720, L_0000026108a39720, L_0000026108a39720, L_0000026108a39720;
LS_0000026108a31900_0_28 .concat [ 1 1 1 1], L_0000026108a39720, L_0000026108a39720, L_0000026108a39720, L_0000026108a39720;
LS_0000026108a31900_1_0 .concat [ 4 4 4 4], LS_0000026108a31900_0_0, LS_0000026108a31900_0_4, LS_0000026108a31900_0_8, LS_0000026108a31900_0_12;
LS_0000026108a31900_1_4 .concat [ 4 4 4 4], LS_0000026108a31900_0_16, LS_0000026108a31900_0_20, LS_0000026108a31900_0_24, LS_0000026108a31900_0_28;
L_0000026108a31900 .concat [ 16 16 0 0], LS_0000026108a31900_1_0, LS_0000026108a31900_1_4;
L_0000026108a33160 .part L_0000026108a34740, 0, 1;
LS_0000026108a324e0_0_0 .concat [ 1 1 1 1], L_0000026108a33160, L_0000026108a33160, L_0000026108a33160, L_0000026108a33160;
LS_0000026108a324e0_0_4 .concat [ 1 1 1 1], L_0000026108a33160, L_0000026108a33160, L_0000026108a33160, L_0000026108a33160;
LS_0000026108a324e0_0_8 .concat [ 1 1 1 1], L_0000026108a33160, L_0000026108a33160, L_0000026108a33160, L_0000026108a33160;
LS_0000026108a324e0_0_12 .concat [ 1 1 1 1], L_0000026108a33160, L_0000026108a33160, L_0000026108a33160, L_0000026108a33160;
LS_0000026108a324e0_0_16 .concat [ 1 1 1 1], L_0000026108a33160, L_0000026108a33160, L_0000026108a33160, L_0000026108a33160;
LS_0000026108a324e0_0_20 .concat [ 1 1 1 1], L_0000026108a33160, L_0000026108a33160, L_0000026108a33160, L_0000026108a33160;
LS_0000026108a324e0_0_24 .concat [ 1 1 1 1], L_0000026108a33160, L_0000026108a33160, L_0000026108a33160, L_0000026108a33160;
LS_0000026108a324e0_0_28 .concat [ 1 1 1 1], L_0000026108a33160, L_0000026108a33160, L_0000026108a33160, L_0000026108a33160;
LS_0000026108a324e0_1_0 .concat [ 4 4 4 4], LS_0000026108a324e0_0_0, LS_0000026108a324e0_0_4, LS_0000026108a324e0_0_8, LS_0000026108a324e0_0_12;
LS_0000026108a324e0_1_4 .concat [ 4 4 4 4], LS_0000026108a324e0_0_16, LS_0000026108a324e0_0_20, LS_0000026108a324e0_0_24, LS_0000026108a324e0_0_28;
L_0000026108a324e0 .concat [ 16 16 0 0], LS_0000026108a324e0_1_0, LS_0000026108a324e0_1_4;
L_0000026108a32b20 .part L_0000026108a34740, 1, 1;
LS_0000026108a33520_0_0 .concat [ 1 1 1 1], L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20;
LS_0000026108a33520_0_4 .concat [ 1 1 1 1], L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20;
LS_0000026108a33520_0_8 .concat [ 1 1 1 1], L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20;
LS_0000026108a33520_0_12 .concat [ 1 1 1 1], L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20;
LS_0000026108a33520_0_16 .concat [ 1 1 1 1], L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20;
LS_0000026108a33520_0_20 .concat [ 1 1 1 1], L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20;
LS_0000026108a33520_0_24 .concat [ 1 1 1 1], L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20;
LS_0000026108a33520_0_28 .concat [ 1 1 1 1], L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20, L_0000026108a32b20;
LS_0000026108a33520_1_0 .concat [ 4 4 4 4], LS_0000026108a33520_0_0, LS_0000026108a33520_0_4, LS_0000026108a33520_0_8, LS_0000026108a33520_0_12;
LS_0000026108a33520_1_4 .concat [ 4 4 4 4], LS_0000026108a33520_0_16, LS_0000026108a33520_0_20, LS_0000026108a33520_0_24, LS_0000026108a33520_0_28;
L_0000026108a33520 .concat [ 16 16 0 0], LS_0000026108a33520_1_0, LS_0000026108a33520_1_4;
L_0000026108a32bc0 .part L_0000026108a34740, 0, 1;
LS_0000026108a33700_0_0 .concat [ 1 1 1 1], L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70;
LS_0000026108a33700_0_4 .concat [ 1 1 1 1], L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70;
LS_0000026108a33700_0_8 .concat [ 1 1 1 1], L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70;
LS_0000026108a33700_0_12 .concat [ 1 1 1 1], L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70;
LS_0000026108a33700_0_16 .concat [ 1 1 1 1], L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70;
LS_0000026108a33700_0_20 .concat [ 1 1 1 1], L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70;
LS_0000026108a33700_0_24 .concat [ 1 1 1 1], L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70;
LS_0000026108a33700_0_28 .concat [ 1 1 1 1], L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70, L_0000026108a39f70;
LS_0000026108a33700_1_0 .concat [ 4 4 4 4], LS_0000026108a33700_0_0, LS_0000026108a33700_0_4, LS_0000026108a33700_0_8, LS_0000026108a33700_0_12;
LS_0000026108a33700_1_4 .concat [ 4 4 4 4], LS_0000026108a33700_0_16, LS_0000026108a33700_0_20, LS_0000026108a33700_0_24, LS_0000026108a33700_0_28;
L_0000026108a33700 .concat [ 16 16 0 0], LS_0000026108a33700_1_0, LS_0000026108a33700_1_4;
L_0000026108a33660 .part L_0000026108a34740, 1, 1;
LS_0000026108a33b60_0_0 .concat [ 1 1 1 1], L_0000026108a33660, L_0000026108a33660, L_0000026108a33660, L_0000026108a33660;
LS_0000026108a33b60_0_4 .concat [ 1 1 1 1], L_0000026108a33660, L_0000026108a33660, L_0000026108a33660, L_0000026108a33660;
LS_0000026108a33b60_0_8 .concat [ 1 1 1 1], L_0000026108a33660, L_0000026108a33660, L_0000026108a33660, L_0000026108a33660;
LS_0000026108a33b60_0_12 .concat [ 1 1 1 1], L_0000026108a33660, L_0000026108a33660, L_0000026108a33660, L_0000026108a33660;
LS_0000026108a33b60_0_16 .concat [ 1 1 1 1], L_0000026108a33660, L_0000026108a33660, L_0000026108a33660, L_0000026108a33660;
LS_0000026108a33b60_0_20 .concat [ 1 1 1 1], L_0000026108a33660, L_0000026108a33660, L_0000026108a33660, L_0000026108a33660;
LS_0000026108a33b60_0_24 .concat [ 1 1 1 1], L_0000026108a33660, L_0000026108a33660, L_0000026108a33660, L_0000026108a33660;
LS_0000026108a33b60_0_28 .concat [ 1 1 1 1], L_0000026108a33660, L_0000026108a33660, L_0000026108a33660, L_0000026108a33660;
LS_0000026108a33b60_1_0 .concat [ 4 4 4 4], LS_0000026108a33b60_0_0, LS_0000026108a33b60_0_4, LS_0000026108a33b60_0_8, LS_0000026108a33b60_0_12;
LS_0000026108a33b60_1_4 .concat [ 4 4 4 4], LS_0000026108a33b60_0_16, LS_0000026108a33b60_0_20, LS_0000026108a33b60_0_24, LS_0000026108a33b60_0_28;
L_0000026108a33b60 .concat [ 16 16 0 0], LS_0000026108a33b60_1_0, LS_0000026108a33b60_1_4;
L_0000026108a317c0 .part L_0000026108a34740, 0, 1;
LS_0000026108a32a80_0_0 .concat [ 1 1 1 1], L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0;
LS_0000026108a32a80_0_4 .concat [ 1 1 1 1], L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0;
LS_0000026108a32a80_0_8 .concat [ 1 1 1 1], L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0;
LS_0000026108a32a80_0_12 .concat [ 1 1 1 1], L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0;
LS_0000026108a32a80_0_16 .concat [ 1 1 1 1], L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0;
LS_0000026108a32a80_0_20 .concat [ 1 1 1 1], L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0;
LS_0000026108a32a80_0_24 .concat [ 1 1 1 1], L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0;
LS_0000026108a32a80_0_28 .concat [ 1 1 1 1], L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0, L_0000026108a317c0;
LS_0000026108a32a80_1_0 .concat [ 4 4 4 4], LS_0000026108a32a80_0_0, LS_0000026108a32a80_0_4, LS_0000026108a32a80_0_8, LS_0000026108a32a80_0_12;
LS_0000026108a32a80_1_4 .concat [ 4 4 4 4], LS_0000026108a32a80_0_16, LS_0000026108a32a80_0_20, LS_0000026108a32a80_0_24, LS_0000026108a32a80_0_28;
L_0000026108a32a80 .concat [ 16 16 0 0], LS_0000026108a32a80_1_0, LS_0000026108a32a80_1_4;
S_00000261087fda30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000261087fd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026108a3b080 .functor AND 32, L_0000026108a32800, L_0000026108a33ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000261089f6e50_0 .net "in1", 31 0, L_0000026108a32800;  1 drivers
v00000261089f6310_0 .net "in2", 31 0, L_0000026108a33ac0;  1 drivers
v00000261089f6450_0 .net "out", 31 0, L_0000026108a3b080;  alias, 1 drivers
S_00000261087b8200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000261087fd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026108a3b160 .functor AND 32, L_0000026108a31900, L_0000026108a324e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000261089f6590_0 .net "in1", 31 0, L_0000026108a31900;  1 drivers
v00000261089f6f90_0 .net "in2", 31 0, L_0000026108a324e0;  1 drivers
v00000261089f7a30_0 .net "out", 31 0, L_0000026108a3b160;  alias, 1 drivers
S_00000261087b8390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000261087fd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026108a39790 .functor AND 32, L_0000026108a33520, L_0000026108a33700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000261089f6950_0 .net "in1", 31 0, L_0000026108a33520;  1 drivers
v00000261089f6630_0 .net "in2", 31 0, L_0000026108a33700;  1 drivers
v00000261089f7030_0 .net "out", 31 0, L_0000026108a39790;  alias, 1 drivers
S_00000261089fb730 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000261087fd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026108a39bf0 .functor AND 32, L_0000026108a33b60, L_0000026108a32a80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000261089f66d0_0 .net "in1", 31 0, L_0000026108a33b60;  1 drivers
v00000261089f68b0_0 .net "in2", 31 0, L_0000026108a32a80;  1 drivers
v00000261089f6a90_0 .net "out", 31 0, L_0000026108a39bf0;  alias, 1 drivers
S_00000261089fb8c0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000261088002d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002610897c510 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026108a3b5c0 .functor NOT 1, L_0000026108a337a0, C4<0>, C4<0>, C4<0>;
L_0000026108a3b320 .functor NOT 1, L_0000026108a32580, C4<0>, C4<0>, C4<0>;
L_0000026108a3b390 .functor NOT 1, L_0000026108a32c60, C4<0>, C4<0>, C4<0>;
L_0000026108a438f0 .functor NOT 1, L_0000026108a33e80, C4<0>, C4<0>, C4<0>;
L_0000026108a448b0 .functor AND 32, L_0000026108a3b4e0, v0000026108a03440_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a44220 .functor AND 32, L_0000026108a3b630, L_0000026108ac4350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a445a0 .functor OR 32, L_0000026108a448b0, L_0000026108a44220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026108a44290 .functor AND 32, L_0000026108971f30, v00000261089f4920_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a43960 .functor OR 32, L_0000026108a445a0, L_0000026108a44290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026108a44990 .functor AND 32, L_0000026108a43b20, L_0000026108a335c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a43b90 .functor OR 32, L_0000026108a43960, L_0000026108a44990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000261089fc2a0_0 .net *"_ivl_1", 0 0, L_0000026108a337a0;  1 drivers
v00000261089fda60_0 .net *"_ivl_13", 0 0, L_0000026108a32c60;  1 drivers
v00000261089fc5c0_0 .net *"_ivl_14", 0 0, L_0000026108a3b390;  1 drivers
v00000261089fdf60_0 .net *"_ivl_19", 0 0, L_0000026108a31d60;  1 drivers
v00000261089fd420_0 .net *"_ivl_2", 0 0, L_0000026108a3b5c0;  1 drivers
v00000261089fe0a0_0 .net *"_ivl_23", 0 0, L_0000026108a319a0;  1 drivers
v00000261089fc8e0_0 .net *"_ivl_27", 0 0, L_0000026108a33e80;  1 drivers
v00000261089fca20_0 .net *"_ivl_28", 0 0, L_0000026108a438f0;  1 drivers
v00000261089fcfc0_0 .net *"_ivl_33", 0 0, L_0000026108a32e40;  1 drivers
v00000261089fc340_0 .net *"_ivl_37", 0 0, L_0000026108a33980;  1 drivers
v00000261089fdce0_0 .net *"_ivl_40", 31 0, L_0000026108a448b0;  1 drivers
v00000261089fd7e0_0 .net *"_ivl_42", 31 0, L_0000026108a44220;  1 drivers
v00000261089fd920_0 .net *"_ivl_44", 31 0, L_0000026108a445a0;  1 drivers
v00000261089fe140_0 .net *"_ivl_46", 31 0, L_0000026108a44290;  1 drivers
v00000261089fd240_0 .net *"_ivl_48", 31 0, L_0000026108a43960;  1 drivers
v00000261089fc980_0 .net *"_ivl_50", 31 0, L_0000026108a44990;  1 drivers
v00000261089fde20_0 .net *"_ivl_7", 0 0, L_0000026108a32580;  1 drivers
v00000261089fc700_0 .net *"_ivl_8", 0 0, L_0000026108a3b320;  1 drivers
v00000261089fc480_0 .net "ina", 31 0, v0000026108a03440_0;  alias, 1 drivers
v00000261089fcd40_0 .net "inb", 31 0, L_0000026108ac4350;  alias, 1 drivers
v00000261089fcde0_0 .net "inc", 31 0, v00000261089f4920_0;  alias, 1 drivers
v00000261089fd560_0 .net "ind", 31 0, L_0000026108a335c0;  alias, 1 drivers
v00000261089fcac0_0 .net "out", 31 0, L_0000026108a43b90;  alias, 1 drivers
v00000261089fcc00_0 .net "s0", 31 0, L_0000026108a3b4e0;  1 drivers
v00000261089fe1e0_0 .net "s1", 31 0, L_0000026108a3b630;  1 drivers
v00000261089fd600_0 .net "s2", 31 0, L_0000026108971f30;  1 drivers
v00000261089fd740_0 .net "s3", 31 0, L_0000026108a43b20;  1 drivers
v00000261089fe280_0 .net "sel", 1 0, L_0000026108a37080;  alias, 1 drivers
L_0000026108a337a0 .part L_0000026108a37080, 1, 1;
LS_0000026108a333e0_0_0 .concat [ 1 1 1 1], L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0;
LS_0000026108a333e0_0_4 .concat [ 1 1 1 1], L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0;
LS_0000026108a333e0_0_8 .concat [ 1 1 1 1], L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0;
LS_0000026108a333e0_0_12 .concat [ 1 1 1 1], L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0;
LS_0000026108a333e0_0_16 .concat [ 1 1 1 1], L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0;
LS_0000026108a333e0_0_20 .concat [ 1 1 1 1], L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0;
LS_0000026108a333e0_0_24 .concat [ 1 1 1 1], L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0;
LS_0000026108a333e0_0_28 .concat [ 1 1 1 1], L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0, L_0000026108a3b5c0;
LS_0000026108a333e0_1_0 .concat [ 4 4 4 4], LS_0000026108a333e0_0_0, LS_0000026108a333e0_0_4, LS_0000026108a333e0_0_8, LS_0000026108a333e0_0_12;
LS_0000026108a333e0_1_4 .concat [ 4 4 4 4], LS_0000026108a333e0_0_16, LS_0000026108a333e0_0_20, LS_0000026108a333e0_0_24, LS_0000026108a333e0_0_28;
L_0000026108a333e0 .concat [ 16 16 0 0], LS_0000026108a333e0_1_0, LS_0000026108a333e0_1_4;
L_0000026108a32580 .part L_0000026108a37080, 0, 1;
LS_0000026108a33840_0_0 .concat [ 1 1 1 1], L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320;
LS_0000026108a33840_0_4 .concat [ 1 1 1 1], L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320;
LS_0000026108a33840_0_8 .concat [ 1 1 1 1], L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320;
LS_0000026108a33840_0_12 .concat [ 1 1 1 1], L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320;
LS_0000026108a33840_0_16 .concat [ 1 1 1 1], L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320;
LS_0000026108a33840_0_20 .concat [ 1 1 1 1], L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320;
LS_0000026108a33840_0_24 .concat [ 1 1 1 1], L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320;
LS_0000026108a33840_0_28 .concat [ 1 1 1 1], L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320, L_0000026108a3b320;
LS_0000026108a33840_1_0 .concat [ 4 4 4 4], LS_0000026108a33840_0_0, LS_0000026108a33840_0_4, LS_0000026108a33840_0_8, LS_0000026108a33840_0_12;
LS_0000026108a33840_1_4 .concat [ 4 4 4 4], LS_0000026108a33840_0_16, LS_0000026108a33840_0_20, LS_0000026108a33840_0_24, LS_0000026108a33840_0_28;
L_0000026108a33840 .concat [ 16 16 0 0], LS_0000026108a33840_1_0, LS_0000026108a33840_1_4;
L_0000026108a32c60 .part L_0000026108a37080, 1, 1;
LS_0000026108a32080_0_0 .concat [ 1 1 1 1], L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390;
LS_0000026108a32080_0_4 .concat [ 1 1 1 1], L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390;
LS_0000026108a32080_0_8 .concat [ 1 1 1 1], L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390;
LS_0000026108a32080_0_12 .concat [ 1 1 1 1], L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390;
LS_0000026108a32080_0_16 .concat [ 1 1 1 1], L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390;
LS_0000026108a32080_0_20 .concat [ 1 1 1 1], L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390;
LS_0000026108a32080_0_24 .concat [ 1 1 1 1], L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390;
LS_0000026108a32080_0_28 .concat [ 1 1 1 1], L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390, L_0000026108a3b390;
LS_0000026108a32080_1_0 .concat [ 4 4 4 4], LS_0000026108a32080_0_0, LS_0000026108a32080_0_4, LS_0000026108a32080_0_8, LS_0000026108a32080_0_12;
LS_0000026108a32080_1_4 .concat [ 4 4 4 4], LS_0000026108a32080_0_16, LS_0000026108a32080_0_20, LS_0000026108a32080_0_24, LS_0000026108a32080_0_28;
L_0000026108a32080 .concat [ 16 16 0 0], LS_0000026108a32080_1_0, LS_0000026108a32080_1_4;
L_0000026108a31d60 .part L_0000026108a37080, 0, 1;
LS_0000026108a338e0_0_0 .concat [ 1 1 1 1], L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60;
LS_0000026108a338e0_0_4 .concat [ 1 1 1 1], L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60;
LS_0000026108a338e0_0_8 .concat [ 1 1 1 1], L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60;
LS_0000026108a338e0_0_12 .concat [ 1 1 1 1], L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60;
LS_0000026108a338e0_0_16 .concat [ 1 1 1 1], L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60;
LS_0000026108a338e0_0_20 .concat [ 1 1 1 1], L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60;
LS_0000026108a338e0_0_24 .concat [ 1 1 1 1], L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60;
LS_0000026108a338e0_0_28 .concat [ 1 1 1 1], L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60, L_0000026108a31d60;
LS_0000026108a338e0_1_0 .concat [ 4 4 4 4], LS_0000026108a338e0_0_0, LS_0000026108a338e0_0_4, LS_0000026108a338e0_0_8, LS_0000026108a338e0_0_12;
LS_0000026108a338e0_1_4 .concat [ 4 4 4 4], LS_0000026108a338e0_0_16, LS_0000026108a338e0_0_20, LS_0000026108a338e0_0_24, LS_0000026108a338e0_0_28;
L_0000026108a338e0 .concat [ 16 16 0 0], LS_0000026108a338e0_1_0, LS_0000026108a338e0_1_4;
L_0000026108a319a0 .part L_0000026108a37080, 1, 1;
LS_0000026108a32d00_0_0 .concat [ 1 1 1 1], L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0;
LS_0000026108a32d00_0_4 .concat [ 1 1 1 1], L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0;
LS_0000026108a32d00_0_8 .concat [ 1 1 1 1], L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0;
LS_0000026108a32d00_0_12 .concat [ 1 1 1 1], L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0;
LS_0000026108a32d00_0_16 .concat [ 1 1 1 1], L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0;
LS_0000026108a32d00_0_20 .concat [ 1 1 1 1], L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0;
LS_0000026108a32d00_0_24 .concat [ 1 1 1 1], L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0;
LS_0000026108a32d00_0_28 .concat [ 1 1 1 1], L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0, L_0000026108a319a0;
LS_0000026108a32d00_1_0 .concat [ 4 4 4 4], LS_0000026108a32d00_0_0, LS_0000026108a32d00_0_4, LS_0000026108a32d00_0_8, LS_0000026108a32d00_0_12;
LS_0000026108a32d00_1_4 .concat [ 4 4 4 4], LS_0000026108a32d00_0_16, LS_0000026108a32d00_0_20, LS_0000026108a32d00_0_24, LS_0000026108a32d00_0_28;
L_0000026108a32d00 .concat [ 16 16 0 0], LS_0000026108a32d00_1_0, LS_0000026108a32d00_1_4;
L_0000026108a33e80 .part L_0000026108a37080, 0, 1;
LS_0000026108a32da0_0_0 .concat [ 1 1 1 1], L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0;
LS_0000026108a32da0_0_4 .concat [ 1 1 1 1], L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0;
LS_0000026108a32da0_0_8 .concat [ 1 1 1 1], L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0;
LS_0000026108a32da0_0_12 .concat [ 1 1 1 1], L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0;
LS_0000026108a32da0_0_16 .concat [ 1 1 1 1], L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0;
LS_0000026108a32da0_0_20 .concat [ 1 1 1 1], L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0;
LS_0000026108a32da0_0_24 .concat [ 1 1 1 1], L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0;
LS_0000026108a32da0_0_28 .concat [ 1 1 1 1], L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0, L_0000026108a438f0;
LS_0000026108a32da0_1_0 .concat [ 4 4 4 4], LS_0000026108a32da0_0_0, LS_0000026108a32da0_0_4, LS_0000026108a32da0_0_8, LS_0000026108a32da0_0_12;
LS_0000026108a32da0_1_4 .concat [ 4 4 4 4], LS_0000026108a32da0_0_16, LS_0000026108a32da0_0_20, LS_0000026108a32da0_0_24, LS_0000026108a32da0_0_28;
L_0000026108a32da0 .concat [ 16 16 0 0], LS_0000026108a32da0_1_0, LS_0000026108a32da0_1_4;
L_0000026108a32e40 .part L_0000026108a37080, 1, 1;
LS_0000026108a31a40_0_0 .concat [ 1 1 1 1], L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40;
LS_0000026108a31a40_0_4 .concat [ 1 1 1 1], L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40;
LS_0000026108a31a40_0_8 .concat [ 1 1 1 1], L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40;
LS_0000026108a31a40_0_12 .concat [ 1 1 1 1], L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40;
LS_0000026108a31a40_0_16 .concat [ 1 1 1 1], L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40;
LS_0000026108a31a40_0_20 .concat [ 1 1 1 1], L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40;
LS_0000026108a31a40_0_24 .concat [ 1 1 1 1], L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40;
LS_0000026108a31a40_0_28 .concat [ 1 1 1 1], L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40, L_0000026108a32e40;
LS_0000026108a31a40_1_0 .concat [ 4 4 4 4], LS_0000026108a31a40_0_0, LS_0000026108a31a40_0_4, LS_0000026108a31a40_0_8, LS_0000026108a31a40_0_12;
LS_0000026108a31a40_1_4 .concat [ 4 4 4 4], LS_0000026108a31a40_0_16, LS_0000026108a31a40_0_20, LS_0000026108a31a40_0_24, LS_0000026108a31a40_0_28;
L_0000026108a31a40 .concat [ 16 16 0 0], LS_0000026108a31a40_1_0, LS_0000026108a31a40_1_4;
L_0000026108a33980 .part L_0000026108a37080, 0, 1;
LS_0000026108a31ae0_0_0 .concat [ 1 1 1 1], L_0000026108a33980, L_0000026108a33980, L_0000026108a33980, L_0000026108a33980;
LS_0000026108a31ae0_0_4 .concat [ 1 1 1 1], L_0000026108a33980, L_0000026108a33980, L_0000026108a33980, L_0000026108a33980;
LS_0000026108a31ae0_0_8 .concat [ 1 1 1 1], L_0000026108a33980, L_0000026108a33980, L_0000026108a33980, L_0000026108a33980;
LS_0000026108a31ae0_0_12 .concat [ 1 1 1 1], L_0000026108a33980, L_0000026108a33980, L_0000026108a33980, L_0000026108a33980;
LS_0000026108a31ae0_0_16 .concat [ 1 1 1 1], L_0000026108a33980, L_0000026108a33980, L_0000026108a33980, L_0000026108a33980;
LS_0000026108a31ae0_0_20 .concat [ 1 1 1 1], L_0000026108a33980, L_0000026108a33980, L_0000026108a33980, L_0000026108a33980;
LS_0000026108a31ae0_0_24 .concat [ 1 1 1 1], L_0000026108a33980, L_0000026108a33980, L_0000026108a33980, L_0000026108a33980;
LS_0000026108a31ae0_0_28 .concat [ 1 1 1 1], L_0000026108a33980, L_0000026108a33980, L_0000026108a33980, L_0000026108a33980;
LS_0000026108a31ae0_1_0 .concat [ 4 4 4 4], LS_0000026108a31ae0_0_0, LS_0000026108a31ae0_0_4, LS_0000026108a31ae0_0_8, LS_0000026108a31ae0_0_12;
LS_0000026108a31ae0_1_4 .concat [ 4 4 4 4], LS_0000026108a31ae0_0_16, LS_0000026108a31ae0_0_20, LS_0000026108a31ae0_0_24, LS_0000026108a31ae0_0_28;
L_0000026108a31ae0 .concat [ 16 16 0 0], LS_0000026108a31ae0_1_0, LS_0000026108a31ae0_1_4;
S_00000261089fbd70 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000261089fb8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026108a3b4e0 .functor AND 32, L_0000026108a333e0, L_0000026108a33840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000261089fe5a0_0 .net "in1", 31 0, L_0000026108a333e0;  1 drivers
v00000261089fc200_0 .net "in2", 31 0, L_0000026108a33840;  1 drivers
v00000261089fd2e0_0 .net "out", 31 0, L_0000026108a3b4e0;  alias, 1 drivers
S_00000261089fba50 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000261089fb8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026108a3b630 .functor AND 32, L_0000026108a32080, L_0000026108a338e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000261089fc3e0_0 .net "in1", 31 0, L_0000026108a32080;  1 drivers
v00000261089fd100_0 .net "in2", 31 0, L_0000026108a338e0;  1 drivers
v00000261089fdb00_0 .net "out", 31 0, L_0000026108a3b630;  alias, 1 drivers
S_00000261089fb5a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000261089fb8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026108971f30 .functor AND 32, L_0000026108a32d00, L_0000026108a32da0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000261089fdba0_0 .net "in1", 31 0, L_0000026108a32d00;  1 drivers
v00000261089fe320_0 .net "in2", 31 0, L_0000026108a32da0;  1 drivers
v00000261089fd9c0_0 .net "out", 31 0, L_0000026108971f30;  alias, 1 drivers
S_00000261089faf60 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000261089fb8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026108a43b20 .functor AND 32, L_0000026108a31a40, L_0000026108a31ae0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000261089fd6a0_0 .net "in1", 31 0, L_0000026108a31a40;  1 drivers
v00000261089fe500_0 .net "in2", 31 0, L_0000026108a31ae0;  1 drivers
v00000261089fe460_0 .net "out", 31 0, L_0000026108a43b20;  alias, 1 drivers
S_00000261089fb0f0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000261088002d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002610897c6d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026108a44610 .functor NOT 1, L_0000026108a31b80, C4<0>, C4<0>, C4<0>;
L_0000026108a44370 .functor NOT 1, L_0000026108a31c20, C4<0>, C4<0>, C4<0>;
L_0000026108a439d0 .functor NOT 1, L_0000026108a33a20, C4<0>, C4<0>, C4<0>;
L_0000026108a44a00 .functor NOT 1, L_0000026108a31e00, C4<0>, C4<0>, C4<0>;
L_0000026108a43110 .functor AND 32, L_0000026108a44140, v0000026108a03800_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a44920 .functor AND 32, L_0000026108a43e30, L_0000026108ac4350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a43180 .functor OR 32, L_0000026108a43110, L_0000026108a44920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026108a43650 .functor AND 32, L_0000026108a44530, v00000261089f4920_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a44ae0 .functor OR 32, L_0000026108a43180, L_0000026108a43650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026108a44b50 .functor AND 32, L_0000026108a44760, L_0000026108a335c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a43c70 .functor OR 32, L_0000026108a44ae0, L_0000026108a44b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000261089fe820_0 .net *"_ivl_1", 0 0, L_0000026108a31b80;  1 drivers
v00000261089ffa40_0 .net *"_ivl_13", 0 0, L_0000026108a33a20;  1 drivers
v00000261089ff860_0 .net *"_ivl_14", 0 0, L_0000026108a439d0;  1 drivers
v00000261089ffcc0_0 .net *"_ivl_19", 0 0, L_0000026108a328a0;  1 drivers
v00000261089fed20_0 .net *"_ivl_2", 0 0, L_0000026108a44610;  1 drivers
v00000261089ff180_0 .net *"_ivl_23", 0 0, L_0000026108a32120;  1 drivers
v00000261089fe780_0 .net *"_ivl_27", 0 0, L_0000026108a31e00;  1 drivers
v00000261089fe8c0_0 .net *"_ivl_28", 0 0, L_0000026108a44a00;  1 drivers
v00000261089fe960_0 .net *"_ivl_33", 0 0, L_0000026108a33ca0;  1 drivers
v00000261089ffd60_0 .net *"_ivl_37", 0 0, L_0000026108a330c0;  1 drivers
v00000261089fea00_0 .net *"_ivl_40", 31 0, L_0000026108a43110;  1 drivers
v00000261089ffe00_0 .net *"_ivl_42", 31 0, L_0000026108a44920;  1 drivers
v00000261089feaa0_0 .net *"_ivl_44", 31 0, L_0000026108a43180;  1 drivers
v00000261089feb40_0 .net *"_ivl_46", 31 0, L_0000026108a43650;  1 drivers
v00000261089fec80_0 .net *"_ivl_48", 31 0, L_0000026108a44ae0;  1 drivers
v00000261089fee60_0 .net *"_ivl_50", 31 0, L_0000026108a44b50;  1 drivers
v00000261089fef00_0 .net *"_ivl_7", 0 0, L_0000026108a31c20;  1 drivers
v00000261089ff720_0 .net *"_ivl_8", 0 0, L_0000026108a44370;  1 drivers
v00000261089fefa0_0 .net "ina", 31 0, v0000026108a03800_0;  alias, 1 drivers
v00000261089ff220_0 .net "inb", 31 0, L_0000026108ac4350;  alias, 1 drivers
v00000261089ff360_0 .net "inc", 31 0, v00000261089f4920_0;  alias, 1 drivers
v00000261089ff5e0_0 .net "ind", 31 0, L_0000026108a335c0;  alias, 1 drivers
v00000261089ff400_0 .net "out", 31 0, L_0000026108a43c70;  alias, 1 drivers
v00000261089ff4a0_0 .net "s0", 31 0, L_0000026108a44140;  1 drivers
v00000261089ff680_0 .net "s1", 31 0, L_0000026108a43e30;  1 drivers
v00000261089ff7c0_0 .net "s2", 31 0, L_0000026108a44530;  1 drivers
v0000026108a03f80_0 .net "s3", 31 0, L_0000026108a44760;  1 drivers
v0000026108a03580_0 .net "sel", 1 0, L_0000026108a387a0;  alias, 1 drivers
L_0000026108a31b80 .part L_0000026108a387a0, 1, 1;
LS_0000026108a32620_0_0 .concat [ 1 1 1 1], L_0000026108a44610, L_0000026108a44610, L_0000026108a44610, L_0000026108a44610;
LS_0000026108a32620_0_4 .concat [ 1 1 1 1], L_0000026108a44610, L_0000026108a44610, L_0000026108a44610, L_0000026108a44610;
LS_0000026108a32620_0_8 .concat [ 1 1 1 1], L_0000026108a44610, L_0000026108a44610, L_0000026108a44610, L_0000026108a44610;
LS_0000026108a32620_0_12 .concat [ 1 1 1 1], L_0000026108a44610, L_0000026108a44610, L_0000026108a44610, L_0000026108a44610;
LS_0000026108a32620_0_16 .concat [ 1 1 1 1], L_0000026108a44610, L_0000026108a44610, L_0000026108a44610, L_0000026108a44610;
LS_0000026108a32620_0_20 .concat [ 1 1 1 1], L_0000026108a44610, L_0000026108a44610, L_0000026108a44610, L_0000026108a44610;
LS_0000026108a32620_0_24 .concat [ 1 1 1 1], L_0000026108a44610, L_0000026108a44610, L_0000026108a44610, L_0000026108a44610;
LS_0000026108a32620_0_28 .concat [ 1 1 1 1], L_0000026108a44610, L_0000026108a44610, L_0000026108a44610, L_0000026108a44610;
LS_0000026108a32620_1_0 .concat [ 4 4 4 4], LS_0000026108a32620_0_0, LS_0000026108a32620_0_4, LS_0000026108a32620_0_8, LS_0000026108a32620_0_12;
LS_0000026108a32620_1_4 .concat [ 4 4 4 4], LS_0000026108a32620_0_16, LS_0000026108a32620_0_20, LS_0000026108a32620_0_24, LS_0000026108a32620_0_28;
L_0000026108a32620 .concat [ 16 16 0 0], LS_0000026108a32620_1_0, LS_0000026108a32620_1_4;
L_0000026108a31c20 .part L_0000026108a387a0, 0, 1;
LS_0000026108a32940_0_0 .concat [ 1 1 1 1], L_0000026108a44370, L_0000026108a44370, L_0000026108a44370, L_0000026108a44370;
LS_0000026108a32940_0_4 .concat [ 1 1 1 1], L_0000026108a44370, L_0000026108a44370, L_0000026108a44370, L_0000026108a44370;
LS_0000026108a32940_0_8 .concat [ 1 1 1 1], L_0000026108a44370, L_0000026108a44370, L_0000026108a44370, L_0000026108a44370;
LS_0000026108a32940_0_12 .concat [ 1 1 1 1], L_0000026108a44370, L_0000026108a44370, L_0000026108a44370, L_0000026108a44370;
LS_0000026108a32940_0_16 .concat [ 1 1 1 1], L_0000026108a44370, L_0000026108a44370, L_0000026108a44370, L_0000026108a44370;
LS_0000026108a32940_0_20 .concat [ 1 1 1 1], L_0000026108a44370, L_0000026108a44370, L_0000026108a44370, L_0000026108a44370;
LS_0000026108a32940_0_24 .concat [ 1 1 1 1], L_0000026108a44370, L_0000026108a44370, L_0000026108a44370, L_0000026108a44370;
LS_0000026108a32940_0_28 .concat [ 1 1 1 1], L_0000026108a44370, L_0000026108a44370, L_0000026108a44370, L_0000026108a44370;
LS_0000026108a32940_1_0 .concat [ 4 4 4 4], LS_0000026108a32940_0_0, LS_0000026108a32940_0_4, LS_0000026108a32940_0_8, LS_0000026108a32940_0_12;
LS_0000026108a32940_1_4 .concat [ 4 4 4 4], LS_0000026108a32940_0_16, LS_0000026108a32940_0_20, LS_0000026108a32940_0_24, LS_0000026108a32940_0_28;
L_0000026108a32940 .concat [ 16 16 0 0], LS_0000026108a32940_1_0, LS_0000026108a32940_1_4;
L_0000026108a33a20 .part L_0000026108a387a0, 1, 1;
LS_0000026108a32f80_0_0 .concat [ 1 1 1 1], L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0;
LS_0000026108a32f80_0_4 .concat [ 1 1 1 1], L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0;
LS_0000026108a32f80_0_8 .concat [ 1 1 1 1], L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0;
LS_0000026108a32f80_0_12 .concat [ 1 1 1 1], L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0;
LS_0000026108a32f80_0_16 .concat [ 1 1 1 1], L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0;
LS_0000026108a32f80_0_20 .concat [ 1 1 1 1], L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0;
LS_0000026108a32f80_0_24 .concat [ 1 1 1 1], L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0;
LS_0000026108a32f80_0_28 .concat [ 1 1 1 1], L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0, L_0000026108a439d0;
LS_0000026108a32f80_1_0 .concat [ 4 4 4 4], LS_0000026108a32f80_0_0, LS_0000026108a32f80_0_4, LS_0000026108a32f80_0_8, LS_0000026108a32f80_0_12;
LS_0000026108a32f80_1_4 .concat [ 4 4 4 4], LS_0000026108a32f80_0_16, LS_0000026108a32f80_0_20, LS_0000026108a32f80_0_24, LS_0000026108a32f80_0_28;
L_0000026108a32f80 .concat [ 16 16 0 0], LS_0000026108a32f80_1_0, LS_0000026108a32f80_1_4;
L_0000026108a328a0 .part L_0000026108a387a0, 0, 1;
LS_0000026108a33200_0_0 .concat [ 1 1 1 1], L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0;
LS_0000026108a33200_0_4 .concat [ 1 1 1 1], L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0;
LS_0000026108a33200_0_8 .concat [ 1 1 1 1], L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0;
LS_0000026108a33200_0_12 .concat [ 1 1 1 1], L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0;
LS_0000026108a33200_0_16 .concat [ 1 1 1 1], L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0;
LS_0000026108a33200_0_20 .concat [ 1 1 1 1], L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0;
LS_0000026108a33200_0_24 .concat [ 1 1 1 1], L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0;
LS_0000026108a33200_0_28 .concat [ 1 1 1 1], L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0, L_0000026108a328a0;
LS_0000026108a33200_1_0 .concat [ 4 4 4 4], LS_0000026108a33200_0_0, LS_0000026108a33200_0_4, LS_0000026108a33200_0_8, LS_0000026108a33200_0_12;
LS_0000026108a33200_1_4 .concat [ 4 4 4 4], LS_0000026108a33200_0_16, LS_0000026108a33200_0_20, LS_0000026108a33200_0_24, LS_0000026108a33200_0_28;
L_0000026108a33200 .concat [ 16 16 0 0], LS_0000026108a33200_1_0, LS_0000026108a33200_1_4;
L_0000026108a32120 .part L_0000026108a387a0, 1, 1;
LS_0000026108a31f40_0_0 .concat [ 1 1 1 1], L_0000026108a32120, L_0000026108a32120, L_0000026108a32120, L_0000026108a32120;
LS_0000026108a31f40_0_4 .concat [ 1 1 1 1], L_0000026108a32120, L_0000026108a32120, L_0000026108a32120, L_0000026108a32120;
LS_0000026108a31f40_0_8 .concat [ 1 1 1 1], L_0000026108a32120, L_0000026108a32120, L_0000026108a32120, L_0000026108a32120;
LS_0000026108a31f40_0_12 .concat [ 1 1 1 1], L_0000026108a32120, L_0000026108a32120, L_0000026108a32120, L_0000026108a32120;
LS_0000026108a31f40_0_16 .concat [ 1 1 1 1], L_0000026108a32120, L_0000026108a32120, L_0000026108a32120, L_0000026108a32120;
LS_0000026108a31f40_0_20 .concat [ 1 1 1 1], L_0000026108a32120, L_0000026108a32120, L_0000026108a32120, L_0000026108a32120;
LS_0000026108a31f40_0_24 .concat [ 1 1 1 1], L_0000026108a32120, L_0000026108a32120, L_0000026108a32120, L_0000026108a32120;
LS_0000026108a31f40_0_28 .concat [ 1 1 1 1], L_0000026108a32120, L_0000026108a32120, L_0000026108a32120, L_0000026108a32120;
LS_0000026108a31f40_1_0 .concat [ 4 4 4 4], LS_0000026108a31f40_0_0, LS_0000026108a31f40_0_4, LS_0000026108a31f40_0_8, LS_0000026108a31f40_0_12;
LS_0000026108a31f40_1_4 .concat [ 4 4 4 4], LS_0000026108a31f40_0_16, LS_0000026108a31f40_0_20, LS_0000026108a31f40_0_24, LS_0000026108a31f40_0_28;
L_0000026108a31f40 .concat [ 16 16 0 0], LS_0000026108a31f40_1_0, LS_0000026108a31f40_1_4;
L_0000026108a31e00 .part L_0000026108a387a0, 0, 1;
LS_0000026108a33c00_0_0 .concat [ 1 1 1 1], L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00;
LS_0000026108a33c00_0_4 .concat [ 1 1 1 1], L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00;
LS_0000026108a33c00_0_8 .concat [ 1 1 1 1], L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00;
LS_0000026108a33c00_0_12 .concat [ 1 1 1 1], L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00;
LS_0000026108a33c00_0_16 .concat [ 1 1 1 1], L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00;
LS_0000026108a33c00_0_20 .concat [ 1 1 1 1], L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00;
LS_0000026108a33c00_0_24 .concat [ 1 1 1 1], L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00;
LS_0000026108a33c00_0_28 .concat [ 1 1 1 1], L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00, L_0000026108a44a00;
LS_0000026108a33c00_1_0 .concat [ 4 4 4 4], LS_0000026108a33c00_0_0, LS_0000026108a33c00_0_4, LS_0000026108a33c00_0_8, LS_0000026108a33c00_0_12;
LS_0000026108a33c00_1_4 .concat [ 4 4 4 4], LS_0000026108a33c00_0_16, LS_0000026108a33c00_0_20, LS_0000026108a33c00_0_24, LS_0000026108a33c00_0_28;
L_0000026108a33c00 .concat [ 16 16 0 0], LS_0000026108a33c00_1_0, LS_0000026108a33c00_1_4;
L_0000026108a33ca0 .part L_0000026108a387a0, 1, 1;
LS_0000026108a332a0_0_0 .concat [ 1 1 1 1], L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0;
LS_0000026108a332a0_0_4 .concat [ 1 1 1 1], L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0;
LS_0000026108a332a0_0_8 .concat [ 1 1 1 1], L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0;
LS_0000026108a332a0_0_12 .concat [ 1 1 1 1], L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0;
LS_0000026108a332a0_0_16 .concat [ 1 1 1 1], L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0;
LS_0000026108a332a0_0_20 .concat [ 1 1 1 1], L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0;
LS_0000026108a332a0_0_24 .concat [ 1 1 1 1], L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0;
LS_0000026108a332a0_0_28 .concat [ 1 1 1 1], L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0, L_0000026108a33ca0;
LS_0000026108a332a0_1_0 .concat [ 4 4 4 4], LS_0000026108a332a0_0_0, LS_0000026108a332a0_0_4, LS_0000026108a332a0_0_8, LS_0000026108a332a0_0_12;
LS_0000026108a332a0_1_4 .concat [ 4 4 4 4], LS_0000026108a332a0_0_16, LS_0000026108a332a0_0_20, LS_0000026108a332a0_0_24, LS_0000026108a332a0_0_28;
L_0000026108a332a0 .concat [ 16 16 0 0], LS_0000026108a332a0_1_0, LS_0000026108a332a0_1_4;
L_0000026108a330c0 .part L_0000026108a387a0, 0, 1;
LS_0000026108a33480_0_0 .concat [ 1 1 1 1], L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0;
LS_0000026108a33480_0_4 .concat [ 1 1 1 1], L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0;
LS_0000026108a33480_0_8 .concat [ 1 1 1 1], L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0;
LS_0000026108a33480_0_12 .concat [ 1 1 1 1], L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0;
LS_0000026108a33480_0_16 .concat [ 1 1 1 1], L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0;
LS_0000026108a33480_0_20 .concat [ 1 1 1 1], L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0;
LS_0000026108a33480_0_24 .concat [ 1 1 1 1], L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0;
LS_0000026108a33480_0_28 .concat [ 1 1 1 1], L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0, L_0000026108a330c0;
LS_0000026108a33480_1_0 .concat [ 4 4 4 4], LS_0000026108a33480_0_0, LS_0000026108a33480_0_4, LS_0000026108a33480_0_8, LS_0000026108a33480_0_12;
LS_0000026108a33480_1_4 .concat [ 4 4 4 4], LS_0000026108a33480_0_16, LS_0000026108a33480_0_20, LS_0000026108a33480_0_24, LS_0000026108a33480_0_28;
L_0000026108a33480 .concat [ 16 16 0 0], LS_0000026108a33480_1_0, LS_0000026108a33480_1_4;
S_00000261089fbbe0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000261089fb0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026108a44140 .functor AND 32, L_0000026108a32620, L_0000026108a32940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000261089fe3c0_0 .net "in1", 31 0, L_0000026108a32620;  1 drivers
v00000261089ffb80_0 .net "in2", 31 0, L_0000026108a32940;  1 drivers
v00000261089febe0_0 .net "out", 31 0, L_0000026108a44140;  alias, 1 drivers
S_00000261089fb280 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000261089fb0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026108a43e30 .functor AND 32, L_0000026108a32f80, L_0000026108a33200, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000261089ff2c0_0 .net "in1", 31 0, L_0000026108a32f80;  1 drivers
v00000261089ff900_0 .net "in2", 31 0, L_0000026108a33200;  1 drivers
v00000261089ff040_0 .net "out", 31 0, L_0000026108a43e30;  alias, 1 drivers
S_00000261089fb410 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000261089fb0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026108a44530 .functor AND 32, L_0000026108a31f40, L_0000026108a33c00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000261089ff9a0_0 .net "in1", 31 0, L_0000026108a31f40;  1 drivers
v00000261089fedc0_0 .net "in2", 31 0, L_0000026108a33c00;  1 drivers
v00000261089ffae0_0 .net "out", 31 0, L_0000026108a44530;  alias, 1 drivers
S_0000026108a01a10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000261089fb0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026108a44760 .functor AND 32, L_0000026108a332a0, L_0000026108a33480, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000261089ff540_0 .net "in1", 31 0, L_0000026108a332a0;  1 drivers
v00000261089ffc20_0 .net "in2", 31 0, L_0000026108a33480;  1 drivers
v00000261089ff0e0_0 .net "out", 31 0, L_0000026108a44760;  alias, 1 drivers
S_0000026108a008e0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000026108a05f50 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026108a05f88 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026108a05fc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026108a05ff8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026108a06030 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026108a06068 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026108a060a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026108a060d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026108a06110 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026108a06148 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026108a06180 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026108a061b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026108a061f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026108a06228 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026108a06260 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026108a06298 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026108a062d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026108a06308 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026108a06340 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026108a06378 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026108a063b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026108a063e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026108a06420 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026108a06458 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026108a06490 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026108a039e0_0 .var "EX1_PC", 31 0;
v0000026108a02860_0 .var "EX1_PFC", 31 0;
v0000026108a03440_0 .var "EX1_forward_to_B", 31 0;
v0000026108a04700_0 .var "EX1_is_beq", 0 0;
v0000026108a034e0_0 .var "EX1_is_bne", 0 0;
v0000026108a036c0_0 .var "EX1_is_jal", 0 0;
v0000026108a03300_0 .var "EX1_is_jr", 0 0;
v0000026108a03ee0_0 .var "EX1_is_oper2_immed", 0 0;
v0000026108a031c0_0 .var "EX1_memread", 0 0;
v0000026108a02d60_0 .var "EX1_memwrite", 0 0;
v0000026108a04160_0 .var "EX1_opcode", 11 0;
v0000026108a03760_0 .var "EX1_predicted", 0 0;
v0000026108a02360_0 .var "EX1_rd_ind", 4 0;
v0000026108a03120_0 .var "EX1_rd_indzero", 0 0;
v0000026108a02e00_0 .var "EX1_regwrite", 0 0;
v0000026108a03bc0_0 .var "EX1_rs1", 31 0;
v0000026108a04020_0 .var "EX1_rs1_ind", 4 0;
v0000026108a03800_0 .var "EX1_rs2", 31 0;
v0000026108a03e40_0 .var "EX1_rs2_ind", 4 0;
v0000026108a040c0_0 .net "FLUSH", 0 0, v0000026108a097b0_0;  alias, 1 drivers
v0000026108a042a0_0 .net "ID_PC", 31 0, v0000026108a077d0_0;  alias, 1 drivers
v0000026108a029a0_0 .net "ID_PFC_to_EX", 31 0, L_0000026108a36ea0;  alias, 1 drivers
v0000026108a03a80_0 .net "ID_forward_to_B", 31 0, L_0000026108a37ee0;  alias, 1 drivers
v0000026108a038a0_0 .net "ID_is_beq", 0 0, L_0000026108a38020;  alias, 1 drivers
v0000026108a03940_0 .net "ID_is_bne", 0 0, L_0000026108a380c0;  alias, 1 drivers
v0000026108a02a40_0 .net "ID_is_jal", 0 0, L_0000026108a39100;  alias, 1 drivers
v0000026108a04340_0 .net "ID_is_jr", 0 0, L_0000026108a385c0;  alias, 1 drivers
v0000026108a043e0_0 .net "ID_is_oper2_immed", 0 0, L_0000026108a3aad0;  alias, 1 drivers
v0000026108a04480_0 .net "ID_memread", 0 0, L_0000026108a39600;  alias, 1 drivers
v0000026108a02ea0_0 .net "ID_memwrite", 0 0, L_0000026108a391a0;  alias, 1 drivers
v0000026108a02fe0_0 .net "ID_opcode", 11 0, v0000026108a1bc00_0;  alias, 1 drivers
v0000026108a04520_0 .net "ID_predicted", 0 0, v0000026108a0b3d0_0;  alias, 1 drivers
v0000026108a02540_0 .net "ID_rd_ind", 4 0, v0000026108a1cb00_0;  alias, 1 drivers
v0000026108a03080_0 .net "ID_rd_indzero", 0 0, L_0000026108a39560;  1 drivers
v0000026108a04660_0 .net "ID_regwrite", 0 0, L_0000026108a39240;  alias, 1 drivers
v0000026108a02040_0 .net "ID_rs1", 31 0, v0000026108a0e5d0_0;  alias, 1 drivers
v0000026108a02220_0 .net "ID_rs1_ind", 4 0, v0000026108a1cec0_0;  alias, 1 drivers
v0000026108a022c0_0 .net "ID_rs2", 31 0, v0000026108a0e530_0;  alias, 1 drivers
v0000026108a024a0_0 .net "ID_rs2_ind", 4 0, v0000026108a1d1e0_0;  alias, 1 drivers
v0000026108a025e0_0 .net "clk", 0 0, L_0000026108a3b010;  1 drivers
v0000026108a02680_0 .net "rst", 0 0, v0000026108a34ec0_0;  alias, 1 drivers
E_000002610897bc90 .event posedge, v00000261089f3340_0, v0000026108a025e0_0;
S_0000026108a01ba0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000026108a064d0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026108a06508 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026108a06540 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026108a06578 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026108a065b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026108a065e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026108a06620 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026108a06658 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026108a06690 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026108a066c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026108a06700 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026108a06738 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026108a06770 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026108a067a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026108a067e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026108a06818 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026108a06850 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026108a06888 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026108a068c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026108a068f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026108a06930 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026108a06968 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026108a069a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026108a069d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026108a06a10 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026108a02720_0 .net "EX1_ALU_OPER1", 31 0, L_0000026108a3b550;  alias, 1 drivers
v0000026108a02b80_0 .net "EX1_ALU_OPER2", 31 0, L_0000026108a43b90;  alias, 1 drivers
v0000026108a027c0_0 .net "EX1_PC", 31 0, v0000026108a039e0_0;  alias, 1 drivers
v0000026108a02c20_0 .net "EX1_PFC_to_IF", 31 0, L_0000026108a31fe0;  alias, 1 drivers
v0000026108a02f40_0 .net "EX1_forward_to_B", 31 0, v0000026108a03440_0;  alias, 1 drivers
v0000026108a05920_0 .net "EX1_is_beq", 0 0, v0000026108a04700_0;  alias, 1 drivers
v0000026108a051a0_0 .net "EX1_is_bne", 0 0, v0000026108a034e0_0;  alias, 1 drivers
v0000026108a04840_0 .net "EX1_is_jal", 0 0, v0000026108a036c0_0;  alias, 1 drivers
v0000026108a05740_0 .net "EX1_is_jr", 0 0, v0000026108a03300_0;  alias, 1 drivers
v0000026108a04d40_0 .net "EX1_is_oper2_immed", 0 0, v0000026108a03ee0_0;  alias, 1 drivers
v0000026108a04a20_0 .net "EX1_memread", 0 0, v0000026108a031c0_0;  alias, 1 drivers
v0000026108a05560_0 .net "EX1_memwrite", 0 0, v0000026108a02d60_0;  alias, 1 drivers
v0000026108a05240_0 .net "EX1_opcode", 11 0, v0000026108a04160_0;  alias, 1 drivers
v0000026108a05100_0 .net "EX1_predicted", 0 0, v0000026108a03760_0;  alias, 1 drivers
v0000026108a04ca0_0 .net "EX1_rd_ind", 4 0, v0000026108a02360_0;  alias, 1 drivers
v0000026108a05880_0 .net "EX1_rd_indzero", 0 0, v0000026108a03120_0;  alias, 1 drivers
v0000026108a059c0_0 .net "EX1_regwrite", 0 0, v0000026108a02e00_0;  alias, 1 drivers
v0000026108a048e0_0 .net "EX1_rs1", 31 0, v0000026108a03bc0_0;  alias, 1 drivers
v0000026108a052e0_0 .net "EX1_rs1_ind", 4 0, v0000026108a04020_0;  alias, 1 drivers
v0000026108a05a60_0 .net "EX1_rs2_ind", 4 0, v0000026108a03e40_0;  alias, 1 drivers
v0000026108a05c40_0 .net "EX1_rs2_out", 31 0, L_0000026108a43c70;  alias, 1 drivers
v0000026108a04ac0_0 .var "EX2_ALU_OPER1", 31 0;
v0000026108a04c00_0 .var "EX2_ALU_OPER2", 31 0;
v0000026108a05380_0 .var "EX2_PC", 31 0;
v0000026108a047a0_0 .var "EX2_PFC_to_IF", 31 0;
v0000026108a05b00_0 .var "EX2_forward_to_B", 31 0;
v0000026108a05ba0_0 .var "EX2_is_beq", 0 0;
v0000026108a04980_0 .var "EX2_is_bne", 0 0;
v0000026108a05ce0_0 .var "EX2_is_jal", 0 0;
v0000026108a04b60_0 .var "EX2_is_jr", 0 0;
v0000026108a05420_0 .var "EX2_is_oper2_immed", 0 0;
v0000026108a04de0_0 .var "EX2_memread", 0 0;
v0000026108a04e80_0 .var "EX2_memwrite", 0 0;
v0000026108a04f20_0 .var "EX2_opcode", 11 0;
v0000026108a054c0_0 .var "EX2_predicted", 0 0;
v0000026108a04fc0_0 .var "EX2_rd_ind", 4 0;
v0000026108a05060_0 .var "EX2_rd_indzero", 0 0;
v0000026108a057e0_0 .var "EX2_regwrite", 0 0;
v0000026108a05600_0 .var "EX2_rs1", 31 0;
v0000026108a056a0_0 .var "EX2_rs1_ind", 4 0;
v0000026108a05d80_0 .var "EX2_rs2_ind", 4 0;
v0000026108a05e20_0 .var "EX2_rs2_out", 31 0;
v0000026108a0b290_0 .net "FLUSH", 0 0, v0000026108a098f0_0;  alias, 1 drivers
v0000026108a0ae30_0 .net "clk", 0 0, L_0000026108a443e0;  1 drivers
v0000026108a0aed0_0 .net "rst", 0 0, v0000026108a34ec0_0;  alias, 1 drivers
E_000002610897c850 .event posedge, v00000261089f3340_0, v0000026108a0ae30_0;
S_0000026108a01d30 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000026108a0ea60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026108a0ea98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026108a0ead0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026108a0eb08 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026108a0eb40 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026108a0eb78 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026108a0ebb0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026108a0ebe8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026108a0ec20 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026108a0ec58 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026108a0ec90 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026108a0ecc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026108a0ed00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026108a0ed38 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026108a0ed70 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026108a0eda8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026108a0ede0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026108a0ee18 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026108a0ee50 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026108a0ee88 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026108a0eec0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026108a0eef8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026108a0ef30 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026108a0ef68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026108a0efa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026108a3a9f0 .functor OR 1, L_0000026108a38020, L_0000026108a380c0, C4<0>, C4<0>;
L_0000026108a3ade0 .functor AND 1, L_0000026108a3a9f0, L_0000026108a3a600, C4<1>, C4<1>;
L_0000026108a3a590 .functor OR 1, L_0000026108a38020, L_0000026108a380c0, C4<0>, C4<0>;
L_0000026108a3af30 .functor AND 1, L_0000026108a3a590, L_0000026108a3a600, C4<1>, C4<1>;
L_0000026108a3abb0 .functor OR 1, L_0000026108a38020, L_0000026108a380c0, C4<0>, C4<0>;
L_0000026108a3b0f0 .functor AND 1, L_0000026108a3abb0, v0000026108a0b3d0_0, C4<1>, C4<1>;
v0000026108a06ab0_0 .net "EX1_memread", 0 0, v0000026108a031c0_0;  alias, 1 drivers
v0000026108a084f0_0 .net "EX1_opcode", 11 0, v0000026108a04160_0;  alias, 1 drivers
v0000026108a07050_0 .net "EX1_rd_ind", 4 0, v0000026108a02360_0;  alias, 1 drivers
v0000026108a070f0_0 .net "EX1_rd_indzero", 0 0, v0000026108a03120_0;  alias, 1 drivers
v0000026108a07af0_0 .net "EX2_memread", 0 0, v0000026108a04de0_0;  alias, 1 drivers
v0000026108a08ef0_0 .net "EX2_opcode", 11 0, v0000026108a04f20_0;  alias, 1 drivers
v0000026108a07410_0 .net "EX2_rd_ind", 4 0, v0000026108a04fc0_0;  alias, 1 drivers
v0000026108a07f50_0 .net "EX2_rd_indzero", 0 0, v0000026108a05060_0;  alias, 1 drivers
v0000026108a07b90_0 .net "ID_EX1_flush", 0 0, v0000026108a097b0_0;  alias, 1 drivers
v0000026108a08f90_0 .net "ID_EX2_flush", 0 0, v0000026108a098f0_0;  alias, 1 drivers
v0000026108a072d0_0 .net "ID_is_beq", 0 0, L_0000026108a38020;  alias, 1 drivers
v0000026108a08590_0 .net "ID_is_bne", 0 0, L_0000026108a380c0;  alias, 1 drivers
v0000026108a090d0_0 .net "ID_is_j", 0 0, L_0000026108a39380;  alias, 1 drivers
v0000026108a07190_0 .net "ID_is_jal", 0 0, L_0000026108a39100;  alias, 1 drivers
v0000026108a07c30_0 .net "ID_is_jr", 0 0, L_0000026108a385c0;  alias, 1 drivers
v0000026108a089f0_0 .net "ID_opcode", 11 0, v0000026108a1bc00_0;  alias, 1 drivers
v0000026108a08270_0 .net "ID_rs1_ind", 4 0, v0000026108a1cec0_0;  alias, 1 drivers
v0000026108a07910_0 .net "ID_rs2_ind", 4 0, v0000026108a1d1e0_0;  alias, 1 drivers
v0000026108a08a90_0 .net "IF_ID_flush", 0 0, v0000026108a0d1d0_0;  alias, 1 drivers
v0000026108a06b50_0 .net "IF_ID_write", 0 0, v0000026108a0dc70_0;  alias, 1 drivers
v0000026108a08090_0 .net "PC_src", 2 0, L_0000026108a371c0;  alias, 1 drivers
v0000026108a08630_0 .net "PFC_to_EX", 31 0, L_0000026108a36ea0;  alias, 1 drivers
v0000026108a086d0_0 .net "PFC_to_IF", 31 0, L_0000026108a378a0;  alias, 1 drivers
v0000026108a06c90_0 .net "WB_rd_ind", 4 0, v0000026108a1f1c0_0;  alias, 1 drivers
v0000026108a08770_0 .net "Wrong_prediction", 0 0, L_0000026108a44df0;  alias, 1 drivers
v0000026108a07370_0 .net *"_ivl_11", 0 0, L_0000026108a3af30;  1 drivers
v0000026108a081d0_0 .net *"_ivl_13", 9 0, L_0000026108a382a0;  1 drivers
v0000026108a08810_0 .net *"_ivl_15", 9 0, L_0000026108a38660;  1 drivers
v0000026108a06f10_0 .net *"_ivl_16", 9 0, L_0000026108a36720;  1 drivers
v0000026108a09030_0 .net *"_ivl_19", 9 0, L_0000026108a376c0;  1 drivers
v0000026108a06bf0_0 .net *"_ivl_20", 9 0, L_0000026108a37760;  1 drivers
v0000026108a07cd0_0 .net *"_ivl_25", 0 0, L_0000026108a3abb0;  1 drivers
v0000026108a07ff0_0 .net *"_ivl_27", 0 0, L_0000026108a3b0f0;  1 drivers
v0000026108a08e50_0 .net *"_ivl_29", 9 0, L_0000026108a36cc0;  1 drivers
v0000026108a08c70_0 .net *"_ivl_3", 0 0, L_0000026108a3a9f0;  1 drivers
L_0000026108a501f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000026108a07870_0 .net/2u *"_ivl_30", 9 0, L_0000026108a501f0;  1 drivers
v0000026108a079b0_0 .net *"_ivl_32", 9 0, L_0000026108a38ca0;  1 drivers
v0000026108a07d70_0 .net *"_ivl_35", 9 0, L_0000026108a38d40;  1 drivers
v0000026108a08bd0_0 .net *"_ivl_37", 9 0, L_0000026108a38700;  1 drivers
v0000026108a08d10_0 .net *"_ivl_38", 9 0, L_0000026108a38480;  1 drivers
v0000026108a08450_0 .net *"_ivl_40", 9 0, L_0000026108a37800;  1 drivers
L_0000026108a50238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026108a088b0_0 .net/2s *"_ivl_45", 21 0, L_0000026108a50238;  1 drivers
L_0000026108a50280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026108a08950_0 .net/2s *"_ivl_50", 21 0, L_0000026108a50280;  1 drivers
v0000026108a07730_0 .net *"_ivl_9", 0 0, L_0000026108a3a590;  1 drivers
v0000026108a06d30_0 .net "clk", 0 0, L_0000026108971520;  alias, 1 drivers
v0000026108a08b30_0 .net "forward_to_B", 31 0, L_0000026108a37ee0;  alias, 1 drivers
v0000026108a09170_0 .net "imm", 31 0, v0000026108a0ca50_0;  1 drivers
v0000026108a08db0_0 .net "inst", 31 0, v0000026108a07690_0;  alias, 1 drivers
v0000026108a07230_0 .net "is_branch_and_taken", 0 0, L_0000026108a3ade0;  alias, 1 drivers
v0000026108a09210_0 .net "is_oper2_immed", 0 0, L_0000026108a3aad0;  alias, 1 drivers
v0000026108a07a50_0 .net "mem_read", 0 0, L_0000026108a39600;  alias, 1 drivers
v0000026108a06dd0_0 .net "mem_write", 0 0, L_0000026108a391a0;  alias, 1 drivers
v0000026108a08310_0 .net "pc", 31 0, v0000026108a077d0_0;  alias, 1 drivers
v0000026108a07e10_0 .net "pc_write", 0 0, v0000026108a0df90_0;  alias, 1 drivers
v0000026108a07eb0_0 .net "predicted", 0 0, L_0000026108a3a600;  1 drivers
v0000026108a06e70_0 .net "predicted_to_EX", 0 0, v0000026108a0b3d0_0;  alias, 1 drivers
v0000026108a06fb0_0 .net "reg_write", 0 0, L_0000026108a39240;  alias, 1 drivers
v0000026108a074b0_0 .net "reg_write_from_wb", 0 0, v0000026108a1e5e0_0;  alias, 1 drivers
v0000026108a07550_0 .net "rs1", 31 0, v0000026108a0e5d0_0;  alias, 1 drivers
v0000026108a075f0_0 .net "rs2", 31 0, v0000026108a0e530_0;  alias, 1 drivers
v0000026108a08130_0 .net "rst", 0 0, v0000026108a34ec0_0;  alias, 1 drivers
v0000026108a083b0_0 .net "wr_reg_data", 31 0, L_0000026108ac4350;  alias, 1 drivers
L_0000026108a37ee0 .functor MUXZ 32, v0000026108a0e530_0, v0000026108a0ca50_0, L_0000026108a3aad0, C4<>;
L_0000026108a382a0 .part v0000026108a077d0_0, 0, 10;
L_0000026108a38660 .part v0000026108a07690_0, 0, 10;
L_0000026108a36720 .arith/sum 10, L_0000026108a382a0, L_0000026108a38660;
L_0000026108a376c0 .part v0000026108a07690_0, 0, 10;
L_0000026108a37760 .functor MUXZ 10, L_0000026108a376c0, L_0000026108a36720, L_0000026108a3af30, C4<>;
L_0000026108a36cc0 .part v0000026108a077d0_0, 0, 10;
L_0000026108a38ca0 .arith/sum 10, L_0000026108a36cc0, L_0000026108a501f0;
L_0000026108a38d40 .part v0000026108a077d0_0, 0, 10;
L_0000026108a38700 .part v0000026108a07690_0, 0, 10;
L_0000026108a38480 .arith/sum 10, L_0000026108a38d40, L_0000026108a38700;
L_0000026108a37800 .functor MUXZ 10, L_0000026108a38480, L_0000026108a38ca0, L_0000026108a3b0f0, C4<>;
L_0000026108a378a0 .concat8 [ 10 22 0 0], L_0000026108a37760, L_0000026108a50238;
L_0000026108a36ea0 .concat8 [ 10 22 0 0], L_0000026108a37800, L_0000026108a50280;
S_0000026108a00a70 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000026108a01d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000026108a0efe0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026108a0f018 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026108a0f050 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026108a0f088 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026108a0f0c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026108a0f0f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026108a0f130 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026108a0f168 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026108a0f1a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026108a0f1d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026108a0f210 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026108a0f248 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026108a0f280 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026108a0f2b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026108a0f2f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026108a0f328 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026108a0f360 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026108a0f398 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026108a0f3d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026108a0f408 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026108a0f440 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026108a0f478 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026108a0f4b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026108a0f4e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026108a0f520 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026108a3b240 .functor OR 1, L_0000026108a3a600, L_0000026108a36a40, C4<0>, C4<0>;
L_0000026108a3a670 .functor OR 1, L_0000026108a3b240, L_0000026108a36c20, C4<0>, C4<0>;
v0000026108a095d0_0 .net "EX1_opcode", 11 0, v0000026108a04160_0;  alias, 1 drivers
v0000026108a09d50_0 .net "EX2_opcode", 11 0, v0000026108a04f20_0;  alias, 1 drivers
v0000026108a0ab10_0 .net "ID_opcode", 11 0, v0000026108a1bc00_0;  alias, 1 drivers
v0000026108a0ac50_0 .net "PC_src", 2 0, L_0000026108a371c0;  alias, 1 drivers
v0000026108a092b0_0 .net "Wrong_prediction", 0 0, L_0000026108a44df0;  alias, 1 drivers
L_0000026108a503e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000026108a0b470_0 .net/2u *"_ivl_0", 2 0, L_0000026108a503e8;  1 drivers
v0000026108a0b510_0 .net *"_ivl_10", 0 0, L_0000026108a36e00;  1 drivers
L_0000026108a50508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000026108a0acf0_0 .net/2u *"_ivl_12", 2 0, L_0000026108a50508;  1 drivers
L_0000026108a50550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0a430_0 .net/2u *"_ivl_14", 11 0, L_0000026108a50550;  1 drivers
v0000026108a09530_0 .net *"_ivl_16", 0 0, L_0000026108a36a40;  1 drivers
v0000026108a093f0_0 .net *"_ivl_19", 0 0, L_0000026108a3b240;  1 drivers
L_0000026108a50430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0a7f0_0 .net/2u *"_ivl_2", 11 0, L_0000026108a50430;  1 drivers
L_0000026108a50598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0a1b0_0 .net/2u *"_ivl_20", 11 0, L_0000026108a50598;  1 drivers
v0000026108a0a890_0 .net *"_ivl_22", 0 0, L_0000026108a36c20;  1 drivers
v0000026108a09490_0 .net *"_ivl_25", 0 0, L_0000026108a3a670;  1 drivers
L_0000026108a505e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000026108a0a250_0 .net/2u *"_ivl_26", 2 0, L_0000026108a505e0;  1 drivers
L_0000026108a50628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000026108a0a9d0_0 .net/2u *"_ivl_28", 2 0, L_0000026108a50628;  1 drivers
v0000026108a0b6f0_0 .net *"_ivl_30", 2 0, L_0000026108a37120;  1 drivers
v0000026108a0a4d0_0 .net *"_ivl_32", 2 0, L_0000026108a379e0;  1 drivers
v0000026108a0a570_0 .net *"_ivl_34", 2 0, L_0000026108a37b20;  1 drivers
v0000026108a0b650_0 .net *"_ivl_4", 0 0, L_0000026108a36900;  1 drivers
L_0000026108a50478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000026108a09df0_0 .net/2u *"_ivl_6", 2 0, L_0000026108a50478;  1 drivers
L_0000026108a504c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026108a09850_0 .net/2u *"_ivl_8", 11 0, L_0000026108a504c0;  1 drivers
v0000026108a0ad90_0 .net "clk", 0 0, L_0000026108971520;  alias, 1 drivers
v0000026108a09e90_0 .net "predicted", 0 0, L_0000026108a3a600;  alias, 1 drivers
v0000026108a09b70_0 .net "predicted_to_EX", 0 0, v0000026108a0b3d0_0;  alias, 1 drivers
v0000026108a0b830_0 .net "rst", 0 0, v0000026108a34ec0_0;  alias, 1 drivers
v0000026108a09f30_0 .net "state", 1 0, v0000026108a09cb0_0;  1 drivers
L_0000026108a36900 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50430;
L_0000026108a36e00 .cmp/eq 12, v0000026108a04160_0, L_0000026108a504c0;
L_0000026108a36a40 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50550;
L_0000026108a36c20 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50598;
L_0000026108a37120 .functor MUXZ 3, L_0000026108a50628, L_0000026108a505e0, L_0000026108a3a670, C4<>;
L_0000026108a379e0 .functor MUXZ 3, L_0000026108a37120, L_0000026108a50508, L_0000026108a36e00, C4<>;
L_0000026108a37b20 .functor MUXZ 3, L_0000026108a379e0, L_0000026108a50478, L_0000026108a36900, C4<>;
L_0000026108a371c0 .functor MUXZ 3, L_0000026108a37b20, L_0000026108a503e8, L_0000026108a44df0, C4<>;
S_0000026108a010b0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000026108a00a70;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000026108a0f560 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026108a0f598 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026108a0f5d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026108a0f608 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026108a0f640 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026108a0f678 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026108a0f6b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026108a0f6e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026108a0f720 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026108a0f758 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026108a0f790 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026108a0f7c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026108a0f800 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026108a0f838 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026108a0f870 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026108a0f8a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026108a0f8e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026108a0f918 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026108a0f950 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026108a0f988 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026108a0f9c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026108a0f9f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026108a0fa30 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026108a0fa68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026108a0faa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026108a39f00 .functor OR 1, L_0000026108a369a0, L_0000026108a38de0, C4<0>, C4<0>;
L_0000026108a3a7c0 .functor OR 1, L_0000026108a37940, L_0000026108a38e80, C4<0>, C4<0>;
L_0000026108a3a0c0 .functor AND 1, L_0000026108a39f00, L_0000026108a3a7c0, C4<1>, C4<1>;
L_0000026108a3aa60 .functor NOT 1, L_0000026108a3a0c0, C4<0>, C4<0>, C4<0>;
L_0000026108a39aa0 .functor OR 1, v0000026108a34ec0_0, L_0000026108a3aa60, C4<0>, C4<0>;
L_0000026108a3a600 .functor NOT 1, L_0000026108a39aa0, C4<0>, C4<0>, C4<0>;
v0000026108a09ad0_0 .net "EX_opcode", 11 0, v0000026108a04f20_0;  alias, 1 drivers
v0000026108a0a930_0 .net "ID_opcode", 11 0, v0000026108a1bc00_0;  alias, 1 drivers
v0000026108a0b010_0 .net "Wrong_prediction", 0 0, L_0000026108a44df0;  alias, 1 drivers
L_0000026108a502c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0b0b0_0 .net/2u *"_ivl_0", 11 0, L_0000026108a502c8;  1 drivers
L_0000026108a50358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000026108a0a2f0_0 .net/2u *"_ivl_10", 1 0, L_0000026108a50358;  1 drivers
v0000026108a09c10_0 .net *"_ivl_12", 0 0, L_0000026108a37940;  1 drivers
L_0000026108a503a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000026108a0a750_0 .net/2u *"_ivl_14", 1 0, L_0000026108a503a0;  1 drivers
v0000026108a0b5b0_0 .net *"_ivl_16", 0 0, L_0000026108a38e80;  1 drivers
v0000026108a0b790_0 .net *"_ivl_19", 0 0, L_0000026108a3a7c0;  1 drivers
v0000026108a0abb0_0 .net *"_ivl_2", 0 0, L_0000026108a369a0;  1 drivers
v0000026108a0aa70_0 .net *"_ivl_21", 0 0, L_0000026108a3a0c0;  1 drivers
v0000026108a0b970_0 .net *"_ivl_22", 0 0, L_0000026108a3aa60;  1 drivers
v0000026108a0a390_0 .net *"_ivl_25", 0 0, L_0000026108a39aa0;  1 drivers
L_0000026108a50310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0b1f0_0 .net/2u *"_ivl_4", 11 0, L_0000026108a50310;  1 drivers
v0000026108a0a6b0_0 .net *"_ivl_6", 0 0, L_0000026108a38de0;  1 drivers
v0000026108a0a110_0 .net *"_ivl_9", 0 0, L_0000026108a39f00;  1 drivers
v0000026108a0b330_0 .net "clk", 0 0, L_0000026108971520;  alias, 1 drivers
v0000026108a09350_0 .net "predicted", 0 0, L_0000026108a3a600;  alias, 1 drivers
v0000026108a0b3d0_0 .var "predicted_to_EX", 0 0;
v0000026108a0af70_0 .net "rst", 0 0, v0000026108a34ec0_0;  alias, 1 drivers
v0000026108a09cb0_0 .var "state", 1 0;
E_000002610897cbd0 .event posedge, v0000026108a0b330_0, v00000261089f3340_0;
L_0000026108a369a0 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a502c8;
L_0000026108a38de0 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50310;
L_0000026108a37940 .cmp/eq 2, v0000026108a09cb0_0, L_0000026108a50358;
L_0000026108a38e80 .cmp/eq 2, v0000026108a09cb0_0, L_0000026108a503a0;
S_0000026108a00c00 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000026108a01d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000026108a19b00 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026108a19b38 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026108a19b70 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026108a19ba8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026108a19be0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026108a19c18 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026108a19c50 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026108a19c88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026108a19cc0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026108a19cf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026108a19d30 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026108a19d68 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026108a19da0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026108a19dd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026108a19e10 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026108a19e48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026108a19e80 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026108a19eb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026108a19ef0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026108a19f28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026108a19f60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026108a19f98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026108a19fd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026108a1a008 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026108a1a040 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026108a09670_0 .net "EX1_memread", 0 0, v0000026108a031c0_0;  alias, 1 drivers
v0000026108a09fd0_0 .net "EX1_rd_ind", 4 0, v0000026108a02360_0;  alias, 1 drivers
v0000026108a0a610_0 .net "EX1_rd_indzero", 0 0, v0000026108a03120_0;  alias, 1 drivers
v0000026108a0b150_0 .net "EX2_memread", 0 0, v0000026108a04de0_0;  alias, 1 drivers
v0000026108a09710_0 .net "EX2_rd_ind", 4 0, v0000026108a04fc0_0;  alias, 1 drivers
v0000026108a0b8d0_0 .net "EX2_rd_indzero", 0 0, v0000026108a05060_0;  alias, 1 drivers
v0000026108a097b0_0 .var "ID_EX1_flush", 0 0;
v0000026108a098f0_0 .var "ID_EX2_flush", 0 0;
v0000026108a09990_0 .net "ID_opcode", 11 0, v0000026108a1bc00_0;  alias, 1 drivers
v0000026108a09a30_0 .net "ID_rs1_ind", 4 0, v0000026108a1cec0_0;  alias, 1 drivers
v0000026108a0a070_0 .net "ID_rs2_ind", 4 0, v0000026108a1d1e0_0;  alias, 1 drivers
v0000026108a0dc70_0 .var "IF_ID_Write", 0 0;
v0000026108a0d1d0_0 .var "IF_ID_flush", 0 0;
v0000026108a0df90_0 .var "PC_Write", 0 0;
v0000026108a0c2d0_0 .net "Wrong_prediction", 0 0, L_0000026108a44df0;  alias, 1 drivers
E_000002610897d010/0 .event anyedge, v00000261089f6d10_0, v0000026108a031c0_0, v0000026108a03120_0, v0000026108a02220_0;
E_000002610897d010/1 .event anyedge, v0000026108a02360_0, v0000026108a024a0_0, v0000026108919400_0, v0000026108a05060_0;
E_000002610897d010/2 .event anyedge, v00000261089f26c0_0, v0000026108a02fe0_0;
E_000002610897d010 .event/or E_000002610897d010/0, E_000002610897d010/1, E_000002610897d010/2;
S_00000261089fff80 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000026108a01d30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000026108a1a080 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026108a1a0b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026108a1a0f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026108a1a128 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026108a1a160 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026108a1a198 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026108a1a1d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026108a1a208 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026108a1a240 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026108a1a278 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026108a1a2b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026108a1a2e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026108a1a320 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026108a1a358 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026108a1a390 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026108a1a3c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026108a1a400 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026108a1a438 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026108a1a470 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026108a1a4a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026108a1a4e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026108a1a518 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026108a1a550 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026108a1a588 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026108a1a5c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026108a3a6e0 .functor OR 1, L_0000026108a37260, L_0000026108a37300, C4<0>, C4<0>;
L_0000026108a3a750 .functor OR 1, L_0000026108a3a6e0, L_0000026108a373a0, C4<0>, C4<0>;
L_0000026108a3b1d0 .functor OR 1, L_0000026108a3a750, L_0000026108a37bc0, C4<0>, C4<0>;
L_0000026108a39950 .functor OR 1, L_0000026108a3b1d0, L_0000026108a37d00, C4<0>, C4<0>;
L_0000026108a399c0 .functor OR 1, L_0000026108a39950, L_0000026108a37da0, C4<0>, C4<0>;
L_0000026108a3a910 .functor OR 1, L_0000026108a399c0, L_0000026108a38520, C4<0>, C4<0>;
L_0000026108a3afa0 .functor OR 1, L_0000026108a3a910, L_0000026108a37e40, C4<0>, C4<0>;
L_0000026108a3aad0 .functor OR 1, L_0000026108a3afa0, L_0000026108a37f80, C4<0>, C4<0>;
L_0000026108a3ab40 .functor OR 1, L_0000026108a38fc0, L_0000026108a39060, C4<0>, C4<0>;
L_0000026108a39b80 .functor OR 1, L_0000026108a3ab40, L_0000026108a39420, C4<0>, C4<0>;
L_0000026108a3aec0 .functor OR 1, L_0000026108a39b80, L_0000026108a392e0, C4<0>, C4<0>;
L_0000026108a3ac20 .functor OR 1, L_0000026108a3aec0, L_0000026108a38f20, C4<0>, C4<0>;
v0000026108a0def0_0 .net "ID_opcode", 11 0, v0000026108a1bc00_0;  alias, 1 drivers
L_0000026108a50670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0c7d0_0 .net/2u *"_ivl_0", 11 0, L_0000026108a50670;  1 drivers
L_0000026108a50700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0cf50_0 .net/2u *"_ivl_10", 11 0, L_0000026108a50700;  1 drivers
L_0000026108a50bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0dd10_0 .net/2u *"_ivl_102", 11 0, L_0000026108a50bc8;  1 drivers
L_0000026108a50c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0d9f0_0 .net/2u *"_ivl_106", 11 0, L_0000026108a50c10;  1 drivers
v0000026108a0bbf0_0 .net *"_ivl_12", 0 0, L_0000026108a373a0;  1 drivers
v0000026108a0d630_0 .net *"_ivl_15", 0 0, L_0000026108a3a750;  1 drivers
L_0000026108a50748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0cd70_0 .net/2u *"_ivl_16", 11 0, L_0000026108a50748;  1 drivers
v0000026108a0bf10_0 .net *"_ivl_18", 0 0, L_0000026108a37bc0;  1 drivers
v0000026108a0d090_0 .net *"_ivl_2", 0 0, L_0000026108a37260;  1 drivers
v0000026108a0c050_0 .net *"_ivl_21", 0 0, L_0000026108a3b1d0;  1 drivers
L_0000026108a50790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0d8b0_0 .net/2u *"_ivl_22", 11 0, L_0000026108a50790;  1 drivers
v0000026108a0c5f0_0 .net *"_ivl_24", 0 0, L_0000026108a37d00;  1 drivers
v0000026108a0cff0_0 .net *"_ivl_27", 0 0, L_0000026108a39950;  1 drivers
L_0000026108a507d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0da90_0 .net/2u *"_ivl_28", 11 0, L_0000026108a507d8;  1 drivers
v0000026108a0bdd0_0 .net *"_ivl_30", 0 0, L_0000026108a37da0;  1 drivers
v0000026108a0ceb0_0 .net *"_ivl_33", 0 0, L_0000026108a399c0;  1 drivers
L_0000026108a50820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0db30_0 .net/2u *"_ivl_34", 11 0, L_0000026108a50820;  1 drivers
v0000026108a0de50_0 .net *"_ivl_36", 0 0, L_0000026108a38520;  1 drivers
v0000026108a0ccd0_0 .net *"_ivl_39", 0 0, L_0000026108a3a910;  1 drivers
L_0000026108a506b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0d4f0_0 .net/2u *"_ivl_4", 11 0, L_0000026108a506b8;  1 drivers
L_0000026108a50868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000026108a0ce10_0 .net/2u *"_ivl_40", 11 0, L_0000026108a50868;  1 drivers
v0000026108a0d130_0 .net *"_ivl_42", 0 0, L_0000026108a37e40;  1 drivers
v0000026108a0bab0_0 .net *"_ivl_45", 0 0, L_0000026108a3afa0;  1 drivers
L_0000026108a508b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0d590_0 .net/2u *"_ivl_46", 11 0, L_0000026108a508b0;  1 drivers
v0000026108a0c0f0_0 .net *"_ivl_48", 0 0, L_0000026108a37f80;  1 drivers
L_0000026108a508f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0be70_0 .net/2u *"_ivl_52", 11 0, L_0000026108a508f8;  1 drivers
L_0000026108a50940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0d310_0 .net/2u *"_ivl_56", 11 0, L_0000026108a50940;  1 drivers
v0000026108a0c410_0 .net *"_ivl_6", 0 0, L_0000026108a37300;  1 drivers
L_0000026108a50988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026108a0d270_0 .net/2u *"_ivl_60", 11 0, L_0000026108a50988;  1 drivers
L_0000026108a509d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0ddb0_0 .net/2u *"_ivl_64", 11 0, L_0000026108a509d0;  1 drivers
L_0000026108a50a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0dbd0_0 .net/2u *"_ivl_68", 11 0, L_0000026108a50a18;  1 drivers
L_0000026108a50a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026108a0d6d0_0 .net/2u *"_ivl_72", 11 0, L_0000026108a50a60;  1 drivers
v0000026108a0e170_0 .net *"_ivl_74", 0 0, L_0000026108a38fc0;  1 drivers
L_0000026108a50aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0bc90_0 .net/2u *"_ivl_76", 11 0, L_0000026108a50aa8;  1 drivers
v0000026108a0e030_0 .net *"_ivl_78", 0 0, L_0000026108a39060;  1 drivers
v0000026108a0d3b0_0 .net *"_ivl_81", 0 0, L_0000026108a3ab40;  1 drivers
L_0000026108a50af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0c4b0_0 .net/2u *"_ivl_82", 11 0, L_0000026108a50af0;  1 drivers
v0000026108a0e0d0_0 .net *"_ivl_84", 0 0, L_0000026108a39420;  1 drivers
v0000026108a0bb50_0 .net *"_ivl_87", 0 0, L_0000026108a39b80;  1 drivers
L_0000026108a50b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0d450_0 .net/2u *"_ivl_88", 11 0, L_0000026108a50b38;  1 drivers
v0000026108a0d770_0 .net *"_ivl_9", 0 0, L_0000026108a3a6e0;  1 drivers
v0000026108a0d810_0 .net *"_ivl_90", 0 0, L_0000026108a392e0;  1 drivers
v0000026108a0d950_0 .net *"_ivl_93", 0 0, L_0000026108a3aec0;  1 drivers
L_0000026108a50b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026108a0bd30_0 .net/2u *"_ivl_94", 11 0, L_0000026108a50b80;  1 drivers
v0000026108a0e210_0 .net *"_ivl_96", 0 0, L_0000026108a38f20;  1 drivers
v0000026108a0c370_0 .net *"_ivl_99", 0 0, L_0000026108a3ac20;  1 drivers
v0000026108a0bfb0_0 .net "is_beq", 0 0, L_0000026108a38020;  alias, 1 drivers
v0000026108a0c190_0 .net "is_bne", 0 0, L_0000026108a380c0;  alias, 1 drivers
v0000026108a0c230_0 .net "is_j", 0 0, L_0000026108a39380;  alias, 1 drivers
v0000026108a0c550_0 .net "is_jal", 0 0, L_0000026108a39100;  alias, 1 drivers
v0000026108a0c9b0_0 .net "is_jr", 0 0, L_0000026108a385c0;  alias, 1 drivers
v0000026108a0c690_0 .net "is_oper2_immed", 0 0, L_0000026108a3aad0;  alias, 1 drivers
v0000026108a0c730_0 .net "memread", 0 0, L_0000026108a39600;  alias, 1 drivers
v0000026108a0c870_0 .net "memwrite", 0 0, L_0000026108a391a0;  alias, 1 drivers
v0000026108a0c910_0 .net "regwrite", 0 0, L_0000026108a39240;  alias, 1 drivers
L_0000026108a37260 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50670;
L_0000026108a37300 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a506b8;
L_0000026108a373a0 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50700;
L_0000026108a37bc0 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50748;
L_0000026108a37d00 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50790;
L_0000026108a37da0 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a507d8;
L_0000026108a38520 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50820;
L_0000026108a37e40 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50868;
L_0000026108a37f80 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a508b0;
L_0000026108a38020 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a508f8;
L_0000026108a380c0 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50940;
L_0000026108a385c0 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50988;
L_0000026108a39100 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a509d0;
L_0000026108a39380 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50a18;
L_0000026108a38fc0 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50a60;
L_0000026108a39060 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50aa8;
L_0000026108a39420 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50af0;
L_0000026108a392e0 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50b38;
L_0000026108a38f20 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50b80;
L_0000026108a39240 .reduce/nor L_0000026108a3ac20;
L_0000026108a39600 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50bc8;
L_0000026108a391a0 .cmp/eq 12, v0000026108a1bc00_0, L_0000026108a50c10;
S_0000026108a01240 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000026108a01d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000026108a1a600 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026108a1a638 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026108a1a670 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026108a1a6a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026108a1a6e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026108a1a718 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026108a1a750 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026108a1a788 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026108a1a7c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026108a1a7f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026108a1a830 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026108a1a868 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026108a1a8a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026108a1a8d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026108a1a910 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026108a1a948 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026108a1a980 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026108a1a9b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026108a1a9f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026108a1aa28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026108a1aa60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026108a1aa98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026108a1aad0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026108a1ab08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026108a1ab40 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026108a0ca50_0 .var "Immed", 31 0;
v0000026108a0caf0_0 .net "Inst", 31 0, v0000026108a07690_0;  alias, 1 drivers
v0000026108a0cb90_0 .net "opcode", 11 0, v0000026108a1bc00_0;  alias, 1 drivers
E_000002610897d250 .event anyedge, v0000026108a02fe0_0, v0000026108a0caf0_0;
S_0000026108a00110 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000026108a01d30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000026108a0e5d0_0 .var "Read_data1", 31 0;
v0000026108a0e530_0 .var "Read_data2", 31 0;
v0000026108a0e7b0_0 .net "Read_reg1", 4 0, v0000026108a1cec0_0;  alias, 1 drivers
v0000026108a0e350_0 .net "Read_reg2", 4 0, v0000026108a1d1e0_0;  alias, 1 drivers
v0000026108a0e3f0_0 .net "Write_data", 31 0, L_0000026108ac4350;  alias, 1 drivers
v0000026108a0e490_0 .net "Write_en", 0 0, v0000026108a1e5e0_0;  alias, 1 drivers
v0000026108a0e670_0 .net "Write_reg", 4 0, v0000026108a1f1c0_0;  alias, 1 drivers
v0000026108a0e710_0 .net "clk", 0 0, L_0000026108971520;  alias, 1 drivers
v0000026108a0e850_0 .var/i "i", 31 0;
v0000026108a0e8f0 .array "reg_file", 0 31, 31 0;
v0000026108a0e990_0 .net "rst", 0 0, v0000026108a34ec0_0;  alias, 1 drivers
E_000002610897d150 .event posedge, v0000026108a0b330_0;
S_0000026108a013d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000026108a00110;
 .timescale 0 0;
v0000026108a0e2b0_0 .var/i "i", 31 0;
S_0000026108a005c0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000026108a1ab80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026108a1abb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026108a1abf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026108a1ac28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026108a1ac60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026108a1ac98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026108a1acd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026108a1ad08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026108a1ad40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026108a1ad78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026108a1adb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026108a1ade8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026108a1ae20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026108a1ae58 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026108a1ae90 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026108a1aec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026108a1af00 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026108a1af38 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026108a1af70 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026108a1afa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026108a1afe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026108a1b018 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026108a1b050 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026108a1b088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026108a1b0c0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026108a07690_0 .var "ID_INST", 31 0;
v0000026108a077d0_0 .var "ID_PC", 31 0;
v0000026108a1bc00_0 .var "ID_opcode", 11 0;
v0000026108a1cb00_0 .var "ID_rd_ind", 4 0;
v0000026108a1cec0_0 .var "ID_rs1_ind", 4 0;
v0000026108a1d1e0_0 .var "ID_rs2_ind", 4 0;
v0000026108a1bb60_0 .net "IF_FLUSH", 0 0, v0000026108a0d1d0_0;  alias, 1 drivers
v0000026108a1cba0_0 .net "IF_INST", 31 0, L_0000026108a3a440;  alias, 1 drivers
v0000026108a1d780_0 .net "IF_PC", 31 0, v0000026108a1c240_0;  alias, 1 drivers
v0000026108a1c7e0_0 .net "clk", 0 0, L_0000026108a39e90;  1 drivers
v0000026108a1b700_0 .net "if_id_Write", 0 0, v0000026108a0dc70_0;  alias, 1 drivers
v0000026108a1d6e0_0 .net "rst", 0 0, v0000026108a34ec0_0;  alias, 1 drivers
E_000002610897cf10 .event posedge, v00000261089f3340_0, v0000026108a1c7e0_0;
S_0000026108a00d90 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000026108a1ff80_0 .net "EX1_PFC", 31 0, L_0000026108a31fe0;  alias, 1 drivers
v0000026108a1db40_0 .net "EX2_PFC", 31 0, v0000026108a047a0_0;  alias, 1 drivers
v0000026108a20020_0 .net "ID_PFC", 31 0, L_0000026108a378a0;  alias, 1 drivers
v0000026108a1e7c0_0 .net "PC_src", 2 0, L_0000026108a371c0;  alias, 1 drivers
v0000026108a1f940_0 .net "PC_write", 0 0, v0000026108a0df90_0;  alias, 1 drivers
L_0000026108a50088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026108a1da00_0 .net/2u *"_ivl_0", 31 0, L_0000026108a50088;  1 drivers
v0000026108a1f9e0_0 .net "clk", 0 0, L_0000026108971520;  alias, 1 drivers
v0000026108a1de60_0 .net "inst", 31 0, L_0000026108a3a440;  alias, 1 drivers
v0000026108a1f580_0 .net "inst_mem_in", 31 0, v0000026108a1c240_0;  alias, 1 drivers
v0000026108a1dbe0_0 .net "pc_reg_in", 31 0, L_0000026108a3ad00;  1 drivers
v0000026108a1f4e0_0 .net "rst", 0 0, v0000026108a34ec0_0;  alias, 1 drivers
L_0000026108a37a80 .arith/sum 32, v0000026108a1c240_0, L_0000026108a50088;
S_0000026108a002a0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000026108a00d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000026108a3a440 .functor BUFZ 32, L_0000026108a38a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026108a1c1a0_0 .net "Data_Out", 31 0, L_0000026108a3a440;  alias, 1 drivers
v0000026108a1b3e0 .array "InstMem", 0 1023, 31 0;
v0000026108a1b480_0 .net *"_ivl_0", 31 0, L_0000026108a38a20;  1 drivers
v0000026108a1c060_0 .net *"_ivl_3", 9 0, L_0000026108a367c0;  1 drivers
v0000026108a1c560_0 .net *"_ivl_4", 11 0, L_0000026108a37c60;  1 drivers
L_0000026108a501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026108a1c100_0 .net *"_ivl_7", 1 0, L_0000026108a501a8;  1 drivers
v0000026108a1c880_0 .net "addr", 31 0, v0000026108a1c240_0;  alias, 1 drivers
v0000026108a1b2a0_0 .net "clk", 0 0, L_0000026108971520;  alias, 1 drivers
v0000026108a1cf60_0 .var/i "i", 31 0;
L_0000026108a38a20 .array/port v0000026108a1b3e0, L_0000026108a37c60;
L_0000026108a367c0 .part v0000026108a1c240_0, 0, 10;
L_0000026108a37c60 .concat [ 10 2 0 0], L_0000026108a367c0, L_0000026108a501a8;
S_0000026108a00430 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000026108a00d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002610897d390 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000026108a1b660_0 .net "DataIn", 31 0, L_0000026108a3ad00;  alias, 1 drivers
v0000026108a1c240_0 .var "DataOut", 31 0;
v0000026108a1d280_0 .net "PC_Write", 0 0, v0000026108a0df90_0;  alias, 1 drivers
v0000026108a1d8c0_0 .net "clk", 0 0, L_0000026108971520;  alias, 1 drivers
v0000026108a1b200_0 .net "rst", 0 0, v0000026108a34ec0_0;  alias, 1 drivers
S_0000026108a00750 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000026108a00d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002610897ce90 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000026108972550 .functor NOT 1, L_0000026108a37440, C4<0>, C4<0>, C4<0>;
L_0000026108972780 .functor NOT 1, L_0000026108a38340, C4<0>, C4<0>, C4<0>;
L_00000261089727f0 .functor AND 1, L_0000026108972550, L_0000026108972780, C4<1>, C4<1>;
L_000002610890e620 .functor NOT 1, L_0000026108a36860, C4<0>, C4<0>, C4<0>;
L_000002610890e770 .functor AND 1, L_00000261089727f0, L_000002610890e620, C4<1>, C4<1>;
L_000002610890ebd0 .functor AND 32, L_0000026108a36fe0, L_0000026108a37a80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002610890f030 .functor NOT 1, L_0000026108a38840, C4<0>, C4<0>, C4<0>;
L_0000026108a398e0 .functor NOT 1, L_0000026108a38980, C4<0>, C4<0>, C4<0>;
L_0000026108a39cd0 .functor AND 1, L_000002610890f030, L_0000026108a398e0, C4<1>, C4<1>;
L_0000026108a3a360 .functor AND 1, L_0000026108a39cd0, L_0000026108a36ae0, C4<1>, C4<1>;
L_0000026108a3a520 .functor AND 32, L_0000026108a36d60, L_0000026108a378a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a3a4b0 .functor OR 32, L_000002610890ebd0, L_0000026108a3a520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026108a3a8a0 .functor NOT 1, L_0000026108a374e0, C4<0>, C4<0>, C4<0>;
L_0000026108a3a830 .functor AND 1, L_0000026108a3a8a0, L_0000026108a38200, C4<1>, C4<1>;
L_0000026108a3a1a0 .functor NOT 1, L_0000026108a388e0, C4<0>, C4<0>, C4<0>;
L_0000026108a3a050 .functor AND 1, L_0000026108a3a830, L_0000026108a3a1a0, C4<1>, C4<1>;
L_0000026108a3a2f0 .functor AND 32, L_0000026108a38ac0, v0000026108a1c240_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a3a980 .functor OR 32, L_0000026108a3a4b0, L_0000026108a3a2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026108a3a3d0 .functor NOT 1, L_0000026108a36f40, C4<0>, C4<0>, C4<0>;
L_0000026108a39fe0 .functor AND 1, L_0000026108a3a3d0, L_0000026108a383e0, C4<1>, C4<1>;
L_0000026108a3ad70 .functor AND 1, L_0000026108a39fe0, L_0000026108a38b60, C4<1>, C4<1>;
L_0000026108a3a210 .functor AND 32, L_0000026108a37620, L_0000026108a31fe0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a3b2b0 .functor OR 32, L_0000026108a3a980, L_0000026108a3a210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026108a39e20 .functor NOT 1, L_0000026108a38160, C4<0>, C4<0>, C4<0>;
L_0000026108a3a130 .functor AND 1, L_0000026108a36b80, L_0000026108a39e20, C4<1>, C4<1>;
L_0000026108a3a280 .functor NOT 1, L_0000026108a37580, C4<0>, C4<0>, C4<0>;
L_0000026108a39db0 .functor AND 1, L_0000026108a3a130, L_0000026108a3a280, C4<1>, C4<1>;
L_0000026108a3ae50 .functor AND 32, L_0000026108a38c00, v0000026108a047a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a3ad00 .functor OR 32, L_0000026108a3b2b0, L_0000026108a3ae50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026108a1b7a0_0 .net *"_ivl_1", 0 0, L_0000026108a37440;  1 drivers
v0000026108a1bca0_0 .net *"_ivl_11", 0 0, L_0000026108a36860;  1 drivers
v0000026108a1c2e0_0 .net *"_ivl_12", 0 0, L_000002610890e620;  1 drivers
v0000026108a1bac0_0 .net *"_ivl_14", 0 0, L_000002610890e770;  1 drivers
v0000026108a1b8e0_0 .net *"_ivl_16", 31 0, L_0000026108a36fe0;  1 drivers
v0000026108a1cc40_0 .net *"_ivl_18", 31 0, L_000002610890ebd0;  1 drivers
v0000026108a1d820_0 .net *"_ivl_2", 0 0, L_0000026108972550;  1 drivers
v0000026108a1d0a0_0 .net *"_ivl_21", 0 0, L_0000026108a38840;  1 drivers
v0000026108a1b840_0 .net *"_ivl_22", 0 0, L_000002610890f030;  1 drivers
v0000026108a1c380_0 .net *"_ivl_25", 0 0, L_0000026108a38980;  1 drivers
v0000026108a1b520_0 .net *"_ivl_26", 0 0, L_0000026108a398e0;  1 drivers
v0000026108a1cce0_0 .net *"_ivl_28", 0 0, L_0000026108a39cd0;  1 drivers
v0000026108a1bf20_0 .net *"_ivl_31", 0 0, L_0000026108a36ae0;  1 drivers
v0000026108a1b340_0 .net *"_ivl_32", 0 0, L_0000026108a3a360;  1 drivers
v0000026108a1c420_0 .net *"_ivl_34", 31 0, L_0000026108a36d60;  1 drivers
v0000026108a1d640_0 .net *"_ivl_36", 31 0, L_0000026108a3a520;  1 drivers
v0000026108a1b980_0 .net *"_ivl_38", 31 0, L_0000026108a3a4b0;  1 drivers
v0000026108a1bfc0_0 .net *"_ivl_41", 0 0, L_0000026108a374e0;  1 drivers
v0000026108a1c600_0 .net *"_ivl_42", 0 0, L_0000026108a3a8a0;  1 drivers
v0000026108a1cd80_0 .net *"_ivl_45", 0 0, L_0000026108a38200;  1 drivers
v0000026108a1d140_0 .net *"_ivl_46", 0 0, L_0000026108a3a830;  1 drivers
v0000026108a1ba20_0 .net *"_ivl_49", 0 0, L_0000026108a388e0;  1 drivers
v0000026108a1bde0_0 .net *"_ivl_5", 0 0, L_0000026108a38340;  1 drivers
v0000026108a1c6a0_0 .net *"_ivl_50", 0 0, L_0000026108a3a1a0;  1 drivers
v0000026108a1d5a0_0 .net *"_ivl_52", 0 0, L_0000026108a3a050;  1 drivers
v0000026108a1c4c0_0 .net *"_ivl_54", 31 0, L_0000026108a38ac0;  1 drivers
v0000026108a1c740_0 .net *"_ivl_56", 31 0, L_0000026108a3a2f0;  1 drivers
v0000026108a1d320_0 .net *"_ivl_58", 31 0, L_0000026108a3a980;  1 drivers
v0000026108a1ca60_0 .net *"_ivl_6", 0 0, L_0000026108972780;  1 drivers
v0000026108a1c920_0 .net *"_ivl_61", 0 0, L_0000026108a36f40;  1 drivers
v0000026108a1bd40_0 .net *"_ivl_62", 0 0, L_0000026108a3a3d0;  1 drivers
v0000026108a1be80_0 .net *"_ivl_65", 0 0, L_0000026108a383e0;  1 drivers
v0000026108a1c9c0_0 .net *"_ivl_66", 0 0, L_0000026108a39fe0;  1 drivers
v0000026108a1ce20_0 .net *"_ivl_69", 0 0, L_0000026108a38b60;  1 drivers
v0000026108a1d000_0 .net *"_ivl_70", 0 0, L_0000026108a3ad70;  1 drivers
v0000026108a1d3c0_0 .net *"_ivl_72", 31 0, L_0000026108a37620;  1 drivers
v0000026108a1d460_0 .net *"_ivl_74", 31 0, L_0000026108a3a210;  1 drivers
v0000026108a1d500_0 .net *"_ivl_76", 31 0, L_0000026108a3b2b0;  1 drivers
v0000026108a1b160_0 .net *"_ivl_79", 0 0, L_0000026108a36b80;  1 drivers
v0000026108a1fd00_0 .net *"_ivl_8", 0 0, L_00000261089727f0;  1 drivers
v0000026108a1ef40_0 .net *"_ivl_81", 0 0, L_0000026108a38160;  1 drivers
v0000026108a1f120_0 .net *"_ivl_82", 0 0, L_0000026108a39e20;  1 drivers
v0000026108a1df00_0 .net *"_ivl_84", 0 0, L_0000026108a3a130;  1 drivers
v0000026108a1f440_0 .net *"_ivl_87", 0 0, L_0000026108a37580;  1 drivers
v0000026108a1ddc0_0 .net *"_ivl_88", 0 0, L_0000026108a3a280;  1 drivers
v0000026108a1f8a0_0 .net *"_ivl_90", 0 0, L_0000026108a39db0;  1 drivers
v0000026108a1dc80_0 .net *"_ivl_92", 31 0, L_0000026108a38c00;  1 drivers
v0000026108a1f6c0_0 .net *"_ivl_94", 31 0, L_0000026108a3ae50;  1 drivers
v0000026108a1fbc0_0 .net "ina", 31 0, L_0000026108a37a80;  1 drivers
v0000026108a1e360_0 .net "inb", 31 0, L_0000026108a378a0;  alias, 1 drivers
v0000026108a1f3a0_0 .net "inc", 31 0, v0000026108a1c240_0;  alias, 1 drivers
v0000026108a1e180_0 .net "ind", 31 0, L_0000026108a31fe0;  alias, 1 drivers
v0000026108a1ec20_0 .net "ine", 31 0, v0000026108a047a0_0;  alias, 1 drivers
L_0000026108a500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026108a1d960_0 .net "inf", 31 0, L_0000026108a500d0;  1 drivers
L_0000026108a50118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026108a1eb80_0 .net "ing", 31 0, L_0000026108a50118;  1 drivers
L_0000026108a50160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026108a1e680_0 .net "inh", 31 0, L_0000026108a50160;  1 drivers
v0000026108a1e9a0_0 .net "out", 31 0, L_0000026108a3ad00;  alias, 1 drivers
v0000026108a1fe40_0 .net "sel", 2 0, L_0000026108a371c0;  alias, 1 drivers
L_0000026108a37440 .part L_0000026108a371c0, 2, 1;
L_0000026108a38340 .part L_0000026108a371c0, 1, 1;
L_0000026108a36860 .part L_0000026108a371c0, 0, 1;
LS_0000026108a36fe0_0_0 .concat [ 1 1 1 1], L_000002610890e770, L_000002610890e770, L_000002610890e770, L_000002610890e770;
LS_0000026108a36fe0_0_4 .concat [ 1 1 1 1], L_000002610890e770, L_000002610890e770, L_000002610890e770, L_000002610890e770;
LS_0000026108a36fe0_0_8 .concat [ 1 1 1 1], L_000002610890e770, L_000002610890e770, L_000002610890e770, L_000002610890e770;
LS_0000026108a36fe0_0_12 .concat [ 1 1 1 1], L_000002610890e770, L_000002610890e770, L_000002610890e770, L_000002610890e770;
LS_0000026108a36fe0_0_16 .concat [ 1 1 1 1], L_000002610890e770, L_000002610890e770, L_000002610890e770, L_000002610890e770;
LS_0000026108a36fe0_0_20 .concat [ 1 1 1 1], L_000002610890e770, L_000002610890e770, L_000002610890e770, L_000002610890e770;
LS_0000026108a36fe0_0_24 .concat [ 1 1 1 1], L_000002610890e770, L_000002610890e770, L_000002610890e770, L_000002610890e770;
LS_0000026108a36fe0_0_28 .concat [ 1 1 1 1], L_000002610890e770, L_000002610890e770, L_000002610890e770, L_000002610890e770;
LS_0000026108a36fe0_1_0 .concat [ 4 4 4 4], LS_0000026108a36fe0_0_0, LS_0000026108a36fe0_0_4, LS_0000026108a36fe0_0_8, LS_0000026108a36fe0_0_12;
LS_0000026108a36fe0_1_4 .concat [ 4 4 4 4], LS_0000026108a36fe0_0_16, LS_0000026108a36fe0_0_20, LS_0000026108a36fe0_0_24, LS_0000026108a36fe0_0_28;
L_0000026108a36fe0 .concat [ 16 16 0 0], LS_0000026108a36fe0_1_0, LS_0000026108a36fe0_1_4;
L_0000026108a38840 .part L_0000026108a371c0, 2, 1;
L_0000026108a38980 .part L_0000026108a371c0, 1, 1;
L_0000026108a36ae0 .part L_0000026108a371c0, 0, 1;
LS_0000026108a36d60_0_0 .concat [ 1 1 1 1], L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360;
LS_0000026108a36d60_0_4 .concat [ 1 1 1 1], L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360;
LS_0000026108a36d60_0_8 .concat [ 1 1 1 1], L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360;
LS_0000026108a36d60_0_12 .concat [ 1 1 1 1], L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360;
LS_0000026108a36d60_0_16 .concat [ 1 1 1 1], L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360;
LS_0000026108a36d60_0_20 .concat [ 1 1 1 1], L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360;
LS_0000026108a36d60_0_24 .concat [ 1 1 1 1], L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360;
LS_0000026108a36d60_0_28 .concat [ 1 1 1 1], L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360, L_0000026108a3a360;
LS_0000026108a36d60_1_0 .concat [ 4 4 4 4], LS_0000026108a36d60_0_0, LS_0000026108a36d60_0_4, LS_0000026108a36d60_0_8, LS_0000026108a36d60_0_12;
LS_0000026108a36d60_1_4 .concat [ 4 4 4 4], LS_0000026108a36d60_0_16, LS_0000026108a36d60_0_20, LS_0000026108a36d60_0_24, LS_0000026108a36d60_0_28;
L_0000026108a36d60 .concat [ 16 16 0 0], LS_0000026108a36d60_1_0, LS_0000026108a36d60_1_4;
L_0000026108a374e0 .part L_0000026108a371c0, 2, 1;
L_0000026108a38200 .part L_0000026108a371c0, 1, 1;
L_0000026108a388e0 .part L_0000026108a371c0, 0, 1;
LS_0000026108a38ac0_0_0 .concat [ 1 1 1 1], L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050;
LS_0000026108a38ac0_0_4 .concat [ 1 1 1 1], L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050;
LS_0000026108a38ac0_0_8 .concat [ 1 1 1 1], L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050;
LS_0000026108a38ac0_0_12 .concat [ 1 1 1 1], L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050;
LS_0000026108a38ac0_0_16 .concat [ 1 1 1 1], L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050;
LS_0000026108a38ac0_0_20 .concat [ 1 1 1 1], L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050;
LS_0000026108a38ac0_0_24 .concat [ 1 1 1 1], L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050;
LS_0000026108a38ac0_0_28 .concat [ 1 1 1 1], L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050, L_0000026108a3a050;
LS_0000026108a38ac0_1_0 .concat [ 4 4 4 4], LS_0000026108a38ac0_0_0, LS_0000026108a38ac0_0_4, LS_0000026108a38ac0_0_8, LS_0000026108a38ac0_0_12;
LS_0000026108a38ac0_1_4 .concat [ 4 4 4 4], LS_0000026108a38ac0_0_16, LS_0000026108a38ac0_0_20, LS_0000026108a38ac0_0_24, LS_0000026108a38ac0_0_28;
L_0000026108a38ac0 .concat [ 16 16 0 0], LS_0000026108a38ac0_1_0, LS_0000026108a38ac0_1_4;
L_0000026108a36f40 .part L_0000026108a371c0, 2, 1;
L_0000026108a383e0 .part L_0000026108a371c0, 1, 1;
L_0000026108a38b60 .part L_0000026108a371c0, 0, 1;
LS_0000026108a37620_0_0 .concat [ 1 1 1 1], L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70;
LS_0000026108a37620_0_4 .concat [ 1 1 1 1], L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70;
LS_0000026108a37620_0_8 .concat [ 1 1 1 1], L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70;
LS_0000026108a37620_0_12 .concat [ 1 1 1 1], L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70;
LS_0000026108a37620_0_16 .concat [ 1 1 1 1], L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70;
LS_0000026108a37620_0_20 .concat [ 1 1 1 1], L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70;
LS_0000026108a37620_0_24 .concat [ 1 1 1 1], L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70;
LS_0000026108a37620_0_28 .concat [ 1 1 1 1], L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70, L_0000026108a3ad70;
LS_0000026108a37620_1_0 .concat [ 4 4 4 4], LS_0000026108a37620_0_0, LS_0000026108a37620_0_4, LS_0000026108a37620_0_8, LS_0000026108a37620_0_12;
LS_0000026108a37620_1_4 .concat [ 4 4 4 4], LS_0000026108a37620_0_16, LS_0000026108a37620_0_20, LS_0000026108a37620_0_24, LS_0000026108a37620_0_28;
L_0000026108a37620 .concat [ 16 16 0 0], LS_0000026108a37620_1_0, LS_0000026108a37620_1_4;
L_0000026108a36b80 .part L_0000026108a371c0, 2, 1;
L_0000026108a38160 .part L_0000026108a371c0, 1, 1;
L_0000026108a37580 .part L_0000026108a371c0, 0, 1;
LS_0000026108a38c00_0_0 .concat [ 1 1 1 1], L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0;
LS_0000026108a38c00_0_4 .concat [ 1 1 1 1], L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0;
LS_0000026108a38c00_0_8 .concat [ 1 1 1 1], L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0;
LS_0000026108a38c00_0_12 .concat [ 1 1 1 1], L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0;
LS_0000026108a38c00_0_16 .concat [ 1 1 1 1], L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0;
LS_0000026108a38c00_0_20 .concat [ 1 1 1 1], L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0;
LS_0000026108a38c00_0_24 .concat [ 1 1 1 1], L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0;
LS_0000026108a38c00_0_28 .concat [ 1 1 1 1], L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0, L_0000026108a39db0;
LS_0000026108a38c00_1_0 .concat [ 4 4 4 4], LS_0000026108a38c00_0_0, LS_0000026108a38c00_0_4, LS_0000026108a38c00_0_8, LS_0000026108a38c00_0_12;
LS_0000026108a38c00_1_4 .concat [ 4 4 4 4], LS_0000026108a38c00_0_16, LS_0000026108a38c00_0_20, LS_0000026108a38c00_0_24, LS_0000026108a38c00_0_28;
L_0000026108a38c00 .concat [ 16 16 0 0], LS_0000026108a38c00_1_0, LS_0000026108a38c00_1_4;
S_0000026108a00f20 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000026108a1fa80_0 .net "Write_Data", 31 0, v00000261089f2bc0_0;  alias, 1 drivers
v0000026108a1e400_0 .net "addr", 31 0, v00000261089f4920_0;  alias, 1 drivers
v0000026108a1e040_0 .net "clk", 0 0, L_0000026108971520;  alias, 1 drivers
v0000026108a1dd20_0 .net "mem_out", 31 0, v0000026108a1dfa0_0;  alias, 1 drivers
v0000026108a1ee00_0 .net "mem_read", 0 0, v00000261089f3520_0;  alias, 1 drivers
v0000026108a1e4a0_0 .net "mem_write", 0 0, v00000261089f4420_0;  alias, 1 drivers
S_0000026108a01560 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000026108a00f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000026108a1fda0 .array "DataMem", 1023 0, 31 0;
v0000026108a1fee0_0 .net "Data_In", 31 0, v00000261089f2bc0_0;  alias, 1 drivers
v0000026108a1dfa0_0 .var "Data_Out", 31 0;
v0000026108a1e860_0 .net "Write_en", 0 0, v00000261089f4420_0;  alias, 1 drivers
v0000026108a1f080_0 .net "addr", 31 0, v00000261089f4920_0;  alias, 1 drivers
v0000026108a1eea0_0 .net "clk", 0 0, L_0000026108971520;  alias, 1 drivers
v0000026108a200c0_0 .var/i "i", 31 0;
S_0000026108a016f0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000026108a2d130 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026108a2d168 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026108a2d1a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026108a2d1d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026108a2d210 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026108a2d248 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026108a2d280 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026108a2d2b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026108a2d2f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026108a2d328 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026108a2d360 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026108a2d398 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026108a2d3d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026108a2d408 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026108a2d440 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026108a2d478 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026108a2d4b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026108a2d4e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026108a2d520 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026108a2d558 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026108a2d590 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026108a2d5c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026108a2d600 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026108a2d638 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026108a2d670 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026108a1e0e0_0 .net "MEM_ALU_OUT", 31 0, v00000261089f4920_0;  alias, 1 drivers
v0000026108a1fb20_0 .net "MEM_Data_mem_out", 31 0, v0000026108a1dfa0_0;  alias, 1 drivers
v0000026108a1e2c0_0 .net "MEM_memread", 0 0, v00000261089f3520_0;  alias, 1 drivers
v0000026108a1fc60_0 .net "MEM_opcode", 11 0, v00000261089f2e40_0;  alias, 1 drivers
v0000026108a1daa0_0 .net "MEM_rd_ind", 4 0, v00000261089f33e0_0;  alias, 1 drivers
v0000026108a1f620_0 .net "MEM_rd_indzero", 0 0, v00000261089f2f80_0;  alias, 1 drivers
v0000026108a1f760_0 .net "MEM_regwrite", 0 0, v00000261089f4380_0;  alias, 1 drivers
v0000026108a1f260_0 .var "WB_ALU_OUT", 31 0;
v0000026108a1e220_0 .var "WB_Data_mem_out", 31 0;
v0000026108a1e540_0 .var "WB_memread", 0 0;
v0000026108a1f1c0_0 .var "WB_rd_ind", 4 0;
v0000026108a1f800_0 .var "WB_rd_indzero", 0 0;
v0000026108a1e5e0_0 .var "WB_regwrite", 0 0;
v0000026108a1f300_0 .net "clk", 0 0, L_0000026108a44ed0;  1 drivers
v0000026108a1e720_0 .var "hlt", 0 0;
v0000026108a1e900_0 .net "rst", 0 0, v0000026108a34ec0_0;  alias, 1 drivers
E_000002610897d8d0 .event posedge, v00000261089f3340_0, v0000026108a1f300_0;
S_0000026108a01880 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000261087c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000026108a44ca0 .functor AND 32, v0000026108a1e220_0, L_0000026108ab1570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108a44bc0 .functor NOT 1, v0000026108a1e540_0, C4<0>, C4<0>, C4<0>;
L_0000026108a44d10 .functor AND 32, v0000026108a1f260_0, L_0000026108ab1390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026108ac4350 .functor OR 32, L_0000026108a44ca0, L_0000026108a44d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026108a1ea40_0 .net "Write_Data_RegFile", 31 0, L_0000026108ac4350;  alias, 1 drivers
v0000026108a1eae0_0 .net *"_ivl_0", 31 0, L_0000026108ab1570;  1 drivers
v0000026108a1ecc0_0 .net *"_ivl_2", 31 0, L_0000026108a44ca0;  1 drivers
v0000026108a1ed60_0 .net *"_ivl_4", 0 0, L_0000026108a44bc0;  1 drivers
v0000026108a1efe0_0 .net *"_ivl_6", 31 0, L_0000026108ab1390;  1 drivers
v0000026108a21b00_0 .net *"_ivl_8", 31 0, L_0000026108a44d10;  1 drivers
v0000026108a22780_0 .net "alu_out", 31 0, v0000026108a1f260_0;  alias, 1 drivers
v0000026108a220a0_0 .net "mem_out", 31 0, v0000026108a1e220_0;  alias, 1 drivers
v0000026108a20700_0 .net "mem_read", 0 0, v0000026108a1e540_0;  alias, 1 drivers
LS_0000026108ab1570_0_0 .concat [ 1 1 1 1], v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0;
LS_0000026108ab1570_0_4 .concat [ 1 1 1 1], v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0;
LS_0000026108ab1570_0_8 .concat [ 1 1 1 1], v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0;
LS_0000026108ab1570_0_12 .concat [ 1 1 1 1], v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0;
LS_0000026108ab1570_0_16 .concat [ 1 1 1 1], v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0;
LS_0000026108ab1570_0_20 .concat [ 1 1 1 1], v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0;
LS_0000026108ab1570_0_24 .concat [ 1 1 1 1], v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0;
LS_0000026108ab1570_0_28 .concat [ 1 1 1 1], v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0, v0000026108a1e540_0;
LS_0000026108ab1570_1_0 .concat [ 4 4 4 4], LS_0000026108ab1570_0_0, LS_0000026108ab1570_0_4, LS_0000026108ab1570_0_8, LS_0000026108ab1570_0_12;
LS_0000026108ab1570_1_4 .concat [ 4 4 4 4], LS_0000026108ab1570_0_16, LS_0000026108ab1570_0_20, LS_0000026108ab1570_0_24, LS_0000026108ab1570_0_28;
L_0000026108ab1570 .concat [ 16 16 0 0], LS_0000026108ab1570_1_0, LS_0000026108ab1570_1_4;
LS_0000026108ab1390_0_0 .concat [ 1 1 1 1], L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0;
LS_0000026108ab1390_0_4 .concat [ 1 1 1 1], L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0;
LS_0000026108ab1390_0_8 .concat [ 1 1 1 1], L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0;
LS_0000026108ab1390_0_12 .concat [ 1 1 1 1], L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0;
LS_0000026108ab1390_0_16 .concat [ 1 1 1 1], L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0;
LS_0000026108ab1390_0_20 .concat [ 1 1 1 1], L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0;
LS_0000026108ab1390_0_24 .concat [ 1 1 1 1], L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0;
LS_0000026108ab1390_0_28 .concat [ 1 1 1 1], L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0, L_0000026108a44bc0;
LS_0000026108ab1390_1_0 .concat [ 4 4 4 4], LS_0000026108ab1390_0_0, LS_0000026108ab1390_0_4, LS_0000026108ab1390_0_8, LS_0000026108ab1390_0_12;
LS_0000026108ab1390_1_4 .concat [ 4 4 4 4], LS_0000026108ab1390_0_16, LS_0000026108ab1390_0_20, LS_0000026108ab1390_0_24, LS_0000026108ab1390_0_28;
L_0000026108ab1390 .concat [ 16 16 0 0], LS_0000026108ab1390_1_0, LS_0000026108ab1390_1_4;
    .scope S_0000026108a00430;
T_0 ;
    %wait E_000002610897cbd0;
    %load/vec4 v0000026108a1b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026108a1c240_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026108a1d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000026108a1b660_0;
    %assign/vec4 v0000026108a1c240_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026108a002a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026108a1cf60_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000026108a1cf60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026108a1cf60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %load/vec4 v0000026108a1cf60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026108a1cf60_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1b3e0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000026108a005c0;
T_2 ;
    %wait E_000002610897cf10;
    %load/vec4 v0000026108a1d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000026108a077d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a07690_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a1cb00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a1d1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a1cec0_0, 0;
    %assign/vec4 v0000026108a1bc00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026108a1b700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000026108a1bb60_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000026108a077d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a07690_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a1cb00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a1d1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a1cec0_0, 0;
    %assign/vec4 v0000026108a1bc00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000026108a1b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000026108a1cba0_0;
    %assign/vec4 v0000026108a07690_0, 0;
    %load/vec4 v0000026108a1d780_0;
    %assign/vec4 v0000026108a077d0_0, 0;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026108a1d1e0_0, 0;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026108a1bc00_0, 4, 5;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026108a1bc00_0, 4, 5;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000026108a1cec0_0, 0;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000026108a1cb00_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000026108a1cb00_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000026108a1cba0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026108a1cb00_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026108a00110;
T_3 ;
    %wait E_000002610897cbd0;
    %load/vec4 v0000026108a0e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026108a0e850_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000026108a0e850_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026108a0e850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a0e8f0, 0, 4;
    %load/vec4 v0000026108a0e850_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026108a0e850_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026108a0e670_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000026108a0e490_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000026108a0e3f0_0;
    %load/vec4 v0000026108a0e670_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a0e8f0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a0e8f0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026108a00110;
T_4 ;
    %wait E_000002610897d150;
    %load/vec4 v0000026108a0e670_0;
    %load/vec4 v0000026108a0e7b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000026108a0e670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000026108a0e490_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000026108a0e3f0_0;
    %assign/vec4 v0000026108a0e5d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026108a0e7b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026108a0e8f0, 4;
    %assign/vec4 v0000026108a0e5d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026108a00110;
T_5 ;
    %wait E_000002610897d150;
    %load/vec4 v0000026108a0e670_0;
    %load/vec4 v0000026108a0e350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000026108a0e670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000026108a0e490_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000026108a0e3f0_0;
    %assign/vec4 v0000026108a0e530_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026108a0e350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026108a0e8f0, 4;
    %assign/vec4 v0000026108a0e530_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026108a00110;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000026108a013d0;
    %jmp t_0;
    .scope S_0000026108a013d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026108a0e2b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000026108a0e2b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000026108a0e2b0_0;
    %ix/getv/s 4, v0000026108a0e2b0_0;
    %load/vec4a v0000026108a0e8f0, 4;
    %ix/getv/s 4, v0000026108a0e2b0_0;
    %load/vec4a v0000026108a0e8f0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000026108a0e2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026108a0e2b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000026108a00110;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000026108a01240;
T_7 ;
    %wait E_000002610897d250;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026108a0ca50_0, 0, 32;
    %load/vec4 v0000026108a0cb90_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026108a0cb90_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000026108a0caf0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026108a0ca50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026108a0cb90_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026108a0cb90_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026108a0cb90_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000026108a0caf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026108a0ca50_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000026108a0caf0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000026108a0caf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026108a0ca50_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026108a010b0;
T_8 ;
    %wait E_000002610897cbd0;
    %load/vec4 v0000026108a0af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026108a09cb0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026108a09ad0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026108a09ad0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000026108a09cb0_0;
    %load/vec4 v0000026108a0b010_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026108a09cb0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026108a09cb0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026108a09cb0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026108a09cb0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026108a09cb0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026108a09cb0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026108a010b0;
T_9 ;
    %wait E_000002610897cbd0;
    %load/vec4 v0000026108a0af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026108a0b3d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000026108a09350_0;
    %assign/vec4 v0000026108a0b3d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026108a00c00;
T_10 ;
    %wait E_000002610897d010;
    %load/vec4 v0000026108a0c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026108a0df90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026108a0dc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026108a0d1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026108a097b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026108a098f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026108a09670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000026108a0a610_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000026108a09a30_0;
    %load/vec4 v0000026108a09fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000026108a0a070_0;
    %load/vec4 v0000026108a09fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000026108a0b150_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000026108a0b8d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000026108a09a30_0;
    %load/vec4 v0000026108a09710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000026108a0a070_0;
    %load/vec4 v0000026108a09710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026108a0df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026108a0dc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026108a0d1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026108a097b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026108a098f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000026108a09990_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026108a0df90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026108a0dc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026108a0d1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026108a097b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026108a098f0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026108a0df90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026108a0dc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026108a0d1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026108a097b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026108a098f0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026108a008e0;
T_11 ;
    %wait E_000002610897bc90;
    %load/vec4 v0000026108a02680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000026108a03120_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a03440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a036c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a03300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a034e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a04700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a03ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a03760_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a02860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a02d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a031c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a02e00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a03800_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a03bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a039e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a02360_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a03e40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a04020_0, 0;
    %assign/vec4 v0000026108a04160_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000026108a040c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000026108a02fe0_0;
    %assign/vec4 v0000026108a04160_0, 0;
    %load/vec4 v0000026108a02220_0;
    %assign/vec4 v0000026108a04020_0, 0;
    %load/vec4 v0000026108a024a0_0;
    %assign/vec4 v0000026108a03e40_0, 0;
    %load/vec4 v0000026108a02540_0;
    %assign/vec4 v0000026108a02360_0, 0;
    %load/vec4 v0000026108a042a0_0;
    %assign/vec4 v0000026108a039e0_0, 0;
    %load/vec4 v0000026108a02040_0;
    %assign/vec4 v0000026108a03bc0_0, 0;
    %load/vec4 v0000026108a022c0_0;
    %assign/vec4 v0000026108a03800_0, 0;
    %load/vec4 v0000026108a04660_0;
    %assign/vec4 v0000026108a02e00_0, 0;
    %load/vec4 v0000026108a04480_0;
    %assign/vec4 v0000026108a031c0_0, 0;
    %load/vec4 v0000026108a02ea0_0;
    %assign/vec4 v0000026108a02d60_0, 0;
    %load/vec4 v0000026108a029a0_0;
    %assign/vec4 v0000026108a02860_0, 0;
    %load/vec4 v0000026108a04520_0;
    %assign/vec4 v0000026108a03760_0, 0;
    %load/vec4 v0000026108a043e0_0;
    %assign/vec4 v0000026108a03ee0_0, 0;
    %load/vec4 v0000026108a038a0_0;
    %assign/vec4 v0000026108a04700_0, 0;
    %load/vec4 v0000026108a03940_0;
    %assign/vec4 v0000026108a034e0_0, 0;
    %load/vec4 v0000026108a04340_0;
    %assign/vec4 v0000026108a03300_0, 0;
    %load/vec4 v0000026108a02a40_0;
    %assign/vec4 v0000026108a036c0_0, 0;
    %load/vec4 v0000026108a03a80_0;
    %assign/vec4 v0000026108a03440_0, 0;
    %load/vec4 v0000026108a03080_0;
    %assign/vec4 v0000026108a03120_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000026108a03120_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a03440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a036c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a03300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a034e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a04700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a03ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a03760_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a02860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a02d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a031c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a02e00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a03800_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a03bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a039e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a02360_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a03e40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a04020_0, 0;
    %assign/vec4 v0000026108a04160_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026108a01ba0;
T_12 ;
    %wait E_000002610897c850;
    %load/vec4 v0000026108a0aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000026108a05060_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a047a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a05b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a05ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a04b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a04980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a05ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a05420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a054c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a04e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a04de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a057e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a05e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a05600_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a05380_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a04fc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a05d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a056a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026108a04f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a04c00_0, 0;
    %assign/vec4 v0000026108a04ac0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026108a0b290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000026108a02720_0;
    %assign/vec4 v0000026108a04ac0_0, 0;
    %load/vec4 v0000026108a02b80_0;
    %assign/vec4 v0000026108a04c00_0, 0;
    %load/vec4 v0000026108a05240_0;
    %assign/vec4 v0000026108a04f20_0, 0;
    %load/vec4 v0000026108a052e0_0;
    %assign/vec4 v0000026108a056a0_0, 0;
    %load/vec4 v0000026108a05a60_0;
    %assign/vec4 v0000026108a05d80_0, 0;
    %load/vec4 v0000026108a04ca0_0;
    %assign/vec4 v0000026108a04fc0_0, 0;
    %load/vec4 v0000026108a027c0_0;
    %assign/vec4 v0000026108a05380_0, 0;
    %load/vec4 v0000026108a048e0_0;
    %assign/vec4 v0000026108a05600_0, 0;
    %load/vec4 v0000026108a05c40_0;
    %assign/vec4 v0000026108a05e20_0, 0;
    %load/vec4 v0000026108a059c0_0;
    %assign/vec4 v0000026108a057e0_0, 0;
    %load/vec4 v0000026108a04a20_0;
    %assign/vec4 v0000026108a04de0_0, 0;
    %load/vec4 v0000026108a05560_0;
    %assign/vec4 v0000026108a04e80_0, 0;
    %load/vec4 v0000026108a05100_0;
    %assign/vec4 v0000026108a054c0_0, 0;
    %load/vec4 v0000026108a04d40_0;
    %assign/vec4 v0000026108a05420_0, 0;
    %load/vec4 v0000026108a05920_0;
    %assign/vec4 v0000026108a05ba0_0, 0;
    %load/vec4 v0000026108a051a0_0;
    %assign/vec4 v0000026108a04980_0, 0;
    %load/vec4 v0000026108a05740_0;
    %assign/vec4 v0000026108a04b60_0, 0;
    %load/vec4 v0000026108a04840_0;
    %assign/vec4 v0000026108a05ce0_0, 0;
    %load/vec4 v0000026108a02f40_0;
    %assign/vec4 v0000026108a05b00_0, 0;
    %load/vec4 v0000026108a02c20_0;
    %assign/vec4 v0000026108a047a0_0, 0;
    %load/vec4 v0000026108a05880_0;
    %assign/vec4 v0000026108a05060_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000026108a05060_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a047a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a05b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a05ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a04b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a04980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a05ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a05420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a054c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a04e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a04de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a057e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a05e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a05600_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a05380_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a04fc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a05d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a056a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026108a04f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a04c00_0, 0;
    %assign/vec4 v0000026108a04ac0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026108800140;
T_13 ;
    %wait E_000002610897c250;
    %load/vec4 v00000261089f6ef0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000261089f7990_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000261087b9c30;
T_14 ;
    %wait E_000002610897c610;
    %load/vec4 v00000261089f6810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000261089f6c70_0;
    %pad/u 33;
    %load/vec4 v00000261089f7ad0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000261089f7cb0_0, 0;
    %assign/vec4 v00000261089f7490_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000261089f6c70_0;
    %pad/u 33;
    %load/vec4 v00000261089f7ad0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000261089f7cb0_0, 0;
    %assign/vec4 v00000261089f7490_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000261089f6c70_0;
    %pad/u 33;
    %load/vec4 v00000261089f7ad0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000261089f7cb0_0, 0;
    %assign/vec4 v00000261089f7490_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000261089f6c70_0;
    %pad/u 33;
    %load/vec4 v00000261089f7ad0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000261089f7cb0_0, 0;
    %assign/vec4 v00000261089f7490_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000261089f6c70_0;
    %pad/u 33;
    %load/vec4 v00000261089f7ad0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000261089f7cb0_0, 0;
    %assign/vec4 v00000261089f7490_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000261089f6c70_0;
    %pad/u 33;
    %load/vec4 v00000261089f7ad0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000261089f7cb0_0, 0;
    %assign/vec4 v00000261089f7490_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000261089f7ad0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000261089f7490_0;
    %load/vec4 v00000261089f7ad0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000261089f6c70_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000261089f7ad0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000261089f7ad0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000261089f7490_0, 0;
    %load/vec4 v00000261089f6c70_0;
    %ix/getv 4, v00000261089f7ad0_0;
    %shiftl 4;
    %assign/vec4 v00000261089f7cb0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000261089f7ad0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000261089f7490_0;
    %load/vec4 v00000261089f7ad0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000261089f6c70_0;
    %load/vec4 v00000261089f7ad0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000261089f7ad0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000261089f7490_0, 0;
    %load/vec4 v00000261089f6c70_0;
    %ix/getv 4, v00000261089f7ad0_0;
    %shiftr 4;
    %assign/vec4 v00000261089f7cb0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000261089f7490_0, 0;
    %load/vec4 v00000261089f6c70_0;
    %load/vec4 v00000261089f7ad0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000261089f7cb0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000261089f7490_0, 0;
    %load/vec4 v00000261089f7ad0_0;
    %load/vec4 v00000261089f6c70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000261089f7cb0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000261087961c0;
T_15 ;
    %wait E_000002610897c590;
    %load/vec4 v00000261089f3340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000261089f2f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000261089f4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000261089f4420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000261089f3520_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000261089f2e40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000261089f33e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000261089f2bc0_0, 0;
    %assign/vec4 v00000261089f4920_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000026108919900_0;
    %assign/vec4 v00000261089f4920_0, 0;
    %load/vec4 v00000261089f4240_0;
    %assign/vec4 v00000261089f2bc0_0, 0;
    %load/vec4 v00000261089f26c0_0;
    %assign/vec4 v00000261089f33e0_0, 0;
    %load/vec4 v00000261088ff610_0;
    %assign/vec4 v00000261089f2e40_0, 0;
    %load/vec4 v0000026108919400_0;
    %assign/vec4 v00000261089f3520_0, 0;
    %load/vec4 v00000261088ff570_0;
    %assign/vec4 v00000261089f4420_0, 0;
    %load/vec4 v00000261089f2d00_0;
    %assign/vec4 v00000261089f4380_0, 0;
    %load/vec4 v00000261089f3160_0;
    %assign/vec4 v00000261089f2f80_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026108a01560;
T_16 ;
    %wait E_000002610897d150;
    %load/vec4 v0000026108a1e860_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000026108a1fee0_0;
    %load/vec4 v0000026108a1f080_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026108a01560;
T_17 ;
    %wait E_000002610897d150;
    %load/vec4 v0000026108a1f080_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026108a1fda0, 4;
    %assign/vec4 v0000026108a1dfa0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026108a01560;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026108a200c0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000026108a200c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026108a200c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %load/vec4 v0000026108a200c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026108a200c0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026108a1fda0, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000026108a01560;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026108a200c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000026108a200c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000026108a200c0_0;
    %load/vec4a v0000026108a1fda0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000026108a200c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026108a200c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026108a200c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000026108a016f0;
T_20 ;
    %wait E_000002610897d8d0;
    %load/vec4 v0000026108a1e900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000026108a1f800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a1e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a1e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026108a1e540_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026108a1f1c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026108a1e220_0, 0;
    %assign/vec4 v0000026108a1f260_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000026108a1e0e0_0;
    %assign/vec4 v0000026108a1f260_0, 0;
    %load/vec4 v0000026108a1fb20_0;
    %assign/vec4 v0000026108a1e220_0, 0;
    %load/vec4 v0000026108a1e2c0_0;
    %assign/vec4 v0000026108a1e540_0, 0;
    %load/vec4 v0000026108a1daa0_0;
    %assign/vec4 v0000026108a1f1c0_0, 0;
    %load/vec4 v0000026108a1f760_0;
    %assign/vec4 v0000026108a1e5e0_0, 0;
    %load/vec4 v0000026108a1f620_0;
    %assign/vec4 v0000026108a1f800_0, 0;
    %load/vec4 v0000026108a1fc60_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000026108a1e720_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000261087c9f50;
T_21 ;
    %wait E_000002610897c910;
    %load/vec4 v0000026108a35aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026108a365e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000026108a365e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026108a365e0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002610899cbc0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026108a34060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026108a34ec0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002610899cbc0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000026108a34060_0;
    %inv;
    %assign/vec4 v0000026108a34060_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002610899cbc0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SparseMatrixCount/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026108a34ec0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026108a34ec0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000026108a34380_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
