#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 27 16:31:31 2021
# Process ID: 3584
# Current directory: H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2176 H:\GitR\hw-sw-codesign-projects\lab3_exerciseLCD\lab3_exerciseLCD.xpr
# Log file: H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/vivado.log
# Journal file: H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.xpr
update_compile_order -fileset sources_1
open_bd_design {H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name lcd_8_bits_ip_v1_0_project -directory H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.tmp/lcd_8_bits_ip_v1_0_project h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/src H:/Escritorio/tb_lcd_8_bits_ip_v1_0_S_AXI.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_lcd_8_bits_ip_v1_0_S_AXI [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
export_ip_user_files -of_objects  [get_files h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/src/tb_lcd_8_bits_ip_v1_0_S_AXI.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/src/tb_lcd_8_bits_ip_v1_0_S_AXI.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/src H:/Escritorio/testbench_lcd_8_bits_ip_v1_0_S_AXI.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_lcd_8_bits_ip_v1_0_S_AXI [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
set_property library xil_defaultlib [get_files  h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0_S_AXI.vhd]
set_property library xil_defaultlib [get_files  h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0.vhd]
launch_simulation
source testbench_lcd_8_bits_ip_v1_0_S_AXI.tcl
close_sim
launch_simulation
source testbench_lcd_8_bits_ip_v1_0_S_AXI.tcl
run 200 us
close_sim
launch_simulation
source testbench_lcd_8_bits_ip_v1_0_S_AXI.tcl
close_sim
launch_simulation
source testbench_lcd_8_bits_ip_v1_0_S_AXI.tcl
run 5 us
current_wave_config {Untitled 4}
add_wave {{/testbench_lcd_8_bits_ip_v1_0_S_AXI/lcd_8_bits_ip_v1_0_S_AXI_inst/slv_reg0}} 
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
source testbench_lcd_8_bits_ip_v1_0_S_AXI.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
source testbench_lcd_8_bits_ip_v1_0_S_AXI.tcl
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:lcd_8_bits_ip:1.0 [get_ips  system_lcd_8_bits_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_lcd_8_bits_ip_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets buttons_GPIO] [get_bd_cells buttons]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets switches_GPIO] [get_bd_cells switches]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets led_ip_LED] [get_bd_cells led_ip]
delete_bd_objs [get_bd_intf_ports switches]
delete_bd_objs [get_bd_intf_ports buttons]
delete_bd_objs [get_bd_ports LED]
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/lcd_ip/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins lcd_ip/S_AXI]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.runs/impl_1/system_wrapper.sysdef H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.sdk/system_wrapper.hdf

launch_sdk -workspace H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.sdk -hwspec H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.sdk/system_wrapper.hdf
file copy -force H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.runs/impl_1/system_wrapper.sysdef H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.sdk/system_wrapper.hdf

launch_sdk -workspace H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.sdk -hwspec H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.sdk/system_wrapper.hdf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {btns_5bits}] [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.GPIO_BOARD_INTERFACE {sws_8bits}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_8bits ( DIP switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
set_property name switches [get_bd_cells axi_gpio_0]
set_property name SWITCHES [get_bd_intf_ports sws_8bits]
validate_bd_design
save_bd_design
reset_run synth_1
regenerate_bd_layout
validate_bd_design -force
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.runs/impl_1/system_wrapper.sysdef H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.sdk/system_wrapper.hdf

launch_sdk -workspace H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.sdk -hwspec H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.sdk/system_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name lcd_8_bits_ip_v1_0_project -directory H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.tmp/lcd_8_bits_ip_v1_0_project h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/component.xml
ipx::edit_ip_in_project -upgrade true -name lcd_8_bits_ip_v1_0_project -directory H:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.tmp/lcd_8_bits_ip_v1_0_project h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/component.xml
regenerate_bd_layout
save_bd_design
