static void intc_write32(u32 val, void __iomem *addr)\r\n{\r\niowrite32(val, addr);\r\n}\r\nstatic unsigned int intc_read32(void __iomem *addr)\r\n{\r\nreturn ioread32(addr);\r\n}\r\nstatic void intc_write32_be(u32 val, void __iomem *addr)\r\n{\r\niowrite32be(val, addr);\r\n}\r\nstatic unsigned int intc_read32_be(void __iomem *addr)\r\n{\r\nreturn ioread32be(addr);\r\n}\r\nstatic void intc_enable_or_unmask(struct irq_data *d)\r\n{\r\nunsigned long mask = 1 << d->hwirq;\r\npr_debug("enable_or_unmask: %ld\n", d->hwirq);\r\nif (irqd_is_level_type(d))\r\nwrite_fn(mask, intc_baseaddr + IAR);\r\nwrite_fn(mask, intc_baseaddr + SIE);\r\n}\r\nstatic void intc_disable_or_mask(struct irq_data *d)\r\n{\r\npr_debug("disable: %ld\n", d->hwirq);\r\nwrite_fn(1 << d->hwirq, intc_baseaddr + CIE);\r\n}\r\nstatic void intc_ack(struct irq_data *d)\r\n{\r\npr_debug("ack: %ld\n", d->hwirq);\r\nwrite_fn(1 << d->hwirq, intc_baseaddr + IAR);\r\n}\r\nstatic void intc_mask_ack(struct irq_data *d)\r\n{\r\nunsigned long mask = 1 << d->hwirq;\r\npr_debug("disable_and_ack: %ld\n", d->hwirq);\r\nwrite_fn(mask, intc_baseaddr + CIE);\r\nwrite_fn(mask, intc_baseaddr + IAR);\r\n}\r\nunsigned int get_irq(void)\r\n{\r\nunsigned int hwirq, irq = -1;\r\nhwirq = read_fn(intc_baseaddr + IVR);\r\nif (hwirq != -1U)\r\nirq = irq_find_mapping(root_domain, hwirq);\r\npr_debug("get_irq: hwirq=%d, irq=%d\n", hwirq, irq);\r\nreturn irq;\r\n}\r\nstatic int xintc_map(struct irq_domain *d, unsigned int irq, irq_hw_number_t hw)\r\n{\r\nu32 intr_mask = (u32)d->host_data;\r\nif (intr_mask & (1 << hw)) {\r\nirq_set_chip_and_handler_name(irq, &intc_dev,\r\nhandle_edge_irq, "edge");\r\nirq_clear_status_flags(irq, IRQ_LEVEL);\r\n} else {\r\nirq_set_chip_and_handler_name(irq, &intc_dev,\r\nhandle_level_irq, "level");\r\nirq_set_status_flags(irq, IRQ_LEVEL);\r\n}\r\nreturn 0;\r\n}\r\nstatic int __init xilinx_intc_of_init(struct device_node *intc,\r\nstruct device_node *parent)\r\n{\r\nu32 nr_irq, intr_mask;\r\nint ret;\r\nintc_baseaddr = of_iomap(intc, 0);\r\nBUG_ON(!intc_baseaddr);\r\nret = of_property_read_u32(intc, "xlnx,num-intr-inputs", &nr_irq);\r\nif (ret < 0) {\r\npr_err("%s: unable to read xlnx,num-intr-inputs\n", __func__);\r\nreturn -EINVAL;\r\n}\r\nret = of_property_read_u32(intc, "xlnx,kind-of-intr", &intr_mask);\r\nif (ret < 0) {\r\npr_err("%s: unable to read xlnx,kind-of-intr\n", __func__);\r\nreturn -EINVAL;\r\n}\r\nif (intr_mask > (u32)((1ULL << nr_irq) - 1))\r\npr_info(" ERROR: Mismatch in kind-of-intr param\n");\r\npr_info("%s: num_irq=%d, edge=0x%x\n",\r\nintc->full_name, nr_irq, intr_mask);\r\nwrite_fn = intc_write32;\r\nread_fn = intc_read32;\r\nwrite_fn(0, intc_baseaddr + IER);\r\nwrite_fn(0xffffffff, intc_baseaddr + IAR);\r\nwrite_fn(MER_HIE | MER_ME, intc_baseaddr + MER);\r\nif (!(read_fn(intc_baseaddr + MER) & (MER_HIE | MER_ME))) {\r\nwrite_fn = intc_write32_be;\r\nread_fn = intc_read32_be;\r\nwrite_fn(MER_HIE | MER_ME, intc_baseaddr + MER);\r\n}\r\nroot_domain = irq_domain_add_linear(intc, nr_irq, &xintc_irq_domain_ops,\r\n(void *)intr_mask);\r\nirq_set_default_host(root_domain);\r\nreturn 0;\r\n}
