# Single-Cycle-Processor
Implementing a basic single cycle processor in verilog

Simulation Results Demonstarting the following instructions
MOV ACC, R1 ; Load R1 in ACC
XRA R1 ; clears ACC
ADD R5 ; ACC+R5
ADD R6; ACC + R6 (which is R5+R6)
MOV R7, ACC;

![Uploading image.pngâ€¦]()

