#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov 22 21:46:42 2022
# Process ID: 9596
# Current directory: E:/lab5/adv3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2104 E:\lab5\adv3\adv3.xpr
# Log file: E:/lab5/adv3/vivado.log
# Journal file: E:/lab5/adv3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/lab5/adv3/adv3.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/lab5/adv3/adv3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Greatest_Common_Divisor_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Greatest_Common_Divisor_t_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xelab -wto 459564698ac84effa5b8b8ddab925d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Greatest_Common_Divisor_t_behav xil_defaultlib.Greatest_Common_Divisor_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 459564698ac84effa5b8b8ddab925d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Greatest_Common_Divisor_t_behav xil_defaultlib.Greatest_Common_Divisor_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Greatest_Common_Divisor_t_behav -key {Behavioral:sim_1:Functional:Greatest_Common_Divisor_t} -tclbatch {Greatest_Common_Divisor_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Greatest_Common_Divisor_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Greatest_Common_Divisor_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Greatest_Common_Divisor_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Greatest_Common_Divisor_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xelab -wto 459564698ac84effa5b8b8ddab925d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Greatest_Common_Divisor_t_behav xil_defaultlib.Greatest_Common_Divisor_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 459564698ac84effa5b8b8ddab925d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Greatest_Common_Divisor_t_behav xil_defaultlib.Greatest_Common_Divisor_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Greatest_Common_Divisor
Compiling module xil_defaultlib.Greatest_Common_Divisor_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Greatest_Common_Divisor_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Greatest_Common_Divisor_t_behav -key {Behavioral:sim_1:Functional:Greatest_Common_Divisor_t} -tclbatch {Greatest_Common_Divisor_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Greatest_Common_Divisor_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Greatest_Common_Divisor_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Greatest_Common_Divisor_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Greatest_Common_Divisor_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xelab -wto 459564698ac84effa5b8b8ddab925d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Greatest_Common_Divisor_t_behav xil_defaultlib.Greatest_Common_Divisor_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 459564698ac84effa5b8b8ddab925d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Greatest_Common_Divisor_t_behav xil_defaultlib.Greatest_Common_Divisor_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Greatest_Common_Divisor
Compiling module xil_defaultlib.Greatest_Common_Divisor_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Greatest_Common_Divisor_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Greatest_Common_Divisor_t_behav -key {Behavioral:sim_1:Functional:Greatest_Common_Divisor_t} -tclbatch {Greatest_Common_Divisor_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Greatest_Common_Divisor_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Greatest_Common_Divisor_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.992 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Greatest_Common_Divisor_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Greatest_Common_Divisor_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
ERROR: [VRFC 10-4982] syntax error near '<' [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v:33]
ERROR: [VRFC 10-2967] 'CAL' is not a task [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v:33]
ERROR: [VRFC 10-2989] 'next' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v:40]
ERROR: [VRFC 10-2865] module 'Greatest_Common_Divisor' ignored due to previous errors [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Greatest_Common_Divisor_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Greatest_Common_Divisor_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xelab -wto 459564698ac84effa5b8b8ddab925d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Greatest_Common_Divisor_t_behav xil_defaultlib.Greatest_Common_Divisor_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 459564698ac84effa5b8b8ddab925d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Greatest_Common_Divisor_t_behav xil_defaultlib.Greatest_Common_Divisor_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Greatest_Common_Divisor
Compiling module xil_defaultlib.Greatest_Common_Divisor_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Greatest_Common_Divisor_t_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xsim.dir/Greatest_Common_Divisor_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xsim.dir/Greatest_Common_Divisor_t_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 22 22:14:00 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 22 22:14:00 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Greatest_Common_Divisor_t_behav -key {Behavioral:sim_1:Functional:Greatest_Common_Divisor_t} -tclbatch {Greatest_Common_Divisor_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Greatest_Common_Divisor_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Greatest_Common_Divisor_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Greatest_Common_Divisor_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Greatest_Common_Divisor_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xelab -wto 459564698ac84effa5b8b8ddab925d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Greatest_Common_Divisor_t_behav xil_defaultlib.Greatest_Common_Divisor_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 459564698ac84effa5b8b8ddab925d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Greatest_Common_Divisor_t_behav xil_defaultlib.Greatest_Common_Divisor_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Greatest_Common_Divisor
Compiling module xil_defaultlib.Greatest_Common_Divisor_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Greatest_Common_Divisor_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Greatest_Common_Divisor_t_behav -key {Behavioral:sim_1:Functional:Greatest_Common_Divisor_t} -tclbatch {Greatest_Common_Divisor_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Greatest_Common_Divisor_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Greatest_Common_Divisor_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Greatest_Common_Divisor_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Greatest_Common_Divisor_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xelab -wto 459564698ac84effa5b8b8ddab925d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Greatest_Common_Divisor_t_behav xil_defaultlib.Greatest_Common_Divisor_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 459564698ac84effa5b8b8ddab925d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Greatest_Common_Divisor_t_behav xil_defaultlib.Greatest_Common_Divisor_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Greatest_Common_Divisor
Compiling module xil_defaultlib.Greatest_Common_Divisor_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Greatest_Common_Divisor_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Greatest_Common_Divisor_t_behav -key {Behavioral:sim_1:Functional:Greatest_Common_Divisor_t} -tclbatch {Greatest_Common_Divisor_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Greatest_Common_Divisor_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Greatest_Common_Divisor_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.621 ; gain = 44.578
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Greatest_Common_Divisor_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Greatest_Common_Divisor_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor_t
ERROR: [VRFC 10-2989] 'rstn' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:27]
ERROR: [VRFC 10-2989] 'i' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:30]
ERROR: [VRFC 10-2989] 'en' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:31]
ERROR: [VRFC 10-2989] 'A' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:32]
ERROR: [VRFC 10-2989] 'B' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:33]
ERROR: [VRFC 10-2989] 'gcd_ref' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:34]
ERROR: [VRFC 10-2953] 'gcd' is not a function [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:34]
ERROR: [VRFC 10-2989] 'lcm_ref' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:35]
ERROR: [VRFC 10-2989] 'vld_out' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:36]
ERROR: [VRFC 10-2865] module 'Greatest_Common_Divisor_t' ignored due to previous errors [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Greatest_Common_Divisor_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Greatest_Common_Divisor_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor_t
ERROR: [VRFC 10-2989] 'rstn' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:27]
ERROR: [VRFC 10-2989] 'i' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:30]
ERROR: [VRFC 10-2989] 'en' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:31]
ERROR: [VRFC 10-2989] 'A' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:32]
ERROR: [VRFC 10-2989] 'B' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:33]
ERROR: [VRFC 10-2865] module 'Greatest_Common_Divisor_t' ignored due to previous errors [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Greatest_Common_Divisor_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Greatest_Common_Divisor_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor_t
ERROR: [VRFC 10-2989] 'rstn' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:27]
ERROR: [VRFC 10-2989] 'i' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:30]
ERROR: [VRFC 10-2989] 'en' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:31]
ERROR: [VRFC 10-2989] 'A' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:32]
ERROR: [VRFC 10-2989] 'B' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:33]
ERROR: [VRFC 10-2865] module 'Greatest_Common_Divisor_t' ignored due to previous errors [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Greatest_Common_Divisor_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Greatest_Common_Divisor_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor_t
ERROR: [VRFC 10-2989] 'rstn' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:27]
ERROR: [VRFC 10-2989] 'i' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:30]
ERROR: [VRFC 10-2989] 'en' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:31]
ERROR: [VRFC 10-2989] 'A' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:32]
ERROR: [VRFC 10-2989] 'B' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:33]
ERROR: [VRFC 10-2865] module 'Greatest_Common_Divisor_t' ignored due to previous errors [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Greatest_Common_Divisor_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Greatest_Common_Divisor_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor_t
ERROR: [VRFC 10-2989] 'rstn' is not declared [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:28]
ERROR: [VRFC 10-2865] module 'Greatest_Common_Divisor_t' ignored due to previous errors [C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/lab5/adv3/adv3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 22 22:39:10 2022...
