
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088814                       # Number of seconds simulated
sim_ticks                                 88814369000                       # Number of ticks simulated
final_tick                               760858011500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66623                       # Simulator instruction rate (inst/s)
host_op_rate                                   127870                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               59170910                       # Simulator tick rate (ticks/s)
host_mem_usage                                2354852                       # Number of bytes of host memory used
host_seconds                                  1500.98                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     191930411                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            493632                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          19111744                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19605376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       493632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          493632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     13137152                       # Number of bytes written to this memory
system.physmem.bytes_written::total          13137152                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               7713                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             298621                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                306334                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          205268                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               205268                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              5558020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            215187522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               220745542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         5558020                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5558020                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         147916966                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              147916966                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         147916966                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             5558020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           215187522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              368662508                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         289910                       # number of replacements
system.l2.tagsinuse                      15959.766525                       # Cycle average of tags in use
system.l2.total_refs                          3350486                       # Total number of references to valid blocks.
system.l2.sampled_refs                         306157                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.943686                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   709935564000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          8259.115384                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst            2119.895092                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            5580.756050                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.504096                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.129388                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.340622                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.974107                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst              2656952                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               455849                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3112801                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           407642                       # number of Writeback hits
system.l2.Writeback_hits::total                407642                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   50                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              41535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41535                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst               2656952                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                497384                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3154336                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              2656952                       # number of overall hits
system.l2.overall_hits::cpu.data               497384                       # number of overall hits
system.l2.overall_hits::total                 3154336                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               7738                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             129006                       # number of ReadReq misses
system.l2.ReadReq_misses::total                136744                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data             369                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                369                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           169616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              169616                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                7738                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              298622                       # number of demand (read+write) misses
system.l2.demand_misses::total                 306360                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               7738                       # number of overall misses
system.l2.overall_misses::cpu.data             298622                       # number of overall misses
system.l2.overall_misses::total                306360                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    410507500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   6828719500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7239227000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data     12962500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12962500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   8863523500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8863523500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     410507500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   15692243000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16102750500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    410507500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  15692243000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16102750500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst          2664690                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           584855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3249545                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       407642                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            407642                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           419                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              419                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         211151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211151                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           2664690                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            796006                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3460696                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          2664690                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           796006                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3460696                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.002904                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.220578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.042081                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.880668                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.880668                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.803292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.803292                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002904                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.375150                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088526                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002904                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.375150                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088526                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53050.852934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52933.348061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52939.997367                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data 35128.726287                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 35128.726287                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52256.411541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52256.411541                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53050.852934                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52548.851056                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52561.530552                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53050.852934                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52548.851056                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52561.530552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               205268                       # number of writebacks
system.l2.writebacks::total                    205268                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu.inst              25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 25                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst               25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  25                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst              25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 25                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst          7713                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        129006                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           136719                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data          369                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           369                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       169616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         169616                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           7713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         298622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            306335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          7713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        298622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           306335                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    315718500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   5253195000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5568913500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data     14826000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14826000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   6787835500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6787835500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    315718500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  12041030500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12356749000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    315718500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  12041030500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12356749000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.002895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.220578                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.042073                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.880668                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.880668                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.803292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.803292                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.375150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.088518                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.375150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.088518                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40933.294438                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40720.547881                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40732.549975                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 40178.861789                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40178.861789                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40018.839614                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40018.839614                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40933.294438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40321.980631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40337.372484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40933.294438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40321.980631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40337.372484                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                32156503                       # Number of BP lookups
system.cpu.branchPred.condPredicted          32156503                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3497733                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             24357107                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                18448075                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.740009                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        177628738                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           67030308                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      144063848                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    32156503                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           18448075                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      79618470                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                18859833                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                6038214                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                 3126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         25226                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  23406062                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1473746                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          168067655                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.629968                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.863706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 90171225     53.65%     53.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5050536      3.01%     56.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8563494      5.10%     61.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  5362225      3.19%     64.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 58920175     35.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            168067655                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.181032                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.811039                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 71094648                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5684853                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  75553886                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                381990                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               15352260                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              267142512                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                     2                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               15352260                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 73473948                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4344555                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            574                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  73474625                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1421675                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              260102805                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                239655                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 118122                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                787305                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents               29                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           285273008                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             644335013                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        644068696                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            266317                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             212114256                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 73158715                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  9                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2837473                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33062846                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            20372544                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            726639                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           379187                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  245910774                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6671                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 225555766                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4532763                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        51272836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     72265818                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           6491                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     168067655                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.342053                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.422534                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            78105283     46.47%     46.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16123806      9.59%     56.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            23362750     13.90%     69.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            39196804     23.32%     93.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11279012      6.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       168067655                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                11281884     99.87%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 14893      0.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1096982      0.49%      0.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             175358511     77.75%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               64587      0.03%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30301496     13.43%     91.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18734190      8.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              225555766                       # Type of FU issued
system.cpu.iq.rate                           1.269816                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    11296777                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.050084                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          634810991                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         297090798                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    219586300                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              197733                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             106636                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        89499                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              235649766                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  105795                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2827487                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      8219484                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        51193                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7239                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      4589968                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        18202                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3543                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               15352260                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1911454                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                100931                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           245917445                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            368182                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33062846                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             20372544                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 96                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  39055                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1755                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7239                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2256864                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1554116                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3810980                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             222035312                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              29444180                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3520451                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     47600335                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 25103019                       # Number of branches executed
system.cpu.iew.exec_stores                   18156155                       # Number of stores executed
system.cpu.iew.exec_rate                     1.249997                       # Inst execution rate
system.cpu.iew.wb_sent                      220663143                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     219675799                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 144581837                       # num instructions producing a value
system.cpu.iew.wb_consumers                 226802298                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.236713                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637480                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        53994287                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             180                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3500396                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    152715395                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.256785                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.579651                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     82305941     53.89%     53.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17165897     11.24%     65.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     10345283      6.77%     71.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     17519148     11.47%     83.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     25379126     16.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    152715395                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              191930411                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       40625927                       # Number of memory references committed
system.cpu.commit.loads                      24843357                       # Number of loads committed
system.cpu.commit.membars                         180                       # Number of memory barriers committed
system.cpu.commit.branches                   22839767                       # Number of branches committed
system.cpu.commit.fp_insts                      86906                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 191490125                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              25379126                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    373260967                       # The number of ROB reads
system.cpu.rob.rob_writes                   507260841                       # The number of ROB writes
system.cpu.timesIdled                         1370038                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         9561083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     191930411                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               1.776287                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.776287                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.562972                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.562972                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                442982525                       # number of integer regfile reads
system.cpu.int_regfile_writes               242222773                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    152238                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    77084                       # number of floating regfile writes
system.cpu.misc_regfile_reads                98395680                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                2664666                       # number of replacements
system.cpu.icache.tagsinuse                475.467565                       # Cycle average of tags in use
system.cpu.icache.total_refs                 20591466                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                2665178                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   7.726113                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           687073172000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     475.467565                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.928648                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.928648                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     20591466                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20591466                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      20591466                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20591466                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     20591466                       # number of overall hits
system.cpu.icache.overall_hits::total        20591466                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      2814596                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2814596                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      2814596                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2814596                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      2814596                       # number of overall misses
system.cpu.icache.overall_misses::total       2814596                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  35999306000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35999306000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  35999306000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35999306000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  35999306000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35999306000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     23406062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23406062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     23406062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23406062                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     23406062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23406062                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.120251                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.120251                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.120251                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.120251                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.120251                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.120251                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12790.221403                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12790.221403                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12790.221403                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12790.221403                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12790.221403                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12790.221403                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          510                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.454545                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       149363                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       149363                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       149363                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       149363                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       149363                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       149363                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      2665233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2665233                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      2665233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2665233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      2665233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2665233                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  29695209500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  29695209500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  29695209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  29695209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  29695209500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  29695209500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.113869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.113869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.113869                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.113869                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.113869                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.113869                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11141.693616                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11141.693616                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11141.693616                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11141.693616                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11141.693616                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11141.693616                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 795494                       # number of replacements
system.cpu.dcache.tagsinuse                511.761834                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 41187010                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 796006                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  51.742085                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           672195659000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.761834                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999535                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999535                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     25616081                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25616081                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15570510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15570510                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      41186591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         41186591                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     41186591                       # number of overall hits
system.cpu.dcache.overall_hits::total        41186591                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       805766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        805766                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       212057                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       212057                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1017823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1017823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1017823                       # number of overall misses
system.cpu.dcache.overall_misses::total       1017823                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  17960021000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17960021000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   9947744999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9947744999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  27907765999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27907765999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  27907765999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27907765999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26421847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26421847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15782567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15782567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     42204414                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     42204414                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     42204414                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42204414                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.030496                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030496                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013436                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.024117                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.024117                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024117                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22289.375576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22289.375576                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46910.712681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46910.712681                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27419.075811                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27419.075811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27419.075811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27419.075811                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       128717                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4159                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.949026                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       407642                       # number of writebacks
system.cpu.dcache.writebacks::total            407642                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       220851                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       220851                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          547                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          547                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       221398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       221398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       221398                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       221398                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       584915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       584915                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       211510                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       211510                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       796425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       796425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       796425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       796425                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  12016933000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12016933000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   9513873499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9513873499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  21530806499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21530806499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  21530806499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21530806499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.022138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018871                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018871                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018871                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018871                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20544.750947                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20544.750947                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44980.726675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44980.726675                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27034.317731                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27034.317731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27034.317731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27034.317731                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
