# Loading project multi_line_direct_mapped_cache_test
# Compile of Microprocessor.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.microprocessor_tb -L cycloneive_ver -L altera_mf_ver -L altera_ver
# vsim work.microprocessor_tb -L cycloneive_ver -L altera_mf_ver -L altera_ver 
# Start time: 18:24:43 on Nov 18,2022
# Loading work.microprocessor_tb
# Loading work.Microprocessor
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 40, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v Line: 18
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'data_bus'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'zero_flag'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(18): [TFMPC] - Missing connection for port 'q_tmp'.
# Loading altera_ver.PRIM_GDFF_LOW
do wave.do
add wave -position insertpoint  \
sim:/microprocessor_tb/cache_rdline \
sim:/microprocessor_tb/cache_wrline
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/wave.do}
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(44)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v line 44
# Compile of Microprocessor.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb
# End time: 18:50:33 on Nov 18,2022, Elapsed time: 0:25:50
# Errors: 0, Warnings: 25
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb 
# Start time: 18:50:33 on Nov 18,2022
# Loading work.microprocessor_tb
# Loading work.Microprocessor
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 40, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'hold_count'. The port definition is at: /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/Microprocessor.vo(69).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v Line: 17
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'data_bus'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'q_tmp'.
# Loading altera_ver.PRIM_GDFF_LOW
do wave.do
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(43)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v line 43
# Compile of Microprocessor.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb
# End time: 18:52:00 on Nov 18,2022, Elapsed time: 0:01:27
# Errors: 0, Warnings: 22
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb 
# Start time: 18:52:00 on Nov 18,2022
# Loading work.microprocessor_tb
# Loading work.Microprocessor
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 40, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'hold_count'. The port definition is at: /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/Microprocessor.vo(69).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v Line: 17
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'data_bus'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'q_tmp'.
# Loading altera_ver.PRIM_GDFF_LOW
do wave.do
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v(43)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/simulation/modelsim/microprocessor_tb.v line 43
