TimeQuest Timing Analyzer report for an108_adda_vga_test
Tue Mar 05 15:28:26 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. MTBF Summary
 29. Synchronizer Summary
 30. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 31. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 32. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Setup: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Hold: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. MTBF Summary
 61. Synchronizer Summary
 62. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 70. Fast 1200mV 0C Model Setup Summary
 71. Fast 1200mV 0C Model Hold Summary
 72. Fast 1200mV 0C Model Recovery Summary
 73. Fast 1200mV 0C Model Removal Summary
 74. Fast 1200mV 0C Model Minimum Pulse Width Summary
 75. Fast 1200mV 0C Model Setup: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Setup: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'
 78. Fast 1200mV 0C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Hold: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'
 80. Fast 1200mV 0C Model Hold: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Propagation Delay
 90. Minimum Propagation Delay
 91. MTBF Summary
 92. Synchronizer Summary
 93. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
101. Multicorner Timing Analysis Summary
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Propagation Delay
107. Minimum Propagation Delay
108. Board Trace Model Assignments
109. Input Transition Times
110. Signal Integrity Metrics (Slow 1200mv 0c Model)
111. Signal Integrity Metrics (Slow 1200mv 85c Model)
112. Signal Integrity Metrics (Fast 1200mv 0c Model)
113. Setup Transfers
114. Hold Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths
118. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; an108_adda_vga_test                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; clk    ; adda_pll_m0|altpll_component|auto_generated|pll1|inclk[0]  ; { adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] }  ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; Generated ; 31.200 ; 32.05 MHz ; 0.000 ; 15.600 ; 50.00      ; 39        ; 25          ;       ;        ;           ;            ; false    ; clk    ; adda_pll_m0|altpll_component|auto_generated|pll1|inclk[0]  ; { adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] }  ;
; clk                                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk }                                                      ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384 ; 65.0 MHz  ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; clk    ; video_pll_m0|altpll_component|auto_generated|pll1|inclk[0] ; { video_pll_m0|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                       ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                           ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; 106.12 MHz ; 106.12 MHz      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 129.52 MHz ; 129.52 MHz      ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;                                                ;
; 277.62 MHz ; 238.04 MHz      ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 4.398  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 5.961  ; 0.000         ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 23.479 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.439 ; 0.000         ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 0.440 ; 0.000         ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 0.450 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 3.720  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 7.412  ; 0.000         ;
; clk                                                      ; 9.832  ; 0.000         ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 15.315 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 4.398 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 5.436 ; rom_addr[0]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.484      ;
; 5.582 ; rom_addr[0]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.338      ;
; 5.604 ; rom_addr[0]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.316      ;
; 5.630 ; rom_addr[1]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.290      ;
; 5.661 ; rom_addr[2]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.259      ;
; 5.691 ; rom_addr[2]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.229      ;
; 5.728 ; rom_addr[0]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.192      ;
; 5.750 ; rom_addr[0]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.170      ;
; 5.759 ; rom_addr[1]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.161      ;
; 5.775 ; rom_addr[3]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.145      ;
; 5.776 ; rom_addr[1]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.144      ;
; 5.807 ; rom_addr[2]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.113      ;
; 5.809 ; rom_addr[4]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.111      ;
; 5.837 ; rom_addr[2]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.083      ;
; 5.839 ; rom_addr[4]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.081      ;
; 5.874 ; rom_addr[0]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.046      ;
; 5.896 ; rom_addr[0]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.024      ;
; 5.904 ; rom_addr[3]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.016      ;
; 5.905 ; rom_addr[1]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.015      ;
; 5.920 ; rom_addr[5]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.000      ;
; 5.921 ; rom_addr[3]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.999      ;
; 5.922 ; rom_addr[1]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.998      ;
; 5.953 ; rom_addr[2]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.967      ;
; 5.954 ; rom_addr[6]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.966      ;
; 5.955 ; rom_addr[4]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.965      ;
; 5.983 ; rom_addr[2]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.937      ;
; 5.984 ; rom_addr[6]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.936      ;
; 5.985 ; rom_addr[4]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.935      ;
; 6.049 ; rom_addr[5]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.871      ;
; 6.050 ; rom_addr[3]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.870      ;
; 6.051 ; rom_addr[1]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.869      ;
; 6.066 ; rom_addr[5]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.854      ;
; 6.067 ; rom_addr[3]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.853      ;
; 6.068 ; rom_addr[1]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.852      ;
; 6.069 ; rom_addr[7]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.851      ;
; 6.480 ; rom_addr[0]                                                                                                     ; rom_addr[1]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.440      ;
; 6.625 ; rom_addr[7]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.295      ;
; 6.631 ; rom_addr[8]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.289      ;
; 6.634 ; rom_addr[5]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.286      ;
; 6.635 ; rom_addr[3]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.285      ;
; 6.636 ; rom_addr[1]                                                                                                     ; rom_addr[1]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.284      ;
; 6.652 ; rom_addr[6]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.268      ;
; 6.652 ; rom_addr[2]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.268      ;
; 6.653 ; rom_addr[4]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.267      ;
; 6.726 ; rom_addr[7]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 1.636      ;
; 6.773 ; rom_addr[8]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 1.589      ;
; 6.782 ; rom_addr[5]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 1.580      ;
; 7.058 ; rom_addr[6]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 1.304      ;
; 7.062 ; rom_addr[0]                                                                                                     ; rom_addr[0]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 0.858      ;
; 7.066 ; rom_addr[2]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 1.296      ;
; 7.093 ; rom_addr[1]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 1.269      ;
; 7.094 ; rom_addr[4]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 1.268      ;
; 7.100 ; rom_addr[0]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 1.262      ;
; 7.141 ; rom_addr[3]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 1.221      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.961 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.499     ; 8.925      ;
; 6.202 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.466     ; 8.717      ;
; 6.262 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.466     ; 8.657      ;
; 6.294 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.465     ; 8.626      ;
; 6.313 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.498     ; 8.574      ;
; 6.341 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.503     ; 8.541      ;
; 6.389 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.503     ; 8.493      ;
; 6.428 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.466     ; 8.491      ;
; 6.430 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.466     ; 8.489      ;
; 6.432 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.466     ; 8.487      ;
; 6.470 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.498     ; 8.417      ;
; 6.500 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.498     ; 8.387      ;
; 6.520 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.498     ; 8.367      ;
; 6.526 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.498     ; 8.361      ;
; 6.526 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.480     ; 8.379      ;
; 6.527 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.498     ; 8.360      ;
; 6.530 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.480     ; 8.375      ;
; 6.563 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.503     ; 8.319      ;
; 6.579 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.473     ; 8.333      ;
; 6.581 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.498     ; 8.306      ;
; 6.605 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.479     ; 8.301      ;
; 6.639 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.473     ; 8.273      ;
; 6.655 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.495     ; 8.235      ;
; 6.665 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.484     ; 8.236      ;
; 6.669 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.484     ; 8.232      ;
; 6.671 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.472     ; 8.242      ;
; 6.689 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.482     ; 8.214      ;
; 6.690 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.482     ; 8.213      ;
; 6.692 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.482     ; 8.211      ;
; 6.694 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.482     ; 8.209      ;
; 6.695 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.482     ; 8.208      ;
; 6.696 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.482     ; 8.207      ;
; 6.704 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.500     ; 8.181      ;
; 6.705 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.495     ; 8.185      ;
; 6.705 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.500     ; 8.180      ;
; 6.707 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.500     ; 8.178      ;
; 6.709 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.500     ; 8.176      ;
; 6.710 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.500     ; 8.175      ;
; 6.711 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.495     ; 8.179      ;
; 6.711 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.500     ; 8.174      ;
; 6.712 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.495     ; 8.178      ;
; 6.766 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.495     ; 8.124      ;
; 6.805 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.473     ; 8.107      ;
; 6.807 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.473     ; 8.105      ;
; 6.809 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.473     ; 8.103      ;
; 6.824 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.498     ; 8.063      ;
; 6.826 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.498     ; 8.061      ;
; 6.827 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.503     ; 8.055      ;
; 6.832 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.503     ; 8.050      ;
; 6.834 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.479     ; 8.072      ;
; 6.841 ; osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datad[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.503     ; 8.041      ;
; 6.853 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.500     ; 8.032      ;
; 6.879 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.485     ; 8.021      ;
; 6.890 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.485     ; 8.010      ;
; 6.896 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.485     ; 8.004      ;
; 6.902 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.485     ; 7.998      ;
; 6.904 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.485     ; 7.996      ;
; 6.904 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.485     ; 7.996      ;
; 6.959 ; osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datad[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.492     ; 7.934      ;
; 6.984 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.496     ; 7.905      ;
; 7.002 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.485     ; 7.898      ;
; 7.009 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.485     ; 7.891      ;
; 7.012 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.501     ; 7.872      ;
; 7.012 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.499     ; 7.874      ;
; 7.014 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.499     ; 7.872      ;
; 7.015 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.504     ; 7.866      ;
; 7.020 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.504     ; 7.861      ;
; 7.056 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.506     ; 7.823      ;
; 7.060 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.506     ; 7.819      ;
; 7.060 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.501     ; 7.824      ;
; 7.061 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.506     ; 7.818      ;
; 7.062 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.493     ; 7.830      ;
; 7.065 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.506     ; 7.814      ;
; 7.066 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.493     ; 7.826      ;
; 7.067 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.493     ; 7.825      ;
; 7.071 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.493     ; 7.821      ;
; 7.136 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.487     ; 7.762      ;
; 7.137 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.487     ; 7.761      ;
; 7.138 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.487     ; 7.760      ;
; 7.158 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.487     ; 7.740      ;
; 7.159 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.487     ; 7.739      ;
; 7.164 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.487     ; 7.734      ;
; 7.171 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.496     ; 7.718      ;
; 7.190 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.486     ; 7.709      ;
; 7.196 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.487     ; 7.702      ;
; 7.197 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.486     ; 7.702      ;
; 7.198 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.487     ; 7.700      ;
; 7.203 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.487     ; 7.695      ;
; 7.210 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.491     ; 7.684      ;
; 7.216 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.478     ; 7.691      ;
; 7.234 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.501     ; 7.650      ;
; 7.413 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.482     ; 7.490      ;
; 7.418 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.482     ; 7.485      ;
; 7.419 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.482     ; 7.484      ;
; 7.425 ; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data3[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.478     ; 7.482      ;
; 7.426 ; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data3[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.478     ; 7.481      ;
; 7.431 ; osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data2[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.482     ; 7.472      ;
; 7.432 ; osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data2[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.482     ; 7.471      ;
; 7.435 ; osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data2[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.482     ; 7.468      ;
; 7.438 ; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data3[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.478     ; 7.469      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 23.479 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 7.602      ;
; 23.479 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 7.602      ;
; 23.616 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 7.465      ;
; 23.887 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 7.194      ;
; 23.887 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 7.194      ;
; 24.017 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 7.064      ;
; 24.024 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 7.057      ;
; 24.062 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 7.019      ;
; 24.062 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 7.019      ;
; 24.199 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.882      ;
; 24.288 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.793      ;
; 24.288 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.793      ;
; 24.305 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 6.778      ;
; 24.305 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 6.778      ;
; 24.356 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.725      ;
; 24.356 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.725      ;
; 24.425 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.656      ;
; 24.425 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.656      ;
; 24.470 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 6.613      ;
; 24.487 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.594      ;
; 24.487 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.594      ;
; 24.493 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.588      ;
; 24.520 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.561      ;
; 24.520 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.561      ;
; 24.600 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.481      ;
; 24.616 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 6.467      ;
; 24.616 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 6.467      ;
; 24.624 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.457      ;
; 24.635 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.446      ;
; 24.635 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.446      ;
; 24.653 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.428      ;
; 24.653 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.428      ;
; 24.657 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.424      ;
; 24.772 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.309      ;
; 24.781 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 6.302      ;
; 24.790 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.291      ;
; 24.792 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.289      ;
; 24.792 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.289      ;
; 24.826 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.255      ;
; 24.842 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 6.241      ;
; 24.894 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.187      ;
; 24.922 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.159      ;
; 24.922 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.159      ;
; 24.929 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.152      ;
; 25.025 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.056      ;
; 25.058 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.023      ;
; 25.059 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 6.022      ;
; 25.091 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.992      ;
; 25.091 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.992      ;
; 25.153 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.930      ;
; 25.173 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.908      ;
; 25.191 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.890      ;
; 25.206 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.875      ;
; 25.206 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.875      ;
; 25.228 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.855      ;
; 25.263 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.820      ;
; 25.263 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.820      ;
; 25.283 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.800      ;
; 25.283 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.800      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[14] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.290 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[15] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.082     ; 5.829      ;
; 25.295 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.786      ;
; 25.295 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.786      ;
; 25.316 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.767      ;
; 25.316 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.767      ;
; 25.330 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.751      ;
; 25.343 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.738      ;
; 25.382 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.701      ;
; 25.382 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.701      ;
; 25.389 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.692      ;
; 25.389 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.692      ;
; 25.389 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.694      ;
; 25.389 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.694      ;
; 25.400 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.683      ;
; 25.420 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.663      ;
; 25.432 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.649      ;
; 25.453 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.630      ;
; 25.460 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.621      ;
; 25.492 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.591      ;
; 25.492 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.591      ;
; 25.495 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.588      ;
; 25.495 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.588      ;
; 25.519 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.564      ;
; 25.526 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.120     ; 5.555      ;
; 25.526 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.557      ;
; 25.586 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.118     ; 5.497      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.439 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.175      ;
; 0.448 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[0]                         ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.185      ;
; 0.452 ; color_bar:color_bar_m0|hs_reg                                                                                         ; color_bar:color_bar_m0|hs_reg                                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; color_bar:color_bar_m0|active_x[0]                                                                                    ; color_bar:color_bar_m0|active_x[0]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|h_active                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; color_bar:color_bar_m0|vs_reg                                                                                         ; color_bar:color_bar_m0|vs_reg                                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[9]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; color_bar:color_bar_m0|v_cnt[8]                                                                                       ; color_bar:color_bar_m0|v_cnt[8]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; color_bar:color_bar_m0|h_cnt[10]                                                                                      ; color_bar:color_bar_m0|h_cnt[10]                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.502 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                     ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; color_bar:color_bar_m0|hs_reg                                                                                         ; color_bar:color_bar_m0|hs_reg_d0                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.503 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|hs_d0                                                       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|hs_d1                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; color_bar:color_bar_m0|vs_reg                                                                                         ; color_bar:color_bar_m0|vs_reg_d0                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.524 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[1]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.524 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[8]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.526 ; osd_display:osd_display_m0|osd_ram_addr[4]                                                                            ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.286      ;
; 0.529 ; osd_display:osd_display_m0|osd_ram_addr[13]                                                                           ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.289      ;
; 0.533 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|vs_d1                                                       ; osd_display:osd_display_m0|pos_vs_d0                                                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.827      ;
; 0.537 ; osd_display:osd_display_m0|osd_ram_addr[3]                                                                            ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.297      ;
; 0.540 ; wav_display:wav_display_m0|rdaddress[2]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.197      ;
; 0.540 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.834      ;
; 0.542 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[0]                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.836      ;
; 0.545 ; wav_display:wav_display_m0|rdaddress[7]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.202      ;
; 0.556 ; wav_display:wav_display_m0|rdaddress[1]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.213      ;
; 0.558 ; wav_display:wav_display_m0|rdaddress[8]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.215      ;
; 0.558 ; wav_display:wav_display_m0|rdaddress[9]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.215      ;
; 0.565 ; wav_display:wav_display_m0|rdaddress[0]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.222      ;
; 0.586 ; osd_display:osd_display_m0|osd_ram_addr[11]                                                                           ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.346      ;
; 0.593 ; osd_display:osd_display_m0|osd_ram_addr[5]                                                                            ; osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component|altsyncram_3r91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.335      ;
; 0.653 ; osd_display:osd_display_m0|osd_ram_addr[12]                                                                           ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.413      ;
; 0.666 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[1]                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.960      ;
; 0.668 ; color_bar:color_bar_m0|v_cnt[8]                                                                                       ; color_bar:color_bar_m0|v_cnt[1]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.669 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|rgb_b_reg[7]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.963      ;
; 0.674 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|rgb_r_reg[7]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.968      ;
; 0.674 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|video_active_d0                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.968      ;
; 0.675 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|rgb_g_reg[7]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.969      ;
; 0.698 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10]                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[3]                                              ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[3]                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[19]                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[19]                                                                       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                   ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.996      ;
; 0.702 ; osd_display:osd_display_m0|osd_ram_addr[9]                                                                            ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.462      ;
; 0.705 ; osd_display:osd_display_m0|pos_vs_d0                                                                                  ; osd_display:osd_display_m0|pos_vs_d1                                                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.999      ;
; 0.708 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                     ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.718 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                     ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.011      ;
; 0.727 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|hs_d0                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.733 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[1]                         ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.470      ;
; 0.738 ; osd_display:osd_display_m0|osd_ram_addr[1]                                                                            ; osd_display:osd_display_m0|osd_ram_addr[1]                                                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[2]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; osd_display:osd_display_m0|osd_ram_addr[2]                                                                            ; osd_display:osd_display_m0|osd_ram_addr[2]                                                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[5]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.743 ; grid_display:grid_display_m0|grid_x[1]                                                                                ; grid_display:grid_display_m0|grid_x[1]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[9]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[9]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[7]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[7]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; grid_display:grid_display_m0|grid_x[3]                                                                                ; grid_display:grid_display_m0|grid_x[3]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[1]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[1]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[9]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[9]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[3]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[3]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[3]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[3]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[1]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[1]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.482      ;
; 0.746 ; color_bar:color_bar_m0|v_cnt[7]                                                                                       ; color_bar:color_bar_m0|v_cnt[7]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[8]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[8]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[2]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[2]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; grid_display:grid_display_m0|grid_x[2]                                                                                ; grid_display:grid_display_m0|grid_x[2]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; grid_display:grid_display_m0|grid_x[4]                                                                                ; grid_display:grid_display_m0|grid_x[4]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; grid_display:grid_display_m0|grid_x[5]                                                                                ; grid_display:grid_display_m0|grid_x[5]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; grid_display:grid_display_m0|grid_x[7]                                                                                ; grid_display:grid_display_m0|grid_x[7]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; color_bar:color_bar_m0|v_cnt[6]                                                                                       ; color_bar:color_bar_m0|v_cnt[6]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; color_bar:color_bar_m0|v_cnt[11]                                                                                      ; color_bar:color_bar_m0|v_cnt[11]                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[6]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[6]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[4]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[4]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[10]                                                   ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[10]                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[2]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[2]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; grid_display:grid_display_m0|grid_x[6]                                                                                ; grid_display:grid_display_m0|grid_x[6]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; color_bar:color_bar_m0|v_cnt[10]                                                                                      ; color_bar:color_bar_m0|v_cnt[10]                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[8]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[8]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; grid_display:grid_display_m0|grid_x[8]                                                                                ; grid_display:grid_display_m0|grid_x[8]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.752 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                    ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; color_bar:color_bar_m0|v_cnt[1]                                                                                       ; color_bar:color_bar_m0|vs_reg                                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.755 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                    ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                    ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                    ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; osd_display:osd_display_m0|osd_ram_addr[0]                                                                            ; osd_display:osd_display_m0|osd_ram_addr[0]                                                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.757 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.761 ; color_bar:color_bar_m0|v_cnt[3]                                                                                       ; color_bar:color_bar_m0|v_cnt[3]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; color_bar:color_bar_m0|h_cnt[3]                                                                                       ; color_bar:color_bar_m0|h_cnt[3]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; osd_display:osd_display_m0|osd_ram_addr[3]                                                                            ; osd_display:osd_display_m0|osd_ram_addr[3]                                                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; wav_display:wav_display_m0|rdaddress[1]                                                                               ; wav_display:wav_display_m0|rdaddress[1]                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                   ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                                      ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.440 ; ad9280_sample:ad9280_sample_m0|sample_cnt[7]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.167      ;
; 0.442 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.179      ;
; 0.446 ; ad9280_sample:ad9280_sample_m0|sample_cnt[4]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.173      ;
; 0.453 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.455 ; ad9280_sample:ad9280_sample_m0|sample_cnt[6]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.182      ;
; 0.464 ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE          ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE                                                                                                ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.471 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.208      ;
; 0.483 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.220      ;
; 0.485 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.222      ;
; 0.488 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.225      ;
; 0.490 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.227      ;
; 0.490 ; ad9280_sample:ad9280_sample_m0|sample_cnt[9]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.217      ;
; 0.497 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.234      ;
; 0.498 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.791      ;
; 0.500 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.504 ; ad9280_sample:ad9280_sample_m0|sample_cnt[1]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.231      ;
; 0.508 ; ad9280_sample:ad9280_sample_m0|sample_cnt[3]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.235      ;
; 0.528 ; ad9280_sample:ad9280_sample_m0|sample_cnt[5]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.255      ;
; 0.528 ; ad9280_sample:ad9280_sample_m0|sample_cnt[8]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.255      ;
; 0.542 ; ad9280_sample:ad9280_sample_m0|sample_cnt[2]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.269      ;
; 0.645 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.649 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.711 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.004      ;
; 0.731 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.024      ;
; 0.759 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[15] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[15]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; ad9280_sample:ad9280_sample_m0|wait_cnt[15]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[15]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; ad9280_sample:ad9280_sample_m0|wait_cnt[3]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[3]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; ad9280_sample:ad9280_sample_m0|wait_cnt[17]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[17]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; ad9280_sample:ad9280_sample_m0|wait_cnt[5]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[5]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; ad9280_sample:ad9280_sample_m0|wait_cnt[1]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[1]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[17]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[29]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; ad9280_sample:ad9280_sample_m0|wait_cnt[29]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[29]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; ad9280_sample:ad9280_sample_m0|wait_cnt[27]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[27]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; ad9280_sample:ad9280_sample_m0|wait_cnt[9]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[9]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.499      ;
; 0.762 ; ad9280_sample:ad9280_sample_m0|wait_cnt[31]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[31]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; ad9280_sample:ad9280_sample_m0|wait_cnt[23]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[23]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; ad9280_sample:ad9280_sample_m0|wait_cnt[7]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[7]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; ad9280_sample:ad9280_sample_m0|wait_cnt[2]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[2]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[14] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[14]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[18] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[18]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[22] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[22]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; ad9280_sample:ad9280_sample_m0|wait_cnt[25]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[25]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; ad9280_sample:ad9280_sample_m0|wait_cnt[10]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[10]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; ad9280_sample:ad9280_sample_m0|wait_cnt[4]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[4]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; ad9280_sample:ad9280_sample_m0|wait_cnt[30]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[30]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; ad9280_sample:ad9280_sample_m0|wait_cnt[8]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[8]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[26]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; ad9280_sample:ad9280_sample_m0|sample_cnt[8]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[8]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; ad9280_sample:ad9280_sample_m0|wait_cnt[28]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[28]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; ad9280_sample:ad9280_sample_m0|wait_cnt[26]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[26]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.768 ; ad9280_sample:ad9280_sample_m0|sample_cnt[3]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[3]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; ad9280_sample:ad9280_sample_m0|sample_cnt[5]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[5]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; ad9280_sample:ad9280_sample_m0|sample_cnt[1]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[1]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; ad9280_sample:ad9280_sample_m0|sample_cnt[7]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[7]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; ad9280_sample:ad9280_sample_m0|sample_cnt[2]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[2]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; ad9280_sample:ad9280_sample_m0|sample_cnt[9]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[9]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; ad9280_sample:ad9280_sample_m0|sample_cnt[4]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[4]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; ad9280_sample:ad9280_sample_m0|sample_cnt[6]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[6]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.775 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.068      ;
; 0.785 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.079      ;
; 0.793 ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.086      ;
; 0.802 ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.529      ;
; 0.802 ; ad9280_sample:ad9280_sample_m0|state.S_WAIT            ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE                                                                                                ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.096      ;
; 0.820 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.113      ;
; 0.828 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.121      ;
; 0.835 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.128      ;
; 0.845 ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE          ; ad9280_sample:ad9280_sample_m0|state.S_WAIT                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.139      ;
; 0.851 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.144      ;
; 0.876 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.169      ;
; 0.915 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.208      ;
; 0.917 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[3]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.210      ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.450 ; rom_addr[3]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.177      ;
; 0.465 ; rom_addr[0]                                                                                                     ; rom_addr[0]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.487 ; rom_addr[4]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.214      ;
; 0.488 ; rom_addr[0]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.215      ;
; 0.488 ; rom_addr[1]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.215      ;
; 0.512 ; rom_addr[2]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.239      ;
; 0.524 ; rom_addr[6]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.251      ;
; 0.754 ; rom_addr[5]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.481      ;
; 0.762 ; rom_addr[4]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; rom_addr[2]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; rom_addr[8]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.490      ;
; 0.763 ; rom_addr[6]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; rom_addr[7]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; rom_addr[3]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; rom_addr[5]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; rom_addr[8]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.782 ; rom_addr[1]                                                                                                     ; rom_addr[1]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.803 ; rom_addr[7]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.530      ;
; 0.968 ; rom_addr[0]                                                                                                     ; rom_addr[1]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.261      ;
; 1.116 ; rom_addr[2]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; rom_addr[4]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; rom_addr[6]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; rom_addr[1]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; rom_addr[3]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; rom_addr[7]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; rom_addr[5]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.134 ; rom_addr[1]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; rom_addr[3]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; rom_addr[5]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.247 ; rom_addr[2]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; rom_addr[4]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; rom_addr[6]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; rom_addr[2]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; rom_addr[4]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.265 ; rom_addr[1]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; rom_addr[3]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; rom_addr[5]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.274 ; rom_addr[1]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; rom_addr[3]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.301 ; rom_addr[0]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.594      ;
; 1.322 ; rom_addr[0]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.615      ;
; 1.387 ; rom_addr[2]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; rom_addr[4]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.396 ; rom_addr[2]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.405 ; rom_addr[1]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.406 ; rom_addr[3]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.414 ; rom_addr[1]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.441 ; rom_addr[0]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.734      ;
; 1.462 ; rom_addr[0]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.755      ;
; 1.527 ; rom_addr[2]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.820      ;
; 1.545 ; rom_addr[1]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.838      ;
; 1.581 ; rom_addr[0]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.874      ;
; 1.602 ; rom_addr[0]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.895      ;
; 1.721 ; rom_addr[0]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.014      ;
; 3.089 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]                                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]                                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]                                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]                                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]                                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]                                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]                                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]                                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]                                                                                                     ;
; 3.730 ; 3.965        ; 0.235          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.731 ; 3.966        ; 0.235          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ;
; 3.731 ; 3.966        ; 0.235          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ;
; 3.731 ; 3.966        ; 0.235          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ;
; 3.731 ; 3.966        ; 0.235          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ;
; 3.731 ; 3.966        ; 0.235          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ;
; 3.731 ; 3.966        ; 0.235          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ;
; 3.731 ; 3.966        ; 0.235          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ;
; 3.731 ; 3.966        ; 0.235          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ;
; 3.781 ; 4.016        ; 0.235          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ;
; 3.781 ; 4.016        ; 0.235          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ;
; 3.781 ; 4.016        ; 0.235          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ;
; 3.781 ; 4.016        ; 0.235          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ;
; 3.781 ; 4.016        ; 0.235          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ;
; 3.781 ; 4.016        ; 0.235          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ;
; 3.781 ; 4.016        ; 0.235          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ;
; 3.781 ; 4.016        ; 0.235          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ;
; 3.783 ; 4.018        ; 0.235          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.870 ; 4.058        ; 0.188          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]                                                                                                     ;
; 3.870 ; 4.058        ; 0.188          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]                                                                                                     ;
; 3.870 ; 4.058        ; 0.188          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]                                                                                                     ;
; 3.870 ; 4.058        ; 0.188          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]                                                                                                     ;
; 3.870 ; 4.058        ; 0.188          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]                                                                                                     ;
; 3.870 ; 4.058        ; 0.188          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]                                                                                                     ;
; 3.870 ; 4.058        ; 0.188          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]                                                                                                     ;
; 3.870 ; 4.058        ; 0.188          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]                                                                                                     ;
; 3.870 ; 4.058        ; 0.188          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]                                                                                                     ;
; 3.967 ; 3.967        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_pll_m0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                   ;
; 3.967 ; 3.967        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_pll_m0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                     ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom_m0|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]|clk                                                                                                 ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]|clk                                                                                                 ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]|clk                                                                                                 ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]|clk                                                                                                 ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]|clk                                                                                                 ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]|clk                                                                                                 ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]|clk                                                                                                 ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]|clk                                                                                                 ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]|clk                                                                                                 ;
; 4.010 ; 4.010        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom_m0|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 4.010 ; 4.010        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]|clk                                                                                                 ;
; 4.010 ; 4.010        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]|clk                                                                                                 ;
; 4.010 ; 4.010        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]|clk                                                                                                 ;
; 4.010 ; 4.010        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]|clk                                                                                                 ;
; 4.010 ; 4.010        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]|clk                                                                                                 ;
; 4.010 ; 4.010        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]|clk                                                                                                 ;
; 4.010 ; 4.010        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]|clk                                                                                                 ;
; 4.010 ; 4.010        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]|clk                                                                                                 ;
; 4.010 ; 4.010        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]|clk                                                                                                 ;
; 4.031 ; 4.031        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_pll_m0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                   ;
; 4.031 ; 4.031        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_pll_m0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data8[10]                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datac[10]                                                                                                    ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|osd_x[0]                                                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|osd_x[1]                                                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|osd_x[2]                                                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[0]                                             ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[1]                                             ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[0]                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[2]                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[4]                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[5]                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[6]                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[8]                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                        ;
; 7.414 ; 7.649        ; 0.235          ; Low Pulse Width  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                                           ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                           ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                                           ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                           ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|pos_vs_d0                                                                                                      ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|pos_vs_d1                                                                                                      ;
; 7.415 ; 7.650        ; 0.235          ; Low Pulse Width  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 7.415 ; 7.650        ; 0.235          ; Low Pulse Width  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component|altsyncram_lp91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 7.415 ; 7.650        ; 0.235          ; Low Pulse Width  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 7.415 ; 7.650        ; 0.235          ; Low Pulse Width  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 7.415 ; 7.650        ; 0.235          ; Low Pulse Width  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|de_d0                                                                           ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|de_d1                                                                           ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|vs_d0                                                                           ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|vs_d1                                                                           ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data1[15]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data2[19]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data2[20]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data2[5]                                                                                                     ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data4[15]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data4[20]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data4[5]                                                                                                     ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data8[20]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data8[5]                                                                                                     ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_dataa[19]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_dataa[20]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_dataa[5]                                                                                                     ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datac[15]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datac[20]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datac[5]                                                                                                     ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datae[10]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datae[15]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datae[19]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datae[20]                                                                                                    ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datae[3]                                                                                                     ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datae[5]                                                                                                     ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[0]                                                                                                   ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[1]                                                                                                   ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[2]                                                                                                   ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[3]                                                                                                   ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[4]                                                                                                   ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[5]                                                                                                   ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[6]                                                                                                   ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[7]                                                                                                   ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[8]                                                                                                   ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[9]                                                                                                   ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|region_active                                                                                                  ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]                                                                        ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                       ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                       ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                        ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]                                                                        ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                        ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]                                                                        ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                        ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                        ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                        ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                        ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                        ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_active                                                                                                           ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_cnt[2]                                                                                                           ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_cnt[5]                                                                                                           ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|vs_reg                                                                                                             ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|vs_reg_d0                                                                                                          ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                                         ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                         ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                                         ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                         ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[0]                                                                      ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                     ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                     ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]                                                                      ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[2]                                                                      ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                      ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[4]                                                                      ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[5]                                                                      ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[6]                                                                      ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.874  ; 9.874        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                          ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                            ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                          ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                            ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 15.315 ; 15.535       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0]                                                                                                ;
; 15.315 ; 15.535       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1]                                                                                                ;
; 15.315 ; 15.535       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2]                                                                                                ;
; 15.315 ; 15.535       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3]                                                                                                ;
; 15.315 ; 15.535       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4]                                                                                                ;
; 15.315 ; 15.535       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5]                                                                                                ;
; 15.315 ; 15.535       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6]                                                                                                ;
; 15.315 ; 15.535       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7]                                                                                                ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE                                                                                                ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|state.S_WAIT                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[16]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[17]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[18]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[19]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[20]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[21]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[22]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[23]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[24]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[25]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[26]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[27]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[28]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[29]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[30]                                                                                                  ;
; 15.316 ; 15.536       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[31]                                                                                                  ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[17]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[18]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[22]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[26]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[29]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30]                                                                                       ;
; 15.317 ; 15.537       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31]                                                                                       ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]                                                                                                 ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[10]                                                                                                ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[1]                                                                                                 ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[2]                                                                                                 ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[3]                                                                                                 ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[4]                                                                                                 ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[5]                                                                                                 ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[6]                                                                                                 ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[7]                                                                                                 ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[8]                                                                                                 ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[9]                                                                                                 ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[0]                                                                                                   ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[10]                                                                                                  ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[11]                                                                                                  ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[12]                                                                                                  ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[13]                                                                                                  ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[14]                                                                                                  ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[15]                                                                                                  ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[1]                                                                                                   ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[2]                                                                                                   ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[3]                                                                                                   ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[4]                                                                                                   ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[5]                                                                                                   ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[6]                                                                                                   ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[7]                                                                                                   ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[8]                                                                                                   ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[9]                                                                                                   ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]                                                                                        ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10]                                                                                       ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11]                                                                                       ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12]                                                                                       ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13]                                                                                       ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[14]                                                                                       ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[15]                                                                                       ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]                                                                                        ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]                                                                                        ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]                                                                                        ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]                                                                                        ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]                                                                                        ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]                                                                                        ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]                                                                                        ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]                                                                                        ;
; 15.319 ; 15.539       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]                                                                                        ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]                                                                                          ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]                                                                                          ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]                                                                                          ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[0]                                                                                          ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[1]                                                                                          ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[2]                                                                                          ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[3]                                                                                          ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[4]                                                                                          ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[5]                                                                                          ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[6]                                                                                          ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                           ;
; 15.320 ; 15.540       ; 0.220          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                           ;
; 15.331 ; 15.566       ; 0.235          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 15.331 ; 15.566       ; 0.235          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_we_reg       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------+
; ad9280_data[*]  ; clk        ; 9.332 ; 9.584 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[0] ; clk        ; 6.354 ; 6.749 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[1] ; clk        ; 6.718 ; 7.090 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[2] ; clk        ; 7.176 ; 7.507 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[3] ; clk        ; 7.352 ; 7.661 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[4] ; clk        ; 8.695 ; 9.009 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[5] ; clk        ; 9.332 ; 9.584 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[6] ; clk        ; 8.802 ; 9.113 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[7] ; clk        ; 8.294 ; 8.624 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------+
; ad9280_data[*]  ; clk        ; -4.448 ; -4.805 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[0] ; clk        ; -5.007 ; -5.382 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[1] ; clk        ; -4.763 ; -5.069 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[2] ; clk        ; -5.439 ; -5.746 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[3] ; clk        ; -4.795 ; -5.115 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[4] ; clk        ; -5.164 ; -5.444 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[5] ; clk        ; -5.442 ; -5.723 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[6] ; clk        ; -5.138 ; -5.463 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[7] ; clk        ; -4.448 ; -4.805 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; ad9708_clk      ; clk        ; 3.123  ;        ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_data[*]  ; clk        ; 5.587  ; 5.255  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[0] ; clk        ; 5.587  ; 5.255  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[1] ; clk        ; 5.401  ; 5.116  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[2] ; clk        ; 5.393  ; 5.094  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[3] ; clk        ; 5.429  ; 5.113  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[4] ; clk        ; 5.105  ; 4.861  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[5] ; clk        ; 5.070  ; 4.822  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[6] ; clk        ; 5.151  ; 4.886  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[7] ; clk        ; 5.124  ; 4.857  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_clk      ; clk        ;        ; 2.945  ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9280_clk      ; clk        ; 3.105  ;        ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_data[*]     ; clk        ; 5.236  ; 5.502  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[0]    ; clk        ; 5.041  ; 5.280  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[1]    ; clk        ; 4.996  ; 5.204  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[2]    ; clk        ; 5.236  ; 5.502  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[3]    ; clk        ; 5.227  ; 5.491  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[4]    ; clk        ; 4.813  ; 4.998  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[5]    ; clk        ; 4.986  ; 5.153  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[6]    ; clk        ; 5.153  ; 5.414  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_sel[*]      ; clk        ; 7.107  ; 7.727  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[4]     ; clk        ; 7.107  ; 7.727  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[5]     ; clk        ; 5.212  ; 5.442  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; ad9280_clk      ; clk        ;        ; 2.927  ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; vga_out_b[*]    ; clk        ; 14.248 ; 13.918 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[0]   ; clk        ; 12.942 ; 12.638 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[1]   ; clk        ; 12.890 ; 12.585 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[2]   ; clk        ; 14.248 ; 13.918 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[3]   ; clk        ; 14.058 ; 13.738 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[4]   ; clk        ; 13.968 ; 13.659 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_g[*]    ; clk        ; 14.209 ; 13.804 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[0]   ; clk        ; 13.785 ; 13.424 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[1]   ; clk        ; 14.209 ; 13.804 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[2]   ; clk        ; 13.086 ; 12.841 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[3]   ; clk        ; 13.604 ; 13.277 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[4]   ; clk        ; 13.050 ; 12.827 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[5]   ; clk        ; 13.061 ; 12.878 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_hs      ; clk        ; 7.377  ; 7.124  ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_r[*]    ; clk        ; 16.832 ; 16.111 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[0]   ; clk        ; 14.487 ; 14.080 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[1]   ; clk        ; 14.227 ; 13.887 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[2]   ; clk        ; 13.987 ; 13.649 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[3]   ; clk        ; 16.832 ; 16.111 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[4]   ; clk        ; 13.902 ; 13.555 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_vs      ; clk        ; 7.449  ; 7.160  ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+-----------------+------------+--------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+-------+------------+----------------------------------------------------------+
; ad9708_clk      ; clk        ; 2.625  ;       ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_data[*]  ; clk        ; 4.503  ; 4.261 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[0] ; clk        ; 5.000  ; 4.676 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[1] ; clk        ; 4.821  ; 4.544 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[2] ; clk        ; 4.814  ; 4.523 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[3] ; clk        ; 4.849  ; 4.540 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[4] ; clk        ; 4.537  ; 4.299 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[5] ; clk        ; 4.503  ; 4.261 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[6] ; clk        ; 4.582  ; 4.323 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[7] ; clk        ; 4.556  ; 4.295 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_clk      ; clk        ;        ; 2.450 ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9280_clk      ; clk        ; 2.606  ;       ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_data[*]     ; clk        ; 4.224  ; 4.406 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[0]    ; clk        ; 4.449  ; 4.682 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[1]    ; clk        ; 4.407  ; 4.611 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[2]    ; clk        ; 4.637  ; 4.897 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[3]    ; clk        ; 4.627  ; 4.886 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[4]    ; clk        ; 4.224  ; 4.406 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[5]    ; clk        ; 4.395  ; 4.560 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[6]    ; clk        ; 4.557  ; 4.812 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_sel[*]      ; clk        ; 4.611  ; 4.837 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[4]     ; clk        ; 6.506  ; 7.120 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[5]     ; clk        ; 4.611  ; 4.837 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; ad9280_clk      ; clk        ;        ; 2.432 ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; vga_out_b[*]    ; clk        ; 6.533  ; 6.325 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[0]   ; clk        ; 6.589  ; 6.381 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[1]   ; clk        ; 6.533  ; 6.325 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[2]   ; clk        ; 7.820  ; 7.501 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[3]   ; clk        ; 7.631  ; 7.322 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[4]   ; clk        ; 7.552  ; 7.253 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_g[*]    ; clk        ; 6.620  ; 6.494 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[0]   ; clk        ; 7.318  ; 7.061 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[1]   ; clk        ; 7.726  ; 7.426 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[2]   ; clk        ; 6.654  ; 6.506 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[3]   ; clk        ; 7.151  ; 6.926 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[4]   ; clk        ; 6.620  ; 6.494 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[5]   ; clk        ; 6.728  ; 6.602 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_hs      ; clk        ; 6.822  ; 6.575 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_r[*]    ; clk        ; 6.943  ; 6.682 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[0]   ; clk        ; 7.510  ; 7.191 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[1]   ; clk        ; 7.569  ; 7.299 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[2]   ; clk        ; 7.344  ; 7.075 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[3]   ; clk        ; 10.159 ; 9.508 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[4]   ; clk        ; 6.943  ; 6.682 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_vs      ; clk        ; 6.890  ; 6.608 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------+
; Propagation Delay                                                 ;
+----------------+--------------+--------+--------+--------+--------+
; Input Port     ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+----------------+--------------+--------+--------+--------+--------+
; ad9280_data[0] ; vga_out_b[0] ; 14.108 ; 13.804 ; 14.388 ; 14.084 ;
; ad9280_data[0] ; vga_out_b[1] ; 14.056 ; 13.751 ; 14.336 ; 14.031 ;
; ad9280_data[0] ; vga_out_b[2] ; 15.414 ; 15.084 ; 15.680 ; 15.332 ;
; ad9280_data[0] ; vga_out_b[3] ; 15.224 ; 14.904 ; 15.490 ; 15.152 ;
; ad9280_data[0] ; vga_out_b[4] ; 15.134 ; 14.825 ; 15.400 ; 15.073 ;
; ad9280_data[0] ; vga_out_g[0] ; 14.951 ; 14.590 ; 15.203 ; 14.835 ;
; ad9280_data[0] ; vga_out_g[1] ; 15.375 ; 14.970 ; 15.627 ; 15.215 ;
; ad9280_data[0] ; vga_out_g[2] ; 14.252 ; 14.007 ; 14.504 ; 14.252 ;
; ad9280_data[0] ; vga_out_g[3] ; 14.770 ; 14.443 ; 15.022 ; 14.688 ;
; ad9280_data[0] ; vga_out_g[4] ; 14.216 ; 13.993 ; 14.468 ; 14.238 ;
; ad9280_data[0] ; vga_out_g[5] ; 13.551 ; 13.353 ; 13.809 ; 13.626 ;
; ad9280_data[0] ; vga_out_r[0] ; 15.532 ; 15.142 ; 15.816 ; 15.464 ;
; ad9280_data[0] ; vga_out_r[1] ; 14.769 ; 14.463 ; 15.055 ; 14.790 ;
; ad9280_data[0] ; vga_out_r[2] ; 14.529 ; 14.225 ; 14.815 ; 14.552 ;
; ad9280_data[0] ; vga_out_r[3] ; 17.374 ; 16.687 ; 17.660 ; 17.014 ;
; ad9280_data[0] ; vga_out_r[4] ; 14.947 ; 14.617 ; 15.231 ; 14.939 ;
; ad9280_data[1] ; vga_out_b[0] ; 15.166 ; 14.862 ; 15.492 ; 15.195 ;
; ad9280_data[1] ; vga_out_b[1] ; 15.114 ; 14.809 ; 15.440 ; 15.142 ;
; ad9280_data[1] ; vga_out_b[2] ; 16.472 ; 16.142 ; 16.591 ; 16.243 ;
; ad9280_data[1] ; vga_out_b[3] ; 16.282 ; 15.962 ; 16.401 ; 16.063 ;
; ad9280_data[1] ; vga_out_b[4] ; 16.192 ; 15.883 ; 16.311 ; 15.984 ;
; ad9280_data[1] ; vga_out_g[0] ; 16.009 ; 15.648 ; 16.114 ; 15.746 ;
; ad9280_data[1] ; vga_out_g[1] ; 16.433 ; 16.028 ; 16.538 ; 16.126 ;
; ad9280_data[1] ; vga_out_g[2] ; 15.310 ; 15.065 ; 15.415 ; 15.163 ;
; ad9280_data[1] ; vga_out_g[3] ; 15.828 ; 15.501 ; 15.933 ; 15.599 ;
; ad9280_data[1] ; vga_out_g[4] ; 15.274 ; 15.051 ; 15.379 ; 15.149 ;
; ad9280_data[1] ; vga_out_g[5] ; 15.521 ; 15.338 ; 15.861 ; 15.678 ;
; ad9280_data[1] ; vga_out_r[0] ; 16.590 ; 16.200 ; 16.900 ; 16.493 ;
; ad9280_data[1] ; vga_out_r[1] ; 15.946 ; 15.606 ; 16.247 ; 15.907 ;
; ad9280_data[1] ; vga_out_r[2] ; 15.706 ; 15.368 ; 16.007 ; 15.669 ;
; ad9280_data[1] ; vga_out_r[3] ; 18.551 ; 17.830 ; 18.852 ; 18.131 ;
; ad9280_data[1] ; vga_out_r[4] ; 16.005 ; 15.675 ; 16.315 ; 15.968 ;
; ad9280_data[2] ; vga_out_b[0] ; 15.344 ; 15.040 ; 15.424 ; 15.120 ;
; ad9280_data[2] ; vga_out_b[1] ; 15.292 ; 14.987 ; 15.372 ; 15.067 ;
; ad9280_data[2] ; vga_out_b[2] ; 16.650 ; 16.320 ; 16.891 ; 16.561 ;
; ad9280_data[2] ; vga_out_b[3] ; 16.460 ; 16.140 ; 16.701 ; 16.381 ;
; ad9280_data[2] ; vga_out_b[4] ; 16.370 ; 16.061 ; 16.611 ; 16.302 ;
; ad9280_data[2] ; vga_out_g[0] ; 16.187 ; 15.826 ; 16.239 ; 15.871 ;
; ad9280_data[2] ; vga_out_g[1] ; 16.611 ; 16.206 ; 16.663 ; 16.251 ;
; ad9280_data[2] ; vga_out_g[2] ; 15.488 ; 15.243 ; 15.540 ; 15.288 ;
; ad9280_data[2] ; vga_out_g[3] ; 16.006 ; 15.679 ; 16.058 ; 15.724 ;
; ad9280_data[2] ; vga_out_g[4] ; 15.452 ; 15.229 ; 15.504 ; 15.274 ;
; ad9280_data[2] ; vga_out_g[5] ; 15.406 ; 15.223 ; 15.769 ; 15.586 ;
; ad9280_data[2] ; vga_out_r[0] ; 16.889 ; 16.482 ; 17.126 ; 16.719 ;
; ad9280_data[2] ; vga_out_r[1] ; 16.627 ; 16.287 ; 16.917 ; 16.577 ;
; ad9280_data[2] ; vga_out_r[2] ; 16.387 ; 16.049 ; 16.677 ; 16.339 ;
; ad9280_data[2] ; vga_out_r[3] ; 19.232 ; 18.511 ; 19.522 ; 18.801 ;
; ad9280_data[2] ; vga_out_r[4] ; 16.304 ; 15.957 ; 16.541 ; 16.194 ;
; ad9280_data[3] ; vga_out_b[0] ; 15.174 ; 14.870 ; 15.352 ; 15.048 ;
; ad9280_data[3] ; vga_out_b[1] ; 15.122 ; 14.817 ; 15.300 ; 14.995 ;
; ad9280_data[3] ; vga_out_b[2] ; 16.906 ; 16.576 ; 17.218 ; 16.888 ;
; ad9280_data[3] ; vga_out_b[3] ; 16.716 ; 16.396 ; 17.028 ; 16.708 ;
; ad9280_data[3] ; vga_out_b[4] ; 16.626 ; 16.317 ; 16.938 ; 16.629 ;
; ad9280_data[3] ; vga_out_g[0] ; 16.017 ; 15.656 ; 16.167 ; 15.799 ;
; ad9280_data[3] ; vga_out_g[1] ; 16.441 ; 16.036 ; 16.591 ; 16.179 ;
; ad9280_data[3] ; vga_out_g[2] ; 15.318 ; 15.073 ; 15.468 ; 15.216 ;
; ad9280_data[3] ; vga_out_g[3] ; 15.836 ; 15.509 ; 15.986 ; 15.652 ;
; ad9280_data[3] ; vga_out_g[4] ; 15.282 ; 15.059 ; 15.432 ; 15.202 ;
; ad9280_data[3] ; vga_out_g[5] ; 15.687 ; 15.504 ; 16.078 ; 15.895 ;
; ad9280_data[3] ; vga_out_r[0] ; 17.162 ; 16.755 ; 17.446 ; 17.039 ;
; ad9280_data[3] ; vga_out_r[1] ; 16.902 ; 16.562 ; 17.245 ; 16.905 ;
; ad9280_data[3] ; vga_out_r[2] ; 16.662 ; 16.324 ; 17.005 ; 16.667 ;
; ad9280_data[3] ; vga_out_r[3] ; 19.507 ; 18.786 ; 19.850 ; 19.129 ;
; ad9280_data[3] ; vga_out_r[4] ; 16.577 ; 16.230 ; 16.861 ; 16.514 ;
; ad9280_data[4] ; vga_out_b[0] ; 14.145 ; 13.841 ; 14.485 ; 14.181 ;
; ad9280_data[4] ; vga_out_b[1] ; 14.093 ; 13.788 ; 14.433 ; 14.128 ;
; ad9280_data[4] ; vga_out_b[2] ; 15.451 ; 15.121 ; 15.777 ; 15.429 ;
; ad9280_data[4] ; vga_out_b[3] ; 15.261 ; 14.941 ; 15.587 ; 15.249 ;
; ad9280_data[4] ; vga_out_b[4] ; 15.171 ; 14.862 ; 15.497 ; 15.170 ;
; ad9280_data[4] ; vga_out_g[0] ; 14.988 ; 14.627 ; 15.300 ; 14.932 ;
; ad9280_data[4] ; vga_out_g[1] ; 15.412 ; 15.007 ; 15.724 ; 15.312 ;
; ad9280_data[4] ; vga_out_g[2] ; 14.289 ; 14.044 ; 14.601 ; 14.349 ;
; ad9280_data[4] ; vga_out_g[3] ; 14.807 ; 14.480 ; 15.119 ; 14.785 ;
; ad9280_data[4] ; vga_out_g[4] ; 14.253 ; 14.030 ; 14.565 ; 14.335 ;
; ad9280_data[4] ; vga_out_g[5] ; 13.588 ; 13.390 ; 13.906 ; 13.723 ;
; ad9280_data[4] ; vga_out_r[0] ; 15.569 ; 15.179 ; 15.913 ; 15.561 ;
; ad9280_data[4] ; vga_out_r[1] ; 14.806 ; 14.500 ; 15.152 ; 14.887 ;
; ad9280_data[4] ; vga_out_r[2] ; 14.566 ; 14.262 ; 14.912 ; 14.649 ;
; ad9280_data[4] ; vga_out_r[3] ; 17.411 ; 16.724 ; 17.757 ; 17.111 ;
; ad9280_data[4] ; vga_out_r[4] ; 14.984 ; 14.654 ; 15.328 ; 15.036 ;
; ad9280_data[5] ; vga_out_b[0] ; 15.108 ; 14.804 ; 15.400 ; 15.103 ;
; ad9280_data[5] ; vga_out_b[1] ; 15.056 ; 14.751 ; 15.348 ; 15.050 ;
; ad9280_data[5] ; vga_out_b[2] ; 16.414 ; 16.084 ; 16.499 ; 16.151 ;
; ad9280_data[5] ; vga_out_b[3] ; 16.224 ; 15.904 ; 16.309 ; 15.971 ;
; ad9280_data[5] ; vga_out_b[4] ; 16.134 ; 15.825 ; 16.219 ; 15.892 ;
; ad9280_data[5] ; vga_out_g[0] ; 15.951 ; 15.590 ; 16.022 ; 15.654 ;
; ad9280_data[5] ; vga_out_g[1] ; 16.375 ; 15.970 ; 16.446 ; 16.034 ;
; ad9280_data[5] ; vga_out_g[2] ; 15.252 ; 15.007 ; 15.323 ; 15.071 ;
; ad9280_data[5] ; vga_out_g[3] ; 15.770 ; 15.443 ; 15.841 ; 15.507 ;
; ad9280_data[5] ; vga_out_g[4] ; 15.216 ; 14.993 ; 15.287 ; 15.057 ;
; ad9280_data[5] ; vga_out_g[5] ; 15.463 ; 15.280 ; 15.769 ; 15.586 ;
; ad9280_data[5] ; vga_out_r[0] ; 16.532 ; 16.142 ; 16.808 ; 16.401 ;
; ad9280_data[5] ; vga_out_r[1] ; 15.888 ; 15.548 ; 16.155 ; 15.815 ;
; ad9280_data[5] ; vga_out_r[2] ; 15.648 ; 15.310 ; 15.915 ; 15.577 ;
; ad9280_data[5] ; vga_out_r[3] ; 18.493 ; 17.772 ; 18.760 ; 18.039 ;
; ad9280_data[5] ; vga_out_r[4] ; 15.947 ; 15.617 ; 16.223 ; 15.876 ;
; ad9280_data[6] ; vga_out_b[0] ; 15.622 ; 15.318 ; 15.769 ; 15.465 ;
; ad9280_data[6] ; vga_out_b[1] ; 15.570 ; 15.265 ; 15.717 ; 15.412 ;
; ad9280_data[6] ; vga_out_b[2] ; 16.928 ; 16.598 ; 17.236 ; 16.906 ;
; ad9280_data[6] ; vga_out_b[3] ; 16.738 ; 16.418 ; 17.046 ; 16.726 ;
; ad9280_data[6] ; vga_out_b[4] ; 16.648 ; 16.339 ; 16.956 ; 16.647 ;
; ad9280_data[6] ; vga_out_g[0] ; 16.465 ; 16.104 ; 16.584 ; 16.216 ;
; ad9280_data[6] ; vga_out_g[1] ; 16.889 ; 16.484 ; 17.008 ; 16.596 ;
; ad9280_data[6] ; vga_out_g[2] ; 15.766 ; 15.521 ; 15.885 ; 15.633 ;
; ad9280_data[6] ; vga_out_g[3] ; 16.284 ; 15.957 ; 16.403 ; 16.069 ;
; ad9280_data[6] ; vga_out_g[4] ; 15.730 ; 15.507 ; 15.849 ; 15.619 ;
; ad9280_data[6] ; vga_out_g[5] ; 15.684 ; 15.501 ; 16.114 ; 15.931 ;
; ad9280_data[6] ; vga_out_r[0] ; 17.167 ; 16.760 ; 17.471 ; 17.064 ;
; ad9280_data[6] ; vga_out_r[1] ; 16.905 ; 16.565 ; 17.262 ; 16.922 ;
; ad9280_data[6] ; vga_out_r[2] ; 16.665 ; 16.327 ; 17.022 ; 16.684 ;
; ad9280_data[6] ; vga_out_r[3] ; 19.510 ; 18.789 ; 19.867 ; 19.146 ;
; ad9280_data[6] ; vga_out_r[4] ; 16.582 ; 16.235 ; 16.886 ; 16.539 ;
; ad9280_data[7] ; vga_out_b[0] ; 14.186 ; 13.882 ; 14.352 ; 14.048 ;
; ad9280_data[7] ; vga_out_b[1] ; 14.134 ; 13.829 ; 14.300 ; 13.995 ;
; ad9280_data[7] ; vga_out_b[2] ; 15.918 ; 15.588 ; 16.218 ; 15.888 ;
; ad9280_data[7] ; vga_out_b[3] ; 15.728 ; 15.408 ; 16.028 ; 15.708 ;
; ad9280_data[7] ; vga_out_b[4] ; 15.638 ; 15.329 ; 15.938 ; 15.629 ;
; ad9280_data[7] ; vga_out_g[0] ; 15.029 ; 14.668 ; 15.167 ; 14.799 ;
; ad9280_data[7] ; vga_out_g[1] ; 15.453 ; 15.048 ; 15.591 ; 15.179 ;
; ad9280_data[7] ; vga_out_g[2] ; 14.330 ; 14.085 ; 14.468 ; 14.216 ;
; ad9280_data[7] ; vga_out_g[3] ; 14.848 ; 14.521 ; 14.986 ; 14.652 ;
; ad9280_data[7] ; vga_out_g[4] ; 14.294 ; 14.071 ; 14.432 ; 14.202 ;
; ad9280_data[7] ; vga_out_g[5] ; 14.699 ; 14.516 ; 15.078 ; 14.895 ;
; ad9280_data[7] ; vga_out_r[0] ; 16.174 ; 15.767 ; 16.446 ; 16.039 ;
; ad9280_data[7] ; vga_out_r[1] ; 15.914 ; 15.574 ; 16.245 ; 15.905 ;
; ad9280_data[7] ; vga_out_r[2] ; 15.674 ; 15.336 ; 16.005 ; 15.667 ;
; ad9280_data[7] ; vga_out_r[3] ; 18.519 ; 17.798 ; 18.850 ; 18.129 ;
; ad9280_data[7] ; vga_out_r[4] ; 15.589 ; 15.242 ; 15.861 ; 15.514 ;
+----------------+--------------+--------+--------+--------+--------+


+-------------------------------------------------------------------+
; Minimum Propagation Delay                                         ;
+----------------+--------------+--------+--------+--------+--------+
; Input Port     ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+----------------+--------------+--------+--------+--------+--------+
; ad9280_data[0] ; vga_out_b[0] ; 12.031 ; 11.729 ; 12.289 ; 12.040 ;
; ad9280_data[0] ; vga_out_b[1] ; 11.975 ; 11.673 ; 12.233 ; 11.984 ;
; ad9280_data[0] ; vga_out_b[2] ; 13.286 ; 13.010 ; 13.599 ; 13.171 ;
; ad9280_data[0] ; vga_out_b[3] ; 13.097 ; 12.831 ; 13.410 ; 12.992 ;
; ad9280_data[0] ; vga_out_b[4] ; 13.018 ; 12.762 ; 13.331 ; 12.923 ;
; ad9280_data[0] ; vga_out_g[0] ; 12.588 ; 12.235 ; 12.834 ; 12.557 ;
; ad9280_data[0] ; vga_out_g[1] ; 12.996 ; 12.600 ; 13.242 ; 12.922 ;
; ad9280_data[0] ; vga_out_g[2] ; 11.924 ; 11.680 ; 12.170 ; 12.002 ;
; ad9280_data[0] ; vga_out_g[3] ; 12.421 ; 12.100 ; 12.667 ; 12.422 ;
; ad9280_data[0] ; vga_out_g[4] ; 11.890 ; 11.668 ; 12.136 ; 11.990 ;
; ad9280_data[0] ; vga_out_g[5] ; 11.287 ; 11.074 ; 11.601 ; 11.397 ;
; ad9280_data[0] ; vga_out_r[0] ; 13.068 ; 12.732 ; 13.381 ; 12.976 ;
; ad9280_data[0] ; vga_out_r[1] ; 12.402 ; 12.097 ; 12.694 ; 12.381 ;
; ad9280_data[0] ; vga_out_r[2] ; 12.177 ; 11.873 ; 12.469 ; 12.157 ;
; ad9280_data[0] ; vga_out_r[3] ; 14.992 ; 14.306 ; 15.284 ; 14.590 ;
; ad9280_data[0] ; vga_out_r[4] ; 12.501 ; 12.223 ; 12.814 ; 12.467 ;
; ad9280_data[1] ; vga_out_b[0] ; 13.324 ; 13.022 ; 13.433 ; 13.184 ;
; ad9280_data[1] ; vga_out_b[1] ; 13.268 ; 12.966 ; 13.377 ; 13.128 ;
; ad9280_data[1] ; vga_out_b[2] ; 13.422 ; 13.037 ; 13.757 ; 13.332 ;
; ad9280_data[1] ; vga_out_b[3] ; 13.233 ; 12.858 ; 13.568 ; 13.153 ;
; ad9280_data[1] ; vga_out_b[4] ; 13.154 ; 12.789 ; 13.489 ; 13.084 ;
; ad9280_data[1] ; vga_out_g[0] ; 13.881 ; 13.528 ; 13.978 ; 13.701 ;
; ad9280_data[1] ; vga_out_g[1] ; 14.289 ; 13.893 ; 14.386 ; 14.066 ;
; ad9280_data[1] ; vga_out_g[2] ; 13.217 ; 12.973 ; 13.314 ; 13.146 ;
; ad9280_data[1] ; vga_out_g[3] ; 13.714 ; 13.393 ; 13.811 ; 13.566 ;
; ad9280_data[1] ; vga_out_g[4] ; 13.183 ; 12.961 ; 13.280 ; 13.134 ;
; ad9280_data[1] ; vga_out_g[5] ; 12.580 ; 12.367 ; 12.762 ; 12.541 ;
; ad9280_data[1] ; vga_out_r[0] ; 14.361 ; 14.025 ; 14.525 ; 14.120 ;
; ad9280_data[1] ; vga_out_r[1] ; 13.314 ; 12.961 ; 13.608 ; 13.255 ;
; ad9280_data[1] ; vga_out_r[2] ; 13.089 ; 12.737 ; 13.383 ; 13.031 ;
; ad9280_data[1] ; vga_out_r[3] ; 15.904 ; 15.170 ; 16.198 ; 15.464 ;
; ad9280_data[1] ; vga_out_r[4] ; 13.794 ; 13.516 ; 13.958 ; 13.611 ;
; ad9280_data[2] ; vga_out_b[0] ; 12.703 ; 12.523 ; 12.981 ; 12.695 ;
; ad9280_data[2] ; vga_out_b[1] ; 12.647 ; 12.467 ; 12.925 ; 12.639 ;
; ad9280_data[2] ; vga_out_b[2] ; 13.248 ; 12.841 ; 13.487 ; 13.105 ;
; ad9280_data[2] ; vga_out_b[3] ; 13.059 ; 12.662 ; 13.298 ; 12.926 ;
; ad9280_data[2] ; vga_out_b[4] ; 12.980 ; 12.593 ; 13.219 ; 12.857 ;
; ad9280_data[2] ; vga_out_g[0] ; 12.418 ; 12.085 ; 12.642 ; 12.351 ;
; ad9280_data[2] ; vga_out_g[1] ; 12.826 ; 12.450 ; 13.050 ; 12.716 ;
; ad9280_data[2] ; vga_out_g[2] ; 11.754 ; 11.530 ; 11.978 ; 11.796 ;
; ad9280_data[2] ; vga_out_g[3] ; 12.251 ; 11.950 ; 12.475 ; 12.216 ;
; ad9280_data[2] ; vga_out_g[4] ; 11.720 ; 11.518 ; 11.944 ; 11.784 ;
; ad9280_data[2] ; vga_out_g[5] ; 12.050 ; 11.825 ; 12.217 ; 11.984 ;
; ad9280_data[2] ; vga_out_r[0] ; 14.279 ; 13.899 ; 14.512 ; 14.096 ;
; ad9280_data[2] ; vga_out_r[1] ; 12.777 ; 12.463 ; 13.002 ; 12.680 ;
; ad9280_data[2] ; vga_out_r[2] ; 12.552 ; 12.239 ; 12.777 ; 12.456 ;
; ad9280_data[2] ; vga_out_r[3] ; 15.367 ; 14.672 ; 15.592 ; 14.889 ;
; ad9280_data[2] ; vga_out_r[4] ; 13.712 ; 13.390 ; 13.945 ; 13.587 ;
; ad9280_data[3] ; vga_out_b[0] ; 12.349 ; 12.051 ; 12.570 ; 12.272 ;
; ad9280_data[3] ; vga_out_b[1] ; 12.293 ; 11.995 ; 12.514 ; 12.216 ;
; ad9280_data[3] ; vga_out_b[2] ; 12.416 ; 12.044 ; 12.686 ; 12.306 ;
; ad9280_data[3] ; vga_out_b[3] ; 12.227 ; 11.865 ; 12.497 ; 12.127 ;
; ad9280_data[3] ; vga_out_b[4] ; 12.148 ; 11.796 ; 12.418 ; 12.058 ;
; ad9280_data[3] ; vga_out_g[0] ; 12.924 ; 12.574 ; 13.194 ; 12.844 ;
; ad9280_data[3] ; vga_out_g[1] ; 13.332 ; 12.939 ; 13.602 ; 13.209 ;
; ad9280_data[3] ; vga_out_g[2] ; 12.260 ; 12.019 ; 12.530 ; 12.289 ;
; ad9280_data[3] ; vga_out_g[3] ; 12.757 ; 12.439 ; 13.027 ; 12.709 ;
; ad9280_data[3] ; vga_out_g[4] ; 12.226 ; 12.007 ; 12.496 ; 12.277 ;
; ad9280_data[3] ; vga_out_g[5] ; 12.713 ; 12.416 ; 12.911 ; 12.606 ;
; ad9280_data[3] ; vga_out_r[0] ; 14.735 ; 14.317 ; 14.949 ; 14.531 ;
; ad9280_data[3] ; vga_out_r[1] ; 13.221 ; 12.897 ; 13.449 ; 13.117 ;
; ad9280_data[3] ; vga_out_r[2] ; 12.996 ; 12.673 ; 13.224 ; 12.893 ;
; ad9280_data[3] ; vga_out_r[3] ; 15.811 ; 15.106 ; 16.039 ; 15.326 ;
; ad9280_data[3] ; vga_out_r[4] ; 14.168 ; 13.808 ; 14.382 ; 14.022 ;
; ad9280_data[4] ; vga_out_b[0] ; 12.007 ; 11.705 ; 12.307 ; 12.058 ;
; ad9280_data[4] ; vga_out_b[1] ; 11.951 ; 11.649 ; 12.251 ; 12.002 ;
; ad9280_data[4] ; vga_out_b[2] ; 13.262 ; 12.986 ; 13.617 ; 13.189 ;
; ad9280_data[4] ; vga_out_b[3] ; 13.073 ; 12.807 ; 13.428 ; 13.010 ;
; ad9280_data[4] ; vga_out_b[4] ; 12.994 ; 12.738 ; 13.349 ; 12.941 ;
; ad9280_data[4] ; vga_out_g[0] ; 12.564 ; 12.211 ; 12.852 ; 12.575 ;
; ad9280_data[4] ; vga_out_g[1] ; 12.972 ; 12.576 ; 13.260 ; 12.940 ;
; ad9280_data[4] ; vga_out_g[2] ; 11.900 ; 11.656 ; 12.188 ; 12.020 ;
; ad9280_data[4] ; vga_out_g[3] ; 12.397 ; 12.076 ; 12.685 ; 12.440 ;
; ad9280_data[4] ; vga_out_g[4] ; 11.866 ; 11.644 ; 12.154 ; 12.008 ;
; ad9280_data[4] ; vga_out_g[5] ; 11.263 ; 11.050 ; 11.619 ; 11.415 ;
; ad9280_data[4] ; vga_out_r[0] ; 13.044 ; 12.708 ; 13.399 ; 12.994 ;
; ad9280_data[4] ; vga_out_r[1] ; 12.378 ; 12.073 ; 12.712 ; 12.399 ;
; ad9280_data[4] ; vga_out_r[2] ; 12.153 ; 11.849 ; 12.487 ; 12.175 ;
; ad9280_data[4] ; vga_out_r[3] ; 14.968 ; 14.282 ; 15.302 ; 14.608 ;
; ad9280_data[4] ; vga_out_r[4] ; 12.477 ; 12.199 ; 12.832 ; 12.485 ;
; ad9280_data[5] ; vga_out_b[0] ; 13.289 ; 12.987 ; 13.372 ; 13.123 ;
; ad9280_data[5] ; vga_out_b[1] ; 13.233 ; 12.931 ; 13.316 ; 13.067 ;
; ad9280_data[5] ; vga_out_b[2] ; 13.380 ; 12.995 ; 13.702 ; 13.277 ;
; ad9280_data[5] ; vga_out_b[3] ; 13.191 ; 12.816 ; 13.513 ; 13.098 ;
; ad9280_data[5] ; vga_out_b[4] ; 13.112 ; 12.747 ; 13.434 ; 13.029 ;
; ad9280_data[5] ; vga_out_g[0] ; 13.846 ; 13.493 ; 13.917 ; 13.640 ;
; ad9280_data[5] ; vga_out_g[1] ; 14.254 ; 13.858 ; 14.325 ; 14.005 ;
; ad9280_data[5] ; vga_out_g[2] ; 13.182 ; 12.938 ; 13.253 ; 13.085 ;
; ad9280_data[5] ; vga_out_g[3] ; 13.679 ; 13.358 ; 13.750 ; 13.505 ;
; ad9280_data[5] ; vga_out_g[4] ; 13.148 ; 12.926 ; 13.219 ; 13.073 ;
; ad9280_data[5] ; vga_out_g[5] ; 12.545 ; 12.332 ; 12.701 ; 12.480 ;
; ad9280_data[5] ; vga_out_r[0] ; 14.326 ; 13.990 ; 14.464 ; 14.059 ;
; ad9280_data[5] ; vga_out_r[1] ; 13.272 ; 12.919 ; 13.553 ; 13.200 ;
; ad9280_data[5] ; vga_out_r[2] ; 13.047 ; 12.695 ; 13.328 ; 12.976 ;
; ad9280_data[5] ; vga_out_r[3] ; 15.862 ; 15.128 ; 16.143 ; 15.409 ;
; ad9280_data[5] ; vga_out_r[4] ; 13.759 ; 13.481 ; 13.897 ; 13.550 ;
; ad9280_data[6] ; vga_out_b[0] ; 12.905 ; 12.725 ; 13.232 ; 12.946 ;
; ad9280_data[6] ; vga_out_b[1] ; 12.849 ; 12.669 ; 13.176 ; 12.890 ;
; ad9280_data[6] ; vga_out_b[2] ; 13.450 ; 13.043 ; 13.738 ; 13.356 ;
; ad9280_data[6] ; vga_out_b[3] ; 13.261 ; 12.864 ; 13.549 ; 13.177 ;
; ad9280_data[6] ; vga_out_b[4] ; 13.182 ; 12.795 ; 13.470 ; 13.108 ;
; ad9280_data[6] ; vga_out_g[0] ; 12.620 ; 12.287 ; 12.893 ; 12.602 ;
; ad9280_data[6] ; vga_out_g[1] ; 13.028 ; 12.652 ; 13.301 ; 12.967 ;
; ad9280_data[6] ; vga_out_g[2] ; 11.956 ; 11.732 ; 12.229 ; 12.047 ;
; ad9280_data[6] ; vga_out_g[3] ; 12.453 ; 12.152 ; 12.726 ; 12.467 ;
; ad9280_data[6] ; vga_out_g[4] ; 11.922 ; 11.720 ; 12.195 ; 12.035 ;
; ad9280_data[6] ; vga_out_g[5] ; 12.252 ; 12.027 ; 12.468 ; 12.235 ;
; ad9280_data[6] ; vga_out_r[0] ; 14.481 ; 14.101 ; 14.763 ; 14.347 ;
; ad9280_data[6] ; vga_out_r[1] ; 12.979 ; 12.665 ; 13.253 ; 12.931 ;
; ad9280_data[6] ; vga_out_r[2] ; 12.754 ; 12.441 ; 13.028 ; 12.707 ;
; ad9280_data[6] ; vga_out_r[3] ; 15.569 ; 14.874 ; 15.843 ; 15.140 ;
; ad9280_data[6] ; vga_out_r[4] ; 13.914 ; 13.592 ; 14.196 ; 13.838 ;
; ad9280_data[7] ; vga_out_b[0] ; 11.483 ; 11.185 ; 11.708 ; 11.410 ;
; ad9280_data[7] ; vga_out_b[1] ; 11.427 ; 11.129 ; 11.652 ; 11.354 ;
; ad9280_data[7] ; vga_out_b[2] ; 11.550 ; 11.178 ; 11.824 ; 11.444 ;
; ad9280_data[7] ; vga_out_b[3] ; 11.361 ; 10.999 ; 11.635 ; 11.265 ;
; ad9280_data[7] ; vga_out_b[4] ; 11.282 ; 10.930 ; 11.556 ; 11.196 ;
; ad9280_data[7] ; vga_out_g[0] ; 12.058 ; 11.708 ; 12.332 ; 11.982 ;
; ad9280_data[7] ; vga_out_g[1] ; 12.466 ; 12.073 ; 12.740 ; 12.347 ;
; ad9280_data[7] ; vga_out_g[2] ; 11.394 ; 11.153 ; 11.668 ; 11.427 ;
; ad9280_data[7] ; vga_out_g[3] ; 11.891 ; 11.573 ; 12.165 ; 11.847 ;
; ad9280_data[7] ; vga_out_g[4] ; 11.360 ; 11.141 ; 11.634 ; 11.415 ;
; ad9280_data[7] ; vga_out_g[5] ; 11.847 ; 11.550 ; 12.049 ; 11.744 ;
; ad9280_data[7] ; vga_out_r[0] ; 13.869 ; 13.451 ; 14.087 ; 13.669 ;
; ad9280_data[7] ; vga_out_r[1] ; 12.355 ; 12.031 ; 12.587 ; 12.255 ;
; ad9280_data[7] ; vga_out_r[2] ; 12.130 ; 11.807 ; 12.362 ; 12.031 ;
; ad9280_data[7] ; vga_out_r[3] ; 14.945 ; 14.240 ; 15.177 ; 14.464 ;
; ad9280_data[7] ; vga_out_r[4] ; 13.302 ; 12.942 ; 13.520 ; 13.160 ;
+----------------+--------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 29.964 ns




+-----------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                            ;
+----------------+-----------------------------------------------+----------------------+-------------------------+
; Source Node    ; Synchronization Node                          ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------+-----------------------------------------------+----------------------+-------------------------+
; ad9280_data[7] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7] ; Not Calculated       ; No                      ;
; ad9280_data[5] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5] ; Not Calculated       ; No                      ;
; ad9280_data[3] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3] ; Not Calculated       ; No                      ;
; ad9280_data[0] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0] ; Not Calculated       ; No                      ;
; ad9280_data[2] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2] ; Not Calculated       ; No                      ;
; ad9280_data[6] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6] ; Not Calculated       ; No                      ;
; ad9280_data[1] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1] ; Not Calculated       ; No                      ;
; ad9280_data[4] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4] ; Not Calculated       ; No                      ;
+----------------+-----------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[7]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 29.964         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[7]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[7]                                                                                               ;                ;              ;                  ; 29.964       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[5]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.289         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[5]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[5]                                                                                               ;                ;              ;                  ; 30.289       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[3]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.291         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[3]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[3]                                                                                               ;                ;              ;                  ; 30.291       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[0]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.302         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[0]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[0]                                                                                               ;                ;              ;                  ; 30.302       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[2]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.304         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[2]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[2]                                                                                               ;                ;              ;                  ; 30.304       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[6]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.307         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[6]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[6]                                                                                               ;                ;              ;                  ; 30.307       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[1]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.319         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[1]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[1]                                                                                               ;                ;              ;                  ; 30.319       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[4]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.346         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[4]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[4]                                                                                               ;                ;              ;                  ; 30.346       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                        ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                           ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; 114.05 MHz ; 114.05 MHz      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 138.68 MHz ; 138.68 MHz      ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;                                                ;
; 305.34 MHz ; 238.04 MHz      ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 4.725  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 6.616  ; 0.000         ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 23.989 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 0.402 ; 0.000         ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 0.417 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 3.722  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 7.410  ; 0.000         ;
; clk                                                      ; 9.835  ; 0.000         ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 15.315 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 4.725 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 5.662 ; rom_addr[0]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 2.268      ;
; 5.788 ; rom_addr[0]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 2.142      ;
; 5.827 ; rom_addr[0]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 2.103      ;
; 5.862 ; rom_addr[1]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 2.068      ;
; 5.908 ; rom_addr[2]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 2.022      ;
; 5.914 ; rom_addr[0]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 2.016      ;
; 5.947 ; rom_addr[2]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.983      ;
; 5.953 ; rom_addr[0]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.977      ;
; 5.987 ; rom_addr[3]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.943      ;
; 5.988 ; rom_addr[1]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.942      ;
; 5.999 ; rom_addr[1]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.931      ;
; 6.034 ; rom_addr[2]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.896      ;
; 6.037 ; rom_addr[4]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.893      ;
; 6.040 ; rom_addr[0]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.890      ;
; 6.073 ; rom_addr[2]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.857      ;
; 6.076 ; rom_addr[4]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.854      ;
; 6.079 ; rom_addr[0]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.851      ;
; 6.112 ; rom_addr[5]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.818      ;
; 6.113 ; rom_addr[3]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.817      ;
; 6.114 ; rom_addr[1]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.816      ;
; 6.124 ; rom_addr[3]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.806      ;
; 6.125 ; rom_addr[1]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.805      ;
; 6.160 ; rom_addr[2]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.770      ;
; 6.162 ; rom_addr[6]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.768      ;
; 6.163 ; rom_addr[4]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.767      ;
; 6.199 ; rom_addr[2]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.731      ;
; 6.201 ; rom_addr[6]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.729      ;
; 6.202 ; rom_addr[4]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.728      ;
; 6.238 ; rom_addr[5]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.692      ;
; 6.239 ; rom_addr[3]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.691      ;
; 6.240 ; rom_addr[1]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.690      ;
; 6.242 ; rom_addr[7]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.688      ;
; 6.249 ; rom_addr[5]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.681      ;
; 6.250 ; rom_addr[3]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.680      ;
; 6.251 ; rom_addr[1]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.679      ;
; 6.636 ; rom_addr[0]                                                                                                     ; rom_addr[1]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.294      ;
; 6.747 ; rom_addr[7]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.278      ; 1.570      ;
; 6.761 ; rom_addr[7]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.169      ;
; 6.766 ; rom_addr[8]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.164      ;
; 6.769 ; rom_addr[5]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.161      ;
; 6.770 ; rom_addr[3]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.160      ;
; 6.771 ; rom_addr[1]                                                                                                     ; rom_addr[1]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.159      ;
; 6.783 ; rom_addr[6]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.147      ;
; 6.783 ; rom_addr[2]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.147      ;
; 6.784 ; rom_addr[4]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.146      ;
; 6.795 ; rom_addr[8]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.278      ; 1.522      ;
; 6.803 ; rom_addr[5]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.278      ; 1.514      ;
; 7.065 ; rom_addr[6]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.278      ; 1.252      ;
; 7.072 ; rom_addr[2]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.278      ; 1.245      ;
; 7.100 ; rom_addr[1]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.278      ; 1.217      ;
; 7.101 ; rom_addr[4]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.278      ; 1.216      ;
; 7.104 ; rom_addr[0]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.278      ; 1.213      ;
; 7.150 ; rom_addr[3]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.278      ; 1.167      ;
; 7.160 ; rom_addr[0]                                                                                                     ; rom_addr[0]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 0.770      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.616 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.442     ; 8.328      ;
; 6.798 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.409     ; 8.179      ;
; 6.846 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.409     ; 8.131      ;
; 6.874 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.408     ; 8.104      ;
; 6.979 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.440     ; 7.967      ;
; 7.001 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.409     ; 7.976      ;
; 7.003 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.409     ; 7.974      ;
; 7.011 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.409     ; 7.966      ;
; 7.017 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.446     ; 7.923      ;
; 7.051 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.446     ; 7.889      ;
; 7.112 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.440     ; 7.834      ;
; 7.138 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.423     ; 7.825      ;
; 7.143 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.423     ; 7.820      ;
; 7.150 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.440     ; 7.796      ;
; 7.155 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.440     ; 7.791      ;
; 7.156 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.440     ; 7.790      ;
; 7.165 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.438     ; 7.783      ;
; 7.211 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.438     ; 7.737      ;
; 7.217 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.415     ; 7.754      ;
; 7.221 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.446     ; 7.719      ;
; 7.238 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.422     ; 7.726      ;
; 7.265 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.415     ; 7.706      ;
; 7.268 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.426     ; 7.692      ;
; 7.279 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.426     ; 7.681      ;
; 7.282 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.427     ; 7.677      ;
; 7.283 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.427     ; 7.676      ;
; 7.284 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.440     ; 7.662      ;
; 7.285 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.427     ; 7.674      ;
; 7.289 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.427     ; 7.670      ;
; 7.293 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.414     ; 7.679      ;
; 7.294 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.427     ; 7.665      ;
; 7.295 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.427     ; 7.664      ;
; 7.327 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.440     ; 7.619      ;
; 7.328 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.440     ; 7.618      ;
; 7.337 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.438     ; 7.611      ;
; 7.345 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.439     ; 7.602      ;
; 7.346 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.439     ; 7.601      ;
; 7.348 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.439     ; 7.599      ;
; 7.352 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.439     ; 7.595      ;
; 7.357 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.439     ; 7.590      ;
; 7.358 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.439     ; 7.589      ;
; 7.383 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.438     ; 7.565      ;
; 7.420 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.415     ; 7.551      ;
; 7.422 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.415     ; 7.549      ;
; 7.430 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.415     ; 7.541      ;
; 7.439 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.439     ; 7.508      ;
; 7.441 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.439     ; 7.506      ;
; 7.442 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.445     ; 7.499      ;
; 7.445 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.422     ; 7.519      ;
; 7.450 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.444     ; 7.492      ;
; 7.454 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.445     ; 7.487      ;
; 7.463 ; osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datad[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.444     ; 7.479      ;
; 7.522 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.428     ; 7.436      ;
; 7.575 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.427     ; 7.384      ;
; 7.576 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.427     ; 7.383      ;
; 7.576 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.427     ; 7.383      ;
; 7.583 ; osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datad[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.435     ; 7.368      ;
; 7.588 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.427     ; 7.371      ;
; 7.593 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.427     ; 7.366      ;
; 7.602 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.436     ; 7.348      ;
; 7.606 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.428     ; 7.352      ;
; 7.614 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.440     ; 7.332      ;
; 7.616 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.440     ; 7.330      ;
; 7.617 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.446     ; 7.323      ;
; 7.618 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.428     ; 7.340      ;
; 7.629 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.446     ; 7.311      ;
; 7.640 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.442     ; 7.304      ;
; 7.651 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.438     ; 7.297      ;
; 7.656 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.436     ; 7.294      ;
; 7.662 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.451     ; 7.273      ;
; 7.664 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.438     ; 7.284      ;
; 7.667 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.449     ; 7.270      ;
; 7.668 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.436     ; 7.282      ;
; 7.674 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.442     ; 7.270      ;
; 7.675 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.451     ; 7.260      ;
; 7.679 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.449     ; 7.258      ;
; 7.721 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.432     ; 7.233      ;
; 7.722 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.432     ; 7.232      ;
; 7.723 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.430     ; 7.233      ;
; 7.724 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.430     ; 7.232      ;
; 7.725 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.430     ; 7.231      ;
; 7.735 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.432     ; 7.219      ;
; 7.760 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.430     ; 7.196      ;
; 7.761 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.430     ; 7.195      ;
; 7.773 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.430     ; 7.183      ;
; 7.773 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.436     ; 7.177      ;
; 7.781 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.429     ; 7.176      ;
; 7.793 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.429     ; 7.164      ;
; 7.800 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.423     ; 7.163      ;
; 7.811 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.436     ; 7.139      ;
; 7.844 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.442     ; 7.100      ;
; 7.998 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.428     ; 6.960      ;
; 8.010 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.428     ; 6.948      ;
; 8.011 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.428     ; 6.947      ;
; 8.019 ; osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data2[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.428     ; 6.939      ;
; 8.020 ; osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data2[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.428     ; 6.938      ;
; 8.022 ; osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data2[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.428     ; 6.936      ;
; 8.056 ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data6[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.422     ; 6.908      ;
; 8.057 ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data6[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.422     ; 6.907      ;
; 8.058 ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data6[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.422     ; 6.906      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 23.989 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 7.105      ;
; 23.989 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 7.105      ;
; 24.127 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.967      ;
; 24.355 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.739      ;
; 24.355 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.739      ;
; 24.488 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.606      ;
; 24.493 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.601      ;
; 24.502 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.592      ;
; 24.502 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.592      ;
; 24.640 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.454      ;
; 24.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.358      ;
; 24.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.358      ;
; 24.817 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.277      ;
; 24.817 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.277      ;
; 24.832 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 6.265      ;
; 24.832 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 6.265      ;
; 24.854 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.240      ;
; 24.874 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.220      ;
; 24.916 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.178      ;
; 24.916 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.178      ;
; 24.924 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.170      ;
; 24.924 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.170      ;
; 24.955 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.139      ;
; 24.970 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 6.127      ;
; 25.001 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.093      ;
; 25.054 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.040      ;
; 25.062 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.032      ;
; 25.069 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.025      ;
; 25.069 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.025      ;
; 25.071 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.023      ;
; 25.071 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 6.023      ;
; 25.110 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.987      ;
; 25.110 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.987      ;
; 25.174 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.920      ;
; 25.174 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.920      ;
; 25.207 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.887      ;
; 25.209 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.885      ;
; 25.235 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.859      ;
; 25.277 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.820      ;
; 25.303 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.791      ;
; 25.303 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.791      ;
; 25.312 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.782      ;
; 25.316 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.778      ;
; 25.331 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.766      ;
; 25.415 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.679      ;
; 25.423 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.671      ;
; 25.441 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.653      ;
; 25.485 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.612      ;
; 25.485 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.612      ;
; 25.565 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.529      ;
; 25.565 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.529      ;
; 25.568 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.526      ;
; 25.570 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.524      ;
; 25.605 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.492      ;
; 25.623 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.474      ;
; 25.631 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.466      ;
; 25.631 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.466      ;
; 25.662 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.435      ;
; 25.662 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.435      ;
; 25.673 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.421      ;
; 25.676 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.418      ;
; 25.676 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.418      ;
; 25.694 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.403      ;
; 25.694 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.403      ;
; 25.703 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.391      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[14] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.736 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[15] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.073     ; 5.393      ;
; 25.746 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.351      ;
; 25.746 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.351      ;
; 25.748 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.349      ;
; 25.748 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.349      ;
; 25.766 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.328      ;
; 25.766 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.328      ;
; 25.769 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.328      ;
; 25.800 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.297      ;
; 25.802 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.292      ;
; 25.814 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.280      ;
; 25.832 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.265      ;
; 25.840 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.257      ;
; 25.840 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.257      ;
; 25.846 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.251      ;
; 25.846 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.251      ;
; 25.884 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.213      ;
; 25.886 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.211      ;
; 25.904 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.108     ; 5.190      ;
; 25.914 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.105     ; 5.183      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; color_bar:color_bar_m0|hs_reg                                                                                         ; color_bar:color_bar_m0|hs_reg                                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; color_bar:color_bar_m0|active_x[0]                                                                                    ; color_bar:color_bar_m0|active_x[0]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|h_active                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; color_bar:color_bar_m0|vs_reg                                                                                         ; color_bar:color_bar_m0|vs_reg                                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[9]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; color_bar:color_bar_m0|v_cnt[8]                                                                                       ; color_bar:color_bar_m0|v_cnt[8]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; color_bar:color_bar_m0|h_cnt[10]                                                                                      ; color_bar:color_bar_m0|h_cnt[10]                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.420 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.074      ;
; 0.427 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[0]                         ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.081      ;
; 0.471 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                     ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; color_bar:color_bar_m0|hs_reg                                                                                         ; color_bar:color_bar_m0|hs_reg_d0                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; color_bar:color_bar_m0|vs_reg                                                                                         ; color_bar:color_bar_m0|vs_reg_d0                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|hs_d0                                                       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|hs_d1                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.483 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[1]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.483 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[8]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.498 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|vs_d1                                                       ; osd_display:osd_display_m0|pos_vs_d0                                                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.505 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.773      ;
; 0.506 ; osd_display:osd_display_m0|osd_ram_addr[3]                                                                            ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.184      ;
; 0.507 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[0]                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.775      ;
; 0.508 ; osd_display:osd_display_m0|osd_ram_addr[4]                                                                            ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.186      ;
; 0.509 ; osd_display:osd_display_m0|osd_ram_addr[13]                                                                           ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.187      ;
; 0.509 ; wav_display:wav_display_m0|rdaddress[2]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.093      ;
; 0.513 ; wav_display:wav_display_m0|rdaddress[7]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.097      ;
; 0.522 ; wav_display:wav_display_m0|rdaddress[1]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.106      ;
; 0.525 ; wav_display:wav_display_m0|rdaddress[8]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.109      ;
; 0.525 ; wav_display:wav_display_m0|rdaddress[9]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.109      ;
; 0.530 ; wav_display:wav_display_m0|rdaddress[0]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.114      ;
; 0.551 ; osd_display:osd_display_m0|osd_ram_addr[5]                                                                            ; osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component|altsyncram_3r91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.212      ;
; 0.555 ; osd_display:osd_display_m0|osd_ram_addr[11]                                                                           ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.233      ;
; 0.619 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[1]                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.619 ; color_bar:color_bar_m0|v_cnt[8]                                                                                       ; color_bar:color_bar_m0|v_cnt[1]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.628 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|rgb_b_reg[7]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.632 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                   ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.900      ;
; 0.633 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|rgb_r_reg[7]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.901      ;
; 0.633 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|video_active_d0                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.901      ;
; 0.634 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|rgb_g_reg[7]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.902      ;
; 0.645 ; osd_display:osd_display_m0|osd_ram_addr[9]                                                                            ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.323      ;
; 0.645 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10]                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[3]                                              ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[3]                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.648 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|hs_d0                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.913      ;
; 0.648 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[19]                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[19]                                                                       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.650 ; osd_display:osd_display_m0|osd_ram_addr[12]                                                                           ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.328      ;
; 0.654 ; osd_display:osd_display_m0|pos_vs_d0                                                                                  ; osd_display:osd_display_m0|pos_vs_d1                                                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.655 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                     ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.923      ;
; 0.666 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                     ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.677 ; color_bar:color_bar_m0|v_cnt[1]                                                                                       ; color_bar:color_bar_m0|vs_reg                                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.944      ;
; 0.685 ; color_bar:color_bar_m0|h_cnt[11]                                                                                      ; color_bar:color_bar_m0|active_x[11]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; osd_display:osd_display_m0|osd_ram_addr[1]                                                                            ; osd_display:osd_display_m0|osd_ram_addr[1]                                                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.690 ; osd_display:osd_display_m0|osd_ram_addr[2]                                                                            ; osd_display:osd_display_m0|osd_ram_addr[2]                                                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[1]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[1]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; grid_display:grid_display_m0|grid_x[1]                                                                                ; grid_display:grid_display_m0|grid_x[1]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; grid_display:grid_display_m0|grid_x[3]                                                                                ; grid_display:grid_display_m0|grid_x[3]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[9]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[9]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[7]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[7]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[9]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[9]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[3]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[3]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; color_bar:color_bar_m0|v_cnt[6]                                                                                       ; color_bar:color_bar_m0|v_cnt[6]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[1]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[1]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[3]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[3]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[2]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[2]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.349      ;
; 0.695 ; grid_display:grid_display_m0|grid_x[4]                                                                                ; grid_display:grid_display_m0|grid_x[4]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; grid_display:grid_display_m0|grid_x[5]                                                                                ; grid_display:grid_display_m0|grid_x[5]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; color_bar:color_bar_m0|v_cnt[7]                                                                                       ; color_bar:color_bar_m0|v_cnt[7]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; grid_display:grid_display_m0|grid_x[7]                                                                                ; grid_display:grid_display_m0|grid_x[7]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; color_bar:color_bar_m0|v_cnt[11]                                                                                      ; color_bar:color_bar_m0|v_cnt[11]                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[8]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[8]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[6]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[6]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; grid_display:grid_display_m0|grid_x[2]                                                                                ; grid_display:grid_display_m0|grid_x[2]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[4]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[4]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[10]                                                   ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[10]                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[8]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[8]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; grid_display:grid_display_m0|grid_x[6]                                                                                ; grid_display:grid_display_m0|grid_x[6]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[2]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[2]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; grid_display:grid_display_m0|grid_x[8]                                                                                ; grid_display:grid_display_m0|grid_x[8]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; color_bar:color_bar_m0|v_cnt[10]                                                                                      ; color_bar:color_bar_m0|v_cnt[10]                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.701 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.702 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                    ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                    ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[2]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.703 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                    ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[5]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; color_bar:color_bar_m0|v_cnt[3]                                                                                       ; color_bar:color_bar_m0|v_cnt[3]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; wav_display:wav_display_m0|rdaddress[1]                                                                               ; wav_display:wav_display_m0|rdaddress[1]                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; color_bar:color_bar_m0|h_cnt[9]                                                                                       ; color_bar:color_bar_m0|h_cnt[9]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; color_bar:color_bar_m0|h_cnt[3]                                                                                       ; color_bar:color_bar_m0|h_cnt[3]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; osd_display:osd_display_m0|osd_ram_addr[5]                                                                            ; osd_display:osd_display_m0|osd_ram_addr[5]                                                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; osd_display:osd_display_m0|osd_ram_addr[3]                                                                            ; osd_display:osd_display_m0|osd_ram_addr[3]                                                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; wav_display:wav_display_m0|rdaddress[7]                                                                               ; wav_display:wav_display_m0|rdaddress[7]                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                                      ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.402 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE          ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE                                                                                                ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; ad9280_sample:ad9280_sample_m0|sample_cnt[7]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.066      ;
; 0.420 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.078      ;
; 0.424 ; ad9280_sample:ad9280_sample_m0|sample_cnt[4]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.073      ;
; 0.430 ; ad9280_sample:ad9280_sample_m0|sample_cnt[6]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.079      ;
; 0.444 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.102      ;
; 0.454 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.112      ;
; 0.457 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.115      ;
; 0.460 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.118      ;
; 0.460 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.118      ;
; 0.462 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.729      ;
; 0.463 ; ad9280_sample:ad9280_sample_m0|sample_cnt[9]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.112      ;
; 0.464 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.731      ;
; 0.468 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.126      ;
; 0.475 ; ad9280_sample:ad9280_sample_m0|sample_cnt[1]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.124      ;
; 0.478 ; ad9280_sample:ad9280_sample_m0|sample_cnt[3]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.127      ;
; 0.494 ; ad9280_sample:ad9280_sample_m0|sample_cnt[8]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.143      ;
; 0.495 ; ad9280_sample:ad9280_sample_m0|sample_cnt[5]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.144      ;
; 0.509 ; ad9280_sample:ad9280_sample_m0|sample_cnt[2]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.158      ;
; 0.601 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.605 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.872      ;
; 0.650 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.917      ;
; 0.653 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.920      ;
; 0.703 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.361      ;
; 0.703 ; ad9280_sample:ad9280_sample_m0|wait_cnt[15]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[15]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[15] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[15]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; ad9280_sample:ad9280_sample_m0|wait_cnt[5]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[5]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; ad9280_sample:ad9280_sample_m0|wait_cnt[3]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[3]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[29]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; ad9280_sample:ad9280_sample_m0|wait_cnt[29]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[29]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; ad9280_sample:ad9280_sample_m0|wait_cnt[1]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[1]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[17]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; ad9280_sample:ad9280_sample_m0|wait_cnt[27]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[27]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; ad9280_sample:ad9280_sample_m0|wait_cnt[17]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[17]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[22] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[22]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; ad9280_sample:ad9280_sample_m0|wait_cnt[31]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[31]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; ad9280_sample:ad9280_sample_m0|wait_cnt[9]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[9]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; ad9280_sample:ad9280_sample_m0|wait_cnt[7]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[7]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; ad9280_sample:ad9280_sample_m0|wait_cnt[25]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[25]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; ad9280_sample:ad9280_sample_m0|wait_cnt[23]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[23]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[14] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[14]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; ad9280_sample:ad9280_sample_m0|wait_cnt[2]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[2]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[18] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[18]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; ad9280_sample:ad9280_sample_m0|sample_cnt[8]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[8]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; ad9280_sample:ad9280_sample_m0|wait_cnt[10]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[10]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; ad9280_sample:ad9280_sample_m0|wait_cnt[8]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[8]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; ad9280_sample:ad9280_sample_m0|wait_cnt[4]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[4]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[26]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; ad9280_sample:ad9280_sample_m0|sample_cnt[3]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[3]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; ad9280_sample:ad9280_sample_m0|sample_cnt[1]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[1]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; ad9280_sample:ad9280_sample_m0|wait_cnt[30]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[30]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; ad9280_sample:ad9280_sample_m0|wait_cnt[28]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[28]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; ad9280_sample:ad9280_sample_m0|wait_cnt[26]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[26]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; ad9280_sample:ad9280_sample_m0|sample_cnt[5]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[5]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.981      ;
; 0.713 ; ad9280_sample:ad9280_sample_m0|sample_cnt[6]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[6]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.982      ;
; 0.714 ; ad9280_sample:ad9280_sample_m0|sample_cnt[9]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[9]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.983      ;
; 0.715 ; ad9280_sample:ad9280_sample_m0|sample_cnt[7]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[7]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.984      ;
; 0.715 ; ad9280_sample:ad9280_sample_m0|sample_cnt[2]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[2]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.984      ;
; 0.717 ; ad9280_sample:ad9280_sample_m0|sample_cnt[4]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[4]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.986      ;
; 0.726 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.993      ;
; 0.732 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.000      ;
; 0.739 ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.008      ;
; 0.745 ; ad9280_sample:ad9280_sample_m0|state.S_WAIT            ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE                                                                                                ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.013      ;
; 0.746 ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.395      ;
; 0.758 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.025      ;
; 0.770 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.037      ;
; 0.772 ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE          ; ad9280_sample:ad9280_sample_m0|state.S_WAIT                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.040      ;
; 0.778 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.045      ;
; 0.797 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.064      ;
; 0.821 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.088      ;
; 0.837 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.104      ;
; 0.839 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[3]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.106      ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.417 ; rom_addr[0]                                                                                                     ; rom_addr[0]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.428 ; rom_addr[3]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.076      ;
; 0.462 ; rom_addr[0]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.110      ;
; 0.464 ; rom_addr[1]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.112      ;
; 0.465 ; rom_addr[4]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.113      ;
; 0.485 ; rom_addr[2]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.133      ;
; 0.495 ; rom_addr[6]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.143      ;
; 0.700 ; rom_addr[5]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.348      ;
; 0.706 ; rom_addr[4]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; rom_addr[6]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; rom_addr[2]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; rom_addr[7]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; rom_addr[8]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.358      ;
; 0.712 ; rom_addr[8]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; rom_addr[5]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; rom_addr[3]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.730 ; rom_addr[1]                                                                                                     ; rom_addr[1]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.745 ; rom_addr[7]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.393      ;
; 0.861 ; rom_addr[0]                                                                                                     ; rom_addr[1]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 1.028 ; rom_addr[4]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; rom_addr[7]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; rom_addr[3]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; rom_addr[1]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; rom_addr[6]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; rom_addr[5]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.032 ; rom_addr[2]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.045 ; rom_addr[1]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; rom_addr[3]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; rom_addr[5]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.122 ; rom_addr[4]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.123 ; rom_addr[6]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.390      ;
; 1.127 ; rom_addr[2]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.150 ; rom_addr[4]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; rom_addr[3]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; rom_addr[1]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; rom_addr[5]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.154 ; rom_addr[2]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.421      ;
; 1.165 ; rom_addr[0]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.432      ;
; 1.167 ; rom_addr[1]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.434      ;
; 1.168 ; rom_addr[3]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.237 ; rom_addr[0]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.504      ;
; 1.244 ; rom_addr[4]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.511      ;
; 1.249 ; rom_addr[2]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.516      ;
; 1.273 ; rom_addr[3]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.540      ;
; 1.273 ; rom_addr[1]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.540      ;
; 1.276 ; rom_addr[2]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.543      ;
; 1.287 ; rom_addr[0]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.554      ;
; 1.289 ; rom_addr[1]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.556      ;
; 1.359 ; rom_addr[0]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.626      ;
; 1.371 ; rom_addr[2]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.638      ;
; 1.395 ; rom_addr[1]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.662      ;
; 1.409 ; rom_addr[0]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.676      ;
; 1.481 ; rom_addr[0]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.748      ;
; 1.531 ; rom_addr[0]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.798      ;
; 2.813 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3.722 ; 3.938        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]                                                                                                     ;
; 3.722 ; 3.938        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]                                                                                                     ;
; 3.722 ; 3.938        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]                                                                                                     ;
; 3.722 ; 3.938        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]                                                                                                     ;
; 3.722 ; 3.938        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]                                                                                                     ;
; 3.722 ; 3.938        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]                                                                                                     ;
; 3.722 ; 3.938        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]                                                                                                     ;
; 3.722 ; 3.938        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]                                                                                                     ;
; 3.722 ; 3.938        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]                                                                                                     ;
; 3.724 ; 3.954        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.731 ; 3.961        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ;
; 3.731 ; 3.961        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ;
; 3.731 ; 3.961        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ;
; 3.731 ; 3.961        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ;
; 3.731 ; 3.961        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ;
; 3.731 ; 3.961        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ;
; 3.731 ; 3.961        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ;
; 3.731 ; 3.961        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.802 ; 4.032        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ;
; 3.802 ; 4.032        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ;
; 3.802 ; 4.032        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ;
; 3.802 ; 4.032        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ;
; 3.802 ; 4.032        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ;
; 3.802 ; 4.032        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ;
; 3.802 ; 4.032        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ;
; 3.802 ; 4.032        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ;
; 3.805 ; 4.035        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.874 ; 4.058        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]                                                                                                     ;
; 3.874 ; 4.058        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]                                                                                                     ;
; 3.874 ; 4.058        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]                                                                                                     ;
; 3.874 ; 4.058        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]                                                                                                     ;
; 3.874 ; 4.058        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]                                                                                                     ;
; 3.874 ; 4.058        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]                                                                                                     ;
; 3.874 ; 4.058        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]                                                                                                     ;
; 3.874 ; 4.058        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]                                                                                                     ;
; 3.874 ; 4.058        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]                                                                                                     ;
; 3.965 ; 3.965        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_pll_m0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                   ;
; 3.965 ; 3.965        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_pll_m0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                     ;
; 3.991 ; 3.991        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom_m0|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 3.992 ; 3.992        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]|clk                                                                                                 ;
; 3.992 ; 3.992        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]|clk                                                                                                 ;
; 3.992 ; 3.992        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]|clk                                                                                                 ;
; 3.992 ; 3.992        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]|clk                                                                                                 ;
; 3.992 ; 3.992        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]|clk                                                                                                 ;
; 3.992 ; 3.992        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]|clk                                                                                                 ;
; 3.992 ; 3.992        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]|clk                                                                                                 ;
; 3.992 ; 3.992        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]|clk                                                                                                 ;
; 3.992 ; 3.992        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]|clk                                                                                                 ;
; 4.007 ; 4.007        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]|clk                                                                                                 ;
; 4.007 ; 4.007        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]|clk                                                                                                 ;
; 4.007 ; 4.007        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]|clk                                                                                                 ;
; 4.007 ; 4.007        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]|clk                                                                                                 ;
; 4.007 ; 4.007        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]|clk                                                                                                 ;
; 4.007 ; 4.007        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]|clk                                                                                                 ;
; 4.007 ; 4.007        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]|clk                                                                                                 ;
; 4.007 ; 4.007        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]|clk                                                                                                 ;
; 4.007 ; 4.007        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]|clk                                                                                                 ;
; 4.008 ; 4.008        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom_m0|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 4.033 ; 4.033        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_pll_m0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                   ;
; 4.033 ; 4.033        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_pll_m0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]                                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|pos_vs_d0                                                                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|pos_vs_d1                                                                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|de_d0                                                       ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|de_d1                                                       ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|vs_d0                                                       ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|vs_d1                                                       ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[0]                                                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[1]                                                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[2]                                                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[3]                                                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[4]                                                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[5]                                                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[6]                                                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[7]                                                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[8]                                                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|rdaddress[9]                                                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|region_active                                                                              ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                       ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                       ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                       ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                       ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|osd_x[0]                                                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|osd_x[1]                                                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|osd_x[2]                                                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|region_active                                                                              ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[0]                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[10]                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[11]                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[1]                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[2]                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[3]                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[4]                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[5]                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[6]                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[7]                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[8]                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[9]                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data0[15]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data1[10]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data1[19]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data1[20]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data1[3]                                                                                 ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data1[5]                                                                                 ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data5[10]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data5[15]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data5[19]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data5[20]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data5[3]                                                                                 ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data5[5]                                                                                 ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data8[10]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data8[15]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data9[15]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data9[19]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datac[10]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datad[15]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datad[19]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datad[20]                                                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datad[3]                                                                                 ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datad[5]                                                                                 ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|zone1_active                                                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|zone2_active                                                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|zone3_active                                                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[0]                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[1]                         ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[0]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[1]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[2]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[3]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[4]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[5]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[6]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[7]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[8]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data3[10]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data3[15]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data3[19]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data3[20]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data3[3]                                                                                 ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_data3[5]                                                                                 ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datab[19]                                                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|v_datab[3]                                                                                 ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.875  ; 9.875        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                          ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                            ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                          ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                            ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.124 ; 10.124       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0]                                                                                                ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1]                                                                                                ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2]                                                                                                ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3]                                                                                                ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4]                                                                                                ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5]                                                                                                ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6]                                                                                                ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7]                                                                                                ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[17]                                                                                                  ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[23]                                                                                                  ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[25]                                                                                                  ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[26]                                                                                                  ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[27]                                                                                                  ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[28]                                                                                                  ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[29]                                                                                                  ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[30]                                                                                                  ;
; 15.315 ; 15.531       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[31]                                                                                                  ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]                                                                                                 ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[10]                                                                                                ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[1]                                                                                                 ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[2]                                                                                                 ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[3]                                                                                                 ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[4]                                                                                                 ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[5]                                                                                                 ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[6]                                                                                                 ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[7]                                                                                                 ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[8]                                                                                                 ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[9]                                                                                                 ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[0]                                                                                                   ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[10]                                                                                                  ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[11]                                                                                                  ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[12]                                                                                                  ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[13]                                                                                                  ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[14]                                                                                                  ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[15]                                                                                                  ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[1]                                                                                                   ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[2]                                                                                                   ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[3]                                                                                                   ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[4]                                                                                                   ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[5]                                                                                                   ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[6]                                                                                                   ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[7]                                                                                                   ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[8]                                                                                                   ;
; 15.316 ; 15.532       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[9]                                                                                                   ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE                                                                                                ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|state.S_WAIT                                                                                                  ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[16]                                                                                                  ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[18]                                                                                                  ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[19]                                                                                                  ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[20]                                                                                                  ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[21]                                                                                                  ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[22]                                                                                                  ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[24]                                                                                                  ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]                                                                                        ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[14]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[15]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[17]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[18]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]                                                                                        ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[22]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[26]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[29]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]                                                                                        ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31]                                                                                       ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]                                                                                        ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]                                                                                        ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]                                                                                        ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]                                                                                        ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]                                                                                        ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]                                                                                        ;
; 15.317 ; 15.533       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]                                                                                        ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]                                                                                          ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]                                                                                          ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]                                                                                          ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[0]                                                                                          ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[1]                                                                                          ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[2]                                                                                          ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[3]                                                                                          ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[4]                                                                                          ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[5]                                                                                          ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[6]                                                                                          ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                           ;
; 15.319 ; 15.535       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                           ;
; 15.329 ; 15.559       ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 15.329 ; 15.559       ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_we_reg       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------+
; ad9280_data[*]  ; clk        ; 8.535 ; 8.541 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[0] ; clk        ; 5.671 ; 5.891 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[1] ; clk        ; 6.038 ; 6.195 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[2] ; clk        ; 6.453 ; 6.575 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[3] ; clk        ; 6.643 ; 6.699 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[4] ; clk        ; 7.935 ; 8.036 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[5] ; clk        ; 8.535 ; 8.541 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[6] ; clk        ; 8.048 ; 8.115 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[7] ; clk        ; 7.542 ; 7.684 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------+
; ad9280_data[*]  ; clk        ; -3.916 ; -4.102 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[0] ; clk        ; -4.418 ; -4.628 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[1] ; clk        ; -4.232 ; -4.328 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[2] ; clk        ; -4.869 ; -4.937 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[3] ; clk        ; -4.252 ; -4.383 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[4] ; clk        ; -4.605 ; -4.678 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[5] ; clk        ; -4.871 ; -4.922 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[6] ; clk        ; -4.556 ; -4.723 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[7] ; clk        ; -3.916 ; -4.102 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; ad9708_clk      ; clk        ; 2.953  ;        ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_data[*]  ; clk        ; 5.264  ; 4.813  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[0] ; clk        ; 5.264  ; 4.813  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[1] ; clk        ; 5.076  ; 4.693  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[2] ; clk        ; 5.064  ; 4.671  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[3] ; clk        ; 5.108  ; 4.690  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[4] ; clk        ; 4.781  ; 4.467  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[5] ; clk        ; 4.752  ; 4.432  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[6] ; clk        ; 4.829  ; 4.489  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[7] ; clk        ; 4.803  ; 4.465  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_clk      ; clk        ;        ; 2.745  ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9280_clk      ; clk        ; 2.934  ;        ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_data[*]     ; clk        ; 4.820  ; 5.181  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[0]    ; clk        ; 4.638  ; 5.001  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[1]    ; clk        ; 4.536  ; 4.863  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[2]    ; clk        ; 4.758  ; 5.154  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[3]    ; clk        ; 4.820  ; 5.181  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[4]    ; clk        ; 4.443  ; 4.722  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[5]    ; clk        ; 4.601  ; 4.866  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[6]    ; clk        ; 4.686  ; 5.065  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_sel[*]      ; clk        ; 6.357  ; 7.108  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[4]     ; clk        ; 6.357  ; 7.108  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[5]     ; clk        ; 4.794  ; 5.134  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; ad9280_clk      ; clk        ;        ; 2.726  ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; vga_out_b[*]    ; clk        ; 13.446 ; 12.920 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[0]   ; clk        ; 12.180 ; 11.716 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[1]   ; clk        ; 12.140 ; 11.669 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[2]   ; clk        ; 13.446 ; 12.920 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[3]   ; clk        ; 13.293 ; 12.748 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[4]   ; clk        ; 13.168 ; 12.697 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_g[*]    ; clk        ; 13.428 ; 12.801 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[0]   ; clk        ; 13.022 ; 12.457 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[1]   ; clk        ; 13.428 ; 12.801 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[2]   ; clk        ; 12.306 ; 11.948 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[3]   ; clk        ; 12.839 ; 12.327 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[4]   ; clk        ; 12.280 ; 11.930 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[5]   ; clk        ; 12.246 ; 11.952 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_hs      ; clk        ; 6.836  ; 6.397  ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_r[*]    ; clk        ; 15.774 ; 14.814 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[0]   ; clk        ; 13.718 ; 13.085 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[1]   ; clk        ; 13.501 ; 12.958 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[2]   ; clk        ; 13.240 ; 12.747 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[3]   ; clk        ; 15.774 ; 14.814 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[4]   ; clk        ; 13.209 ; 12.678 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_vs      ; clk        ; 6.976  ; 6.487  ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; ad9708_clk      ; clk        ; 2.492 ;       ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_data[*]  ; clk        ; 4.227 ; 3.915 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[0] ; clk        ; 4.719 ; 4.282 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[1] ; clk        ; 4.538 ; 4.166 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[2] ; clk        ; 4.527 ; 4.145 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[3] ; clk        ; 4.570 ; 4.164 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[4] ; clk        ; 4.256 ; 3.950 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[5] ; clk        ; 4.227 ; 3.915 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[6] ; clk        ; 4.302 ; 3.972 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[7] ; clk        ; 4.277 ; 3.948 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_clk      ; clk        ;       ; 2.289 ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9280_clk      ; clk        ; 2.473 ;       ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_data[*]     ; clk        ; 3.906 ; 4.177 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[0]    ; clk        ; 4.095 ; 4.448 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[1]    ; clk        ; 3.997 ; 4.317 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[2]    ; clk        ; 4.211 ; 4.597 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[3]    ; clk        ; 4.270 ; 4.621 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[4]    ; clk        ; 3.906 ; 4.177 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[5]    ; clk        ; 4.059 ; 4.318 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[6]    ; clk        ; 4.141 ; 4.510 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_sel[*]      ; clk        ; 4.244 ; 4.575 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[4]     ; clk        ; 5.806 ; 6.547 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[5]     ; clk        ; 4.244 ; 4.575 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; ad9280_clk      ; clk        ;       ; 2.269 ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; vga_out_b[*]    ; clk        ; 6.111 ; 5.723 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[0]   ; clk        ; 6.153 ; 5.771 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[1]   ; clk        ; 6.111 ; 5.723 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[2]   ; clk        ; 7.331 ; 6.774 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[3]   ; clk        ; 7.181 ; 6.606 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[4]   ; clk        ; 7.065 ; 6.560 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_g[*]    ; clk        ; 6.158 ; 5.883 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[0]   ; clk        ; 6.866 ; 6.385 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[1]   ; clk        ; 7.255 ; 6.716 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[2]   ; clk        ; 6.183 ; 5.900 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[3]   ; clk        ; 6.694 ; 6.265 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[4]   ; clk        ; 6.158 ; 5.883 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[5]   ; clk        ; 6.265 ; 5.987 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_hs      ; clk        ; 6.318 ; 5.890 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_r[*]    ; clk        ; 6.511 ; 6.055 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[0]   ; clk        ; 7.003 ; 6.447 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[1]   ; clk        ; 7.100 ; 6.618 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[2]   ; clk        ; 6.854 ; 6.418 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[3]   ; clk        ; 9.360 ; 8.461 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[4]   ; clk        ; 6.511 ; 6.055 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_vs      ; clk        ; 6.451 ; 5.977 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------+
; Propagation Delay                                                 ;
+----------------+--------------+--------+--------+--------+--------+
; Input Port     ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+----------------+--------------+--------+--------+--------+--------+
; ad9280_data[0] ; vga_out_b[0] ; 13.042 ; 12.578 ; 13.110 ; 12.650 ;
; ad9280_data[0] ; vga_out_b[1] ; 13.002 ; 12.531 ; 13.070 ; 12.603 ;
; ad9280_data[0] ; vga_out_b[2] ; 14.295 ; 13.769 ; 14.215 ; 13.673 ;
; ad9280_data[0] ; vga_out_b[3] ; 14.142 ; 13.597 ; 14.062 ; 13.501 ;
; ad9280_data[0] ; vga_out_b[4] ; 14.017 ; 13.546 ; 13.937 ; 13.450 ;
; ad9280_data[0] ; vga_out_g[0] ; 13.884 ; 13.319 ; 13.831 ; 13.266 ;
; ad9280_data[0] ; vga_out_g[1] ; 14.290 ; 13.663 ; 14.237 ; 13.610 ;
; ad9280_data[0] ; vga_out_g[2] ; 13.168 ; 12.810 ; 13.115 ; 12.757 ;
; ad9280_data[0] ; vga_out_g[3] ; 13.701 ; 13.189 ; 13.648 ; 13.136 ;
; ad9280_data[0] ; vga_out_g[4] ; 13.142 ; 12.792 ; 13.089 ; 12.739 ;
; ad9280_data[0] ; vga_out_g[5] ; 12.460 ; 12.154 ; 12.479 ; 12.185 ;
; ad9280_data[0] ; vga_out_r[0] ; 14.369 ; 13.736 ; 14.439 ; 13.806 ;
; ad9280_data[0] ; vga_out_r[1] ; 13.691 ; 13.158 ; 13.776 ; 13.235 ;
; ad9280_data[0] ; vga_out_r[2] ; 13.430 ; 12.947 ; 13.515 ; 13.024 ;
; ad9280_data[0] ; vga_out_r[3] ; 15.964 ; 15.014 ; 16.049 ; 15.091 ;
; ad9280_data[0] ; vga_out_r[4] ; 13.860 ; 13.329 ; 13.930 ; 13.399 ;
; ad9280_data[1] ; vga_out_b[0] ; 14.103 ; 13.644 ; 14.109 ; 13.651 ;
; ad9280_data[1] ; vga_out_b[1] ; 14.063 ; 13.597 ; 14.069 ; 13.604 ;
; ad9280_data[1] ; vga_out_b[2] ; 15.356 ; 14.830 ; 15.027 ; 14.485 ;
; ad9280_data[1] ; vga_out_b[3] ; 15.203 ; 14.658 ; 14.874 ; 14.313 ;
; ad9280_data[1] ; vga_out_b[4] ; 15.078 ; 14.607 ; 14.749 ; 14.262 ;
; ad9280_data[1] ; vga_out_g[0] ; 14.945 ; 14.380 ; 14.643 ; 14.078 ;
; ad9280_data[1] ; vga_out_g[1] ; 15.351 ; 14.724 ; 15.049 ; 14.422 ;
; ad9280_data[1] ; vga_out_g[2] ; 14.229 ; 13.871 ; 13.927 ; 13.569 ;
; ad9280_data[1] ; vga_out_g[3] ; 14.762 ; 14.250 ; 14.460 ; 13.948 ;
; ad9280_data[1] ; vga_out_g[4] ; 14.203 ; 13.853 ; 13.901 ; 13.551 ;
; ad9280_data[1] ; vga_out_g[5] ; 14.461 ; 14.167 ; 14.432 ; 14.138 ;
; ad9280_data[1] ; vga_out_r[0] ; 15.451 ; 14.818 ; 15.441 ; 14.808 ;
; ad9280_data[1] ; vga_out_r[1] ; 14.901 ; 14.358 ; 14.847 ; 14.304 ;
; ad9280_data[1] ; vga_out_r[2] ; 14.640 ; 14.147 ; 14.586 ; 14.093 ;
; ad9280_data[1] ; vga_out_r[3] ; 17.174 ; 16.214 ; 17.120 ; 16.160 ;
; ad9280_data[1] ; vga_out_r[4] ; 14.942 ; 14.411 ; 14.932 ; 14.401 ;
; ad9280_data[2] ; vga_out_b[0] ; 14.232 ; 13.768 ; 14.041 ; 13.581 ;
; ad9280_data[2] ; vga_out_b[1] ; 14.192 ; 13.721 ; 14.001 ; 13.534 ;
; ad9280_data[2] ; vga_out_b[2] ; 15.485 ; 14.959 ; 15.498 ; 14.972 ;
; ad9280_data[2] ; vga_out_b[3] ; 15.332 ; 14.787 ; 15.345 ; 14.800 ;
; ad9280_data[2] ; vga_out_b[4] ; 15.207 ; 14.736 ; 15.220 ; 14.749 ;
; ad9280_data[2] ; vga_out_g[0] ; 15.074 ; 14.509 ; 14.762 ; 14.197 ;
; ad9280_data[2] ; vga_out_g[1] ; 15.480 ; 14.853 ; 15.168 ; 14.541 ;
; ad9280_data[2] ; vga_out_g[2] ; 14.358 ; 14.000 ; 14.046 ; 13.688 ;
; ad9280_data[2] ; vga_out_g[3] ; 14.891 ; 14.379 ; 14.579 ; 14.067 ;
; ad9280_data[2] ; vga_out_g[4] ; 14.332 ; 13.982 ; 14.020 ; 13.670 ;
; ad9280_data[2] ; vga_out_g[5] ; 14.286 ; 13.992 ; 14.428 ; 14.134 ;
; ad9280_data[2] ; vga_out_r[0] ; 15.763 ; 15.130 ; 15.759 ; 15.126 ;
; ad9280_data[2] ; vga_out_r[1] ; 15.550 ; 15.007 ; 15.558 ; 15.015 ;
; ad9280_data[2] ; vga_out_r[2] ; 15.289 ; 14.796 ; 15.297 ; 14.804 ;
; ad9280_data[2] ; vga_out_r[3] ; 17.823 ; 16.863 ; 17.831 ; 16.871 ;
; ad9280_data[2] ; vga_out_r[4] ; 15.254 ; 14.723 ; 15.250 ; 14.719 ;
; ad9280_data[3] ; vga_out_b[0] ; 14.105 ; 13.641 ; 13.971 ; 13.511 ;
; ad9280_data[3] ; vga_out_b[1] ; 14.065 ; 13.594 ; 13.931 ; 13.464 ;
; ad9280_data[3] ; vga_out_b[2] ; 15.783 ; 15.257 ; 15.771 ; 15.245 ;
; ad9280_data[3] ; vga_out_b[3] ; 15.630 ; 15.085 ; 15.618 ; 15.073 ;
; ad9280_data[3] ; vga_out_b[4] ; 15.505 ; 15.034 ; 15.493 ; 15.022 ;
; ad9280_data[3] ; vga_out_g[0] ; 14.947 ; 14.382 ; 14.692 ; 14.127 ;
; ad9280_data[3] ; vga_out_g[1] ; 15.353 ; 14.726 ; 15.098 ; 14.471 ;
; ad9280_data[3] ; vga_out_g[2] ; 14.231 ; 13.873 ; 13.976 ; 13.618 ;
; ad9280_data[3] ; vga_out_g[3] ; 14.764 ; 14.252 ; 14.509 ; 13.997 ;
; ad9280_data[3] ; vga_out_g[4] ; 14.205 ; 13.855 ; 13.950 ; 13.600 ;
; ad9280_data[3] ; vga_out_g[5] ; 14.572 ; 14.278 ; 14.692 ; 14.398 ;
; ad9280_data[3] ; vga_out_r[0] ; 16.055 ; 15.422 ; 16.027 ; 15.394 ;
; ad9280_data[3] ; vga_out_r[1] ; 15.838 ; 15.295 ; 15.834 ; 15.291 ;
; ad9280_data[3] ; vga_out_r[2] ; 15.577 ; 15.084 ; 15.573 ; 15.080 ;
; ad9280_data[3] ; vga_out_r[3] ; 18.111 ; 17.151 ; 18.107 ; 17.147 ;
; ad9280_data[3] ; vga_out_r[4] ; 15.546 ; 15.015 ; 15.518 ; 14.987 ;
; ad9280_data[4] ; vga_out_b[0] ; 13.061 ; 12.597 ; 13.203 ; 12.743 ;
; ad9280_data[4] ; vga_out_b[1] ; 13.021 ; 12.550 ; 13.163 ; 12.696 ;
; ad9280_data[4] ; vga_out_b[2] ; 14.314 ; 13.788 ; 14.308 ; 13.766 ;
; ad9280_data[4] ; vga_out_b[3] ; 14.161 ; 13.616 ; 14.155 ; 13.594 ;
; ad9280_data[4] ; vga_out_b[4] ; 14.036 ; 13.565 ; 14.030 ; 13.543 ;
; ad9280_data[4] ; vga_out_g[0] ; 13.903 ; 13.338 ; 13.924 ; 13.359 ;
; ad9280_data[4] ; vga_out_g[1] ; 14.309 ; 13.682 ; 14.330 ; 13.703 ;
; ad9280_data[4] ; vga_out_g[2] ; 13.187 ; 12.829 ; 13.208 ; 12.850 ;
; ad9280_data[4] ; vga_out_g[3] ; 13.720 ; 13.208 ; 13.741 ; 13.229 ;
; ad9280_data[4] ; vga_out_g[4] ; 13.161 ; 12.811 ; 13.182 ; 12.832 ;
; ad9280_data[4] ; vga_out_g[5] ; 12.479 ; 12.173 ; 12.572 ; 12.278 ;
; ad9280_data[4] ; vga_out_r[0] ; 14.388 ; 13.755 ; 14.532 ; 13.899 ;
; ad9280_data[4] ; vga_out_r[1] ; 13.710 ; 13.177 ; 13.869 ; 13.328 ;
; ad9280_data[4] ; vga_out_r[2] ; 13.449 ; 12.966 ; 13.608 ; 13.117 ;
; ad9280_data[4] ; vga_out_r[3] ; 15.983 ; 15.033 ; 16.142 ; 15.184 ;
; ad9280_data[4] ; vga_out_r[4] ; 13.879 ; 13.348 ; 14.023 ; 13.492 ;
; ad9280_data[5] ; vga_out_b[0] ; 14.017 ; 13.558 ; 14.042 ; 13.584 ;
; ad9280_data[5] ; vga_out_b[1] ; 13.977 ; 13.511 ; 14.002 ; 13.537 ;
; ad9280_data[5] ; vga_out_b[2] ; 15.270 ; 14.744 ; 14.960 ; 14.418 ;
; ad9280_data[5] ; vga_out_b[3] ; 15.117 ; 14.572 ; 14.807 ; 14.246 ;
; ad9280_data[5] ; vga_out_b[4] ; 14.992 ; 14.521 ; 14.682 ; 14.195 ;
; ad9280_data[5] ; vga_out_g[0] ; 14.859 ; 14.294 ; 14.576 ; 14.011 ;
; ad9280_data[5] ; vga_out_g[1] ; 15.265 ; 14.638 ; 14.982 ; 14.355 ;
; ad9280_data[5] ; vga_out_g[2] ; 14.143 ; 13.785 ; 13.860 ; 13.502 ;
; ad9280_data[5] ; vga_out_g[3] ; 14.676 ; 14.164 ; 14.393 ; 13.881 ;
; ad9280_data[5] ; vga_out_g[4] ; 14.117 ; 13.767 ; 13.834 ; 13.484 ;
; ad9280_data[5] ; vga_out_g[5] ; 14.375 ; 14.081 ; 14.365 ; 14.071 ;
; ad9280_data[5] ; vga_out_r[0] ; 15.365 ; 14.732 ; 15.374 ; 14.741 ;
; ad9280_data[5] ; vga_out_r[1] ; 14.815 ; 14.272 ; 14.780 ; 14.237 ;
; ad9280_data[5] ; vga_out_r[2] ; 14.554 ; 14.061 ; 14.519 ; 14.026 ;
; ad9280_data[5] ; vga_out_r[3] ; 17.088 ; 16.128 ; 17.053 ; 16.093 ;
; ad9280_data[5] ; vga_out_r[4] ; 14.856 ; 14.325 ; 14.865 ; 14.334 ;
; ad9280_data[6] ; vga_out_b[0] ; 14.513 ; 14.049 ; 14.344 ; 13.884 ;
; ad9280_data[6] ; vga_out_b[1] ; 14.473 ; 14.002 ; 14.304 ; 13.837 ;
; ad9280_data[6] ; vga_out_b[2] ; 15.766 ; 15.240 ; 15.801 ; 15.275 ;
; ad9280_data[6] ; vga_out_b[3] ; 15.613 ; 15.068 ; 15.648 ; 15.103 ;
; ad9280_data[6] ; vga_out_b[4] ; 15.488 ; 15.017 ; 15.523 ; 15.052 ;
; ad9280_data[6] ; vga_out_g[0] ; 15.355 ; 14.790 ; 15.065 ; 14.500 ;
; ad9280_data[6] ; vga_out_g[1] ; 15.761 ; 15.134 ; 15.471 ; 14.844 ;
; ad9280_data[6] ; vga_out_g[2] ; 14.639 ; 14.281 ; 14.349 ; 13.991 ;
; ad9280_data[6] ; vga_out_g[3] ; 15.172 ; 14.660 ; 14.882 ; 14.370 ;
; ad9280_data[6] ; vga_out_g[4] ; 14.613 ; 14.263 ; 14.323 ; 13.973 ;
; ad9280_data[6] ; vga_out_g[5] ; 14.567 ; 14.273 ; 14.731 ; 14.437 ;
; ad9280_data[6] ; vga_out_r[0] ; 16.044 ; 15.411 ; 16.062 ; 15.429 ;
; ad9280_data[6] ; vga_out_r[1] ; 15.831 ; 15.288 ; 15.861 ; 15.318 ;
; ad9280_data[6] ; vga_out_r[2] ; 15.570 ; 15.077 ; 15.600 ; 15.107 ;
; ad9280_data[6] ; vga_out_r[3] ; 18.104 ; 17.144 ; 18.134 ; 17.174 ;
; ad9280_data[6] ; vga_out_r[4] ; 15.535 ; 15.004 ; 15.553 ; 15.022 ;
; ad9280_data[7] ; vga_out_b[0] ; 13.137 ; 12.673 ; 13.083 ; 12.623 ;
; ad9280_data[7] ; vga_out_b[1] ; 13.097 ; 12.626 ; 13.043 ; 12.576 ;
; ad9280_data[7] ; vga_out_b[2] ; 14.815 ; 14.289 ; 14.883 ; 14.357 ;
; ad9280_data[7] ; vga_out_b[3] ; 14.662 ; 14.117 ; 14.730 ; 14.185 ;
; ad9280_data[7] ; vga_out_b[4] ; 14.537 ; 14.066 ; 14.605 ; 14.134 ;
; ad9280_data[7] ; vga_out_g[0] ; 13.979 ; 13.414 ; 13.804 ; 13.239 ;
; ad9280_data[7] ; vga_out_g[1] ; 14.385 ; 13.758 ; 14.210 ; 13.583 ;
; ad9280_data[7] ; vga_out_g[2] ; 13.263 ; 12.905 ; 13.088 ; 12.730 ;
; ad9280_data[7] ; vga_out_g[3] ; 13.796 ; 13.284 ; 13.621 ; 13.109 ;
; ad9280_data[7] ; vga_out_g[4] ; 13.237 ; 12.887 ; 13.062 ; 12.712 ;
; ad9280_data[7] ; vga_out_g[5] ; 13.604 ; 13.310 ; 13.804 ; 13.510 ;
; ad9280_data[7] ; vga_out_r[0] ; 15.087 ; 14.454 ; 15.139 ; 14.506 ;
; ad9280_data[7] ; vga_out_r[1] ; 14.870 ; 14.327 ; 14.946 ; 14.403 ;
; ad9280_data[7] ; vga_out_r[2] ; 14.609 ; 14.116 ; 14.685 ; 14.192 ;
; ad9280_data[7] ; vga_out_r[3] ; 17.143 ; 16.183 ; 17.219 ; 16.259 ;
; ad9280_data[7] ; vga_out_r[4] ; 14.578 ; 14.047 ; 14.630 ; 14.099 ;
+----------------+--------------+--------+--------+--------+--------+


+-------------------------------------------------------------------+
; Minimum Propagation Delay                                         ;
+----------------+--------------+--------+--------+--------+--------+
; Input Port     ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+----------------+--------------+--------+--------+--------+--------+
; ad9280_data[0] ; vga_out_b[0] ; 11.122 ; 10.677 ; 11.081 ; 10.681 ;
; ad9280_data[0] ; vga_out_b[1] ; 11.080 ; 10.629 ; 11.039 ; 10.633 ;
; ad9280_data[0] ; vga_out_b[2] ; 12.324 ; 11.821 ; 12.305 ; 11.691 ;
; ad9280_data[0] ; vga_out_b[3] ; 12.174 ; 11.653 ; 12.155 ; 11.523 ;
; ad9280_data[0] ; vga_out_b[4] ; 12.058 ; 11.607 ; 12.039 ; 11.477 ;
; ad9280_data[0] ; vga_out_g[0] ; 11.671 ; 11.130 ; 11.623 ; 11.151 ;
; ad9280_data[0] ; vga_out_g[1] ; 12.060 ; 11.461 ; 12.012 ; 11.482 ;
; ad9280_data[0] ; vga_out_g[2] ; 10.988 ; 10.645 ; 10.940 ; 10.666 ;
; ad9280_data[0] ; vga_out_g[3] ; 11.499 ; 11.010 ; 11.451 ; 11.031 ;
; ad9280_data[0] ; vga_out_g[4] ; 10.963 ; 10.628 ; 10.915 ; 10.649 ;
; ad9280_data[0] ; vga_out_g[5] ; 10.385 ; 10.039 ; 10.436 ; 10.123 ;
; ad9280_data[0] ; vga_out_r[0] ; 12.083 ; 11.524 ; 12.085 ; 11.472 ;
; ad9280_data[0] ; vga_out_r[1] ; 11.498 ; 10.999 ; 11.484 ; 10.980 ;
; ad9280_data[0] ; vga_out_r[2] ; 11.252 ; 10.799 ; 11.238 ; 10.780 ;
; ad9280_data[0] ; vga_out_r[3] ; 13.758 ; 12.842 ; 13.744 ; 12.823 ;
; ad9280_data[0] ; vga_out_r[4] ; 11.591 ; 11.132 ; 11.593 ; 11.080 ;
; ad9280_data[1] ; vga_out_b[0] ; 12.361 ; 11.910 ; 12.096 ; 11.696 ;
; ad9280_data[1] ; vga_out_b[1] ; 12.319 ; 11.862 ; 12.054 ; 11.648 ;
; ad9280_data[1] ; vga_out_b[2] ; 12.367 ; 11.761 ; 12.478 ; 11.872 ;
; ad9280_data[1] ; vga_out_b[3] ; 12.217 ; 11.593 ; 12.328 ; 11.704 ;
; ad9280_data[1] ; vga_out_b[4] ; 12.101 ; 11.547 ; 12.212 ; 11.658 ;
; ad9280_data[1] ; vga_out_g[0] ; 12.790 ; 12.237 ; 12.638 ; 12.166 ;
; ad9280_data[1] ; vga_out_g[1] ; 13.179 ; 12.568 ; 13.027 ; 12.497 ;
; ad9280_data[1] ; vga_out_g[2] ; 12.107 ; 11.752 ; 11.955 ; 11.681 ;
; ad9280_data[1] ; vga_out_g[3] ; 12.618 ; 12.117 ; 12.466 ; 12.046 ;
; ad9280_data[1] ; vga_out_g[4] ; 12.082 ; 11.735 ; 11.930 ; 11.664 ;
; ad9280_data[1] ; vga_out_g[5] ; 11.659 ; 11.313 ; 11.489 ; 11.138 ;
; ad9280_data[1] ; vga_out_r[0] ; 13.357 ; 12.798 ; 13.100 ; 12.487 ;
; ad9280_data[1] ; vga_out_r[1] ; 12.221 ; 11.687 ; 12.331 ; 11.797 ;
; ad9280_data[1] ; vga_out_r[2] ; 11.975 ; 11.487 ; 12.085 ; 11.597 ;
; ad9280_data[1] ; vga_out_r[3] ; 14.481 ; 13.530 ; 14.591 ; 13.640 ;
; ad9280_data[1] ; vga_out_r[4] ; 12.865 ; 12.406 ; 12.608 ; 12.095 ;
; ad9280_data[2] ; vga_out_b[0] ; 11.745 ; 11.388 ; 11.747 ; 11.283 ;
; ad9280_data[2] ; vga_out_b[1] ; 11.703 ; 11.340 ; 11.705 ; 11.235 ;
; ad9280_data[2] ; vga_out_b[2] ; 12.223 ; 11.617 ; 12.245 ; 11.639 ;
; ad9280_data[2] ; vga_out_b[3] ; 12.073 ; 11.449 ; 12.095 ; 11.471 ;
; ad9280_data[2] ; vga_out_b[4] ; 11.957 ; 11.403 ; 11.979 ; 11.425 ;
; ad9280_data[2] ; vga_out_g[0] ; 11.503 ; 10.956 ; 11.488 ; 10.979 ;
; ad9280_data[2] ; vga_out_g[1] ; 11.892 ; 11.287 ; 11.877 ; 11.310 ;
; ad9280_data[2] ; vga_out_g[2] ; 10.820 ; 10.471 ; 10.805 ; 10.494 ;
; ad9280_data[2] ; vga_out_g[3] ; 11.331 ; 10.836 ; 11.316 ; 10.859 ;
; ad9280_data[2] ; vga_out_g[4] ; 10.795 ; 10.454 ; 10.780 ; 10.477 ;
; ad9280_data[2] ; vga_out_g[5] ; 11.134 ; 10.770 ; 11.023 ; 10.654 ;
; ad9280_data[2] ; vga_out_r[0] ; 13.220 ; 12.573 ; 13.181 ; 12.493 ;
; ad9280_data[2] ; vga_out_r[1] ; 11.848 ; 11.309 ; 11.809 ; 11.265 ;
; ad9280_data[2] ; vga_out_r[2] ; 11.602 ; 11.109 ; 11.563 ; 11.065 ;
; ad9280_data[2] ; vga_out_r[3] ; 14.108 ; 13.152 ; 14.069 ; 13.108 ;
; ad9280_data[2] ; vga_out_r[4] ; 12.728 ; 12.181 ; 12.689 ; 12.101 ;
; ad9280_data[3] ; vga_out_b[0] ; 11.415 ; 10.964 ; 11.330 ; 10.879 ;
; ad9280_data[3] ; vga_out_b[1] ; 11.373 ; 10.916 ; 11.288 ; 10.831 ;
; ad9280_data[3] ; vga_out_b[2] ; 11.513 ; 10.932 ; 11.497 ; 10.911 ;
; ad9280_data[3] ; vga_out_b[3] ; 11.363 ; 10.764 ; 11.347 ; 10.743 ;
; ad9280_data[3] ; vga_out_b[4] ; 11.247 ; 10.718 ; 11.231 ; 10.697 ;
; ad9280_data[3] ; vga_out_g[0] ; 11.984 ; 11.431 ; 11.963 ; 11.410 ;
; ad9280_data[3] ; vga_out_g[1] ; 12.373 ; 11.762 ; 12.352 ; 11.741 ;
; ad9280_data[3] ; vga_out_g[2] ; 11.301 ; 10.946 ; 11.280 ; 10.925 ;
; ad9280_data[3] ; vga_out_g[3] ; 11.812 ; 11.311 ; 11.791 ; 11.290 ;
; ad9280_data[3] ; vga_out_g[4] ; 11.276 ; 10.929 ; 11.255 ; 10.908 ;
; ad9280_data[3] ; vga_out_g[5] ; 11.819 ; 11.339 ; 11.668 ; 11.183 ;
; ad9280_data[3] ; vga_out_r[0] ; 13.596 ; 12.973 ; 13.482 ; 12.859 ;
; ad9280_data[3] ; vga_out_r[1] ; 12.278 ; 11.714 ; 12.193 ; 11.629 ;
; ad9280_data[3] ; vga_out_r[2] ; 12.032 ; 11.514 ; 11.947 ; 11.429 ;
; ad9280_data[3] ; vga_out_r[3] ; 14.538 ; 13.557 ; 14.453 ; 13.472 ;
; ad9280_data[3] ; vga_out_r[4] ; 13.104 ; 12.581 ; 12.990 ; 12.467 ;
; ad9280_data[4] ; vga_out_b[0] ; 11.087 ; 10.642 ; 11.100 ; 10.700 ;
; ad9280_data[4] ; vga_out_b[1] ; 11.045 ; 10.594 ; 11.058 ; 10.652 ;
; ad9280_data[4] ; vga_out_b[2] ; 12.289 ; 11.786 ; 12.324 ; 11.710 ;
; ad9280_data[4] ; vga_out_b[3] ; 12.139 ; 11.618 ; 12.174 ; 11.542 ;
; ad9280_data[4] ; vga_out_b[4] ; 12.023 ; 11.572 ; 12.058 ; 11.496 ;
; ad9280_data[4] ; vga_out_g[0] ; 11.636 ; 11.095 ; 11.642 ; 11.170 ;
; ad9280_data[4] ; vga_out_g[1] ; 12.025 ; 11.426 ; 12.031 ; 11.501 ;
; ad9280_data[4] ; vga_out_g[2] ; 10.953 ; 10.610 ; 10.959 ; 10.685 ;
; ad9280_data[4] ; vga_out_g[3] ; 11.464 ; 10.975 ; 11.470 ; 11.050 ;
; ad9280_data[4] ; vga_out_g[4] ; 10.928 ; 10.593 ; 10.934 ; 10.668 ;
; ad9280_data[4] ; vga_out_g[5] ; 10.350 ; 10.004 ; 10.455 ; 10.142 ;
; ad9280_data[4] ; vga_out_r[0] ; 12.048 ; 11.489 ; 12.104 ; 11.491 ;
; ad9280_data[4] ; vga_out_r[1] ; 11.463 ; 10.964 ; 11.503 ; 10.999 ;
; ad9280_data[4] ; vga_out_r[2] ; 11.217 ; 10.764 ; 11.257 ; 10.799 ;
; ad9280_data[4] ; vga_out_r[3] ; 13.723 ; 12.807 ; 13.763 ; 12.842 ;
; ad9280_data[4] ; vga_out_r[4] ; 11.556 ; 11.097 ; 11.612 ; 11.099 ;
; ad9280_data[5] ; vga_out_b[0] ; 12.290 ; 11.839 ; 12.057 ; 11.657 ;
; ad9280_data[5] ; vga_out_b[1] ; 12.248 ; 11.791 ; 12.015 ; 11.609 ;
; ad9280_data[5] ; vga_out_b[2] ; 12.296 ; 11.690 ; 12.447 ; 11.841 ;
; ad9280_data[5] ; vga_out_b[3] ; 12.146 ; 11.522 ; 12.297 ; 11.673 ;
; ad9280_data[5] ; vga_out_b[4] ; 12.030 ; 11.476 ; 12.181 ; 11.627 ;
; ad9280_data[5] ; vga_out_g[0] ; 12.719 ; 12.166 ; 12.599 ; 12.127 ;
; ad9280_data[5] ; vga_out_g[1] ; 13.108 ; 12.497 ; 12.988 ; 12.458 ;
; ad9280_data[5] ; vga_out_g[2] ; 12.036 ; 11.681 ; 11.916 ; 11.642 ;
; ad9280_data[5] ; vga_out_g[3] ; 12.547 ; 12.046 ; 12.427 ; 12.007 ;
; ad9280_data[5] ; vga_out_g[4] ; 12.011 ; 11.664 ; 11.891 ; 11.625 ;
; ad9280_data[5] ; vga_out_g[5] ; 11.595 ; 11.249 ; 11.450 ; 11.099 ;
; ad9280_data[5] ; vga_out_r[0] ; 13.293 ; 12.734 ; 13.061 ; 12.448 ;
; ad9280_data[5] ; vga_out_r[1] ; 12.150 ; 11.616 ; 12.300 ; 11.766 ;
; ad9280_data[5] ; vga_out_r[2] ; 11.904 ; 11.416 ; 12.054 ; 11.566 ;
; ad9280_data[5] ; vga_out_r[3] ; 14.410 ; 13.459 ; 14.560 ; 13.609 ;
; ad9280_data[5] ; vga_out_r[4] ; 12.801 ; 12.342 ; 12.569 ; 12.056 ;
; ad9280_data[6] ; vga_out_b[0] ; 11.949 ; 11.592 ; 11.963 ; 11.499 ;
; ad9280_data[6] ; vga_out_b[1] ; 11.907 ; 11.544 ; 11.921 ; 11.451 ;
; ad9280_data[6] ; vga_out_b[2] ; 12.427 ; 11.821 ; 12.461 ; 11.855 ;
; ad9280_data[6] ; vga_out_b[3] ; 12.277 ; 11.653 ; 12.311 ; 11.687 ;
; ad9280_data[6] ; vga_out_b[4] ; 12.161 ; 11.607 ; 12.195 ; 11.641 ;
; ad9280_data[6] ; vga_out_g[0] ; 11.707 ; 11.160 ; 11.704 ; 11.195 ;
; ad9280_data[6] ; vga_out_g[1] ; 12.096 ; 11.491 ; 12.093 ; 11.526 ;
; ad9280_data[6] ; vga_out_g[2] ; 11.024 ; 10.675 ; 11.021 ; 10.710 ;
; ad9280_data[6] ; vga_out_g[3] ; 11.535 ; 11.040 ; 11.532 ; 11.075 ;
; ad9280_data[6] ; vga_out_g[4] ; 10.999 ; 10.658 ; 10.996 ; 10.693 ;
; ad9280_data[6] ; vga_out_g[5] ; 11.338 ; 10.974 ; 11.239 ; 10.870 ;
; ad9280_data[6] ; vga_out_r[0] ; 13.424 ; 12.777 ; 13.397 ; 12.709 ;
; ad9280_data[6] ; vga_out_r[1] ; 12.052 ; 11.513 ; 12.025 ; 11.481 ;
; ad9280_data[6] ; vga_out_r[2] ; 11.806 ; 11.313 ; 11.779 ; 11.281 ;
; ad9280_data[6] ; vga_out_r[3] ; 14.312 ; 13.356 ; 14.285 ; 13.324 ;
; ad9280_data[6] ; vga_out_r[4] ; 12.932 ; 12.385 ; 12.905 ; 12.317 ;
; ad9280_data[7] ; vga_out_b[0] ; 10.567 ; 10.116 ; 10.568 ; 10.117 ;
; ad9280_data[7] ; vga_out_b[1] ; 10.525 ; 10.068 ; 10.526 ; 10.069 ;
; ad9280_data[7] ; vga_out_b[2] ; 10.665 ; 10.084 ; 10.735 ; 10.149 ;
; ad9280_data[7] ; vga_out_b[3] ; 10.515 ; 9.916  ; 10.585 ; 9.981  ;
; ad9280_data[7] ; vga_out_b[4] ; 10.399 ; 9.870  ; 10.469 ; 9.935  ;
; ad9280_data[7] ; vga_out_g[0] ; 11.136 ; 10.583 ; 11.201 ; 10.648 ;
; ad9280_data[7] ; vga_out_g[1] ; 11.525 ; 10.914 ; 11.590 ; 10.979 ;
; ad9280_data[7] ; vga_out_g[2] ; 10.453 ; 10.098 ; 10.518 ; 10.163 ;
; ad9280_data[7] ; vga_out_g[3] ; 10.964 ; 10.463 ; 11.029 ; 10.528 ;
; ad9280_data[7] ; vga_out_g[4] ; 10.428 ; 10.081 ; 10.493 ; 10.146 ;
; ad9280_data[7] ; vga_out_g[5] ; 10.971 ; 10.491 ; 10.906 ; 10.421 ;
; ad9280_data[7] ; vga_out_r[0] ; 12.748 ; 12.125 ; 12.720 ; 12.097 ;
; ad9280_data[7] ; vga_out_r[1] ; 11.430 ; 10.866 ; 11.431 ; 10.867 ;
; ad9280_data[7] ; vga_out_r[2] ; 11.184 ; 10.666 ; 11.185 ; 10.667 ;
; ad9280_data[7] ; vga_out_r[3] ; 13.690 ; 12.709 ; 13.691 ; 12.710 ;
; ad9280_data[7] ; vga_out_r[4] ; 12.256 ; 11.733 ; 12.228 ; 11.705 ;
+----------------+--------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 29.992 ns




+-----------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                            ;
+----------------+-----------------------------------------------+----------------------+-------------------------+
; Source Node    ; Synchronization Node                          ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------+-----------------------------------------------+----------------------+-------------------------+
; ad9280_data[7] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7] ; Not Calculated       ; No                      ;
; ad9280_data[5] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5] ; Not Calculated       ; No                      ;
; ad9280_data[3] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3] ; Not Calculated       ; No                      ;
; ad9280_data[0] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0] ; Not Calculated       ; No                      ;
; ad9280_data[2] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2] ; Not Calculated       ; No                      ;
; ad9280_data[6] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6] ; Not Calculated       ; No                      ;
; ad9280_data[1] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1] ; Not Calculated       ; No                      ;
; ad9280_data[4] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4] ; Not Calculated       ; No                      ;
+----------------+-----------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[7]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 29.992         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[7]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[7]                                                                                               ;                ;              ;                  ; 29.992       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[5]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.300         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[5]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[5]                                                                                               ;                ;              ;                  ; 30.300       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[3]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.302         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[3]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[3]                                                                                               ;                ;              ;                  ; 30.302       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[0]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.312         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[0]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[0]                                                                                               ;                ;              ;                  ; 30.312       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[2]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.313         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[2]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[2]                                                                                               ;                ;              ;                  ; 30.313       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[6]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.315         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[6]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[6]                                                                                               ;                ;              ;                  ; 30.315       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[1]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.331         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[1]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[1]                                                                                               ;                ;              ;                  ; 30.331       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[4]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.353         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[4]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[4]                                                                                               ;                ;              ;                  ; 30.353       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 6.676  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 11.432 ; 0.000         ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 27.768 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.149 ; 0.000         ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 0.152 ; 0.000         ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 0.158 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 3.735  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 7.425  ; 0.000         ;
; clk                                                      ; 9.423  ; 0.000         ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 15.335 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 6.676 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.922 ; rom_addr[0]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 1.029      ;
; 6.952 ; rom_addr[0]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.999      ;
; 6.975 ; rom_addr[2]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.976      ;
; 6.979 ; rom_addr[2]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.972      ;
; 6.990 ; rom_addr[0]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.961      ;
; 6.990 ; rom_addr[1]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.961      ;
; 7.020 ; rom_addr[0]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.931      ;
; 7.028 ; rom_addr[1]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.923      ;
; 7.043 ; rom_addr[2]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.908      ;
; 7.046 ; rom_addr[4]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.905      ;
; 7.047 ; rom_addr[2]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.904      ;
; 7.050 ; rom_addr[4]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.901      ;
; 7.057 ; rom_addr[3]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.894      ;
; 7.058 ; rom_addr[0]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.893      ;
; 7.058 ; rom_addr[1]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.893      ;
; 7.088 ; rom_addr[0]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.863      ;
; 7.095 ; rom_addr[3]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.856      ;
; 7.096 ; rom_addr[1]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.855      ;
; 7.111 ; rom_addr[2]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.840      ;
; 7.114 ; rom_addr[6]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.837      ;
; 7.114 ; rom_addr[4]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.837      ;
; 7.115 ; rom_addr[2]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.836      ;
; 7.118 ; rom_addr[6]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.833      ;
; 7.118 ; rom_addr[4]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.833      ;
; 7.125 ; rom_addr[5]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.826      ;
; 7.125 ; rom_addr[3]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.826      ;
; 7.126 ; rom_addr[0]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.825      ;
; 7.126 ; rom_addr[1]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.825      ;
; 7.163 ; rom_addr[5]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.788      ;
; 7.163 ; rom_addr[3]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.788      ;
; 7.164 ; rom_addr[1]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.787      ;
; 7.193 ; rom_addr[7]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.758      ;
; 7.193 ; rom_addr[5]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.758      ;
; 7.193 ; rom_addr[3]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.758      ;
; 7.194 ; rom_addr[1]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.757      ;
; 7.323 ; rom_addr[0]                                                                                                     ; rom_addr[1]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.628      ;
; 7.386 ; rom_addr[7]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 0.762      ;
; 7.398 ; rom_addr[8]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.553      ;
; 7.399 ; rom_addr[7]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.552      ;
; 7.399 ; rom_addr[5]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.552      ;
; 7.399 ; rom_addr[3]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.552      ;
; 7.400 ; rom_addr[1]                                                                                                     ; rom_addr[1]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.551      ;
; 7.407 ; rom_addr[8]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 0.741      ;
; 7.408 ; rom_addr[2]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.543      ;
; 7.410 ; rom_addr[6]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.541      ;
; 7.410 ; rom_addr[4]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.541      ;
; 7.415 ; rom_addr[5]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 0.733      ;
; 7.542 ; rom_addr[6]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 0.606      ;
; 7.549 ; rom_addr[2]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 0.599      ;
; 7.559 ; rom_addr[0]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 0.589      ;
; 7.560 ; rom_addr[1]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 0.588      ;
; 7.560 ; rom_addr[4]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 0.588      ;
; 7.579 ; rom_addr[3]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 0.569      ;
; 7.592 ; rom_addr[0]                                                                                                     ; rom_addr[0]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 0.359      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 11.432 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.237     ; 3.702      ;
; 11.588 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.220     ; 3.563      ;
; 11.602 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.220     ; 3.549      ;
; 11.615 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.236     ; 3.520      ;
; 11.628 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.219     ; 3.524      ;
; 11.639 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.241     ; 3.491      ;
; 11.639 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.241     ; 3.491      ;
; 11.682 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.220     ; 3.469      ;
; 11.683 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.220     ; 3.468      ;
; 11.688 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.223     ; 3.460      ;
; 11.698 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.236     ; 3.437      ;
; 11.702 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.223     ; 3.446      ;
; 11.705 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.236     ; 3.430      ;
; 11.705 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.220     ; 3.446      ;
; 11.718 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.236     ; 3.417      ;
; 11.719 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.236     ; 3.416      ;
; 11.725 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.233     ; 3.413      ;
; 11.728 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.222     ; 3.421      ;
; 11.742 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.233     ; 3.396      ;
; 11.748 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.241     ; 3.382      ;
; 11.761 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.227     ; 3.383      ;
; 11.762 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.227     ; 3.382      ;
; 11.782 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.223     ; 3.366      ;
; 11.783 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.223     ; 3.365      ;
; 11.788 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.235     ; 3.348      ;
; 11.791 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.236     ; 3.344      ;
; 11.792 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.236     ; 3.343      ;
; 11.794 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.236     ; 3.341      ;
; 11.795 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.236     ; 3.340      ;
; 11.796 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.236     ; 3.339      ;
; 11.799 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.236     ; 3.336      ;
; 11.799 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.225     ; 3.347      ;
; 11.801 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.235     ; 3.335      ;
; 11.801 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.232     ; 3.338      ;
; 11.802 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.235     ; 3.334      ;
; 11.802 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.232     ; 3.337      ;
; 11.804 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.232     ; 3.335      ;
; 11.805 ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data5[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.223     ; 3.343      ;
; 11.805 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.232     ; 3.334      ;
; 11.806 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.232     ; 3.333      ;
; 11.808 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.232     ; 3.331      ;
; 11.809 ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_dataf[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.232     ; 3.330      ;
; 11.819 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.234     ; 3.318      ;
; 11.820 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.231     ; 3.320      ;
; 11.821 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.231     ; 3.319      ;
; 11.821 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.234     ; 3.316      ;
; 11.823 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.239     ; 3.309      ;
; 11.825 ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datac[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.232     ; 3.314      ;
; 11.827 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.239     ; 3.305      ;
; 11.841 ; osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_datad[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.236     ; 3.294      ;
; 11.871 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 3.260      ;
; 11.878 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.228     ; 3.265      ;
; 11.879 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.228     ; 3.264      ;
; 11.880 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.228     ; 3.263      ;
; 11.882 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.228     ; 3.261      ;
; 11.886 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.232     ; 3.253      ;
; 11.888 ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data1[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.228     ; 3.255      ;
; 11.895 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.230     ; 3.246      ;
; 11.898 ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datab[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.225     ; 3.248      ;
; 11.904 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.229     ; 3.238      ;
; 11.904 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.235     ; 3.232      ;
; 11.906 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.235     ; 3.230      ;
; 11.908 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 3.223      ;
; 11.910 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.237     ; 3.224      ;
; 11.910 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.237     ; 3.224      ;
; 11.912 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 3.219      ;
; 11.926 ; osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_datad[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.231     ; 3.214      ;
; 11.934 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.229     ; 3.208      ;
; 11.944 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 3.187      ;
; 11.946 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.243     ; 3.182      ;
; 11.947 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 3.184      ;
; 11.950 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.243     ; 3.178      ;
; 11.966 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.231     ; 3.174      ;
; 11.968 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.234     ; 3.169      ;
; 11.969 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.232     ; 3.170      ;
; 11.969 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.231     ; 3.171      ;
; 11.972 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.234     ; 3.165      ;
; 11.989 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.230     ; 3.152      ;
; 12.004 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.234     ; 3.133      ;
; 12.019 ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data0[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.237     ; 3.115      ;
; 12.019 ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data9[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.230     ; 3.122      ;
; 12.026 ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_data8[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.225     ; 3.120      ;
; 12.041 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.229     ; 3.101      ;
; 12.041 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.229     ; 3.101      ;
; 12.043 ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0 ; osd_display:osd_display_m0|v_dataa[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.229     ; 3.099      ;
; 12.063 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.233     ; 3.075      ;
; 12.064 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.233     ; 3.074      ;
; 12.068 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.233     ; 3.070      ;
; 12.087 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.230     ; 3.054      ;
; 12.089 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.230     ; 3.052      ;
; 12.092 ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data4[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.230     ; 3.049      ;
; 12.143 ; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data3[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.224     ; 3.004      ;
; 12.144 ; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data3[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.224     ; 3.003      ;
; 12.144 ; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data3[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.224     ; 3.003      ;
; 12.145 ; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data3[3]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.224     ; 3.002      ;
; 12.148 ; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data3[19] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.224     ; 2.999      ;
; 12.148 ; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data3[20] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.224     ; 2.999      ;
; 12.159 ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data6[10] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.225     ; 2.987      ;
; 12.160 ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data6[15] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.225     ; 2.986      ;
; 12.163 ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a4~porta_address_reg0 ; osd_display:osd_display_m0|v_data6[5]  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.225     ; 2.983      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 27.768 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 3.359      ;
; 27.768 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 3.359      ;
; 27.834 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 3.293      ;
; 27.951 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 3.176      ;
; 27.951 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 3.176      ;
; 28.000 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 3.127      ;
; 28.017 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 3.110      ;
; 28.034 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 3.093      ;
; 28.034 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 3.093      ;
; 28.100 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 3.027      ;
; 28.111 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 3.020      ;
; 28.111 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 3.020      ;
; 28.126 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 3.001      ;
; 28.126 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 3.001      ;
; 28.141 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.986      ;
; 28.141 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.986      ;
; 28.177 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.954      ;
; 28.183 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.944      ;
; 28.184 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.943      ;
; 28.184 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.943      ;
; 28.192 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.935      ;
; 28.207 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.920      ;
; 28.231 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.896      ;
; 28.231 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.896      ;
; 28.250 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.877      ;
; 28.265 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.862      ;
; 28.265 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.862      ;
; 28.266 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.861      ;
; 28.269 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.858      ;
; 28.269 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.858      ;
; 28.284 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.847      ;
; 28.284 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.847      ;
; 28.297 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.830      ;
; 28.331 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.796      ;
; 28.334 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.793      ;
; 28.334 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.793      ;
; 28.335 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.792      ;
; 28.343 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.788      ;
; 28.350 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.781      ;
; 28.358 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.769      ;
; 28.373 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.754      ;
; 28.376 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.751      ;
; 28.376 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.751      ;
; 28.400 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.727      ;
; 28.416 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.711      ;
; 28.441 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.690      ;
; 28.441 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.690      ;
; 28.442 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.685      ;
; 28.463 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.664      ;
; 28.497 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.630      ;
; 28.501 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.626      ;
; 28.507 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.624      ;
; 28.508 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.619      ;
; 28.508 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.619      ;
; 28.516 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.615      ;
; 28.519 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.612      ;
; 28.519 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.612      ;
; 28.542 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.585      ;
; 28.542 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.585      ;
; 28.549 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.582      ;
; 28.549 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.582      ;
; 28.566 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.561      ;
; 28.567 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.564      ;
; 28.567 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.564      ;
; 28.570 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.561      ;
; 28.570 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.561      ;
; 28.574 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.553      ;
; 28.574 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.557      ;
; 28.574 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.557      ;
; 28.581 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.546      ;
; 28.581 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.546      ;
; 28.585 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.546      ;
; 28.608 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.519      ;
; 28.608 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.519      ;
; 28.615 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.516      ;
; 28.632 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.499      ;
; 28.632 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.499      ;
; 28.633 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.498      ;
; 28.635 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.496      ;
; 28.635 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.496      ;
; 28.636 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.495      ;
; 28.640 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.491      ;
; 28.647 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.060     ; 2.480      ;
; 28.653 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.478      ;
; 28.653 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.478      ;
; 28.673 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.458      ;
; 28.698 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.433      ;
; 28.699 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[22] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.432      ;
; 28.699 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[22] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.432      ;
; 28.701 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.430      ;
; 28.703 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.428      ;
; 28.703 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.428      ;
; 28.706 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.425      ;
; 28.706 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.056     ; 2.425      ;
; 28.716 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.037     ; 2.434      ;
; 28.716 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.037     ; 2.434      ;
; 28.716 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.037     ; 2.434      ;
; 28.716 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.037     ; 2.434      ;
; 28.716 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.037     ; 2.434      ;
; 28.716 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 31.200       ; -0.037     ; 2.434      ;
+--------+--------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.149 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[0]                         ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.481      ;
; 0.150 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.480      ;
; 0.186 ; color_bar:color_bar_m0|hs_reg                                                                                         ; color_bar:color_bar_m0|hs_reg                                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; color_bar:color_bar_m0|active_x[0]                                                                                    ; color_bar:color_bar_m0|active_x[0]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|h_active                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; color_bar:color_bar_m0|vs_reg                                                                                         ; color_bar:color_bar_m0|vs_reg                                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; color_bar:color_bar_m0|h_cnt[10]                                                                                      ; color_bar:color_bar_m0|h_cnt[10]                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[9]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; color_bar:color_bar_m0|v_cnt[8]                                                                                       ; color_bar:color_bar_m0|v_cnt[8]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                     ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; color_bar:color_bar_m0|hs_reg                                                                                         ; color_bar:color_bar_m0|hs_reg_d0                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; color_bar:color_bar_m0|vs_reg                                                                                         ; color_bar:color_bar_m0|vs_reg_d0                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|hs_d0                                                       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|hs_d1                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.201 ; wav_display:wav_display_m0|rdaddress[7]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.490      ;
; 0.203 ; osd_display:osd_display_m0|osd_ram_addr[4]                                                                            ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.546      ;
; 0.203 ; osd_display:osd_display_m0|osd_ram_addr[13]                                                                           ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.546      ;
; 0.203 ; wav_display:wav_display_m0|rdaddress[2]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.492      ;
; 0.206 ; wav_display:wav_display_m0|rdaddress[1]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.495      ;
; 0.207 ; osd_display:osd_display_m0|osd_ram_addr[3]                                                                            ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.550      ;
; 0.207 ; wav_display:wav_display_m0|rdaddress[8]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.496      ;
; 0.207 ; wav_display:wav_display_m0|rdaddress[9]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.496      ;
; 0.208 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|vs_d1                                                       ; osd_display:osd_display_m0|pos_vs_d0                                                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; wav_display:wav_display_m0|rdaddress[0]                                                                               ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.497      ;
; 0.212 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[0]                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.216 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[8]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[1]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.219 ; osd_display:osd_display_m0|osd_ram_addr[5]                                                                            ; osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component|altsyncram_3r91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.554      ;
; 0.224 ; osd_display:osd_display_m0|osd_ram_addr[11]                                                                           ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.567      ;
; 0.262 ; osd_display:osd_display_m0|osd_ram_addr[9]                                                                            ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.605      ;
; 0.266 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10]                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[3]                                              ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[3]                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|rgb_b_reg[7]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; osd_display:osd_display_m0|osd_ram_addr[12]                                                                           ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.611      ;
; 0.269 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[19]                                             ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[19]                                                                       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                   ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.272 ; osd_display:osd_display_m0|pos_vs_d0                                                                                  ; osd_display:osd_display_m0|pos_vs_d1                                                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|rgb_r_reg[7]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|video_active_d0                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[1]                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; color_bar:color_bar_m0|h_active                                                                                       ; color_bar:color_bar_m0|rgb_g_reg[7]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                     ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; color_bar:color_bar_m0|v_cnt[8]                                                                                       ; color_bar:color_bar_m0|v_cnt[1]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|hs_d0                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.281 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                     ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~porta_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.613      ;
; 0.288 ; color_bar:color_bar_m0|v_cnt[1]                                                                                       ; color_bar:color_bar_m0|vs_reg                                                                                                                   ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.291 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[2]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.293 ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|dffe3a[1]                         ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.625      ;
; 0.293 ; color_bar:color_bar_m0|v_cnt[9]                                                                                       ; color_bar:color_bar_m0|v_cnt[5]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; color_bar:color_bar_m0|h_cnt[11]                                                                                      ; color_bar:color_bar_m0|active_x[11]                                                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; osd_display:osd_display_m0|osd_ram_addr[1]                                                                            ; osd_display:osd_display_m0|osd_ram_addr[1]                                                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; osd_display:osd_display_m0|osd_ram_addr[2]                                                                            ; osd_display:osd_display_m0|osd_ram_addr[2]                                                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[9]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[9]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[7]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[7]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[1]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[1]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; grid_display:grid_display_m0|grid_x[3]                                                                                ; grid_display:grid_display_m0|grid_x[3]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[3]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[3]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[9]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[9]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[3]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[3]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; grid_display:grid_display_m0|grid_x[1]                                                                                ; grid_display:grid_display_m0|grid_x[1]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; color_bar:color_bar_m0|v_cnt[6]                                                                                       ; color_bar:color_bar_m0|v_cnt[6]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; color_bar:color_bar_m0|h_cnt[0]                                                                                       ; color_bar:color_bar_m0|active_x[0]                                                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; osd_display:osd_display_m0|osd_ram_addr[0]                                                                            ; osd_display:osd_display_m0|osd_ram_addr[0]                                                                                                      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[8]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[8]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[6]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[6]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[4]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[4]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[2]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[2]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[1]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[1]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; grid_display:grid_display_m0|grid_x[5]                                                                                ; grid_display:grid_display_m0|grid_x[5]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; color_bar:color_bar_m0|v_cnt[11]                                                                                      ; color_bar:color_bar_m0|v_cnt[11]                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; color_bar:color_bar_m0|v_cnt[7]                                                                                       ; color_bar:color_bar_m0|v_cnt[7]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[10]                                                   ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[10]                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[8]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[8]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; grid_display:grid_display_m0|grid_x[2]                                                                                ; grid_display:grid_display_m0|grid_x[2]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; grid_display:grid_display_m0|grid_x[4]                                                                                ; grid_display:grid_display_m0|grid_x[4]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; grid_display:grid_display_m0|grid_x[6]                                                                                ; grid_display:grid_display_m0|grid_x[6]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; grid_display:grid_display_m0|grid_x[7]                                                                                ; grid_display:grid_display_m0|grid_x[7]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[2]                                                    ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|x_cnt[2]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; grid_display:grid_display_m0|grid_x[8]                                                                                ; grid_display:grid_display_m0|grid_x[8]                                                                                                          ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[11]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; color_bar:color_bar_m0|v_cnt[10]                                                                                      ; color_bar:color_bar_m0|v_cnt[10]                                                                                                                ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[9]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[11]                                                   ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[11]                                                                             ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                    ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[10]                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; wav_display:wav_display_m0|rdaddress[9]                                                                               ; wav_display:wav_display_m0|rdaddress[9]                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wav_display:wav_display_m0|rdaddress[7]                                                                               ; wav_display:wav_display_m0|rdaddress[7]                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wav_display:wav_display_m0|rdaddress[1]                                                                               ; wav_display:wav_display_m0|rdaddress[1]                                                                                                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                    ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                  ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[3]                                                                            ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; color_bar:color_bar_m0|h_cnt[9]                                                                                       ; color_bar:color_bar_m0|h_cnt[9]                                                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                                      ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.152 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.480      ;
; 0.156 ; ad9280_sample:ad9280_sample_m0|sample_cnt[7]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.479      ;
; 0.161 ; ad9280_sample:ad9280_sample_m0|sample_cnt[4]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.484      ;
; 0.165 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; ad9280_sample:ad9280_sample_m0|sample_cnt[6]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.488      ;
; 0.166 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.494      ;
; 0.168 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.496      ;
; 0.169 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.497      ;
; 0.171 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.499      ;
; 0.174 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.502      ;
; 0.176 ; ad9280_sample:ad9280_sample_m0|sample_cnt[9]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.499      ;
; 0.184 ; ad9280_sample:ad9280_sample_m0|sample_cnt[3]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.507      ;
; 0.187 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; ad9280_sample:ad9280_sample_m0|sample_cnt[1]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.513      ;
; 0.191 ; ad9280_sample:ad9280_sample_m0|sample_cnt[5]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.514      ;
; 0.194 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE          ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE                                                                                                ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ad9280_sample:ad9280_sample_m0|sample_cnt[8]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.517      ;
; 0.197 ; ad9280_sample:ad9280_sample_m0|sample_cnt[2]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.520      ;
; 0.206 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.265 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.385      ;
; 0.269 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.274 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.277 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.397      ;
; 0.289 ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7]          ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.617      ;
; 0.302 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[15] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[15]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; ad9280_sample:ad9280_sample_m0|wait_cnt[15]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[15]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; ad9280_sample:ad9280_sample_m0|wait_cnt[31]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[31]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; ad9280_sample:ad9280_sample_m0|wait_cnt[5]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[5]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; ad9280_sample:ad9280_sample_m0|wait_cnt[3]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[3]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; ad9280_sample:ad9280_sample_m0|wait_cnt[1]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[1]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[17]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[29]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ad9280_sample:ad9280_sample_m0|wait_cnt[29]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[29]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ad9280_sample:ad9280_sample_m0|wait_cnt[27]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[27]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ad9280_sample:ad9280_sample_m0|wait_cnt[17]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[17]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ad9280_sample:ad9280_sample_m0|wait_cnt[7]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[7]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[14] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[14]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[22] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[22]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ad9280_sample:ad9280_sample_m0|wait_cnt[25]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[25]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ad9280_sample:ad9280_sample_m0|wait_cnt[23]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[23]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ad9280_sample:ad9280_sample_m0|wait_cnt[9]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[9]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ad9280_sample:ad9280_sample_m0|wait_cnt[8]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[8]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ad9280_sample:ad9280_sample_m0|wait_cnt[2]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[2]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[18] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[18]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ad9280_sample:ad9280_sample_m0|sample_cnt[8]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[8]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ad9280_sample:ad9280_sample_m0|wait_cnt[30]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[30]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ad9280_sample:ad9280_sample_m0|wait_cnt[10]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[10]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ad9280_sample:ad9280_sample_m0|wait_cnt[4]             ; ad9280_sample:ad9280_sample_m0|wait_cnt[4]                                                                                                   ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[26]                                                                                       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; ad9280_sample:ad9280_sample_m0|sample_cnt[1]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[1]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; ad9280_sample:ad9280_sample_m0|wait_cnt[28]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[28]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; ad9280_sample:ad9280_sample_m0|wait_cnt[26]            ; ad9280_sample:ad9280_sample_m0|wait_cnt[26]                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; ad9280_sample:ad9280_sample_m0|sample_cnt[3]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[3]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; ad9280_sample:ad9280_sample_m0|sample_cnt[9]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[9]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; ad9280_sample:ad9280_sample_m0|sample_cnt[7]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[7]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; ad9280_sample:ad9280_sample_m0|sample_cnt[5]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[5]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; ad9280_sample:ad9280_sample_m0|sample_cnt[6]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[6]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; ad9280_sample:ad9280_sample_m0|sample_cnt[4]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[4]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; ad9280_sample:ad9280_sample_m0|sample_cnt[2]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[2]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.315 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]  ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]                                                                                        ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.318 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]                                                                                                 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.440      ;
; 0.322 ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.645      ;
; 0.324 ; ad9280_sample:ad9280_sample_m0|state.S_WAIT            ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE                                                                                                ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.444      ;
; 0.332 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.452      ;
; 0.340 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.461      ;
; 0.346 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.466      ;
; 0.350 ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE          ; ad9280_sample:ad9280_sample_m0|state.S_WAIT                                                                                                  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.470      ;
; 0.359 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                           ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.479      ;
; 0.368 ; ad9280_sample:ad9280_sample_m0|sample_cnt[9]           ; ad9280_sample:ad9280_sample_m0|sample_cnt[10]                                                                                                ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.489      ;
; 0.389 ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]    ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[1]                                                                                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.509      ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.158 ; rom_addr[3]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.168 ; rom_addr[0]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.172 ; rom_addr[1]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.172 ; rom_addr[4]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.179 ; rom_addr[2]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.502      ;
; 0.187 ; rom_addr[6]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.510      ;
; 0.194 ; rom_addr[0]                                                                                                     ; rom_addr[0]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.299 ; rom_addr[5]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.622      ;
; 0.304 ; rom_addr[8]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.627      ;
; 0.305 ; rom_addr[6]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; rom_addr[4]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; rom_addr[2]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; rom_addr[8]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; rom_addr[7]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; rom_addr[3]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; rom_addr[5]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; rom_addr[1]                                                                                                     ; rom_addr[1]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.320 ; rom_addr[7]                                                                                                     ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.643      ;
; 0.376 ; rom_addr[0]                                                                                                     ; rom_addr[1]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.454 ; rom_addr[6]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; rom_addr[2]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; rom_addr[4]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.464 ; rom_addr[1]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; rom_addr[7]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; rom_addr[3]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; rom_addr[5]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; rom_addr[1]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; rom_addr[3]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; rom_addr[5]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.517 ; rom_addr[6]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; rom_addr[2]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; rom_addr[4]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; rom_addr[2]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; rom_addr[4]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.528 ; rom_addr[0]                                                                                                     ; rom_addr[2]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; rom_addr[1]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; rom_addr[0]                                                                                                     ; rom_addr[3]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; rom_addr[3]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; rom_addr[5]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; rom_addr[1]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; rom_addr[3]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.583 ; rom_addr[2]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; rom_addr[4]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.586 ; rom_addr[2]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.594 ; rom_addr[0]                                                                                                     ; rom_addr[4]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
; 0.596 ; rom_addr[1]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; rom_addr[0]                                                                                                     ; rom_addr[5]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; rom_addr[3]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.599 ; rom_addr[1]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.649 ; rom_addr[2]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.660 ; rom_addr[0]                                                                                                     ; rom_addr[6]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.780      ;
; 0.662 ; rom_addr[1]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.782      ;
; 0.663 ; rom_addr[0]                                                                                                     ; rom_addr[7]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.783      ;
; 0.726 ; rom_addr[0]                                                                                                     ; rom_addr[8]                                                                                                     ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.846      ;
; 1.049 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]                                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]                                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]                                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]                                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]                                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]                                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]                                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]                                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]                                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]                                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]                                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]                                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]                                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]                                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]                                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]                                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]                                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]                                                                                                     ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ;
; 3.802 ; 4.032        ; 0.230          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.977 ; 3.977        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]|clk                                                                                                 ;
; 3.977 ; 3.977        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]|clk                                                                                                 ;
; 3.977 ; 3.977        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]|clk                                                                                                 ;
; 3.977 ; 3.977        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]|clk                                                                                                 ;
; 3.977 ; 3.977        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]|clk                                                                                                 ;
; 3.977 ; 3.977        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]|clk                                                                                                 ;
; 3.977 ; 3.977        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]|clk                                                                                                 ;
; 3.977 ; 3.977        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]|clk                                                                                                 ;
; 3.977 ; 3.977        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]|clk                                                                                                 ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom_m0|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 3.999 ; 3.999        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_pll_m0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                   ;
; 3.999 ; 3.999        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_pll_m0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                     ;
; 4.001 ; 4.001        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_pll_m0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                   ;
; 4.001 ; 4.001        ; 0.000          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_pll_m0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                     ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom_m0|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]|clk                                                                                                 ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]|clk                                                                                                 ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]|clk                                                                                                 ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]|clk                                                                                                 ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]|clk                                                                                                 ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]|clk                                                                                                 ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]|clk                                                                                                 ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]|clk                                                                                                 ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]|clk                                                                                                 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[0]                                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[1]                                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[2]                                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[3]                                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[4]                                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[5]                                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[6]                                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[7]                                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_addr[8]                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.425 ; 7.655        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.425 ; 7.655        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.425 ; 7.655        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.425 ; 7.655        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component|altsyncram_lp91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0                    ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a1                    ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a10                   ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a11                   ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a2                    ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a3                    ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a4                    ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a5                    ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a6                    ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a7                    ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a8                    ;
; 7.426 ; 7.656        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a9                    ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component|altsyncram_lp91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component|altsyncram_3r91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component|altsyncram_3r91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a0~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ram_block1a4~porta_address_reg0       ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~portb_address_reg0    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_cnt[0]                                                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_cnt[10]                                                                                                                ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_cnt[11]                                                                                                                ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_cnt[1]                                                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_cnt[3]                                                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_cnt[4]                                                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_cnt[6]                                                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_cnt[7]                                                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_cnt[8]                                                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; color_bar:color_bar_m0|v_cnt[9]                                                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[0]                                                                                                          ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[1]                                                                                                          ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[2]                                                                                                          ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[3]                                                                                                          ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[4]                                                                                                          ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[5]                                                                                                          ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[6]                                                                                                          ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[7]                                                                                                          ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|grid_x[8]                                                                                                          ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|region_active                                                                                                      ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10]                                                                       ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[19]                                                                       ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[3]                                                                        ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]                                                                       ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[19]                                                                       ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[3]                                                                        ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[0]                                                                            ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[10]                                                                           ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[11]                                                                           ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[1]                                                                            ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[2]                                                                            ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[3]                                                                            ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[4]                                                                            ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[5]                                                                            ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[6]                                                                            ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[7]                                                                            ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[8]                                                                            ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|x_cnt[9]                                                                            ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|hs_d0                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|hs_d1                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d0                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|de_d1                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d0                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|hs_d1                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d0                                                                                 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|vs_d1                                                                                 ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|inclk[0]          ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                          ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                          ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                            ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 15.335 ; 15.565       ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 15.335 ; 15.565       ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_we_reg       ;
; 15.337 ; 15.567       ; 0.230          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0]                                                                                                ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1]                                                                                                ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2]                                                                                                ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3]                                                                                                ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4]                                                                                                ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5]                                                                                                ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6]                                                                                                ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7]                                                                                                ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[0]                                                                                          ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[1]                                                                                          ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2]                                                                                          ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[3]                                                                                          ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[0]                                                                                          ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[1]                                                                                          ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[2]                                                                                          ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[3]                                                                                          ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[4]                                                                                          ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[5]                                                                                          ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[6]                                                                                          ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                           ;
; 15.397 ; 15.581       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                           ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE                                                                                                ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|state.S_SAMPLE                                                                                                ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|state.S_WAIT                                                                                                  ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|state.S_WAIT                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[0]                                                                                                   ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[10]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[11]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[12]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[13]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[14]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[15]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[16]                                                                                                  ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[16]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[18]                                                                                                  ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[18]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[19]                                                                                                  ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[19]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[1]                                                                                                   ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[20]                                                                                                  ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[20]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[21]                                                                                                  ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[21]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[22]                                                                                                  ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[22]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[24]                                                                                                  ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[24]                                                                                                  ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[2]                                                                                                   ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[3]                                                                                                   ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[4]                                                                                                   ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[5]                                                                                                   ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[6]                                                                                                   ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[7]                                                                                                   ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[8]                                                                                                   ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|wait_cnt[9]                                                                                                   ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[0]                                                                                        ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[10]                                                                                       ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[11]                                                                                       ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[12]                                                                                       ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[13]                                                                                       ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[14]                                                                                       ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[15]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[16]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[17]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[18]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[19]                                                                                       ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[1]                                                                                        ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[20]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[21]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[22]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[23]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[24]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[25]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[26]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[27]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[28]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[29]                                                                                       ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[2]                                                                                        ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[30]                                                                                       ;
; 15.398 ; 15.582       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[31]                                                                                       ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[3]                                                                                        ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[4]                                                                                        ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[5]                                                                                        ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[6]                                                                                        ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[7]                                                                                        ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[8]                                                                                        ;
; 15.398 ; 15.614       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_timer[9]                                                                                        ;
; 15.399 ; 15.615       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0]                                                                                                ;
; 15.399 ; 15.615       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1]                                                                                                ;
; 15.399 ; 15.615       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2]                                                                                                ;
; 15.399 ; 15.615       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3]                                                                                                ;
; 15.399 ; 15.615       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4]                                                                                                ;
; 15.399 ; 15.615       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5]                                                                                                ;
; 15.399 ; 15.615       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6]                                                                                                ;
; 15.399 ; 15.615       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7]                                                                                                ;
; 15.399 ; 15.615       ; 0.216          ; High Pulse Width ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]                                                                                                 ;
; 15.399 ; 15.583       ; 0.184          ; Low Pulse Width  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ad9280_sample:ad9280_sample_m0|sample_cnt[0]                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------+
; ad9280_data[*]  ; clk        ; 4.357 ; 5.250 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[0] ; clk        ; 3.021 ; 3.849 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[1] ; clk        ; 3.156 ; 4.024 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[2] ; clk        ; 3.398 ; 4.254 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[3] ; clk        ; 3.407 ; 4.297 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[4] ; clk        ; 4.099 ; 4.965 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[5] ; clk        ; 4.357 ; 5.250 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[6] ; clk        ; 4.141 ; 5.029 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[7] ; clk        ; 3.911 ; 4.767 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------+
; ad9280_data[*]  ; clk        ; -2.191 ; -3.000 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[0] ; clk        ; -2.429 ; -3.253 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[1] ; clk        ; -2.295 ; -3.120 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[2] ; clk        ; -2.648 ; -3.493 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[3] ; clk        ; -2.291 ; -3.094 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[4] ; clk        ; -2.495 ; -3.352 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[5] ; clk        ; -2.622 ; -3.478 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[6] ; clk        ; -2.476 ; -3.281 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[7] ; clk        ; -2.191 ; -3.000 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; ad9708_clk      ; clk        ; 1.456 ;       ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_data[*]  ; clk        ; 2.494 ; 2.490 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[0] ; clk        ; 2.494 ; 2.490 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[1] ; clk        ; 2.430 ; 2.425 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[2] ; clk        ; 2.414 ; 2.409 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[3] ; clk        ; 2.419 ; 2.412 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[4] ; clk        ; 2.312 ; 2.296 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[5] ; clk        ; 2.291 ; 2.271 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[6] ; clk        ; 2.328 ; 2.311 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[7] ; clk        ; 2.315 ; 2.298 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_clk      ; clk        ;       ; 1.447 ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9280_clk      ; clk        ; 1.436 ;       ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_data[*]     ; clk        ; 2.504 ; 2.459 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[0]    ; clk        ; 2.372 ; 2.345 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[1]    ; clk        ; 2.332 ; 2.317 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[2]    ; clk        ; 2.476 ; 2.446 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[3]    ; clk        ; 2.504 ; 2.459 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[4]    ; clk        ; 2.268 ; 2.229 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[5]    ; clk        ; 2.361 ; 2.317 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[6]    ; clk        ; 2.427 ; 2.407 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_sel[*]      ; clk        ; 3.778 ; 3.971 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[4]     ; clk        ; 3.778 ; 3.971 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[5]     ; clk        ; 2.464 ; 2.421 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; ad9280_clk      ; clk        ;       ; 1.426 ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; vga_out_b[*]    ; clk        ; 6.452 ; 6.521 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[0]   ; clk        ; 5.863 ; 5.897 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[1]   ; clk        ; 5.816 ; 5.857 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[2]   ; clk        ; 6.452 ; 6.521 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[3]   ; clk        ; 6.326 ; 6.394 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[4]   ; clk        ; 6.353 ; 6.406 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_g[*]    ; clk        ; 6.372 ; 6.482 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[0]   ; clk        ; 6.191 ; 6.281 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[1]   ; clk        ; 6.372 ; 6.482 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[2]   ; clk        ; 5.965 ; 6.007 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[3]   ; clk        ; 6.150 ; 6.214 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[4]   ; clk        ; 5.941 ; 5.991 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[5]   ; clk        ; 5.923 ; 5.963 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_hs      ; clk        ; 3.367 ; 3.479 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_r[*]    ; clk        ; 7.997 ; 7.897 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[0]   ; clk        ; 6.467 ; 6.588 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[1]   ; clk        ; 6.311 ; 6.414 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[2]   ; clk        ; 6.234 ; 6.303 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[3]   ; clk        ; 7.997 ; 7.897 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[4]   ; clk        ; 6.232 ; 6.343 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_vs      ; clk        ; 3.393 ; 3.500 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; ad9708_clk      ; clk        ; 1.222 ;       ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_data[*]  ; clk        ; 2.018 ; 1.996 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[0] ; clk        ; 2.213 ; 2.207 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[1] ; clk        ; 2.152 ; 2.145 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[2] ; clk        ; 2.136 ; 2.130 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[3] ; clk        ; 2.141 ; 2.132 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[4] ; clk        ; 2.038 ; 2.021 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[5] ; clk        ; 2.018 ; 1.996 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[6] ; clk        ; 2.054 ; 2.036 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[7] ; clk        ; 2.042 ; 2.023 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_clk      ; clk        ;       ; 1.210 ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9280_clk      ; clk        ; 1.202 ;       ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_data[*]     ; clk        ; 1.995 ; 1.959 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[0]    ; clk        ; 2.093 ; 2.069 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[1]    ; clk        ; 2.059 ; 2.046 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[2]    ; clk        ; 2.197 ; 2.170 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[3]    ; clk        ; 2.220 ; 2.179 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[4]    ; clk        ; 1.995 ; 1.959 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[5]    ; clk        ; 2.082 ; 2.041 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[6]    ; clk        ; 2.150 ; 2.133 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_sel[*]      ; clk        ; 2.180 ; 2.141 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[4]     ; clk        ; 3.493 ; 3.691 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[5]     ; clk        ; 2.180 ; 2.141 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; ad9280_clk      ; clk        ;       ; 1.190 ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; vga_out_b[*]    ; clk        ; 2.940 ; 3.029 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[0]   ; clk        ; 2.985 ; 3.066 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[1]   ; clk        ; 2.940 ; 3.029 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[2]   ; clk        ; 3.507 ; 3.633 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[3]   ; clk        ; 3.387 ; 3.512 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[4]   ; clk        ; 3.413 ; 3.524 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_g[*]    ; clk        ; 3.030 ; 3.123 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[0]   ; clk        ; 3.270 ; 3.421 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[1]   ; clk        ; 3.445 ; 3.615 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[2]   ; clk        ; 3.054 ; 3.158 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[3]   ; clk        ; 3.232 ; 3.357 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[4]   ; clk        ; 3.030 ; 3.142 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[5]   ; clk        ; 3.041 ; 3.123 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_hs      ; clk        ; 3.119 ; 3.223 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_r[*]    ; clk        ; 3.147 ; 3.283 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[0]   ; clk        ; 3.375 ; 3.519 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[1]   ; clk        ; 3.336 ; 3.428 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[2]   ; clk        ; 3.262 ; 3.320 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[3]   ; clk        ; 5.016 ; 4.904 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[4]   ; clk        ; 3.147 ; 3.283 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_vs      ; clk        ; 3.139 ; 3.239 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+----------------+--------------+-------+-------+--------+--------+
; Input Port     ; Output Port  ; RR    ; RF    ; FR     ; FF     ;
+----------------+--------------+-------+-------+--------+--------+
; ad9280_data[0] ; vga_out_b[0] ; 6.413 ; 6.447 ; 7.283  ; 7.317  ;
; ad9280_data[0] ; vga_out_b[1] ; 6.366 ; 6.407 ; 7.236  ; 7.277  ;
; ad9280_data[0] ; vga_out_b[2] ; 6.913 ; 6.984 ; 7.872  ; 7.941  ;
; ad9280_data[0] ; vga_out_b[3] ; 6.787 ; 6.857 ; 7.746  ; 7.814  ;
; ad9280_data[0] ; vga_out_b[4] ; 6.814 ; 6.869 ; 7.773  ; 7.826  ;
; ad9280_data[0] ; vga_out_g[0] ; 6.653 ; 6.750 ; 7.611  ; 7.701  ;
; ad9280_data[0] ; vga_out_g[1] ; 6.834 ; 6.951 ; 7.792  ; 7.902  ;
; ad9280_data[0] ; vga_out_g[2] ; 6.427 ; 6.476 ; 7.385  ; 7.427  ;
; ad9280_data[0] ; vga_out_g[3] ; 6.612 ; 6.683 ; 7.570  ; 7.634  ;
; ad9280_data[0] ; vga_out_g[4] ; 6.403 ; 6.460 ; 7.361  ; 7.411  ;
; ad9280_data[0] ; vga_out_g[5] ; 6.139 ; 6.179 ; 6.996  ; 7.046  ;
; ad9280_data[0] ; vga_out_r[0] ; 7.021 ; 7.142 ; 7.887  ; 8.008  ;
; ad9280_data[0] ; vga_out_r[1] ; 6.649 ; 6.752 ; 7.520  ; 7.623  ;
; ad9280_data[0] ; vga_out_r[2] ; 6.572 ; 6.641 ; 7.443  ; 7.512  ;
; ad9280_data[0] ; vga_out_r[3] ; 8.335 ; 8.235 ; 9.206  ; 9.106  ;
; ad9280_data[0] ; vga_out_r[4] ; 6.786 ; 6.897 ; 7.652  ; 7.763  ;
; ad9280_data[1] ; vga_out_b[0] ; 6.830 ; 6.864 ; 7.755  ; 7.789  ;
; ad9280_data[1] ; vga_out_b[1] ; 6.783 ; 6.824 ; 7.708  ; 7.749  ;
; ad9280_data[1] ; vga_out_b[2] ; 7.330 ; 7.401 ; 8.317  ; 8.386  ;
; ad9280_data[1] ; vga_out_b[3] ; 7.204 ; 7.274 ; 8.191  ; 8.259  ;
; ad9280_data[1] ; vga_out_b[4] ; 7.231 ; 7.286 ; 8.218  ; 8.271  ;
; ad9280_data[1] ; vga_out_g[0] ; 7.070 ; 7.167 ; 8.056  ; 8.146  ;
; ad9280_data[1] ; vga_out_g[1] ; 7.251 ; 7.368 ; 8.237  ; 8.347  ;
; ad9280_data[1] ; vga_out_g[2] ; 6.844 ; 6.893 ; 7.830  ; 7.872  ;
; ad9280_data[1] ; vga_out_g[3] ; 7.029 ; 7.100 ; 8.015  ; 8.079  ;
; ad9280_data[1] ; vga_out_g[4] ; 6.820 ; 6.877 ; 7.806  ; 7.856  ;
; ad9280_data[1] ; vga_out_g[5] ; 7.031 ; 7.071 ; 7.956  ; 7.996  ;
; ad9280_data[1] ; vga_out_r[0] ; 7.438 ; 7.559 ; 8.332  ; 8.453  ;
; ad9280_data[1] ; vga_out_r[1] ; 7.071 ; 7.174 ; 8.030  ; 8.133  ;
; ad9280_data[1] ; vga_out_r[2] ; 6.994 ; 7.063 ; 7.953  ; 8.022  ;
; ad9280_data[1] ; vga_out_r[3] ; 8.757 ; 8.657 ; 9.716  ; 9.616  ;
; ad9280_data[1] ; vga_out_r[4] ; 7.203 ; 7.314 ; 8.097  ; 8.208  ;
; ad9280_data[2] ; vga_out_b[0] ; 6.951 ; 6.985 ; 7.871  ; 7.905  ;
; ad9280_data[2] ; vga_out_b[1] ; 6.904 ; 6.945 ; 7.824  ; 7.865  ;
; ad9280_data[2] ; vga_out_b[2] ; 7.519 ; 7.588 ; 8.460  ; 8.529  ;
; ad9280_data[2] ; vga_out_b[3] ; 7.393 ; 7.461 ; 8.334  ; 8.402  ;
; ad9280_data[2] ; vga_out_b[4] ; 7.420 ; 7.473 ; 8.361  ; 8.414  ;
; ad9280_data[2] ; vga_out_g[0] ; 7.191 ; 7.288 ; 8.199  ; 8.289  ;
; ad9280_data[2] ; vga_out_g[1] ; 7.372 ; 7.489 ; 8.380  ; 8.490  ;
; ad9280_data[2] ; vga_out_g[2] ; 6.965 ; 7.014 ; 7.973  ; 8.015  ;
; ad9280_data[2] ; vga_out_g[3] ; 7.150 ; 7.221 ; 8.158  ; 8.222  ;
; ad9280_data[2] ; vga_out_g[4] ; 6.941 ; 6.998 ; 7.949  ; 7.999  ;
; ad9280_data[2] ; vga_out_g[5] ; 7.059 ; 7.099 ; 7.931  ; 7.971  ;
; ad9280_data[2] ; vga_out_r[0] ; 7.565 ; 7.686 ; 8.475  ; 8.596  ;
; ad9280_data[2] ; vga_out_r[1] ; 7.408 ; 7.511 ; 8.310  ; 8.413  ;
; ad9280_data[2] ; vga_out_r[2] ; 7.331 ; 7.400 ; 8.233  ; 8.302  ;
; ad9280_data[2] ; vga_out_r[3] ; 9.094 ; 8.994 ; 9.996  ; 9.896  ;
; ad9280_data[2] ; vga_out_r[4] ; 7.330 ; 7.441 ; 8.240  ; 8.351  ;
; ad9280_data[3] ; vga_out_b[0] ; 6.843 ; 6.877 ; 7.783  ; 7.817  ;
; ad9280_data[3] ; vga_out_b[1] ; 6.796 ; 6.837 ; 7.736  ; 7.777  ;
; ad9280_data[3] ; vga_out_b[2] ; 7.592 ; 7.661 ; 8.514  ; 8.583  ;
; ad9280_data[3] ; vga_out_b[3] ; 7.466 ; 7.534 ; 8.388  ; 8.456  ;
; ad9280_data[3] ; vga_out_b[4] ; 7.493 ; 7.546 ; 8.415  ; 8.468  ;
; ad9280_data[3] ; vga_out_g[0] ; 7.083 ; 7.180 ; 8.111  ; 8.201  ;
; ad9280_data[3] ; vga_out_g[1] ; 7.264 ; 7.381 ; 8.292  ; 8.402  ;
; ad9280_data[3] ; vga_out_g[2] ; 6.857 ; 6.906 ; 7.885  ; 7.927  ;
; ad9280_data[3] ; vga_out_g[3] ; 7.042 ; 7.113 ; 8.070  ; 8.134  ;
; ad9280_data[3] ; vga_out_g[4] ; 6.833 ; 6.890 ; 7.861  ; 7.911  ;
; ad9280_data[3] ; vga_out_g[5] ; 7.121 ; 7.161 ; 8.025  ; 8.065  ;
; ad9280_data[3] ; vga_out_r[0] ; 7.632 ; 7.753 ; 8.554  ; 8.675  ;
; ad9280_data[3] ; vga_out_r[1] ; 7.481 ; 7.584 ; 8.417  ; 8.520  ;
; ad9280_data[3] ; vga_out_r[2] ; 7.404 ; 7.473 ; 8.340  ; 8.409  ;
; ad9280_data[3] ; vga_out_r[3] ; 9.167 ; 9.067 ; 10.103 ; 10.003 ;
; ad9280_data[3] ; vga_out_r[4] ; 7.397 ; 7.508 ; 8.319  ; 8.430  ;
; ad9280_data[4] ; vga_out_b[0] ; 6.455 ; 6.489 ; 7.330  ; 7.364  ;
; ad9280_data[4] ; vga_out_b[1] ; 6.408 ; 6.449 ; 7.283  ; 7.324  ;
; ad9280_data[4] ; vga_out_b[2] ; 6.955 ; 7.026 ; 7.919  ; 7.988  ;
; ad9280_data[4] ; vga_out_b[3] ; 6.829 ; 6.899 ; 7.793  ; 7.861  ;
; ad9280_data[4] ; vga_out_b[4] ; 6.856 ; 6.911 ; 7.820  ; 7.873  ;
; ad9280_data[4] ; vga_out_g[0] ; 6.695 ; 6.792 ; 7.658  ; 7.748  ;
; ad9280_data[4] ; vga_out_g[1] ; 6.876 ; 6.993 ; 7.839  ; 7.949  ;
; ad9280_data[4] ; vga_out_g[2] ; 6.469 ; 6.518 ; 7.432  ; 7.474  ;
; ad9280_data[4] ; vga_out_g[3] ; 6.654 ; 6.725 ; 7.617  ; 7.681  ;
; ad9280_data[4] ; vga_out_g[4] ; 6.445 ; 6.502 ; 7.408  ; 7.458  ;
; ad9280_data[4] ; vga_out_g[5] ; 6.181 ; 6.221 ; 7.043  ; 7.093  ;
; ad9280_data[4] ; vga_out_r[0] ; 7.063 ; 7.184 ; 7.934  ; 8.055  ;
; ad9280_data[4] ; vga_out_r[1] ; 6.691 ; 6.794 ; 7.567  ; 7.670  ;
; ad9280_data[4] ; vga_out_r[2] ; 6.614 ; 6.683 ; 7.490  ; 7.559  ;
; ad9280_data[4] ; vga_out_r[3] ; 8.377 ; 8.277 ; 9.253  ; 9.153  ;
; ad9280_data[4] ; vga_out_r[4] ; 6.828 ; 6.939 ; 7.699  ; 7.810  ;
; ad9280_data[5] ; vga_out_b[0] ; 6.849 ; 6.883 ; 7.747  ; 7.781  ;
; ad9280_data[5] ; vga_out_b[1] ; 6.802 ; 6.843 ; 7.700  ; 7.741  ;
; ad9280_data[5] ; vga_out_b[2] ; 7.349 ; 7.420 ; 8.309  ; 8.378  ;
; ad9280_data[5] ; vga_out_b[3] ; 7.223 ; 7.293 ; 8.183  ; 8.251  ;
; ad9280_data[5] ; vga_out_b[4] ; 7.250 ; 7.305 ; 8.210  ; 8.263  ;
; ad9280_data[5] ; vga_out_g[0] ; 7.089 ; 7.186 ; 8.048  ; 8.138  ;
; ad9280_data[5] ; vga_out_g[1] ; 7.270 ; 7.387 ; 8.229  ; 8.339  ;
; ad9280_data[5] ; vga_out_g[2] ; 6.863 ; 6.912 ; 7.822  ; 7.864  ;
; ad9280_data[5] ; vga_out_g[3] ; 7.048 ; 7.119 ; 8.007  ; 8.071  ;
; ad9280_data[5] ; vga_out_g[4] ; 6.839 ; 6.896 ; 7.798  ; 7.848  ;
; ad9280_data[5] ; vga_out_g[5] ; 7.050 ; 7.090 ; 7.948  ; 7.988  ;
; ad9280_data[5] ; vga_out_r[0] ; 7.457 ; 7.578 ; 8.324  ; 8.445  ;
; ad9280_data[5] ; vga_out_r[1] ; 7.090 ; 7.193 ; 8.022  ; 8.125  ;
; ad9280_data[5] ; vga_out_r[2] ; 7.013 ; 7.082 ; 7.945  ; 8.014  ;
; ad9280_data[5] ; vga_out_r[3] ; 8.776 ; 8.676 ; 9.708  ; 9.608  ;
; ad9280_data[5] ; vga_out_r[4] ; 7.222 ; 7.333 ; 8.089  ; 8.200  ;
; ad9280_data[6] ; vga_out_b[0] ; 7.039 ; 7.073 ; 7.988  ; 8.022  ;
; ad9280_data[6] ; vga_out_b[1] ; 6.992 ; 7.033 ; 7.941  ; 7.982  ;
; ad9280_data[6] ; vga_out_b[2] ; 7.607 ; 7.676 ; 8.577  ; 8.646  ;
; ad9280_data[6] ; vga_out_b[3] ; 7.481 ; 7.549 ; 8.451  ; 8.519  ;
; ad9280_data[6] ; vga_out_b[4] ; 7.508 ; 7.561 ; 8.478  ; 8.531  ;
; ad9280_data[6] ; vga_out_g[0] ; 7.279 ; 7.376 ; 8.316  ; 8.406  ;
; ad9280_data[6] ; vga_out_g[1] ; 7.460 ; 7.577 ; 8.497  ; 8.607  ;
; ad9280_data[6] ; vga_out_g[2] ; 7.053 ; 7.102 ; 8.090  ; 8.132  ;
; ad9280_data[6] ; vga_out_g[3] ; 7.238 ; 7.309 ; 8.275  ; 8.339  ;
; ad9280_data[6] ; vga_out_g[4] ; 7.029 ; 7.086 ; 8.066  ; 8.116  ;
; ad9280_data[6] ; vga_out_g[5] ; 7.147 ; 7.187 ; 8.048  ; 8.088  ;
; ad9280_data[6] ; vga_out_r[0] ; 7.653 ; 7.774 ; 8.592  ; 8.713  ;
; ad9280_data[6] ; vga_out_r[1] ; 7.496 ; 7.599 ; 8.427  ; 8.530  ;
; ad9280_data[6] ; vga_out_r[2] ; 7.419 ; 7.488 ; 8.350  ; 8.419  ;
; ad9280_data[6] ; vga_out_r[3] ; 9.182 ; 9.082 ; 10.113 ; 10.013 ;
; ad9280_data[6] ; vga_out_r[4] ; 7.418 ; 7.529 ; 8.357  ; 8.468  ;
; ad9280_data[7] ; vga_out_b[0] ; 6.440 ; 6.474 ; 7.324  ; 7.358  ;
; ad9280_data[7] ; vga_out_b[1] ; 6.393 ; 6.434 ; 7.277  ; 7.318  ;
; ad9280_data[7] ; vga_out_b[2] ; 7.189 ; 7.258 ; 8.055  ; 8.124  ;
; ad9280_data[7] ; vga_out_b[3] ; 7.063 ; 7.131 ; 7.929  ; 7.997  ;
; ad9280_data[7] ; vga_out_b[4] ; 7.090 ; 7.143 ; 7.956  ; 8.009  ;
; ad9280_data[7] ; vga_out_g[0] ; 6.680 ; 6.777 ; 7.652  ; 7.742  ;
; ad9280_data[7] ; vga_out_g[1] ; 6.861 ; 6.978 ; 7.833  ; 7.943  ;
; ad9280_data[7] ; vga_out_g[2] ; 6.454 ; 6.503 ; 7.426  ; 7.468  ;
; ad9280_data[7] ; vga_out_g[3] ; 6.639 ; 6.710 ; 7.611  ; 7.675  ;
; ad9280_data[7] ; vga_out_g[4] ; 6.430 ; 6.487 ; 7.402  ; 7.452  ;
; ad9280_data[7] ; vga_out_g[5] ; 6.718 ; 6.758 ; 7.566  ; 7.606  ;
; ad9280_data[7] ; vga_out_r[0] ; 7.229 ; 7.350 ; 8.095  ; 8.216  ;
; ad9280_data[7] ; vga_out_r[1] ; 7.078 ; 7.181 ; 7.958  ; 8.061  ;
; ad9280_data[7] ; vga_out_r[2] ; 7.001 ; 7.070 ; 7.881  ; 7.950  ;
; ad9280_data[7] ; vga_out_r[3] ; 8.764 ; 8.664 ; 9.644  ; 9.544  ;
; ad9280_data[7] ; vga_out_r[4] ; 6.994 ; 7.105 ; 7.860  ; 7.971  ;
+----------------+--------------+-------+-------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+----------------+--------------+-------+-------+-------+-------+
; Input Port     ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+----------------+--------------+-------+-------+-------+-------+
; ad9280_data[0] ; vga_out_b[0] ; 5.473 ; 5.495 ; 6.384 ; 6.432 ;
; ad9280_data[0] ; vga_out_b[1] ; 5.428 ; 5.458 ; 6.339 ; 6.395 ;
; ad9280_data[0] ; vga_out_b[2] ; 5.999 ; 6.110 ; 6.938 ; 7.004 ;
; ad9280_data[0] ; vga_out_b[3] ; 5.879 ; 5.989 ; 6.818 ; 6.883 ;
; ad9280_data[0] ; vga_out_b[4] ; 5.905 ; 6.001 ; 6.844 ; 6.895 ;
; ad9280_data[0] ; vga_out_g[0] ; 5.680 ; 5.759 ; 6.589 ; 6.706 ;
; ad9280_data[0] ; vga_out_g[1] ; 5.855 ; 5.953 ; 6.764 ; 6.900 ;
; ad9280_data[0] ; vga_out_g[2] ; 5.464 ; 5.496 ; 6.373 ; 6.443 ;
; ad9280_data[0] ; vga_out_g[3] ; 5.642 ; 5.695 ; 6.551 ; 6.642 ;
; ad9280_data[0] ; vga_out_g[4] ; 5.440 ; 5.480 ; 6.349 ; 6.427 ;
; ad9280_data[0] ; vga_out_g[5] ; 5.153 ; 5.198 ; 6.038 ; 6.094 ;
; ad9280_data[0] ; vga_out_r[0] ; 5.906 ; 6.027 ; 6.849 ; 6.933 ;
; ad9280_data[0] ; vga_out_r[1] ; 5.573 ; 5.655 ; 6.503 ; 6.578 ;
; ad9280_data[0] ; vga_out_r[2] ; 5.499 ; 5.547 ; 6.429 ; 6.470 ;
; ad9280_data[0] ; vga_out_r[3] ; 7.253 ; 7.131 ; 8.183 ; 8.054 ;
; ad9280_data[0] ; vga_out_r[4] ; 5.678 ; 5.791 ; 6.621 ; 6.697 ;
; ad9280_data[1] ; vga_out_b[0] ; 5.983 ; 6.005 ; 6.890 ; 6.928 ;
; ad9280_data[1] ; vga_out_b[1] ; 5.938 ; 5.968 ; 6.845 ; 6.891 ;
; ad9280_data[1] ; vga_out_b[2] ; 6.067 ; 6.185 ; 6.860 ; 6.978 ;
; ad9280_data[1] ; vga_out_b[3] ; 5.947 ; 6.064 ; 6.740 ; 6.857 ;
; ad9280_data[1] ; vga_out_b[4] ; 5.973 ; 6.076 ; 6.766 ; 6.869 ;
; ad9280_data[1] ; vga_out_g[0] ; 6.190 ; 6.269 ; 7.033 ; 7.126 ;
; ad9280_data[1] ; vga_out_g[1] ; 6.365 ; 6.463 ; 7.208 ; 7.320 ;
; ad9280_data[1] ; vga_out_g[2] ; 5.974 ; 6.006 ; 6.817 ; 6.863 ;
; ad9280_data[1] ; vga_out_g[3] ; 6.152 ; 6.205 ; 6.995 ; 7.062 ;
; ad9280_data[1] ; vga_out_g[4] ; 5.950 ; 5.990 ; 6.793 ; 6.847 ;
; ad9280_data[1] ; vga_out_g[5] ; 5.663 ; 5.726 ; 6.587 ; 6.643 ;
; ad9280_data[1] ; vga_out_r[0] ; 6.416 ; 6.537 ; 7.398 ; 7.482 ;
; ad9280_data[1] ; vga_out_r[1] ; 5.966 ; 6.058 ; 6.760 ; 6.852 ;
; ad9280_data[1] ; vga_out_r[2] ; 5.892 ; 5.950 ; 6.686 ; 6.744 ;
; ad9280_data[1] ; vga_out_r[3] ; 7.646 ; 7.534 ; 8.440 ; 8.328 ;
; ad9280_data[1] ; vga_out_r[4] ; 6.188 ; 6.301 ; 7.170 ; 7.246 ;
; ad9280_data[2] ; vga_out_b[0] ; 5.819 ; 5.924 ; 6.791 ; 6.852 ;
; ad9280_data[2] ; vga_out_b[1] ; 5.774 ; 5.887 ; 6.746 ; 6.815 ;
; ad9280_data[2] ; vga_out_b[2] ; 5.999 ; 6.096 ; 6.860 ; 6.957 ;
; ad9280_data[2] ; vga_out_b[3] ; 5.879 ; 5.975 ; 6.740 ; 6.836 ;
; ad9280_data[2] ; vga_out_b[4] ; 5.905 ; 5.987 ; 6.766 ; 6.848 ;
; ad9280_data[2] ; vga_out_g[0] ; 5.635 ; 5.747 ; 6.496 ; 6.628 ;
; ad9280_data[2] ; vga_out_g[1] ; 5.810 ; 5.941 ; 6.671 ; 6.822 ;
; ad9280_data[2] ; vga_out_g[2] ; 5.419 ; 5.484 ; 6.280 ; 6.365 ;
; ad9280_data[2] ; vga_out_g[3] ; 5.597 ; 5.683 ; 6.458 ; 6.564 ;
; ad9280_data[2] ; vga_out_g[4] ; 5.395 ; 5.468 ; 6.256 ; 6.349 ;
; ad9280_data[2] ; vga_out_g[5] ; 5.506 ; 5.566 ; 6.428 ; 6.481 ;
; ad9280_data[2] ; vga_out_r[0] ; 6.480 ; 6.651 ; 7.431 ; 7.585 ;
; ad9280_data[2] ; vga_out_r[1] ; 5.798 ; 5.902 ; 6.735 ; 6.832 ;
; ad9280_data[2] ; vga_out_r[2] ; 5.724 ; 5.794 ; 6.661 ; 6.724 ;
; ad9280_data[2] ; vga_out_r[3] ; 7.478 ; 7.378 ; 8.415 ; 8.308 ;
; ad9280_data[2] ; vga_out_r[4] ; 6.252 ; 6.415 ; 7.203 ; 7.349 ;
; ad9280_data[3] ; vga_out_b[0] ; 5.575 ; 5.613 ; 6.472 ; 6.510 ;
; ad9280_data[3] ; vga_out_b[1] ; 5.530 ; 5.576 ; 6.427 ; 6.473 ;
; ad9280_data[3] ; vga_out_b[2] ; 5.627 ; 5.715 ; 6.514 ; 6.595 ;
; ad9280_data[3] ; vga_out_b[3] ; 5.507 ; 5.594 ; 6.394 ; 6.474 ;
; ad9280_data[3] ; vga_out_b[4] ; 5.533 ; 5.606 ; 6.420 ; 6.486 ;
; ad9280_data[3] ; vga_out_g[0] ; 5.785 ; 5.878 ; 6.672 ; 6.765 ;
; ad9280_data[3] ; vga_out_g[1] ; 5.960 ; 6.072 ; 6.847 ; 6.959 ;
; ad9280_data[3] ; vga_out_g[2] ; 5.569 ; 5.615 ; 6.456 ; 6.502 ;
; ad9280_data[3] ; vga_out_g[3] ; 5.747 ; 5.814 ; 6.634 ; 6.701 ;
; ad9280_data[3] ; vga_out_g[4] ; 5.545 ; 5.599 ; 6.432 ; 6.486 ;
; ad9280_data[3] ; vga_out_g[5] ; 5.745 ; 5.823 ; 6.688 ; 6.759 ;
; ad9280_data[3] ; vga_out_r[0] ; 6.571 ; 6.693 ; 7.501 ; 7.623 ;
; ad9280_data[3] ; vga_out_r[1] ; 5.878 ; 5.991 ; 6.775 ; 6.888 ;
; ad9280_data[3] ; vga_out_r[2] ; 5.804 ; 5.883 ; 6.701 ; 6.780 ;
; ad9280_data[3] ; vga_out_r[3] ; 7.558 ; 7.467 ; 8.455 ; 8.364 ;
; ad9280_data[3] ; vga_out_r[4] ; 6.343 ; 6.457 ; 7.273 ; 7.387 ;
; ad9280_data[4] ; vga_out_b[0] ; 5.485 ; 5.507 ; 6.400 ; 6.448 ;
; ad9280_data[4] ; vga_out_b[1] ; 5.440 ; 5.470 ; 6.355 ; 6.411 ;
; ad9280_data[4] ; vga_out_b[2] ; 6.011 ; 6.122 ; 6.954 ; 7.020 ;
; ad9280_data[4] ; vga_out_b[3] ; 5.891 ; 6.001 ; 6.834 ; 6.899 ;
; ad9280_data[4] ; vga_out_b[4] ; 5.917 ; 6.013 ; 6.860 ; 6.911 ;
; ad9280_data[4] ; vga_out_g[0] ; 5.692 ; 5.771 ; 6.605 ; 6.722 ;
; ad9280_data[4] ; vga_out_g[1] ; 5.867 ; 5.965 ; 6.780 ; 6.916 ;
; ad9280_data[4] ; vga_out_g[2] ; 5.476 ; 5.508 ; 6.389 ; 6.459 ;
; ad9280_data[4] ; vga_out_g[3] ; 5.654 ; 5.707 ; 6.567 ; 6.658 ;
; ad9280_data[4] ; vga_out_g[4] ; 5.452 ; 5.492 ; 6.365 ; 6.443 ;
; ad9280_data[4] ; vga_out_g[5] ; 5.165 ; 5.210 ; 6.054 ; 6.110 ;
; ad9280_data[4] ; vga_out_r[0] ; 5.918 ; 6.039 ; 6.865 ; 6.949 ;
; ad9280_data[4] ; vga_out_r[1] ; 5.585 ; 5.667 ; 6.519 ; 6.594 ;
; ad9280_data[4] ; vga_out_r[2] ; 5.511 ; 5.559 ; 6.445 ; 6.486 ;
; ad9280_data[4] ; vga_out_r[3] ; 7.265 ; 7.143 ; 8.199 ; 8.070 ;
; ad9280_data[4] ; vga_out_r[4] ; 5.690 ; 5.803 ; 6.637 ; 6.713 ;
; ad9280_data[5] ; vga_out_b[0] ; 6.010 ; 6.032 ; 6.890 ; 6.928 ;
; ad9280_data[5] ; vga_out_b[1] ; 5.965 ; 5.995 ; 6.845 ; 6.891 ;
; ad9280_data[5] ; vga_out_b[2] ; 6.090 ; 6.208 ; 6.860 ; 6.978 ;
; ad9280_data[5] ; vga_out_b[3] ; 5.970 ; 6.087 ; 6.740 ; 6.857 ;
; ad9280_data[5] ; vga_out_b[4] ; 5.996 ; 6.099 ; 6.766 ; 6.869 ;
; ad9280_data[5] ; vga_out_g[0] ; 6.217 ; 6.296 ; 7.033 ; 7.126 ;
; ad9280_data[5] ; vga_out_g[1] ; 6.392 ; 6.490 ; 7.208 ; 7.320 ;
; ad9280_data[5] ; vga_out_g[2] ; 6.001 ; 6.033 ; 6.817 ; 6.863 ;
; ad9280_data[5] ; vga_out_g[3] ; 6.179 ; 6.232 ; 6.995 ; 7.062 ;
; ad9280_data[5] ; vga_out_g[4] ; 5.977 ; 6.017 ; 6.793 ; 6.847 ;
; ad9280_data[5] ; vga_out_g[5] ; 5.690 ; 5.753 ; 6.587 ; 6.643 ;
; ad9280_data[5] ; vga_out_r[0] ; 6.443 ; 6.564 ; 7.398 ; 7.482 ;
; ad9280_data[5] ; vga_out_r[1] ; 5.989 ; 6.081 ; 6.760 ; 6.852 ;
; ad9280_data[5] ; vga_out_r[2] ; 5.915 ; 5.973 ; 6.686 ; 6.744 ;
; ad9280_data[5] ; vga_out_r[3] ; 7.669 ; 7.557 ; 8.440 ; 8.328 ;
; ad9280_data[5] ; vga_out_r[4] ; 6.215 ; 6.328 ; 7.170 ; 7.246 ;
; ad9280_data[6] ; vga_out_b[0] ; 5.877 ; 5.982 ; 6.869 ; 6.930 ;
; ad9280_data[6] ; vga_out_b[1] ; 5.832 ; 5.945 ; 6.824 ; 6.893 ;
; ad9280_data[6] ; vga_out_b[2] ; 6.057 ; 6.154 ; 6.938 ; 7.035 ;
; ad9280_data[6] ; vga_out_b[3] ; 5.937 ; 6.033 ; 6.818 ; 6.914 ;
; ad9280_data[6] ; vga_out_b[4] ; 5.963 ; 6.045 ; 6.844 ; 6.926 ;
; ad9280_data[6] ; vga_out_g[0] ; 5.693 ; 5.805 ; 6.574 ; 6.706 ;
; ad9280_data[6] ; vga_out_g[1] ; 5.868 ; 5.999 ; 6.749 ; 6.900 ;
; ad9280_data[6] ; vga_out_g[2] ; 5.477 ; 5.542 ; 6.358 ; 6.443 ;
; ad9280_data[6] ; vga_out_g[3] ; 5.655 ; 5.741 ; 6.536 ; 6.642 ;
; ad9280_data[6] ; vga_out_g[4] ; 5.453 ; 5.526 ; 6.334 ; 6.427 ;
; ad9280_data[6] ; vga_out_g[5] ; 5.564 ; 5.624 ; 6.506 ; 6.559 ;
; ad9280_data[6] ; vga_out_r[0] ; 6.538 ; 6.709 ; 7.509 ; 7.663 ;
; ad9280_data[6] ; vga_out_r[1] ; 5.856 ; 5.960 ; 6.813 ; 6.910 ;
; ad9280_data[6] ; vga_out_r[2] ; 5.782 ; 5.852 ; 6.739 ; 6.802 ;
; ad9280_data[6] ; vga_out_r[3] ; 7.536 ; 7.436 ; 8.493 ; 8.386 ;
; ad9280_data[6] ; vga_out_r[4] ; 6.310 ; 6.473 ; 7.281 ; 7.427 ;
; ad9280_data[7] ; vga_out_b[0] ; 5.221 ; 5.259 ; 6.078 ; 6.116 ;
; ad9280_data[7] ; vga_out_b[1] ; 5.176 ; 5.222 ; 6.033 ; 6.079 ;
; ad9280_data[7] ; vga_out_b[2] ; 5.273 ; 5.361 ; 6.120 ; 6.201 ;
; ad9280_data[7] ; vga_out_b[3] ; 5.153 ; 5.240 ; 6.000 ; 6.080 ;
; ad9280_data[7] ; vga_out_b[4] ; 5.179 ; 5.252 ; 6.026 ; 6.092 ;
; ad9280_data[7] ; vga_out_g[0] ; 5.431 ; 5.524 ; 6.278 ; 6.371 ;
; ad9280_data[7] ; vga_out_g[1] ; 5.606 ; 5.718 ; 6.453 ; 6.565 ;
; ad9280_data[7] ; vga_out_g[2] ; 5.215 ; 5.261 ; 6.062 ; 6.108 ;
; ad9280_data[7] ; vga_out_g[3] ; 5.393 ; 5.460 ; 6.240 ; 6.307 ;
; ad9280_data[7] ; vga_out_g[4] ; 5.191 ; 5.245 ; 6.038 ; 6.092 ;
; ad9280_data[7] ; vga_out_g[5] ; 5.391 ; 5.469 ; 6.294 ; 6.365 ;
; ad9280_data[7] ; vga_out_r[0] ; 6.217 ; 6.339 ; 7.107 ; 7.229 ;
; ad9280_data[7] ; vga_out_r[1] ; 5.524 ; 5.637 ; 6.381 ; 6.494 ;
; ad9280_data[7] ; vga_out_r[2] ; 5.450 ; 5.529 ; 6.307 ; 6.386 ;
; ad9280_data[7] ; vga_out_r[3] ; 7.204 ; 7.113 ; 8.061 ; 7.970 ;
; ad9280_data[7] ; vga_out_r[4] ; 5.989 ; 6.103 ; 6.879 ; 6.993 ;
+----------------+--------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 30.627 ns




+-----------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                            ;
+----------------+-----------------------------------------------+----------------------+-------------------------+
; Source Node    ; Synchronization Node                          ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------+-----------------------------------------------+----------------------+-------------------------+
; ad9280_data[7] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7] ; Not Calculated       ; No                      ;
; ad9280_data[5] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5] ; Not Calculated       ; No                      ;
; ad9280_data[3] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3] ; Not Calculated       ; No                      ;
; ad9280_data[0] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0] ; Not Calculated       ; No                      ;
; ad9280_data[2] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2] ; Not Calculated       ; No                      ;
; ad9280_data[6] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6] ; Not Calculated       ; No                      ;
; ad9280_data[1] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1] ; Not Calculated       ; No                      ;
; ad9280_data[4] ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4] ; Not Calculated       ; No                      ;
+----------------+-----------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[7]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[7] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.627         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[7]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[7]                                                                                               ;                ;              ;                  ; 30.627       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[5]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[5] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.755         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[5]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[5]                                                                                               ;                ;              ;                  ; 30.755       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[3]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[3] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.759         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[3]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[3]                                                                                               ;                ;              ;                  ; 30.759       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[0]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[0] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.762         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[0]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[0]                                                                                               ;                ;              ;                  ; 30.762       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[2]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[2] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.763         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[2]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[2]                                                                                               ;                ;              ;                  ; 30.763       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[6]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[6] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.765         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[6]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[6]                                                                                               ;                ;              ;                  ; 30.765       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[1]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[1] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.768         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[1]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[1]                                                                                               ;                ;              ;                  ; 30.768       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------+
; Chain Summary                                                           ;
+-------------------------+-----------------------------------------------+
; Property                ; Value                                         ;
+-------------------------+-----------------------------------------------+
; Source Node             ; ad9280_data[4]                                ;
; Synchronization Node    ; ad9280_sample:ad9280_sample_m0|adc_data_d0[4] ;
; Typical MTBF (years)    ; Not Calculated                                ;
; Included in Design MTBF ; No                                            ;
+-------------------------+-----------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                        ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                 ; 30.784         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                    ; 4.006          ;              ;                  ;              ;
; Source Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                        ;                ;              ;                  ;              ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]                                                                                     ;                ; 31.200       ; 32.05 MHz        ;              ;
; Asynchronous Source                                                                                                                          ;                ;              ;                  ;              ;
;  ad9280_data[4]                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                    ;                ;              ;                  ;              ;
;  ad9280_sample:ad9280_sample_m0|adc_data_d0[4]                                                                                               ;                ;              ;                  ; 30.784       ;
;  wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 4.398  ; 0.149 ; N/A      ; N/A     ; 3.720               ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 4.398  ; 0.158 ; N/A      ; N/A     ; 3.720               ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 23.479 ; 0.152 ; N/A      ; N/A     ; 15.315              ;
;  clk                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 5.961  ; 0.149 ; N/A      ; N/A     ; 7.410               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------+
; ad9280_data[*]  ; clk        ; 9.332 ; 9.584 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[0] ; clk        ; 6.354 ; 6.749 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[1] ; clk        ; 6.718 ; 7.090 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[2] ; clk        ; 7.176 ; 7.507 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[3] ; clk        ; 7.352 ; 7.661 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[4] ; clk        ; 8.695 ; 9.009 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[5] ; clk        ; 9.332 ; 9.584 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[6] ; clk        ; 8.802 ; 9.113 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[7] ; clk        ; 8.294 ; 8.624 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------+
; ad9280_data[*]  ; clk        ; -2.191 ; -3.000 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[0] ; clk        ; -2.429 ; -3.253 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[1] ; clk        ; -2.295 ; -3.120 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[2] ; clk        ; -2.648 ; -3.493 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[3] ; clk        ; -2.291 ; -3.094 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[4] ; clk        ; -2.495 ; -3.352 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[5] ; clk        ; -2.622 ; -3.478 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[6] ; clk        ; -2.476 ; -3.281 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
;  ad9280_data[7] ; clk        ; -2.191 ; -3.000 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; ad9708_clk      ; clk        ; 3.123  ;        ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_data[*]  ; clk        ; 5.587  ; 5.255  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[0] ; clk        ; 5.587  ; 5.255  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[1] ; clk        ; 5.401  ; 5.116  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[2] ; clk        ; 5.393  ; 5.094  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[3] ; clk        ; 5.429  ; 5.113  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[4] ; clk        ; 5.105  ; 4.861  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[5] ; clk        ; 5.070  ; 4.822  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[6] ; clk        ; 5.151  ; 4.886  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[7] ; clk        ; 5.124  ; 4.857  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_clk      ; clk        ;        ; 2.945  ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9280_clk      ; clk        ; 3.105  ;        ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_data[*]     ; clk        ; 5.236  ; 5.502  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[0]    ; clk        ; 5.041  ; 5.280  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[1]    ; clk        ; 4.996  ; 5.204  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[2]    ; clk        ; 5.236  ; 5.502  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[3]    ; clk        ; 5.227  ; 5.491  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[4]    ; clk        ; 4.813  ; 4.998  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[5]    ; clk        ; 4.986  ; 5.153  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[6]    ; clk        ; 5.153  ; 5.414  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_sel[*]      ; clk        ; 7.107  ; 7.727  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[4]     ; clk        ; 7.107  ; 7.727  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[5]     ; clk        ; 5.212  ; 5.442  ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; ad9280_clk      ; clk        ;        ; 2.927  ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; vga_out_b[*]    ; clk        ; 14.248 ; 13.918 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[0]   ; clk        ; 12.942 ; 12.638 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[1]   ; clk        ; 12.890 ; 12.585 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[2]   ; clk        ; 14.248 ; 13.918 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[3]   ; clk        ; 14.058 ; 13.738 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[4]   ; clk        ; 13.968 ; 13.659 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_g[*]    ; clk        ; 14.209 ; 13.804 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[0]   ; clk        ; 13.785 ; 13.424 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[1]   ; clk        ; 14.209 ; 13.804 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[2]   ; clk        ; 13.086 ; 12.841 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[3]   ; clk        ; 13.604 ; 13.277 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[4]   ; clk        ; 13.050 ; 12.827 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[5]   ; clk        ; 13.061 ; 12.878 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_hs      ; clk        ; 7.377  ; 7.124  ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_r[*]    ; clk        ; 16.832 ; 16.111 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[0]   ; clk        ; 14.487 ; 14.080 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[1]   ; clk        ; 14.227 ; 13.887 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[2]   ; clk        ; 13.987 ; 13.649 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[3]   ; clk        ; 16.832 ; 16.111 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[4]   ; clk        ; 13.902 ; 13.555 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_vs      ; clk        ; 7.449  ; 7.160  ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; ad9708_clk      ; clk        ; 1.222 ;       ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_data[*]  ; clk        ; 2.018 ; 1.996 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[0] ; clk        ; 2.213 ; 2.207 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[1] ; clk        ; 2.152 ; 2.145 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[2] ; clk        ; 2.136 ; 2.130 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[3] ; clk        ; 2.141 ; 2.132 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[4] ; clk        ; 2.038 ; 2.021 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[5] ; clk        ; 2.018 ; 1.996 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[6] ; clk        ; 2.054 ; 2.036 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
;  ad9708_data[7] ; clk        ; 2.042 ; 2.023 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9708_clk      ; clk        ;       ; 1.210 ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ;
; ad9280_clk      ; clk        ; 1.202 ;       ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_data[*]     ; clk        ; 1.995 ; 1.959 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[0]    ; clk        ; 2.093 ; 2.069 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[1]    ; clk        ; 2.059 ; 2.046 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[2]    ; clk        ; 2.197 ; 2.170 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[3]    ; clk        ; 2.220 ; 2.179 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[4]    ; clk        ; 1.995 ; 1.959 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[5]    ; clk        ; 2.082 ; 2.041 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_data[6]    ; clk        ; 2.150 ; 2.133 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; seg_sel[*]      ; clk        ; 2.180 ; 2.141 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[4]     ; clk        ; 3.493 ; 3.691 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
;  seg_sel[5]     ; clk        ; 2.180 ; 2.141 ; Rise       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; ad9280_clk      ; clk        ;       ; 1.190 ; Fall       ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ;
; vga_out_b[*]    ; clk        ; 2.940 ; 3.029 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[0]   ; clk        ; 2.985 ; 3.066 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[1]   ; clk        ; 2.940 ; 3.029 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[2]   ; clk        ; 3.507 ; 3.633 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[3]   ; clk        ; 3.387 ; 3.512 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_b[4]   ; clk        ; 3.413 ; 3.524 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_g[*]    ; clk        ; 3.030 ; 3.123 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[0]   ; clk        ; 3.270 ; 3.421 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[1]   ; clk        ; 3.445 ; 3.615 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[2]   ; clk        ; 3.054 ; 3.158 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[3]   ; clk        ; 3.232 ; 3.357 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[4]   ; clk        ; 3.030 ; 3.142 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_g[5]   ; clk        ; 3.041 ; 3.123 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_hs      ; clk        ; 3.119 ; 3.223 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_r[*]    ; clk        ; 3.147 ; 3.283 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[0]   ; clk        ; 3.375 ; 3.519 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[1]   ; clk        ; 3.336 ; 3.428 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[2]   ; clk        ; 3.262 ; 3.320 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[3]   ; clk        ; 5.016 ; 4.904 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_out_r[4]   ; clk        ; 3.147 ; 3.283 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_out_vs      ; clk        ; 3.139 ; 3.239 ; Rise       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------+
; Propagation Delay                                                 ;
+----------------+--------------+--------+--------+--------+--------+
; Input Port     ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+----------------+--------------+--------+--------+--------+--------+
; ad9280_data[0] ; vga_out_b[0] ; 14.108 ; 13.804 ; 14.388 ; 14.084 ;
; ad9280_data[0] ; vga_out_b[1] ; 14.056 ; 13.751 ; 14.336 ; 14.031 ;
; ad9280_data[0] ; vga_out_b[2] ; 15.414 ; 15.084 ; 15.680 ; 15.332 ;
; ad9280_data[0] ; vga_out_b[3] ; 15.224 ; 14.904 ; 15.490 ; 15.152 ;
; ad9280_data[0] ; vga_out_b[4] ; 15.134 ; 14.825 ; 15.400 ; 15.073 ;
; ad9280_data[0] ; vga_out_g[0] ; 14.951 ; 14.590 ; 15.203 ; 14.835 ;
; ad9280_data[0] ; vga_out_g[1] ; 15.375 ; 14.970 ; 15.627 ; 15.215 ;
; ad9280_data[0] ; vga_out_g[2] ; 14.252 ; 14.007 ; 14.504 ; 14.252 ;
; ad9280_data[0] ; vga_out_g[3] ; 14.770 ; 14.443 ; 15.022 ; 14.688 ;
; ad9280_data[0] ; vga_out_g[4] ; 14.216 ; 13.993 ; 14.468 ; 14.238 ;
; ad9280_data[0] ; vga_out_g[5] ; 13.551 ; 13.353 ; 13.809 ; 13.626 ;
; ad9280_data[0] ; vga_out_r[0] ; 15.532 ; 15.142 ; 15.816 ; 15.464 ;
; ad9280_data[0] ; vga_out_r[1] ; 14.769 ; 14.463 ; 15.055 ; 14.790 ;
; ad9280_data[0] ; vga_out_r[2] ; 14.529 ; 14.225 ; 14.815 ; 14.552 ;
; ad9280_data[0] ; vga_out_r[3] ; 17.374 ; 16.687 ; 17.660 ; 17.014 ;
; ad9280_data[0] ; vga_out_r[4] ; 14.947 ; 14.617 ; 15.231 ; 14.939 ;
; ad9280_data[1] ; vga_out_b[0] ; 15.166 ; 14.862 ; 15.492 ; 15.195 ;
; ad9280_data[1] ; vga_out_b[1] ; 15.114 ; 14.809 ; 15.440 ; 15.142 ;
; ad9280_data[1] ; vga_out_b[2] ; 16.472 ; 16.142 ; 16.591 ; 16.243 ;
; ad9280_data[1] ; vga_out_b[3] ; 16.282 ; 15.962 ; 16.401 ; 16.063 ;
; ad9280_data[1] ; vga_out_b[4] ; 16.192 ; 15.883 ; 16.311 ; 15.984 ;
; ad9280_data[1] ; vga_out_g[0] ; 16.009 ; 15.648 ; 16.114 ; 15.746 ;
; ad9280_data[1] ; vga_out_g[1] ; 16.433 ; 16.028 ; 16.538 ; 16.126 ;
; ad9280_data[1] ; vga_out_g[2] ; 15.310 ; 15.065 ; 15.415 ; 15.163 ;
; ad9280_data[1] ; vga_out_g[3] ; 15.828 ; 15.501 ; 15.933 ; 15.599 ;
; ad9280_data[1] ; vga_out_g[4] ; 15.274 ; 15.051 ; 15.379 ; 15.149 ;
; ad9280_data[1] ; vga_out_g[5] ; 15.521 ; 15.338 ; 15.861 ; 15.678 ;
; ad9280_data[1] ; vga_out_r[0] ; 16.590 ; 16.200 ; 16.900 ; 16.493 ;
; ad9280_data[1] ; vga_out_r[1] ; 15.946 ; 15.606 ; 16.247 ; 15.907 ;
; ad9280_data[1] ; vga_out_r[2] ; 15.706 ; 15.368 ; 16.007 ; 15.669 ;
; ad9280_data[1] ; vga_out_r[3] ; 18.551 ; 17.830 ; 18.852 ; 18.131 ;
; ad9280_data[1] ; vga_out_r[4] ; 16.005 ; 15.675 ; 16.315 ; 15.968 ;
; ad9280_data[2] ; vga_out_b[0] ; 15.344 ; 15.040 ; 15.424 ; 15.120 ;
; ad9280_data[2] ; vga_out_b[1] ; 15.292 ; 14.987 ; 15.372 ; 15.067 ;
; ad9280_data[2] ; vga_out_b[2] ; 16.650 ; 16.320 ; 16.891 ; 16.561 ;
; ad9280_data[2] ; vga_out_b[3] ; 16.460 ; 16.140 ; 16.701 ; 16.381 ;
; ad9280_data[2] ; vga_out_b[4] ; 16.370 ; 16.061 ; 16.611 ; 16.302 ;
; ad9280_data[2] ; vga_out_g[0] ; 16.187 ; 15.826 ; 16.239 ; 15.871 ;
; ad9280_data[2] ; vga_out_g[1] ; 16.611 ; 16.206 ; 16.663 ; 16.251 ;
; ad9280_data[2] ; vga_out_g[2] ; 15.488 ; 15.243 ; 15.540 ; 15.288 ;
; ad9280_data[2] ; vga_out_g[3] ; 16.006 ; 15.679 ; 16.058 ; 15.724 ;
; ad9280_data[2] ; vga_out_g[4] ; 15.452 ; 15.229 ; 15.504 ; 15.274 ;
; ad9280_data[2] ; vga_out_g[5] ; 15.406 ; 15.223 ; 15.769 ; 15.586 ;
; ad9280_data[2] ; vga_out_r[0] ; 16.889 ; 16.482 ; 17.126 ; 16.719 ;
; ad9280_data[2] ; vga_out_r[1] ; 16.627 ; 16.287 ; 16.917 ; 16.577 ;
; ad9280_data[2] ; vga_out_r[2] ; 16.387 ; 16.049 ; 16.677 ; 16.339 ;
; ad9280_data[2] ; vga_out_r[3] ; 19.232 ; 18.511 ; 19.522 ; 18.801 ;
; ad9280_data[2] ; vga_out_r[4] ; 16.304 ; 15.957 ; 16.541 ; 16.194 ;
; ad9280_data[3] ; vga_out_b[0] ; 15.174 ; 14.870 ; 15.352 ; 15.048 ;
; ad9280_data[3] ; vga_out_b[1] ; 15.122 ; 14.817 ; 15.300 ; 14.995 ;
; ad9280_data[3] ; vga_out_b[2] ; 16.906 ; 16.576 ; 17.218 ; 16.888 ;
; ad9280_data[3] ; vga_out_b[3] ; 16.716 ; 16.396 ; 17.028 ; 16.708 ;
; ad9280_data[3] ; vga_out_b[4] ; 16.626 ; 16.317 ; 16.938 ; 16.629 ;
; ad9280_data[3] ; vga_out_g[0] ; 16.017 ; 15.656 ; 16.167 ; 15.799 ;
; ad9280_data[3] ; vga_out_g[1] ; 16.441 ; 16.036 ; 16.591 ; 16.179 ;
; ad9280_data[3] ; vga_out_g[2] ; 15.318 ; 15.073 ; 15.468 ; 15.216 ;
; ad9280_data[3] ; vga_out_g[3] ; 15.836 ; 15.509 ; 15.986 ; 15.652 ;
; ad9280_data[3] ; vga_out_g[4] ; 15.282 ; 15.059 ; 15.432 ; 15.202 ;
; ad9280_data[3] ; vga_out_g[5] ; 15.687 ; 15.504 ; 16.078 ; 15.895 ;
; ad9280_data[3] ; vga_out_r[0] ; 17.162 ; 16.755 ; 17.446 ; 17.039 ;
; ad9280_data[3] ; vga_out_r[1] ; 16.902 ; 16.562 ; 17.245 ; 16.905 ;
; ad9280_data[3] ; vga_out_r[2] ; 16.662 ; 16.324 ; 17.005 ; 16.667 ;
; ad9280_data[3] ; vga_out_r[3] ; 19.507 ; 18.786 ; 19.850 ; 19.129 ;
; ad9280_data[3] ; vga_out_r[4] ; 16.577 ; 16.230 ; 16.861 ; 16.514 ;
; ad9280_data[4] ; vga_out_b[0] ; 14.145 ; 13.841 ; 14.485 ; 14.181 ;
; ad9280_data[4] ; vga_out_b[1] ; 14.093 ; 13.788 ; 14.433 ; 14.128 ;
; ad9280_data[4] ; vga_out_b[2] ; 15.451 ; 15.121 ; 15.777 ; 15.429 ;
; ad9280_data[4] ; vga_out_b[3] ; 15.261 ; 14.941 ; 15.587 ; 15.249 ;
; ad9280_data[4] ; vga_out_b[4] ; 15.171 ; 14.862 ; 15.497 ; 15.170 ;
; ad9280_data[4] ; vga_out_g[0] ; 14.988 ; 14.627 ; 15.300 ; 14.932 ;
; ad9280_data[4] ; vga_out_g[1] ; 15.412 ; 15.007 ; 15.724 ; 15.312 ;
; ad9280_data[4] ; vga_out_g[2] ; 14.289 ; 14.044 ; 14.601 ; 14.349 ;
; ad9280_data[4] ; vga_out_g[3] ; 14.807 ; 14.480 ; 15.119 ; 14.785 ;
; ad9280_data[4] ; vga_out_g[4] ; 14.253 ; 14.030 ; 14.565 ; 14.335 ;
; ad9280_data[4] ; vga_out_g[5] ; 13.588 ; 13.390 ; 13.906 ; 13.723 ;
; ad9280_data[4] ; vga_out_r[0] ; 15.569 ; 15.179 ; 15.913 ; 15.561 ;
; ad9280_data[4] ; vga_out_r[1] ; 14.806 ; 14.500 ; 15.152 ; 14.887 ;
; ad9280_data[4] ; vga_out_r[2] ; 14.566 ; 14.262 ; 14.912 ; 14.649 ;
; ad9280_data[4] ; vga_out_r[3] ; 17.411 ; 16.724 ; 17.757 ; 17.111 ;
; ad9280_data[4] ; vga_out_r[4] ; 14.984 ; 14.654 ; 15.328 ; 15.036 ;
; ad9280_data[5] ; vga_out_b[0] ; 15.108 ; 14.804 ; 15.400 ; 15.103 ;
; ad9280_data[5] ; vga_out_b[1] ; 15.056 ; 14.751 ; 15.348 ; 15.050 ;
; ad9280_data[5] ; vga_out_b[2] ; 16.414 ; 16.084 ; 16.499 ; 16.151 ;
; ad9280_data[5] ; vga_out_b[3] ; 16.224 ; 15.904 ; 16.309 ; 15.971 ;
; ad9280_data[5] ; vga_out_b[4] ; 16.134 ; 15.825 ; 16.219 ; 15.892 ;
; ad9280_data[5] ; vga_out_g[0] ; 15.951 ; 15.590 ; 16.022 ; 15.654 ;
; ad9280_data[5] ; vga_out_g[1] ; 16.375 ; 15.970 ; 16.446 ; 16.034 ;
; ad9280_data[5] ; vga_out_g[2] ; 15.252 ; 15.007 ; 15.323 ; 15.071 ;
; ad9280_data[5] ; vga_out_g[3] ; 15.770 ; 15.443 ; 15.841 ; 15.507 ;
; ad9280_data[5] ; vga_out_g[4] ; 15.216 ; 14.993 ; 15.287 ; 15.057 ;
; ad9280_data[5] ; vga_out_g[5] ; 15.463 ; 15.280 ; 15.769 ; 15.586 ;
; ad9280_data[5] ; vga_out_r[0] ; 16.532 ; 16.142 ; 16.808 ; 16.401 ;
; ad9280_data[5] ; vga_out_r[1] ; 15.888 ; 15.548 ; 16.155 ; 15.815 ;
; ad9280_data[5] ; vga_out_r[2] ; 15.648 ; 15.310 ; 15.915 ; 15.577 ;
; ad9280_data[5] ; vga_out_r[3] ; 18.493 ; 17.772 ; 18.760 ; 18.039 ;
; ad9280_data[5] ; vga_out_r[4] ; 15.947 ; 15.617 ; 16.223 ; 15.876 ;
; ad9280_data[6] ; vga_out_b[0] ; 15.622 ; 15.318 ; 15.769 ; 15.465 ;
; ad9280_data[6] ; vga_out_b[1] ; 15.570 ; 15.265 ; 15.717 ; 15.412 ;
; ad9280_data[6] ; vga_out_b[2] ; 16.928 ; 16.598 ; 17.236 ; 16.906 ;
; ad9280_data[6] ; vga_out_b[3] ; 16.738 ; 16.418 ; 17.046 ; 16.726 ;
; ad9280_data[6] ; vga_out_b[4] ; 16.648 ; 16.339 ; 16.956 ; 16.647 ;
; ad9280_data[6] ; vga_out_g[0] ; 16.465 ; 16.104 ; 16.584 ; 16.216 ;
; ad9280_data[6] ; vga_out_g[1] ; 16.889 ; 16.484 ; 17.008 ; 16.596 ;
; ad9280_data[6] ; vga_out_g[2] ; 15.766 ; 15.521 ; 15.885 ; 15.633 ;
; ad9280_data[6] ; vga_out_g[3] ; 16.284 ; 15.957 ; 16.403 ; 16.069 ;
; ad9280_data[6] ; vga_out_g[4] ; 15.730 ; 15.507 ; 15.849 ; 15.619 ;
; ad9280_data[6] ; vga_out_g[5] ; 15.684 ; 15.501 ; 16.114 ; 15.931 ;
; ad9280_data[6] ; vga_out_r[0] ; 17.167 ; 16.760 ; 17.471 ; 17.064 ;
; ad9280_data[6] ; vga_out_r[1] ; 16.905 ; 16.565 ; 17.262 ; 16.922 ;
; ad9280_data[6] ; vga_out_r[2] ; 16.665 ; 16.327 ; 17.022 ; 16.684 ;
; ad9280_data[6] ; vga_out_r[3] ; 19.510 ; 18.789 ; 19.867 ; 19.146 ;
; ad9280_data[6] ; vga_out_r[4] ; 16.582 ; 16.235 ; 16.886 ; 16.539 ;
; ad9280_data[7] ; vga_out_b[0] ; 14.186 ; 13.882 ; 14.352 ; 14.048 ;
; ad9280_data[7] ; vga_out_b[1] ; 14.134 ; 13.829 ; 14.300 ; 13.995 ;
; ad9280_data[7] ; vga_out_b[2] ; 15.918 ; 15.588 ; 16.218 ; 15.888 ;
; ad9280_data[7] ; vga_out_b[3] ; 15.728 ; 15.408 ; 16.028 ; 15.708 ;
; ad9280_data[7] ; vga_out_b[4] ; 15.638 ; 15.329 ; 15.938 ; 15.629 ;
; ad9280_data[7] ; vga_out_g[0] ; 15.029 ; 14.668 ; 15.167 ; 14.799 ;
; ad9280_data[7] ; vga_out_g[1] ; 15.453 ; 15.048 ; 15.591 ; 15.179 ;
; ad9280_data[7] ; vga_out_g[2] ; 14.330 ; 14.085 ; 14.468 ; 14.216 ;
; ad9280_data[7] ; vga_out_g[3] ; 14.848 ; 14.521 ; 14.986 ; 14.652 ;
; ad9280_data[7] ; vga_out_g[4] ; 14.294 ; 14.071 ; 14.432 ; 14.202 ;
; ad9280_data[7] ; vga_out_g[5] ; 14.699 ; 14.516 ; 15.078 ; 14.895 ;
; ad9280_data[7] ; vga_out_r[0] ; 16.174 ; 15.767 ; 16.446 ; 16.039 ;
; ad9280_data[7] ; vga_out_r[1] ; 15.914 ; 15.574 ; 16.245 ; 15.905 ;
; ad9280_data[7] ; vga_out_r[2] ; 15.674 ; 15.336 ; 16.005 ; 15.667 ;
; ad9280_data[7] ; vga_out_r[3] ; 18.519 ; 17.798 ; 18.850 ; 18.129 ;
; ad9280_data[7] ; vga_out_r[4] ; 15.589 ; 15.242 ; 15.861 ; 15.514 ;
+----------------+--------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+----------------+--------------+-------+-------+-------+-------+
; Input Port     ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+----------------+--------------+-------+-------+-------+-------+
; ad9280_data[0] ; vga_out_b[0] ; 5.473 ; 5.495 ; 6.384 ; 6.432 ;
; ad9280_data[0] ; vga_out_b[1] ; 5.428 ; 5.458 ; 6.339 ; 6.395 ;
; ad9280_data[0] ; vga_out_b[2] ; 5.999 ; 6.110 ; 6.938 ; 7.004 ;
; ad9280_data[0] ; vga_out_b[3] ; 5.879 ; 5.989 ; 6.818 ; 6.883 ;
; ad9280_data[0] ; vga_out_b[4] ; 5.905 ; 6.001 ; 6.844 ; 6.895 ;
; ad9280_data[0] ; vga_out_g[0] ; 5.680 ; 5.759 ; 6.589 ; 6.706 ;
; ad9280_data[0] ; vga_out_g[1] ; 5.855 ; 5.953 ; 6.764 ; 6.900 ;
; ad9280_data[0] ; vga_out_g[2] ; 5.464 ; 5.496 ; 6.373 ; 6.443 ;
; ad9280_data[0] ; vga_out_g[3] ; 5.642 ; 5.695 ; 6.551 ; 6.642 ;
; ad9280_data[0] ; vga_out_g[4] ; 5.440 ; 5.480 ; 6.349 ; 6.427 ;
; ad9280_data[0] ; vga_out_g[5] ; 5.153 ; 5.198 ; 6.038 ; 6.094 ;
; ad9280_data[0] ; vga_out_r[0] ; 5.906 ; 6.027 ; 6.849 ; 6.933 ;
; ad9280_data[0] ; vga_out_r[1] ; 5.573 ; 5.655 ; 6.503 ; 6.578 ;
; ad9280_data[0] ; vga_out_r[2] ; 5.499 ; 5.547 ; 6.429 ; 6.470 ;
; ad9280_data[0] ; vga_out_r[3] ; 7.253 ; 7.131 ; 8.183 ; 8.054 ;
; ad9280_data[0] ; vga_out_r[4] ; 5.678 ; 5.791 ; 6.621 ; 6.697 ;
; ad9280_data[1] ; vga_out_b[0] ; 5.983 ; 6.005 ; 6.890 ; 6.928 ;
; ad9280_data[1] ; vga_out_b[1] ; 5.938 ; 5.968 ; 6.845 ; 6.891 ;
; ad9280_data[1] ; vga_out_b[2] ; 6.067 ; 6.185 ; 6.860 ; 6.978 ;
; ad9280_data[1] ; vga_out_b[3] ; 5.947 ; 6.064 ; 6.740 ; 6.857 ;
; ad9280_data[1] ; vga_out_b[4] ; 5.973 ; 6.076 ; 6.766 ; 6.869 ;
; ad9280_data[1] ; vga_out_g[0] ; 6.190 ; 6.269 ; 7.033 ; 7.126 ;
; ad9280_data[1] ; vga_out_g[1] ; 6.365 ; 6.463 ; 7.208 ; 7.320 ;
; ad9280_data[1] ; vga_out_g[2] ; 5.974 ; 6.006 ; 6.817 ; 6.863 ;
; ad9280_data[1] ; vga_out_g[3] ; 6.152 ; 6.205 ; 6.995 ; 7.062 ;
; ad9280_data[1] ; vga_out_g[4] ; 5.950 ; 5.990 ; 6.793 ; 6.847 ;
; ad9280_data[1] ; vga_out_g[5] ; 5.663 ; 5.726 ; 6.587 ; 6.643 ;
; ad9280_data[1] ; vga_out_r[0] ; 6.416 ; 6.537 ; 7.398 ; 7.482 ;
; ad9280_data[1] ; vga_out_r[1] ; 5.966 ; 6.058 ; 6.760 ; 6.852 ;
; ad9280_data[1] ; vga_out_r[2] ; 5.892 ; 5.950 ; 6.686 ; 6.744 ;
; ad9280_data[1] ; vga_out_r[3] ; 7.646 ; 7.534 ; 8.440 ; 8.328 ;
; ad9280_data[1] ; vga_out_r[4] ; 6.188 ; 6.301 ; 7.170 ; 7.246 ;
; ad9280_data[2] ; vga_out_b[0] ; 5.819 ; 5.924 ; 6.791 ; 6.852 ;
; ad9280_data[2] ; vga_out_b[1] ; 5.774 ; 5.887 ; 6.746 ; 6.815 ;
; ad9280_data[2] ; vga_out_b[2] ; 5.999 ; 6.096 ; 6.860 ; 6.957 ;
; ad9280_data[2] ; vga_out_b[3] ; 5.879 ; 5.975 ; 6.740 ; 6.836 ;
; ad9280_data[2] ; vga_out_b[4] ; 5.905 ; 5.987 ; 6.766 ; 6.848 ;
; ad9280_data[2] ; vga_out_g[0] ; 5.635 ; 5.747 ; 6.496 ; 6.628 ;
; ad9280_data[2] ; vga_out_g[1] ; 5.810 ; 5.941 ; 6.671 ; 6.822 ;
; ad9280_data[2] ; vga_out_g[2] ; 5.419 ; 5.484 ; 6.280 ; 6.365 ;
; ad9280_data[2] ; vga_out_g[3] ; 5.597 ; 5.683 ; 6.458 ; 6.564 ;
; ad9280_data[2] ; vga_out_g[4] ; 5.395 ; 5.468 ; 6.256 ; 6.349 ;
; ad9280_data[2] ; vga_out_g[5] ; 5.506 ; 5.566 ; 6.428 ; 6.481 ;
; ad9280_data[2] ; vga_out_r[0] ; 6.480 ; 6.651 ; 7.431 ; 7.585 ;
; ad9280_data[2] ; vga_out_r[1] ; 5.798 ; 5.902 ; 6.735 ; 6.832 ;
; ad9280_data[2] ; vga_out_r[2] ; 5.724 ; 5.794 ; 6.661 ; 6.724 ;
; ad9280_data[2] ; vga_out_r[3] ; 7.478 ; 7.378 ; 8.415 ; 8.308 ;
; ad9280_data[2] ; vga_out_r[4] ; 6.252 ; 6.415 ; 7.203 ; 7.349 ;
; ad9280_data[3] ; vga_out_b[0] ; 5.575 ; 5.613 ; 6.472 ; 6.510 ;
; ad9280_data[3] ; vga_out_b[1] ; 5.530 ; 5.576 ; 6.427 ; 6.473 ;
; ad9280_data[3] ; vga_out_b[2] ; 5.627 ; 5.715 ; 6.514 ; 6.595 ;
; ad9280_data[3] ; vga_out_b[3] ; 5.507 ; 5.594 ; 6.394 ; 6.474 ;
; ad9280_data[3] ; vga_out_b[4] ; 5.533 ; 5.606 ; 6.420 ; 6.486 ;
; ad9280_data[3] ; vga_out_g[0] ; 5.785 ; 5.878 ; 6.672 ; 6.765 ;
; ad9280_data[3] ; vga_out_g[1] ; 5.960 ; 6.072 ; 6.847 ; 6.959 ;
; ad9280_data[3] ; vga_out_g[2] ; 5.569 ; 5.615 ; 6.456 ; 6.502 ;
; ad9280_data[3] ; vga_out_g[3] ; 5.747 ; 5.814 ; 6.634 ; 6.701 ;
; ad9280_data[3] ; vga_out_g[4] ; 5.545 ; 5.599 ; 6.432 ; 6.486 ;
; ad9280_data[3] ; vga_out_g[5] ; 5.745 ; 5.823 ; 6.688 ; 6.759 ;
; ad9280_data[3] ; vga_out_r[0] ; 6.571 ; 6.693 ; 7.501 ; 7.623 ;
; ad9280_data[3] ; vga_out_r[1] ; 5.878 ; 5.991 ; 6.775 ; 6.888 ;
; ad9280_data[3] ; vga_out_r[2] ; 5.804 ; 5.883 ; 6.701 ; 6.780 ;
; ad9280_data[3] ; vga_out_r[3] ; 7.558 ; 7.467 ; 8.455 ; 8.364 ;
; ad9280_data[3] ; vga_out_r[4] ; 6.343 ; 6.457 ; 7.273 ; 7.387 ;
; ad9280_data[4] ; vga_out_b[0] ; 5.485 ; 5.507 ; 6.400 ; 6.448 ;
; ad9280_data[4] ; vga_out_b[1] ; 5.440 ; 5.470 ; 6.355 ; 6.411 ;
; ad9280_data[4] ; vga_out_b[2] ; 6.011 ; 6.122 ; 6.954 ; 7.020 ;
; ad9280_data[4] ; vga_out_b[3] ; 5.891 ; 6.001 ; 6.834 ; 6.899 ;
; ad9280_data[4] ; vga_out_b[4] ; 5.917 ; 6.013 ; 6.860 ; 6.911 ;
; ad9280_data[4] ; vga_out_g[0] ; 5.692 ; 5.771 ; 6.605 ; 6.722 ;
; ad9280_data[4] ; vga_out_g[1] ; 5.867 ; 5.965 ; 6.780 ; 6.916 ;
; ad9280_data[4] ; vga_out_g[2] ; 5.476 ; 5.508 ; 6.389 ; 6.459 ;
; ad9280_data[4] ; vga_out_g[3] ; 5.654 ; 5.707 ; 6.567 ; 6.658 ;
; ad9280_data[4] ; vga_out_g[4] ; 5.452 ; 5.492 ; 6.365 ; 6.443 ;
; ad9280_data[4] ; vga_out_g[5] ; 5.165 ; 5.210 ; 6.054 ; 6.110 ;
; ad9280_data[4] ; vga_out_r[0] ; 5.918 ; 6.039 ; 6.865 ; 6.949 ;
; ad9280_data[4] ; vga_out_r[1] ; 5.585 ; 5.667 ; 6.519 ; 6.594 ;
; ad9280_data[4] ; vga_out_r[2] ; 5.511 ; 5.559 ; 6.445 ; 6.486 ;
; ad9280_data[4] ; vga_out_r[3] ; 7.265 ; 7.143 ; 8.199 ; 8.070 ;
; ad9280_data[4] ; vga_out_r[4] ; 5.690 ; 5.803 ; 6.637 ; 6.713 ;
; ad9280_data[5] ; vga_out_b[0] ; 6.010 ; 6.032 ; 6.890 ; 6.928 ;
; ad9280_data[5] ; vga_out_b[1] ; 5.965 ; 5.995 ; 6.845 ; 6.891 ;
; ad9280_data[5] ; vga_out_b[2] ; 6.090 ; 6.208 ; 6.860 ; 6.978 ;
; ad9280_data[5] ; vga_out_b[3] ; 5.970 ; 6.087 ; 6.740 ; 6.857 ;
; ad9280_data[5] ; vga_out_b[4] ; 5.996 ; 6.099 ; 6.766 ; 6.869 ;
; ad9280_data[5] ; vga_out_g[0] ; 6.217 ; 6.296 ; 7.033 ; 7.126 ;
; ad9280_data[5] ; vga_out_g[1] ; 6.392 ; 6.490 ; 7.208 ; 7.320 ;
; ad9280_data[5] ; vga_out_g[2] ; 6.001 ; 6.033 ; 6.817 ; 6.863 ;
; ad9280_data[5] ; vga_out_g[3] ; 6.179 ; 6.232 ; 6.995 ; 7.062 ;
; ad9280_data[5] ; vga_out_g[4] ; 5.977 ; 6.017 ; 6.793 ; 6.847 ;
; ad9280_data[5] ; vga_out_g[5] ; 5.690 ; 5.753 ; 6.587 ; 6.643 ;
; ad9280_data[5] ; vga_out_r[0] ; 6.443 ; 6.564 ; 7.398 ; 7.482 ;
; ad9280_data[5] ; vga_out_r[1] ; 5.989 ; 6.081 ; 6.760 ; 6.852 ;
; ad9280_data[5] ; vga_out_r[2] ; 5.915 ; 5.973 ; 6.686 ; 6.744 ;
; ad9280_data[5] ; vga_out_r[3] ; 7.669 ; 7.557 ; 8.440 ; 8.328 ;
; ad9280_data[5] ; vga_out_r[4] ; 6.215 ; 6.328 ; 7.170 ; 7.246 ;
; ad9280_data[6] ; vga_out_b[0] ; 5.877 ; 5.982 ; 6.869 ; 6.930 ;
; ad9280_data[6] ; vga_out_b[1] ; 5.832 ; 5.945 ; 6.824 ; 6.893 ;
; ad9280_data[6] ; vga_out_b[2] ; 6.057 ; 6.154 ; 6.938 ; 7.035 ;
; ad9280_data[6] ; vga_out_b[3] ; 5.937 ; 6.033 ; 6.818 ; 6.914 ;
; ad9280_data[6] ; vga_out_b[4] ; 5.963 ; 6.045 ; 6.844 ; 6.926 ;
; ad9280_data[6] ; vga_out_g[0] ; 5.693 ; 5.805 ; 6.574 ; 6.706 ;
; ad9280_data[6] ; vga_out_g[1] ; 5.868 ; 5.999 ; 6.749 ; 6.900 ;
; ad9280_data[6] ; vga_out_g[2] ; 5.477 ; 5.542 ; 6.358 ; 6.443 ;
; ad9280_data[6] ; vga_out_g[3] ; 5.655 ; 5.741 ; 6.536 ; 6.642 ;
; ad9280_data[6] ; vga_out_g[4] ; 5.453 ; 5.526 ; 6.334 ; 6.427 ;
; ad9280_data[6] ; vga_out_g[5] ; 5.564 ; 5.624 ; 6.506 ; 6.559 ;
; ad9280_data[6] ; vga_out_r[0] ; 6.538 ; 6.709 ; 7.509 ; 7.663 ;
; ad9280_data[6] ; vga_out_r[1] ; 5.856 ; 5.960 ; 6.813 ; 6.910 ;
; ad9280_data[6] ; vga_out_r[2] ; 5.782 ; 5.852 ; 6.739 ; 6.802 ;
; ad9280_data[6] ; vga_out_r[3] ; 7.536 ; 7.436 ; 8.493 ; 8.386 ;
; ad9280_data[6] ; vga_out_r[4] ; 6.310 ; 6.473 ; 7.281 ; 7.427 ;
; ad9280_data[7] ; vga_out_b[0] ; 5.221 ; 5.259 ; 6.078 ; 6.116 ;
; ad9280_data[7] ; vga_out_b[1] ; 5.176 ; 5.222 ; 6.033 ; 6.079 ;
; ad9280_data[7] ; vga_out_b[2] ; 5.273 ; 5.361 ; 6.120 ; 6.201 ;
; ad9280_data[7] ; vga_out_b[3] ; 5.153 ; 5.240 ; 6.000 ; 6.080 ;
; ad9280_data[7] ; vga_out_b[4] ; 5.179 ; 5.252 ; 6.026 ; 6.092 ;
; ad9280_data[7] ; vga_out_g[0] ; 5.431 ; 5.524 ; 6.278 ; 6.371 ;
; ad9280_data[7] ; vga_out_g[1] ; 5.606 ; 5.718 ; 6.453 ; 6.565 ;
; ad9280_data[7] ; vga_out_g[2] ; 5.215 ; 5.261 ; 6.062 ; 6.108 ;
; ad9280_data[7] ; vga_out_g[3] ; 5.393 ; 5.460 ; 6.240 ; 6.307 ;
; ad9280_data[7] ; vga_out_g[4] ; 5.191 ; 5.245 ; 6.038 ; 6.092 ;
; ad9280_data[7] ; vga_out_g[5] ; 5.391 ; 5.469 ; 6.294 ; 6.365 ;
; ad9280_data[7] ; vga_out_r[0] ; 6.217 ; 6.339 ; 7.107 ; 7.229 ;
; ad9280_data[7] ; vga_out_r[1] ; 5.524 ; 5.637 ; 6.381 ; 6.494 ;
; ad9280_data[7] ; vga_out_r[2] ; 5.450 ; 5.529 ; 6.307 ; 6.386 ;
; ad9280_data[7] ; vga_out_r[3] ; 7.204 ; 7.113 ; 8.061 ; 7.970 ;
; ad9280_data[7] ; vga_out_r[4] ; 5.989 ; 6.103 ; 6.879 ; 6.993 ;
+----------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9280_clk     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9708_data[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9708_data[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9708_data[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9708_data[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9708_data[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9708_data[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9708_data[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9708_data[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9708_clk     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_hs     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_vs     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ad9280_data[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ad9280_data[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ad9280_data[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ad9280_data[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ad9280_data[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ad9280_data[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ad9280_data[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ad9280_data[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9280_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ad9708_data[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ad9708_data[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ad9708_data[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ad9708_data[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ad9708_data[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ad9708_data[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ad9708_data[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ad9708_data[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ad9708_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; seg_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_out_hs     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_out_vs     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_out_r[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_out_r[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_out_r[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_out_r[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; vga_out_r[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_out_g[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_out_g[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_out_g[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_out_g[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_out_g[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_out_g[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_out_b[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_out_b[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_out_b[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_out_b[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_out_b[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9280_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ad9708_data[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ad9708_data[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ad9708_data[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ad9708_data[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ad9708_data[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ad9708_data[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ad9708_data[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ad9708_data[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ad9708_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; seg_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_out_hs     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_out_vs     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_out_r[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_out_r[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; vga_out_r[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_out_g[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_out_g[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_out_g[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_out_b[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_out_b[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_out_b[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9280_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ad9708_data[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ad9708_data[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ad9708_data[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ad9708_data[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ad9708_data[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ad9708_data[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ad9708_data[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ad9708_data[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ad9708_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; seg_sel[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; seg_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_out_hs     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_out_vs     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_out_r[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_out_r[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_out_r[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_out_r[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; vga_out_r[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_out_g[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_out_g[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_out_g[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_out_g[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_out_g[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_out_g[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_out_b[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_out_b[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_out_b[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_out_b[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_out_b[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 62       ; 0        ; 0        ; 0        ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 2932     ; 0        ; 0        ; 0        ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4562     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]  ; 62       ; 0        ; 0        ; 0        ;
; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]  ; 2932     ; 0        ; 0        ; 0        ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4562     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 408   ; 408  ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 453   ; 453  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Mar 05 15:28:09 2019
Info: Command: quartus_sta an108_adda_vga_test -c an108_adda_vga_test
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ad7606_vga_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {adda_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]} {adda_pll_m0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {adda_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 39 -multiply_by 25 -duty_cycle 50.00 -name {adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]} {adda_pll_m0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {video_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {video_pll_m0|altpll_component|auto_generated|pll1|clk[0]} {video_pll_m0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.398               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.961               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    23.479               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.439               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.440               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.450               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.720               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.412               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.832               0.000 clk 
    Info (332119):    15.315               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 29.964 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.725               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.616               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    23.989               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.417               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.722
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.722               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.410               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.835               0.000 clk 
    Info (332119):    15.315               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 29.992 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.676
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.676               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.432               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    27.768               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.152               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.158               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.735               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.425               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 clk 
    Info (332119):    15.335               0.000 adda_pll_m0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 30.627 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 506 megabytes
    Info: Processing ended: Tue Mar 05 15:28:26 2019
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:15


