#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa7b743ece0 .scope module, "CPU" "CPU" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "negative"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 1 "overflow"
    .port_info 5 /OUTPUT 1 "carry"
    .port_info 6 /OUTPUT 16 "raw_instruction"
    .port_info 7 /OUTPUT 2 "current_state"
    .port_info 8 /OUTPUT 3 "pc"
    .port_info 9 /OUTPUT 4 "op_code"
    .port_info 10 /OUTPUT 3 "source_reg_one"
    .port_info 11 /OUTPUT 3 "dest_reg"
    .port_info 12 /OUTPUT 16 "ram_in_data_1"
    .port_info 13 /OUTPUT 16 "ram_out_data_1"
    .port_info 14 /NODIR 0 "unnamed"
P_0x7fa7b749b2f0 .param/l "PC" 1 2 31, +C4<00000000000000000000000000001110>;
P_0x7fa7b749b330 .param/l "R1" 1 2 32, +C4<00000000000000000000000000000001>;
P_0x7fa7b749b370 .param/l "R2" 1 2 33, +C4<00000000000000000000000000000010>;
P_0x7fa7b749b3b0 .param/l "R3" 1 2 34, +C4<00000000000000000000000000000011>;
v0x7fa7b74b6ff0_0 .net *"_s0", 31 0, L_0x7fa7b74b9c30;  1 drivers
L_0x10aaa00e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b70b0_0 .net/2s *"_s10", 1 0, L_0x10aaa00e0;  1 drivers
v0x7fa7b74b7150_0 .net *"_s12", 1 0, L_0x7fa7b74b9ec0;  1 drivers
v0x7fa7b74b7200_0 .net *"_s16", 31 0, L_0x7fa7b74ba140;  1 drivers
L_0x10aaa0128 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b72b0_0 .net *"_s19", 29 0, L_0x10aaa0128;  1 drivers
L_0x10aaa0170 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b73a0_0 .net/2u *"_s20", 31 0, L_0x10aaa0170;  1 drivers
v0x7fa7b74b7450_0 .net *"_s22", 0 0, L_0x7fa7b74ba2d0;  1 drivers
L_0x10aaa01b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b74f0_0 .net/2u *"_s24", 1 0, L_0x10aaa01b8;  1 drivers
L_0x10aaa0200 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b75a0_0 .net/2u *"_s26", 1 0, L_0x10aaa0200;  1 drivers
v0x7fa7b74b76b0_0 .net *"_s28", 1 0, L_0x7fa7b74ba3f0;  1 drivers
L_0x10aaa0008 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b7760_0 .net *"_s3", 29 0, L_0x10aaa0008;  1 drivers
v0x7fa7b74b7810_0 .net *"_s32", 31 0, L_0x7fa7b74ba690;  1 drivers
L_0x10aaa0248 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b78c0_0 .net *"_s35", 29 0, L_0x10aaa0248;  1 drivers
L_0x10aaa0290 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b7970_0 .net/2u *"_s36", 31 0, L_0x10aaa0290;  1 drivers
v0x7fa7b74b7a20_0 .net *"_s38", 0 0, L_0x7fa7b74ba830;  1 drivers
L_0x10aaa0050 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b7ac0_0 .net/2u *"_s4", 31 0, L_0x10aaa0050;  1 drivers
L_0x10aaa02d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b7b70_0 .net/2s *"_s40", 1 0, L_0x10aaa02d8;  1 drivers
L_0x10aaa0320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b7d00_0 .net/2s *"_s42", 1 0, L_0x10aaa0320;  1 drivers
v0x7fa7b74b7d90_0 .net *"_s44", 1 0, L_0x7fa7b74ba910;  1 drivers
v0x7fa7b74b7e40_0 .net *"_s48", 31 0, L_0x7fa7b74babb0;  1 drivers
L_0x10aaa0368 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b7ef0_0 .net *"_s51", 29 0, L_0x10aaa0368;  1 drivers
L_0x10aaa03b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b7fa0_0 .net/2u *"_s52", 31 0, L_0x10aaa03b0;  1 drivers
v0x7fa7b74b8050_0 .net *"_s54", 0 0, L_0x7fa7b74bad00;  1 drivers
L_0x10aaa03f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b80f0_0 .net/2s *"_s56", 1 0, L_0x10aaa03f8;  1 drivers
L_0x10aaa0440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b81a0_0 .net/2s *"_s58", 1 0, L_0x10aaa0440;  1 drivers
v0x7fa7b74b8250_0 .net *"_s6", 0 0, L_0x7fa7b74b9d80;  1 drivers
v0x7fa7b74b82f0_0 .net *"_s60", 1 0, L_0x7fa7b74bade0;  1 drivers
v0x7fa7b74b83a0_0 .net *"_s64", 31 0, L_0x7fa7b74bb0a0;  1 drivers
L_0x10aaa0488 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b8450_0 .net *"_s67", 29 0, L_0x10aaa0488;  1 drivers
L_0x10aaa04d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b8500_0 .net/2u *"_s68", 31 0, L_0x10aaa04d0;  1 drivers
v0x7fa7b74b85b0_0 .net *"_s70", 0 0, L_0x7fa7b74bb310;  1 drivers
L_0x10aaa0518 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b8650_0 .net/2s *"_s72", 1 0, L_0x10aaa0518;  1 drivers
L_0x10aaa0560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b8700_0 .net/2s *"_s74", 1 0, L_0x10aaa0560;  1 drivers
v0x7fa7b74b7c20_0 .net *"_s76", 1 0, L_0x7fa7b74bb3b0;  1 drivers
L_0x10aaa0098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b8990_0 .net/2s *"_s8", 1 0, L_0x10aaa0098;  1 drivers
v0x7fa7b74b8a20_0 .net "alu_clk", 0 0, L_0x7fa7b74baf80;  1 drivers
v0x7fa7b74b8ad0_0 .net "bits_to_shift", 4 0, v0x7fa7b74b5230_0;  1 drivers
v0x7fa7b74b8b60_0 .net "carry", 0 0, v0x7fa7b74b48d0_0;  1 drivers
o0x10aa75d78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa7b74b8c10_0 .net "clk", 0 0, o0x10aa75d78;  0 drivers
v0x7fa7b74b8ca0_0 .net "condition", 1 0, v0x7fa7b74b5380_0;  1 drivers
v0x7fa7b74b8d30_0 .var "current_state", 1 0;
v0x7fa7b74b8dc0_0 .net "dec_clk", 0 0, L_0x7fa7b74baa90;  1 drivers
v0x7fa7b74b8e70_0 .net "dest_reg", 2 0, v0x7fa7b74b5440_0;  1 drivers
v0x7fa7b74b8f20_0 .net "fetch_clk", 0 0, L_0x7fa7b74bb4f0;  1 drivers
v0x7fa7b74b8fb0_0 .var "load", 0 0;
v0x7fa7b74b9060_0 .net "negative", 0 0, L_0x7fa7b74d1880;  1 drivers
v0x7fa7b74b9110_0 .net "next_state", 1 0, L_0x7fa7b74ba530;  1 drivers
v0x7fa7b74b91a0_0 .net "op_code", 3 0, v0x7fa7b74b54f0_0;  1 drivers
v0x7fa7b74b9270_0 .net "overflow", 0 0, v0x7fa7b74b4c20_0;  1 drivers
v0x7fa7b74b9300_0 .var "pc", 2 0;
v0x7fa7b74b93b0_0 .var "ram_chip_enable", 0 0;
v0x7fa7b74b9460_0 .net "ram_in_data_1", 15 0, v0x7fa7b74b4410_0;  1 drivers
v0x7fa7b74b9530_0 .net "ram_out_data_1", 15 0, v0x7fa7b74b62b0_0;  1 drivers
v0x7fa7b74b95c0_0 .net "ram_out_data_2", 15 0, v0x7fa7b74b6480_0;  1 drivers
v0x7fa7b74b9760_0 .net "ram_read_write", 0 0, L_0x7fa7b74ba060;  1 drivers
v0x7fa7b74b97f0_0 .net "raw_instruction", 15 0, L_0x7fa7b74d1af0;  1 drivers
o0x10aa75e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa7b74b9880_0 .net "rst", 0 0, o0x10aa75e38;  0 drivers
v0x7fa7b74b9910_0 .net "source_reg_one", 2 0, v0x7fa7b74b5670_0;  1 drivers
v0x7fa7b74b99e0_0 .net "source_reg_two", 2 0, v0x7fa7b74b5720_0;  1 drivers
v0x7fa7b74b9ab0_0 .net "zero", 0 0, L_0x7fa7b74d1a40;  1 drivers
E_0x7fa7b749e580 .event posedge, v0x7fa7b74b8f20_0;
E_0x7fa7b749c400 .event posedge, v0x7fa7b74b9880_0;
E_0x7fa7b743ef10 .event posedge, v0x7fa7b74b8c10_0;
L_0x7fa7b74b9c30 .concat [ 2 30 0 0], v0x7fa7b74b8d30_0, L_0x10aaa0008;
L_0x7fa7b74b9d80 .cmp/eq 32, L_0x7fa7b74b9c30, L_0x10aaa0050;
L_0x7fa7b74b9ec0 .functor MUXZ 2, L_0x10aaa00e0, L_0x10aaa0098, L_0x7fa7b74b9d80, C4<>;
L_0x7fa7b74ba060 .part L_0x7fa7b74b9ec0, 0, 1;
L_0x7fa7b74ba140 .concat [ 2 30 0 0], v0x7fa7b74b8d30_0, L_0x10aaa0128;
L_0x7fa7b74ba2d0 .cmp/eq 32, L_0x7fa7b74ba140, L_0x10aaa0170;
L_0x7fa7b74ba3f0 .arith/sum 2, v0x7fa7b74b8d30_0, L_0x10aaa0200;
L_0x7fa7b74ba530 .functor MUXZ 2, L_0x7fa7b74ba3f0, L_0x10aaa01b8, L_0x7fa7b74ba2d0, C4<>;
L_0x7fa7b74ba690 .concat [ 2 30 0 0], v0x7fa7b74b8d30_0, L_0x10aaa0248;
L_0x7fa7b74ba830 .cmp/eq 32, L_0x7fa7b74ba690, L_0x10aaa0290;
L_0x7fa7b74ba910 .functor MUXZ 2, L_0x10aaa0320, L_0x10aaa02d8, L_0x7fa7b74ba830, C4<>;
L_0x7fa7b74baa90 .part L_0x7fa7b74ba910, 0, 1;
L_0x7fa7b74babb0 .concat [ 2 30 0 0], v0x7fa7b74b8d30_0, L_0x10aaa0368;
L_0x7fa7b74bad00 .cmp/eq 32, L_0x7fa7b74babb0, L_0x10aaa03b0;
L_0x7fa7b74bade0 .functor MUXZ 2, L_0x10aaa0440, L_0x10aaa03f8, L_0x7fa7b74bad00, C4<>;
L_0x7fa7b74baf80 .part L_0x7fa7b74bade0, 0, 1;
L_0x7fa7b74bb0a0 .concat [ 2 30 0 0], v0x7fa7b74b8d30_0, L_0x10aaa0488;
L_0x7fa7b74bb310 .cmp/eq 32, L_0x7fa7b74bb0a0, L_0x10aaa04d0;
L_0x7fa7b74bb3b0 .functor MUXZ 2, L_0x10aaa0560, L_0x10aaa0518, L_0x7fa7b74bb310, C4<>;
L_0x7fa7b74bb4f0 .part L_0x7fa7b74bb3b0, 0, 1;
S_0x7fa7b741bb00 .scope module, "ALU" "ALU" 2 117, 3 16 0, S_0x7fa7b743ece0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "R1"
    .port_info 1 /OUTPUT 1 "negative"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "carry"
    .port_info 5 /INPUT 4 "optcode"
    .port_info 6 /INPUT 16 "R2"
    .port_info 7 /INPUT 16 "R3"
    .port_info 8 /INPUT 5 "shift"
    .port_info 9 /INPUT 1 "clk"
P_0x7fa7b7476df0 .param/l "n" 0 3 31, +C4<00000000000000000000000000000101>;
L_0x7fa7b74d1790 .functor BUFZ 16, L_0x7fa7b74ce790, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fa7b74d1a40 .functor NOT 1, L_0x7fa7b74d1920, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b4410_0 .var "R1", 15 0;
v0x7fa7b74b44d0_0 .net "R2", 15 0, v0x7fa7b74b62b0_0;  alias, 1 drivers
v0x7fa7b74b4570_0 .net "R3", 15 0, v0x7fa7b74b6480_0;  alias, 1 drivers
v0x7fa7b74b4600_0 .net *"_s36", 0 0, L_0x7fa7b74d1920;  1 drivers
v0x7fa7b74b46a0 .array "answer_wires", 9 0;
v0x7fa7b74b46a0_0 .net v0x7fa7b74b46a0 0, 15 0, L_0x7fa7b74c49e0; 1 drivers
v0x7fa7b74b46a0_1 .net v0x7fa7b74b46a0 1, 15 0, L_0x7fa7b74ce790; 1 drivers
v0x7fa7b74b46a0_2 .net v0x7fa7b74b46a0 2, 15 0, L_0x7fa7b74cfd60; 1 drivers
v0x7fa7b74b46a0_3 .net v0x7fa7b74b46a0 3, 15 0, L_0x7fa7b74d07e0; 1 drivers
v0x7fa7b74b46a0_4 .net v0x7fa7b74b46a0 4, 15 0, L_0x7fa7b74d0890; 1 drivers
v0x7fa7b74b46a0_5 .net v0x7fa7b74b46a0 5, 15 0, L_0x7fa7b74d0940; 1 drivers
v0x7fa7b74b46a0_6 .net v0x7fa7b74b46a0 6, 15 0, L_0x7fa7b74d09f0; 1 drivers
v0x7fa7b74b46a0_7 .net v0x7fa7b74b46a0 7, 15 0, L_0x7fa7b74d0dd0; 1 drivers
v0x7fa7b74b46a0_8 .net v0x7fa7b74b46a0 8, 15 0, L_0x7fa7b74d1370; 1 drivers
v0x7fa7b74b46a0_9 .net v0x7fa7b74b46a0 9, 15 0, L_0x7fa7b74d1790; 1 drivers
v0x7fa7b74b48d0_0 .var "carry", 0 0;
v0x7fa7b74b4960_0 .net "carry_array", 5 0, L_0x7fa7b74d1570;  1 drivers
v0x7fa7b74b49f0_0 .net "clk", 0 0, L_0x7fa7b74baf80;  alias, 1 drivers
v0x7fa7b74b4a80_0 .net "negative", 0 0, L_0x7fa7b74d1880;  alias, 1 drivers
v0x7fa7b74b4b90_0 .net "optcode", 3 0, v0x7fa7b74b54f0_0;  alias, 1 drivers
v0x7fa7b74b4c20_0 .var "overflow", 0 0;
v0x7fa7b74b4cc0_0 .net "overflow_array", 2 0, L_0x7fa7b74d06c0;  1 drivers
v0x7fa7b74b4d70_0 .net "shift", 4 0, v0x7fa7b74b5230_0;  alias, 1 drivers
v0x7fa7b74b4e10_0 .net "zero", 0 0, L_0x7fa7b74d1a40;  alias, 1 drivers
E_0x7fa7b7491d70 .event posedge, v0x7fa7b74b49f0_0;
L_0x7fa7b74d06c0 .concat8 [ 1 1 1 0], L_0x7fa7b74c5530, L_0x7fa7b74cf480, L_0x7fa7b74d05d0;
LS_0x7fa7b74d1570_0_0 .concat8 [ 1 1 1 1], L_0x7fa7b74c5b20, L_0x7fa7b74cf9f0, L_0x7fa7b74cfcc0, L_0x7fa7b74d0cf0;
LS_0x7fa7b74d1570_0_4 .concat8 [ 1 1 0 0], L_0x7fa7b74d1150, L_0x7fa7b74d14d0;
L_0x7fa7b74d1570 .concat8 [ 4 2 0 0], LS_0x7fa7b74d1570_0_0, LS_0x7fa7b74d1570_0_4;
L_0x7fa7b74d1880 .part v0x7fa7b74b4410_0, 15, 1;
L_0x7fa7b74d1920 .reduce/or v0x7fa7b74b4410_0;
S_0x7fa7b749bec0 .scope module, "a" "ADDER_N_BIT" 3 50, 4 5 0, S_0x7fa7b741bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7fa7b7471d70 .param/l "size" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x7fa7b74c5530 .functor XOR 1, L_0x7fa7b74c58e0, L_0x7fa7b74c5490, C4<0>, C4<0>;
L_0x10aaa0638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74a2e70_0 .net/2s *"_s116", 0 0, L_0x10aaa0638;  1 drivers
v0x7fa7b74a2f00_0 .net *"_s119", 0 0, L_0x7fa7b74c58e0;  1 drivers
v0x7fa7b74a2f90_0 .net *"_s121", 0 0, L_0x7fa7b74c5490;  1 drivers
v0x7fa7b74a3030_0 .net "carry", 16 0, L_0x7fa7b74c04c0;  1 drivers
v0x7fa7b74a30e0_0 .net "cout", 0 0, L_0x7fa7b74c5b20;  1 drivers
v0x7fa7b74a31c0_0 .net "in_a", 15 0, v0x7fa7b74b62b0_0;  alias, 1 drivers
v0x7fa7b74a3270_0 .net "in_b", 15 0, v0x7fa7b74b6480_0;  alias, 1 drivers
v0x7fa7b74a3320_0 .net "out", 15 0, L_0x7fa7b74c49e0;  alias, 1 drivers
v0x7fa7b74a33d0_0 .net "overflow", 0 0, L_0x7fa7b74c5530;  1 drivers
L_0x7fa7b74bbdc0 .part v0x7fa7b74b62b0_0, 0, 1;
L_0x7fa7b74bbee0 .part v0x7fa7b74b6480_0, 0, 1;
L_0x7fa7b74bc000 .part L_0x7fa7b74c04c0, 0, 1;
L_0x7fa7b74bc6d0 .part v0x7fa7b74b62b0_0, 1, 1;
L_0x7fa7b74bc7f0 .part v0x7fa7b74b6480_0, 1, 1;
L_0x7fa7b74bc910 .part L_0x7fa7b74c04c0, 1, 1;
L_0x7fa7b74bd020 .part v0x7fa7b74b62b0_0, 2, 1;
L_0x7fa7b74bd140 .part v0x7fa7b74b6480_0, 2, 1;
L_0x7fa7b74bd260 .part L_0x7fa7b74c04c0, 2, 1;
L_0x7fa7b74bd910 .part v0x7fa7b74b62b0_0, 3, 1;
L_0x7fa7b74b39c0 .part v0x7fa7b74b6480_0, 3, 1;
L_0x7fa7b74bdcb0 .part L_0x7fa7b74c04c0, 3, 1;
L_0x7fa7b74be3b0 .part v0x7fa7b74b62b0_0, 4, 1;
L_0x7fa7b74be540 .part v0x7fa7b74b6480_0, 4, 1;
L_0x7fa7b74be660 .part L_0x7fa7b74c04c0, 4, 1;
L_0x7fa7b74beca0 .part v0x7fa7b74b62b0_0, 5, 1;
L_0x7fa7b74bedc0 .part v0x7fa7b74b6480_0, 5, 1;
L_0x7fa7b74bef70 .part L_0x7fa7b74c04c0, 5, 1;
L_0x7fa7b74bf630 .part v0x7fa7b74b62b0_0, 6, 1;
L_0x7fa7b74bf7f0 .part v0x7fa7b74b6480_0, 6, 1;
L_0x7fa7b74bf910 .part L_0x7fa7b74c04c0, 6, 1;
L_0x7fa7b74bff60 .part v0x7fa7b74b62b0_0, 7, 1;
L_0x7fa7b74c0080 .part v0x7fa7b74b6480_0, 7, 1;
L_0x7fa7b74c03a0 .part L_0x7fa7b74c04c0, 7, 1;
L_0x7fa7b74c09f0 .part v0x7fa7b74b62b0_0, 8, 1;
L_0x7fa7b74c0be0 .part v0x7fa7b74b6480_0, 8, 1;
L_0x7fa7b74b9660 .part L_0x7fa7b74c04c0, 8, 1;
L_0x7fa7b74c1320 .part v0x7fa7b74b62b0_0, 9, 1;
L_0x7fa7b74c1440 .part v0x7fa7b74b6480_0, 9, 1;
L_0x7fa7b74c1650 .part L_0x7fa7b74c04c0, 9, 1;
L_0x7fa7b74c1c10 .part v0x7fa7b74b62b0_0, 10, 1;
L_0x7fa7b74c1e30 .part v0x7fa7b74b6480_0, 10, 1;
L_0x7fa7b74c1560 .part L_0x7fa7b74c04c0, 10, 1;
L_0x7fa7b74c2520 .part v0x7fa7b74b62b0_0, 11, 1;
L_0x7fa7b74c2640 .part v0x7fa7b74b6480_0, 11, 1;
L_0x7fa7b74c1fd0 .part L_0x7fa7b74c04c0, 11, 1;
L_0x7fa7b74c2e20 .part v0x7fa7b74b62b0_0, 12, 1;
L_0x7fa7b74c2760 .part v0x7fa7b74b6480_0, 12, 1;
L_0x7fa7b74c3070 .part L_0x7fa7b74c04c0, 12, 1;
L_0x7fa7b74c37a0 .part v0x7fa7b74b62b0_0, 13, 1;
L_0x7fa7b74c38c0 .part v0x7fa7b74b6480_0, 13, 1;
L_0x7fa7b74c3190 .part L_0x7fa7b74c04c0, 13, 1;
L_0x7fa7b74c40a0 .part v0x7fa7b74b62b0_0, 14, 1;
L_0x7fa7b74c39e0 .part v0x7fa7b74b6480_0, 14, 1;
L_0x7fa7b74c4320 .part L_0x7fa7b74c04c0, 14, 1;
LS_0x7fa7b74c49e0_0_0 .concat8 [ 1 1 1 1], L_0x7fa7b74bb830, L_0x7fa7b74bc1c0, L_0x7fa7b74bcad0, L_0x7fa7b74bd420;
LS_0x7fa7b74c49e0_0_4 .concat8 [ 1 1 1 1], L_0x7fa7b74bde70, L_0x7fa7b74be820, L_0x7fa7b74bf0b0, L_0x7fa7b74bfa60;
LS_0x7fa7b74c49e0_0_8 .concat8 [ 1 1 1 1], L_0x7fa7b74c05c0, L_0x7fa7b74c0b10, L_0x7fa7b74c1770, L_0x7fa7b74c20e0;
LS_0x7fa7b74c49e0_0_12 .concat8 [ 1 1 1 1], L_0x7fa7b74c29a0, L_0x7fa7b74c32d0, L_0x7fa7b74c3bd0, L_0x7fa7b74c4260;
L_0x7fa7b74c49e0 .concat8 [ 4 4 4 4], LS_0x7fa7b74c49e0_0_0, LS_0x7fa7b74c49e0_0_4, LS_0x7fa7b74c49e0_0_8, LS_0x7fa7b74c49e0_0_12;
L_0x7fa7b74c4f50 .part v0x7fa7b74b62b0_0, 15, 1;
L_0x7fa7b74c4440 .part v0x7fa7b74b6480_0, 15, 1;
L_0x7fa7b74c51f0 .part L_0x7fa7b74c04c0, 15, 1;
LS_0x7fa7b74c04c0_0_0 .concat8 [ 1 1 1 1], L_0x10aaa0638, L_0x7fa7b74bbc90, L_0x7fa7b74bc5a0, L_0x7fa7b74bcef0;
LS_0x7fa7b74c04c0_0_4 .concat8 [ 1 1 1 1], L_0x7fa7b74bd7e0, L_0x7fa7b74be250, L_0x7fa7b74beb70, L_0x7fa7b74bf4d0;
LS_0x7fa7b74c04c0_0_8 .concat8 [ 1 1 1 1], L_0x7fa7b74bfe00, L_0x7fa7b74c0890, L_0x7fa7b74c11c0, L_0x7fa7b74c1ab0;
LS_0x7fa7b74c04c0_0_12 .concat8 [ 1 1 1 1], L_0x7fa7b74c2400, L_0x7fa7b74c2cf0, L_0x7fa7b74c3640, L_0x7fa7b74c3f40;
LS_0x7fa7b74c04c0_0_16 .concat8 [ 1 0 0 0], L_0x7fa7b74c4880;
LS_0x7fa7b74c04c0_1_0 .concat8 [ 4 4 4 4], LS_0x7fa7b74c04c0_0_0, LS_0x7fa7b74c04c0_0_4, LS_0x7fa7b74c04c0_0_8, LS_0x7fa7b74c04c0_0_12;
LS_0x7fa7b74c04c0_1_4 .concat8 [ 1 0 0 0], LS_0x7fa7b74c04c0_0_16;
L_0x7fa7b74c04c0 .concat8 [ 16 1 0 0], LS_0x7fa7b74c04c0_1_0, LS_0x7fa7b74c04c0_1_4;
L_0x7fa7b74c58e0 .part L_0x7fa7b74c04c0, 16, 1;
L_0x7fa7b74c5490 .part L_0x7fa7b74c04c0, 15, 1;
L_0x7fa7b74c5b20 .part L_0x7fa7b74c04c0, 16, 1;
S_0x7fa7b749aea0 .scope generate, "loop_gen_block[0]" "loop_gen_block[0]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b746f530 .param/l "i" 0 4 19, +C4<00>;
S_0x7fa7b7499a10 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b749aea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74bb930 .functor AND 1, L_0x7fa7b74bbdc0, L_0x7fa7b74bbee0, C4<1>, C4<1>;
L_0x7fa7b74bba40 .functor AND 1, L_0x7fa7b74bbdc0, L_0x7fa7b74bc000, C4<1>, C4<1>;
L_0x7fa7b74bbaf0 .functor OR 1, L_0x7fa7b74bb930, L_0x7fa7b74bba40, C4<0>, C4<0>;
L_0x7fa7b74bbc00 .functor AND 1, L_0x7fa7b74bbee0, L_0x7fa7b74bc000, C4<1>, C4<1>;
L_0x7fa7b74bbc90 .functor OR 1, L_0x7fa7b74bbaf0, L_0x7fa7b74bbc00, C4<0>, C4<0>;
v0x7fa7b74965f0_0 .net *"_s0", 2 0, L_0x7fa7b74bb790;  1 drivers
v0x7fa7b744c720_0 .net *"_s10", 0 0, L_0x7fa7b74bbc00;  1 drivers
v0x7fa7b744a4c0_0 .net *"_s4", 0 0, L_0x7fa7b74bb930;  1 drivers
v0x7fa7b744a560_0 .net *"_s6", 0 0, L_0x7fa7b74bba40;  1 drivers
v0x7fa7b7447c80_0 .net *"_s8", 0 0, L_0x7fa7b74bbaf0;  1 drivers
v0x7fa7b7447d50_0 .net "a", 0 0, L_0x7fa7b74bbdc0;  1 drivers
v0x7fa7b7445440_0 .net "b", 0 0, L_0x7fa7b74bbee0;  1 drivers
v0x7fa7b74454e0_0 .net "cin", 0 0, L_0x7fa7b74bc000;  1 drivers
v0x7fa7b7442c00_0 .net "cout", 0 0, L_0x7fa7b74bbc90;  1 drivers
v0x7fa7b748e720_0 .net "sum", 0 0, L_0x7fa7b74bb830;  1 drivers
L_0x7fa7b74bb790 .concat [ 1 1 1 0], L_0x7fa7b74bc000, L_0x7fa7b74bbee0, L_0x7fa7b74bbdc0;
L_0x7fa7b74bb830 .reduce/xor L_0x7fa7b74bb790;
S_0x7fa7b748e3e0 .scope generate, "loop_gen_block[1]" "loop_gen_block[1]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b7447d10 .param/l "i" 0 4 19, +C4<01>;
S_0x7fa7b748e0c0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b748e3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74bc260 .functor AND 1, L_0x7fa7b74bc6d0, L_0x7fa7b74bc7f0, C4<1>, C4<1>;
L_0x7fa7b74bc370 .functor AND 1, L_0x7fa7b74bc6d0, L_0x7fa7b74bc910, C4<1>, C4<1>;
L_0x7fa7b74bc420 .functor OR 1, L_0x7fa7b74bc260, L_0x7fa7b74bc370, C4<0>, C4<0>;
L_0x7fa7b74bc510 .functor AND 1, L_0x7fa7b74bc7f0, L_0x7fa7b74bc910, C4<1>, C4<1>;
L_0x7fa7b74bc5a0 .functor OR 1, L_0x7fa7b74bc420, L_0x7fa7b74bc510, C4<0>, C4<0>;
v0x7fa7b748bf30_0 .net *"_s0", 2 0, L_0x7fa7b74bc120;  1 drivers
v0x7fa7b748bb70_0 .net *"_s10", 0 0, L_0x7fa7b74bc510;  1 drivers
v0x7fa7b748bc00_0 .net *"_s4", 0 0, L_0x7fa7b74bc260;  1 drivers
v0x7fa7b748b850_0 .net *"_s6", 0 0, L_0x7fa7b74bc370;  1 drivers
v0x7fa7b748b8e0_0 .net *"_s8", 0 0, L_0x7fa7b74bc420;  1 drivers
v0x7fa7b7489640_0 .net "a", 0 0, L_0x7fa7b74bc6d0;  1 drivers
v0x7fa7b74896d0_0 .net "b", 0 0, L_0x7fa7b74bc7f0;  1 drivers
v0x7fa7b7489300_0 .net "cin", 0 0, L_0x7fa7b74bc910;  1 drivers
v0x7fa7b7489390_0 .net "cout", 0 0, L_0x7fa7b74bc5a0;  1 drivers
v0x7fa7b7489060_0 .net "sum", 0 0, L_0x7fa7b74bc1c0;  1 drivers
L_0x7fa7b74bc120 .concat [ 1 1 1 0], L_0x7fa7b74bc910, L_0x7fa7b74bc7f0, L_0x7fa7b74bc6d0;
L_0x7fa7b74bc1c0 .reduce/xor L_0x7fa7b74bc120;
S_0x7fa7b7486dd0 .scope generate, "loop_gen_block[2]" "loop_gen_block[2]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b748b970 .param/l "i" 0 4 19, +C4<010>;
S_0x7fa7b7486a90 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b7486dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74bcbb0 .functor AND 1, L_0x7fa7b74bd020, L_0x7fa7b74bd140, C4<1>, C4<1>;
L_0x7fa7b74bcca0 .functor AND 1, L_0x7fa7b74bd020, L_0x7fa7b74bd260, C4<1>, C4<1>;
L_0x7fa7b74bcd50 .functor OR 1, L_0x7fa7b74bcbb0, L_0x7fa7b74bcca0, C4<0>, C4<0>;
L_0x7fa7b74bce60 .functor AND 1, L_0x7fa7b74bd140, L_0x7fa7b74bd260, C4<1>, C4<1>;
L_0x7fa7b74bcef0 .functor OR 1, L_0x7fa7b74bcd50, L_0x7fa7b74bce60, C4<0>, C4<0>;
v0x7fa7b7486840_0 .net *"_s0", 2 0, L_0x7fa7b74bca30;  1 drivers
v0x7fa7b7484560_0 .net *"_s10", 0 0, L_0x7fa7b74bce60;  1 drivers
v0x7fa7b74845f0_0 .net *"_s4", 0 0, L_0x7fa7b74bcbb0;  1 drivers
v0x7fa7b7484220_0 .net *"_s6", 0 0, L_0x7fa7b74bcca0;  1 drivers
v0x7fa7b74842b0_0 .net *"_s8", 0 0, L_0x7fa7b74bcd50;  1 drivers
v0x7fa7b7483f00_0 .net "a", 0 0, L_0x7fa7b74bd020;  1 drivers
v0x7fa7b7483f90_0 .net "b", 0 0, L_0x7fa7b74bd140;  1 drivers
v0x7fa7b7481cf0_0 .net "cin", 0 0, L_0x7fa7b74bd260;  1 drivers
v0x7fa7b7481d80_0 .net "cout", 0 0, L_0x7fa7b74bcef0;  1 drivers
v0x7fa7b7481a30_0 .net "sum", 0 0, L_0x7fa7b74bcad0;  1 drivers
L_0x7fa7b74bca30 .concat [ 1 1 1 0], L_0x7fa7b74bd260, L_0x7fa7b74bd140, L_0x7fa7b74bd020;
L_0x7fa7b74bcad0 .reduce/xor L_0x7fa7b74bca30;
S_0x7fa7b7481690 .scope generate, "loop_gen_block[3]" "loop_gen_block[3]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b7484340 .param/l "i" 0 4 19, +C4<011>;
S_0x7fa7b747f480 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b7481690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74bd4c0 .functor AND 1, L_0x7fa7b74bd910, L_0x7fa7b74b39c0, C4<1>, C4<1>;
L_0x7fa7b74bd5b0 .functor AND 1, L_0x7fa7b74bd910, L_0x7fa7b74bdcb0, C4<1>, C4<1>;
L_0x7fa7b74bd660 .functor OR 1, L_0x7fa7b74bd4c0, L_0x7fa7b74bd5b0, C4<0>, C4<0>;
L_0x7fa7b74bd750 .functor AND 1, L_0x7fa7b74b39c0, L_0x7fa7b74bdcb0, C4<1>, C4<1>;
L_0x7fa7b74bd7e0 .functor OR 1, L_0x7fa7b74bd660, L_0x7fa7b74bd750, C4<0>, C4<0>;
v0x7fa7b747f210_0 .net *"_s0", 2 0, L_0x7fa7b74bd380;  1 drivers
v0x7fa7b747ee20_0 .net *"_s10", 0 0, L_0x7fa7b74bd750;  1 drivers
v0x7fa7b747eeb0_0 .net *"_s4", 0 0, L_0x7fa7b74bd4c0;  1 drivers
v0x7fa7b747c8c0_0 .net *"_s6", 0 0, L_0x7fa7b74bd5b0;  1 drivers
v0x7fa7b747c950_0 .net *"_s8", 0 0, L_0x7fa7b74bd660;  1 drivers
v0x7fa7b747a080_0 .net "a", 0 0, L_0x7fa7b74bd910;  1 drivers
v0x7fa7b747a110_0 .net "b", 0 0, L_0x7fa7b74b39c0;  1 drivers
v0x7fa7b7477840_0 .net "cin", 0 0, L_0x7fa7b74bdcb0;  1 drivers
v0x7fa7b74778d0_0 .net "cout", 0 0, L_0x7fa7b74bd7e0;  1 drivers
v0x7fa7b7475080_0 .net "sum", 0 0, L_0x7fa7b74bd420;  1 drivers
L_0x7fa7b74bd380 .concat [ 1 1 1 0], L_0x7fa7b74bdcb0, L_0x7fa7b74b39c0, L_0x7fa7b74bd910;
L_0x7fa7b74bd420 .reduce/xor L_0x7fa7b74bd380;
S_0x7fa7b74727c0 .scope generate, "loop_gen_block[4]" "loop_gen_block[4]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b74724b0 .param/l "i" 0 4 19, +C4<0100>;
S_0x7fa7b746ff80 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74727c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74bdf10 .functor AND 1, L_0x7fa7b74be3b0, L_0x7fa7b74be540, C4<1>, C4<1>;
L_0x7fa7b74be000 .functor AND 1, L_0x7fa7b74be3b0, L_0x7fa7b74be660, C4<1>, C4<1>;
L_0x7fa7b74be0b0 .functor OR 1, L_0x7fa7b74bdf10, L_0x7fa7b74be000, C4<0>, C4<0>;
L_0x7fa7b74be1c0 .functor AND 1, L_0x7fa7b74be540, L_0x7fa7b74be660, C4<1>, C4<1>;
L_0x7fa7b74be250 .functor OR 1, L_0x7fa7b74be0b0, L_0x7fa7b74be1c0, C4<0>, C4<0>;
v0x7fa7b746fc70_0 .net *"_s0", 2 0, L_0x7fa7b74bddd0;  1 drivers
v0x7fa7b746fd00_0 .net *"_s10", 0 0, L_0x7fa7b74be1c0;  1 drivers
v0x7fa7b746d740_0 .net *"_s4", 0 0, L_0x7fa7b74bdf10;  1 drivers
v0x7fa7b746d7d0_0 .net *"_s6", 0 0, L_0x7fa7b74be000;  1 drivers
v0x7fa7b746d430_0 .net *"_s8", 0 0, L_0x7fa7b74be0b0;  1 drivers
v0x7fa7b746d4c0_0 .net "a", 0 0, L_0x7fa7b74be3b0;  1 drivers
v0x7fa7b7468ff0_0 .net "b", 0 0, L_0x7fa7b74be540;  1 drivers
v0x7fa7b7469080_0 .net "cin", 0 0, L_0x7fa7b74be660;  1 drivers
v0x7fa7b7465a60_0 .net "cout", 0 0, L_0x7fa7b74be250;  1 drivers
v0x7fa7b7465720_0 .net "sum", 0 0, L_0x7fa7b74bde70;  1 drivers
L_0x7fa7b74bddd0 .concat [ 1 1 1 0], L_0x7fa7b74be660, L_0x7fa7b74be540, L_0x7fa7b74be3b0;
L_0x7fa7b74bde70 .reduce/xor L_0x7fa7b74bddd0;
S_0x7fa7b7465400 .scope generate, "loop_gen_block[5]" "loop_gen_block[5]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b746d860 .param/l "i" 0 4 19, +C4<0101>;
S_0x7fa7b74631f0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b7465400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74be4d0 .functor AND 1, L_0x7fa7b74beca0, L_0x7fa7b74bedc0, C4<1>, C4<1>;
L_0x7fa7b74be940 .functor AND 1, L_0x7fa7b74beca0, L_0x7fa7b74bef70, C4<1>, C4<1>;
L_0x7fa7b74be9f0 .functor OR 1, L_0x7fa7b74be4d0, L_0x7fa7b74be940, C4<0>, C4<0>;
L_0x7fa7b74beae0 .functor AND 1, L_0x7fa7b74bedc0, L_0x7fa7b74bef70, C4<1>, C4<1>;
L_0x7fa7b74beb70 .functor OR 1, L_0x7fa7b74be9f0, L_0x7fa7b74beae0, C4<0>, C4<0>;
v0x7fa7b7462eb0_0 .net *"_s0", 2 0, L_0x7fa7b74be780;  1 drivers
v0x7fa7b7462f40_0 .net *"_s10", 0 0, L_0x7fa7b74beae0;  1 drivers
v0x7fa7b7462b90_0 .net *"_s4", 0 0, L_0x7fa7b74be4d0;  1 drivers
v0x7fa7b7462c20_0 .net *"_s6", 0 0, L_0x7fa7b74be940;  1 drivers
v0x7fa7b7460980_0 .net *"_s8", 0 0, L_0x7fa7b74be9f0;  1 drivers
v0x7fa7b7460a10_0 .net "a", 0 0, L_0x7fa7b74beca0;  1 drivers
v0x7fa7b7460640_0 .net "b", 0 0, L_0x7fa7b74bedc0;  1 drivers
v0x7fa7b74606d0_0 .net "cin", 0 0, L_0x7fa7b74bef70;  1 drivers
v0x7fa7b7460320_0 .net "cout", 0 0, L_0x7fa7b74beb70;  1 drivers
v0x7fa7b745e110_0 .net "sum", 0 0, L_0x7fa7b74be820;  1 drivers
L_0x7fa7b74be780 .concat [ 1 1 1 0], L_0x7fa7b74bef70, L_0x7fa7b74bedc0, L_0x7fa7b74beca0;
L_0x7fa7b74be820 .reduce/xor L_0x7fa7b74be780;
S_0x7fa7b745ddd0 .scope generate, "loop_gen_block[6]" "loop_gen_block[6]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b7462cd0 .param/l "i" 0 4 19, +C4<0110>;
S_0x7fa7b745dab0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b745ddd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74bf190 .functor AND 1, L_0x7fa7b74bf630, L_0x7fa7b74bf7f0, C4<1>, C4<1>;
L_0x7fa7b74bf280 .functor AND 1, L_0x7fa7b74bf630, L_0x7fa7b74bf910, C4<1>, C4<1>;
L_0x7fa7b74bf330 .functor OR 1, L_0x7fa7b74bf190, L_0x7fa7b74bf280, C4<0>, C4<0>;
L_0x7fa7b74bf440 .functor AND 1, L_0x7fa7b74bf7f0, L_0x7fa7b74bf910, C4<1>, C4<1>;
L_0x7fa7b74bf4d0 .functor OR 1, L_0x7fa7b74bf330, L_0x7fa7b74bf440, C4<0>, C4<0>;
v0x7fa7b745b8a0_0 .net *"_s0", 2 0, L_0x7fa7b74bf010;  1 drivers
v0x7fa7b745b930_0 .net *"_s10", 0 0, L_0x7fa7b74bf440;  1 drivers
v0x7fa7b745b560_0 .net *"_s4", 0 0, L_0x7fa7b74bf190;  1 drivers
v0x7fa7b745b5f0_0 .net *"_s6", 0 0, L_0x7fa7b74bf280;  1 drivers
v0x7fa7b745b240_0 .net *"_s8", 0 0, L_0x7fa7b74bf330;  1 drivers
v0x7fa7b745b2d0_0 .net "a", 0 0, L_0x7fa7b74bf630;  1 drivers
v0x7fa7b7459030_0 .net "b", 0 0, L_0x7fa7b74bf7f0;  1 drivers
v0x7fa7b74590c0_0 .net "cin", 0 0, L_0x7fa7b74bf910;  1 drivers
v0x7fa7b7458cf0_0 .net "cout", 0 0, L_0x7fa7b74bf4d0;  1 drivers
v0x7fa7b74589d0_0 .net "sum", 0 0, L_0x7fa7b74bf0b0;  1 drivers
L_0x7fa7b74bf010 .concat [ 1 1 1 0], L_0x7fa7b74bf910, L_0x7fa7b74bf7f0, L_0x7fa7b74bf630;
L_0x7fa7b74bf0b0 .reduce/xor L_0x7fa7b74bf010;
S_0x7fa7b74567c0 .scope generate, "loop_gen_block[7]" "loop_gen_block[7]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b745b680 .param/l "i" 0 4 19, +C4<0111>;
S_0x7fa7b7456480 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74567c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74bfb00 .functor AND 1, L_0x7fa7b74bff60, L_0x7fa7b74c0080, C4<1>, C4<1>;
L_0x7fa7b74bfbb0 .functor AND 1, L_0x7fa7b74bff60, L_0x7fa7b74c03a0, C4<1>, C4<1>;
L_0x7fa7b74bfc60 .functor OR 1, L_0x7fa7b74bfb00, L_0x7fa7b74bfbb0, C4<0>, C4<0>;
L_0x7fa7b74bfd70 .functor AND 1, L_0x7fa7b74c0080, L_0x7fa7b74c03a0, C4<1>, C4<1>;
L_0x7fa7b74bfe00 .functor OR 1, L_0x7fa7b74bfc60, L_0x7fa7b74bfd70, C4<0>, C4<0>;
v0x7fa7b74561e0_0 .net *"_s0", 2 0, L_0x7fa7b74bf750;  1 drivers
v0x7fa7b7453c00_0 .net *"_s10", 0 0, L_0x7fa7b74bfd70;  1 drivers
v0x7fa7b7453c90_0 .net *"_s4", 0 0, L_0x7fa7b74bfb00;  1 drivers
v0x7fa7b74513c0_0 .net *"_s6", 0 0, L_0x7fa7b74bfbb0;  1 drivers
v0x7fa7b7451450_0 .net *"_s8", 0 0, L_0x7fa7b74bfc60;  1 drivers
v0x7fa7b744eb80_0 .net "a", 0 0, L_0x7fa7b74bff60;  1 drivers
v0x7fa7b744ec10_0 .net "b", 0 0, L_0x7fa7b74c0080;  1 drivers
v0x7fa7b744c340_0 .net "cin", 0 0, L_0x7fa7b74c03a0;  1 drivers
v0x7fa7b744c3d0_0 .net "cout", 0 0, L_0x7fa7b74bfe00;  1 drivers
v0x7fa7b7449b80_0 .net "sum", 0 0, L_0x7fa7b74bfa60;  1 drivers
L_0x7fa7b74bf750 .concat [ 1 1 1 0], L_0x7fa7b74c03a0, L_0x7fa7b74c0080, L_0x7fa7b74bff60;
L_0x7fa7b74bfa60 .reduce/xor L_0x7fa7b74bf750;
S_0x7fa7b74497f0 .scope generate, "loop_gen_block[8]" "loop_gen_block[8]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b747c9e0 .param/l "i" 0 4 19, +C4<01000>;
S_0x7fa7b7446fb0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74497f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74bdd50 .functor AND 1, L_0x7fa7b74c09f0, L_0x7fa7b74c0be0, C4<1>, C4<1>;
L_0x7fa7b74c0660 .functor AND 1, L_0x7fa7b74c09f0, L_0x7fa7b74b9660, C4<1>, C4<1>;
L_0x7fa7b74c0710 .functor OR 1, L_0x7fa7b74bdd50, L_0x7fa7b74c0660, C4<0>, C4<0>;
L_0x7fa7b74c0800 .functor AND 1, L_0x7fa7b74c0be0, L_0x7fa7b74b9660, C4<1>, C4<1>;
L_0x7fa7b74c0890 .functor OR 1, L_0x7fa7b74c0710, L_0x7fa7b74c0800, C4<0>, C4<0>;
v0x7fa7b7444a80_0 .net *"_s0", 2 0, L_0x7fa7b74bf9b0;  1 drivers
v0x7fa7b7444b10_0 .net *"_s10", 0 0, L_0x7fa7b74c0800;  1 drivers
v0x7fa7b7444770_0 .net *"_s4", 0 0, L_0x7fa7b74bdd50;  1 drivers
v0x7fa7b7444800_0 .net *"_s6", 0 0, L_0x7fa7b74c0660;  1 drivers
v0x7fa7b7440330_0 .net *"_s8", 0 0, L_0x7fa7b74c0710;  1 drivers
v0x7fa7b74403c0_0 .net "a", 0 0, L_0x7fa7b74c09f0;  1 drivers
v0x7fa7b743d6c0_0 .net "b", 0 0, L_0x7fa7b74c0be0;  1 drivers
v0x7fa7b743d750_0 .net "cin", 0 0, L_0x7fa7b74b9660;  1 drivers
v0x7fa7b743bc40_0 .net "cout", 0 0, L_0x7fa7b74c0890;  1 drivers
v0x7fa7b743bcd0_0 .net "sum", 0 0, L_0x7fa7b74c05c0;  1 drivers
L_0x7fa7b74bf9b0 .concat [ 1 1 1 0], L_0x7fa7b74b9660, L_0x7fa7b74c0be0, L_0x7fa7b74c09f0;
L_0x7fa7b74c05c0 .reduce/xor L_0x7fa7b74bf9b0;
S_0x7fa7b743a1c0 .scope generate, "loop_gen_block[9]" "loop_gen_block[9]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b7444890 .param/l "i" 0 4 19, +C4<01001>;
S_0x7fa7b7436b80 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b743a1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c0f00 .functor AND 1, L_0x7fa7b74c1320, L_0x7fa7b74c1440, C4<1>, C4<1>;
L_0x7fa7b74c0fb0 .functor AND 1, L_0x7fa7b74c1320, L_0x7fa7b74c1650, C4<1>, C4<1>;
L_0x7fa7b74c1060 .functor OR 1, L_0x7fa7b74c0f00, L_0x7fa7b74c0fb0, C4<0>, C4<0>;
L_0x7fa7b74c1150 .functor AND 1, L_0x7fa7b74c1440, L_0x7fa7b74c1650, C4<1>, C4<1>;
L_0x7fa7b74c11c0 .functor OR 1, L_0x7fa7b74c1060, L_0x7fa7b74c1150, C4<0>, C4<0>;
v0x7fa7b747c620_0 .net *"_s0", 2 0, L_0x7fa7b74c0e60;  1 drivers
v0x7fa7b7479d60_0 .net *"_s10", 0 0, L_0x7fa7b74c1150;  1 drivers
v0x7fa7b7479df0_0 .net *"_s4", 0 0, L_0x7fa7b74c0f00;  1 drivers
v0x7fa7b7477520_0 .net *"_s6", 0 0, L_0x7fa7b74c0fb0;  1 drivers
v0x7fa7b74775b0_0 .net *"_s8", 0 0, L_0x7fa7b74c1060;  1 drivers
v0x7fa7b7474ce0_0 .net "a", 0 0, L_0x7fa7b74c1320;  1 drivers
v0x7fa7b7474d70_0 .net "b", 0 0, L_0x7fa7b74c1440;  1 drivers
v0x7fa7b7472ae0_0 .net "cin", 0 0, L_0x7fa7b74c1650;  1 drivers
v0x7fa7b7472b70_0 .net "cout", 0 0, L_0x7fa7b74c11c0;  1 drivers
v0x7fa7b74702a0_0 .net "sum", 0 0, L_0x7fa7b74c0b10;  1 drivers
L_0x7fa7b74c0e60 .concat [ 1 1 1 0], L_0x7fa7b74c1650, L_0x7fa7b74c1440, L_0x7fa7b74c1320;
L_0x7fa7b74c0b10 .reduce/xor L_0x7fa7b74c0e60;
S_0x7fa7b746da60 .scope generate, "loop_gen_block[10]" "loop_gen_block[10]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b7479ea0 .param/l "i" 0 4 19, +C4<01010>;
S_0x7fa7b746b220 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b746da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c1810 .functor AND 1, L_0x7fa7b74c1c10, L_0x7fa7b74c1e30, C4<1>, C4<1>;
L_0x7fa7b74c1880 .functor AND 1, L_0x7fa7b74c1c10, L_0x7fa7b74c1560, C4<1>, C4<1>;
L_0x7fa7b74c1930 .functor OR 1, L_0x7fa7b74c1810, L_0x7fa7b74c1880, C4<0>, C4<0>;
L_0x7fa7b74c1a20 .functor AND 1, L_0x7fa7b74c1e30, L_0x7fa7b74c1560, C4<1>, C4<1>;
L_0x7fa7b74c1ab0 .functor OR 1, L_0x7fa7b74c1930, L_0x7fa7b74c1a20, C4<0>, C4<0>;
v0x7fa7b746af70_0 .net *"_s0", 2 0, L_0x7fa7b74c0d80;  1 drivers
v0x7fa7b746abc0_0 .net *"_s10", 0 0, L_0x7fa7b74c1a20;  1 drivers
v0x7fa7b746ac50_0 .net *"_s4", 0 0, L_0x7fa7b74c1810;  1 drivers
v0x7fa7b74538e0_0 .net *"_s6", 0 0, L_0x7fa7b74c1880;  1 drivers
v0x7fa7b7453970_0 .net *"_s8", 0 0, L_0x7fa7b74c1930;  1 drivers
v0x7fa7b74510a0_0 .net "a", 0 0, L_0x7fa7b74c1c10;  1 drivers
v0x7fa7b7451130_0 .net "b", 0 0, L_0x7fa7b74c1e30;  1 drivers
v0x7fa7b744e860_0 .net "cin", 0 0, L_0x7fa7b74c1560;  1 drivers
v0x7fa7b744e8f0_0 .net "cout", 0 0, L_0x7fa7b74c1ab0;  1 drivers
v0x7fa7b744c020_0 .net "sum", 0 0, L_0x7fa7b74c1770;  1 drivers
L_0x7fa7b74c0d80 .concat [ 1 1 1 0], L_0x7fa7b74c1560, L_0x7fa7b74c1e30, L_0x7fa7b74c1c10;
L_0x7fa7b74c1770 .reduce/xor L_0x7fa7b74c0d80;
S_0x7fa7b7449e20 .scope generate, "loop_gen_block[11]" "loop_gen_block[11]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b746ad10 .param/l "i" 0 4 19, +C4<01011>;
S_0x7fa7b74475e0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b7449e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c2180 .functor AND 1, L_0x7fa7b74c2520, L_0x7fa7b74c2640, C4<1>, C4<1>;
L_0x7fa7b74c21f0 .functor AND 1, L_0x7fa7b74c2520, L_0x7fa7b74c1fd0, C4<1>, C4<1>;
L_0x7fa7b74c22a0 .functor OR 1, L_0x7fa7b74c2180, L_0x7fa7b74c21f0, C4<0>, C4<0>;
L_0x7fa7b74c2390 .functor AND 1, L_0x7fa7b74c2640, L_0x7fa7b74c1fd0, C4<1>, C4<1>;
L_0x7fa7b74c2400 .functor OR 1, L_0x7fa7b74c22a0, L_0x7fa7b74c2390, C4<0>, C4<0>;
v0x7fa7b7444da0_0 .net *"_s0", 2 0, L_0x7fa7b74c1d30;  1 drivers
v0x7fa7b7444e30_0 .net *"_s10", 0 0, L_0x7fa7b74c2390;  1 drivers
v0x7fa7b7442560_0 .net *"_s4", 0 0, L_0x7fa7b74c2180;  1 drivers
v0x7fa7b74425f0_0 .net *"_s6", 0 0, L_0x7fa7b74c21f0;  1 drivers
v0x7fa7b7442230_0 .net *"_s8", 0 0, L_0x7fa7b74c22a0;  1 drivers
v0x7fa7b74422c0_0 .net "a", 0 0, L_0x7fa7b74c2520;  1 drivers
v0x7fa7b7441f00_0 .net "b", 0 0, L_0x7fa7b74c2640;  1 drivers
v0x7fa7b7441f90_0 .net "cin", 0 0, L_0x7fa7b74c1fd0;  1 drivers
v0x7fa7b7491100_0 .net "cout", 0 0, L_0x7fa7b74c2400;  1 drivers
v0x7fa7b7491210_0 .net "sum", 0 0, L_0x7fa7b74c20e0;  1 drivers
L_0x7fa7b74c1d30 .concat [ 1 1 1 0], L_0x7fa7b74c1fd0, L_0x7fa7b74c2640, L_0x7fa7b74c2520;
L_0x7fa7b74c20e0 .reduce/xor L_0x7fa7b74c1d30;
S_0x7fa7b7408e80 .scope generate, "loop_gen_block[12]" "loop_gen_block[12]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b7442680 .param/l "i" 0 4 19, +C4<01100>;
S_0x7fa7b74040a0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b7408e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c2070 .functor AND 1, L_0x7fa7b74c2e20, L_0x7fa7b74c2760, C4<1>, C4<1>;
L_0x7fa7b74c2ac0 .functor AND 1, L_0x7fa7b74c2e20, L_0x7fa7b74c3070, C4<1>, C4<1>;
L_0x7fa7b74c2b70 .functor OR 1, L_0x7fa7b74c2070, L_0x7fa7b74c2ac0, C4<0>, C4<0>;
L_0x7fa7b74c2c60 .functor AND 1, L_0x7fa7b74c2760, L_0x7fa7b74c3070, C4<1>, C4<1>;
L_0x7fa7b74c2cf0 .functor OR 1, L_0x7fa7b74c2b70, L_0x7fa7b74c2c60, C4<0>, C4<0>;
v0x7fa7b7404280_0 .net *"_s0", 2 0, L_0x7fa7b74c2900;  1 drivers
v0x7fa7b7408fe0_0 .net *"_s10", 0 0, L_0x7fa7b74c2c60;  1 drivers
v0x7fa7b7409070_0 .net *"_s4", 0 0, L_0x7fa7b74c2070;  1 drivers
v0x7fa7b7412e20_0 .net *"_s6", 0 0, L_0x7fa7b74c2ac0;  1 drivers
v0x7fa7b7412ec0_0 .net *"_s8", 0 0, L_0x7fa7b74c2b70;  1 drivers
v0x7fa7b7412fb0_0 .net "a", 0 0, L_0x7fa7b74c2e20;  1 drivers
v0x7fa7b7415270_0 .net "b", 0 0, L_0x7fa7b74c2760;  1 drivers
v0x7fa7b7415300_0 .net "cin", 0 0, L_0x7fa7b74c3070;  1 drivers
v0x7fa7b7415390_0 .net "cout", 0 0, L_0x7fa7b74c2cf0;  1 drivers
v0x7fa7b740aa60_0 .net "sum", 0 0, L_0x7fa7b74c29a0;  1 drivers
L_0x7fa7b74c2900 .concat [ 1 1 1 0], L_0x7fa7b74c3070, L_0x7fa7b74c2760, L_0x7fa7b74c2e20;
L_0x7fa7b74c29a0 .reduce/xor L_0x7fa7b74c2900;
S_0x7fa7b740aaf0 .scope generate, "loop_gen_block[13]" "loop_gen_block[13]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b740aca0 .param/l "i" 0 4 19, +C4<01101>;
S_0x7fa7b743e670 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b740aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c2fe0 .functor AND 1, L_0x7fa7b74c37a0, L_0x7fa7b74c38c0, C4<1>, C4<1>;
L_0x7fa7b74c33f0 .functor AND 1, L_0x7fa7b74c37a0, L_0x7fa7b74c3190, C4<1>, C4<1>;
L_0x7fa7b74c34a0 .functor OR 1, L_0x7fa7b74c2fe0, L_0x7fa7b74c33f0, C4<0>, C4<0>;
L_0x7fa7b74c35b0 .functor AND 1, L_0x7fa7b74c38c0, L_0x7fa7b74c3190, C4<1>, C4<1>;
L_0x7fa7b74c3640 .functor OR 1, L_0x7fa7b74c34a0, L_0x7fa7b74c35b0, C4<0>, C4<0>;
v0x7fa7b743e340_0 .net *"_s0", 2 0, L_0x7fa7b74c2f40;  1 drivers
v0x7fa7b743e3d0_0 .net *"_s10", 0 0, L_0x7fa7b74c35b0;  1 drivers
v0x7fa7b743e460_0 .net *"_s4", 0 0, L_0x7fa7b74c2fe0;  1 drivers
v0x7fa7b743e510_0 .net *"_s6", 0 0, L_0x7fa7b74c33f0;  1 drivers
v0x7fa7b7468440_0 .net *"_s8", 0 0, L_0x7fa7b74c34a0;  1 drivers
v0x7fa7b7468510_0 .net "a", 0 0, L_0x7fa7b74c37a0;  1 drivers
v0x7fa7b74685a0_0 .net "b", 0 0, L_0x7fa7b74c38c0;  1 drivers
v0x7fa7b7468640_0 .net "cin", 0 0, L_0x7fa7b74c3190;  1 drivers
v0x7fa7b74686e0_0 .net "cout", 0 0, L_0x7fa7b74c3640;  1 drivers
v0x7fa7b74687f0_0 .net "sum", 0 0, L_0x7fa7b74c32d0;  1 drivers
L_0x7fa7b74c2f40 .concat [ 1 1 1 0], L_0x7fa7b74c3190, L_0x7fa7b74c38c0, L_0x7fa7b74c37a0;
L_0x7fa7b74c32d0 .reduce/xor L_0x7fa7b74c2f40;
S_0x7fa7b7490740 .scope generate, "loop_gen_block[14]" "loop_gen_block[14]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b74684d0 .param/l "i" 0 4 19, +C4<01110>;
S_0x7fa7b74908e0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b7490740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c3370 .functor AND 1, L_0x7fa7b74c40a0, L_0x7fa7b74c39e0, C4<1>, C4<1>;
L_0x7fa7b74c3cf0 .functor AND 1, L_0x7fa7b74c40a0, L_0x7fa7b74c4320, C4<1>, C4<1>;
L_0x7fa7b74c3da0 .functor OR 1, L_0x7fa7b74c3370, L_0x7fa7b74c3cf0, C4<0>, C4<0>;
L_0x7fa7b74c3eb0 .functor AND 1, L_0x7fa7b74c39e0, L_0x7fa7b74c4320, C4<1>, C4<1>;
L_0x7fa7b74c3f40 .functor OR 1, L_0x7fa7b74c3da0, L_0x7fa7b74c3eb0, C4<0>, C4<0>;
v0x7fa7b7467a80_0 .net *"_s0", 2 0, L_0x7fa7b74c3b30;  1 drivers
v0x7fa7b7467b10_0 .net *"_s10", 0 0, L_0x7fa7b74c3eb0;  1 drivers
v0x7fa7b7467ba0_0 .net *"_s4", 0 0, L_0x7fa7b74c3370;  1 drivers
v0x7fa7b7467c30_0 .net *"_s6", 0 0, L_0x7fa7b74c3cf0;  1 drivers
v0x7fa7b7467ce0_0 .net *"_s8", 0 0, L_0x7fa7b74c3da0;  1 drivers
v0x7fa7b7467dd0_0 .net "a", 0 0, L_0x7fa7b74c40a0;  1 drivers
v0x7fa7b74a1f40_0 .net "b", 0 0, L_0x7fa7b74c39e0;  1 drivers
v0x7fa7b74a1fd0_0 .net "cin", 0 0, L_0x7fa7b74c4320;  1 drivers
v0x7fa7b74a2060_0 .net "cout", 0 0, L_0x7fa7b74c3f40;  1 drivers
v0x7fa7b74a2170_0 .net "sum", 0 0, L_0x7fa7b74c3bd0;  1 drivers
L_0x7fa7b74c3b30 .concat [ 1 1 1 0], L_0x7fa7b74c4320, L_0x7fa7b74c39e0, L_0x7fa7b74c40a0;
L_0x7fa7b74c3bd0 .reduce/xor L_0x7fa7b74c3b30;
S_0x7fa7b74a2250 .scope generate, "loop_gen_block[15]" "loop_gen_block[15]" 4 19, 4 19 0, S_0x7fa7b749bec0;
 .timescale 0 0;
P_0x7fa7b74a2400 .param/l "i" 0 4 19, +C4<01111>;
S_0x7fa7b74a2480 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74a2250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c3c70 .functor AND 1, L_0x7fa7b74c4f50, L_0x7fa7b74c4440, C4<1>, C4<1>;
L_0x7fa7b74c4630 .functor AND 1, L_0x7fa7b74c4f50, L_0x7fa7b74c51f0, C4<1>, C4<1>;
L_0x7fa7b74c46e0 .functor OR 1, L_0x7fa7b74c3c70, L_0x7fa7b74c4630, C4<0>, C4<0>;
L_0x7fa7b74c47f0 .functor AND 1, L_0x7fa7b74c4440, L_0x7fa7b74c51f0, C4<1>, C4<1>;
L_0x7fa7b74c4880 .functor OR 1, L_0x7fa7b74c46e0, L_0x7fa7b74c47f0, C4<0>, C4<0>;
v0x7fa7b74a26e0_0 .net *"_s0", 2 0, L_0x7fa7b74c41c0;  1 drivers
v0x7fa7b74a2780_0 .net *"_s10", 0 0, L_0x7fa7b74c47f0;  1 drivers
v0x7fa7b74a2820_0 .net *"_s4", 0 0, L_0x7fa7b74c3c70;  1 drivers
v0x7fa7b74a28d0_0 .net *"_s6", 0 0, L_0x7fa7b74c4630;  1 drivers
v0x7fa7b74a2980_0 .net *"_s8", 0 0, L_0x7fa7b74c46e0;  1 drivers
v0x7fa7b74a2a70_0 .net "a", 0 0, L_0x7fa7b74c4f50;  1 drivers
v0x7fa7b74a2b10_0 .net "b", 0 0, L_0x7fa7b74c4440;  1 drivers
v0x7fa7b74a2bb0_0 .net "cin", 0 0, L_0x7fa7b74c51f0;  1 drivers
v0x7fa7b74a2c50_0 .net "cout", 0 0, L_0x7fa7b74c4880;  1 drivers
v0x7fa7b74a2d60_0 .net "sum", 0 0, L_0x7fa7b74c4260;  1 drivers
L_0x7fa7b74c41c0 .concat [ 1 1 1 0], L_0x7fa7b74c51f0, L_0x7fa7b74c4440, L_0x7fa7b74c4f50;
L_0x7fa7b74c4260 .reduce/xor L_0x7fa7b74c41c0;
S_0x7fa7b74a3550 .scope module, "b" "SUBTRACTOR_N_BIT" 3 51, 6 3 0, S_0x7fa7b741bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7fa7b74a3700 .param/l "size" 0 6 4, +C4<00000000000000000000000000010000>;
L_0x7fa7b74cf810 .functor NOT 16, v0x7fa7b74b6480_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fa7b74b04c0_0 .net *"_s0", 15 0, L_0x7fa7b74cf810;  1 drivers
L_0x10aaa06c8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b0550_0 .net/2u *"_s2", 15 0, L_0x10aaa06c8;  1 drivers
v0x7fa7b74b05e0_0 .net "cout", 0 0, L_0x7fa7b74cf9f0;  1 drivers
v0x7fa7b74b0690_0 .net "in_a", 15 0, v0x7fa7b74b62b0_0;  alias, 1 drivers
v0x7fa7b74b0760_0 .net "in_b", 15 0, v0x7fa7b74b6480_0;  alias, 1 drivers
v0x7fa7b74b0830_0 .net "out", 15 0, L_0x7fa7b74ce790;  alias, 1 drivers
v0x7fa7b74b08c0_0 .net "overflow", 0 0, L_0x7fa7b74cf480;  1 drivers
L_0x7fa7b74cf880 .arith/sum 16, L_0x7fa7b74cf810, L_0x10aaa06c8;
S_0x7fa7b74a3800 .scope module, "my_sub" "ADDER_N_BIT" 6 10, 4 5 0, S_0x7fa7b74a3550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7fa7b74a39b0 .param/l "size" 0 4 6, +C4<00000000000000000000000000010000>;
L_0x7fa7b74cf480 .functor XOR 1, L_0x7fa7b74cf770, L_0x7fa7b74cf3e0, C4<0>, C4<0>;
L_0x10aaa0680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74afde0_0 .net/2s *"_s116", 0 0, L_0x10aaa0680;  1 drivers
v0x7fa7b74afe70_0 .net *"_s119", 0 0, L_0x7fa7b74cf770;  1 drivers
v0x7fa7b74aff00_0 .net *"_s121", 0 0, L_0x7fa7b74cf3e0;  1 drivers
v0x7fa7b74affa0_0 .net "carry", 16 0, L_0x7fa7b74ca1a0;  1 drivers
v0x7fa7b74b0050_0 .net "cout", 0 0, L_0x7fa7b74cf9f0;  alias, 1 drivers
v0x7fa7b74b0130_0 .net "in_a", 15 0, v0x7fa7b74b62b0_0;  alias, 1 drivers
v0x7fa7b74b01d0_0 .net "in_b", 15 0, L_0x7fa7b74cf880;  1 drivers
v0x7fa7b74b0270_0 .net "out", 15 0, L_0x7fa7b74ce790;  alias, 1 drivers
v0x7fa7b74b0320_0 .net "overflow", 0 0, L_0x7fa7b74cf480;  alias, 1 drivers
L_0x7fa7b74c6160 .part v0x7fa7b74b62b0_0, 0, 1;
L_0x7fa7b74c6280 .part L_0x7fa7b74cf880, 0, 1;
L_0x7fa7b74c63a0 .part L_0x7fa7b74ca1a0, 0, 1;
L_0x7fa7b74c6970 .part v0x7fa7b74b62b0_0, 1, 1;
L_0x7fa7b74c6a90 .part L_0x7fa7b74cf880, 1, 1;
L_0x7fa7b74c6bb0 .part L_0x7fa7b74ca1a0, 1, 1;
L_0x7fa7b74c7200 .part v0x7fa7b74b62b0_0, 2, 1;
L_0x7fa7b74c7320 .part L_0x7fa7b74cf880, 2, 1;
L_0x7fa7b74c7440 .part L_0x7fa7b74ca1a0, 2, 1;
L_0x7fa7b74c7a90 .part v0x7fa7b74b62b0_0, 3, 1;
L_0x7fa7b74bda30 .part L_0x7fa7b74cf880, 3, 1;
L_0x7fa7b74c7bb0 .part L_0x7fa7b74ca1a0, 3, 1;
L_0x7fa7b74c8190 .part v0x7fa7b74b62b0_0, 4, 1;
L_0x7fa7b74c8320 .part L_0x7fa7b74cf880, 4, 1;
L_0x7fa7b74c8440 .part L_0x7fa7b74ca1a0, 4, 1;
L_0x7fa7b74c8aa0 .part v0x7fa7b74b62b0_0, 5, 1;
L_0x7fa7b74c8bc0 .part L_0x7fa7b74cf880, 5, 1;
L_0x7fa7b74c8d70 .part L_0x7fa7b74ca1a0, 5, 1;
L_0x7fa7b74c93c0 .part v0x7fa7b74b62b0_0, 6, 1;
L_0x7fa7b74c9580 .part L_0x7fa7b74cf880, 6, 1;
L_0x7fa7b74c96a0 .part L_0x7fa7b74ca1a0, 6, 1;
L_0x7fa7b74c9d00 .part v0x7fa7b74b62b0_0, 7, 1;
L_0x7fa7b74c9e20 .part L_0x7fa7b74cf880, 7, 1;
L_0x7fa7b74ca100 .part L_0x7fa7b74ca1a0, 7, 1;
L_0x7fa7b74ca790 .part v0x7fa7b74b62b0_0, 8, 1;
L_0x7fa7b74ca980 .part L_0x7fa7b74cf880, 8, 1;
L_0x7fa7b74ca040 .part L_0x7fa7b74ca1a0, 8, 1;
L_0x7fa7b74cb0d0 .part v0x7fa7b74b62b0_0, 9, 1;
L_0x7fa7b74cb1f0 .part L_0x7fa7b74cf880, 9, 1;
L_0x7fa7b74cb400 .part L_0x7fa7b74ca1a0, 9, 1;
L_0x7fa7b74cb9e0 .part v0x7fa7b74b62b0_0, 10, 1;
L_0x7fa7b74cbc00 .part L_0x7fa7b74cf880, 10, 1;
L_0x7fa7b74cb310 .part L_0x7fa7b74ca1a0, 10, 1;
L_0x7fa7b74cc320 .part v0x7fa7b74b62b0_0, 11, 1;
L_0x7fa7b74cc440 .part L_0x7fa7b74cf880, 11, 1;
L_0x7fa7b74cbda0 .part L_0x7fa7b74ca1a0, 11, 1;
L_0x7fa7b74ccc30 .part v0x7fa7b74b62b0_0, 12, 1;
L_0x7fa7b74cc560 .part L_0x7fa7b74cf880, 12, 1;
L_0x7fa7b74cce80 .part L_0x7fa7b74ca1a0, 12, 1;
L_0x7fa7b74cd550 .part v0x7fa7b74b62b0_0, 13, 1;
L_0x7fa7b74cd670 .part L_0x7fa7b74cf880, 13, 1;
L_0x7fa7b74ccfa0 .part L_0x7fa7b74ca1a0, 13, 1;
L_0x7fa7b74cde60 .part v0x7fa7b74b62b0_0, 14, 1;
L_0x7fa7b74cd790 .part L_0x7fa7b74cf880, 14, 1;
L_0x7fa7b74ce0e0 .part L_0x7fa7b74ca1a0, 14, 1;
LS_0x7fa7b74ce790_0_0 .concat8 [ 1 1 1 1], L_0x7fa7b74c5a20, L_0x7fa7b74c64e0, L_0x7fa7b74c6d70, L_0x7fa7b74c7600;
LS_0x7fa7b74ce790_0_4 .concat8 [ 1 1 1 1], L_0x7fa7b74c7d70, L_0x7fa7b74c8680, L_0x7fa7b74c8eb0, L_0x7fa7b74c97f0;
LS_0x7fa7b74ce790_0_8 .concat8 [ 1 1 1 1], L_0x7fa7b74ca2a0, L_0x7fa7b74ca8b0, L_0x7fa7b74cb4a0, L_0x7fa7b74cbeb0;
LS_0x7fa7b74ce790_0_12 .concat8 [ 1 1 1 1], L_0x7fa7b74cc7a0, L_0x7fa7b74cd0e0, L_0x7fa7b74cd980, L_0x7fa7b74ce020;
L_0x7fa7b74ce790 .concat8 [ 4 4 4 4], LS_0x7fa7b74ce790_0_0, LS_0x7fa7b74ce790_0_4, LS_0x7fa7b74ce790_0_8, LS_0x7fa7b74ce790_0_12;
L_0x7fa7b74cecc0 .part v0x7fa7b74b62b0_0, 15, 1;
L_0x7fa7b74ce200 .part L_0x7fa7b74cf880, 15, 1;
L_0x7fa7b74c9f40 .part L_0x7fa7b74ca1a0, 15, 1;
LS_0x7fa7b74ca1a0_0_0 .concat8 [ 1 1 1 1], L_0x10aaa0680, L_0x7fa7b74c6070, L_0x7fa7b74c6880, L_0x7fa7b74c7110;
LS_0x7fa7b74ca1a0_0_4 .concat8 [ 1 1 1 1], L_0x7fa7b74c79a0, L_0x7fa7b74c8050, L_0x7fa7b74c8970, L_0x7fa7b74c9290;
LS_0x7fa7b74ca1a0_0_8 .concat8 [ 1 1 1 1], L_0x7fa7b74c9bd0, L_0x7fa7b74ca630, L_0x7fa7b74caf70, L_0x7fa7b74cb880;
LS_0x7fa7b74ca1a0_0_12 .concat8 [ 1 1 1 1], L_0x7fa7b74cc1c0, L_0x7fa7b74ccad0, L_0x7fa7b74cd3f0, L_0x7fa7b74cdd00;
LS_0x7fa7b74ca1a0_0_16 .concat8 [ 1 0 0 0], L_0x7fa7b74ce630;
LS_0x7fa7b74ca1a0_1_0 .concat8 [ 4 4 4 4], LS_0x7fa7b74ca1a0_0_0, LS_0x7fa7b74ca1a0_0_4, LS_0x7fa7b74ca1a0_0_8, LS_0x7fa7b74ca1a0_0_12;
LS_0x7fa7b74ca1a0_1_4 .concat8 [ 1 0 0 0], LS_0x7fa7b74ca1a0_0_16;
L_0x7fa7b74ca1a0 .concat8 [ 16 1 0 0], LS_0x7fa7b74ca1a0_1_0, LS_0x7fa7b74ca1a0_1_4;
L_0x7fa7b74cf770 .part L_0x7fa7b74ca1a0, 16, 1;
L_0x7fa7b74cf3e0 .part L_0x7fa7b74ca1a0, 15, 1;
L_0x7fa7b74cf9f0 .part L_0x7fa7b74ca1a0, 16, 1;
S_0x7fa7b74a3b00 .scope generate, "loop_gen_block[0]" "loop_gen_block[0]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74a3cc0 .param/l "i" 0 4 19, +C4<00>;
S_0x7fa7b74a3d60 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74a3b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c5d70 .functor AND 1, L_0x7fa7b74c6160, L_0x7fa7b74c6280, C4<1>, C4<1>;
L_0x7fa7b74c5e60 .functor AND 1, L_0x7fa7b74c6160, L_0x7fa7b74c63a0, C4<1>, C4<1>;
L_0x7fa7b74c5f10 .functor OR 1, L_0x7fa7b74c5d70, L_0x7fa7b74c5e60, C4<0>, C4<0>;
L_0x7fa7b74c6000 .functor AND 1, L_0x7fa7b74c6280, L_0x7fa7b74c63a0, C4<1>, C4<1>;
L_0x7fa7b74c6070 .functor OR 1, L_0x7fa7b74c5f10, L_0x7fa7b74c6000, C4<0>, C4<0>;
v0x7fa7b74a3fc0_0 .net *"_s0", 2 0, L_0x7fa7b74c5980;  1 drivers
v0x7fa7b74a4080_0 .net *"_s10", 0 0, L_0x7fa7b74c6000;  1 drivers
v0x7fa7b74a4130_0 .net *"_s4", 0 0, L_0x7fa7b74c5d70;  1 drivers
v0x7fa7b74a41f0_0 .net *"_s6", 0 0, L_0x7fa7b74c5e60;  1 drivers
v0x7fa7b74a42a0_0 .net *"_s8", 0 0, L_0x7fa7b74c5f10;  1 drivers
v0x7fa7b74a4390_0 .net "a", 0 0, L_0x7fa7b74c6160;  1 drivers
v0x7fa7b74a4430_0 .net "b", 0 0, L_0x7fa7b74c6280;  1 drivers
v0x7fa7b74a44d0_0 .net "cin", 0 0, L_0x7fa7b74c63a0;  1 drivers
v0x7fa7b74a4570_0 .net "cout", 0 0, L_0x7fa7b74c6070;  1 drivers
v0x7fa7b74a4680_0 .net "sum", 0 0, L_0x7fa7b74c5a20;  1 drivers
L_0x7fa7b74c5980 .concat [ 1 1 1 0], L_0x7fa7b74c63a0, L_0x7fa7b74c6280, L_0x7fa7b74c6160;
L_0x7fa7b74c5a20 .reduce/xor L_0x7fa7b74c5980;
S_0x7fa7b74a4790 .scope generate, "loop_gen_block[1]" "loop_gen_block[1]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74a4940 .param/l "i" 0 4 19, +C4<01>;
S_0x7fa7b74a49c0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74a4790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c6580 .functor AND 1, L_0x7fa7b74c6970, L_0x7fa7b74c6a90, C4<1>, C4<1>;
L_0x7fa7b74c6670 .functor AND 1, L_0x7fa7b74c6970, L_0x7fa7b74c6bb0, C4<1>, C4<1>;
L_0x7fa7b74c6720 .functor OR 1, L_0x7fa7b74c6580, L_0x7fa7b74c6670, C4<0>, C4<0>;
L_0x7fa7b74c6810 .functor AND 1, L_0x7fa7b74c6a90, L_0x7fa7b74c6bb0, C4<1>, C4<1>;
L_0x7fa7b74c6880 .functor OR 1, L_0x7fa7b74c6720, L_0x7fa7b74c6810, C4<0>, C4<0>;
v0x7fa7b74a4bf0_0 .net *"_s0", 2 0, L_0x7fa7b74c6440;  1 drivers
v0x7fa7b74a4ca0_0 .net *"_s10", 0 0, L_0x7fa7b74c6810;  1 drivers
v0x7fa7b74a4d50_0 .net *"_s4", 0 0, L_0x7fa7b74c6580;  1 drivers
v0x7fa7b74a4e10_0 .net *"_s6", 0 0, L_0x7fa7b74c6670;  1 drivers
v0x7fa7b74a4ec0_0 .net *"_s8", 0 0, L_0x7fa7b74c6720;  1 drivers
v0x7fa7b74a4fb0_0 .net "a", 0 0, L_0x7fa7b74c6970;  1 drivers
v0x7fa7b74a5050_0 .net "b", 0 0, L_0x7fa7b74c6a90;  1 drivers
v0x7fa7b74a50f0_0 .net "cin", 0 0, L_0x7fa7b74c6bb0;  1 drivers
v0x7fa7b74a5190_0 .net "cout", 0 0, L_0x7fa7b74c6880;  1 drivers
v0x7fa7b74a52a0_0 .net "sum", 0 0, L_0x7fa7b74c64e0;  1 drivers
L_0x7fa7b74c6440 .concat [ 1 1 1 0], L_0x7fa7b74c6bb0, L_0x7fa7b74c6a90, L_0x7fa7b74c6970;
L_0x7fa7b74c64e0 .reduce/xor L_0x7fa7b74c6440;
S_0x7fa7b74a53b0 .scope generate, "loop_gen_block[2]" "loop_gen_block[2]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74a5560 .param/l "i" 0 4 19, +C4<010>;
S_0x7fa7b74a55e0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74a53b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c6e10 .functor AND 1, L_0x7fa7b74c7200, L_0x7fa7b74c7320, C4<1>, C4<1>;
L_0x7fa7b74c6f00 .functor AND 1, L_0x7fa7b74c7200, L_0x7fa7b74c7440, C4<1>, C4<1>;
L_0x7fa7b74c6fb0 .functor OR 1, L_0x7fa7b74c6e10, L_0x7fa7b74c6f00, C4<0>, C4<0>;
L_0x7fa7b74c70a0 .functor AND 1, L_0x7fa7b74c7320, L_0x7fa7b74c7440, C4<1>, C4<1>;
L_0x7fa7b74c7110 .functor OR 1, L_0x7fa7b74c6fb0, L_0x7fa7b74c70a0, C4<0>, C4<0>;
v0x7fa7b74a5810_0 .net *"_s0", 2 0, L_0x7fa7b74c6cd0;  1 drivers
v0x7fa7b74a58d0_0 .net *"_s10", 0 0, L_0x7fa7b74c70a0;  1 drivers
v0x7fa7b74a5980_0 .net *"_s4", 0 0, L_0x7fa7b74c6e10;  1 drivers
v0x7fa7b74a5a40_0 .net *"_s6", 0 0, L_0x7fa7b74c6f00;  1 drivers
v0x7fa7b74a5af0_0 .net *"_s8", 0 0, L_0x7fa7b74c6fb0;  1 drivers
v0x7fa7b74a5be0_0 .net "a", 0 0, L_0x7fa7b74c7200;  1 drivers
v0x7fa7b74a5c80_0 .net "b", 0 0, L_0x7fa7b74c7320;  1 drivers
v0x7fa7b74a5d20_0 .net "cin", 0 0, L_0x7fa7b74c7440;  1 drivers
v0x7fa7b74a5dc0_0 .net "cout", 0 0, L_0x7fa7b74c7110;  1 drivers
v0x7fa7b74a5ed0_0 .net "sum", 0 0, L_0x7fa7b74c6d70;  1 drivers
L_0x7fa7b74c6cd0 .concat [ 1 1 1 0], L_0x7fa7b74c7440, L_0x7fa7b74c7320, L_0x7fa7b74c7200;
L_0x7fa7b74c6d70 .reduce/xor L_0x7fa7b74c6cd0;
S_0x7fa7b74a5fe0 .scope generate, "loop_gen_block[3]" "loop_gen_block[3]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74a6190 .param/l "i" 0 4 19, +C4<011>;
S_0x7fa7b74a6210 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74a5fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c76a0 .functor AND 1, L_0x7fa7b74c7a90, L_0x7fa7b74bda30, C4<1>, C4<1>;
L_0x7fa7b74c7790 .functor AND 1, L_0x7fa7b74c7a90, L_0x7fa7b74c7bb0, C4<1>, C4<1>;
L_0x7fa7b74c7840 .functor OR 1, L_0x7fa7b74c76a0, L_0x7fa7b74c7790, C4<0>, C4<0>;
L_0x7fa7b74c7930 .functor AND 1, L_0x7fa7b74bda30, L_0x7fa7b74c7bb0, C4<1>, C4<1>;
L_0x7fa7b74c79a0 .functor OR 1, L_0x7fa7b74c7840, L_0x7fa7b74c7930, C4<0>, C4<0>;
v0x7fa7b74a6440_0 .net *"_s0", 2 0, L_0x7fa7b74c7560;  1 drivers
v0x7fa7b74a64f0_0 .net *"_s10", 0 0, L_0x7fa7b74c7930;  1 drivers
v0x7fa7b74a65a0_0 .net *"_s4", 0 0, L_0x7fa7b74c76a0;  1 drivers
v0x7fa7b74a6660_0 .net *"_s6", 0 0, L_0x7fa7b74c7790;  1 drivers
v0x7fa7b74a6710_0 .net *"_s8", 0 0, L_0x7fa7b74c7840;  1 drivers
v0x7fa7b74a6800_0 .net "a", 0 0, L_0x7fa7b74c7a90;  1 drivers
v0x7fa7b74a68a0_0 .net "b", 0 0, L_0x7fa7b74bda30;  1 drivers
v0x7fa7b74a6940_0 .net "cin", 0 0, L_0x7fa7b74c7bb0;  1 drivers
v0x7fa7b74a69e0_0 .net "cout", 0 0, L_0x7fa7b74c79a0;  1 drivers
v0x7fa7b74a6af0_0 .net "sum", 0 0, L_0x7fa7b74c7600;  1 drivers
L_0x7fa7b74c7560 .concat [ 1 1 1 0], L_0x7fa7b74c7bb0, L_0x7fa7b74bda30, L_0x7fa7b74c7a90;
L_0x7fa7b74c7600 .reduce/xor L_0x7fa7b74c7560;
S_0x7fa7b74a6c00 .scope generate, "loop_gen_block[4]" "loop_gen_block[4]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74a6df0 .param/l "i" 0 4 19, +C4<0100>;
S_0x7fa7b74a6e70 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74a6c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c7e10 .functor AND 1, L_0x7fa7b74c8190, L_0x7fa7b74c8320, C4<1>, C4<1>;
L_0x7fa7b74c7e80 .functor AND 1, L_0x7fa7b74c8190, L_0x7fa7b74c8440, C4<1>, C4<1>;
L_0x7fa7b74c7ef0 .functor OR 1, L_0x7fa7b74c7e10, L_0x7fa7b74c7e80, C4<0>, C4<0>;
L_0x7fa7b74c7fe0 .functor AND 1, L_0x7fa7b74c8320, L_0x7fa7b74c8440, C4<1>, C4<1>;
L_0x7fa7b74c8050 .functor OR 1, L_0x7fa7b74c7ef0, L_0x7fa7b74c7fe0, C4<0>, C4<0>;
v0x7fa7b74a70a0_0 .net *"_s0", 2 0, L_0x7fa7b74c7cd0;  1 drivers
v0x7fa7b74a7130_0 .net *"_s10", 0 0, L_0x7fa7b74c7fe0;  1 drivers
v0x7fa7b74a71e0_0 .net *"_s4", 0 0, L_0x7fa7b74c7e10;  1 drivers
v0x7fa7b74a72a0_0 .net *"_s6", 0 0, L_0x7fa7b74c7e80;  1 drivers
v0x7fa7b74a7350_0 .net *"_s8", 0 0, L_0x7fa7b74c7ef0;  1 drivers
v0x7fa7b74a7440_0 .net "a", 0 0, L_0x7fa7b74c8190;  1 drivers
v0x7fa7b74a74e0_0 .net "b", 0 0, L_0x7fa7b74c8320;  1 drivers
v0x7fa7b74a7580_0 .net "cin", 0 0, L_0x7fa7b74c8440;  1 drivers
v0x7fa7b74a7620_0 .net "cout", 0 0, L_0x7fa7b74c8050;  1 drivers
v0x7fa7b74a7730_0 .net "sum", 0 0, L_0x7fa7b74c7d70;  1 drivers
L_0x7fa7b74c7cd0 .concat [ 1 1 1 0], L_0x7fa7b74c8440, L_0x7fa7b74c8320, L_0x7fa7b74c8190;
L_0x7fa7b74c7d70 .reduce/xor L_0x7fa7b74c7cd0;
S_0x7fa7b74a7840 .scope generate, "loop_gen_block[5]" "loop_gen_block[5]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74a79f0 .param/l "i" 0 4 19, +C4<0101>;
S_0x7fa7b74a7a70 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74a7840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c82b0 .functor AND 1, L_0x7fa7b74c8aa0, L_0x7fa7b74c8bc0, C4<1>, C4<1>;
L_0x7fa7b74c8760 .functor AND 1, L_0x7fa7b74c8aa0, L_0x7fa7b74c8d70, C4<1>, C4<1>;
L_0x7fa7b74c8810 .functor OR 1, L_0x7fa7b74c82b0, L_0x7fa7b74c8760, C4<0>, C4<0>;
L_0x7fa7b74c8900 .functor AND 1, L_0x7fa7b74c8bc0, L_0x7fa7b74c8d70, C4<1>, C4<1>;
L_0x7fa7b74c8970 .functor OR 1, L_0x7fa7b74c8810, L_0x7fa7b74c8900, C4<0>, C4<0>;
v0x7fa7b74a7ca0_0 .net *"_s0", 2 0, L_0x7fa7b74c85e0;  1 drivers
v0x7fa7b74a7d50_0 .net *"_s10", 0 0, L_0x7fa7b74c8900;  1 drivers
v0x7fa7b74a7e00_0 .net *"_s4", 0 0, L_0x7fa7b74c82b0;  1 drivers
v0x7fa7b74a7ec0_0 .net *"_s6", 0 0, L_0x7fa7b74c8760;  1 drivers
v0x7fa7b74a7f70_0 .net *"_s8", 0 0, L_0x7fa7b74c8810;  1 drivers
v0x7fa7b74a8060_0 .net "a", 0 0, L_0x7fa7b74c8aa0;  1 drivers
v0x7fa7b74a8100_0 .net "b", 0 0, L_0x7fa7b74c8bc0;  1 drivers
v0x7fa7b74a81a0_0 .net "cin", 0 0, L_0x7fa7b74c8d70;  1 drivers
v0x7fa7b74a8240_0 .net "cout", 0 0, L_0x7fa7b74c8970;  1 drivers
v0x7fa7b74a8350_0 .net "sum", 0 0, L_0x7fa7b74c8680;  1 drivers
L_0x7fa7b74c85e0 .concat [ 1 1 1 0], L_0x7fa7b74c8d70, L_0x7fa7b74c8bc0, L_0x7fa7b74c8aa0;
L_0x7fa7b74c8680 .reduce/xor L_0x7fa7b74c85e0;
S_0x7fa7b74a8460 .scope generate, "loop_gen_block[6]" "loop_gen_block[6]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74a8610 .param/l "i" 0 4 19, +C4<0110>;
S_0x7fa7b74a8690 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74a8460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c8f50 .functor AND 1, L_0x7fa7b74c93c0, L_0x7fa7b74c9580, C4<1>, C4<1>;
L_0x7fa7b74c9060 .functor AND 1, L_0x7fa7b74c93c0, L_0x7fa7b74c96a0, C4<1>, C4<1>;
L_0x7fa7b74c9110 .functor OR 1, L_0x7fa7b74c8f50, L_0x7fa7b74c9060, C4<0>, C4<0>;
L_0x7fa7b74c9200 .functor AND 1, L_0x7fa7b74c9580, L_0x7fa7b74c96a0, C4<1>, C4<1>;
L_0x7fa7b74c9290 .functor OR 1, L_0x7fa7b74c9110, L_0x7fa7b74c9200, C4<0>, C4<0>;
v0x7fa7b74a88c0_0 .net *"_s0", 2 0, L_0x7fa7b74c8e10;  1 drivers
v0x7fa7b74a8970_0 .net *"_s10", 0 0, L_0x7fa7b74c9200;  1 drivers
v0x7fa7b74a8a20_0 .net *"_s4", 0 0, L_0x7fa7b74c8f50;  1 drivers
v0x7fa7b74a8ae0_0 .net *"_s6", 0 0, L_0x7fa7b74c9060;  1 drivers
v0x7fa7b74a8b90_0 .net *"_s8", 0 0, L_0x7fa7b74c9110;  1 drivers
v0x7fa7b74a8c80_0 .net "a", 0 0, L_0x7fa7b74c93c0;  1 drivers
v0x7fa7b74a8d20_0 .net "b", 0 0, L_0x7fa7b74c9580;  1 drivers
v0x7fa7b74a8dc0_0 .net "cin", 0 0, L_0x7fa7b74c96a0;  1 drivers
v0x7fa7b74a8e60_0 .net "cout", 0 0, L_0x7fa7b74c9290;  1 drivers
v0x7fa7b74a8f70_0 .net "sum", 0 0, L_0x7fa7b74c8eb0;  1 drivers
L_0x7fa7b74c8e10 .concat [ 1 1 1 0], L_0x7fa7b74c96a0, L_0x7fa7b74c9580, L_0x7fa7b74c93c0;
L_0x7fa7b74c8eb0 .reduce/xor L_0x7fa7b74c8e10;
S_0x7fa7b74a9080 .scope generate, "loop_gen_block[7]" "loop_gen_block[7]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74a9230 .param/l "i" 0 4 19, +C4<0111>;
S_0x7fa7b74a92b0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74a9080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c9890 .functor AND 1, L_0x7fa7b74c9d00, L_0x7fa7b74c9e20, C4<1>, C4<1>;
L_0x7fa7b74c99a0 .functor AND 1, L_0x7fa7b74c9d00, L_0x7fa7b74ca100, C4<1>, C4<1>;
L_0x7fa7b74c9a50 .functor OR 1, L_0x7fa7b74c9890, L_0x7fa7b74c99a0, C4<0>, C4<0>;
L_0x7fa7b74c9b40 .functor AND 1, L_0x7fa7b74c9e20, L_0x7fa7b74ca100, C4<1>, C4<1>;
L_0x7fa7b74c9bd0 .functor OR 1, L_0x7fa7b74c9a50, L_0x7fa7b74c9b40, C4<0>, C4<0>;
v0x7fa7b74a94e0_0 .net *"_s0", 2 0, L_0x7fa7b74c94e0;  1 drivers
v0x7fa7b74a9590_0 .net *"_s10", 0 0, L_0x7fa7b74c9b40;  1 drivers
v0x7fa7b74a9640_0 .net *"_s4", 0 0, L_0x7fa7b74c9890;  1 drivers
v0x7fa7b74a9700_0 .net *"_s6", 0 0, L_0x7fa7b74c99a0;  1 drivers
v0x7fa7b74a97b0_0 .net *"_s8", 0 0, L_0x7fa7b74c9a50;  1 drivers
v0x7fa7b74a98a0_0 .net "a", 0 0, L_0x7fa7b74c9d00;  1 drivers
v0x7fa7b74a9940_0 .net "b", 0 0, L_0x7fa7b74c9e20;  1 drivers
v0x7fa7b74a99e0_0 .net "cin", 0 0, L_0x7fa7b74ca100;  1 drivers
v0x7fa7b74a9a80_0 .net "cout", 0 0, L_0x7fa7b74c9bd0;  1 drivers
v0x7fa7b74a9b90_0 .net "sum", 0 0, L_0x7fa7b74c97f0;  1 drivers
L_0x7fa7b74c94e0 .concat [ 1 1 1 0], L_0x7fa7b74ca100, L_0x7fa7b74c9e20, L_0x7fa7b74c9d00;
L_0x7fa7b74c97f0 .reduce/xor L_0x7fa7b74c94e0;
S_0x7fa7b74a9ca0 .scope generate, "loop_gen_block[8]" "loop_gen_block[8]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74a6db0 .param/l "i" 0 4 19, +C4<01000>;
S_0x7fa7b74a9f10 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74a9ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74c9920 .functor AND 1, L_0x7fa7b74ca790, L_0x7fa7b74ca980, C4<1>, C4<1>;
L_0x7fa7b74ca3e0 .functor AND 1, L_0x7fa7b74ca790, L_0x7fa7b74ca040, C4<1>, C4<1>;
L_0x7fa7b74ca490 .functor OR 1, L_0x7fa7b74c9920, L_0x7fa7b74ca3e0, C4<0>, C4<0>;
L_0x7fa7b74ca5a0 .functor AND 1, L_0x7fa7b74ca980, L_0x7fa7b74ca040, C4<1>, C4<1>;
L_0x7fa7b74ca630 .functor OR 1, L_0x7fa7b74ca490, L_0x7fa7b74ca5a0, C4<0>, C4<0>;
v0x7fa7b74aa170_0 .net *"_s0", 2 0, L_0x7fa7b74c9740;  1 drivers
v0x7fa7b74aa210_0 .net *"_s10", 0 0, L_0x7fa7b74ca5a0;  1 drivers
v0x7fa7b74aa2b0_0 .net *"_s4", 0 0, L_0x7fa7b74c9920;  1 drivers
v0x7fa7b74aa360_0 .net *"_s6", 0 0, L_0x7fa7b74ca3e0;  1 drivers
v0x7fa7b74aa410_0 .net *"_s8", 0 0, L_0x7fa7b74ca490;  1 drivers
v0x7fa7b74aa500_0 .net "a", 0 0, L_0x7fa7b74ca790;  1 drivers
v0x7fa7b74aa5a0_0 .net "b", 0 0, L_0x7fa7b74ca980;  1 drivers
v0x7fa7b74aa640_0 .net "cin", 0 0, L_0x7fa7b74ca040;  1 drivers
v0x7fa7b74aa6e0_0 .net "cout", 0 0, L_0x7fa7b74ca630;  1 drivers
v0x7fa7b74aa7f0_0 .net "sum", 0 0, L_0x7fa7b74ca2a0;  1 drivers
L_0x7fa7b74c9740 .concat [ 1 1 1 0], L_0x7fa7b74ca040, L_0x7fa7b74ca980, L_0x7fa7b74ca790;
L_0x7fa7b74ca2a0 .reduce/xor L_0x7fa7b74c9740;
S_0x7fa7b74aa900 .scope generate, "loop_gen_block[9]" "loop_gen_block[9]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74aaab0 .param/l "i" 0 4 19, +C4<01001>;
S_0x7fa7b74aab30 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74aa900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74ca360 .functor AND 1, L_0x7fa7b74cb0d0, L_0x7fa7b74cb1f0, C4<1>, C4<1>;
L_0x7fa7b74cad20 .functor AND 1, L_0x7fa7b74cb0d0, L_0x7fa7b74cb400, C4<1>, C4<1>;
L_0x7fa7b74cadd0 .functor OR 1, L_0x7fa7b74ca360, L_0x7fa7b74cad20, C4<0>, C4<0>;
L_0x7fa7b74caee0 .functor AND 1, L_0x7fa7b74cb1f0, L_0x7fa7b74cb400, C4<1>, C4<1>;
L_0x7fa7b74caf70 .functor OR 1, L_0x7fa7b74cadd0, L_0x7fa7b74caee0, C4<0>, C4<0>;
v0x7fa7b74aad90_0 .net *"_s0", 2 0, L_0x7fa7b74cac00;  1 drivers
v0x7fa7b74aae30_0 .net *"_s10", 0 0, L_0x7fa7b74caee0;  1 drivers
v0x7fa7b74aaed0_0 .net *"_s4", 0 0, L_0x7fa7b74ca360;  1 drivers
v0x7fa7b74aaf80_0 .net *"_s6", 0 0, L_0x7fa7b74cad20;  1 drivers
v0x7fa7b74ab030_0 .net *"_s8", 0 0, L_0x7fa7b74cadd0;  1 drivers
v0x7fa7b74ab120_0 .net "a", 0 0, L_0x7fa7b74cb0d0;  1 drivers
v0x7fa7b74ab1c0_0 .net "b", 0 0, L_0x7fa7b74cb1f0;  1 drivers
v0x7fa7b74ab260_0 .net "cin", 0 0, L_0x7fa7b74cb400;  1 drivers
v0x7fa7b74ab300_0 .net "cout", 0 0, L_0x7fa7b74caf70;  1 drivers
v0x7fa7b74ab410_0 .net "sum", 0 0, L_0x7fa7b74ca8b0;  1 drivers
L_0x7fa7b74cac00 .concat [ 1 1 1 0], L_0x7fa7b74cb400, L_0x7fa7b74cb1f0, L_0x7fa7b74cb0d0;
L_0x7fa7b74ca8b0 .reduce/xor L_0x7fa7b74cac00;
S_0x7fa7b74ab520 .scope generate, "loop_gen_block[10]" "loop_gen_block[10]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74ab6d0 .param/l "i" 0 4 19, +C4<01010>;
S_0x7fa7b74ab750 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74ab520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74cb540 .functor AND 1, L_0x7fa7b74cb9e0, L_0x7fa7b74cbc00, C4<1>, C4<1>;
L_0x7fa7b74cb630 .functor AND 1, L_0x7fa7b74cb9e0, L_0x7fa7b74cb310, C4<1>, C4<1>;
L_0x7fa7b74cb6e0 .functor OR 1, L_0x7fa7b74cb540, L_0x7fa7b74cb630, C4<0>, C4<0>;
L_0x7fa7b74cb7f0 .functor AND 1, L_0x7fa7b74cbc00, L_0x7fa7b74cb310, C4<1>, C4<1>;
L_0x7fa7b74cb880 .functor OR 1, L_0x7fa7b74cb6e0, L_0x7fa7b74cb7f0, C4<0>, C4<0>;
v0x7fa7b74ab9b0_0 .net *"_s0", 2 0, L_0x7fa7b74cab20;  1 drivers
v0x7fa7b74aba50_0 .net *"_s10", 0 0, L_0x7fa7b74cb7f0;  1 drivers
v0x7fa7b74abaf0_0 .net *"_s4", 0 0, L_0x7fa7b74cb540;  1 drivers
v0x7fa7b74abba0_0 .net *"_s6", 0 0, L_0x7fa7b74cb630;  1 drivers
v0x7fa7b74abc50_0 .net *"_s8", 0 0, L_0x7fa7b74cb6e0;  1 drivers
v0x7fa7b74abd40_0 .net "a", 0 0, L_0x7fa7b74cb9e0;  1 drivers
v0x7fa7b74abde0_0 .net "b", 0 0, L_0x7fa7b74cbc00;  1 drivers
v0x7fa7b74abe80_0 .net "cin", 0 0, L_0x7fa7b74cb310;  1 drivers
v0x7fa7b74abf20_0 .net "cout", 0 0, L_0x7fa7b74cb880;  1 drivers
v0x7fa7b74ac030_0 .net "sum", 0 0, L_0x7fa7b74cb4a0;  1 drivers
L_0x7fa7b74cab20 .concat [ 1 1 1 0], L_0x7fa7b74cb310, L_0x7fa7b74cbc00, L_0x7fa7b74cb9e0;
L_0x7fa7b74cb4a0 .reduce/xor L_0x7fa7b74cab20;
S_0x7fa7b74ac140 .scope generate, "loop_gen_block[11]" "loop_gen_block[11]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74ac2f0 .param/l "i" 0 4 19, +C4<01011>;
S_0x7fa7b74ac370 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74ac140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74cb5b0 .functor AND 1, L_0x7fa7b74cc320, L_0x7fa7b74cc440, C4<1>, C4<1>;
L_0x7fa7b74cbf90 .functor AND 1, L_0x7fa7b74cc320, L_0x7fa7b74cbda0, C4<1>, C4<1>;
L_0x7fa7b74cc040 .functor OR 1, L_0x7fa7b74cb5b0, L_0x7fa7b74cbf90, C4<0>, C4<0>;
L_0x7fa7b74cc130 .functor AND 1, L_0x7fa7b74cc440, L_0x7fa7b74cbda0, C4<1>, C4<1>;
L_0x7fa7b74cc1c0 .functor OR 1, L_0x7fa7b74cc040, L_0x7fa7b74cc130, C4<0>, C4<0>;
v0x7fa7b74ac5d0_0 .net *"_s0", 2 0, L_0x7fa7b74cbb00;  1 drivers
v0x7fa7b74ac670_0 .net *"_s10", 0 0, L_0x7fa7b74cc130;  1 drivers
v0x7fa7b74ac710_0 .net *"_s4", 0 0, L_0x7fa7b74cb5b0;  1 drivers
v0x7fa7b74ac7c0_0 .net *"_s6", 0 0, L_0x7fa7b74cbf90;  1 drivers
v0x7fa7b74ac870_0 .net *"_s8", 0 0, L_0x7fa7b74cc040;  1 drivers
v0x7fa7b74ac960_0 .net "a", 0 0, L_0x7fa7b74cc320;  1 drivers
v0x7fa7b74aca00_0 .net "b", 0 0, L_0x7fa7b74cc440;  1 drivers
v0x7fa7b74acaa0_0 .net "cin", 0 0, L_0x7fa7b74cbda0;  1 drivers
v0x7fa7b74acb40_0 .net "cout", 0 0, L_0x7fa7b74cc1c0;  1 drivers
v0x7fa7b74acc50_0 .net "sum", 0 0, L_0x7fa7b74cbeb0;  1 drivers
L_0x7fa7b74cbb00 .concat [ 1 1 1 0], L_0x7fa7b74cbda0, L_0x7fa7b74cc440, L_0x7fa7b74cc320;
L_0x7fa7b74cbeb0 .reduce/xor L_0x7fa7b74cbb00;
S_0x7fa7b74acd60 .scope generate, "loop_gen_block[12]" "loop_gen_block[12]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74acf10 .param/l "i" 0 4 19, +C4<01100>;
S_0x7fa7b74acf90 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74acd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74cbe40 .functor AND 1, L_0x7fa7b74ccc30, L_0x7fa7b74cc560, C4<1>, C4<1>;
L_0x7fa7b74cc880 .functor AND 1, L_0x7fa7b74ccc30, L_0x7fa7b74cce80, C4<1>, C4<1>;
L_0x7fa7b74cc930 .functor OR 1, L_0x7fa7b74cbe40, L_0x7fa7b74cc880, C4<0>, C4<0>;
L_0x7fa7b74cca40 .functor AND 1, L_0x7fa7b74cc560, L_0x7fa7b74cce80, C4<1>, C4<1>;
L_0x7fa7b74ccad0 .functor OR 1, L_0x7fa7b74cc930, L_0x7fa7b74cca40, C4<0>, C4<0>;
v0x7fa7b74ad1f0_0 .net *"_s0", 2 0, L_0x7fa7b74cc700;  1 drivers
v0x7fa7b74ad290_0 .net *"_s10", 0 0, L_0x7fa7b74cca40;  1 drivers
v0x7fa7b74ad330_0 .net *"_s4", 0 0, L_0x7fa7b74cbe40;  1 drivers
v0x7fa7b74ad3e0_0 .net *"_s6", 0 0, L_0x7fa7b74cc880;  1 drivers
v0x7fa7b74ad490_0 .net *"_s8", 0 0, L_0x7fa7b74cc930;  1 drivers
v0x7fa7b74ad580_0 .net "a", 0 0, L_0x7fa7b74ccc30;  1 drivers
v0x7fa7b74ad620_0 .net "b", 0 0, L_0x7fa7b74cc560;  1 drivers
v0x7fa7b74ad6c0_0 .net "cin", 0 0, L_0x7fa7b74cce80;  1 drivers
v0x7fa7b74ad760_0 .net "cout", 0 0, L_0x7fa7b74ccad0;  1 drivers
v0x7fa7b74ad870_0 .net "sum", 0 0, L_0x7fa7b74cc7a0;  1 drivers
L_0x7fa7b74cc700 .concat [ 1 1 1 0], L_0x7fa7b74cce80, L_0x7fa7b74cc560, L_0x7fa7b74ccc30;
L_0x7fa7b74cc7a0 .reduce/xor L_0x7fa7b74cc700;
S_0x7fa7b74ad980 .scope generate, "loop_gen_block[13]" "loop_gen_block[13]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74adb30 .param/l "i" 0 4 19, +C4<01101>;
S_0x7fa7b74adbb0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74ad980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74ccdf0 .functor AND 1, L_0x7fa7b74cd550, L_0x7fa7b74cd670, C4<1>, C4<1>;
L_0x7fa7b74cd1c0 .functor AND 1, L_0x7fa7b74cd550, L_0x7fa7b74ccfa0, C4<1>, C4<1>;
L_0x7fa7b74cd270 .functor OR 1, L_0x7fa7b74ccdf0, L_0x7fa7b74cd1c0, C4<0>, C4<0>;
L_0x7fa7b74cd360 .functor AND 1, L_0x7fa7b74cd670, L_0x7fa7b74ccfa0, C4<1>, C4<1>;
L_0x7fa7b74cd3f0 .functor OR 1, L_0x7fa7b74cd270, L_0x7fa7b74cd360, C4<0>, C4<0>;
v0x7fa7b74ade10_0 .net *"_s0", 2 0, L_0x7fa7b74ccd50;  1 drivers
v0x7fa7b74adeb0_0 .net *"_s10", 0 0, L_0x7fa7b74cd360;  1 drivers
v0x7fa7b74adf50_0 .net *"_s4", 0 0, L_0x7fa7b74ccdf0;  1 drivers
v0x7fa7b74ae000_0 .net *"_s6", 0 0, L_0x7fa7b74cd1c0;  1 drivers
v0x7fa7b74ae0b0_0 .net *"_s8", 0 0, L_0x7fa7b74cd270;  1 drivers
v0x7fa7b74ae1a0_0 .net "a", 0 0, L_0x7fa7b74cd550;  1 drivers
v0x7fa7b74ae240_0 .net "b", 0 0, L_0x7fa7b74cd670;  1 drivers
v0x7fa7b74ae2e0_0 .net "cin", 0 0, L_0x7fa7b74ccfa0;  1 drivers
v0x7fa7b74ae380_0 .net "cout", 0 0, L_0x7fa7b74cd3f0;  1 drivers
v0x7fa7b74ae490_0 .net "sum", 0 0, L_0x7fa7b74cd0e0;  1 drivers
L_0x7fa7b74ccd50 .concat [ 1 1 1 0], L_0x7fa7b74ccfa0, L_0x7fa7b74cd670, L_0x7fa7b74cd550;
L_0x7fa7b74cd0e0 .reduce/xor L_0x7fa7b74ccd50;
S_0x7fa7b74ae5a0 .scope generate, "loop_gen_block[14]" "loop_gen_block[14]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74ae750 .param/l "i" 0 4 19, +C4<01110>;
S_0x7fa7b74ae7d0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74ae5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74cda20 .functor AND 1, L_0x7fa7b74cde60, L_0x7fa7b74cd790, C4<1>, C4<1>;
L_0x7fa7b74cdad0 .functor AND 1, L_0x7fa7b74cde60, L_0x7fa7b74ce0e0, C4<1>, C4<1>;
L_0x7fa7b74cdb80 .functor OR 1, L_0x7fa7b74cda20, L_0x7fa7b74cdad0, C4<0>, C4<0>;
L_0x7fa7b74cdc70 .functor AND 1, L_0x7fa7b74cd790, L_0x7fa7b74ce0e0, C4<1>, C4<1>;
L_0x7fa7b74cdd00 .functor OR 1, L_0x7fa7b74cdb80, L_0x7fa7b74cdc70, C4<0>, C4<0>;
v0x7fa7b74aea30_0 .net *"_s0", 2 0, L_0x7fa7b74cd8e0;  1 drivers
v0x7fa7b74aead0_0 .net *"_s10", 0 0, L_0x7fa7b74cdc70;  1 drivers
v0x7fa7b74aeb70_0 .net *"_s4", 0 0, L_0x7fa7b74cda20;  1 drivers
v0x7fa7b74aec20_0 .net *"_s6", 0 0, L_0x7fa7b74cdad0;  1 drivers
v0x7fa7b74aecd0_0 .net *"_s8", 0 0, L_0x7fa7b74cdb80;  1 drivers
v0x7fa7b74aedc0_0 .net "a", 0 0, L_0x7fa7b74cde60;  1 drivers
v0x7fa7b74aee60_0 .net "b", 0 0, L_0x7fa7b74cd790;  1 drivers
v0x7fa7b74aef00_0 .net "cin", 0 0, L_0x7fa7b74ce0e0;  1 drivers
v0x7fa7b74aefa0_0 .net "cout", 0 0, L_0x7fa7b74cdd00;  1 drivers
v0x7fa7b74af0b0_0 .net "sum", 0 0, L_0x7fa7b74cd980;  1 drivers
L_0x7fa7b74cd8e0 .concat [ 1 1 1 0], L_0x7fa7b74ce0e0, L_0x7fa7b74cd790, L_0x7fa7b74cde60;
L_0x7fa7b74cd980 .reduce/xor L_0x7fa7b74cd8e0;
S_0x7fa7b74af1c0 .scope generate, "loop_gen_block[15]" "loop_gen_block[15]" 4 19, 4 19 0, S_0x7fa7b74a3800;
 .timescale 0 0;
P_0x7fa7b74af370 .param/l "i" 0 4 19, +C4<01111>;
S_0x7fa7b74af3f0 .scope module, "my_adder" "FULL_ADDER" 4 20, 5 5 0, S_0x7fa7b74af1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa7b74ce370 .functor AND 1, L_0x7fa7b74cecc0, L_0x7fa7b74ce200, C4<1>, C4<1>;
L_0x7fa7b74ce3e0 .functor AND 1, L_0x7fa7b74cecc0, L_0x7fa7b74c9f40, C4<1>, C4<1>;
L_0x7fa7b74ce490 .functor OR 1, L_0x7fa7b74ce370, L_0x7fa7b74ce3e0, C4<0>, C4<0>;
L_0x7fa7b74ce5a0 .functor AND 1, L_0x7fa7b74ce200, L_0x7fa7b74c9f40, C4<1>, C4<1>;
L_0x7fa7b74ce630 .functor OR 1, L_0x7fa7b74ce490, L_0x7fa7b74ce5a0, C4<0>, C4<0>;
v0x7fa7b74af650_0 .net *"_s0", 2 0, L_0x7fa7b74cdf80;  1 drivers
v0x7fa7b74af6f0_0 .net *"_s10", 0 0, L_0x7fa7b74ce5a0;  1 drivers
v0x7fa7b74af790_0 .net *"_s4", 0 0, L_0x7fa7b74ce370;  1 drivers
v0x7fa7b74af840_0 .net *"_s6", 0 0, L_0x7fa7b74ce3e0;  1 drivers
v0x7fa7b74af8f0_0 .net *"_s8", 0 0, L_0x7fa7b74ce490;  1 drivers
v0x7fa7b74af9e0_0 .net "a", 0 0, L_0x7fa7b74cecc0;  1 drivers
v0x7fa7b74afa80_0 .net "b", 0 0, L_0x7fa7b74ce200;  1 drivers
v0x7fa7b74afb20_0 .net "cin", 0 0, L_0x7fa7b74c9f40;  1 drivers
v0x7fa7b74afbc0_0 .net "cout", 0 0, L_0x7fa7b74ce630;  1 drivers
v0x7fa7b74afcd0_0 .net "sum", 0 0, L_0x7fa7b74ce020;  1 drivers
L_0x7fa7b74cdf80 .concat [ 1 1 1 0], L_0x7fa7b74c9f40, L_0x7fa7b74ce200, L_0x7fa7b74cecc0;
L_0x7fa7b74ce020 .reduce/xor L_0x7fa7b74cdf80;
S_0x7fa7b74b09d0 .scope module, "c" "MULTIPLIER_N_BIT" 3 52, 7 1 0, S_0x7fa7b741bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7fa7b74b0ba0 .param/l "MSB" 1 7 3, +C4<000000000000000000000000000001111>;
P_0x7fa7b74b0be0 .param/l "size" 0 7 2, +C4<00000000000000000000000000010000>;
L_0x7fa7b74d02a0 .functor XNOR 1, L_0x7fa7b74d0120, L_0x7fa7b74d01c0, C4<0>, C4<0>;
L_0x7fa7b74d0520 .functor XOR 1, L_0x7fa7b74d0390, L_0x7fa7b74d0430, C4<0>, C4<0>;
L_0x7fa7b74d05d0 .functor AND 1, L_0x7fa7b74d02a0, L_0x7fa7b74d0520, C4<1>, C4<1>;
L_0x10aaa0758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b0dd0_0 .net *"_s10", 0 0, L_0x10aaa0758;  1 drivers
v0x7fa7b74b0e60_0 .net *"_s12", 16 0, L_0x7fa7b74d0000;  1 drivers
v0x7fa7b74b0ef0_0 .net *"_s14", 0 0, L_0x7fa7b74d0120;  1 drivers
v0x7fa7b74b0f90_0 .net *"_s16", 0 0, L_0x7fa7b74d01c0;  1 drivers
v0x7fa7b74b1040_0 .net *"_s17", 0 0, L_0x7fa7b74d02a0;  1 drivers
v0x7fa7b74b1120_0 .net *"_s20", 0 0, L_0x7fa7b74d0390;  1 drivers
v0x7fa7b74b11d0_0 .net *"_s22", 0 0, L_0x7fa7b74d0430;  1 drivers
v0x7fa7b74b1280_0 .net *"_s23", 0 0, L_0x7fa7b74d0520;  1 drivers
v0x7fa7b74b1330_0 .net *"_s3", 16 0, L_0x7fa7b74cfe40;  1 drivers
L_0x10aaa0710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b1440_0 .net *"_s6", 0 0, L_0x10aaa0710;  1 drivers
v0x7fa7b74b14f0_0 .net *"_s7", 16 0, L_0x7fa7b74cff20;  1 drivers
v0x7fa7b74b15a0_0 .net "cout", 0 0, L_0x7fa7b74cfcc0;  1 drivers
v0x7fa7b74b1640_0 .net "in_a", 15 0, v0x7fa7b74b62b0_0;  alias, 1 drivers
v0x7fa7b74b16e0_0 .net "in_b", 15 0, v0x7fa7b74b6480_0;  alias, 1 drivers
v0x7fa7b74b1780_0 .net "out", 15 0, L_0x7fa7b74cfd60;  alias, 1 drivers
v0x7fa7b74b1830_0 .net "overflow", 0 0, L_0x7fa7b74d05d0;  1 drivers
L_0x7fa7b74cfcc0 .part L_0x7fa7b74d0000, 16, 1;
L_0x7fa7b74cfd60 .part L_0x7fa7b74d0000, 0, 16;
L_0x7fa7b74cfe40 .concat [ 16 1 0 0], v0x7fa7b74b62b0_0, L_0x10aaa0710;
L_0x7fa7b74cff20 .concat [ 16 1 0 0], v0x7fa7b74b6480_0, L_0x10aaa0758;
L_0x7fa7b74d0000 .arith/mult 17, L_0x7fa7b74cfe40, L_0x7fa7b74cff20;
L_0x7fa7b74d0120 .part v0x7fa7b74b62b0_0, 15, 1;
L_0x7fa7b74d01c0 .part v0x7fa7b74b6480_0, 15, 1;
L_0x7fa7b74d0390 .part v0x7fa7b74b62b0_0, 15, 1;
L_0x7fa7b74d0430 .part L_0x7fa7b74cfd60, 15, 1;
S_0x7fa7b74b1950 .scope module, "d" "OR_BITWISE_N_BIT" 3 53, 8 1 0, S_0x7fa7b741bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in_a"
    .port_info 2 /INPUT 16 "in_b"
P_0x7fa7b74b1b00 .param/l "size" 0 8 2, +C4<00000000000000000000000000010000>;
L_0x7fa7b74d07e0 .functor OR 16, v0x7fa7b74b62b0_0, v0x7fa7b74b6480_0, C4<0000000000000000>, C4<0000000000000000>;
v0x7fa7b74b1c50_0 .net "in_a", 15 0, v0x7fa7b74b62b0_0;  alias, 1 drivers
v0x7fa7b74b1cf0_0 .net "in_b", 15 0, v0x7fa7b74b6480_0;  alias, 1 drivers
v0x7fa7b74b1d90_0 .net "out", 15 0, L_0x7fa7b74d07e0;  alias, 1 drivers
S_0x7fa7b74b1e60 .scope module, "e" "AND_BITWISE_N_BIT" 3 54, 9 1 0, S_0x7fa7b741bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in_a"
    .port_info 2 /INPUT 16 "in_b"
P_0x7fa7b74b2050 .param/l "size" 0 9 2, +C4<00000000000000000000000000010000>;
L_0x7fa7b74d0890 .functor AND 16, v0x7fa7b74b62b0_0, v0x7fa7b74b6480_0, C4<1111111111111111>, C4<1111111111111111>;
v0x7fa7b74b21a0_0 .net "in_a", 15 0, v0x7fa7b74b62b0_0;  alias, 1 drivers
v0x7fa7b74b2250_0 .net "in_b", 15 0, v0x7fa7b74b6480_0;  alias, 1 drivers
v0x7fa7b74b22f0_0 .net "out", 15 0, L_0x7fa7b74d0890;  alias, 1 drivers
S_0x7fa7b74b23c0 .scope module, "f" "XOR_BITWISE_N_BIT" 3 55, 10 1 0, S_0x7fa7b741bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in_a"
    .port_info 2 /INPUT 16 "in_b"
P_0x7fa7b74b2570 .param/l "size" 0 10 2, +C4<00000000000000000000000000010000>;
L_0x7fa7b74d0940 .functor XOR 16, v0x7fa7b74b62b0_0, v0x7fa7b74b6480_0, C4<0000000000000000>, C4<0000000000000000>;
v0x7fa7b74b26e0_0 .net "in_a", 15 0, v0x7fa7b74b62b0_0;  alias, 1 drivers
v0x7fa7b74b2790_0 .net "in_b", 15 0, v0x7fa7b74b6480_0;  alias, 1 drivers
v0x7fa7b74b2830_0 .net "out", 15 0, L_0x7fa7b74d0940;  alias, 1 drivers
S_0x7fa7b74b28c0 .scope module, "g" "RIGHT_SHIFTER_N_BIT" 3 56, 11 1 0, S_0x7fa7b741bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 16 "in_a"
    .port_info 3 /INPUT 5 "shift"
P_0x7fa7b74b2a70 .param/l "m" 0 11 3, +C4<00000000000000000000000000000101>;
P_0x7fa7b74b2ab0 .param/l "size" 0 11 2, +C4<00000000000000000000000000010000>;
v0x7fa7b74b2c90_0 .net *"_s2", 31 0, L_0x7fa7b74d0ad0;  1 drivers
L_0x10aaa07a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b2d50_0 .net *"_s5", 26 0, L_0x10aaa07a0;  1 drivers
L_0x10aaa07e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b2df0_0 .net/2u *"_s6", 31 0, L_0x10aaa07e8;  1 drivers
v0x7fa7b74b2e80_0 .net *"_s8", 31 0, L_0x7fa7b74d0bb0;  1 drivers
v0x7fa7b74b2f10_0 .net "cout", 0 0, L_0x7fa7b74d0cf0;  1 drivers
v0x7fa7b74b2fe0_0 .net "in_a", 15 0, v0x7fa7b74b62b0_0;  alias, 1 drivers
v0x7fa7b74b3070_0 .net "out", 15 0, L_0x7fa7b74d09f0;  alias, 1 drivers
v0x7fa7b74b3120_0 .net "shift", 4 0, v0x7fa7b74b5230_0;  alias, 1 drivers
L_0x7fa7b74d09f0 .shift/r 16, v0x7fa7b74b62b0_0, v0x7fa7b74b5230_0;
L_0x7fa7b74d0ad0 .concat [ 5 27 0 0], v0x7fa7b74b5230_0, L_0x10aaa07a0;
L_0x7fa7b74d0bb0 .arith/sub 32, L_0x7fa7b74d0ad0, L_0x10aaa07e8;
L_0x7fa7b74d0cf0 .part/v v0x7fa7b74b62b0_0, L_0x7fa7b74d0bb0, 1;
S_0x7fa7b74b3210 .scope module, "h" "LEFT_SHIFTER_N_BIT" 3 57, 12 1 0, S_0x7fa7b741bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 16 "in_a"
    .port_info 3 /INPUT 5 "shift"
P_0x7fa7b74b33c0 .param/l "m" 0 12 3, +C4<00000000000000000000000000000101>;
P_0x7fa7b74b3400 .param/l "size" 0 12 2, +C4<00000000000000000000000000010000>;
L_0x10aaa0830 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b35e0_0 .net/2u *"_s2", 31 0, L_0x10aaa0830;  1 drivers
v0x7fa7b74b36a0_0 .net *"_s4", 31 0, L_0x7fa7b74d0eb0;  1 drivers
L_0x10aaa0878 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b3740_0 .net *"_s7", 26 0, L_0x10aaa0878;  1 drivers
v0x7fa7b74b37d0_0 .net *"_s8", 31 0, L_0x7fa7b74d1050;  1 drivers
v0x7fa7b74b3860_0 .net "cout", 0 0, L_0x7fa7b74d1150;  1 drivers
v0x7fa7b74b3930_0 .net "in_a", 15 0, v0x7fa7b74b62b0_0;  alias, 1 drivers
v0x7fa7b74b3ac0_0 .net "out", 15 0, L_0x7fa7b74d0dd0;  alias, 1 drivers
v0x7fa7b74b3b50_0 .net "shift", 4 0, v0x7fa7b74b5230_0;  alias, 1 drivers
L_0x7fa7b74d0dd0 .shift/l 16, v0x7fa7b74b62b0_0, v0x7fa7b74b5230_0;
L_0x7fa7b74d0eb0 .concat [ 5 27 0 0], v0x7fa7b74b5230_0, L_0x10aaa0878;
L_0x7fa7b74d1050 .arith/sub 32, L_0x10aaa0830, L_0x7fa7b74d0eb0;
L_0x7fa7b74d1150 .part/v v0x7fa7b74b62b0_0, L_0x7fa7b74d1050, 1;
S_0x7fa7b74b3c10 .scope module, "i" "RIGHT_ROTATER_N_BIT" 3 58, 13 1 0, S_0x7fa7b741bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 16 "in_a"
    .port_info 3 /INPUT 5 "shift"
P_0x7fa7b74b3e40 .param/l "m" 0 13 3, +C4<00000000000000000000000000000101>;
P_0x7fa7b74b3e80 .param/l "size" 0 13 2, +C4<00000000000000000000000000010000>;
v0x7fa7b74b4000_0 .net *"_s1", 4 0, L_0x7fa7b74d1230;  1 drivers
v0x7fa7b74b40b0_0 .net *"_s3", 10 0, L_0x7fa7b74d12d0;  1 drivers
v0x7fa7b74b4150_0 .net "cout", 0 0, L_0x7fa7b74d14d0;  1 drivers
v0x7fa7b74b41e0_0 .net "in_a", 15 0, v0x7fa7b74b62b0_0;  alias, 1 drivers
v0x7fa7b74b4270_0 .net "out", 15 0, L_0x7fa7b74d1370;  alias, 1 drivers
o0x10aa74ae8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fa7b74b4320_0 .net "shift", 4 0, o0x10aa74ae8;  0 drivers
L_0x7fa7b74d1230 .part v0x7fa7b74b62b0_0, 0, 5;
L_0x7fa7b74d12d0 .part v0x7fa7b74b62b0_0, 5, 11;
L_0x7fa7b74d1370 .concat [ 11 5 0 0], L_0x7fa7b74d12d0, L_0x7fa7b74d1230;
L_0x7fa7b74d14d0 .part v0x7fa7b74b62b0_0, 4, 1;
S_0x7fa7b74b4fa0 .scope module, "DECODER" "DECODER" 2 106, 14 18 0, S_0x7fa7b743ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "raw_instruction"
    .port_info 1 /OUTPUT 2 "condition"
    .port_info 2 /OUTPUT 4 "op_code"
    .port_info 3 /OUTPUT 3 "dest_reg"
    .port_info 4 /OUTPUT 3 "source_reg_one"
    .port_info 5 /OUTPUT 3 "source_reg_two"
    .port_info 6 /OUTPUT 5 "bits_to_shift"
    .port_info 7 /INPUT 1 "clk"
v0x7fa7b74b5230_0 .var "bits_to_shift", 4 0;
v0x7fa7b74b52e0_0 .net "clk", 0 0, L_0x7fa7b74baa90;  alias, 1 drivers
v0x7fa7b74b5380_0 .var "condition", 1 0;
v0x7fa7b74b5440_0 .var "dest_reg", 2 0;
v0x7fa7b74b54f0_0 .var "op_code", 3 0;
v0x7fa7b74b55d0_0 .net "raw_instruction", 15 0, L_0x7fa7b74d1af0;  alias, 1 drivers
v0x7fa7b74b5670_0 .var "source_reg_one", 2 0;
v0x7fa7b74b5720_0 .var "source_reg_two", 2 0;
E_0x7fa7b74b5200 .event posedge, v0x7fa7b74b52e0_0;
S_0x7fa7b74b5890 .scope module, "RAM_i" "RAM" 2 134, 15 1 0, S_0x7fa7b743ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 3 "out_data_1_sel"
    .port_info 2 /INPUT 3 "out_data_2_sel"
    .port_info 3 /INPUT 3 "in_data_1_sel"
    .port_info 4 /OUTPUT 16 "out_data_1"
    .port_info 5 /OUTPUT 16 "out_data_2"
    .port_info 6 /INPUT 16 "in_data_1"
    .port_info 7 /INPUT 1 "ce"
    .port_info 8 /INPUT 1 "rr"
    .port_info 9 /INPUT 1 "clk"
P_0x7fa7b74b5a60 .param/l "add_length" 0 15 16, +C4<00000000000000000000000000000011>;
P_0x7fa7b74b5aa0 .param/l "mem_length" 0 15 15, +C4<00000000000000000000000000001000>;
P_0x7fa7b74b5ae0 .param/l "mem_width" 0 15 14, +C4<00000000000000000000000000010000>;
v0x7fa7b74b5e40_0 .net "ce", 0 0, v0x7fa7b74b93b0_0;  1 drivers
o0x10aa75298 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa7b74b5ef0_0 .net "clk", 0 0, o0x10aa75298;  0 drivers
v0x7fa7b74b5f90_0 .var/i "i", 31 0;
v0x7fa7b74b6020_0 .net "in_data_1", 15 0, v0x7fa7b74b4410_0;  alias, 1 drivers
o0x10aa752f8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fa7b74b60b0_0 .net "in_data_1_sel", 2 0, o0x10aa752f8;  0 drivers
v0x7fa7b74b6180_0 .net "load", 0 0, v0x7fa7b74b8fb0_0;  1 drivers
v0x7fa7b74b6210 .array "mem", 7 0, 15 0;
v0x7fa7b74b62b0_0 .var "out_data_1", 15 0;
v0x7fa7b74b6350_0 .net "out_data_1_sel", 2 0, v0x7fa7b74b5670_0;  alias, 1 drivers
v0x7fa7b74b6480_0 .var "out_data_2", 15 0;
v0x7fa7b74b6510_0 .net "out_data_2_sel", 2 0, v0x7fa7b74b5720_0;  alias, 1 drivers
v0x7fa7b74b65a0_0 .net "rr", 0 0, L_0x7fa7b74ba060;  alias, 1 drivers
E_0x7fa7b74b5dc0 .event posedge, v0x7fa7b74b6180_0;
E_0x7fa7b74b5e00 .event posedge, v0x7fa7b74b5ef0_0;
S_0x7fa7b74b6700 .scope module, "ROM" "ROM" 2 104, 16 3 0, S_0x7fa7b743ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address"
    .port_info 1 /OUTPUT 16 "data"
    .port_info 2 /INPUT 1 "ce"
P_0x7fa7b74b6860 .param/l "add_length" 0 16 11, +C4<00000000000000000000000000000011>;
P_0x7fa7b74b68a0 .param/l "mem_length" 0 16 10, +C4<00000000000000000000000000010000>;
P_0x7fa7b74b68e0 .param/l "mem_width" 0 16 9, +C4<00000000000000000000000000010000>;
L_0x7fa7b74d1af0 .functor BUFT 16, L_0x7fa7b74bb590, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fa7b74b6b30_0 .net *"_s0", 15 0, L_0x7fa7b74bb590;  1 drivers
v0x7fa7b74b6bf0_0 .net *"_s2", 5 0, L_0x7fa7b74bb630;  1 drivers
L_0x10aaa05a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b6c90_0 .net *"_s5", 2 0, L_0x10aaa05a8;  1 drivers
v0x7fa7b74b6d20_0 .net "address", 2 0, v0x7fa7b74b9300_0;  1 drivers
L_0x10aaa05f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa7b74b6db0_0 .net "ce", 0 0, L_0x10aaa05f0;  1 drivers
v0x7fa7b74b6e80_0 .net "data", 15 0, L_0x7fa7b74d1af0;  alias, 1 drivers
v0x7fa7b74b6f10 .array "mem", 15 0, 15 0;
L_0x7fa7b74bb590 .array/port v0x7fa7b74b6f10, L_0x7fa7b74bb630;
L_0x7fa7b74bb630 .concat [ 3 3 0 0], v0x7fa7b74b9300_0, L_0x10aaa05a8;
    .scope S_0x7fa7b74b6700;
T_0 ;
    %vpi_call 16 25 "$readmemb", "data.txt", v0x7fa7b74b6f10 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fa7b74b4fa0;
T_1 ;
    %wait E_0x7fa7b74b5200;
    %load/vec4 v0x7fa7b74b55d0_0;
    %parti/s 2, 14, 5;
    %assign/vec4 v0x7fa7b74b5380_0, 0;
    %load/vec4 v0x7fa7b74b55d0_0;
    %parti/s 4, 10, 5;
    %assign/vec4 v0x7fa7b74b54f0_0, 0;
    %load/vec4 v0x7fa7b74b55d0_0;
    %parti/s 3, 7, 4;
    %assign/vec4 v0x7fa7b74b5440_0, 0;
    %load/vec4 v0x7fa7b74b55d0_0;
    %parti/s 3, 4, 4;
    %assign/vec4 v0x7fa7b74b5670_0, 0;
    %load/vec4 v0x7fa7b74b55d0_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x7fa7b74b5720_0, 0;
    %load/vec4 v0x7fa7b74b55d0_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %assign/vec4 v0x7fa7b74b5230_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa7b741bb00;
T_2 ;
    %wait E_0x7fa7b7491d70;
    %load/vec4 v0x7fa7b74b4b90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fa7b74b46a0, 4;
    %store/vec4 v0x7fa7b74b4410_0, 0, 16;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa7b741bb00;
T_3 ;
    %wait E_0x7fa7b7491d70;
    %load/vec4 v0x7fa7b74b4b90_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fa7b74b4960_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fa7b74b48d0_0, 0, 1;
    %load/vec4 v0x7fa7b74b4cc0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fa7b74b4c20_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fa7b74b4b90_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa7b74b4b90_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fa7b74b4960_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7fa7b74b48d0_0, 0, 1;
    %load/vec4 v0x7fa7b74b4cc0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7fa7b74b4c20_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fa7b74b4b90_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fa7b74b4960_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7fa7b74b48d0_0, 0, 1;
    %load/vec4 v0x7fa7b74b4cc0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7fa7b74b4c20_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fa7b74b4b90_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fa7b74b4960_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7fa7b74b48d0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fa7b74b4b90_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x7fa7b74b4960_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7fa7b74b48d0_0, 0, 1;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7fa7b74b4b90_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x7fa7b74b4960_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x7fa7b74b48d0_0, 0, 1;
T_3.10 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa7b74b5890;
T_4 ;
    %wait E_0x7fa7b74b5e00;
    %load/vec4 v0x7fa7b74b5e40_0;
    %load/vec4 v0x7fa7b74b65a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fa7b74b6020_0;
    %load/vec4 v0x7fa7b74b60b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fa7b74b6210, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fa7b74b5890;
T_5 ;
    %wait E_0x7fa7b74b5e00;
    %load/vec4 v0x7fa7b74b5e40_0;
    %load/vec4 v0x7fa7b74b65a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x7fa7b74b6350_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fa7b74b6210, 4;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 65535, 16;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x7fa7b74b62b0_0, 0, 16;
    %load/vec4 v0x7fa7b74b5e40_0;
    %load/vec4 v0x7fa7b74b65a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x7fa7b74b6510_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fa7b74b6210, 4;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %pushi/vec4 0, 65535, 16;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v0x7fa7b74b6480_0, 0, 16;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa7b74b5890;
T_6 ;
    %wait E_0x7fa7b74b5dc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa7b74b5f90_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7fa7b74b5f90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x7fa7b74b5f90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7fa7b74b5f90_0;
    %store/vec4a v0x7fa7b74b6210, 4, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fa7b74b5f90_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fa7b74b6210, 4;
    %addi 1, 0, 16;
    %ix/getv/s 4, v0x7fa7b74b5f90_0;
    %store/vec4a v0x7fa7b74b6210, 4, 0;
T_6.3 ;
    %load/vec4 v0x7fa7b74b5f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa7b74b5f90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa7b743ece0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7b74b93b0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fa7b743ece0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7b74b8fb0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7fa7b743ece0;
T_9 ;
    %wait E_0x7fa7b743ef10;
    %load/vec4 v0x7fa7b74b9110_0;
    %assign/vec4 v0x7fa7b74b8d30_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fa7b743ece0;
T_10 ;
    %wait E_0x7fa7b749c400;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa7b74b9300_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa7b74b8d30_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7b74b8fb0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa7b743ece0;
T_11 ;
    %wait E_0x7fa7b749e580;
    %load/vec4 v0x7fa7b74b9300_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fa7b74b9300_0, 0, 3;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fa7b743ece0;
T_12 ;
    %vpi_call 2 147 "$monitor", $time, "current_state=%d", v0x7fa7b74b8d30_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./ALU/ALU.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/ADDER_N_BIT//ADDER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/FULL_ADDER//FULL_ADDER.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/SUBTRACTOR_N_BIT//SUBTRACTOR_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/MULTIPLIER_N_BIT//MULTIPLIER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/OR_BITWISE_N_BIT//OR_BITWISE_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/AND_BITWISE_N_BIT//AND_BITWISE_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/XOR_BITWISE_N_BIT//XOR_BITWISE_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/RIGHT_SHIFTER_N_BIT//RIGHT_SHIFTER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/LEFT_SHIFTER_N_BIT//LEFT_SHIFTER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/RIGHT_ROTATER_N_BIT//RIGHT_ROTATER_N_BIT.v";
    "./DECODER.v";
    "./RAM/RAM.v";
    "./ROM/ROM.v";
