{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541119653379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541119653380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 21:47:33 2018 " "Processing started: Thu Nov 01 21:47:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541119653380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541119653380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avalon_wrapper -c avalon_wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off avalon_wrapper -c avalon_wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541119653380 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541119654017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/superb_pwm/superb_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/superb_pwm/superb_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 superb_pwm-behavioral " "Found design unit 1: superb_pwm-behavioral" {  } { { "../common/superb_pwm/superb_pwm.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/superb_pwm/superb_pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654482 ""} { "Info" "ISGN_ENTITY_NAME" "1 superb_pwm " "Found entity 1: superb_pwm" {  } { { "../common/superb_pwm/superb_pwm.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/superb_pwm/superb_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/packages/log_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/packages/log_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_package " "Found design unit 1: log_package" {  } { { "../common/packages/log_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/packages/log_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 log_package-body " "Found design unit 2: log_package-body" {  } { { "../common/packages/log_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/packages/log_package.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/n_trigger_counter/n_trigger_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/n_trigger_counter/n_trigger_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_trigger_counter-behavioral " "Found design unit 1: n_trigger_counter-behavioral" {  } { { "../common/n_trigger_counter/n_trigger_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/n_trigger_counter/n_trigger_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654489 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_trigger_counter " "Found entity 1: n_trigger_counter" {  } { { "../common/n_trigger_counter/n_trigger_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/n_trigger_counter/n_trigger_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/n_register/n_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/n_register/n_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_register-behavioral " "Found design unit 1: n_register-behavioral" {  } { { "../common/n_register/n_register.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/n_register/n_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654493 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_register " "Found entity 1: n_register" {  } { { "../common/n_register/n_register.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/n_register/n_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/n_mux/mux_n_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/n_mux/mux_n_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_n_1-behavioral " "Found design unit 1: mux_n_1-behavioral" {  } { { "../common/n_mux/mux_n_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/n_mux/mux_n_1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654497 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_n_1 " "Found entity 1: mux_n_1" {  } { { "../common/n_mux/mux_n_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/n_mux/mux_n_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/n_counter/n_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/n_counter/n_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_counter-behavioral " "Found design unit 1: n_counter-behavioral" {  } { { "../common/n_counter/n_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/n_counter/n_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654501 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_counter " "Found entity 1: n_counter" {  } { { "../common/n_counter/n_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/n_counter/n_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/n_adder_sub/n_adder_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/n_adder_sub/n_adder_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_adder_sub-behavioral " "Found design unit 1: n_adder_sub-behavioral" {  } { { "../common/n_adder_sub/n_adder_sub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/n_adder_sub/n_adder_sub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654504 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_adder_sub " "Found entity 1: n_adder_sub" {  } { { "../common/n_adder_sub/n_adder_sub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/n_adder_sub/n_adder_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/mux_4_1/mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/mux_4_1/mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-behavioral " "Found design unit 1: mux_4_1-behavioral" {  } { { "../common/mux_4_1/mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654508 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "../common/mux_4_1/mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/int2fp/int2fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/int2fp/int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int2fp-behavioral " "Found design unit 1: int2fp-behavioral" {  } { { "../common/int2fp/int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/int2fp.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654512 ""} { "Info" "ISGN_ENTITY_NAME" "1 int2fp " "Found entity 1: int2fp" {  } { { "../common/int2fp/int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/int2fp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/int2fp/alt_int2fp.vhd 24 12 " "Found 24 design units, including 12 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/int2fp/alt_int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_int2fp_altbarrel_shift_brf-RTL " "Found design unit 1: alt_int2fp_altbarrel_shift_brf-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_int2fp_altpriority_encoder_3e8-RTL " "Found design unit 2: alt_int2fp_altpriority_encoder_3e8-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_int2fp_altpriority_encoder_6e8-RTL " "Found design unit 3: alt_int2fp_altpriority_encoder_6e8-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_int2fp_altpriority_encoder_be8-RTL " "Found design unit 4: alt_int2fp_altpriority_encoder_be8-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 447 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_int2fp_altpriority_encoder_rf8-RTL " "Found design unit 5: alt_int2fp_altpriority_encoder_rf8-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_int2fp_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_int2fp_altpriority_encoder_3v7-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_int2fp_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_int2fp_altpriority_encoder_6v7-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 602 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_int2fp_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_int2fp_altpriority_encoder_bv7-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_int2fp_altpriority_encoder_r08-RTL " "Found design unit 9: alt_int2fp_altpriority_encoder_r08-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 722 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_int2fp_altpriority_encoder_qb6-RTL " "Found design unit 10: alt_int2fp_altpriority_encoder_qb6-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_int2fp_altfp_convert_hvn-RTL " "Found design unit 11: alt_int2fp_altfp_convert_hvn-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 854 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_int2fp-RTL " "Found design unit 12: alt_int2fp-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 1450 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_int2fp_altbarrel_shift_brf " "Found entity 1: alt_int2fp_altbarrel_shift_brf" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_int2fp_altpriority_encoder_3e8 " "Found entity 2: alt_int2fp_altpriority_encoder_3e8" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_int2fp_altpriority_encoder_6e8 " "Found entity 3: alt_int2fp_altpriority_encoder_6e8" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_int2fp_altpriority_encoder_be8 " "Found entity 4: alt_int2fp_altpriority_encoder_be8" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_int2fp_altpriority_encoder_rf8 " "Found entity 5: alt_int2fp_altpriority_encoder_rf8" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_int2fp_altpriority_encoder_3v7 " "Found entity 6: alt_int2fp_altpriority_encoder_3v7" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_int2fp_altpriority_encoder_6v7 " "Found entity 7: alt_int2fp_altpriority_encoder_6v7" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_int2fp_altpriority_encoder_bv7 " "Found entity 8: alt_int2fp_altpriority_encoder_bv7" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_int2fp_altpriority_encoder_r08 " "Found entity 9: alt_int2fp_altpriority_encoder_r08" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_int2fp_altpriority_encoder_qb6 " "Found entity 10: alt_int2fp_altpriority_encoder_qb6" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_int2fp_altfp_convert_hvn " "Found entity 11: alt_int2fp_altfp_convert_hvn" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_int2fp " "Found entity 12: alt_int2fp" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/int2fp/alt_int2fp.vhd" 1438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/fpsum/fpsum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/fpsum/fpsum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpsum-behavioral " "Found design unit 1: fpsum-behavioral" {  } { { "../common/fpsum/fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/fpsum.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654576 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpsum " "Found entity 1: fpsum" {  } { { "../common/fpsum/fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/fpsum.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/fpsum/alt_fpaddsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/fpsum/alt_fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpaddsub_altbarrel_shift_h0e-RTL " "Found design unit 1: alt_fpaddsub_altbarrel_shift_h0e-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpaddsub_altbarrel_shift_6hb-RTL " "Found design unit 2: alt_fpaddsub_altbarrel_shift_6hb-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8-RTL " "Found design unit 3: alt_fpaddsub_altpriority_encoder_3e8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8-RTL " "Found design unit 4: alt_fpaddsub_altpriority_encoder_6e8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_fpaddsub_altpriority_encoder_be8-RTL " "Found design unit 5: alt_fpaddsub_altpriority_encoder_be8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_fpaddsub_altpriority_encoder_3v7-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_fpaddsub_altpriority_encoder_6v7-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_fpaddsub_altpriority_encoder_bv7-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_fpaddsub_altpriority_encoder_r08-RTL " "Found design unit 9: alt_fpaddsub_altpriority_encoder_r08-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8-RTL " "Found design unit 10: alt_fpaddsub_altpriority_encoder_rf8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6-RTL " "Found design unit 11: alt_fpaddsub_altpriority_encoder_qb6-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8-RTL " "Found design unit 12: alt_fpaddsub_altpriority_encoder_nh8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8-RTL " "Found design unit 13: alt_fpaddsub_altpriority_encoder_qh8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8-RTL " "Found design unit 14: alt_fpaddsub_altpriority_encoder_vh8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8-RTL " "Found design unit 15: alt_fpaddsub_altpriority_encoder_fj8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 alt_fpaddsub_altpriority_encoder_n28-RTL " "Found design unit 16: alt_fpaddsub_altpriority_encoder_n28-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 alt_fpaddsub_altpriority_encoder_q28-RTL " "Found design unit 17: alt_fpaddsub_altpriority_encoder_q28-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 alt_fpaddsub_altpriority_encoder_v28-RTL " "Found design unit 18: alt_fpaddsub_altpriority_encoder_v28-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 alt_fpaddsub_altpriority_encoder_f48-RTL " "Found design unit 19: alt_fpaddsub_altpriority_encoder_f48-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 alt_fpaddsub_altpriority_encoder_e48-RTL " "Found design unit 20: alt_fpaddsub_altpriority_encoder_e48-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 alt_fpaddsub_altfp_add_sub_n1o-RTL " "Found design unit 21: alt_fpaddsub_altfp_add_sub_n1o-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1552 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 alt_fpaddsub-RTL " "Found design unit 22: alt_fpaddsub-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 4929 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpaddsub_altbarrel_shift_h0e " "Found entity 1: alt_fpaddsub_altbarrel_shift_h0e" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpaddsub_altbarrel_shift_6hb " "Found entity 2: alt_fpaddsub_altbarrel_shift_6hb" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8 " "Found entity 3: alt_fpaddsub_altpriority_encoder_3e8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8 " "Found entity 4: alt_fpaddsub_altpriority_encoder_6e8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_fpaddsub_altpriority_encoder_be8 " "Found entity 5: alt_fpaddsub_altpriority_encoder_be8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7 " "Found entity 6: alt_fpaddsub_altpriority_encoder_3v7" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7 " "Found entity 7: alt_fpaddsub_altpriority_encoder_6v7" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7 " "Found entity 8: alt_fpaddsub_altpriority_encoder_bv7" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_fpaddsub_altpriority_encoder_r08 " "Found entity 9: alt_fpaddsub_altpriority_encoder_r08" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8 " "Found entity 10: alt_fpaddsub_altpriority_encoder_rf8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6 " "Found entity 11: alt_fpaddsub_altpriority_encoder_qb6" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8 " "Found entity 12: alt_fpaddsub_altpriority_encoder_nh8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8 " "Found entity 13: alt_fpaddsub_altpriority_encoder_qh8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8 " "Found entity 14: alt_fpaddsub_altpriority_encoder_vh8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8 " "Found entity 15: alt_fpaddsub_altpriority_encoder_fj8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "16 alt_fpaddsub_altpriority_encoder_n28 " "Found entity 16: alt_fpaddsub_altpriority_encoder_n28" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "17 alt_fpaddsub_altpriority_encoder_q28 " "Found entity 17: alt_fpaddsub_altpriority_encoder_q28" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "18 alt_fpaddsub_altpriority_encoder_v28 " "Found entity 18: alt_fpaddsub_altpriority_encoder_v28" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "19 alt_fpaddsub_altpriority_encoder_f48 " "Found entity 19: alt_fpaddsub_altpriority_encoder_f48" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "20 alt_fpaddsub_altpriority_encoder_e48 " "Found entity 20: alt_fpaddsub_altpriority_encoder_e48" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "21 alt_fpaddsub_altfp_add_sub_n1o " "Found entity 21: alt_fpaddsub_altfp_add_sub_n1o" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""} { "Info" "ISGN_ENTITY_NAME" "22 alt_fpaddsub " "Found entity 22: alt_fpaddsub" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpsum/alt_fpaddsub.vhd" 4911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpmult-behavioral " "Found design unit 1: fpmult-behavioral" {  } { { "../common/fpmult/fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpmult/fpmult.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654642 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpmult " "Found entity 1: fpmult" {  } { { "../common/fpmult/fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpmult/fpmult.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/fpmult/alt_fpmult.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/fpmult/alt_fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpmult_altfp_mult_0gr-RTL " "Found design unit 1: alt_fpmult_altfp_mult_0gr-RTL" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpmult/alt_fpmult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654700 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpmult-RTL " "Found design unit 2: alt_fpmult-RTL" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpmult/alt_fpmult.vhd" 1498 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654700 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpmult_altfp_mult_0gr " "Found entity 1: alt_fpmult_altfp_mult_0gr" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpmult/alt_fpmult.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654700 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpmult " "Found entity 2: alt_fpmult" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fpmult/alt_fpmult.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/fp2int/fp2int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/fp2int/fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp2int-behavioral " "Found design unit 1: fp2int-behavioral" {  } { { "../common/fp2int/fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fp2int/fp2int.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654703 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp2int " "Found entity 1: fp2int" {  } { { "../common/fp2int/fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fp2int/fp2int.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/fp2int/alt_fp2int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/fp2int/alt_fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fp2int_altbarrel_shift_9rf-RTL " "Found design unit 1: alt_fp2int_altbarrel_shift_9rf-RTL" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fp2int/alt_fp2int.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fp2int_altfp_convert_u3q-RTL " "Found design unit 2: alt_fp2int_altfp_convert_u3q-RTL" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fp2int/alt_fp2int.vhd" 359 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fp2int-RTL " "Found design unit 3: alt_fp2int-RTL" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fp2int/alt_fp2int.vhd" 1743 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654757 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fp2int_altbarrel_shift_9rf " "Found entity 1: alt_fp2int_altbarrel_shift_9rf" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fp2int/alt_fp2int.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654757 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fp2int_altfp_convert_u3q " "Found entity 2: alt_fp2int_altfp_convert_u3q" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fp2int/alt_fp2int.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654757 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fp2int " "Found entity 3: alt_fp2int" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/fp2int/alt_fp2int.vhd" 1728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/decoder_3_4/decoder_3_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/decoder_3_4/decoder_3_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3_4-behavioral " "Found design unit 1: decoder_3_4-behavioral" {  } { { "../common/decoder_3_4/decoder_3_4.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/decoder_3_4/decoder_3_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654760 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_4 " "Found entity 1: decoder_3_4" {  } { { "../common/decoder_3_4/decoder_3_4.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/decoder_3_4/decoder_3_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/common/decoder_2_4/decoder_2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/common/decoder_2_4/decoder_2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_4-behavioral " "Found design unit 1: decoder_2_4-behavioral" {  } { { "../common/decoder_2_4/decoder_2_4.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/decoder_2_4/decoder_2_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654765 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_4 " "Found entity 1: decoder_2_4" {  } { { "../common/decoder_2_4/decoder_2_4.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/decoder_2_4/decoder_2_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/operational_unit/operational_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/operational_unit/operational_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational_unit-behavioral " "Found design unit 1: operational_unit-behavioral" {  } { { "../operational_unit/operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/operational_unit/operational_unit.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654771 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational_unit " "Found entity 1: operational_unit" {  } { { "../operational_unit/operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/operational_unit/operational_unit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/pid_controller/pid_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/pid_controller/pid_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pid_controller-behavioral " "Found design unit 1: pid_controller-behavioral" {  } { { "../pid_controller/pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/pid_controller/pid_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654775 ""} { "Info" "ISGN_ENTITY_NAME" "1 pid_controller " "Found entity 1: pid_controller" {  } { { "../pid_controller/pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/pid_controller/pid_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/library/projeto/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/control_unit/control_unit.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654780 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_wrapper-behavioral " "Found design unit 1: avalon_wrapper-behavioral" {  } { { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654784 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_wrapper " "Found entity 1: avalon_wrapper" {  } { { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541119654784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541119654784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avalon_wrapper " "Elaborating entity \"avalon_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541119655049 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "128 96 avalon_wrapper.vhd(208) " "VHDL expression error at avalon_wrapper.vhd(208): expression has 128 elements, but must have 96 elements" {  } { { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 208 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1541119655055 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "a avalon_wrapper.vhd(202) " "VHDL error at avalon_wrapper.vhd(202): formal port or parameter \"a\" must have actual or default value" {  } { { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 202 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1541119655055 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1541119655055 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541119655456 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 01 21:47:35 2018 " "Processing ended: Thu Nov 01 21:47:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541119655456 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541119655456 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541119655456 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541119655456 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541119656099 ""}
