#-----------------------------------------------------------
# Vivado v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:30 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Mon Feb  9 21:52:21 2026
# Process ID         : 23848
# Current directory  : C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv
# Command line       : vivado.exe -mode batch -source run_sim.tcl
# Log file           : C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/vivado.log
# Journal file       : C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv\vivado.jou
# Running On         : rathSha
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 7883 MB
# Swap memory        : 14582 MB
# Total Virtual      : 22466 MB
# Available Virtual  : 5092 MB
#-----------------------------------------------------------
source run_sim.tcl
# create_project rvsoc_sim sim_output -part xc7a35tcpg236-1 -force
create_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 493.062 ; gain = 212.629
# set_property simulator_language Verilog [current_project]
# add_files ../rvsoc.v
# add_files ../rvsoc_wrapper.v
# add_files ../picorv32.v
# add_files ../simpleuart.v
# add_files ../spimemio.v
# add_files ../spiflash.v
# add_files data_proc_wrapper.v
# add_files data_proc.v
# add_files data_prod.v
# add_files -fileset sim_1 dataproc_tb.v
# set_property top dataproc_tb [get_filesets sim_1]
# set script_dir [file dirname [file normalize [info script]]]
# add_files -fileset sim_1 -norecurse $script_dir/firmware.hex
# add_files -fileset sim_1 -norecurse $script_dir/image.hex
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dataproc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/sim_output/rvsoc_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dataproc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/sim_output/rvsoc_sim.sim/sim_1/behav/xsim/firmware.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/sim_output/rvsoc_sim.sim/sim_1/behav/xsim/image.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/sim_output/rvsoc_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dataproc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/data_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/data_proc_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_proc_wrapper
WARNING: [VRFC 10-3380] identifier 'proc_ready_in' is used before its declaration [C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/data_proc_wrapper.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/data_prod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_prod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/rvsoc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rvsoc
INFO: [VRFC 10-311] analyzing module soc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/rvsoc_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rvsoc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/simpleuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpleuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/spiflash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiflash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/spimemio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spimemio
INFO: [VRFC 10-311] analyzing module spimemio_xfer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/dataproc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataproc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/sim_output/rvsoc_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/sim_output/rvsoc_sim.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dataproc_tb_behav xil_defaultlib.dataproc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dataproc_tb_behav xil_defaultlib.dataproc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.picorv32_pcpi_fast_mul
Compiling module xil_defaultlib.picorv32(COMPRESSED_ISA=1'b1,ENA...
Compiling module xil_defaultlib.spimemio_xfer
Compiling module xil_defaultlib.spimemio
Compiling module xil_defaultlib.simpleuart
Compiling module xil_defaultlib.data_prod
Compiling module xil_defaultlib.data_proc
Compiling module xil_defaultlib.data_proc_wrapper
Compiling module xil_defaultlib.soc_mem(WORDS=32768)
Compiling module xil_defaultlib.rvsoc(BARREL_SHIFTER=1'b0,ENABLE...
Compiling module xil_defaultlib.rvsoc_wrapper
Compiling module xil_defaultlib.spiflash
Compiling module xil_defaultlib.dataproc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dataproc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 498.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/srsha/Desktop/gh_Projects/IRIS-Labs-HW-Recs/dataproc_dv/sim_output/rvsoc_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dataproc_tb_behav -key {Behavioral:sim_1:Functional:dataproc_tb} -tclbatch {dataproc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source dataproc_tb.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dataproc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 498.281 ; gain = 5.219
# add_wave {{/*}}
# run 1ms
# close_sim -force
INFO: [Simtcl 6-16] Simulation closed
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  9 21:53:10 2026...
