# FIFO-Verification-using-UVM
This project implements and verifies a synchronous FIFO using SystemVerilog and UVM. The goal is to demonstrate a complete industry-style verification environment.
