#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jan 27 16:13:45 2019
# Process ID: 21184
# Current directory: D:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.runs/impl_1
# Command line: vivado.exe -log sd_fat32_controller_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source sd_fat32_controller_wrapper.tcl -notrace
# Log file: D:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.runs/impl_1/sd_fat32_controller_wrapper.vdi
# Journal file: D:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source sd_fat32_controller_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 558 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_mig_7series_0_1/sd_fat32_controller_mig_7series_0_1/user_design/constraints/sd_fat32_controller_mig_7series_0_1.xdc] for cell 'sd_fat32_controller_i/mig_7series_0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_mig_7series_0_1/sd_fat32_controller_mig_7series_0_1/user_design/constraints/sd_fat32_controller_mig_7series_0_1.xdc] for cell 'sd_fat32_controller_i/mig_7series_0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_mig_7series_0_1/sd_fat32_controller_mig_7series_0_1_board.xdc] for cell 'sd_fat32_controller_i/mig_7series_0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_mig_7series_0_1/sd_fat32_controller_mig_7series_0_1_board.xdc] for cell 'sd_fat32_controller_i/mig_7series_0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_clk_wiz_0_0/sd_fat32_controller_clk_wiz_0_0_board.xdc] for cell 'sd_fat32_controller_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_clk_wiz_0_0/sd_fat32_controller_clk_wiz_0_0_board.xdc] for cell 'sd_fat32_controller_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_clk_wiz_0_0/sd_fat32_controller_clk_wiz_0_0.xdc] for cell 'sd_fat32_controller_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_clk_wiz_0_0/sd_fat32_controller_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_clk_wiz_0_0/sd_fat32_controller_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1071.520 ; gain = 487.309
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_clk_wiz_0_0/sd_fat32_controller_clk_wiz_0_0.xdc] for cell 'sd_fat32_controller_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_axi_uartlite_0_0/sd_fat32_controller_axi_uartlite_0_0_board.xdc] for cell 'sd_fat32_controller_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_axi_uartlite_0_0/sd_fat32_controller_axi_uartlite_0_0_board.xdc] for cell 'sd_fat32_controller_i/axi_uartlite_0/U0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_axi_uartlite_0_0/sd_fat32_controller_axi_uartlite_0_0.xdc] for cell 'sd_fat32_controller_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_axi_uartlite_0_0/sd_fat32_controller_axi_uartlite_0_0.xdc] for cell 'sd_fat32_controller_i/axi_uartlite_0/U0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_microblaze_0_0/sd_fat32_controller_microblaze_0_0.xdc] for cell 'sd_fat32_controller_i/microblaze_0/U0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_microblaze_0_0/sd_fat32_controller_microblaze_0_0.xdc] for cell 'sd_fat32_controller_i/microblaze_0/U0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_dlmb_v10_0/sd_fat32_controller_dlmb_v10_0.xdc] for cell 'sd_fat32_controller_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_dlmb_v10_0/sd_fat32_controller_dlmb_v10_0.xdc] for cell 'sd_fat32_controller_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_ilmb_v10_0/sd_fat32_controller_ilmb_v10_0.xdc] for cell 'sd_fat32_controller_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_ilmb_v10_0/sd_fat32_controller_ilmb_v10_0.xdc] for cell 'sd_fat32_controller_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_mdm_1_0/sd_fat32_controller_mdm_1_0.xdc] for cell 'sd_fat32_controller_i/mdm_1/U0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_mdm_1_0/sd_fat32_controller_mdm_1_0.xdc] for cell 'sd_fat32_controller_i/mdm_1/U0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_rst_clk_wiz_0_100M_0/sd_fat32_controller_rst_clk_wiz_0_100M_0_board.xdc] for cell 'sd_fat32_controller_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_rst_clk_wiz_0_100M_0/sd_fat32_controller_rst_clk_wiz_0_100M_0_board.xdc] for cell 'sd_fat32_controller_i/rst_clk_wiz_0_100M'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_rst_clk_wiz_0_100M_0/sd_fat32_controller_rst_clk_wiz_0_100M_0.xdc] for cell 'sd_fat32_controller_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_rst_clk_wiz_0_100M_0/sd_fat32_controller_rst_clk_wiz_0_100M_0.xdc] for cell 'sd_fat32_controller_i/rst_clk_wiz_0_100M'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_rst_mig_7series_0_75M_0/sd_fat32_controller_rst_mig_7series_0_75M_0_board.xdc] for cell 'sd_fat32_controller_i/rst_mig_7series_0_75M'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_rst_mig_7series_0_75M_0/sd_fat32_controller_rst_mig_7series_0_75M_0_board.xdc] for cell 'sd_fat32_controller_i/rst_mig_7series_0_75M'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_rst_mig_7series_0_75M_0/sd_fat32_controller_rst_mig_7series_0_75M_0.xdc] for cell 'sd_fat32_controller_i/rst_mig_7series_0_75M'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_rst_mig_7series_0_75M_0/sd_fat32_controller_rst_mig_7series_0_75M_0.xdc] for cell 'sd_fat32_controller_i/rst_mig_7series_0_75M'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/sd_fat32_controller_PmodSD_0_1_board.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/sd_fat32_controller_PmodSD_0_1_board.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/src/PmodSD_axi_gpio_0_0/PmodSD_axi_gpio_0_0_board.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst/axi_gpio_sdcs/U0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/src/PmodSD_axi_gpio_0_0/PmodSD_axi_gpio_0_0_board.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst/axi_gpio_sdcs/U0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/src/PmodSD_axi_gpio_0_0/PmodSD_axi_gpio_0_0.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst/axi_gpio_sdcs/U0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/src/PmodSD_axi_gpio_0_0/PmodSD_axi_gpio_0_0.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst/axi_gpio_sdcs/U0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/src/PmodSD_axi_quad_spi_0_0/PmodSD_axi_quad_spi_0_0_board.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/src/PmodSD_axi_quad_spi_0_0/PmodSD_axi_quad_spi_0_0_board.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/src/PmodSD_axi_quad_spi_0_0/PmodSD_axi_quad_spi_0_0.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/src/PmodSD_axi_quad_spi_0_0/PmodSD_axi_quad_spi_0_0.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/src/PmodSD_pmod_bridge_0_0/PmodSD_pmod_bridge_0_0_board.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/src/PmodSD_pmod_bridge_0_0/PmodSD_pmod_bridge_0_0_board.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst/pmod_bridge_0/inst'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/src/PmodSD_axi_quad_spi_0_0/PmodSD_axi_quad_spi_0_0_clocks.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_PmodSD_0_1/src/PmodSD_axi_quad_spi_0_0/PmodSD_axi_quad_spi_0_0_clocks.xdc] for cell 'sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_auto_cc_0/sd_fat32_controller_auto_cc_0_clocks.xdc] for cell 'sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_auto_cc_0/sd_fat32_controller_auto_cc_0_clocks.xdc] for cell 'sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_auto_us_0/sd_fat32_controller_auto_us_0_clocks.xdc] for cell 'sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_auto_us_0/sd_fat32_controller_auto_us_0_clocks.xdc] for cell 'sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_auto_us_1/sd_fat32_controller_auto_us_1_clocks.xdc] for cell 'sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_auto_us_1/sd_fat32_controller_auto_us_1_clocks.xdc] for cell 'sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'sd_fat32_controller_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 317 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 194 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1075.137 ; gain = 863.844
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2018.03' and will expire in -302 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.332 . Memory (MB): peak = 1075.137 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 16ec38bfb

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11c841595

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1075.137 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 602 cells.
Phase 2 Constant Propagation | Checksum: 136d5d16f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1075.137 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_alu_carryin.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/ib_addr_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/ib_ready_MMU_or_not_if_fetch_in_progress.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/ib_addr_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/ib_ready_MMU_or_not_if_fetch_in_progress.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/mem_read_cache_miss_i.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/dcache_data_strobe_ii.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/dcache_data_strobe_iiii.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/dcache_data_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/dcache_data_strobe_iiii.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/dcache_data_strobe_ii.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/dcache_data_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/mem_read_cache_hit_direct.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/mem_read_cache_hit_direct.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/mem_read_cache_miss_i.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/iside_data_strobe_combined.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/iside_data_strobe_combined2.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/iside_data_strobe_combined.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/iside_data_strobe_combined2.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/word_is_valid.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/word_is_valid.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/word_is_valid.
WARNING: [Opt 31-6] Deleting driverless net: sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/mem_databus_ready.
INFO: [Opt 31-12] Eliminated 3863 unconnected nets.
INFO: [Opt 31-11] Eliminated 5054 unconnected cells.
Phase 3 Sweep | Checksum: 12c231725

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1075.137 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1075.137 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12c231725

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1075.137 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 1badc125a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1299.219 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1badc125a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1299.219 ; gain = 224.082
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1299.219 ; gain = 224.082
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1299.219 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.runs/impl_1/sd_fat32_controller_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2018.03' and will expire in -302 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1299.219 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: ed262510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.219 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: ed262510

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: ed262510

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: d39c25f9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bd45f136

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 203bfca59

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 29fd8e488

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 29fd8e488

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 29fd8e488

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 29fd8e488

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 29fd8e488

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 215970071

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 215970071

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21d560d95

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b2de646d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1b2de646d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1db944c79

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 28df79e8b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 2083c59bc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 2083c59bc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2083c59bc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2083c59bc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 2083c59bc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 26f921aff

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 26f921aff

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 2406c2685

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 2406c2685

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes

Phase 4.1.3.1.1.1 removeInstsFromShapes
Phase 4.1.3.1.1.1 removeInstsFromShapes | Checksum: 1d82a9fbe

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1d82a9fbe

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 12f521615

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 12f521615

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 12f521615

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 719e6145

Time (s): cpu = 00:01:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1299.219 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.372. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 719e6145

Time (s): cpu = 00:01:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 719e6145

Time (s): cpu = 00:01:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 719e6145

Time (s): cpu = 00:01:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 719e6145

Time (s): cpu = 00:01:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 719e6145

Time (s): cpu = 00:01:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 719e6145

Time (s): cpu = 00:01:14 ; elapsed = 00:01:00 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 719e6145

Time (s): cpu = 00:01:14 ; elapsed = 00:01:00 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 13ff37568

Time (s): cpu = 00:01:14 ; elapsed = 00:01:00 . Memory (MB): peak = 1299.219 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13ff37568

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 1299.219 ; gain = 0.000
Ending Placer Task | Checksum: e0d32e85

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 1299.219 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:02 . Memory (MB): peak = 1299.219 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1299.219 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1299.219 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1299.219 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1299.219 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2018.03' and will expire in -302 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c7fc4a6 ConstDB: 0 ShapeSum: d45369df RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e0905af9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e0905af9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1299.219 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e0905af9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1299.219 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1071d9cab

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1303.242 ; gain = 4.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.026 | TNS=-0.026 | WHS=-0.303 | THS=-395.132|

Phase 2 Router Initialization | Checksum: 1b7cf01d0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1307.496 ; gain = 8.277

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 168c9d3e7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1318.074 ; gain = 18.855

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1419
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1fbe790f8

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1318.074 ; gain = 18.855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.366 | TNS=-2.110 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 22171b3ea

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 1318.074 ; gain = 18.855

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1f4d4e048

Time (s): cpu = 00:01:09 ; elapsed = 00:00:50 . Memory (MB): peak = 1318.074 ; gain = 18.855
Phase 4.1.2 GlobIterForTiming | Checksum: 5dd98c32

Time (s): cpu = 00:01:09 ; elapsed = 00:00:50 . Memory (MB): peak = 1318.074 ; gain = 18.855
Phase 4.1 Global Iteration 0 | Checksum: 5dd98c32

Time (s): cpu = 00:01:09 ; elapsed = 00:00:50 . Memory (MB): peak = 1318.074 ; gain = 18.855

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 14d33dc21

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1318.074 ; gain = 18.855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.318 | TNS=-0.953 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1d104d912

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1318.074 ; gain = 18.855

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 226ea84c0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1318.074 ; gain = 18.855
Phase 4.2.2 GlobIterForTiming | Checksum: 1850c3446

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1318.074 ; gain = 18.855
Phase 4.2 Global Iteration 1 | Checksum: 1850c3446

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1318.074 ; gain = 18.855

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 29fda144c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 1318.074 ; gain = 18.855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.280 | TNS=-0.963 | WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 1c6417a4b

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 1318.074 ; gain = 18.855
Phase 4.3.2 GlobIterForTiming | Checksum: 27ecfd47c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 1318.074 ; gain = 18.855
Phase 4.3 Global Iteration 2 | Checksum: 27ecfd47c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 1318.074 ; gain = 18.855
Phase 4 Rip-up And Reroute | Checksum: 27ecfd47c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 1318.074 ; gain = 18.855

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 274bc2f12

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 1318.074 ; gain = 18.855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.273 | TNS=-0.881 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18b484000

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 1318.074 ; gain = 18.855

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18b484000

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 1318.074 ; gain = 18.855
Phase 5 Delay and Skew Optimization | Checksum: 18b484000

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 1318.074 ; gain = 18.855

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 16b3389a5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1318.074 ; gain = 18.855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.297 | TNS=-1.218 | WHS=0.032  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 11ce91b25

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1318.074 ; gain = 18.855

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.71946 %
  Global Horizontal Routing Utilization  = 3.37603 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
Phase 7 Route finalize | Checksum: 14622f05d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1318.074 ; gain = 18.855

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14622f05d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1318.074 ; gain = 18.855

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ef4f995f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 1318.074 ; gain = 18.855

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.297 | TNS=-1.218 | WHS=0.032  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ef4f995f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 1318.074 ; gain = 18.855
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 1318.074 ; gain = 18.855

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1318.074 ; gain = 18.855
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.074 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1318.074 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.runs/impl_1/sd_fat32_controller_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1318.074 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2018.03' and will expire in -302 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sd_pin10_iobuf/IBUF (in sd_pin10_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sd_pin4_iobuf/IBUF (in sd_pin4_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sd_pin7_iobuf/IBUF (in sd_pin7_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sd_pin8_iobuf/IBUF (in sd_pin8_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sd_pin9_iobuf/IBUF (in sd_pin9_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/pll_clk3_out on the sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'sd_fat32_controller_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_microblaze_0_0/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sd_fat32_controller_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1691.145 ; gain = 351.078
INFO: [Common 17-206] Exiting Vivado at Sun Jan 27 16:17:52 2019...
