{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616353298720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616353298733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 16:01:38 2021 " "Processing started: Sun Mar 21 16:01:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616353298733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353298733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semana1_T4BA2_desafio -c circuito_semana1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off semana1_T4BA2_desafio -c circuito_semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353298733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616353299411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616353299411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_2bits-comportamental " "Found design unit 1: contador_2bits-comportamental" {  } { { "contador_2bits.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_2bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319833 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_2bits " "Found entity 1: contador_2bits" {  } { { "contador_2bits.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_sort.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_sort.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_sort-arch " "Found design unit 1: random_sort-arch" {  } { { "random_sort.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319838 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_sort " "Found entity 1: random_sort" {  } { { "random_sort.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_projeto-circuito_projeto_arch " "Found design unit 1: circuito_projeto-circuito_projeto_arch" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319843 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_projeto " "Found entity 1: circuito_projeto" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-fsm " "Found design unit 1: unidade_controle-fsm" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/unidade_controle.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319848 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/unidade_controle.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_4bits-arch " "Found design unit 1: registrador_4bits-arch" {  } { { "registrador_4bits.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319853 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_4bits " "Found entity 1: registrador_4bits" {  } { { "registrador_4bits.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_2bits-arch " "Found design unit 1: registrador_2bits-arch" {  } { { "registrador_2bits.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_2bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319858 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_2bits " "Found entity 1: registrador_2bits" {  } { { "registrador_2bits.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_16x4.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ram_16x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_16x4-ram_mif " "Found design unit 1: ram_16x4-ram_mif" {  } { { "ram_16x4.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/ram_16x4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_16x4-ram_modelsim " "Found design unit 2: ram_16x4-ram_modelsim" {  } { { "ram_16x4.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/ram_16x4.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319862 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_16x4 " "Found entity 1: ram_16x4" {  } { { "ram_16x4.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/ram_16x4.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nivel_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nivel_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nivel_select-arch " "Found design unit 1: nivel_select-arch" {  } { { "nivel_select.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/nivel_select.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319867 ""} { "Info" "ISGN_ENTITY_NAME" "1 nivel_select " "Found entity 1: nivel_select" {  } { { "nivel_select.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/nivel_select.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/hexa7seg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319871 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/hexa7seg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados-estrutural " "Found design unit 1: fluxo_dados-estrutural" {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319876 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/edge_detector.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319881 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/edge_detector.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_timeout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_timeout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_timeout-comportamental " "Found design unit 1: contador_timeout-comportamental" {  } { { "contador_timeout.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_timeout.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319886 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_timeout " "Found entity 1: contador_timeout" {  } { { "contador_timeout.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_timeout.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_1s-comportamental " "Found design unit 1: contador_1s-comportamental" {  } { { "contador_1s.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_1s.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319890 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_1s " "Found entity 1: contador_1s" {  } { { "contador_1s.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_1s.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_163-comportamental " "Found design unit 1: contador_163-comportamental" {  } { { "contador_163.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_163.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319895 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_163.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_timeout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_timeout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_timeout-dataflow " "Found design unit 1: comparador_timeout-dataflow" {  } { { "comparador_timeout.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_timeout.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319900 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_timeout " "Found entity 1: comparador_timeout" {  } { { "comparador_timeout.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_timeout.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_85.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_85-dataflow " "Found design unit 1: comparador_85-dataflow" {  } { { "comparador_85.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_85.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319904 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_85.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353319904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353319904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_projeto " "Elaborating entity \"circuito_projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616353320078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:FD\"" {  } { { "circuito_projeto.vhd" "FD" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:FD\|edge_detector:JogadaDetector " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:FD\|edge_detector:JogadaDetector\"" {  } { { "fluxo_dados.vhd" "JogadaDetector" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4bits fluxo_dados:FD\|registrador_4bits:RegBotoes " "Elaborating entity \"registrador_4bits\" for hierarchy \"fluxo_dados:FD\|registrador_4bits:RegBotoes\"" {  } { { "fluxo_dados.vhd" "RegBotoes" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:FD\|contador_163:ContEnd " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:FD\|contador_163:ContEnd\"" {  } { { "fluxo_dados.vhd" "ContEnd" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16x4 fluxo_dados:FD\|ram_16x4:MemJog " "Elaborating entity \"ram_16x4\" for hierarchy \"fluxo_dados:FD\|ram_16x4:MemJog\"" {  } { { "fluxo_dados.vhd" "MemJog" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 fluxo_dados:FD\|comparador_85:CompLmt " "Elaborating entity \"comparador_85\" for hierarchy \"fluxo_dados:FD\|comparador_85:CompLmt\"" {  } { { "fluxo_dados.vhd" "CompLmt" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_timeout fluxo_dados:FD\|contador_timeout:contador_to " "Elaborating entity \"contador_timeout\" for hierarchy \"fluxo_dados:FD\|contador_timeout:contador_to\"" {  } { { "fluxo_dados.vhd" "contador_to" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_1s fluxo_dados:FD\|contador_1s:contador_repete " "Elaborating entity \"contador_1s\" for hierarchy \"fluxo_dados:FD\|contador_1s:contador_repete\"" {  } { { "fluxo_dados.vhd" "contador_repete" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_timeout fluxo_dados:FD\|comparador_timeout:comparador_to " "Elaborating entity \"comparador_timeout\" for hierarchy \"fluxo_dados:FD\|comparador_timeout:comparador_to\"" {  } { { "fluxo_dados.vhd" "comparador_to" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nivel_select fluxo_dados:FD\|nivel_select:limite_select " "Elaborating entity \"nivel_select\" for hierarchy \"fluxo_dados:FD\|nivel_select:limite_select\"" {  } { { "fluxo_dados.vhd" "limite_select" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_2bits fluxo_dados:FD\|nivel_select:limite_select\|registrador_2bits:NIVEL_REG " "Elaborating entity \"registrador_2bits\" for hierarchy \"fluxo_dados:FD\|nivel_select:limite_select\|registrador_2bits:NIVEL_REG\"" {  } { { "nivel_select.vhd" "NIVEL_REG" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/nivel_select.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_sort fluxo_dados:FD\|random_sort:gerador_aleatorio " "Elaborating entity \"random_sort\" for hierarchy \"fluxo_dados:FD\|random_sort:gerador_aleatorio\"" {  } { { "fluxo_dados.vhd" "gerador_aleatorio" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320142 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_inreg\[0\] random_sort.vhd(44) " "Inferred latch for \"sig_inreg\[0\]\" at random_sort.vhd(44)" {  } { { "random_sort.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353320143 "|circuito_projeto|fluxo_dados:FD|random_sort:gerador_aleatorio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_inreg\[1\] random_sort.vhd(44) " "Inferred latch for \"sig_inreg\[1\]\" at random_sort.vhd(44)" {  } { { "random_sort.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353320144 "|circuito_projeto|fluxo_dados:FD|random_sort:gerador_aleatorio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_inreg\[2\] random_sort.vhd(44) " "Inferred latch for \"sig_inreg\[2\]\" at random_sort.vhd(44)" {  } { { "random_sort.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353320144 "|circuito_projeto|fluxo_dados:FD|random_sort:gerador_aleatorio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_inreg\[3\] random_sort.vhd(44) " "Inferred latch for \"sig_inreg\[3\]\" at random_sort.vhd(44)" {  } { { "random_sort.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353320144 "|circuito_projeto|fluxo_dados:FD|random_sort:gerador_aleatorio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_2bits fluxo_dados:FD\|random_sort:gerador_aleatorio\|contador_2bits:contador " "Elaborating entity \"contador_2bits\" for hierarchy \"fluxo_dados:FD\|random_sort:gerador_aleatorio\|contador_2bits:contador\"" {  } { { "random_sort.vhd" "contador" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:UC\"" {  } { { "circuito_projeto.vhd" "UC" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320186 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "end_flag unidade_controle.vhd(52) " "VHDL Process Statement warning at unidade_controle.vhd(52): inferring latch(es) for signal or variable \"end_flag\", which holds its previous value in one or more paths through the process" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/unidade_controle.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616353320187 "|circuito_projeto|unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "end_flag unidade_controle.vhd(52) " "Inferred latch for \"end_flag\" at unidade_controle.vhd(52)" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/unidade_controle.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353320191 "|circuito_projeto|unidade_controle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:HEX0 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:HEX0\"" {  } { { "circuito_projeto.vhd" "HEX0" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353320222 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fluxo_dados:FD\|ram_16x4:MemJog\|memoria_rtl_0 " "Inferred RAM node \"fluxo_dados:FD\|ram_16x4:MemJog\|memoria_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1616353321335 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxo_dados:FD\|ram_16x4:MemJog\|memoria_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fluxo_dados:FD\|ram_16x4:MemJog\|memoria_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/circuito_semana1.ram0_ram_16x4_18332dfb.hdl.mif " "Parameter INIT_FILE set to db/circuito_semana1.ram0_ram_16x4_18332dfb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616353321867 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616353321867 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1616353321867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxo_dados:FD\|ram_16x4:MemJog\|altsyncram:memoria_rtl_0 " "Elaborated megafunction instantiation \"fluxo_dados:FD\|ram_16x4:MemJog\|altsyncram:memoria_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353322450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxo_dados:FD\|ram_16x4:MemJog\|altsyncram:memoria_rtl_0 " "Instantiated megafunction \"fluxo_dados:FD\|ram_16x4:MemJog\|altsyncram:memoria_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/circuito_semana1.ram0_ram_16x4_18332dfb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/circuito_semana1.ram0_ram_16x4_18332dfb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616353322450 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616353322450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1un1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1un1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1un1 " "Found entity 1: altsyncram_1un1" {  } { { "db/altsyncram_1un1.tdf" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/db/altsyncram_1un1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353322617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353322617 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "db_nivel\[1\] GND " "Pin \"db_nivel\[1\]\" is stuck at GND" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616353323446 "|circuito_projeto|db_nivel[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616353323446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616353323612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616353325581 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353325581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616353326193 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616353326193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616353326193 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616353326193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616353326193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616353326295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 16:02:06 2021 " "Processing ended: Sun Mar 21 16:02:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616353326295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616353326295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616353326295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353326295 ""}
