#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Tue Sep 10 20:42:18 2019
# Process ID: 8480
# Current directory: C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1
# Command line: vivado.exe -log project2_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project2_top.tcl
# Log file: C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/project2_top.vds
# Journal file: C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source project2_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top project2_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 459.328 ; gain = 101.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project2_top' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'lowlevel_dac_intfc' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/imports/project_1_part_2.srcs/sources_1/imports/p1p2_src/lowlevel_dac_intfc.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'lowlevel_dac_intfc' (1#1) [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/imports/project_1_part_2.srcs/sources_1/imports/p1p2_src/lowlevel_dac_intfc.vhd:35]
WARNING: [Synth 8-614] signal 'uninitialized' is read in the process but is not in the sensitivity list [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:125]
WARNING: [Synth 8-614] signal 'adc_ready' is read in the process but is not in the sensitivity list [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:125]
INFO: [Synth 8-3491] module 'proc_system' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1599' bound to instance 'proc_system_gen' of component 'proc_system' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:137]
INFO: [Synth 8-638] synthesizing module 'proc_system' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1630]
INFO: [Synth 8-3491] module 'proc_system_axi_gpio_0_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'proc_system_axi_gpio_0_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:2019]
INFO: [Synth 8-638] synthesizing module 'proc_system_axi_gpio_0_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'proc_system_axi_quad_spi_0_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'proc_system_axi_quad_spi_0_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:2042]
INFO: [Synth 8-638] synthesizing module 'proc_system_axi_quad_spi_0_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_axi_quad_spi_0_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'proc_system_axi_uartlite_0_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite' of component 'proc_system_axi_uartlite_0_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:2078]
INFO: [Synth 8-638] synthesizing module 'proc_system_axi_uartlite_0_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'proc_system_axis_data_fifo_0_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_axis_data_fifo_0_0_stub.vhdl:5' bound to instance 'axis_data_fifo' of component 'proc_system_axis_data_fifo_0_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:2103]
INFO: [Synth 8-638] synthesizing module 'proc_system_axis_data_fifo_0_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_axis_data_fifo_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'proc_system_mdm_1_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'proc_system_mdm_1_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:2119]
INFO: [Synth 8-638] synthesizing module 'proc_system_mdm_1_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'proc_system_microblaze_0_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'proc_system_microblaze_0_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:2132]
INFO: [Synth 8-638] synthesizing module 'proc_system_microblaze_0_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_microblaze_0_0_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'proc_system_microblaze_0_axi_periph_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1G4H004' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1G4H004' (2#1) [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9ZNE1M' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9ZNE1M' (3#1) [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QE6A7T' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QE6A7T' (4#1) [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:259]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ODJDQS' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:922]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ODJDQS' (5#1) [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:922]
INFO: [Synth 8-3491] module 'proc_system_xbar_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'proc_system_xbar_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1517]
INFO: [Synth 8-638] synthesizing module 'proc_system_xbar_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'proc_system_microblaze_0_axi_periph_0' (6#1) [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_PBAZYT' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:343]
INFO: [Synth 8-3491] module 'proc_system_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'proc_system_dlmb_bram_if_cntlr_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:557]
INFO: [Synth 8-638] synthesizing module 'proc_system_dlmb_bram_if_cntlr_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'proc_system_dlmb_v10_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'proc_system_dlmb_v10_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:611]
INFO: [Synth 8-638] synthesizing module 'proc_system_dlmb_v10_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'proc_system_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'proc_system_ilmb_bram_if_cntlr_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:639]
INFO: [Synth 8-638] synthesizing module 'proc_system_ilmb_bram_if_cntlr_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'proc_system_ilmb_v10_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'proc_system_ilmb_v10_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:693]
INFO: [Synth 8-638] synthesizing module 'proc_system_ilmb_v10_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'proc_system_lmb_bram_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'proc_system_lmb_bram_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:721]
INFO: [Synth 8-638] synthesizing module 'proc_system_lmb_bram_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_PBAZYT' (7#1) [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:343]
INFO: [Synth 8-3491] module 'proc_system_rst_Clk_100M_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_rst_Clk_100M_0_stub.vhdl:5' bound to instance 'rst_Clk_100M' of component 'proc_system_rst_Clk_100M_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:2302]
INFO: [Synth 8-638] synthesizing module 'proc_system_rst_Clk_100M_0' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/realtime/proc_system_rst_Clk_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'proc_system' (8#1) [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1630]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'spi_rtl_io0_iobuf' of component 'IOBUF' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:160]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (9#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'spi_rtl_io1_iobuf' of component 'IOBUF' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:167]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'spi_rtl_sck_iobuf' of component 'IOBUF' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:174]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'spi_rtl_ss_iobuf_0' of component 'IOBUF' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'project2_top' (10#1) [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:45]
WARNING: [Synth 8-3331] design s00_couplers_imp_ODJDQS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ODJDQS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_ODJDQS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ODJDQS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QE6A7T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QE6A7T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QE6A7T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QE6A7T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_9ZNE1M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_9ZNE1M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_9ZNE1M has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_9ZNE1M has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1G4H004 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1G4H004 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1G4H004 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1G4H004 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 513.953 ; gain = 155.934
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_SDA with 1st driver pin 'spi_rtl_io1_iobuf/O' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:167]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_SDA with 2nd driver pin 'AC_SDA' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:27]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 513.953 ; gain = 155.934
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp13/proc_system_microblaze_0_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp13/proc_system_microblaze_0_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp14/proc_system_mdm_1_0_in_context.xdc] for cell 'proc_system_gen/mdm_1'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp14/proc_system_mdm_1_0_in_context.xdc] for cell 'proc_system_gen/mdm_1'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp15/proc_system_rst_Clk_100M_0_in_context.xdc] for cell 'proc_system_gen/rst_Clk_100M'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp15/proc_system_rst_Clk_100M_0_in_context.xdc] for cell 'proc_system_gen/rst_Clk_100M'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp16/proc_system_ilmb_v10_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp16/proc_system_ilmb_v10_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp17/proc_system_ilmb_v10_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp17/proc_system_ilmb_v10_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp18/proc_system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp18/proc_system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp19/proc_system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp19/proc_system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp20/proc_system_lmb_bram_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp20/proc_system_lmb_bram_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp21/proc_system_axi_uartlite_0_0_in_context.xdc] for cell 'proc_system_gen/axi_uartlite'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp21/proc_system_axi_uartlite_0_0_in_context.xdc] for cell 'proc_system_gen/axi_uartlite'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp22/proc_system_axis_data_fifo_0_0_in_context.xdc] for cell 'proc_system_gen/axis_data_fifo'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp22/proc_system_axis_data_fifo_0_0_in_context.xdc] for cell 'proc_system_gen/axis_data_fifo'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp23/proc_system_axi_quad_spi_0_0_in_context.xdc] for cell 'proc_system_gen/axi_quad_spi_0'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp23/proc_system_axi_quad_spi_0_0_in_context.xdc] for cell 'proc_system_gen/axi_quad_spi_0'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp24/proc_system_xbar_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp24/proc_system_xbar_0_in_context.xdc] for cell 'proc_system_gen/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp25/proc_system_axi_gpio_0_0_in_context.xdc] for cell 'proc_system_gen/axi_gpio_0'
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/.Xil/Vivado-8480-ZPCX/dcp25/proc_system_axi_gpio_0_0_in_context.xdc] for cell 'proc_system_gen/axi_gpio_0'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_in'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'clk_in'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'clk_in'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'reset_pb'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'reset_pb'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'leds[7]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'leds[7]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'leds[6]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'leds[6]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'leds[5]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'leds[5]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'leds[4]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'leds[4]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc:40]
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/project2_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/new/project1_zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project2_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project2_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO1'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'JA1'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'JA10'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'JA4'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'JA7'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'JA8'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'JA9'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'JB1'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'JB10'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'JB2'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'JB3'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'JB4'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'JB7'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'JB8'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'JB9'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'JC1_N'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'JC1_P'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'JC2_N'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'JC2_P'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'JC3_N'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'JC3_P'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'JC4_N'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'JC4_P'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'JD1_N'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'JD1_P'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'JD2_N'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'JD2_P'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'JD3_N'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'JD3_P'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'JD4_N'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'JD4_P'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'OLED_DC'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'OLED_RES'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'OLED_SCLK'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'OLED_SDIN'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'OLED_VBAT'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'OLED_VDD'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'HD_CLK'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'HD_D0'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'HD_D1'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'HD_D10'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'HD_D11'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'HD_D12'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'HD_D13'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'HD_D14'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'HS_D15'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'HD_D2'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'HD_D3'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'HD_D4'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'HD_D5'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'HD_D6'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'HD_D7'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'HD_D8'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'HD_D9'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'HD_DE'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'HD_HSYNC'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'HD_INT'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'HD_SCL'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'HD_SDA'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIF'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIFO'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'HD_VSYNC'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'LED[0])'. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:185]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc:185]
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/project2_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/constrs_1/imports/Downloads/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project2_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project2_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 867.824 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'proc_system_gen/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'proc_system_gen/axis_data_fifo' at clock pin 's_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'proc_system_gen/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 867.824 ; gain = 509.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 867.824 ; gain = 509.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for proc_system_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/axi_uartlite. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/axis_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_gen/rst_Clk_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 867.824 ; gain = 509.805
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "latched_data_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mclk_sig" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bclk_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_bit_index_reg was removed.  [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/imports/project_1_part_2.srcs/sources_1/imports/p1p2_src/lowlevel_dac_intfc.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 867.824 ; gain = 509.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project2_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lowlevel_dac_intfc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ll_dac_gen/latched_data_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element ll_dac_gen/data_bit_index_reg was removed.  [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/imports/project_1_part_2.srcs/sources_1/imports/p1p2_src/lowlevel_dac_intfc.vhd:64]
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uninitialized_reg)
WARNING: [Synth 8-3332] Sequential element (uninitialized_reg) is unused and will be removed from module project2_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 867.824 ; gain = 509.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'proc_system_gen/mdm_1/Dbg_Clk_0' to pin 'proc_system_gen/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'proc_system_gen/mdm_1/Dbg_Update_0' to pin 'proc_system_gen/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'proc_system_gen/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'proc_system_gen/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'proc_system_gen/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'proc_system_gen/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 867.824 ; gain = 509.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 886.160 ; gain = 528.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 887.438 ; gain = 529.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 887.438 ; gain = 529.418
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_SDA_IBUF with 1st driver pin 'AC_SDA_IBUF_inst/O' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:27]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_SDA_IBUF with 2nd driver pin 'spi_rtl_io1_iobuf/O' [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:167]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 887.438 ; gain = 529.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 887.438 ; gain = 529.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 887.438 ; gain = 529.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 887.438 ; gain = 529.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 887.438 ; gain = 529.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |proc_system_xbar_0               |         1|
|2     |proc_system_axi_gpio_0_0         |         1|
|3     |proc_system_axi_quad_spi_0_0     |         1|
|4     |proc_system_axi_uartlite_0_0     |         1|
|5     |proc_system_axis_data_fifo_0_0   |         1|
|6     |proc_system_mdm_1_0              |         1|
|7     |proc_system_microblaze_0_0       |         1|
|8     |proc_system_rst_Clk_100M_0       |         1|
|9     |proc_system_dlmb_bram_if_cntlr_0 |         1|
|10    |proc_system_dlmb_v10_0           |         1|
|11    |proc_system_ilmb_bram_if_cntlr_0 |         1|
|12    |proc_system_ilmb_v10_0           |         1|
|13    |proc_system_lmb_bram_0           |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |proc_system_axi_gpio_0_0_bbox_0         |     1|
|2     |proc_system_axi_quad_spi_0_0_bbox_1     |     1|
|3     |proc_system_axi_uartlite_0_0_bbox_2     |     1|
|4     |proc_system_axis_data_fifo_0_0_bbox_3   |     1|
|5     |proc_system_dlmb_bram_if_cntlr_0_bbox_7 |     1|
|6     |proc_system_dlmb_v10_0_bbox_8           |     1|
|7     |proc_system_ilmb_bram_if_cntlr_0_bbox_9 |     1|
|8     |proc_system_ilmb_v10_0_bbox_10          |     1|
|9     |proc_system_lmb_bram_0_bbox_11          |     1|
|10    |proc_system_mdm_1_0_bbox_4              |     1|
|11    |proc_system_microblaze_0_0_bbox_5       |     1|
|12    |proc_system_rst_Clk_100M_0_bbox_12      |     1|
|13    |proc_system_xbar_0_bbox_6               |     1|
|14    |BUFG                                    |     1|
|15    |CARRY4                                  |    19|
|16    |LUT1                                    |     2|
|17    |LUT2                                    |   118|
|18    |LUT3                                    |    13|
|19    |LUT4                                    |    10|
|20    |LUT5                                    |     2|
|21    |LUT6                                    |    14|
|22    |MUXF7                                   |     4|
|23    |MUXF8                                   |     1|
|24    |FDCE                                    |    30|
|25    |FDPE                                    |     5|
|26    |FDRE                                    |     9|
|27    |IBUF                                    |     4|
|28    |IOBUF                                   |     4|
|29    |OBUF                                    |    16|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1670|
|2     |  proc_system_gen             |proc_system                           |  1418|
|3     |    microblaze_0_axi_periph   |proc_system_microblaze_0_axi_periph_0 |   374|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_PBAZYT  |   496|
|5     |  ll_dac_gen                  |lowlevel_dac_intfc                    |   227|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 887.438 ; gain = 529.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 887.438 ; gain = 175.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 887.438 ; gain = 529.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'spi_rtl_io0_iobuf' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:160]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'spi_rtl_io0_iobuf' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:160]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'spi_rtl_io0_iobuf' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:160]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'spi_rtl_io1_iobuf' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:167]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'spi_rtl_io1_iobuf' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:167]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'spi_rtl_io1_iobuf' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:167]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'spi_rtl_sck_iobuf' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:174]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'spi_rtl_sck_iobuf' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:174]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'spi_rtl_sck_iobuf' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:174]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'spi_rtl_ss_iobuf_0' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:181]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'spi_rtl_ss_iobuf_0' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:181]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'spi_rtl_ss_iobuf_0' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/new/project2_top.vhd:181]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 147 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 891.660 ; gain = 540.559
INFO: [Common 17-1381] The checkpoint 'C:/Users/Zach/Documents/GradSchool/Fall_2019/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/project2_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project2_top_utilization_synth.rpt -pb project2_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 891.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 20:43:00 2019...
