#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Sep 14 11:47:34 2024
# Process ID: 6848
# Current directory: C:/Users/1/Desktop/7sem/UPTSU/project_2_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18624 C:\Users\1\Desktop\7sem\UPTSU\project_2_new\project_2_new.xpr
# Log file: C:/Users/1/Desktop/7sem/UPTSU/project_2_new/vivado.log
# Journal file: C:/Users/1/Desktop/7sem/UPTSU/project_2_new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <Qn> does not exist in entity <JK_wrapper>.  Please compare the definition of block <JK_wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sudcworam3so_sn74ls697_testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.JK_wrapper [jk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.SUDCWORAM3SO_SN74LS697 [sudcworam3so_sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.sudcworam3so_sn74ls697_testbench
Built simulation snapshot SUDCWORAM3SO_SN74LS697_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 871.883 ; gain = 11.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.JK_wrapper [jk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.SUDCWORAM3SO_SN74LS697 [sudcworam3so_sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.sudcworam3so_sn74ls697_testbench
Built simulation snapshot SUDCWORAM3SO_SN74LS697_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 882.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top JK_wrapper_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'JK_wrapper_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj JK_wrapper_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/JK_trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JK_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/JK_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JK_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot JK_wrapper_testbench_behav xil_defaultlib.JK_wrapper_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.JK_wrapper [jk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.jk_wrapper_testbench
Built simulation snapshot JK_wrapper_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "JK_wrapper_testbench_behav -key {Behavioral:sim_1:Functional:JK_wrapper_testbench} -tclbatch {JK_wrapper_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source JK_wrapper_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'JK_wrapper_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 887.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'JK_wrapper_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj JK_wrapper_testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot JK_wrapper_testbench_behav xil_defaultlib.JK_wrapper_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "JK_wrapper_testbench_behav -key {Behavioral:sim_1:Functional:JK_wrapper_testbench} -tclbatch {JK_wrapper_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source JK_wrapper_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'JK_wrapper_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 887.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top SUDCWORAM3SO_SN74LS697_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.JK_wrapper [jk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.SUDCWORAM3SO_SN74LS697 [sudcworam3so_sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.sudcworam3so_sn74ls697_testbench
Built simulation snapshot SUDCWORAM3SO_SN74LS697_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 887.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.JK_wrapper [jk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.SUDCWORAM3SO_SN74LS697 [sudcworam3so_sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.sudcworam3so_sn74ls697_testbench
Built simulation snapshot SUDCWORAM3SO_SN74LS697_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 887.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.JK_wrapper [jk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.SUDCWORAM3SO_SN74LS697 [sudcworam3so_sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.sudcworam3so_sn74ls697_testbench
Built simulation snapshot SUDCWORAM3SO_SN74LS697_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 887.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.JK_wrapper [jk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.SUDCWORAM3SO_SN74LS697 [sudcworam3so_sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.sudcworam3so_sn74ls697_testbench
Built simulation snapshot SUDCWORAM3SO_SN74LS697_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 887.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.JK_wrapper [jk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.SUDCWORAM3SO_SN74LS697 [sudcworam3so_sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.sudcworam3so_sn74ls697_testbench
Built simulation snapshot SUDCWORAM3SO_SN74LS697_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 889.586 ; gain = 2.168
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.JK_wrapper [jk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.SUDCWORAM3SO_SN74LS697 [sudcworam3so_sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.sudcworam3so_sn74ls697_testbench
Built simulation snapshot SUDCWORAM3SO_SN74LS697_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 890.629 ; gain = 0.961
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <not_JK0_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:28]
ERROR: [VRFC 10-718] formal port <not_JK1_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:29]
ERROR: [VRFC 10-718] formal port <not_JK2_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:30]
ERROR: [VRFC 10-718] formal port <not_JK3_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:31]
ERROR: [VRFC 10-718] formal port <not_JK4_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:32]
ERROR: [VRFC 10-718] formal port <not_JK5_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:33]
ERROR: [VRFC 10-718] formal port <not_JK6_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:34]
ERROR: [VRFC 10-718] formal port <not_JK7_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:35]
ERROR: [VRFC 10-718] formal port <DV0_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:36]
ERROR: [VRFC 10-718] formal port <DV1_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:37]
ERROR: [VRFC 10-718] formal port <DV2_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:38]
ERROR: [VRFC 10-718] formal port <DV3_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:39]
ERROR: [VRFC 10-718] formal port <CTL0_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:40]
ERROR: [VRFC 10-718] formal port <CTL1_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:41]
ERROR: [VRFC 10-718] formal port <CTL2_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:42]
ERROR: [VRFC 10-718] formal port <CTL3_out> does not exist in entity <SUDCWORAM3SO_SN74LS697>.  Please compare the definition of block <SUDCWORAM3SO_SN74LS697> to its component declaration and its instantion to detect the mismatch. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sudcworam3so_sn74ls697_testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 890.785 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.JK_wrapper [jk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.SUDCWORAM3SO_SN74LS697 [sudcworam3so_sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.sudcworam3so_sn74ls697_testbench
Built simulation snapshot SUDCWORAM3SO_SN74LS697_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 892.262 ; gain = 1.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697
ERROR: [VRFC 10-91] not_jk0_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:167]
ERROR: [VRFC 10-91] not_jk0_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:168]
ERROR: [VRFC 10-91] not_jk0_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:169]
ERROR: [VRFC 10-91] not_jk0_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:170]
ERROR: [VRFC 10-91] not_jk0_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:171]
ERROR: [VRFC 10-91] not_jk0_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:172]
ERROR: [VRFC 10-91] not_jk0_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:173]
ERROR: [VRFC 10-91] not_jk0_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:174]
ERROR: [VRFC 10-91] dv0_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:175]
ERROR: [VRFC 10-91] dv1_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:176]
ERROR: [VRFC 10-91] dv2_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:177]
ERROR: [VRFC 10-91] dv3_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:178]
ERROR: [VRFC 10-91] ctl0_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:179]
ERROR: [VRFC 10-91] ctl1_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:180]
ERROR: [VRFC 10-91] ctl2_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:181]
ERROR: [VRFC 10-91] ctl3_out is not declared [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:182]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:27]
INFO: [VRFC 10-240] VHDL file C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.JK_wrapper [jk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.SUDCWORAM3SO_SN74LS697 [sudcworam3so_sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.sudcworam3so_sn74ls697_testbench
Built simulation snapshot SUDCWORAM3SO_SN74LS697_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 893.594 ; gain = 1.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_trigger [jk_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.JK_wrapper [jk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.SUDCWORAM3SO_SN74LS697 [sudcworam3so_sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.sudcworam3so_sn74ls697_testbench
Built simulation snapshot SUDCWORAM3SO_SN74LS697_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 81920ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 81920ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 897.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 14 13:37:10 2024...
