{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530226532114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530226532114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 19:55:31 2018 " "Processing started: Thu Jun 28 19:55:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530226532114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530226532114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uPD -c uPD " "Command: quartus_map --read_settings_files=on --write_settings_files=off uPD -c uPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530226532114 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530226532724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler7/coupler7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler7/coupler7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER7-Behavior " "Found design unit 1: COUPLER7-Behavior" {  } { { "../COUPLER7/COUPLER7.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER7/COUPLER7.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533536 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER7 " "Found entity 1: COUPLER7" {  } { { "../COUPLER7/COUPLER7.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER7/COUPLER7.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler6/coupler6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler6/coupler6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER6-Behavior " "Found design unit 1: COUPLER6-Behavior" {  } { { "../COUPLER6/COUPLER6.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER6/COUPLER6.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533536 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER6 " "Found entity 1: COUPLER6" {  } { { "../COUPLER6/COUPLER6.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER6/COUPLER6.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler5/coupler5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler5/coupler5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER5-Behavior " "Found design unit 1: COUPLER5-Behavior" {  } { { "../COUPLER5/COUPLER5.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER5/COUPLER5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533552 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER5 " "Found entity 1: COUPLER5" {  } { { "../COUPLER5/COUPLER5.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER5/COUPLER5.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler4/coupler4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler4/coupler4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER4-Behavior " "Found design unit 1: COUPLER4-Behavior" {  } { { "../COUPLER4/COUPLER4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER4/COUPLER4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533568 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER4 " "Found entity 1: COUPLER4" {  } { { "../COUPLER4/COUPLER4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER4/COUPLER4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler3/coupler3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler3/coupler3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER3-Behavior " "Found design unit 1: COUPLER3-Behavior" {  } { { "../COUPLER3/COUPLER3.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER3/COUPLER3.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533568 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER3 " "Found entity 1: COUPLER3" {  } { { "../COUPLER3/COUPLER3.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER3/COUPLER3.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler2/coupler2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler2/coupler2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER2-Behavior " "Found design unit 1: COUPLER2-Behavior" {  } { { "../COUPLER2/COUPLER2.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER2/COUPLER2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533583 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER2 " "Found entity 1: COUPLER2" {  } { { "../COUPLER2/COUPLER2.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER2/COUPLER2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler1/coupler1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler1/coupler1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER1-Behavior " "Found design unit 1: COUPLER1-Behavior" {  } { { "../COUPLER1/COUPLER1.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER1/COUPLER1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533583 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER1 " "Found entity 1: COUPLER1" {  } { { "../COUPLER1/COUPLER1.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER1/COUPLER1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler0/coupler0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler0/coupler0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER0-Behavior " "Found design unit 1: COUPLER0-Behavior" {  } { { "../COUPLER0/COUPLER0.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER0/COUPLER0.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533599 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER0 " "Found entity 1: COUPLER0" {  } { { "../COUPLER0/COUPLER0.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER0/COUPLER0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler/coupler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler/coupler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER-Behavior " "Found design unit 1: COUPLER-Behavior" {  } { { "../COUPLER/COUPLER.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER/COUPLER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533599 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER " "Found entity 1: COUPLER" {  } { { "../COUPLER/COUPLER.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER/COUPLER.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/port_and/port_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/port_and/port_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PORT_AND-Behavioral " "Found design unit 1: PORT_AND-Behavioral" {  } { { "../PORT_AND/PORT_AND.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PORT_AND/PORT_AND.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533614 ""} { "Info" "ISGN_ENTITY_NAME" "1 PORT_AND " "Found entity 1: PORT_AND" {  } { { "../PORT_AND/PORT_AND.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PORT_AND/PORT_AND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/ff_sr/ff_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/ff_sr/ff_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_SR-Behavioral " "Found design unit 1: FF_SR-Behavioral" {  } { { "../FF_SR/FF_SR.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/FF_SR/FF_SR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533614 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_SR " "Found entity 1: FF_SR" {  } { { "../FF_SR/FF_SR.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/FF_SR/FF_SR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/bcd/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/bcd/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-Behavior " "Found design unit 1: BCD-Behavior" {  } { { "../BCD/BCD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/BCD/BCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533630 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../BCD/BCD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/BCD/BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/demux1x4/demux1x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/demux1x4/demux1x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX1x4-Behavioral " "Found design unit 1: DEMUX1x4-Behavioral" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533630 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX1x4 " "Found entity 1: DEMUX1x4" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/prepare/prepare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/prepare/prepare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PREPARE-Behavior " "Found design unit 1: PREPARE-Behavior" {  } { { "../PREPARE/PREPARE.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533646 ""} { "Info" "ISGN_ENTITY_NAME" "1 PREPARE " "Found entity 1: PREPARE" {  } { { "../PREPARE/PREPARE.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/choices/choices.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/choices/choices.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHOICES-Behavior " "Found design unit 1: CHOICES-Behavior" {  } { { "../CHOICES/CHOICES.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/CHOICES/CHOICES.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533646 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHOICES " "Found entity 1: CHOICES" {  } { { "../CHOICES/CHOICES.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/CHOICES/CHOICES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533646 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../COUNTER/FF_SR.vhd " "Can't analyze file -- file ../COUNTER/FF_SR.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1530226533661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/counter/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/counter/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-Behavior " "Found design unit 1: COUNTER-Behavior" {  } { { "../COUNTER/COUNTER.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUNTER/COUNTER.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533661 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "../COUNTER/COUNTER.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUNTER/COUNTER.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uPD-Behavioral " "Found design unit 1: uPD-Behavioral" {  } { { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533677 ""} { "Info" "ISGN_ENTITY_NAME" "1 uPD " "Found entity 1: uPD" {  } { { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/ula.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533677 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "sram.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/sram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533692 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/sram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioral " "Found design unit 1: ROM-Behavioral" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533708 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR-Behavioral " "Found design unit 1: REGISTRADOR-Behavioral" {  } { { "registrador.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/registrador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533708 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR " "Found entity 1: REGISTRADOR" {  } { { "registrador.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/registrador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prom-SYN " "Found design unit 1: prom-SYN" {  } { { "prom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/prom.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533724 ""} { "Info" "ISGN_ENTITY_NAME" "1 prom " "Found entity 1: prom" {  } { { "prom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/prom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESSADOR-Behavioral " "Found design unit 1: PROCESSADOR-Behavioral" {  } { { "processador.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/processador.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533739 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESSADOR " "Found entity 1: PROCESSADOR" {  } { { "processador.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/processador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533755 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORIA-Behavioral " "Found design unit 1: MEMORIA-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/memoria.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533755 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORIA " "Found entity 1: MEMORIA" {  } { { "memoria.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIFO-Behavioral " "Found design unit 1: LIFO-Behavioral" {  } { { "lifo.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/lifo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533771 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIFO " "Found entity 1: LIFO" {  } { { "lifo.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/lifo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupcao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupcao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERRUPCAO-Behavioral " "Found design unit 1: INTERRUPCAO-Behavioral" {  } { { "interrupcao.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/interrupcao.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533786 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERRUPCAO " "Found entity 1: INTERRUPCAO" {  } { { "interrupcao.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/interrupcao.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLE-Behavioral " "Found design unit 1: CONTROLE-Behavioral" {  } { { "controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/controle.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533802 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLE " "Found entity 1: CONTROLE" {  } { { "controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/controle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_DADOS-Behavioral " "Found design unit 1: CAMINHO_DADOS-Behavioral" {  } { { "caminho_dados.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533817 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_DADOS " "Found entity 1: CAMINHO_DADOS" {  } { { "caminho_dados.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_CONTROLE-Behavioral " "Found design unit 1: CAMINHO_CONTROLE-Behavioral" {  } { { "caminho_controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533833 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_CONTROLE " "Found entity 1: CAMINHO_CONTROLE" {  } { { "caminho_controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BANCO_REGISTRADOR-Behavioral " "Found design unit 1: BANCO_REGISTRADOR-Behavioral" {  } { { "banco_registrador.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/banco_registrador.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533849 ""} { "Info" "ISGN_ENTITY_NAME" "1 BANCO_REGISTRADOR " "Found entity 1: BANCO_REGISTRADOR" {  } { { "banco_registrador.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/banco_registrador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226533849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226533849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uPD " "Elaborating entity \"uPD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530226533974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:U_PLL " "Elaborating entity \"pll\" for hierarchy \"pll:U_PLL\"" {  } { { "uPD.vhd" "U_PLL" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226533989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:U_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:U_PLL\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:U_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:U_PLL\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:U_PLL\|altpll:altpll_component " "Instantiated megafunction \"pll:U_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534052 ""}  } { { "pll.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530226534052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226534177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226534177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESSADOR PROCESSADOR:U_PROC " "Elaborating entity \"PROCESSADOR\" for hierarchy \"PROCESSADOR:U_PROC\"" {  } { { "uPD.vhd" "U_PROC" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMINHO_CONTROLE PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC " "Elaborating entity \"CAMINHO_CONTROLE\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\"" {  } { { "processador.vhd" "CC" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/processador.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534192 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_EN_CLK caminho_controle.vhd(27) " "VHDL Signal Declaration warning at caminho_controle.vhd(27): used implicit default value for signal \"o_EN_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "caminho_controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530226534192 "|uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLE PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|CONTROLE:U_DEC " "Elaborating entity \"CONTROLE\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|CONTROLE:U_DEC\"" {  } { { "caminho_controle.vhd" "U_DEC" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534192 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_COMP controle.vhd(85) " "Verilog HDL or VHDL warning at controle.vhd(85): object \"v_COMP\" assigned a value but never read" {  } { { "controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/controle.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530226534192 "|uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERRUPCAO PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|INTERRUPCAO:U_INT " "Elaborating entity \"INTERRUPCAO\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|INTERRUPCAO:U_INT\"" {  } { { "caminho_controle.vhd" "U_INT" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIFO PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO " "Elaborating entity \"LIFO\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\"" {  } { { "caminho_controle.vhd" "U_LIFO" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIA PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO " "Elaborating entity \"MEMORIA\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\"" {  } { { "lifo.vhd" "U_MEMO" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/lifo.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMINHO_DADOS PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD " "Elaborating entity \"CAMINHO_DADOS\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\"" {  } { { "processador.vhd" "CD" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/processador.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANCO_REGISTRADOR PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|BANCO_REGISTRADOR:U01 " "Elaborating entity \"BANCO_REGISTRADOR\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|BANCO_REGISTRADOR:U01\"" {  } { { "caminho_dados.vhd" "U01" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|BANCO_REGISTRADOR:U01\|REGISTRADOR:U00 " "Elaborating entity \"REGISTRADOR\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|BANCO_REGISTRADOR:U01\|REGISTRADOR:U00\"" {  } { { "banco_registrador.vhd" "U00" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/banco_registrador.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|ULA:U02 " "Elaborating entity \"ULA\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|ULA:U02\"" {  } { { "caminho_dados.vhd" "U02" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A " "Elaborating entity \"REGISTRADOR\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\"" {  } { { "caminho_dados.vhd" "U03A" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIA PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05 " "Elaborating entity \"MEMORIA\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\"" {  } { { "caminho_dados.vhd" "U05" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:U_MEM " "Elaborating entity \"ROM\" for hierarchy \"ROM:U_MEM\"" {  } { { "uPD.vhd" "U_MEM" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREPARE PREPARE:U_PREPARE " "Elaborating entity \"PREPARE\" for hierarchy \"PREPARE:U_PREPARE\"" {  } { { "uPD.vhd" "U_PREPARE" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER PREPARE:U_PREPARE\|COUNTER:U_COUNTER " "Elaborating entity \"COUNTER\" for hierarchy \"PREPARE:U_PREPARE\|COUNTER:U_COUNTER\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUNTER" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_DONE COUNTER.vhd(38) " "Verilog HDL or VHDL warning at COUNTER.vhd(38): object \"w_DONE\" assigned a value but never read" {  } { { "../COUNTER/COUNTER.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUNTER/COUNTER.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530226534755 "|uPD|PREPARE:U_PREPARE|COUNTER:U_COUNTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHOICES PREPARE:U_PREPARE\|CHOICES:U_CHOICES " "Elaborating entity \"CHOICES\" for hierarchy \"PREPARE:U_PREPARE\|CHOICES:U_CHOICES\"" {  } { { "../PREPARE/PREPARE.vhd" "U_CHOICES" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER0 PREPARE:U_PREPARE\|COUPLER0:U_COUPLER_START " "Elaborating entity \"COUPLER0\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER0:U_COUPLER_START\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_START" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_SR PREPARE:U_PREPARE\|COUPLER0:U_COUPLER_START\|FF_SR:U_FF_SR " "Elaborating entity \"FF_SR\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER0:U_COUPLER_START\|FF_SR:U_FF_SR\"" {  } { { "../COUPLER0/COUPLER0.vhd" "U_FF_SR" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER0/COUPLER0.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534771 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_WR FF_SR.vhd(29) " "VHDL Process Statement warning at FF_SR.vhd(29): signal \"i_WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../FF_SR/FF_SR.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/FF_SR/FF_SR.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530226534771 "|uPD|PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_WR FF_SR.vhd(32) " "VHDL Process Statement warning at FF_SR.vhd(32): signal \"i_WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../FF_SR/FF_SR.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/FF_SR/FF_SR.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530226534771 "|uPD|PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER1 PREPARE:U_PREPARE\|COUPLER1:U_COUPLER_TIME " "Elaborating entity \"COUPLER1\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER1:U_COUPLER_TIME\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_TIME" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER2 PREPARE:U_PREPARE\|COUPLER2:U_COUPLER_LE " "Elaborating entity \"COUPLER2\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER2:U_COUPLER_LE\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_LE" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER3 PREPARE:U_PREPARE\|COUPLER3:U_COUPLER_BIN0 " "Elaborating entity \"COUPLER3\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER3:U_COUPLER_BIN0\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_BIN0" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER4 PREPARE:U_PREPARE\|COUPLER4:U_COUPLER_BIN1 " "Elaborating entity \"COUPLER4\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER4:U_COUPLER_BIN1\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_BIN1" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER5 PREPARE:U_PREPARE\|COUPLER5:U_COUPLER_BIN2 " "Elaborating entity \"COUPLER5\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER5:U_COUPLER_BIN2\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_BIN2" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER6 PREPARE:U_PREPARE\|COUPLER6:U_COUPLER_BIN3 " "Elaborating entity \"COUPLER6\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER6:U_COUPLER_BIN3\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_BIN3" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX1x4 PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4 " "Elaborating entity \"DEMUX1x4\" for hierarchy \"PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\"" {  } { { "../PREPARE/PREPARE.vhd" "U_DEMUX1x4" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534849 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y0 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y0\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y1 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y1\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y2 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y2\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y3 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y3\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y4 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y4\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y5 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y5\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y6 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y6\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y7 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y7\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534849 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226534864 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD PREPARE:U_PREPARE\|BCD:U_BCD0 " "Elaborating entity \"BCD\" for hierarchy \"PREPARE:U_PREPARE\|BCD:U_BCD0\"" {  } { { "../PREPARE/PREPARE.vhd" "U_BCD0" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226534864 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|uPD\|PREPARE:U_PREPARE\|COUNTER:U_COUNTER\|w_STATE " "State machine \"\|uPD\|PREPARE:U_PREPARE\|COUNTER:U_COUNTER\|w_STATE\" will be implemented as a safe state machine." {  } { { "../COUNTER/COUNTER.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUNTER/COUNTER.vhd" 33 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1530226536958 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|uPD\|PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|w_STATE " "State machine \"\|uPD\|PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|w_STATE\" will be implemented as a safe state machine." {  } { { "lifo.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/lifo.vhd" 43 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1530226536958 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|uPD\|PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|CONTROLE:U_DEC\|w_STATE " "State machine \"\|uPD\|PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|CONTROLE:U_DEC\|w_STATE\" will be implemented as a safe state machine." {  } { { "controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/controle.vhd" 44 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1530226536958 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\|w_MEMORIA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\|w_MEMORIA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\|w_MEMORIA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\|w_MEMORIA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226537489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1530226537489 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1530226537489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\|altsyncram:w_MEMORIA_rtl_0 " "Elaborated megafunction instantiation \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\|altsyncram:w_MEMORIA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530226537567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\|altsyncram:w_MEMORIA_rtl_0 " "Instantiated megafunction \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\|altsyncram:w_MEMORIA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537583 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530226537583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4h1 " "Found entity 1: altsyncram_r4h1" {  } { { "db/altsyncram_r4h1.tdf" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/altsyncram_r4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226537692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226537692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\|altsyncram:w_MEMORIA_rtl_0 " "Elaborated megafunction instantiation \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\|altsyncram:w_MEMORIA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\|altsyncram:w_MEMORIA_rtl_0 " "Instantiated megafunction \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\|altsyncram:w_MEMORIA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226537723 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530226537723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pug1 " "Found entity 1: altsyncram_pug1" {  } { { "db/altsyncram_pug1.tdf" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/altsyncram_pug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226537833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226537833 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530226538552 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/controle.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1530226538723 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1530226538723 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[8\] GND " "Pin \"o_LED\[8\]\" is stuck at GND" {  } { { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530226540083 "|uPD|o_LED[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530226540083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1530226540348 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530226542957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530226544084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530226544084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1296 " "Implemented 1296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530226544678 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530226544678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1157 " "Implemented 1157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530226544678 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1530226544678 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1530226544678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530226544678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530226544803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 19:55:44 2018 " "Processing ended: Thu Jun 28 19:55:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530226544803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530226544803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530226544803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530226544803 ""}
