// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "09/16/2019 05:02:50"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module system (
	clk,
	reset,
	vsync,
	hsync,
	blank,
	sync,
	r,
	g,
	b,
	vga_clk);
input 	logic clk ;
input 	logic reset ;
output 	logic vsync ;
output 	logic hsync ;
output 	logic blank ;
output 	logic sync ;
output 	logic [7:0] r ;
output 	logic [7:0] g ;
output 	logic [7:0] b ;
output 	logic vga_clk ;

// Design Ports Information
// vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a28 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a27 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a26 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a25 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a24 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a20 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a19 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a18 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a17 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a16 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a12 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a11 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a10 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a9 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a8 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a4 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a3 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a2 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a1 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a31 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a30 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a29 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a23 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a22 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a21 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a15 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a14 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a13 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a7 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a6 ;
wire \clk~input_o ;
wire \clkDivision|VGA_CLK~0_combout ;
wire \reset~input_o ;
wire \clkDivision|VGA_CLK~q ;
wire \vgaTest|Add1~25_sumout ;
wire \vgaTest|Add1~2 ;
wire \vgaTest|Add1~29_sumout ;
wire \vgaTest|Add0~17_sumout ;
wire \vgaTest|hcount[0]~feeder_combout ;
wire \vgaTest|Add0~18 ;
wire \vgaTest|Add0~13_sumout ;
wire \vgaTest|hcount[1]~DUPLICATE_q ;
wire \vgaTest|Add0~14 ;
wire \vgaTest|Add0~9_sumout ;
wire \vgaTest|hcount[2]~feeder_combout ;
wire \vgaTest|Add0~10 ;
wire \vgaTest|Add0~5_sumout ;
wire \vgaTest|Add0~6 ;
wire \vgaTest|Add0~21_sumout ;
wire \vgaTest|Add0~22 ;
wire \vgaTest|Add0~33_sumout ;
wire \vgaTest|hcount[5]~feeder_combout ;
wire \vgaTest|Add0~34 ;
wire \vgaTest|Add0~37_sumout ;
wire \vgaTest|hcount[6]~DUPLICATE_q ;
wire \vgaTest|hcount[8]~DUPLICATE_q ;
wire \vgaTest|Add0~38 ;
wire \vgaTest|Add0~25_sumout ;
wire \vgaTest|Add0~26 ;
wire \vgaTest|Add0~29_sumout ;
wire \vgaTest|hcount[8]~feeder_combout ;
wire \vgaTest|Equal2~0_combout ;
wire \vgaTest|Add0~30 ;
wire \vgaTest|Add0~1_sumout ;
wire \vgaTest|Equal0~0_combout ;
wire \vgaTest|Equal2~1_combout ;
wire \vgaTest|Add1~30 ;
wire \vgaTest|Add1~9_sumout ;
wire \vgaTest|Add1~10 ;
wire \vgaTest|Add1~5_sumout ;
wire \vgaTest|Add1~6 ;
wire \vgaTest|Add1~21_sumout ;
wire \vgaTest|Add1~22 ;
wire \vgaTest|Add1~17_sumout ;
wire \vgaTest|Add1~18 ;
wire \vgaTest|Add1~13_sumout ;
wire \vgaTest|Add1~14 ;
wire \vgaTest|Add1~37_sumout ;
wire \vgaTest|Add1~38 ;
wire \vgaTest|Add1~33_sumout ;
wire \vgaTest|vreset~1_combout ;
wire \vgaTest|vcount[3]~DUPLICATE_q ;
wire \vgaTest|vreset~0_combout ;
wire \vgaTest|vreset~combout ;
wire \vgaTest|Add1~26 ;
wire \vgaTest|Add1~1_sumout ;
wire \vgaTest|vs~0_combout ;
wire \vgaTest|vs~1_combout ;
wire \vgaTest|vs~2_combout ;
wire \vgaTest|vs~q ;
wire \vgaTest|Equal0~1_combout ;
wire \vgaTest|hs~0_combout ;
wire \vgaTest|hs~q ;
wire \Draw|counter~1_combout ;
wire \vgaTest|hcount[0]~DUPLICATE_q ;
wire \Draw|Add2~0_combout ;
wire \Draw|counter~0_combout ;
wire \clkDivision|int_rst~feeder_combout ;
wire \clkDivision|int_rst~q ;
wire \clkDivision|CLK_PROC~0_combout ;
wire \clkDivision|CLK_PROC~feeder_combout ;
wire \clkDivision|CLK_PROC~q ;
wire \~GND~combout ;
wire \Draw|adr[5]~feeder_combout ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \Draw|Mux7~0_combout ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \Draw|Mux6~0_combout ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \Draw|Mux5~0_combout ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \Draw|Mux4~0_combout ;
wire \Draw|pixel_r[3]~feeder_combout ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \Draw|Mux3~0_combout ;
wire \Draw|pixel_r[4]~feeder_combout ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \Draw|Mux2~0_combout ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \Draw|Mux1~0_combout ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \Draw|Mux0~0_combout ;
wire \Draw|pixel_g[0]~feeder_combout ;
wire \Draw|pixel_g[4]~feeder_combout ;
wire \Draw|pixel_g[7]~feeder_combout ;
wire [7:0] \Draw|pixel_b ;
wire [9:0] \vgaTest|vcount ;
wire [1:0] \Draw|counter ;
wire [9:0] \vgaTest|hcount ;
wire [7:0] \Draw|pixel_r ;
wire [7:0] \Draw|pixel_g ;
wire [31:0] \Draw|adr ;

wire [19:0] \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [19:0] \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;

assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a1  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a2  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a3  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a4  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a8  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a9  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a10  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a11  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a12  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a16  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a17  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a18  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a19  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a20  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a24  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a25  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a26  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a27  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a28  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];

assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];

assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a6  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a7  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a13  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a14  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a15  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a21  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a22  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a23  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a29  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [9];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a30  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [10];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a31  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [11];

assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [3];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [4];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [5];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [6];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [7];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [8];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [9];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [10];
assign \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [11];

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vsync~output (
	.i(\vgaTest|vs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hsync~output (
	.i(\vgaTest|hs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank),
	.obar());
// synopsys translate_off
defparam \blank~output .bus_hold = "false";
defparam \blank~output .open_drain_output = "false";
defparam \blank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync),
	.obar());
// synopsys translate_off
defparam \sync~output .bus_hold = "false";
defparam \sync~output .open_drain_output = "false";
defparam \sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \r[0]~output (
	.i(\Draw|pixel_r [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[0]),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
defparam \r[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \r[1]~output (
	.i(\Draw|pixel_r [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[1]),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
defparam \r[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \r[2]~output (
	.i(\Draw|pixel_r [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[2]),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
defparam \r[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \r[3]~output (
	.i(\Draw|pixel_r [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[3]),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
defparam \r[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \r[4]~output (
	.i(\Draw|pixel_r [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[4]),
	.obar());
// synopsys translate_off
defparam \r[4]~output .bus_hold = "false";
defparam \r[4]~output .open_drain_output = "false";
defparam \r[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \r[5]~output (
	.i(\Draw|pixel_r [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[5]),
	.obar());
// synopsys translate_off
defparam \r[5]~output .bus_hold = "false";
defparam \r[5]~output .open_drain_output = "false";
defparam \r[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \r[6]~output (
	.i(\Draw|pixel_r [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[6]),
	.obar());
// synopsys translate_off
defparam \r[6]~output .bus_hold = "false";
defparam \r[6]~output .open_drain_output = "false";
defparam \r[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \r[7]~output (
	.i(\Draw|pixel_r [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[7]),
	.obar());
// synopsys translate_off
defparam \r[7]~output .bus_hold = "false";
defparam \r[7]~output .open_drain_output = "false";
defparam \r[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \g[0]~output (
	.i(\Draw|pixel_g [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[0]),
	.obar());
// synopsys translate_off
defparam \g[0]~output .bus_hold = "false";
defparam \g[0]~output .open_drain_output = "false";
defparam \g[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \g[1]~output (
	.i(\Draw|pixel_g [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[1]),
	.obar());
// synopsys translate_off
defparam \g[1]~output .bus_hold = "false";
defparam \g[1]~output .open_drain_output = "false";
defparam \g[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \g[2]~output (
	.i(\Draw|pixel_g [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[2]),
	.obar());
// synopsys translate_off
defparam \g[2]~output .bus_hold = "false";
defparam \g[2]~output .open_drain_output = "false";
defparam \g[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \g[3]~output (
	.i(\Draw|pixel_g [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[3]),
	.obar());
// synopsys translate_off
defparam \g[3]~output .bus_hold = "false";
defparam \g[3]~output .open_drain_output = "false";
defparam \g[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \g[4]~output (
	.i(\Draw|pixel_g [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[4]),
	.obar());
// synopsys translate_off
defparam \g[4]~output .bus_hold = "false";
defparam \g[4]~output .open_drain_output = "false";
defparam \g[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \g[5]~output (
	.i(\Draw|pixel_g [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[5]),
	.obar());
// synopsys translate_off
defparam \g[5]~output .bus_hold = "false";
defparam \g[5]~output .open_drain_output = "false";
defparam \g[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \g[6]~output (
	.i(\Draw|pixel_g [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[6]),
	.obar());
// synopsys translate_off
defparam \g[6]~output .bus_hold = "false";
defparam \g[6]~output .open_drain_output = "false";
defparam \g[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \g[7]~output (
	.i(\Draw|pixel_g [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[7]),
	.obar());
// synopsys translate_off
defparam \g[7]~output .bus_hold = "false";
defparam \g[7]~output .open_drain_output = "false";
defparam \g[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \b[0]~output (
	.i(\Draw|pixel_b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[0]),
	.obar());
// synopsys translate_off
defparam \b[0]~output .bus_hold = "false";
defparam \b[0]~output .open_drain_output = "false";
defparam \b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \b[1]~output (
	.i(\Draw|pixel_b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[1]),
	.obar());
// synopsys translate_off
defparam \b[1]~output .bus_hold = "false";
defparam \b[1]~output .open_drain_output = "false";
defparam \b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \b[2]~output (
	.i(\Draw|pixel_b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[2]),
	.obar());
// synopsys translate_off
defparam \b[2]~output .bus_hold = "false";
defparam \b[2]~output .open_drain_output = "false";
defparam \b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \b[3]~output (
	.i(\Draw|pixel_b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[3]),
	.obar());
// synopsys translate_off
defparam \b[3]~output .bus_hold = "false";
defparam \b[3]~output .open_drain_output = "false";
defparam \b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \b[4]~output (
	.i(\Draw|pixel_b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[4]),
	.obar());
// synopsys translate_off
defparam \b[4]~output .bus_hold = "false";
defparam \b[4]~output .open_drain_output = "false";
defparam \b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \b[5]~output (
	.i(\Draw|pixel_b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[5]),
	.obar());
// synopsys translate_off
defparam \b[5]~output .bus_hold = "false";
defparam \b[5]~output .open_drain_output = "false";
defparam \b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \b[6]~output (
	.i(\Draw|pixel_b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[6]),
	.obar());
// synopsys translate_off
defparam \b[6]~output .bus_hold = "false";
defparam \b[6]~output .open_drain_output = "false";
defparam \b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \b[7]~output (
	.i(\Draw|pixel_b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[7]),
	.obar());
// synopsys translate_off
defparam \b[7]~output .bus_hold = "false";
defparam \b[7]~output .open_drain_output = "false";
defparam \b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\clkDivision|VGA_CLK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N45
cyclonev_lcell_comb \clkDivision|VGA_CLK~0 (
// Equation(s):
// \clkDivision|VGA_CLK~0_combout  = ( !\clkDivision|VGA_CLK~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clkDivision|VGA_CLK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkDivision|VGA_CLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkDivision|VGA_CLK~0 .extended_lut = "off";
defparam \clkDivision|VGA_CLK~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clkDivision|VGA_CLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y77_N44
dffeas \clkDivision|VGA_CLK (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\clkDivision|VGA_CLK~0_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkDivision|VGA_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkDivision|VGA_CLK .is_wysiwyg = "true";
defparam \clkDivision|VGA_CLK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N0
cyclonev_lcell_comb \vgaTest|Add1~25 (
// Equation(s):
// \vgaTest|Add1~25_sumout  = SUM(( \vgaTest|vcount [0] ) + ( VCC ) + ( !VCC ))
// \vgaTest|Add1~26  = CARRY(( \vgaTest|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgaTest|vcount [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~25_sumout ),
	.cout(\vgaTest|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~25 .extended_lut = "off";
defparam \vgaTest|Add1~25 .lut_mask = 64'h0000000000003333;
defparam \vgaTest|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N3
cyclonev_lcell_comb \vgaTest|Add1~1 (
// Equation(s):
// \vgaTest|Add1~1_sumout  = SUM(( \vgaTest|vcount [1] ) + ( GND ) + ( \vgaTest|Add1~26  ))
// \vgaTest|Add1~2  = CARRY(( \vgaTest|vcount [1] ) + ( GND ) + ( \vgaTest|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~1_sumout ),
	.cout(\vgaTest|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~1 .extended_lut = "off";
defparam \vgaTest|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N6
cyclonev_lcell_comb \vgaTest|Add1~29 (
// Equation(s):
// \vgaTest|Add1~29_sumout  = SUM(( \vgaTest|vcount [2] ) + ( GND ) + ( \vgaTest|Add1~2  ))
// \vgaTest|Add1~30  = CARRY(( \vgaTest|vcount [2] ) + ( GND ) + ( \vgaTest|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|vcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~29_sumout ),
	.cout(\vgaTest|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~29 .extended_lut = "off";
defparam \vgaTest|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTest|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N30
cyclonev_lcell_comb \vgaTest|Add0~17 (
// Equation(s):
// \vgaTest|Add0~17_sumout  = SUM(( \vgaTest|hcount [0] ) + ( VCC ) + ( !VCC ))
// \vgaTest|Add0~18  = CARRY(( \vgaTest|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~17_sumout ),
	.cout(\vgaTest|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~17 .extended_lut = "off";
defparam \vgaTest|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \vgaTest|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N0
cyclonev_lcell_comb \vgaTest|hcount[0]~feeder (
// Equation(s):
// \vgaTest|hcount[0]~feeder_combout  = ( \vgaTest|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTest|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|hcount[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|hcount[0]~feeder .extended_lut = "off";
defparam \vgaTest|hcount[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTest|hcount[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N2
dffeas \vgaTest|hcount[0] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\vgaTest|hcount[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[0] .is_wysiwyg = "true";
defparam \vgaTest|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N33
cyclonev_lcell_comb \vgaTest|Add0~13 (
// Equation(s):
// \vgaTest|Add0~13_sumout  = SUM(( \vgaTest|hcount[1]~DUPLICATE_q  ) + ( GND ) + ( \vgaTest|Add0~18  ))
// \vgaTest|Add0~14  = CARRY(( \vgaTest|hcount[1]~DUPLICATE_q  ) + ( GND ) + ( \vgaTest|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~13_sumout ),
	.cout(\vgaTest|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~13 .extended_lut = "off";
defparam \vgaTest|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N29
dffeas \vgaTest|hcount[1]~DUPLICATE (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTest|hcount[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N36
cyclonev_lcell_comb \vgaTest|Add0~9 (
// Equation(s):
// \vgaTest|Add0~9_sumout  = SUM(( \vgaTest|hcount [2] ) + ( GND ) + ( \vgaTest|Add0~14  ))
// \vgaTest|Add0~10  = CARRY(( \vgaTest|hcount [2] ) + ( GND ) + ( \vgaTest|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|hcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~9_sumout ),
	.cout(\vgaTest|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~9 .extended_lut = "off";
defparam \vgaTest|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTest|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N51
cyclonev_lcell_comb \vgaTest|hcount[2]~feeder (
// Equation(s):
// \vgaTest|hcount[2]~feeder_combout  = ( \vgaTest|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTest|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|hcount[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|hcount[2]~feeder .extended_lut = "off";
defparam \vgaTest|hcount[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTest|hcount[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N53
dffeas \vgaTest|hcount[2] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\vgaTest|hcount[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[2] .is_wysiwyg = "true";
defparam \vgaTest|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N39
cyclonev_lcell_comb \vgaTest|Add0~5 (
// Equation(s):
// \vgaTest|Add0~5_sumout  = SUM(( \vgaTest|hcount [3] ) + ( GND ) + ( \vgaTest|Add0~10  ))
// \vgaTest|Add0~6  = CARRY(( \vgaTest|hcount [3] ) + ( GND ) + ( \vgaTest|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~5_sumout ),
	.cout(\vgaTest|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~5 .extended_lut = "off";
defparam \vgaTest|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N23
dffeas \vgaTest|hcount[3] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[3] .is_wysiwyg = "true";
defparam \vgaTest|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N42
cyclonev_lcell_comb \vgaTest|Add0~21 (
// Equation(s):
// \vgaTest|Add0~21_sumout  = SUM(( \vgaTest|hcount [4] ) + ( GND ) + ( \vgaTest|Add0~6  ))
// \vgaTest|Add0~22  = CARRY(( \vgaTest|hcount [4] ) + ( GND ) + ( \vgaTest|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~21_sumout ),
	.cout(\vgaTest|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~21 .extended_lut = "off";
defparam \vgaTest|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N56
dffeas \vgaTest|hcount[4] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[4] .is_wysiwyg = "true";
defparam \vgaTest|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N45
cyclonev_lcell_comb \vgaTest|Add0~33 (
// Equation(s):
// \vgaTest|Add0~33_sumout  = SUM(( \vgaTest|hcount [5] ) + ( GND ) + ( \vgaTest|Add0~22  ))
// \vgaTest|Add0~34  = CARRY(( \vgaTest|hcount [5] ) + ( GND ) + ( \vgaTest|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|hcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~33_sumout ),
	.cout(\vgaTest|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~33 .extended_lut = "off";
defparam \vgaTest|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTest|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N12
cyclonev_lcell_comb \vgaTest|hcount[5]~feeder (
// Equation(s):
// \vgaTest|hcount[5]~feeder_combout  = ( \vgaTest|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTest|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|hcount[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|hcount[5]~feeder .extended_lut = "off";
defparam \vgaTest|hcount[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTest|hcount[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N14
dffeas \vgaTest|hcount[5] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\vgaTest|hcount[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[5] .is_wysiwyg = "true";
defparam \vgaTest|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N48
cyclonev_lcell_comb \vgaTest|Add0~37 (
// Equation(s):
// \vgaTest|Add0~37_sumout  = SUM(( \vgaTest|hcount[6]~DUPLICATE_q  ) + ( GND ) + ( \vgaTest|Add0~34  ))
// \vgaTest|Add0~38  = CARRY(( \vgaTest|hcount[6]~DUPLICATE_q  ) + ( GND ) + ( \vgaTest|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~37_sumout ),
	.cout(\vgaTest|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~37 .extended_lut = "off";
defparam \vgaTest|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N44
dffeas \vgaTest|hcount[6]~DUPLICATE (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTest|hcount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y76_N50
dffeas \vgaTest|hcount[8]~DUPLICATE (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\vgaTest|hcount[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTest|hcount[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N51
cyclonev_lcell_comb \vgaTest|Add0~25 (
// Equation(s):
// \vgaTest|Add0~25_sumout  = SUM(( \vgaTest|hcount [7] ) + ( GND ) + ( \vgaTest|Add0~38  ))
// \vgaTest|Add0~26  = CARRY(( \vgaTest|hcount [7] ) + ( GND ) + ( \vgaTest|Add0~38  ))

	.dataa(!\vgaTest|hcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~25_sumout ),
	.cout(\vgaTest|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~25 .extended_lut = "off";
defparam \vgaTest|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTest|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N41
dffeas \vgaTest|hcount[7] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[7] .is_wysiwyg = "true";
defparam \vgaTest|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N54
cyclonev_lcell_comb \vgaTest|Add0~29 (
// Equation(s):
// \vgaTest|Add0~29_sumout  = SUM(( \vgaTest|hcount[8]~DUPLICATE_q  ) + ( GND ) + ( \vgaTest|Add0~26  ))
// \vgaTest|Add0~30  = CARRY(( \vgaTest|hcount[8]~DUPLICATE_q  ) + ( GND ) + ( \vgaTest|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|hcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~29_sumout ),
	.cout(\vgaTest|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~29 .extended_lut = "off";
defparam \vgaTest|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N48
cyclonev_lcell_comb \vgaTest|hcount[8]~feeder (
// Equation(s):
// \vgaTest|hcount[8]~feeder_combout  = ( \vgaTest|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTest|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|hcount[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|hcount[8]~feeder .extended_lut = "off";
defparam \vgaTest|hcount[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTest|hcount[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N49
dffeas \vgaTest|hcount[8] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\vgaTest|hcount[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[8] .is_wysiwyg = "true";
defparam \vgaTest|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N57
cyclonev_lcell_comb \vgaTest|Equal2~0 (
// Equation(s):
// \vgaTest|Equal2~0_combout  = ( \vgaTest|hcount [8] & ( !\vgaTest|hcount [7] & ( (!\vgaTest|hcount [5] & (!\vgaTest|hcount[6]~DUPLICATE_q  & \vgaTest|hcount [4])) ) ) )

	.dataa(gnd),
	.datab(!\vgaTest|hcount [5]),
	.datac(!\vgaTest|hcount[6]~DUPLICATE_q ),
	.datad(!\vgaTest|hcount [4]),
	.datae(!\vgaTest|hcount [8]),
	.dataf(!\vgaTest|hcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Equal2~0 .extended_lut = "off";
defparam \vgaTest|Equal2~0 .lut_mask = 64'h000000C000000000;
defparam \vgaTest|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N28
dffeas \vgaTest|hcount[1] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[1] .is_wysiwyg = "true";
defparam \vgaTest|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N57
cyclonev_lcell_comb \vgaTest|Add0~1 (
// Equation(s):
// \vgaTest|Add0~1_sumout  = SUM(( \vgaTest|hcount [9] ) + ( GND ) + ( \vgaTest|Add0~30  ))

	.dataa(!\vgaTest|hcount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add0~1 .extended_lut = "off";
defparam \vgaTest|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTest|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N35
dffeas \vgaTest|hcount[9] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[9] .is_wysiwyg = "true";
defparam \vgaTest|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N30
cyclonev_lcell_comb \vgaTest|Equal0~0 (
// Equation(s):
// \vgaTest|Equal0~0_combout  = ( \vgaTest|hcount [3] & ( \vgaTest|hcount [9] & ( (\vgaTest|hcount [0] & (\vgaTest|hcount [2] & \vgaTest|hcount [1])) ) ) )

	.dataa(!\vgaTest|hcount [0]),
	.datab(gnd),
	.datac(!\vgaTest|hcount [2]),
	.datad(!\vgaTest|hcount [1]),
	.datae(!\vgaTest|hcount [3]),
	.dataf(!\vgaTest|hcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Equal0~0 .extended_lut = "off";
defparam \vgaTest|Equal0~0 .lut_mask = 64'h0000000000000005;
defparam \vgaTest|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N6
cyclonev_lcell_comb \vgaTest|Equal2~1 (
// Equation(s):
// \vgaTest|Equal2~1_combout  = ( \vgaTest|Equal2~0_combout  & ( \vgaTest|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaTest|Equal2~0_combout ),
	.dataf(!\vgaTest|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Equal2~1 .extended_lut = "off";
defparam \vgaTest|Equal2~1 .lut_mask = 64'h000000000000FFFF;
defparam \vgaTest|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N53
dffeas \vgaTest|vcount[2] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[2] .is_wysiwyg = "true";
defparam \vgaTest|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N9
cyclonev_lcell_comb \vgaTest|Add1~9 (
// Equation(s):
// \vgaTest|Add1~9_sumout  = SUM(( \vgaTest|vcount [3] ) + ( GND ) + ( \vgaTest|Add1~30  ))
// \vgaTest|Add1~10  = CARRY(( \vgaTest|vcount [3] ) + ( GND ) + ( \vgaTest|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~9_sumout ),
	.cout(\vgaTest|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~9 .extended_lut = "off";
defparam \vgaTest|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N59
dffeas \vgaTest|vcount[3] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[3] .is_wysiwyg = "true";
defparam \vgaTest|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N12
cyclonev_lcell_comb \vgaTest|Add1~5 (
// Equation(s):
// \vgaTest|Add1~5_sumout  = SUM(( \vgaTest|vcount [4] ) + ( GND ) + ( \vgaTest|Add1~10  ))
// \vgaTest|Add1~6  = CARRY(( \vgaTest|vcount [4] ) + ( GND ) + ( \vgaTest|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|vcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~5_sumout ),
	.cout(\vgaTest|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~5 .extended_lut = "off";
defparam \vgaTest|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTest|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N35
dffeas \vgaTest|vcount[4] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[4] .is_wysiwyg = "true";
defparam \vgaTest|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N15
cyclonev_lcell_comb \vgaTest|Add1~21 (
// Equation(s):
// \vgaTest|Add1~21_sumout  = SUM(( \vgaTest|vcount [5] ) + ( GND ) + ( \vgaTest|Add1~6  ))
// \vgaTest|Add1~22  = CARRY(( \vgaTest|vcount [5] ) + ( GND ) + ( \vgaTest|Add1~6  ))

	.dataa(!\vgaTest|vcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~21_sumout ),
	.cout(\vgaTest|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~21 .extended_lut = "off";
defparam \vgaTest|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTest|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N50
dffeas \vgaTest|vcount[5] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[5] .is_wysiwyg = "true";
defparam \vgaTest|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N18
cyclonev_lcell_comb \vgaTest|Add1~17 (
// Equation(s):
// \vgaTest|Add1~17_sumout  = SUM(( \vgaTest|vcount [6] ) + ( GND ) + ( \vgaTest|Add1~22  ))
// \vgaTest|Add1~18  = CARRY(( \vgaTest|vcount [6] ) + ( GND ) + ( \vgaTest|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|vcount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~17_sumout ),
	.cout(\vgaTest|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~17 .extended_lut = "off";
defparam \vgaTest|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTest|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N47
dffeas \vgaTest|vcount[6] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[6] .is_wysiwyg = "true";
defparam \vgaTest|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N21
cyclonev_lcell_comb \vgaTest|Add1~13 (
// Equation(s):
// \vgaTest|Add1~13_sumout  = SUM(( \vgaTest|vcount [7] ) + ( GND ) + ( \vgaTest|Add1~18  ))
// \vgaTest|Add1~14  = CARRY(( \vgaTest|vcount [7] ) + ( GND ) + ( \vgaTest|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|vcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~13_sumout ),
	.cout(\vgaTest|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~13 .extended_lut = "off";
defparam \vgaTest|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTest|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N41
dffeas \vgaTest|vcount[7] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[7] .is_wysiwyg = "true";
defparam \vgaTest|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N24
cyclonev_lcell_comb \vgaTest|Add1~37 (
// Equation(s):
// \vgaTest|Add1~37_sumout  = SUM(( \vgaTest|vcount [8] ) + ( GND ) + ( \vgaTest|Add1~14  ))
// \vgaTest|Add1~38  = CARRY(( \vgaTest|vcount [8] ) + ( GND ) + ( \vgaTest|Add1~14  ))

	.dataa(gnd),
	.datab(!\vgaTest|vcount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~37_sumout ),
	.cout(\vgaTest|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~37 .extended_lut = "off";
defparam \vgaTest|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTest|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N32
dffeas \vgaTest|vcount[8] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[8] .is_wysiwyg = "true";
defparam \vgaTest|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N27
cyclonev_lcell_comb \vgaTest|Add1~33 (
// Equation(s):
// \vgaTest|Add1~33_sumout  = SUM(( \vgaTest|vcount [9] ) + ( GND ) + ( \vgaTest|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTest|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTest|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTest|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Add1~33 .extended_lut = "off";
defparam \vgaTest|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTest|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N56
dffeas \vgaTest|vcount[9] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[9] .is_wysiwyg = "true";
defparam \vgaTest|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N54
cyclonev_lcell_comb \vgaTest|vreset~1 (
// Equation(s):
// \vgaTest|vreset~1_combout  = ( \vgaTest|vcount [9] & ( !\vgaTest|vcount [7] & ( (\vgaTest|vcount [2] & (!\vgaTest|vcount [8] & (!\vgaTest|vcount [1] & !\vgaTest|vcount [0]))) ) ) )

	.dataa(!\vgaTest|vcount [2]),
	.datab(!\vgaTest|vcount [8]),
	.datac(!\vgaTest|vcount [1]),
	.datad(!\vgaTest|vcount [0]),
	.datae(!\vgaTest|vcount [9]),
	.dataf(!\vgaTest|vcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|vreset~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|vreset~1 .extended_lut = "off";
defparam \vgaTest|vreset~1 .lut_mask = 64'h0000400000000000;
defparam \vgaTest|vreset~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N58
dffeas \vgaTest|vcount[3]~DUPLICATE (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTest|vcount[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N30
cyclonev_lcell_comb \vgaTest|vreset~0 (
// Equation(s):
// \vgaTest|vreset~0_combout  = ( \vgaTest|vcount[3]~DUPLICATE_q  & ( !\vgaTest|vcount [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|vcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTest|vcount[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|vreset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|vreset~0 .extended_lut = "off";
defparam \vgaTest|vreset~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vgaTest|vreset~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N48
cyclonev_lcell_comb \vgaTest|vreset (
// Equation(s):
// \vgaTest|vreset~combout  = ( !\vgaTest|vcount [5] & ( \vgaTest|Equal2~0_combout  & ( (!\vgaTest|vcount [6] & (\vgaTest|vreset~1_combout  & (\vgaTest|vreset~0_combout  & \vgaTest|Equal0~0_combout ))) ) ) )

	.dataa(!\vgaTest|vcount [6]),
	.datab(!\vgaTest|vreset~1_combout ),
	.datac(!\vgaTest|vreset~0_combout ),
	.datad(!\vgaTest|Equal0~0_combout ),
	.datae(!\vgaTest|vcount [5]),
	.dataf(!\vgaTest|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|vreset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|vreset .extended_lut = "off";
defparam \vgaTest|vreset .lut_mask = 64'h0000000000020000;
defparam \vgaTest|vreset .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N44
dffeas \vgaTest|vcount[0] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[0] .is_wysiwyg = "true";
defparam \vgaTest|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N38
dffeas \vgaTest|vcount[1] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|vreset~combout ),
	.sload(vcc),
	.ena(\vgaTest|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vcount[1] .is_wysiwyg = "true";
defparam \vgaTest|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N42
cyclonev_lcell_comb \vgaTest|vs~0 (
// Equation(s):
// \vgaTest|vs~0_combout  = ( !\vgaTest|vcount [2] & ( (\vgaTest|vcount [8] & (!\vgaTest|vcount [9] & \vgaTest|vcount [0])) ) )

	.dataa(gnd),
	.datab(!\vgaTest|vcount [8]),
	.datac(!\vgaTest|vcount [9]),
	.datad(!\vgaTest|vcount [0]),
	.datae(gnd),
	.dataf(!\vgaTest|vcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|vs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|vs~0 .extended_lut = "off";
defparam \vgaTest|vs~0 .lut_mask = 64'h0030003000000000;
defparam \vgaTest|vs~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N45
cyclonev_lcell_comb \vgaTest|vs~1 (
// Equation(s):
// \vgaTest|vs~1_combout  = ( \vgaTest|vs~0_combout  & ( (\vgaTest|vcount [5] & (\vgaTest|vcount [7] & \vgaTest|vcount [6])) ) )

	.dataa(!\vgaTest|vcount [5]),
	.datab(gnd),
	.datac(!\vgaTest|vcount [7]),
	.datad(!\vgaTest|vcount [6]),
	.datae(gnd),
	.dataf(!\vgaTest|vs~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|vs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|vs~1 .extended_lut = "off";
defparam \vgaTest|vs~1 .lut_mask = 64'h0000000000050005;
defparam \vgaTest|vs~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N39
cyclonev_lcell_comb \vgaTest|vs~2 (
// Equation(s):
// \vgaTest|vs~2_combout  = ( \vgaTest|vs~1_combout  & ( \vgaTest|Equal2~1_combout  & ( (!\vgaTest|vreset~0_combout  & ((\vgaTest|vs~q ))) # (\vgaTest|vreset~0_combout  & (!\vgaTest|vcount [1])) ) ) ) # ( !\vgaTest|vs~1_combout  & ( \vgaTest|Equal2~1_combout 
//  & ( \vgaTest|vs~q  ) ) ) # ( \vgaTest|vs~1_combout  & ( !\vgaTest|Equal2~1_combout  & ( \vgaTest|vs~q  ) ) ) # ( !\vgaTest|vs~1_combout  & ( !\vgaTest|Equal2~1_combout  & ( \vgaTest|vs~q  ) ) )

	.dataa(!\vgaTest|vcount [1]),
	.datab(!\vgaTest|vs~q ),
	.datac(gnd),
	.datad(!\vgaTest|vreset~0_combout ),
	.datae(!\vgaTest|vs~1_combout ),
	.dataf(!\vgaTest|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|vs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|vs~2 .extended_lut = "off";
defparam \vgaTest|vs~2 .lut_mask = 64'h33333333333333AA;
defparam \vgaTest|vs~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N14
dffeas \vgaTest|vs (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|vs~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|vs .is_wysiwyg = "true";
defparam \vgaTest|vs .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N24
cyclonev_lcell_comb \vgaTest|Equal0~1 (
// Equation(s):
// \vgaTest|Equal0~1_combout  = ( !\vgaTest|hcount [4] & ( \vgaTest|hcount [7] & ( !\vgaTest|hcount[8]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTest|hcount[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vgaTest|hcount [4]),
	.dataf(!\vgaTest|hcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|Equal0~1 .extended_lut = "off";
defparam \vgaTest|Equal0~1 .lut_mask = 64'h00000000F0F00000;
defparam \vgaTest|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N43
dffeas \vgaTest|hcount[6] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[6] .is_wysiwyg = "true";
defparam \vgaTest|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N36
cyclonev_lcell_comb \vgaTest|hs~0 (
// Equation(s):
// \vgaTest|hs~0_combout  = ( \vgaTest|hcount [6] & ( \vgaTest|Equal0~0_combout  & ( (\vgaTest|hs~q  & ((!\vgaTest|Equal0~1_combout ) # (!\vgaTest|hcount [5]))) ) ) ) # ( !\vgaTest|hcount [6] & ( \vgaTest|Equal0~0_combout  & ( ((\vgaTest|Equal0~1_combout  & 
// !\vgaTest|hcount [5])) # (\vgaTest|hs~q ) ) ) ) # ( \vgaTest|hcount [6] & ( !\vgaTest|Equal0~0_combout  & ( \vgaTest|hs~q  ) ) ) # ( !\vgaTest|hcount [6] & ( !\vgaTest|Equal0~0_combout  & ( \vgaTest|hs~q  ) ) )

	.dataa(gnd),
	.datab(!\vgaTest|hs~q ),
	.datac(!\vgaTest|Equal0~1_combout ),
	.datad(!\vgaTest|hcount [5]),
	.datae(!\vgaTest|hcount [6]),
	.dataf(!\vgaTest|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTest|hs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTest|hs~0 .extended_lut = "off";
defparam \vgaTest|hs~0 .lut_mask = 64'h333333333F333330;
defparam \vgaTest|hs~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N26
dffeas \vgaTest|hs (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vgaTest|hs~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hs .is_wysiwyg = "true";
defparam \vgaTest|hs .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y76_N47
dffeas \Draw|counter[0] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|counter~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|counter[0] .is_wysiwyg = "true";
defparam \Draw|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N18
cyclonev_lcell_comb \Draw|counter~1 (
// Equation(s):
// \Draw|counter~1_combout  = ( \vgaTest|vcount [0] & ( !\Draw|counter [0] ) ) # ( !\vgaTest|vcount [0] & ( (!\vgaTest|hcount [0]) # (!\Draw|counter [0]) ) )

	.dataa(!\vgaTest|hcount [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Draw|counter [0]),
	.datae(gnd),
	.dataf(!\vgaTest|vcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|counter~1 .extended_lut = "off";
defparam \Draw|counter~1 .lut_mask = 64'hFFAAFFAAFF00FF00;
defparam \Draw|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N1
dffeas \vgaTest|hcount[0]~DUPLICATE (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\vgaTest|hcount[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTest|Equal2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTest|hcount[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTest|hcount[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTest|hcount[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N45
cyclonev_lcell_comb \Draw|Add2~0 (
// Equation(s):
// \Draw|Add2~0_combout  = ( \Draw|counter [0] & ( \vgaTest|hcount[0]~DUPLICATE_q  & ( !\Draw|counter [1] ) ) ) # ( !\Draw|counter [0] & ( \vgaTest|hcount[0]~DUPLICATE_q  & ( \Draw|counter [1] ) ) ) # ( \Draw|counter [0] & ( !\vgaTest|hcount[0]~DUPLICATE_q  
// & ( (\vgaTest|vcount [0] & !\Draw|counter [1]) ) ) ) # ( !\Draw|counter [0] & ( !\vgaTest|hcount[0]~DUPLICATE_q  & ( (\vgaTest|vcount [0] & \Draw|counter [1]) ) ) )

	.dataa(!\vgaTest|vcount [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Draw|counter [1]),
	.datae(!\Draw|counter [0]),
	.dataf(!\vgaTest|hcount[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|Add2~0 .extended_lut = "off";
defparam \Draw|Add2~0 .lut_mask = 64'h0055550000FFFF00;
defparam \Draw|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y77_N29
dffeas \Draw|counter[1] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Add2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|counter[1] .is_wysiwyg = "true";
defparam \Draw|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N33
cyclonev_lcell_comb \Draw|counter~0 (
// Equation(s):
// \Draw|counter~0_combout  = ( \vgaTest|hcount[0]~DUPLICATE_q  & ( \Draw|counter [1] ) ) # ( !\vgaTest|hcount[0]~DUPLICATE_q  & ( (\vgaTest|vcount [0] & \Draw|counter [1]) ) )

	.dataa(gnd),
	.datab(!\vgaTest|vcount [0]),
	.datac(!\Draw|counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTest|hcount[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|counter~0 .extended_lut = "off";
defparam \Draw|counter~0 .lut_mask = 64'h030303030F0F0F0F;
defparam \Draw|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y77_N21
cyclonev_lcell_comb \clkDivision|int_rst~feeder (
// Equation(s):
// \clkDivision|int_rst~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkDivision|int_rst~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkDivision|int_rst~feeder .extended_lut = "off";
defparam \clkDivision|int_rst~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \clkDivision|int_rst~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y77_N23
dffeas \clkDivision|int_rst (
	.clk(\clk~input_o ),
	.d(\clkDivision|int_rst~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkDivision|int_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkDivision|int_rst .is_wysiwyg = "true";
defparam \clkDivision|int_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y77_N36
cyclonev_lcell_comb \clkDivision|CLK_PROC~0 (
// Equation(s):
// \clkDivision|CLK_PROC~0_combout  = ( \clkDivision|int_rst~q  & ( !\clkDivision|CLK_PROC~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clkDivision|int_rst~q ),
	.dataf(!\clkDivision|CLK_PROC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkDivision|CLK_PROC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkDivision|CLK_PROC~0 .extended_lut = "off";
defparam \clkDivision|CLK_PROC~0 .lut_mask = 64'h0000FFFF00000000;
defparam \clkDivision|CLK_PROC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y77_N57
cyclonev_lcell_comb \clkDivision|CLK_PROC~feeder (
// Equation(s):
// \clkDivision|CLK_PROC~feeder_combout  = ( \clkDivision|CLK_PROC~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clkDivision|CLK_PROC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkDivision|CLK_PROC~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkDivision|CLK_PROC~feeder .extended_lut = "off";
defparam \clkDivision|CLK_PROC~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \clkDivision|CLK_PROC~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y77_N59
dffeas \clkDivision|CLK_PROC (
	.clk(\clk~input_o ),
	.d(\clkDivision|CLK_PROC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkDivision|CLK_PROC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkDivision|CLK_PROC .is_wysiwyg = "true";
defparam \clkDivision|CLK_PROC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y78_N51
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y77_N27
cyclonev_lcell_comb \Draw|adr[5]~feeder (
// Equation(s):
// \Draw|adr[5]~feeder_combout  = ( \vgaTest|vcount [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTest|vcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|adr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|adr[5]~feeder .extended_lut = "off";
defparam \Draw|adr[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Draw|adr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y77_N28
dffeas \Draw|adr[5] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|adr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|adr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|adr[5] .is_wysiwyg = "true";
defparam \Draw|adr[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clkDivision|CLK_PROC~q ),
	.clk1(\clkDivision|CLK_PROC~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portbaddr({\Draw|adr [5],\~GND~combout ,\Draw|adr [5],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "pandita.mif";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:DataMem|sdramtest:data_mem|altsyncram:altsyncram_component|altsyncram_m3m2:auto_generated|ALTSYNCRAM";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "9CE737BDEF5AD6B5294A6318C842109CE73AD6B5A529494A52739CE5AD6B5AD6B739CE94A52AD6B5B5AD6C6318D6B5ADEF7BD6B5AC6318BDEF7BDEF7C6318B5AD6AD6B5A52949CE73A5294AD6B5C6318DEF7BDEF7BE739CE739CD6B5ACE739BDEF7B5AD6BDEF7D6B5AD6B5AAD6B58C631739CE6318C5294A5AD6B6318C6B5AD7";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "BDEF8C631AD6B5CE739D6B5ADEF7B0000021084421086318C84210842106B5AD39CE708421D6B5AAD6B594A5294A52A5294CE739E739CEF7BDFFFFF084212108439CE7318C621084318C639CE75294A739CE7BDEF5AD6B318C61084221084294A55294A842107BDEF39CE71084208421318C64A5296B5AD8C6319CE739CE73A5294A5294AD6B59CE73842107BDEF7BDEF5AD6B39CE718C63F7BDEF7BDEF7BDE084211084208421F7BDEDEF7BF7BDE08421294A539CE739CE739CE739CE739CE7294A5318C6318C6318C64A5296318C842108C631842108421094A5294A528C6317BDEF6B5AD6318C5AD6B739CE8C6319CE739CE738C6318C63194A52A5294CE7";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "39DEF7BBDEF794A52842108C63194A52AD6B5CE739EF7BDF7BDEEF7BDDEF7BC6318AD6B58C6317BDEF8C631B5AD6C6318C6318C6318CE739DEF7BE739CF7BDEEF7BDA52944210821084318C639CE76B5AD8C6318C631739CE4A52908421D6B5AAD6B5A5294AD6B5D6B5A00000294A5318C639CE7318C610842F7BDECE739AD6B59CE7394A5294A529CE73B5AD6FFFFF5294A5294A294A5084210000018C6321084421084A529294A51084200000E739C0000039CE784210E739C18C6318C6308421FFFFFDEF7BFFFFFFFFFFE739CC6318BDEF7AD6B5A52946318C21084DEF7BCE739C6318C6318D6B5AEF7BDEF7BDF7BDED6B5AAD6B5A5294AD6B5C6318C6318";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N15
cyclonev_lcell_comb \Draw|Mux7~0 (
// Equation(s):
// \Draw|Mux7~0_combout  = ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( (!\Draw|counter~0_combout ) # ((!\Draw|counter~1_combout 
//  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 )) # (\Draw|counter~1_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout  & ((!\Draw|counter~0_combout ) # 
// ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 )))) # (\Draw|counter~1_combout  & (\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 )))) ) ) ) # ( 
// \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout  & (\Draw|counter~0_combout  & 
// (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ))) # (\Draw|counter~1_combout  & ((!\Draw|counter~0_combout ) # ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( (\Draw|counter~0_combout  & ((!\Draw|counter~1_combout  & 
// (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 )) # (\Draw|counter~1_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\Draw|counter~1_combout ),
	.datab(!\Draw|counter~0_combout ),
	.datac(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datad(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datae(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.dataf(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|Mux7~0 .extended_lut = "off";
defparam \Draw|Mux7~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \Draw|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N34
dffeas \Draw|pixel_r[0] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_r[0] .is_wysiwyg = "true";
defparam \Draw|pixel_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N21
cyclonev_lcell_comb \Draw|Mux6~0 (
// Equation(s):
// \Draw|Mux6~0_combout  = ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( ((!\Draw|counter~0_combout  & 
// ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # (\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ))) # (\Draw|counter~1_combout ) ) ) ) # ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout  & ((!\Draw|counter~0_combout  & 
// ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # (\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) # (\Draw|counter~1_combout  & 
// (\Draw|counter~0_combout )) ) ) ) # ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout  & 
// ((!\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # (\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) # 
// (\Draw|counter~1_combout  & (!\Draw|counter~0_combout )) ) ) ) # ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( 
// (!\Draw|counter~1_combout  & ((!\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # (\Draw|counter~0_combout  & 
// (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\Draw|counter~1_combout ),
	.datab(!\Draw|counter~0_combout ),
	.datac(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datad(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datae(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.dataf(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|Mux6~0 .extended_lut = "off";
defparam \Draw|Mux6~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \Draw|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N19
dffeas \Draw|pixel_r[1] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_r[1] .is_wysiwyg = "true";
defparam \Draw|pixel_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N54
cyclonev_lcell_comb \Draw|Mux5~0 (
// Equation(s):
// \Draw|Mux5~0_combout  = ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout ) # 
// ((!\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 )) # (\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout  & (!\Draw|counter~0_combout )) # 
// (\Draw|counter~1_combout  & ((!\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 )) # (\Draw|counter~0_combout  & 
// ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ))))) ) ) ) # ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout  & (\Draw|counter~0_combout )) # (\Draw|counter~1_combout  & ((!\Draw|counter~0_combout  & 
// (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 )) # (\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ))))) ) ) ) # ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( (\Draw|counter~1_combout  & ((!\Draw|counter~0_combout  & 
// (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 )) # (\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\Draw|counter~1_combout ),
	.datab(!\Draw|counter~0_combout ),
	.datac(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datad(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datae(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.dataf(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|Mux5~0 .extended_lut = "off";
defparam \Draw|Mux5~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \Draw|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N59
dffeas \Draw|pixel_r[2] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_r[2] .is_wysiwyg = "true";
defparam \Draw|pixel_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N33
cyclonev_lcell_comb \Draw|Mux4~0 (
// Equation(s):
// \Draw|Mux4~0_combout  = ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout ) # 
// ((!\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # (\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout  & (\Draw|counter~0_combout )) # 
// (\Draw|counter~1_combout  & ((!\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # (\Draw|counter~0_combout  & 
// (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 )))) ) ) ) # ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout  & (!\Draw|counter~0_combout )) # (\Draw|counter~1_combout  & ((!\Draw|counter~0_combout  & 
// ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # (\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (\Draw|counter~1_combout  & ((!\Draw|counter~0_combout  & 
// ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # (\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\Draw|counter~1_combout ),
	.datab(!\Draw|counter~0_combout ),
	.datac(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datad(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datae(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.dataf(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|Mux4~0 .extended_lut = "off";
defparam \Draw|Mux4~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \Draw|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N6
cyclonev_lcell_comb \Draw|pixel_r[3]~feeder (
// Equation(s):
// \Draw|pixel_r[3]~feeder_combout  = ( \Draw|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Draw|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|pixel_r[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|pixel_r[3]~feeder .extended_lut = "off";
defparam \Draw|pixel_r[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Draw|pixel_r[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N7
dffeas \Draw|pixel_r[3] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|pixel_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_r[3] .is_wysiwyg = "true";
defparam \Draw|pixel_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N51
cyclonev_lcell_comb \Draw|Mux3~0 (
// Equation(s):
// \Draw|Mux3~0_combout  = ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( ((!\Draw|counter~0_combout  & 
// (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # (\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 )))) # (\Draw|counter~1_combout ) ) ) ) # ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout  & ((!\Draw|counter~0_combout  & 
// (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # (\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ))))) # (\Draw|counter~1_combout  & 
// (\Draw|counter~0_combout )) ) ) ) # ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout  & 
// ((!\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # (\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ))))) # 
// (\Draw|counter~1_combout  & (!\Draw|counter~0_combout )) ) ) ) # ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( 
// (!\Draw|counter~1_combout  & ((!\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # (\Draw|counter~0_combout  & 
// ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\Draw|counter~1_combout ),
	.datab(!\Draw|counter~0_combout ),
	.datac(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datad(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datae(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.dataf(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|Mux3~0 .extended_lut = "off";
defparam \Draw|Mux3~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Draw|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N24
cyclonev_lcell_comb \Draw|pixel_r[4]~feeder (
// Equation(s):
// \Draw|pixel_r[4]~feeder_combout  = ( \Draw|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Draw|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|pixel_r[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|pixel_r[4]~feeder .extended_lut = "off";
defparam \Draw|pixel_r[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Draw|pixel_r[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N25
dffeas \Draw|pixel_r[4] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|pixel_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_r[4] .is_wysiwyg = "true";
defparam \Draw|pixel_r[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clkDivision|CLK_PROC~q ),
	.clk1(\clkDivision|CLK_PROC~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\Draw|adr [5],\~GND~combout ,\Draw|adr [5],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "pandita.mif";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dmem:DataMem|sdramtest:data_mem|altsyncram:altsyncram_component|altsyncram_m3m2:auto_generated|ALTSYNCRAM";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 20;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 20;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 255;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB0";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "06DB006DB006DB006DB006DB006DB009240092400924009240092400924009240092400924006DB006DB006DB006DB006DB006DB006DB006DB006DB00924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924006DB006DB006DB009240092400924006DB006DB006DB0092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009";
defparam \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "2400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924009240092400924006DB006DB006DB006DB006DB009240092400924009240092400924006DB006DB006DB006DB006DB006DB006DB006DB006DB009240092400924009240092400924009240092400924009240092400924006DB0092400924009240092400B6D00B6D00B6D0092400924009240092400924009240092400924009240092400924006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB006DB";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N36
cyclonev_lcell_comb \Draw|Mux2~0 (
// Equation(s):
// \Draw|Mux2~0_combout  = ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( ((!\Draw|counter~1_combout  & 
// (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 )) # (\Draw|counter~1_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 )))) # (\Draw|counter~0_combout ) ) ) ) # ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout  & (!\Draw|counter~0_combout  & 
// (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ))) # (\Draw|counter~1_combout  & (((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 )) # (\Draw|counter~0_combout ))) ) ) ) # ( 
// \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout  & 
// (((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 )) # (\Draw|counter~0_combout ))) # (\Draw|counter~1_combout  & (!\Draw|counter~0_combout  & 
// ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 )))) ) ) ) # ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( (!\Draw|counter~0_combout  & ((!\Draw|counter~1_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 )) # 
// (\Draw|counter~1_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\Draw|counter~1_combout ),
	.datab(!\Draw|counter~0_combout ),
	.datac(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datad(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datae(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.dataf(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|Mux2~0 .extended_lut = "off";
defparam \Draw|Mux2~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Draw|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N40
dffeas \Draw|pixel_r[5] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_r[5] .is_wysiwyg = "true";
defparam \Draw|pixel_r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N3
cyclonev_lcell_comb \Draw|Mux1~0 (
// Equation(s):
// \Draw|Mux1~0_combout  = ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout ) # 
// ((!\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # (\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\Draw|counter~0_combout  & (((!\Draw|counter~1_combout ) # 
// (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # (\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ((\Draw|counter~1_combout )))) ) ) ) # ( 
// \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\Draw|counter~0_combout  & 
// (((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & \Draw|counter~1_combout )))) # (\Draw|counter~0_combout  & (((!\Draw|counter~1_combout )) # 
// (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ))) ) ) ) # ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (\Draw|counter~1_combout  & ((!\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # 
// (\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datab(!\Draw|counter~0_combout ),
	.datac(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datad(!\Draw|counter~1_combout ),
	.datae(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.dataf(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|Mux1~0 .extended_lut = "off";
defparam \Draw|Mux1~0 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Draw|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N13
dffeas \Draw|pixel_r[6] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_r[6] .is_wysiwyg = "true";
defparam \Draw|pixel_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y78_N57
cyclonev_lcell_comb \Draw|Mux0~0 (
// Equation(s):
// \Draw|Mux0~0_combout  = ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( (!\Draw|counter~1_combout ) # 
// ((!\Draw|counter~0_combout  & ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ))) # (\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( (!\Draw|counter~0_combout  & ((!\Draw|counter~1_combout ) # 
// ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 )))) # (\Draw|counter~0_combout  & (\Draw|counter~1_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) ) ) ) # ( 
// \DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( (!\Draw|counter~0_combout  & (\Draw|counter~1_combout  & 
// ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 )))) # (\Draw|counter~0_combout  & ((!\Draw|counter~1_combout ) # ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( !\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( (\Draw|counter~1_combout  & ((!\Draw|counter~0_combout  & 
// ((\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ))) # (\Draw|counter~0_combout  & (\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\Draw|counter~0_combout ),
	.datab(!\Draw|counter~1_combout ),
	.datac(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datad(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datae(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.dataf(!\DataMem|data_mem|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|Mux0~0 .extended_lut = "off";
defparam \Draw|Mux0~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \Draw|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y78_N55
dffeas \Draw|pixel_r[7] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_r[7] .is_wysiwyg = "true";
defparam \Draw|pixel_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N9
cyclonev_lcell_comb \Draw|pixel_g[0]~feeder (
// Equation(s):
// \Draw|pixel_g[0]~feeder_combout  = ( \Draw|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Draw|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|pixel_g[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|pixel_g[0]~feeder .extended_lut = "off";
defparam \Draw|pixel_g[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Draw|pixel_g[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N11
dffeas \Draw|pixel_g[0] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|pixel_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_g[0] .is_wysiwyg = "true";
defparam \Draw|pixel_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N31
dffeas \Draw|pixel_g[1] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_g[1] .is_wysiwyg = "true";
defparam \Draw|pixel_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N49
dffeas \Draw|pixel_g[2] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_g[2] .is_wysiwyg = "true";
defparam \Draw|pixel_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N10
dffeas \Draw|pixel_g[3] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_g[3] .is_wysiwyg = "true";
defparam \Draw|pixel_g[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N27
cyclonev_lcell_comb \Draw|pixel_g[4]~feeder (
// Equation(s):
// \Draw|pixel_g[4]~feeder_combout  = ( \Draw|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Draw|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|pixel_g[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|pixel_g[4]~feeder .extended_lut = "off";
defparam \Draw|pixel_g[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Draw|pixel_g[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N28
dffeas \Draw|pixel_g[4] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|pixel_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_g[4] .is_wysiwyg = "true";
defparam \Draw|pixel_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N1
dffeas \Draw|pixel_g[5] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_g[5] .is_wysiwyg = "true";
defparam \Draw|pixel_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N23
dffeas \Draw|pixel_g[6] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_g[6] .is_wysiwyg = "true";
defparam \Draw|pixel_g[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y78_N48
cyclonev_lcell_comb \Draw|pixel_g[7]~feeder (
// Equation(s):
// \Draw|pixel_g[7]~feeder_combout  = ( \Draw|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Draw|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Draw|pixel_g[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Draw|pixel_g[7]~feeder .extended_lut = "off";
defparam \Draw|pixel_g[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Draw|pixel_g[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y78_N49
dffeas \Draw|pixel_g[7] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|pixel_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_g[7] .is_wysiwyg = "true";
defparam \Draw|pixel_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N16
dffeas \Draw|pixel_b[0] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_b[0] .is_wysiwyg = "true";
defparam \Draw|pixel_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N22
dffeas \Draw|pixel_b[1] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_b[1] .is_wysiwyg = "true";
defparam \Draw|pixel_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N55
dffeas \Draw|pixel_b[2] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_b[2] .is_wysiwyg = "true";
defparam \Draw|pixel_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N7
dffeas \Draw|pixel_b[3] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Draw|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_b[3] .is_wysiwyg = "true";
defparam \Draw|pixel_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N52
dffeas \Draw|pixel_b[4] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_b[4] .is_wysiwyg = "true";
defparam \Draw|pixel_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N37
dffeas \Draw|pixel_b[5] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_b[5] .is_wysiwyg = "true";
defparam \Draw|pixel_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N4
dffeas \Draw|pixel_b[6] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_b[6] .is_wysiwyg = "true";
defparam \Draw|pixel_b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y78_N59
dffeas \Draw|pixel_b[7] (
	.clk(\clkDivision|VGA_CLK~q ),
	.d(\Draw|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Draw|pixel_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Draw|pixel_b[7] .is_wysiwyg = "true";
defparam \Draw|pixel_b[7] .power_up = "low";
// synopsys translate_on

endmodule
