I 000052 55 903           1629927775105 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1629927775107 2021.08.25 16:42:55)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code b9edbdede3efe8aebeeba1e3ecbfeabfb8bfeabebc)
	(_ent
		(_time 1629927775103)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int op -1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ARQ_ALUVHDL 1 -1)
)
I 000052 55 909           1629927912497 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1629927912498 2021.08.25 16:45:12)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 683d3c68333e397f6f3a70323d6e3b6e696e3b6f6d)
	(_ent
		(_time 1629927775102)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int op -1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1))(_read(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ARQ_ALUVHDL 1 -1)
)
I 000052 55 910           1629927962784 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1629927962785 2021.08.25 16:46:02)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code e1eee2b2b3b7b0f6e6b3f9bbb4e7b2e7e0e7b2e6e4)
	(_ent
		(_time 1629927775102)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int op -1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 37(_arch(_uni))))
		(_prcs
			(operacion(_arch 0 0 40(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1))(_read(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ARQ_ALUVHDL 1 -1)
)
I 000052 55 982           1629928605521 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1629928605522 2021.08.25 16:56:45)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 8f8f8f818ad9de9888dd97d5da89dc898e89dc888a)
	(_ent
		(_time 1629927775102)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int op -1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 37(_arch(_uni))))
		(_prcs
			(operacion(_arch 0 0 40(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)))))
			(line__49(_arch 1 0 49(_assignment(_alias((S)(x)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ARQ_ALUVHDL 2 -1)
)
I 000052 55 910           1629928681960 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1629928681961 2021.08.25 16:58:01)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 242a76207372753323763c7e712277222522772321)
	(_ent
		(_time 1629927775102)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int op -1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 37(_arch(_uni))))
		(_prcs
			(operacion(_arch 0 0 40(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1))(_read(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ARQ_ALUVHDL 1 -1)
)
I 000052 55 982           1629928693250 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1629928693251 2021.08.25 16:58:13)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 36623f336360672131642e6c633065303730653133)
	(_ent
		(_time 1629927775102)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int op -1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 37(_arch(_uni))))
		(_prcs
			(operacion(_arch 0 0 40(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)))))
			(line__50(_arch 1 0 50(_assignment(_alias((S)(x)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ARQ_ALUVHDL 2 -1)
)
I 000052 55 982           1629928876298 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1629928876299 2021.08.25 17:01:16)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 3d333f383a6b6c2a3a6f2567683b6e3b3c3b6e3a38)
	(_ent
		(_time 1629927775102)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int op -1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 37(_arch(_uni))))
		(_prcs
			(operacion(_arch 0 0 40(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)))))
			(line__50(_arch 1 0 50(_assignment(_alias((S)(x)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ARQ_ALUVHDL 2 -1)
)
I 000052 55 982           1629928881020 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1629928881021 2021.08.25 17:01:21)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code bbb4bfefbaedeaacbce9a3e1eebde8bdbabde8bcbe)
	(_ent
		(_time 1629927775102)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int op -1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 37(_arch(_uni))))
		(_prcs
			(operacion(_arch 0 0 40(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)))))
			(line__50(_arch 1 0 50(_assignment(_alias((S)(x)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ARQ_ALUVHDL 2 -1)
)
I 000052 55 982           1629928955786 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1629928955787 2021.08.25 17:02:35)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code c99dc19c939f98dece9bd1939ccf9acfc8cf9acecc)
	(_ent
		(_time 1629927775102)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int op -1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 37(_arch(_uni))))
		(_prcs
			(operacion(_arch 0 0 40(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)))))
			(line__50(_arch 1 0 50(_assignment(_alias((S)(x)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ARQ_ALUVHDL 2 -1)
)
I 000052 55 975           1629929294499 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1629929294500 2021.08.25 17:08:14)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code d88bdd8a838e89cfdf8ac0828dde8bded9de8bdfdd)
	(_ent
		(_time 1629927775102)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int op -1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 1 0 37(_arch(_uni))))
		(_prcs
			(operacion(_arch 0 0 40(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_alias((S)(x)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ARQ_ALUVHDL 2 -1)
)
I 000052 55 1052          1630533065511 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1630533065512 2021.09.01 16:51:05)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 2f7a2c2b2a797e38287837757a297c292e297c282a)
	(_ent
		(_time 1630533065509)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((S)(x)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ARQ_ALUVHDL 2 -1)
)
I 000052 55 1052          1630533301739 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1630533301740 2021.09.01 16:55:01)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code faf9a8aaf8acabedfdaee2a0affca9fcfbfca9fdff)
	(_ent
		(_time 1630533065508)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((S)(x)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ARQ_ALUVHDL 2 -1)
)
I 000052 55 1182          1630704975561 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 37))
	(_version ve4)
	(_time 1630704975562 2021.09.03 16:36:15)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code dedede8cd8888fc9dadec6848bd88dd8dfd88dd9db)
	(_ent
		(_time 1630704975559)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_port(_int z -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 38(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__49(_arch 1 0 49(_assignment(_alias((S)(x)))(_trgt(3))(_sens(5)))))
			(flagZ(_arch 2 0 51(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1182          1630706657794 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 36))
	(_version ve4)
	(_time 1630706657795 2021.09.03 17:04:17)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 191f4c1e434f480e1d1901434c1f4a1f181f4a1e1c)
	(_ent
		(_time 1630704975558)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int S 0 0 31(_ent(_out))))
		(_port(_int z -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((S)(x)))(_trgt(3))(_sens(5)))))
			(flags(_arch 2 0 50(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1221          1631135794368 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 37))
	(_version ve4)
	(_time 1631135794369 2021.09.08 16:16:34)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 0b5e5f0d0a5d5a1c0f0a13515e0d580d0a0d580c0e)
	(_ent
		(_time 1631135794366)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int N -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 38(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(6))(_sens(0)(1)(2)))))
			(line__49(_arch 1 0 49(_assignment(_alias((S)(x)))(_trgt(3))(_sens(6)))))
			(flags(_arch 2 0 51(_prcs(_simple)(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1224          1631136004692 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 37))
	(_version ve4)
	(_time 1631136004693 2021.09.08 16:20:04)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code a3a5a1f4f3f5f2b4a7f1bbf9f6a5f0a5a2a5f0a4a6)
	(_ent
		(_time 1631135794365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int N -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 38(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(6))(_sens(0)(1)(2)))))
			(line__49(_arch 1 0 49(_assignment(_alias((S)(x)))(_trgt(3))(_sens(6)))))
			(flags(_arch 2 0 51(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1272          1631137954367 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 38))
	(_version ve4)
	(_time 1631137954368 2021.09.08 16:52:34)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 8bde89858addda9c8e8c93d1de8dd88d8a8dd88c8e)
	(_ent
		(_time 1631137954365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int N -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 39(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(7))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_alias((S)(x)))(_trgt(3))(_sens(7)))))
			(flags(_arch 2 0 52(_prcs(_simple)(_trgt(4)(5)(6))(_sens(7)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1272          1631138048981 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 38))
	(_version ve4)
	(_time 1631138048982 2021.09.08 16:54:08)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 1c19181b1c4a4d0b191b0446491a4f1a1d1a4f1b19)
	(_ent
		(_time 1631137954364)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int N -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 39(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(7))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_alias((S)(x)))(_trgt(3))(_sens(7)))))
			(flags(_arch 2 0 52(_prcs(_simple)(_trgt(4)(5)(6))(_sens(7)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1272          1631138060151 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 38))
	(_version ve4)
	(_time 1631138060152 2021.09.08 16:54:20)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code c0c0c195939691d7c5c7d89a95c693c6c1c693c7c5)
	(_ent
		(_time 1631137954364)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int N -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 39(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(7))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_alias((S)(x)))(_trgt(3))(_sens(7)))))
			(flags(_arch 2 0 52(_prcs(_simple)(_trgt(4)(5)(6))(_sens(7)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1291          1631138099417 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 38))
	(_version ve4)
	(_time 1631138099418 2021.09.08 16:54:59)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 227272267374733527253a78772471242324712527)
	(_ent
		(_time 1631137954364)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int N -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 39(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(7))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_alias((S)(x)))(_trgt(3))(_sens(7)))))
			(flags(_arch 2 0 52(_prcs(_simple)(_trgt(4)(5)(6))(_sens(7))(_read(0(1))(0(0))(1(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1297          1631138147994 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 38))
	(_version ve4)
	(_time 1631138147995 2021.09.08 16:55:47)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code e4b0e2b7b3b2b5f3e1e3fcbeb1e2b7e2e5e2b7e3e1)
	(_ent
		(_time 1631137954364)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int N -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 39(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(7))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_alias((S)(x)))(_trgt(3))(_sens(7)))))
			(flags(_arch 2 0 52(_prcs(_simple)(_trgt(4)(5)(6))(_sens(7))(_read(0(1))(0(0))(1(1))(1(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1351          1631223416920 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 39))
	(_version ve4)
	(_time 1631223416921 2021.09.09 16:36:56)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 9ecc9e9198c8cf899b9c86c4cb98cd989f98cd999b)
	(_ent
		(_time 1631223411928)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int N -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(8))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_alias((S)(x)))(_trgt(3))(_sens(8)))))
			(flags(_arch 2 0 53(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(8))(_read(0(3))(0(1))(0(0))(1(3))(1(1))(1(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631224049706 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 39))
	(_version ve4)
	(_time 1631224049707 2021.09.09 16:47:29)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 7a7b727b782c2b6d7f7862202f7c297c7b7c297d7f)
	(_ent
		(_time 1631223411928)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int N -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(8))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_alias((S)(x)))(_trgt(3))(_sens(8)))))
			(flags(_arch 2 0 53(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(8))(_read(0(2))(0(3))(0(1))(0(0))(1(2))(1(3))(1(1))(1(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1321          1631224658529 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 39))
	(_version ve4)
	(_time 1631224658530 2021.09.09 16:57:38)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code a7f2a5f0f3f1f6b0a2a9bffdf2a1f4a1a6a1f4a0a2)
	(_ent
		(_time 1631223411928)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int N -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(8))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_alias((S)(x)))(_trgt(3))(_sens(8)))))
			(flags(_arch 2 0 53(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(8))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1321          1631224665010 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 39))
	(_version ve4)
	(_time 1631224665011 2021.09.09 16:57:45)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code fba9a9abfaadaaecfef5e3a1aefda8fdfafda8fcfe)
	(_ent
		(_time 1631223411928)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int N -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(8))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_alias((S)(x)))(_trgt(3))(_sens(8)))))
			(flags(_arch 2 0 53(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(8))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631225210397 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631225210398 2021.09.09 17:06:50)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 6a6e3d6a683c3b7d6f3e72303f6c396c6b6c396d6f)
	(_ent
		(_time 1631225210393)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 54(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631225569154 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631225569155 2021.09.09 17:12:49)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code c89fc19d939e99dfcd9cd0929dce9bcec9ce9bcfcd)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 54(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631226153643 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631226153644 2021.09.09 17:22:33)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code fcf3feacfcaaadebf9a8e4a6a9faaffafdfaaffbf9)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 54(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631226328334 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631226328335 2021.09.09 17:25:28)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 5b5e0f585a0d0a4c5e0f43010e5d085d5a5d085c5e)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 54(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631226526566 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631226526567 2021.09.09 17:28:46)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code b6b4b3e2e3e0e7a1b3e2aeece3b0e5b0b7b0e5b1b3)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 54(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631226578071 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631226578072 2021.09.09 17:29:38)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code e2e4b7b1b3b4b3f5e7b6fab8b7e4b1e4e3e4b1e5e7)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 54(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631226869228 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631226869229 2021.09.09 17:34:29)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 363761336360672133622e6c633065303730653133)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 54(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631227294202 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631227294203 2021.09.09 17:41:34)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 3f6f6c3a3a696e283a6b27656a396c393e396c383a)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 54(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631227297121 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631227297122 2021.09.09 17:41:37)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code a9afaefef3fff8beacfdb1f3fcaffaafa8affaaeac)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 54(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631227490781 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631227490782 2021.09.09 17:44:50)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 21717225737770362475397b742772272027722624)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 54(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631227702339 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631227702340 2021.09.09 17:48:22)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 8b8e8f858addda9c8edf93d1de8dd88d8a8dd88c8e)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 54(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631691442505 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631691442506 2021.09.15 02:37:22)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 070703015351561005001f5d520154010601540002)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__53(_arch 1 0 53(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 55(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631693097712 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631693097713 2021.09.15 03:04:57)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code aafdadfda8fcfbbda8adb2f0ffacf9acabacf9adaf)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__53(_arch 1 0 53(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 55(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631695327259 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631695327260 2021.09.15 03:42:07)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code d5828687838384c2d7d2cd8f80d386d3d4d386d2d0)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__53(_arch 1 0 53(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 55(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631697087529 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631697087530 2021.09.15 04:11:27)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code dfd1d98dda898ec8dddbc7858ad98cd9ded98cd8da)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__53(_arch 1 0 53(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 55(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631698339786 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631698339787 2021.09.15 04:32:19)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 89de8b87d3dfd89e8b8e91d3dc8fda8f888fda8e8c)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__53(_arch 1 0 53(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 55(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1363          1631699372492 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1631699372493 2021.09.15 04:49:32)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 88888c86d3ded99f8a8f90d2dd8edb8e898edb8f8d)
	(_ent
		(_time 1631225210392)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int S 0 0 30(_ent(_out))))
		(_port(_int z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(9))(_sens(0)(1)(2)))))
			(line__53(_arch 1 0 53(_assignment(_alias((S)(x)))(_trgt(3))(_sens(9)))))
			(flags(_arch 2 0 55(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(9))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 3 -1)
)
I 000052 55 1731          1632518314624 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 45))
	(_version ve4)
	(_time 1632518314625 2021.09.24 16:18:34)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code ecebebbfecbabdfbefe8f4b6b9eabfeaedeabfebe9)
	(_ent
		(_time 1632518314575)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int Z -1 0 30(_ent(_out))))
		(_port(_int H -1 0 31(_ent(_out))))
		(_port(_int V -1 0 32(_ent(_out))))
		(_port(_int C -1 0 33(_ent(_out))))
		(_port(_int N -1 0 34(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 38(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 46(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(13))(_sens(0)(1)(2)))))
			(line__58(_arch 1 0 58(_assignment(_alias((S)(x)))(_trgt(8))(_sens(13)))))
			(flags(_arch 2 0 60(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(13))(_read(0)(1)))))
			(ContaPC(_arch 3 0 91(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__101(_arch 4 0 101(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 5 -1)
)
I 000052 55 1729          1632518598713 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1632518598714 2021.09.24 16:23:18)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code aaaaf8fda8fcfbbda9aeb2f0ffacf9acabacf9adaf)
	(_ent
		(_time 1632518314574)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int Z -1 0 30(_ent(_out))))
		(_port(_int H -1 0 31(_ent(_out))))
		(_port(_int V -1 0 32(_ent(_out))))
		(_port(_int C -1 0 33(_ent(_out))))
		(_port(_int N -1 0 34(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 38(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(13))(_sens(0)(1)(2)))))
			(line__53(_arch 1 0 53(_assignment(_alias((S)(x)))(_trgt(8))(_sens(13)))))
			(flags(_arch 2 0 55(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(13))(_read(0)(1)))))
			(ContaPC(_arch 3 0 86(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__96(_arch 4 0 96(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 5 -1)
)
V 000052 55 1729          1632520280029 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 25(arq_aluvhdl 0 40))
	(_version ve4)
	(_time 1632520280030 2021.09.24 16:51:20)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 4b4c4e494a1d1a5c484f53111e4d184d4a4d184c4e)
	(_ent
		(_time 1632518314574)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 29(_ent(_in))))
		(_port(_int Z -1 0 30(_ent(_out))))
		(_port(_int H -1 0 31(_ent(_out))))
		(_port(_int V -1 0 32(_ent(_out))))
		(_port(_int C -1 0 33(_ent(_out))))
		(_port(_int N -1 0 34(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 38(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(13))(_sens(0)(1)(2)))))
			(line__53(_arch 1 0 53(_assignment(_alias((S)(x)))(_trgt(8))(_sens(13)))))
			(flags(_arch 2 0 55(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(13))(_read(0)(1)))))
			(ContaPC(_arch 3 0 86(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__96(_arch 4 0 96(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 5 -1)
)
V 000049 55 1031          1632520280065 Multi4a1
(_unit VHDL(multi4a1 0 24(multi4a1 0 36))
	(_version ve4)
	(_time 1632520280066 2021.09.24 16:51:20)
	(_source(\../compile/Multi4a1.vhd\))
	(_parameters tan)
	(_code 6a6d3a6b3e3d6d7d6c3873353f6c6b696b6c3e6d6f)
	(_ent
		(_time 1632520280063)
	)
	(_object
		(_port(_int A1 -1 0 26(_ent(_in))))
		(_port(_int A2 -1 0 27(_ent(_in))))
		(_port(_int A3 -1 0 28(_ent(_in))))
		(_port(_int A4 -1 0 29(_ent(_in))))
		(_port(_int S1 -1 0 30(_ent(_in))))
		(_port(_int S2 -1 0 31(_ent(_in))))
		(_port(_int X -1 0 32(_ent(_out))))
		(_sig(_int NET718 -1 0 40(_int(_uni))))
		(_sig(_int NET788 -1 0 41(_int(_uni))))
		(_sig(_int NET836 -1 0 42(_int(_uni))))
		(_sig(_int NET844 -1 0 43(_int(_uni))))
		(_sig(_int NET852 -1 0 44(_int(_uni))))
		(_sig(_int NET860 -1 0 45(_int(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Multi4a1 1 -1)
)
V 000049 55 1031          1633038504354 Multi4a1
(_unit VHDL(multi4a1 0 24(multi4a1 0 36))
	(_version ve4)
	(_time 1633038504355 2021.09.30 16:48:24)
	(_source(\../compile/Multi4a1.vhd\))
	(_parameters tan)
	(_code 7b797c7b2c2c7c6c7d2962242e7d7a787a7d2f7c7e)
	(_ent
		(_time 1632520280062)
	)
	(_object
		(_port(_int A1 -1 0 26(_ent(_in))))
		(_port(_int A2 -1 0 27(_ent(_in))))
		(_port(_int A3 -1 0 28(_ent(_in))))
		(_port(_int A4 -1 0 29(_ent(_in))))
		(_port(_int S1 -1 0 30(_ent(_in))))
		(_port(_int S2 -1 0 31(_ent(_in))))
		(_port(_int X -1 0 32(_ent(_out))))
		(_sig(_int NET718 -1 0 40(_int(_uni))))
		(_sig(_int NET788 -1 0 41(_int(_uni))))
		(_sig(_int NET836 -1 0 42(_int(_uni))))
		(_sig(_int NET844 -1 0 43(_int(_uni))))
		(_sig(_int NET852 -1 0 44(_int(_uni))))
		(_sig(_int NET860 -1 0 45(_int(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Multi4a1 1 -1)
)
V 000052 55 1733          1633038504456 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 44))
	(_version ve4)
	(_time 1633038504457 2021.09.30 16:48:24)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code d9db8b8b838f88cedb8cc1838cdf8adfd8df8adedc)
	(_ent
		(_time 1633038504453)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 48(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 54(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(flags(_arch 1 0 66(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(13))(_read(0)(1)))))
			(line__89(_arch 2 0 89(_assignment(_trgt(13))(_sens(0)(1)(2)))))
			(line__90(_arch 3 0 90(_assignment(_alias((S)(x)))(_trgt(8))(_sens(13)))))
			(line__94(_arch 4 0 94(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 5 -1)
)
V 000049 55 1031          1633038533826 Multi4a1
(_unit VHDL(multi4a1 0 24(multi4a1 0 36))
	(_version ve4)
	(_time 1633038533827 2021.09.30 16:48:53)
	(_source(\../compile/Multi4a1.vhd\))
	(_parameters tan)
	(_code 98cc9a9695cf9f8f9eca81c7cd9e999b999ecc9f9d)
	(_ent
		(_time 1632520280062)
	)
	(_object
		(_port(_int A1 -1 0 26(_ent(_in))))
		(_port(_int A2 -1 0 27(_ent(_in))))
		(_port(_int A3 -1 0 28(_ent(_in))))
		(_port(_int A4 -1 0 29(_ent(_in))))
		(_port(_int S1 -1 0 30(_ent(_in))))
		(_port(_int S2 -1 0 31(_ent(_in))))
		(_port(_int X -1 0 32(_ent(_out))))
		(_sig(_int NET718 -1 0 40(_int(_uni))))
		(_sig(_int NET788 -1 0 41(_int(_uni))))
		(_sig(_int NET836 -1 0 42(_int(_uni))))
		(_sig(_int NET844 -1 0 43(_int(_uni))))
		(_sig(_int NET852 -1 0 44(_int(_uni))))
		(_sig(_int NET860 -1 0 45(_int(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Multi4a1 1 -1)
)
V 000052 55 1733          1633038533856 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 44))
	(_version ve4)
	(_time 1633038533857 2021.09.30 16:48:53)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code b7e3e0e3e3e1e6a0b5e2afede2b1e4b1b6b1e4b0b2)
	(_ent
		(_time 1633038504452)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 48(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 54(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(flags(_arch 1 0 66(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(13))(_read(0)(1)))))
			(line__89(_arch 2 0 89(_assignment(_trgt(13))(_sens(0)(1)(2)))))
			(line__90(_arch 3 0 90(_assignment(_alias((S)(x)))(_trgt(8))(_sens(13)))))
			(line__94(_arch 4 0 94(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 5 -1)
)
I 000052 55 1945          1633038542876 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 45))
	(_version ve4)
	(_time 1633038542877 2021.09.30 16:49:02)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code efbcecbceab9bef8efeff7b5bae9bce9eee9bce8ea)
	(_ent
		(_time 1633038542873)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 46(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(16))(_sens(0)(1)(2)))))
			(line__58(_arch 1 0 58(_assignment(_alias((S)(x)))(_trgt(8))(_sens(16)))))
			(flags(_arch 2 0 60(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(16))(_read(0)(1)))))
			(ContaPC(_arch 3 0 91(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__101(_arch 4 0 101(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 5 0 103(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 6 -1)
)
V 000049 55 1031          1633038542925 Multi4a1
(_unit VHDL(multi4a1 0 24(multi4a1 0 36))
	(_version ve4)
	(_time 1633038542926 2021.09.30 16:49:02)
	(_source(\../compile/Multi4a1.vhd\))
	(_parameters tan)
	(_code 1e4d49184e491909184c07414b181f1d1f184a191b)
	(_ent
		(_time 1632520280062)
	)
	(_object
		(_port(_int A1 -1 0 26(_ent(_in))))
		(_port(_int A2 -1 0 27(_ent(_in))))
		(_port(_int A3 -1 0 28(_ent(_in))))
		(_port(_int A4 -1 0 29(_ent(_in))))
		(_port(_int S1 -1 0 30(_ent(_in))))
		(_port(_int S2 -1 0 31(_ent(_in))))
		(_port(_int X -1 0 32(_ent(_out))))
		(_sig(_int NET718 -1 0 40(_int(_uni))))
		(_sig(_int NET788 -1 0 41(_int(_uni))))
		(_sig(_int NET836 -1 0 42(_int(_uni))))
		(_sig(_int NET844 -1 0 43(_int(_uni))))
		(_sig(_int NET852 -1 0 44(_int(_uni))))
		(_sig(_int NET860 -1 0 45(_int(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Multi4a1 1 -1)
)
V 000052 55 1733          1633038542956 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 44))
	(_version ve4)
	(_time 1633038542957 2021.09.30 16:49:02)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 3d6e3f383a6b6c2a3f682567683b6e3b3c3b6e3a38)
	(_ent
		(_time 1633038542950)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 48(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 54(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(flags(_arch 1 0 66(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(13))(_read(0)(1)))))
			(line__89(_arch 2 0 89(_assignment(_trgt(13))(_sens(0)(1)(2)))))
			(line__90(_arch 3 0 90(_assignment(_alias((S)(x)))(_trgt(8))(_sens(13)))))
			(line__94(_arch 4 0 94(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 5 -1)
)
I 000052 55 1945          1633038549911 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 45))
	(_version ve4)
	(_time 1633038549912 2021.09.30 16:49:09)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 762622772320276176766e2c237025707770257173)
	(_ent
		(_time 1633038549908)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 46(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(16))(_sens(0)(1)(2)))))
			(line__58(_arch 1 0 58(_assignment(_alias((S)(x)))(_trgt(8))(_sens(16)))))
			(flags(_arch 2 0 60(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(16))(_read(0)(1)))))
			(ContaPC(_arch 3 0 91(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__101(_arch 4 0 101(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 5 0 103(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 6 -1)
)
V 000049 55 1031          1633038549993 Multi4a1
(_unit VHDL(multi4a1 0 24(multi4a1 0 36))
	(_version ve4)
	(_time 1633038549994 2021.09.30 16:49:09)
	(_source(\../compile/Multi4a1.vhd\))
	(_parameters tan)
	(_code c494c590c593c3d3c296dd9b91c2c5c7c5c290c3c1)
	(_ent
		(_time 1632520280062)
	)
	(_object
		(_port(_int A1 -1 0 26(_ent(_in))))
		(_port(_int A2 -1 0 27(_ent(_in))))
		(_port(_int A3 -1 0 28(_ent(_in))))
		(_port(_int A4 -1 0 29(_ent(_in))))
		(_port(_int S1 -1 0 30(_ent(_in))))
		(_port(_int S2 -1 0 31(_ent(_in))))
		(_port(_int X -1 0 32(_ent(_out))))
		(_sig(_int NET718 -1 0 40(_int(_uni))))
		(_sig(_int NET788 -1 0 41(_int(_uni))))
		(_sig(_int NET836 -1 0 42(_int(_uni))))
		(_sig(_int NET844 -1 0 43(_int(_uni))))
		(_sig(_int NET852 -1 0 44(_int(_uni))))
		(_sig(_int NET860 -1 0 45(_int(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Multi4a1 1 -1)
)
V 000052 55 1733          1633038550023 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 44))
	(_version ve4)
	(_time 1633038550024 2021.09.30 16:49:10)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code e3b3b7b0b3b5b2f4e1b6fbb9b6e5b0e5e2e5b0e4e6)
	(_ent
		(_time 1633038550018)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 48(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 54(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(flags(_arch 1 0 66(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(13))(_read(0)(1)))))
			(line__89(_arch 2 0 89(_assignment(_trgt(13))(_sens(0)(1)(2)))))
			(line__90(_arch 3 0 90(_assignment(_alias((S)(x)))(_trgt(8))(_sens(13)))))
			(line__94(_arch 4 0 94(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 5 -1)
)
I 000052 55 1945          1633038612847 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 45))
	(_version ve4)
	(_time 1633038612848 2021.09.30 16:50:12)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 4f1f4a4d4a191e584f4f57151a491c494e491c484a)
	(_ent
		(_time 1633038612844)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 46(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(16))(_sens(0)(1)(2)))))
			(line__58(_arch 1 0 58(_assignment(_alias((S)(x)))(_trgt(8))(_sens(16)))))
			(flags(_arch 2 0 60(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(16))(_read(0)(1)))))
			(ContaPC(_arch 3 0 91(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__101(_arch 4 0 101(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 5 0 103(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 6 -1)
)
V 000049 55 1031          1633038612885 Multi4a1
(_unit VHDL(multi4a1 0 24(multi4a1 0 36))
	(_version ve4)
	(_time 1633038612886 2021.09.30 16:50:12)
	(_source(\../compile/Multi4a1.vhd\))
	(_parameters tan)
	(_code 6e3e3e6f3e396979683c77313b686f6d6f683a696b)
	(_ent
		(_time 1632520280062)
	)
	(_object
		(_port(_int A1 -1 0 26(_ent(_in))))
		(_port(_int A2 -1 0 27(_ent(_in))))
		(_port(_int A3 -1 0 28(_ent(_in))))
		(_port(_int A4 -1 0 29(_ent(_in))))
		(_port(_int S1 -1 0 30(_ent(_in))))
		(_port(_int S2 -1 0 31(_ent(_in))))
		(_port(_int X -1 0 32(_ent(_out))))
		(_sig(_int NET718 -1 0 40(_int(_uni))))
		(_sig(_int NET788 -1 0 41(_int(_uni))))
		(_sig(_int NET836 -1 0 42(_int(_uni))))
		(_sig(_int NET844 -1 0 43(_int(_uni))))
		(_sig(_int NET852 -1 0 44(_int(_uni))))
		(_sig(_int NET860 -1 0 45(_int(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Multi4a1 1 -1)
)
V 000052 55 1733          1633038612910 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 44))
	(_version ve4)
	(_time 1633038612911 2021.09.30 16:50:12)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 7e2e7b7f78282f697c2b66242b782d787f782d797b)
	(_ent
		(_time 1633038612906)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 48(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 54(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(flags(_arch 1 0 66(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(13))(_read(0)(1)))))
			(line__89(_arch 2 0 89(_assignment(_trgt(13))(_sens(0)(1)(2)))))
			(line__90(_arch 3 0 90(_assignment(_alias((S)(x)))(_trgt(8))(_sens(13)))))
			(line__94(_arch 4 0 94(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 5 -1)
)
I 000052 55 1945          1633038652810 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 45))
	(_version ve4)
	(_time 1633038652811 2021.09.30 16:50:52)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 606f6160333631776060783a356633666166336765)
	(_ent
		(_time 1633038652804)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 46(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(16))(_sens(0)(1)(2)))))
			(line__58(_arch 1 0 58(_assignment(_alias((S)(x)))(_trgt(8))(_sens(16)))))
			(flags(_arch 2 0 60(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(16))(_read(0)(1)))))
			(ContaPC(_arch 3 0 91(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__101(_arch 4 0 101(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 5 0 103(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 6 -1)
)
I 000049 55 1031          1633038652847 Multi4a1
(_unit VHDL(multi4a1 0 24(multi4a1 0 36))
	(_version ve4)
	(_time 1633038652848 2021.09.30 16:50:52)
	(_source(\../compile/Multi4a1.vhd\))
	(_parameters tan)
	(_code 7f702b7f2c287868792d66202a797e7c7e792b787a)
	(_ent
		(_time 1632520280062)
	)
	(_object
		(_port(_int A1 -1 0 26(_ent(_in))))
		(_port(_int A2 -1 0 27(_ent(_in))))
		(_port(_int A3 -1 0 28(_ent(_in))))
		(_port(_int A4 -1 0 29(_ent(_in))))
		(_port(_int S1 -1 0 30(_ent(_in))))
		(_port(_int S2 -1 0 31(_ent(_in))))
		(_port(_int X -1 0 32(_ent(_out))))
		(_sig(_int NET718 -1 0 40(_int(_uni))))
		(_sig(_int NET788 -1 0 41(_int(_uni))))
		(_sig(_int NET836 -1 0 42(_int(_uni))))
		(_sig(_int NET844 -1 0 43(_int(_uni))))
		(_sig(_int NET852 -1 0 44(_int(_uni))))
		(_sig(_int NET860 -1 0 45(_int(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Multi4a1 1 -1)
)
V 000052 55 1945          1633038698341 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 45))
	(_version ve4)
	(_time 1633038698342 2021.09.30 16:51:38)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 3b39383e3a6d6a2c3b3b23616e3d683d3a3d683c3e)
	(_ent
		(_time 1633038698337)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 46(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(16))(_sens(0)(1)(2)))))
			(line__58(_arch 1 0 58(_assignment(_alias((S)(x)))(_trgt(8))(_sens(16)))))
			(flags(_arch 2 0 60(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(16))(_read(0)(1)))))
			(ContaPC(_arch 3 0 91(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__101(_arch 4 0 101(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 5 0 103(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 6 -1)
)
I 000052 55 2372          1633120211016 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 49))
	(_version ve4)
	(_time 1633120211017 2021.10.01 15:30:11)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 1b1d481c1a4d4a0c1a1903414e1d481d1a1d481c1e)
	(_ent
		(_time 1633120211014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_port(_int D 0 0 41(_ent(_inout))))
		(_port(_int Y 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 50(_arch(_uni))))
		(_sig(_int xm 3 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__63(_arch 1 0 63(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(flags(_arch 2 0 65(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 3 0 96(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__106(_arch 4 0 106(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 5 0 108(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
			(line__123(_arch 6 0 123(_assignment(_trgt(19))(_sens(8)(12)(15)(16)(18)))))
			(line__128(_arch 7 0 128(_assignment(_alias((Y)(x)))(_trgt(17))(_sens(19)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(514)
		(770)
		(515)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
V 000052 55 1952          1633120211165 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 47))
	(_version ve4)
	(_time 1633120211166 2021.10.01 15:30:11)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code b8beebece3eee9afbbeba0e2edbeebbeb9beebbfbd)
	(_ent
		(_time 1633120211162)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_port(_int FE -1 0 41(_ent(_in))))
		(_port(_int PUSHPOP -1 0 42(_ent(_in))))
		(_port(_int ST 0 0 43(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 51(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 57(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(StackST(_arch 1 0 69(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
			(flags(_arch 2 0 84(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(16))(_read(0)(1)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(16))(_sens(0)(1)(2)))))
			(line__108(_arch 4 0 108(_assignment(_alias((S)(x)))(_trgt(8))(_sens(16)))))
			(line__112(_arch 5 0 112(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 6 -1)
)
I 000052 55 2372          1633120235420 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 49))
	(_version ve4)
	(_time 1633120235421 2021.10.01 15:30:35)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 727222732324236573706a28277421747374217577)
	(_ent
		(_time 1633120235418)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_port(_int D 0 0 41(_ent(_inout))))
		(_port(_int Y 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 50(_arch(_uni))))
		(_sig(_int xm 3 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__63(_arch 1 0 63(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(flags(_arch 2 0 65(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 3 0 96(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__106(_arch 4 0 106(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 5 0 108(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
			(line__123(_arch 6 0 123(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__128(_arch 7 0 128(_assignment(_alias((Y)(x)))(_trgt(17))(_sens(19)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(514)
		(770)
		(515)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
V 000052 55 1952          1633120235437 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 47))
	(_version ve4)
	(_time 1633120235438 2021.10.01 15:30:35)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 8181d18fd3d7d09682d299dbd487d2878087d28684)
	(_ent
		(_time 1633120235435)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_port(_int FE -1 0 41(_ent(_in))))
		(_port(_int PUSHPOP -1 0 42(_ent(_in))))
		(_port(_int ST 0 0 43(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 51(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 57(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(StackST(_arch 1 0 69(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
			(flags(_arch 2 0 84(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(16))(_read(0)(1)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(16))(_sens(0)(1)(2)))))
			(line__108(_arch 4 0 108(_assignment(_alias((S)(x)))(_trgt(8))(_sens(16)))))
			(line__112(_arch 5 0 112(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 6 -1)
)
I 000052 55 2373          1633120268295 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 49))
	(_version ve4)
	(_time 1633120268296 2021.10.01 15:31:08)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code dd8e8d8fda8b8ccadcdfc58788db8edbdcdb8edad8)
	(_ent
		(_time 1633120268293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_port(_int D 0 0 41(_ent(_inout))))
		(_port(_int Y 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 50(_arch(_uni))))
		(_sig(_int xm 3 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__63(_arch 1 0 63(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(flags(_arch 2 0 65(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 3 0 96(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__106(_arch 4 0 106(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 5 0 108(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
			(line__123(_arch 6 0 123(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__128(_arch 7 0 128(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(514)
		(770)
		(515)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
V 000052 55 1952          1633120268311 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 47))
	(_version ve4)
	(_time 1633120268312 2021.10.01 15:31:08)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code ecbfbcbfecbabdfbefbff4b6b9eabfeaedeabfebe9)
	(_ent
		(_time 1633120268309)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_port(_int FE -1 0 41(_ent(_in))))
		(_port(_int PUSHPOP -1 0 42(_ent(_in))))
		(_port(_int ST 0 0 43(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 51(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 57(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(StackST(_arch 1 0 69(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
			(flags(_arch 2 0 84(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(16))(_read(0)(1)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(16))(_sens(0)(1)(2)))))
			(line__108(_arch 4 0 108(_assignment(_alias((S)(x)))(_trgt(8))(_sens(16)))))
			(line__112(_arch 5 0 112(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 6 -1)
)
I 000052 55 2373          1633120272453 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 49))
	(_version ve4)
	(_time 1633120272454 2021.10.01 15:31:12)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 19494a1e434f480e181b01434c1f4a1f181f4a1e1c)
	(_ent
		(_time 1633120272449)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_port(_int D 0 0 41(_ent(_inout))))
		(_port(_int Y 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 50(_arch(_uni))))
		(_sig(_int xm 3 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__63(_arch 1 0 63(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(flags(_arch 2 0 65(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 3 0 96(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__106(_arch 4 0 106(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 5 0 108(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
			(line__123(_arch 6 0 123(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__128(_arch 7 0 128(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(514)
		(770)
		(515)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
V 000052 55 1952          1633120272489 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 47))
	(_version ve4)
	(_time 1633120272490 2021.10.01 15:31:12)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 48181b4a131e195f4b1b50121d4e1b4e494e1b4f4d)
	(_ent
		(_time 1633120272486)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_port(_int FE -1 0 41(_ent(_in))))
		(_port(_int PUSHPOP -1 0 42(_ent(_in))))
		(_port(_int ST 0 0 43(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 51(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 57(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(StackST(_arch 1 0 69(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
			(flags(_arch 2 0 84(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(16))(_read(0)(1)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(16))(_sens(0)(1)(2)))))
			(line__108(_arch 4 0 108(_assignment(_alias((S)(x)))(_trgt(8))(_sens(16)))))
			(line__112(_arch 5 0 112(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 6 -1)
)
V 000052 55 1952          1633120617491 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 47))
	(_version ve4)
	(_time 1633120617492 2021.10.01 15:36:57)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code f0f5a4a0a3a6a1e7f3a3e8aaa5f6a3f6f1f6a3f7f5)
	(_ent
		(_time 1633120617485)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_port(_int FE -1 0 41(_ent(_in))))
		(_port(_int PUSHPOP -1 0 42(_ent(_in))))
		(_port(_int ST 0 0 43(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 51(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 57(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(StackST(_arch 1 0 69(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
			(flags(_arch 2 0 84(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(16))(_read(0)(1)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(16))(_sens(0)(1)(2)))))
			(line__108(_arch 4 0 108(_assignment(_alias((S)(x)))(_trgt(8))(_sens(16)))))
			(line__112(_arch 5 0 112(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 6 -1)
)
I 000052 55 2370          1633120659643 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 49))
	(_version ve4)
	(_time 1633120659644 2021.10.01 15:37:39)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 8cdf8e828cdadd9b8d8894d6d98adf8a8d8adf8b89)
	(_ent
		(_time 1633120659639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_port(_int D 0 0 41(_ent(_inout))))
		(_port(_int Y 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 50(_arch(_uni))))
		(_sig(_int xm 3 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__63(_arch 1 0 63(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(line__65(_arch 2 0 65(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__70(_arch 3 0 70(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 72(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 103(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__113(_arch 6 0 113(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 7 0 115(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
V 000052 55 1952          1633120659682 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 47))
	(_version ve4)
	(_time 1633120659683 2021.10.01 15:37:39)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code bbe8b9efbaedeaacb8e8a3e1eebde8bdbabde8bcbe)
	(_ent
		(_time 1633120659679)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_port(_int FE -1 0 41(_ent(_in))))
		(_port(_int PUSHPOP -1 0 42(_ent(_in))))
		(_port(_int ST 0 0 43(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 51(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 57(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(StackST(_arch 1 0 69(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
			(flags(_arch 2 0 84(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(16))(_read(0)(1)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(16))(_sens(0)(1)(2)))))
			(line__108(_arch 4 0 108(_assignment(_alias((S)(x)))(_trgt(8))(_sens(16)))))
			(line__112(_arch 5 0 112(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 6 -1)
)
I 000052 55 2370          1633120736817 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 49))
	(_version ve4)
	(_time 1633120736818 2021.10.01 15:38:56)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 10171017434641071114084a451643161116431715)
	(_ent
		(_time 1633120736814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_port(_int D 0 0 41(_ent(_inout))))
		(_port(_int Y 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 50(_arch(_uni))))
		(_sig(_int xm 3 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__63(_arch 1 0 63(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(line__65(_arch 2 0 65(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__70(_arch 3 0 70(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 72(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 103(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__113(_arch 6 0 113(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 7 0 115(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
V 000052 55 1952          1633120736857 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 47))
	(_version ve4)
	(_time 1633120736858 2021.10.01 15:38:56)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 2f282f2b2a797e382c7c37757a297c292e297c282a)
	(_ent
		(_time 1633120736852)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_port(_int FE -1 0 41(_ent(_in))))
		(_port(_int PUSHPOP -1 0 42(_ent(_in))))
		(_port(_int ST 0 0 43(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 2 0 51(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 57(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(StackST(_arch 1 0 69(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
			(flags(_arch 2 0 84(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(16))(_read(0)(1)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(16))(_sens(0)(1)(2)))))
			(line__108(_arch 4 0 108(_assignment(_alias((S)(x)))(_trgt(8))(_sens(16)))))
			(line__112(_arch 5 0 112(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . ARQ_ALUVHDL 6 -1)
)
I 000052 55 2370          1633120751456 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 49))
	(_version ve4)
	(_time 1633120751457 2021.10.01 15:39:11)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 31336134636760263035296b643762373037623634)
	(_ent
		(_time 1633120751452)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_port(_int D 0 0 41(_ent(_inout))))
		(_port(_int Y 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 50(_arch(_uni))))
		(_sig(_int xm 3 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__63(_arch 1 0 63(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(line__65(_arch 2 0 65(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__70(_arch 3 0 70(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 72(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 103(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__113(_arch 6 0 113(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 7 0 115(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
I 000052 55 2370          1633120813904 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 49))
	(_version ve4)
	(_time 1633120813905 2021.10.01 15:40:13)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 262372227370773127223e7c732075202720752123)
	(_ent
		(_time 1633120813901)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_port(_int D 0 0 41(_ent(_inout))))
		(_port(_int Y 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 50(_arch(_uni))))
		(_sig(_int xm 3 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__63(_arch 1 0 63(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(line__65(_arch 2 0 65(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__70(_arch 3 0 70(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 72(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 103(_prcs(_trgt(12))(_sens(8)(9)(10)))))
			(line__113(_arch 6 0 113(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 7 0 115(_prcs(_simple)(_trgt(15))(_sens(10)(12)(13)(14))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
V 000052 55 2373          1633125411571 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 49))
	(_version ve4)
	(_time 1633125411572 2021.10.01 16:56:51)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code cececa9bc8989fd9cfcad6949bc89dc8cfc89dc9cb)
	(_ent
		(_time 1633125411569)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int COUT -1 0 34(_ent(_inout))))
		(_port(_int PC 0 0 35(_ent(_inout))))
		(_port(_int FE -1 0 37(_ent(_in))))
		(_port(_int PUSHPOP -1 0 38(_ent(_in))))
		(_port(_int ST 0 0 39(_ent(_inout))))
		(_port(_int D 0 0 41(_ent(_inout))))
		(_port(_int Y 0 0 42(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 50(_arch(_uni))))
		(_sig(_int xm 3 0 51(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__63(_arch 1 0 63(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(line__65(_arch 2 0 65(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__70(_arch 3 0 70(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 72(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 103(_prcs(_trgt(12))(_sens(9)(10)(17)))))
			(line__113(_arch 6 0 113(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 7 0 115(_prcs(_simple)(_trgt(15))(_sens(10)(13)(14)(17))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
I 000052 55 2373          1633406780057 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 50))
	(_version ve4)
	(_time 1633406780058 2021.10.04 23:06:20)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code aafda9fda8fcfbbdabafb2f0ffacf9acabacf9adaf)
	(_ent
		(_time 1633406780053)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 34(_ent(_in)(_event))))
		(_port(_int COUT -1 0 35(_ent(_inout))))
		(_port(_int PC 0 0 36(_ent(_inout))))
		(_port(_int FE -1 0 38(_ent(_in))))
		(_port(_int PUSHPOP -1 0 39(_ent(_in))))
		(_port(_int ST 0 0 40(_ent(_inout))))
		(_port(_int D 0 0 42(_ent(_inout))))
		(_port(_int Y 0 0 43(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 51(_arch(_uni))))
		(_sig(_int xm 3 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__64(_arch 1 0 64(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(line__66(_arch 2 0 66(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__71(_arch 3 0 71(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 73(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 104(_prcs(_trgt(12))(_sens(9)(10)(17)))))
			(line__114(_arch 6 0 114(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 7 0 116(_prcs(_simple)(_trgt(15))(_sens(10)(13)(14)(17))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
V 000052 55 2405          1633406780134 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 1 50))
	(_version ve4)
	(_time 1633406780135 2021.10.04 23:06:20)
	(_source(\../src/ALUVHDL.vhd\(\../compile/ALUVHDL.vhd\)))
	(_parameters tan)
	(_code f8affba8a3aea9eff8f7e0a2adfeabfef9feabfffd)
	(_ent
		(_time 1633406780052)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 34(_ent(_in)(_event))))
		(_port(_int COUT -1 0 35(_ent(_inout))))
		(_port(_int PC 0 0 36(_ent(_inout))))
		(_port(_int FE -1 0 38(_ent(_in))))
		(_port(_int PUSHPOP -1 0 39(_ent(_in))))
		(_port(_int ST 0 0 40(_ent(_inout))))
		(_port(_int D 0 0 42(_ent(_inout))))
		(_port(_int Y 0 0 43(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 1 54(_arch(_uni))))
		(_sig(_int xm 3 1 55(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 1 61(_prcs(_trgt(12))(_sens(9)(10)(17)))))
			(StackST(_arch 1 1 73(_prcs(_simple)(_trgt(15))(_sens(10)(13)(14)(17))(_read(15)))))
			(flags(_arch 2 1 88(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(line__111(_arch 3 1 111(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__112(_arch 4 1 112(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__113(_arch 5 1 113(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(line__114(_arch 6 1 114(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(line__118(_arch 7 1 118(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(514)
		(770)
		(515)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
I 000052 55 2373          1633407654102 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 50))
	(_version ve4)
	(_time 1633407654103 2021.10.04 23:20:54)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code e9b9e0bab3bfb8fee8ecf1b3bcefbaefe8efbaeeec)
	(_ent
		(_time 1633406780052)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 34(_ent(_in)(_event))))
		(_port(_int COUT -1 0 35(_ent(_inout))))
		(_port(_int PC 0 0 36(_ent(_inout))))
		(_port(_int FE -1 0 38(_ent(_in))))
		(_port(_int PUSHPOP -1 0 39(_ent(_in))))
		(_port(_int ST 0 0 40(_ent(_inout))))
		(_port(_int D 0 0 42(_ent(_inout))))
		(_port(_int Y 0 0 43(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 51(_arch(_uni))))
		(_sig(_int xm 3 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__64(_arch 1 0 64(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(line__66(_arch 2 0 66(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__71(_arch 3 0 71(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 73(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 104(_prcs(_trgt(12))(_sens(9)(10)(17)))))
			(line__114(_arch 6 0 114(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 7 0 116(_prcs(_simple)(_trgt(15))(_sens(10)(13)(14)(17))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
I 000052 55 2373          1633551722739 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 50))
	(_version ve4)
	(_time 1633551722740 2021.10.06 15:22:02)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 792d7178232f286e787c61232c7f2a7f787f2a7e7c)
	(_ent
		(_time 1633406780052)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 24(_ent(_in))))
		(_port(_int Z -1 0 25(_ent(_out))))
		(_port(_int H -1 0 26(_ent(_out))))
		(_port(_int V -1 0 27(_ent(_out))))
		(_port(_int C -1 0 28(_ent(_out))))
		(_port(_int N -1 0 29(_ent(_out))))
		(_port(_int S 0 0 31(_ent(_inout))))
		(_port(_int CIN -1 0 33(_ent(_in))))
		(_port(_int CLK -1 0 34(_ent(_in)(_event))))
		(_port(_int COUT -1 0 35(_ent(_inout))))
		(_port(_int PC 0 0 36(_ent(_inout))))
		(_port(_int FE -1 0 38(_ent(_in))))
		(_port(_int PUSHPOP -1 0 39(_ent(_in))))
		(_port(_int ST 0 0 40(_ent(_inout))))
		(_port(_int D 0 0 42(_ent(_inout))))
		(_port(_int Y 0 0 43(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 51(_arch(_uni))))
		(_sig(_int xm 3 0 52(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__64(_arch 1 0 64(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(line__66(_arch 2 0 66(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__71(_arch 3 0 71(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 73(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 104(_prcs(_trgt(12))(_sens(9)(10)(17)))))
			(line__114(_arch 6 0 114(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
			(StackST(_arch 7 0 116(_prcs(_simple)(_trgt(15))(_sens(10)(13)(14)(17))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
V 000052 55 2373          1634267897491 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 55))
	(_version ve4)
	(_time 1634267897492 2021.10.14 22:18:17)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 2021232473767137212e387a752673262126732725)
	(_ent
		(_time 1634267897487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 23(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 25(_ent(_in))))
		(_port(_int S 0 0 26(_ent(_inout))))
		(_port(_int Z -1 0 29(_ent(_out))))
		(_port(_int H -1 0 30(_ent(_out))))
		(_port(_int V -1 0 31(_ent(_out))))
		(_port(_int C -1 0 32(_ent(_out))))
		(_port(_int N -1 0 33(_ent(_out))))
		(_port(_int CIN -1 0 36(_ent(_in))))
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int COUT -1 0 38(_ent(_inout))))
		(_port(_int PC 0 0 39(_ent(_inout))))
		(_port(_int FE -1 0 43(_ent(_in))))
		(_port(_int PUSHPOP -1 0 44(_ent(_in))))
		(_port(_int ST 0 0 45(_ent(_inout))))
		(_port(_int D 0 0 47(_ent(_inout))))
		(_port(_int Y 0 0 48(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 49(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 56(_arch(_uni))))
		(_sig(_int xm 3 0 57(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__69(_arch 1 0 69(_assignment(_alias((S)(x)))(_trgt(3))(_sens(19)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(20))(_sens(3)(12)(15)(16)(18)))))
			(line__76(_arch 3 0 76(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 78(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 109(_prcs(_trgt(12))(_sens(9)(10)(17)))))
			(line__119(_arch 6 0 119(_assignment(_trgt(11))(_sens(3(3))(3(2))(3(1))(3(0))(9)))))
			(StackST(_arch 7 0 121(_prcs(_simple)(_trgt(15))(_sens(10)(13)(14)(17))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(3))(3(2))(3(1))(3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
I 000052 55 2372          1634268340894 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 55))
	(_version ve4)
	(_time 1634268340895 2021.10.14 22:25:40)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 2e2b292a28787f392f2036747b287d282f287d292b)
	(_ent
		(_time 1634267897486)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 23(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 25(_ent(_in))))
		(_port(_int S 0 0 26(_ent(_inout))))
		(_port(_int Z -1 0 29(_ent(_out))))
		(_port(_int H -1 0 30(_ent(_out))))
		(_port(_int V -1 0 31(_ent(_out))))
		(_port(_int C -1 0 32(_ent(_out))))
		(_port(_int N -1 0 33(_ent(_out))))
		(_port(_int CIN -1 0 36(_ent(_in))))
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int COUT -1 0 38(_ent(_inout))))
		(_port(_int PC 0 0 39(_ent(_inout))))
		(_port(_int FE -1 0 43(_ent(_in))))
		(_port(_int PUSHPOP -1 0 44(_ent(_in))))
		(_port(_int ST 0 0 45(_ent(_inout))))
		(_port(_int D 0 0 47(_ent(_inout))))
		(_port(_int Y 0 0 48(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 49(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 56(_arch(_uni))))
		(_sig(_int xm 3 0 57(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__69(_arch 1 0 69(_assignment(_alias((S)(x)))(_trgt(3))(_sens(19)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(20))(_sens(3)(12)(15)(16)(18)))))
			(line__76(_arch 3 0 76(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 78(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 109(_prcs(_trgt(12))(_sens(3)(9)(10)))))
			(line__119(_arch 6 0 119(_assignment(_trgt(11))(_sens(3(3))(3(2))(3(1))(3(0))(9)))))
			(StackST(_arch 7 0 121(_prcs(_simple)(_trgt(15))(_sens(10)(13)(14)(17))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(3))(3(2))(3(1))(3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
V 000052 55 2383          1634268340909 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 26(arq_aluvhdl 0 50))
	(_version ve4)
	(_time 1634268340910 2021.10.14 22:25:40)
	(_source(\../compile/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 3e3b393b38686f293e3c26646b386d383f386d393b)
	(_ent
		(_time 1634268340907)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 30(_ent(_in))))
		(_port(_int Z -1 0 31(_ent(_out))))
		(_port(_int H -1 0 32(_ent(_out))))
		(_port(_int V -1 0 33(_ent(_out))))
		(_port(_int C -1 0 34(_ent(_out))))
		(_port(_int N -1 0 35(_ent(_out))))
		(_port(_int S 0 0 36(_ent(_inout))))
		(_port(_int CIN -1 0 37(_ent(_in))))
		(_port(_int CLK -1 0 38(_ent(_in)(_event))))
		(_port(_int COUT -1 0 39(_ent(_inout))))
		(_port(_int PC 0 0 40(_ent(_inout))))
		(_port(_int FE -1 0 41(_ent(_in))))
		(_port(_int PUSHPOP -1 0 42(_ent(_in))))
		(_port(_int ST 0 0 43(_ent(_inout))))
		(_port(_int D 0 0 44(_ent(_inout))))
		(_port(_int Y 0 0 45(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 54(_arch(_uni))))
		(_sig(_int xm 3 0 55(_arch(_uni))))
		(_prcs
			(ContaPC(_arch 0 0 61(_prcs(_trgt(12))(_sens(9)(10)(17)))))
			(StackST(_arch 1 0 73(_prcs(_simple)(_trgt(15))(_sens(10)(13)(14)(17))(_read(15)))))
			(flags(_arch 2 0 88(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(19))(_read(0)(1)))))
			(line__111(_arch 3 0 111(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__112(_arch 4 0 112(_assignment(_alias((S)(x)))(_trgt(8))(_sens(19)))))
			(line__113(_arch 5 0 113(_assignment(_trgt(20))(_sens(8)(12)(15)(16)(18)))))
			(line__114(_arch 6 0 114(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(line__118(_arch 7 0 118(_assignment(_trgt(11))(_sens(8(3))(8(2))(8(1))(8(0))(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(3))(8(2))(8(1))(8(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(514)
		(770)
		(515)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
I 000052 55 2372          1634268451399 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 55))
	(_version ve4)
	(_time 1634268451400 2021.10.14 22:27:31)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code d281d680838483c5d3dcca8887d481d4d3d481d5d7)
	(_ent
		(_time 1634268451397)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 23(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 25(_ent(_in))))
		(_port(_int S 0 0 26(_ent(_inout))))
		(_port(_int Z -1 0 29(_ent(_out))))
		(_port(_int H -1 0 30(_ent(_out))))
		(_port(_int V -1 0 31(_ent(_out))))
		(_port(_int C -1 0 32(_ent(_out))))
		(_port(_int N -1 0 33(_ent(_out))))
		(_port(_int CIN -1 0 36(_ent(_in))))
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int COUT -1 0 38(_ent(_inout))))
		(_port(_int PC 0 0 39(_ent(_inout))))
		(_port(_int FE -1 0 43(_ent(_in))))
		(_port(_int PUSHPOP -1 0 44(_ent(_in))))
		(_port(_int ST 0 0 45(_ent(_inout))))
		(_port(_int D 0 0 47(_ent(_inout))))
		(_port(_int Y 0 0 48(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 49(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 56(_arch(_uni))))
		(_sig(_int xm 3 0 57(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__69(_arch 1 0 69(_assignment(_alias((S)(x)))(_trgt(3))(_sens(19)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(20))(_sens(3)(12)(15)(16)(18)))))
			(line__76(_arch 3 0 76(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 78(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 109(_prcs(_trgt(12))(_sens(3)(9)(10)))))
			(line__119(_arch 6 0 119(_assignment(_trgt(11))(_sens(3(3))(3(2))(3(1))(3(0))(9)))))
			(StackST(_arch 7 0 121(_prcs(_simple)(_trgt(15))(_sens(10)(13)(14)(17))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(3))(3(2))(3(1))(3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
I 000052 55 2372          1634268550392 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 55))
	(_version ve4)
	(_time 1634268550393 2021.10.14 22:29:10)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 7a7a737b782c2b6d7b7462202f7c297c7b7c297d7f)
	(_ent
		(_time 1634268550390)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 23(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 25(_ent(_in))))
		(_port(_int S 0 0 26(_ent(_inout))))
		(_port(_int Z -1 0 29(_ent(_out))))
		(_port(_int H -1 0 30(_ent(_out))))
		(_port(_int V -1 0 31(_ent(_out))))
		(_port(_int C -1 0 32(_ent(_out))))
		(_port(_int N -1 0 33(_ent(_out))))
		(_port(_int CIN -1 0 36(_ent(_in))))
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int COUT -1 0 38(_ent(_inout))))
		(_port(_int PC 0 0 39(_ent(_inout))))
		(_port(_int FE -1 0 43(_ent(_in))))
		(_port(_int PUSHPOP -1 0 44(_ent(_in))))
		(_port(_int ST 0 0 45(_ent(_inout))))
		(_port(_int D 0 0 47(_ent(_inout))))
		(_port(_int Y 0 0 48(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 49(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 56(_arch(_uni))))
		(_sig(_int xm 3 0 57(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__69(_arch 1 0 69(_assignment(_alias((S)(x)))(_trgt(3))(_sens(19)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(20))(_sens(3)(12)(15)(16)(18)))))
			(line__76(_arch 3 0 76(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 78(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 109(_prcs(_trgt(12))(_sens(3)(9)(10)))))
			(line__119(_arch 6 0 119(_assignment(_trgt(11))(_sens(3(3))(3(2))(3(1))(3(0))(9)))))
			(StackST(_arch 7 0 121(_prcs(_simple)(_trgt(15))(_sens(10)(13)(14)(17))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(3))(3(2))(3(1))(3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
I 000052 55 2372          1634275713243 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 55))
	(_version ve4)
	(_time 1634275713244 2021.10.15 00:28:33)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 663263663330377167687e3c336035606760356163)
	(_ent
		(_time 1634268550389)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 23(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 25(_ent(_in))))
		(_port(_int S 0 0 26(_ent(_inout))))
		(_port(_int Z -1 0 29(_ent(_out))))
		(_port(_int H -1 0 30(_ent(_out))))
		(_port(_int V -1 0 31(_ent(_out))))
		(_port(_int C -1 0 32(_ent(_out))))
		(_port(_int N -1 0 33(_ent(_out))))
		(_port(_int CIN -1 0 36(_ent(_in))))
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int COUT -1 0 38(_ent(_inout))))
		(_port(_int PC 0 0 39(_ent(_inout))))
		(_port(_int FE -1 0 43(_ent(_in))))
		(_port(_int PUSHPOP -1 0 44(_ent(_in))))
		(_port(_int ST 0 0 45(_ent(_inout))))
		(_port(_int D 0 0 47(_ent(_inout))))
		(_port(_int Y 0 0 48(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 49(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 56(_arch(_uni))))
		(_sig(_int xm 3 0 57(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__69(_arch 1 0 69(_assignment(_alias((S)(x)))(_trgt(3))(_sens(19)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(20))(_sens(3)(12)(15)(16)(18)))))
			(line__76(_arch 3 0 76(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 78(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 109(_prcs(_trgt(12))(_sens(9)(10)(17)))))
			(line__119(_arch 6 0 119(_assignment(_trgt(11))(_sens(3(3))(3(2))(3(1))(3(0))(9)))))
			(StackST(_arch 7 0 121(_prcs(_simple)(_trgt(15))(_sens(3)(10)(13)(14))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(3))(3(2))(3(1))(3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
I 000052 55 2372          1634279656027 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 56))
	(_version ve4)
	(_time 1634279656028 2021.10.15 01:34:16)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code e3b1b6b0b3b5b2f4e2ecfbb9b6e5b0e5e2e5b0e4e6)
	(_ent
		(_time 1634268550389)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 23(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 25(_ent(_in))))
		(_port(_int S 0 0 26(_ent(_inout))))
		(_port(_int Z -1 0 29(_ent(_out))))
		(_port(_int H -1 0 30(_ent(_out))))
		(_port(_int V -1 0 31(_ent(_out))))
		(_port(_int C -1 0 32(_ent(_out))))
		(_port(_int N -1 0 33(_ent(_out))))
		(_port(_int CIN -1 0 36(_ent(_in))))
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int COUT -1 0 38(_ent(_inout))))
		(_port(_int PC 0 0 39(_ent(_inout))))
		(_port(_int FE -1 0 43(_ent(_in))))
		(_port(_int PUSHPOP -1 0 44(_ent(_in))))
		(_port(_int ST 0 0 45(_ent(_inout))))
		(_port(_int D 0 0 47(_ent(_inout))))
		(_port(_int Y 0 0 48(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 49(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 57(_arch(_uni))))
		(_sig(_int xm 3 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__70(_arch 1 0 70(_assignment(_alias((S)(x)))(_trgt(3))(_sens(19)))))
			(line__73(_arch 2 0 73(_assignment(_trgt(20))(_sens(3)(12)(15)(16)(18)))))
			(line__78(_arch 3 0 78(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 80(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 111(_prcs(_trgt(12))(_sens(9)(10)(17)))))
			(line__121(_arch 6 0 121(_assignment(_trgt(11))(_sens(3(3))(3(2))(3(1))(3(0))(9)))))
			(StackST(_arch 7 0 123(_prcs(_simple)(_trgt(15))(_sens(3)(10)(13)(14))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(3))(3(2))(3(1))(3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
V 000052 55 2373          1634279667909 ARQ_ALUVHDL
(_unit VHDL(aluvhdl 0 20(arq_aluvhdl 0 56))
	(_version ve4)
	(_time 1634279667910 2021.10.15 01:34:27)
	(_source(\../src/ALUVHDL.vhd\))
	(_parameters tan)
	(_code 464014441310175147495e1c134015404740154143)
	(_ent
		(_time 1634268550389)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 23(_ent(_in))))
		(_port(_int B 0 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25(_array -1((_dto i 2 i 0)))))
		(_port(_int op 1 0 25(_ent(_in))))
		(_port(_int S 0 0 26(_ent(_inout))))
		(_port(_int Z -1 0 29(_ent(_out))))
		(_port(_int H -1 0 30(_ent(_out))))
		(_port(_int V -1 0 31(_ent(_out))))
		(_port(_int C -1 0 32(_ent(_out))))
		(_port(_int N -1 0 33(_ent(_out))))
		(_port(_int CIN -1 0 36(_ent(_in))))
		(_port(_int CLK -1 0 37(_ent(_in)(_event))))
		(_port(_int COUT -1 0 38(_ent(_inout))))
		(_port(_int PC 0 0 39(_ent(_inout))))
		(_port(_int FE -1 0 43(_ent(_in))))
		(_port(_int PUSHPOP -1 0 44(_ent(_in))))
		(_port(_int ST 0 0 45(_ent(_inout))))
		(_port(_int D 0 0 47(_ent(_inout))))
		(_port(_int Y 0 0 48(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 49(_array -1((_dto i 1 i 0)))))
		(_port(_int SE 2 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 3 0 57(_arch(_uni))))
		(_sig(_int xm 3 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(19))(_sens(0)(1)(2)))))
			(line__70(_arch 1 0 70(_assignment(_alias((S)(x)))(_trgt(3))(_sens(19)))))
			(line__73(_arch 2 0 73(_assignment(_trgt(20))(_sens(3)(12)(15)(16)(18)))))
			(line__78(_arch 3 0 78(_assignment(_alias((Y)(xm)))(_trgt(17))(_sens(20)))))
			(flags(_arch 4 0 80(_prcs(_simple)(_trgt(4)(5)(6)(7)(8))(_sens(19))(_read(0)(1)))))
			(ContaPC(_arch 5 0 111(_prcs(_trgt(12))(_sens(9)(10)(17)))))
			(line__121(_arch 6 0 121(_assignment(_trgt(11))(_sens(3(3))(3(2))(3(1))(3(0))(9)))))
			(StackST(_arch 7 0 123(_prcs(_simple)(_trgt(15))(_sens(10)(13)(14)(17))(_read(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(3))(3(2))(3(1))(3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
	)
	(_model . ARQ_ALUVHDL 8 -1)
)
