/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 424 416 600 432)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "clk" (rect 9 0 23 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "GND" (rect 136 7 157 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 424 432 480 448))
)
(pin
	(input)
	(rect 824 384 1000 400)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "I[23..0]" (rect 9 0 44 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "GND" (rect 136 7 157 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 824 368 888 384))
)
(pin
	(output)
	(rect 1168 384 1344 400)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "O[31..0]" (rect 90 0 130 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1344 384 1400 400))
)
(symbol
	(rect 1008 360 1160 488)
	(text "FPGA" (rect 5 0 38 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 112 25 124)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "I[23..0]" (rect 0 0 37 14)(font "Arial" (font_size 8)))
		(text "I[23..0]" (rect 21 27 58 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "Addr[9..0]" (rect 0 0 56 14)(font "Arial" (font_size 8)))
		(text "Addr[9..0]" (rect 21 43 77 57)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "Data[7..0]" (rect 0 0 54 14)(font "Arial" (font_size 8)))
		(text "Data[7..0]" (rect 21 59 75 73)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "Load" (rect 0 0 28 14)(font "Arial" (font_size 8)))
		(text "Load" (rect 21 75 49 89)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
		(text "clk" (rect 21 91 36 105)(font "Arial" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 152 32)
		(output)
		(text "O[31..0]" (rect 0 0 44 14)(font "Arial" (font_size 8)))
		(text "O[31..0]" (rect 87 27 131 41)(font "Arial" (font_size 8)))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 112))
	)
)
(symbol
	(rect 616 376 824 488)
	(text "FPGAProgrammer" (rect 5 0 94 12)(font "Arial" ))
	(text "inst1" (rect 8 96 31 108)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Prog[0..532][7..0]" (rect 0 0 86 12)(font "Arial" ))
		(text "Prog[0..532][7..0]" (rect 21 27 107 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 43 35 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 208 32)
		(output)
		(text "Addr[9..0]" (rect 0 0 48 12)(font "Arial" ))
		(text "Addr[9..0]" (rect 147 27 195 39)(font "Arial" ))
		(line (pt 208 32)(pt 192 32)(line_width 3))
	)
	(port
		(pt 208 48)
		(output)
		(text "Data[7..0]" (rect 0 0 49 12)(font "Arial" ))
		(text "Data[7..0]" (rect 146 43 195 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48)(line_width 3))
	)
	(port
		(pt 208 64)
		(output)
		(text "Load" (rect 0 0 23 12)(font "Arial" ))
		(text "Load" (rect 168 59 191 71)(font "Arial" ))
		(line (pt 208 64)(pt 192 64))
	)
	(drawing
		(rectangle (rect 16 16 192 96))
	)
)
(symbol
	(rect 264 376 424 456)
	(text "FPGAProgram" (rect 5 0 75 12)(font "Arial" ))
	(text "inst2" (rect 8 64 31 76)(font "Arial" ))
	(port
		(pt 160 32)
		(output)
		(text "O[0..532][7..0]" (rect 0 0 71 12)(font "Arial" ))
		(text "O[0..532][7..0]" (rect 79 27 150 39)(font "Arial" ))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 64))
	)
)
(connector
	(pt 832 496)
	(pt 832 456)
)
(connector
	(pt 1000 392)
	(pt 1008 392)
	(bus)
)
(connector
	(pt 824 408)
	(pt 1008 408)
	(bus)
)
(connector
	(pt 824 424)
	(pt 1008 424)
	(bus)
)
(connector
	(pt 824 440)
	(pt 1008 440)
)
(connector
	(pt 832 456)
	(pt 1008 456)
)
(connector
	(pt 1160 392)
	(pt 1168 392)
	(bus)
)
(connector
	(pt 832 496)
	(pt 608 496)
)
(connector
	(pt 608 424)
	(pt 608 496)
)
(connector
	(pt 600 424)
	(pt 608 424)
)
(connector
	(pt 608 424)
	(pt 616 424)
)
(connector
	(pt 424 408)
	(pt 616 408)
	(bus)
)
(junction (pt 608 424))
