
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -15 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/ic/LED_SangDanTP_TatDanTP/pa.fromHdl.tcl
# create_project -name LED_SangDanTP_TatDanTP -dir "E:/ic/LED_SangDanTP_TatDanTP/planAhead_run_1" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "ShiftRegiter.ucf" [current_fileset -constrset]
Adding file 'E:/ic/LED_SangDanTP_TatDanTP/ShiftRegiter.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ShiftRegiter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top ShiftRegiter $srcset
# add_files [list {ShiftRegiter.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/ic/LED_SangDanTP_TatDanTP/ShiftRegiter.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'Clock_1Hz' instantiated as 'clockdivider' [E:/ic/LED_SangDanTP_TatDanTP/ShiftRegiter.v:27]
Resolution: File names need to match cell names: an EDIF definition will be found in Clock_1Hz.edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'Shift_SIPO' instantiated as 'SIPO' [E:/ic/LED_SangDanTP_TatDanTP/ShiftRegiter.v:28]
Resolution: File names need to match cell names: an EDIF definition will be found in Shift_SIPO.edf; an HDL definition may be placed in any Verilog/VHDL file.
INFO: [Designutils 20-910] Reading macro library C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Users/DELL/Music/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [E:/ic/LED_SangDanTP_TatDanTP/ShiftRegiter.ucf]
Finished Parsing UCF File [E:/ic/LED_SangDanTP_TatDanTP/ShiftRegiter.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 782bd384
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Sep 15 14:12:46 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
