#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d7e170fca0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v000001d7e17b7a90_0 .var "cin", 0 0;
v000001d7e17b9250_0 .var "clk", 0 0;
v000001d7e17b6cd0_0 .var "correct_ans", 16 0;
v000001d7e17b7950_0 .var "correct_ct", 5 0;
v000001d7e17b6e10_0 .net "cout", 0 0, L_000001d7e17bafb0;  1 drivers
v000001d7e17b6f50_0 .var "idx", 5 0;
v000001d7e17b8530_0 .var "in_a", 15 0;
v000001d7e17b7450_0 .var "in_b", 15 0;
v000001d7e17b73b0_0 .var "rst", 0 0;
v000001d7e17b74f0_0 .net "sum", 15 0, L_000001d7e17bb730;  1 drivers
v000001d7e17b85d0_0 .var "write", 8 0;
E_000001d7e1707ea0 .event posedge, v000001d7e17b73b0_0, v000001d7e17b9250_0;
S_000001d7e1710040 .scope module, "Import_CLA" "RCA_16bit" 2 18, 3 3 0, S_000001d7e170fca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e17b6c30_0 .net "a", 15 0, v000001d7e17b8530_0;  1 drivers
v000001d7e17b8d50_0 .net "b", 15 0, v000001d7e17b7450_0;  1 drivers
v000001d7e17b8f30_0 .net "c", 0 0, L_000001d7e17b8490;  1 drivers
v000001d7e17b80d0_0 .net "cin", 0 0, v000001d7e17b7a90_0;  1 drivers
v000001d7e17b7f90_0 .net "cout", 0 0, L_000001d7e17bafb0;  alias, 1 drivers
v000001d7e17b7d10_0 .net "sum", 15 0, L_000001d7e17bb730;  alias, 1 drivers
L_000001d7e17b8c10 .part v000001d7e17b8530_0, 0, 8;
L_000001d7e17b71d0 .part v000001d7e17b7450_0, 0, 8;
L_000001d7e17baa10 .part v000001d7e17b8530_0, 8, 8;
L_000001d7e17b9bb0 .part v000001d7e17b7450_0, 8, 8;
L_000001d7e17bb730 .concat8 [ 8 8 0 0], L_000001d7e17b7130, L_000001d7e17b94d0;
S_000001d7e17101d0 .scope module, "FA" "RCA_8bit" 3 12, 3 18 0, S_000001d7e1710040;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e1782ab0_0 .net "a", 7 0, L_000001d7e17b8c10;  1 drivers
v000001d7e1781b10_0 .net "b", 7 0, L_000001d7e17b71d0;  1 drivers
v000001d7e1782fb0_0 .net "c", 7 0, L_000001d7e17b7b30;  1 drivers
v000001d7e1781110_0 .net "cin", 0 0, v000001d7e17b7a90_0;  alias, 1 drivers
v000001d7e1781070_0 .net "cout", 0 0, L_000001d7e17b8490;  alias, 1 drivers
v000001d7e17812f0_0 .net "sum", 7 0, L_000001d7e17b7130;  1 drivers
L_000001d7e17b7590 .part L_000001d7e17b8c10, 0, 1;
L_000001d7e17b8df0 .part L_000001d7e17b71d0, 0, 1;
L_000001d7e17b6d70 .part L_000001d7e17b8c10, 1, 1;
L_000001d7e17b7bd0 .part L_000001d7e17b71d0, 1, 1;
L_000001d7e17b6b90 .part L_000001d7e17b7b30, 0, 1;
L_000001d7e17b8e90 .part L_000001d7e17b8c10, 2, 1;
L_000001d7e17b8fd0 .part L_000001d7e17b71d0, 2, 1;
L_000001d7e17b9110 .part L_000001d7e17b7b30, 1, 1;
L_000001d7e17b7630 .part L_000001d7e17b8c10, 3, 1;
L_000001d7e17b8170 .part L_000001d7e17b71d0, 3, 1;
L_000001d7e17b79f0 .part L_000001d7e17b7b30, 2, 1;
L_000001d7e17b6ff0 .part L_000001d7e17b8c10, 4, 1;
L_000001d7e17b76d0 .part L_000001d7e17b71d0, 4, 1;
L_000001d7e17b6eb0 .part L_000001d7e17b7b30, 3, 1;
L_000001d7e17b8b70 .part L_000001d7e17b8c10, 5, 1;
L_000001d7e17b82b0 .part L_000001d7e17b71d0, 5, 1;
L_000001d7e17b7090 .part L_000001d7e17b7b30, 4, 1;
L_000001d7e17b8cb0 .part L_000001d7e17b8c10, 6, 1;
L_000001d7e17b7770 .part L_000001d7e17b71d0, 6, 1;
L_000001d7e17b7c70 .part L_000001d7e17b7b30, 5, 1;
L_000001d7e17b7810 .part L_000001d7e17b8c10, 7, 1;
L_000001d7e17b92f0 .part L_000001d7e17b71d0, 7, 1;
LS_000001d7e17b7130_0_0 .concat8 [ 1 1 1 1], v000001d7e1769ca0_0, v000001d7e176f450_0, v000001d7e1771fa0_0, v000001d7e1777b50_0;
LS_000001d7e17b7130_0_4 .concat8 [ 1 1 1 1], v000001d7e17771f0_0, v000001d7e177ad30_0, v000001d7e177b4b0_0, v000001d7e177d490_0;
L_000001d7e17b7130 .concat8 [ 4 4 0 0], LS_000001d7e17b7130_0_0, LS_000001d7e17b7130_0_4;
L_000001d7e17b78b0 .part L_000001d7e17b7b30, 6, 1;
LS_000001d7e17b7b30_0_0 .concat8 [ 1 1 1 1], v000001d7e16d9770_0, v000001d7e1769fc0_0, v000001d7e176ff90_0, v000001d7e1771be0_0;
LS_000001d7e17b7b30_0_4 .concat8 [ 1 1 1 1], v000001d7e1778870_0, v000001d7e1776390_0, v000001d7e177abf0_0, v000001d7e177e930_0;
L_000001d7e17b7b30 .concat8 [ 4 4 0 0], LS_000001d7e17b7b30_0_0, LS_000001d7e17b7b30_0_4;
L_000001d7e17b8490 .part L_000001d7e17b7b30, 7, 1;
S_000001d7e1722900 .scope module, "A" "fulladder" 3 27, 3 40 0, S_000001d7e17101d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e176a060_0 .net "a", 0 0, L_000001d7e17b7590;  1 drivers
v000001d7e176b000_0 .net "b", 0 0, L_000001d7e17b8df0;  1 drivers
v000001d7e176b3c0_0 .net "cin", 0 0, v000001d7e17b7a90_0;  alias, 1 drivers
v000001d7e1769f20_0 .net "cout", 0 0, v000001d7e16d9770_0;  1 drivers
v000001d7e176b820_0 .net "q", 0 0, v000001d7e16d9d10_0;  1 drivers
v000001d7e176a7e0_0 .net "sum", 0 0, v000001d7e1769ca0_0;  1 drivers
v000001d7e176a1a0_0 .net "x", 0 0, v000001d7e16f3a40_0;  1 drivers
v000001d7e176a880_0 .net "y", 0 0, v000001d7e17014d0_0;  1 drivers
v000001d7e176ac40_0 .net "z", 0 0, v000001d7e16dac10_0;  1 drivers
S_000001d7e1722a90 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e1722900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1700350_0 .net "a", 0 0, L_000001d7e17b7590;  alias, 1 drivers
v000001d7e1700710_0 .net "b", 0 0, L_000001d7e17b8df0;  alias, 1 drivers
v000001d7e17014d0_0 .var "out", 0 0;
E_000001d7e1708020 .event anyedge, v000001d7e1700350_0, v000001d7e1700710_0;
S_000001d7e12b1770 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e1722900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1701430_0 .net "a", 0 0, v000001d7e16dac10_0;  alias, 1 drivers
v000001d7e1701570_0 .net "b", 0 0, v000001d7e17b7a90_0;  alias, 1 drivers
v000001d7e16d9d10_0 .var "out", 0 0;
E_000001d7e17076e0 .event anyedge, v000001d7e1701430_0, v000001d7e1701570_0;
S_000001d7e12b1900 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e1722900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e16da030_0 .net "a", 0 0, L_000001d7e17b7590;  alias, 1 drivers
v000001d7e16db430_0 .net "b", 0 0, L_000001d7e17b8df0;  alias, 1 drivers
v000001d7e16dac10_0 .var "out", 0 0;
S_000001d7e12b1a90 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e1722900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e16d9bd0_0 .net "a", 0 0, v000001d7e17014d0_0;  alias, 1 drivers
v000001d7e16da530_0 .net "b", 0 0, v000001d7e16d9d10_0;  alias, 1 drivers
v000001d7e16d9770_0 .var "out", 0 0;
E_000001d7e17082a0 .event anyedge, v000001d7e17014d0_0, v000001d7e16d9d10_0;
S_000001d7e12af720 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e1722900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17024b0 .functor NOT 1, L_000001d7e17b8df0, C4<0>, C4<0>, C4<0>;
L_000001d7e1702e50 .functor NOT 1, L_000001d7e17b7590, C4<0>, C4<0>, C4<0>;
v000001d7e135d3c0_0 .net "a", 0 0, L_000001d7e17b7590;  alias, 1 drivers
v000001d7e135e2c0_0 .net "b", 0 0, L_000001d7e17b8df0;  alias, 1 drivers
v000001d7e135dfa0_0 .net "out", 0 0, v000001d7e16f3a40_0;  alias, 1 drivers
v000001d7e135e360_0 .net "x", 0 0, v000001d7e16f4580_0;  1 drivers
v000001d7e16c86a0_0 .net "y", 0 0, v000001d7e16f3900_0;  1 drivers
S_000001d7e12af8b0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e12af720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e16dae90_0 .net "a", 0 0, L_000001d7e17b7590;  alias, 1 drivers
v000001d7e16f3680_0 .net "b", 0 0, L_000001d7e17024b0;  1 drivers
v000001d7e16f4580_0 .var "out", 0 0;
E_000001d7e17092e0 .event anyedge, v000001d7e1700350_0, v000001d7e16f3680_0;
S_000001d7e12afa40 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e12af720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e16f37c0_0 .net "a", 0 0, L_000001d7e1702e50;  1 drivers
v000001d7e16f41c0_0 .net "b", 0 0, L_000001d7e17b8df0;  alias, 1 drivers
v000001d7e16f3900_0 .var "out", 0 0;
E_000001d7e1708e60 .event anyedge, v000001d7e16f37c0_0, v000001d7e1700710_0;
S_000001d7e12a9ca0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e12af720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e16f3ea0_0 .net "a", 0 0, v000001d7e16f4580_0;  alias, 1 drivers
v000001d7e16f39a0_0 .net "b", 0 0, v000001d7e16f3900_0;  alias, 1 drivers
v000001d7e16f3a40_0 .var "out", 0 0;
E_000001d7e1709060 .event anyedge, v000001d7e16f4580_0, v000001d7e16f3900_0;
S_000001d7e12a9e30 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e1722900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e1702980 .functor NOT 1, v000001d7e17b7a90_0, C4<0>, C4<0>, C4<0>;
L_000001d7e1702c20 .functor NOT 1, v000001d7e16f3a40_0, C4<0>, C4<0>, C4<0>;
v000001d7e176ace0_0 .net "a", 0 0, v000001d7e16f3a40_0;  alias, 1 drivers
v000001d7e176a9c0_0 .net "b", 0 0, v000001d7e17b7a90_0;  alias, 1 drivers
v000001d7e176a740_0 .net "out", 0 0, v000001d7e1769ca0_0;  alias, 1 drivers
v000001d7e176a380_0 .net "x", 0 0, v000001d7e176aba0_0;  1 drivers
v000001d7e176b500_0 .net "y", 0 0, v000001d7e176b780_0;  1 drivers
S_000001d7e12a9fc0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e12a9e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e16c89c0_0 .net "a", 0 0, v000001d7e16f3a40_0;  alias, 1 drivers
v000001d7e1354620_0 .net "b", 0 0, L_000001d7e1702980;  1 drivers
v000001d7e176aba0_0 .var "out", 0 0;
E_000001d7e17090a0 .event anyedge, v000001d7e16f3a40_0, v000001d7e1354620_0;
S_000001d7e12add30 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e12a9e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176a2e0_0 .net "a", 0 0, L_000001d7e1702c20;  1 drivers
v000001d7e176a920_0 .net "b", 0 0, v000001d7e17b7a90_0;  alias, 1 drivers
v000001d7e176b780_0 .var "out", 0 0;
E_000001d7e17083e0 .event anyedge, v000001d7e176a2e0_0, v000001d7e1701570_0;
S_000001d7e12adec0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e12a9e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176a4c0_0 .net "a", 0 0, v000001d7e176aba0_0;  alias, 1 drivers
v000001d7e176b5a0_0 .net "b", 0 0, v000001d7e176b780_0;  alias, 1 drivers
v000001d7e1769ca0_0 .var "out", 0 0;
E_000001d7e17087a0 .event anyedge, v000001d7e176aba0_0, v000001d7e176b780_0;
S_000001d7e12ae050 .scope module, "B" "fulladder" 3 28, 3 40 0, S_000001d7e17101d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e176ea50_0 .net "a", 0 0, L_000001d7e17b6d70;  1 drivers
v000001d7e176f4f0_0 .net "b", 0 0, L_000001d7e17b7bd0;  1 drivers
v000001d7e176fc70_0 .net "cin", 0 0, L_000001d7e17b6b90;  1 drivers
v000001d7e176f090_0 .net "cout", 0 0, v000001d7e1769fc0_0;  1 drivers
v000001d7e176f810_0 .net "q", 0 0, v000001d7e176a560_0;  1 drivers
v000001d7e1770350_0 .net "sum", 0 0, v000001d7e176f450_0;  1 drivers
v000001d7e176ecd0_0 .net "x", 0 0, v000001d7e176af60_0;  1 drivers
v000001d7e176f1d0_0 .net "y", 0 0, v000001d7e176b8c0_0;  1 drivers
v000001d7e176f770_0 .net "z", 0 0, v000001d7e176ad80_0;  1 drivers
S_000001d7e176c200 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e12ae050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176a420_0 .net "a", 0 0, L_000001d7e17b6d70;  alias, 1 drivers
v000001d7e176b320_0 .net "b", 0 0, L_000001d7e17b7bd0;  alias, 1 drivers
v000001d7e176b8c0_0 .var "out", 0 0;
E_000001d7e1708f60 .event anyedge, v000001d7e176a420_0, v000001d7e176b320_0;
S_000001d7e176c390 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e12ae050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176aa60_0 .net "a", 0 0, v000001d7e176ad80_0;  alias, 1 drivers
v000001d7e1769a20_0 .net "b", 0 0, L_000001d7e17b6b90;  alias, 1 drivers
v000001d7e176a560_0 .var "out", 0 0;
E_000001d7e17090e0 .event anyedge, v000001d7e176aa60_0, v000001d7e1769a20_0;
S_000001d7e176c070 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e12ae050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1769c00_0 .net "a", 0 0, L_000001d7e17b6d70;  alias, 1 drivers
v000001d7e1769d40_0 .net "b", 0 0, L_000001d7e17b7bd0;  alias, 1 drivers
v000001d7e176ad80_0 .var "out", 0 0;
S_000001d7e176c520 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e12ae050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176b1e0_0 .net "a", 0 0, v000001d7e176b8c0_0;  alias, 1 drivers
v000001d7e176a240_0 .net "b", 0 0, v000001d7e176a560_0;  alias, 1 drivers
v000001d7e1769fc0_0 .var "out", 0 0;
E_000001d7e17091a0 .event anyedge, v000001d7e176b8c0_0, v000001d7e176a560_0;
S_000001d7e176c6b0 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e12ae050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e1702f30 .functor NOT 1, L_000001d7e17b7bd0, C4<0>, C4<0>, C4<0>;
L_000001d7e1702600 .functor NOT 1, L_000001d7e17b6d70, C4<0>, C4<0>, C4<0>;
v000001d7e176b0a0_0 .net "a", 0 0, L_000001d7e17b6d70;  alias, 1 drivers
v000001d7e176b140_0 .net "b", 0 0, L_000001d7e17b7bd0;  alias, 1 drivers
v000001d7e176b280_0 .net "out", 0 0, v000001d7e176af60_0;  alias, 1 drivers
v000001d7e1769de0_0 .net "x", 0 0, v000001d7e176ab00_0;  1 drivers
v000001d7e176b640_0 .net "y", 0 0, v000001d7e176a6a0_0;  1 drivers
S_000001d7e176c840 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e176c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176a600_0 .net "a", 0 0, L_000001d7e17b6d70;  alias, 1 drivers
v000001d7e176a100_0 .net "b", 0 0, L_000001d7e1702f30;  1 drivers
v000001d7e176ab00_0 .var "out", 0 0;
E_000001d7e1709220 .event anyedge, v000001d7e176a420_0, v000001d7e176a100_0;
S_000001d7e176bbc0 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e176c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176b460_0 .net "a", 0 0, L_000001d7e1702600;  1 drivers
v000001d7e1769b60_0 .net "b", 0 0, L_000001d7e17b7bd0;  alias, 1 drivers
v000001d7e176a6a0_0 .var "out", 0 0;
E_000001d7e17086a0 .event anyedge, v000001d7e176b460_0, v000001d7e176b320_0;
S_000001d7e176bd50 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e176c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176ae20_0 .net "a", 0 0, v000001d7e176ab00_0;  alias, 1 drivers
v000001d7e176aec0_0 .net "b", 0 0, v000001d7e176a6a0_0;  alias, 1 drivers
v000001d7e176af60_0 .var "out", 0 0;
E_000001d7e17092a0 .event anyedge, v000001d7e176ab00_0, v000001d7e176a6a0_0;
S_000001d7e176ba30 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e12ae050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e1703080 .functor NOT 1, L_000001d7e17b6b90, C4<0>, C4<0>, C4<0>;
L_000001d7e17023d0 .functor NOT 1, v000001d7e176af60_0, C4<0>, C4<0>, C4<0>;
v000001d7e1770030_0 .net "a", 0 0, v000001d7e176af60_0;  alias, 1 drivers
v000001d7e17702b0_0 .net "b", 0 0, L_000001d7e17b6b90;  alias, 1 drivers
v000001d7e176f130_0 .net "out", 0 0, v000001d7e176f450_0;  alias, 1 drivers
v000001d7e17705d0_0 .net "x", 0 0, v000001d7e1769e80_0;  1 drivers
v000001d7e176fbd0_0 .net "y", 0 0, v000001d7e1770170_0;  1 drivers
S_000001d7e176bee0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e176ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176b6e0_0 .net "a", 0 0, v000001d7e176af60_0;  alias, 1 drivers
v000001d7e1769ac0_0 .net "b", 0 0, L_000001d7e1703080;  1 drivers
v000001d7e1769e80_0 .var "out", 0 0;
E_000001d7e1708420 .event anyedge, v000001d7e176af60_0, v000001d7e1769ac0_0;
S_000001d7e176de90 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e176ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176fa90_0 .net "a", 0 0, L_000001d7e17023d0;  1 drivers
v000001d7e176f8b0_0 .net "b", 0 0, L_000001d7e17b6b90;  alias, 1 drivers
v000001d7e1770170_0 .var "out", 0 0;
E_000001d7e1708920 .event anyedge, v000001d7e176fa90_0, v000001d7e1769a20_0;
S_000001d7e176d3a0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e176ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176eaf0_0 .net "a", 0 0, v000001d7e1769e80_0;  alias, 1 drivers
v000001d7e176fb30_0 .net "b", 0 0, v000001d7e1770170_0;  alias, 1 drivers
v000001d7e176f450_0 .var "out", 0 0;
E_000001d7e1708a60 .event anyedge, v000001d7e1769e80_0, v000001d7e1770170_0;
S_000001d7e176e1b0 .scope module, "C" "fulladder" 3 29, 3 40 0, S_000001d7e17101d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e1772680_0 .net "a", 0 0, L_000001d7e17b8e90;  1 drivers
v000001d7e1772040_0 .net "b", 0 0, L_000001d7e17b8fd0;  1 drivers
v000001d7e1771280_0 .net "cin", 0 0, L_000001d7e17b9110;  1 drivers
v000001d7e1770b00_0 .net "cout", 0 0, v000001d7e176ff90_0;  1 drivers
v000001d7e17720e0_0 .net "q", 0 0, v000001d7e176eeb0_0;  1 drivers
v000001d7e17716e0_0 .net "sum", 0 0, v000001d7e1771fa0_0;  1 drivers
v000001d7e1772220_0 .net "x", 0 0, v000001d7e1770670_0;  1 drivers
v000001d7e1771780_0 .net "y", 0 0, v000001d7e176ee10_0;  1 drivers
v000001d7e1770ec0_0 .net "z", 0 0, v000001d7e176f270_0;  1 drivers
S_000001d7e176d080 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e176e1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176eff0_0 .net "a", 0 0, L_000001d7e17b8e90;  alias, 1 drivers
v000001d7e176fd10_0 .net "b", 0 0, L_000001d7e17b8fd0;  alias, 1 drivers
v000001d7e176ee10_0 .var "out", 0 0;
E_000001d7e1708ae0 .event anyedge, v000001d7e176eff0_0, v000001d7e176fd10_0;
S_000001d7e176d9e0 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e176e1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17703f0_0 .net "a", 0 0, v000001d7e176f270_0;  alias, 1 drivers
v000001d7e176ed70_0 .net "b", 0 0, L_000001d7e17b9110;  alias, 1 drivers
v000001d7e176eeb0_0 .var "out", 0 0;
E_000001d7e1705ee0 .event anyedge, v000001d7e17703f0_0, v000001d7e176ed70_0;
S_000001d7e176d850 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e176e1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176fdb0_0 .net "a", 0 0, L_000001d7e17b8e90;  alias, 1 drivers
v000001d7e1770490_0 .net "b", 0 0, L_000001d7e17b8fd0;  alias, 1 drivers
v000001d7e176f270_0 .var "out", 0 0;
S_000001d7e176d530 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e176e1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176fe50_0 .net "a", 0 0, v000001d7e176ee10_0;  alias, 1 drivers
v000001d7e176fef0_0 .net "b", 0 0, v000001d7e176eeb0_0;  alias, 1 drivers
v000001d7e176ff90_0 .var "out", 0 0;
E_000001d7e1705460 .event anyedge, v000001d7e176ee10_0, v000001d7e176eeb0_0;
S_000001d7e176e340 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e176e1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e16d47a0 .functor NOT 1, L_000001d7e17b8fd0, C4<0>, C4<0>, C4<0>;
L_000001d7e16d4ff0 .functor NOT 1, L_000001d7e17b8e90, C4<0>, C4<0>, C4<0>;
v000001d7e176f590_0 .net "a", 0 0, L_000001d7e17b8e90;  alias, 1 drivers
v000001d7e176f950_0 .net "b", 0 0, L_000001d7e17b8fd0;  alias, 1 drivers
v000001d7e176f310_0 .net "out", 0 0, v000001d7e1770670_0;  alias, 1 drivers
v000001d7e176f3b0_0 .net "x", 0 0, v000001d7e17700d0_0;  1 drivers
v000001d7e176f630_0 .net "y", 0 0, v000001d7e176ef50_0;  1 drivers
S_000001d7e176d210 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e176e340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176f9f0_0 .net "a", 0 0, L_000001d7e17b8e90;  alias, 1 drivers
v000001d7e1770710_0 .net "b", 0 0, L_000001d7e16d47a0;  1 drivers
v000001d7e17700d0_0 .var "out", 0 0;
E_000001d7e1705560 .event anyedge, v000001d7e176eff0_0, v000001d7e1770710_0;
S_000001d7e176d6c0 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e176e340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1770210_0 .net "a", 0 0, L_000001d7e16d4ff0;  1 drivers
v000001d7e176eb90_0 .net "b", 0 0, L_000001d7e17b8fd0;  alias, 1 drivers
v000001d7e176ef50_0 .var "out", 0 0;
E_000001d7e1705f20 .event anyedge, v000001d7e1770210_0, v000001d7e176fd10_0;
S_000001d7e176e020 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e176e340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e176ec30_0 .net "a", 0 0, v000001d7e17700d0_0;  alias, 1 drivers
v000001d7e1770530_0 .net "b", 0 0, v000001d7e176ef50_0;  alias, 1 drivers
v000001d7e1770670_0 .var "out", 0 0;
E_000001d7e1705960 .event anyedge, v000001d7e17700d0_0, v000001d7e176ef50_0;
S_000001d7e176db70 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e176e1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e16d5290 .functor NOT 1, L_000001d7e17b9110, C4<0>, C4<0>, C4<0>;
L_000001d7e16d4a40 .functor NOT 1, v000001d7e1770670_0, C4<0>, C4<0>, C4<0>;
v000001d7e17718c0_0 .net "a", 0 0, v000001d7e1770670_0;  alias, 1 drivers
v000001d7e1771a00_0 .net "b", 0 0, L_000001d7e17b9110;  alias, 1 drivers
v000001d7e1770a60_0 .net "out", 0 0, v000001d7e1771fa0_0;  alias, 1 drivers
v000001d7e17711e0_0 .net "x", 0 0, v000001d7e1770850_0;  1 drivers
v000001d7e1772540_0 .net "y", 0 0, v000001d7e17727c0_0;  1 drivers
S_000001d7e176dd00 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e176db70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17707b0_0 .net "a", 0 0, v000001d7e1770670_0;  alias, 1 drivers
v000001d7e176f6d0_0 .net "b", 0 0, L_000001d7e16d5290;  1 drivers
v000001d7e1770850_0 .var "out", 0 0;
E_000001d7e17056e0 .event anyedge, v000001d7e1770670_0, v000001d7e176f6d0_0;
S_000001d7e176e4d0 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e176db70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17708f0_0 .net "a", 0 0, L_000001d7e16d4a40;  1 drivers
v000001d7e1770f60_0 .net "b", 0 0, L_000001d7e17b9110;  alias, 1 drivers
v000001d7e17727c0_0 .var "out", 0 0;
E_000001d7e17059a0 .event anyedge, v000001d7e17708f0_0, v000001d7e176ed70_0;
S_000001d7e176cef0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e176db70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1771320_0 .net "a", 0 0, v000001d7e1770850_0;  alias, 1 drivers
v000001d7e1770ba0_0 .net "b", 0 0, v000001d7e17727c0_0;  alias, 1 drivers
v000001d7e1771fa0_0 .var "out", 0 0;
E_000001d7e1705920 .event anyedge, v000001d7e1770850_0, v000001d7e17727c0_0;
S_000001d7e176e660 .scope module, "D" "fulladder" 3 30, 3 40 0, S_000001d7e17101d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e1777e70_0 .net "a", 0 0, L_000001d7e17b7630;  1 drivers
v000001d7e1777ab0_0 .net "b", 0 0, L_000001d7e17b8170;  1 drivers
v000001d7e1777dd0_0 .net "cin", 0 0, L_000001d7e17b79f0;  1 drivers
v000001d7e1777830_0 .net "cout", 0 0, v000001d7e1771be0_0;  1 drivers
v000001d7e17776f0_0 .net "q", 0 0, v000001d7e1771460_0;  1 drivers
v000001d7e17787d0_0 .net "sum", 0 0, v000001d7e1777b50_0;  1 drivers
v000001d7e1777790_0 .net "x", 0 0, v000001d7e1770c40_0;  1 drivers
v000001d7e1778190_0 .net "y", 0 0, v000001d7e1772360_0;  1 drivers
v000001d7e1777a10_0 .net "z", 0 0, v000001d7e1771500_0;  1 drivers
S_000001d7e176cbd0 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e176e660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17722c0_0 .net "a", 0 0, L_000001d7e17b7630;  alias, 1 drivers
v000001d7e17713c0_0 .net "b", 0 0, L_000001d7e17b8170;  alias, 1 drivers
v000001d7e1772360_0 .var "out", 0 0;
E_000001d7e1706120 .event anyedge, v000001d7e17722c0_0, v000001d7e17713c0_0;
S_000001d7e176e7f0 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e176e660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1771aa0_0 .net "a", 0 0, v000001d7e1771500_0;  alias, 1 drivers
v000001d7e1772180_0 .net "b", 0 0, L_000001d7e17b79f0;  alias, 1 drivers
v000001d7e1771460_0 .var "out", 0 0;
E_000001d7e17055e0 .event anyedge, v000001d7e1771aa0_0, v000001d7e1772180_0;
S_000001d7e176ca40 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e176e660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1771000_0 .net "a", 0 0, L_000001d7e17b7630;  alias, 1 drivers
v000001d7e17715a0_0 .net "b", 0 0, L_000001d7e17b8170;  alias, 1 drivers
v000001d7e1771500_0 .var "out", 0 0;
S_000001d7e176cd60 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e176e660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1772860_0 .net "a", 0 0, v000001d7e1772360_0;  alias, 1 drivers
v000001d7e1771b40_0 .net "b", 0 0, v000001d7e1771460_0;  alias, 1 drivers
v000001d7e1771be0_0 .var "out", 0 0;
E_000001d7e1705720 .event anyedge, v000001d7e1772360_0, v000001d7e1771460_0;
S_000001d7e1773d30 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e176e660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e12bd310 .functor NOT 1, L_000001d7e17b8170, C4<0>, C4<0>, C4<0>;
L_000001d7e12bd930 .functor NOT 1, L_000001d7e17b7630, C4<0>, C4<0>, C4<0>;
v000001d7e1771f00_0 .net "a", 0 0, L_000001d7e17b7630;  alias, 1 drivers
v000001d7e1772900_0 .net "b", 0 0, L_000001d7e17b8170;  alias, 1 drivers
v000001d7e17724a0_0 .net "out", 0 0, v000001d7e1770c40_0;  alias, 1 drivers
v000001d7e1772720_0 .net "x", 0 0, v000001d7e1772400_0;  1 drivers
v000001d7e1770d80_0 .net "y", 0 0, v000001d7e1771e60_0;  1 drivers
S_000001d7e17736f0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e1773d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1770e20_0 .net "a", 0 0, L_000001d7e17b7630;  alias, 1 drivers
v000001d7e1771dc0_0 .net "b", 0 0, L_000001d7e12bd310;  1 drivers
v000001d7e1772400_0 .var "out", 0 0;
E_000001d7e1705660 .event anyedge, v000001d7e17722c0_0, v000001d7e1771dc0_0;
S_000001d7e1773ba0 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e1773d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1770ce0_0 .net "a", 0 0, L_000001d7e12bd930;  1 drivers
v000001d7e1771640_0 .net "b", 0 0, L_000001d7e17b8170;  alias, 1 drivers
v000001d7e1771e60_0 .var "out", 0 0;
E_000001d7e1705e20 .event anyedge, v000001d7e1770ce0_0, v000001d7e17713c0_0;
S_000001d7e1773a10 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e1773d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1771c80_0 .net "a", 0 0, v000001d7e1772400_0;  alias, 1 drivers
v000001d7e17725e0_0 .net "b", 0 0, v000001d7e1771e60_0;  alias, 1 drivers
v000001d7e1770c40_0 .var "out", 0 0;
E_000001d7e17056a0 .event anyedge, v000001d7e1772400_0, v000001d7e1771e60_0;
S_000001d7e1773ec0 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e176e660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e12bd460 .functor NOT 1, L_000001d7e17b79f0, C4<0>, C4<0>, C4<0>;
L_000001d7e16c2e00 .functor NOT 1, v000001d7e1770c40_0, C4<0>, C4<0>, C4<0>;
v000001d7e1777650_0 .net "a", 0 0, v000001d7e1770c40_0;  alias, 1 drivers
v000001d7e1777c90_0 .net "b", 0 0, L_000001d7e17b79f0;  alias, 1 drivers
v000001d7e17780f0_0 .net "out", 0 0, v000001d7e1777b50_0;  alias, 1 drivers
v000001d7e1777bf0_0 .net "x", 0 0, v000001d7e1771d20_0;  1 drivers
v000001d7e1778410_0 .net "y", 0 0, v000001d7e1777f10_0;  1 drivers
S_000001d7e1774690 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e1773ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1771820_0 .net "a", 0 0, v000001d7e1770c40_0;  alias, 1 drivers
v000001d7e1771960_0 .net "b", 0 0, L_000001d7e12bd460;  1 drivers
v000001d7e1771d20_0 .var "out", 0 0;
E_000001d7e17057a0 .event anyedge, v000001d7e1770c40_0, v000001d7e1771960_0;
S_000001d7e1772f20 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e1773ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17710a0_0 .net "a", 0 0, L_000001d7e16c2e00;  1 drivers
v000001d7e1771140_0 .net "b", 0 0, L_000001d7e17b79f0;  alias, 1 drivers
v000001d7e1777f10_0 .var "out", 0 0;
E_000001d7e1705fa0 .event anyedge, v000001d7e17710a0_0, v000001d7e1772180_0;
S_000001d7e1774050 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e1773ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1777d30_0 .net "a", 0 0, v000001d7e1771d20_0;  alias, 1 drivers
v000001d7e17778d0_0 .net "b", 0 0, v000001d7e1777f10_0;  alias, 1 drivers
v000001d7e1777b50_0 .var "out", 0 0;
E_000001d7e17057e0 .event anyedge, v000001d7e1771d20_0, v000001d7e1777f10_0;
S_000001d7e1773240 .scope module, "E" "fulladder" 3 31, 3 40 0, S_000001d7e17101d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e17762f0_0 .net "a", 0 0, L_000001d7e17b6ff0;  1 drivers
v000001d7e1777010_0 .net "b", 0 0, L_000001d7e17b76d0;  1 drivers
v000001d7e17770b0_0 .net "cin", 0 0, L_000001d7e17b6eb0;  1 drivers
v000001d7e17750d0_0 .net "cout", 0 0, v000001d7e1778870_0;  1 drivers
v000001d7e1775490_0 .net "q", 0 0, v000001d7e1778370_0;  1 drivers
v000001d7e1775a30_0 .net "sum", 0 0, v000001d7e17771f0_0;  1 drivers
v000001d7e1776250_0 .net "x", 0 0, v000001d7e17753f0_0;  1 drivers
v000001d7e1775530_0 .net "y", 0 0, v000001d7e1778230_0;  1 drivers
v000001d7e1774ef0_0 .net "z", 0 0, v000001d7e17785f0_0;  1 drivers
S_000001d7e1772d90 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e1773240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1777fb0_0 .net "a", 0 0, L_000001d7e17b6ff0;  alias, 1 drivers
v000001d7e1778050_0 .net "b", 0 0, L_000001d7e17b76d0;  alias, 1 drivers
v000001d7e1778230_0 .var "out", 0 0;
E_000001d7e1705820 .event anyedge, v000001d7e1777fb0_0, v000001d7e1778050_0;
S_000001d7e17741e0 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e1773240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17782d0_0 .net "a", 0 0, v000001d7e17785f0_0;  alias, 1 drivers
v000001d7e1777970_0 .net "b", 0 0, L_000001d7e17b6eb0;  alias, 1 drivers
v000001d7e1778370_0 .var "out", 0 0;
E_000001d7e1705a20 .event anyedge, v000001d7e17782d0_0, v000001d7e1777970_0;
S_000001d7e1773560 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e1773240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17784b0_0 .net "a", 0 0, L_000001d7e17b6ff0;  alias, 1 drivers
v000001d7e1778550_0 .net "b", 0 0, L_000001d7e17b76d0;  alias, 1 drivers
v000001d7e17785f0_0 .var "out", 0 0;
S_000001d7e17730b0 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e1773240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1778690_0 .net "a", 0 0, v000001d7e1778230_0;  alias, 1 drivers
v000001d7e1778730_0 .net "b", 0 0, v000001d7e1778370_0;  alias, 1 drivers
v000001d7e1778870_0 .var "out", 0 0;
E_000001d7e17058a0 .event anyedge, v000001d7e1778230_0, v000001d7e1778370_0;
S_000001d7e1774370 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e1773240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e16c20e0 .functor NOT 1, L_000001d7e17b76d0, C4<0>, C4<0>, C4<0>;
L_000001d7e16c2770 .functor NOT 1, L_000001d7e17b6ff0, C4<0>, C4<0>, C4<0>;
v000001d7e1775850_0 .net "a", 0 0, L_000001d7e17b6ff0;  alias, 1 drivers
v000001d7e17766b0_0 .net "b", 0 0, L_000001d7e17b76d0;  alias, 1 drivers
v000001d7e17758f0_0 .net "out", 0 0, v000001d7e17753f0_0;  alias, 1 drivers
v000001d7e1774b30_0 .net "x", 0 0, v000001d7e1777330_0;  1 drivers
v000001d7e1776570_0 .net "y", 0 0, v000001d7e1777510_0;  1 drivers
S_000001d7e1773880 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e1774370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1778910_0 .net "a", 0 0, L_000001d7e17b6ff0;  alias, 1 drivers
v000001d7e1777290_0 .net "b", 0 0, L_000001d7e16c20e0;  1 drivers
v000001d7e1777330_0 .var "out", 0 0;
E_000001d7e1705a60 .event anyedge, v000001d7e1777fb0_0, v000001d7e1777290_0;
S_000001d7e1774500 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e1774370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17773d0_0 .net "a", 0 0, L_000001d7e16c2770;  1 drivers
v000001d7e1777470_0 .net "b", 0 0, L_000001d7e17b76d0;  alias, 1 drivers
v000001d7e1777510_0 .var "out", 0 0;
E_000001d7e1705de0 .event anyedge, v000001d7e17773d0_0, v000001d7e1778050_0;
S_000001d7e17733d0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e1774370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17775b0_0 .net "a", 0 0, v000001d7e1777330_0;  alias, 1 drivers
v000001d7e1776610_0 .net "b", 0 0, v000001d7e1777510_0;  alias, 1 drivers
v000001d7e17753f0_0 .var "out", 0 0;
E_000001d7e1705b20 .event anyedge, v000001d7e1777330_0, v000001d7e1777510_0;
S_000001d7e1774820 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e1773240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e16f1fd0 .functor NOT 1, L_000001d7e17b6eb0, C4<0>, C4<0>, C4<0>;
L_000001d7e16f2200 .functor NOT 1, v000001d7e17753f0_0, C4<0>, C4<0>, C4<0>;
v000001d7e17761b0_0 .net "a", 0 0, v000001d7e17753f0_0;  alias, 1 drivers
v000001d7e1776e30_0 .net "b", 0 0, L_000001d7e17b6eb0;  alias, 1 drivers
v000001d7e1775df0_0 .net "out", 0 0, v000001d7e17771f0_0;  alias, 1 drivers
v000001d7e1775c10_0 .net "x", 0 0, v000001d7e1775990_0;  1 drivers
v000001d7e1774bd0_0 .net "y", 0 0, v000001d7e1776a70_0;  1 drivers
S_000001d7e1772c00 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e1774820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1776070_0 .net "a", 0 0, v000001d7e17753f0_0;  alias, 1 drivers
v000001d7e1774c70_0 .net "b", 0 0, L_000001d7e16f1fd0;  1 drivers
v000001d7e1775990_0 .var "out", 0 0;
E_000001d7e1705be0 .event anyedge, v000001d7e17753f0_0, v000001d7e1774c70_0;
S_000001d7e1772a70 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e1774820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1776110_0 .net "a", 0 0, L_000001d7e16f2200;  1 drivers
v000001d7e1775170_0 .net "b", 0 0, L_000001d7e17b6eb0;  alias, 1 drivers
v000001d7e1776a70_0 .var "out", 0 0;
E_000001d7e1705ce0 .event anyedge, v000001d7e1776110_0, v000001d7e1777970_0;
S_000001d7e1779580 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e1774820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17757b0_0 .net "a", 0 0, v000001d7e1775990_0;  alias, 1 drivers
v000001d7e1776b10_0 .net "b", 0 0, v000001d7e1776a70_0;  alias, 1 drivers
v000001d7e17771f0_0 .var "out", 0 0;
E_000001d7e1705d60 .event anyedge, v000001d7e1775990_0, v000001d7e1776a70_0;
S_000001d7e1779a30 .scope module, "F" "fulladder" 3 32, 3 40 0, S_000001d7e17101d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e177c770_0 .net "a", 0 0, L_000001d7e17b8b70;  1 drivers
v000001d7e177ce50_0 .net "b", 0 0, L_000001d7e17b82b0;  1 drivers
v000001d7e177b7d0_0 .net "cin", 0 0, L_000001d7e17b7090;  1 drivers
v000001d7e177c130_0 .net "cout", 0 0, v000001d7e1776390_0;  1 drivers
v000001d7e177d0d0_0 .net "q", 0 0, v000001d7e1775210_0;  1 drivers
v000001d7e177c4f0_0 .net "sum", 0 0, v000001d7e177ad30_0;  1 drivers
v000001d7e177bf50_0 .net "x", 0 0, v000001d7e17767f0_0;  1 drivers
v000001d7e177add0_0 .net "y", 0 0, v000001d7e1775fd0_0;  1 drivers
v000001d7e177c6d0_0 .net "z", 0 0, v000001d7e1775cb0_0;  1 drivers
S_000001d7e17790d0 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e1779a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1775ad0_0 .net "a", 0 0, L_000001d7e17b8b70;  alias, 1 drivers
v000001d7e1776ed0_0 .net "b", 0 0, L_000001d7e17b82b0;  alias, 1 drivers
v000001d7e1775fd0_0 .var "out", 0 0;
E_000001d7e1705ea0 .event anyedge, v000001d7e1775ad0_0, v000001d7e1776ed0_0;
S_000001d7e177a070 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e1779a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1775e90_0 .net "a", 0 0, v000001d7e1775cb0_0;  alias, 1 drivers
v000001d7e1776f70_0 .net "b", 0 0, L_000001d7e17b7090;  alias, 1 drivers
v000001d7e1775210_0 .var "out", 0 0;
E_000001d7e1706920 .event anyedge, v000001d7e1775e90_0, v000001d7e1776f70_0;
S_000001d7e1779bc0 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e1779a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1774d10_0 .net "a", 0 0, L_000001d7e17b8b70;  alias, 1 drivers
v000001d7e1775b70_0 .net "b", 0 0, L_000001d7e17b82b0;  alias, 1 drivers
v000001d7e1775cb0_0 .var "out", 0 0;
S_000001d7e1779260 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e1779a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17752b0_0 .net "a", 0 0, v000001d7e1775fd0_0;  alias, 1 drivers
v000001d7e1776930_0 .net "b", 0 0, v000001d7e1775210_0;  alias, 1 drivers
v000001d7e1776390_0 .var "out", 0 0;
E_000001d7e1706a20 .event anyedge, v000001d7e1775fd0_0, v000001d7e1775210_0;
S_000001d7e17793f0 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e1779a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e16f2660 .functor NOT 1, L_000001d7e17b82b0, C4<0>, C4<0>, C4<0>;
L_000001d7e17bf7d0 .functor NOT 1, L_000001d7e17b8b70, C4<0>, C4<0>, C4<0>;
v000001d7e1776430_0 .net "a", 0 0, L_000001d7e17b8b70;  alias, 1 drivers
v000001d7e1776bb0_0 .net "b", 0 0, L_000001d7e17b82b0;  alias, 1 drivers
v000001d7e1775670_0 .net "out", 0 0, v000001d7e17767f0_0;  alias, 1 drivers
v000001d7e1775710_0 .net "x", 0 0, v000001d7e1776750_0;  1 drivers
v000001d7e1774f90_0 .net "y", 0 0, v000001d7e1774e50_0;  1 drivers
S_000001d7e1778db0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e17793f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1775350_0 .net "a", 0 0, L_000001d7e17b8b70;  alias, 1 drivers
v000001d7e1775d50_0 .net "b", 0 0, L_000001d7e16f2660;  1 drivers
v000001d7e1776750_0 .var "out", 0 0;
E_000001d7e1706c20 .event anyedge, v000001d7e1775ad0_0, v000001d7e1775d50_0;
S_000001d7e1778f40 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e17793f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1775f30_0 .net "a", 0 0, L_000001d7e17bf7d0;  1 drivers
v000001d7e1776d90_0 .net "b", 0 0, L_000001d7e17b82b0;  alias, 1 drivers
v000001d7e1774e50_0 .var "out", 0 0;
E_000001d7e1706e20 .event anyedge, v000001d7e1775f30_0, v000001d7e1776ed0_0;
S_000001d7e1779d50 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e17793f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17755d0_0 .net "a", 0 0, v000001d7e1776750_0;  alias, 1 drivers
v000001d7e1776c50_0 .net "b", 0 0, v000001d7e1774e50_0;  alias, 1 drivers
v000001d7e17767f0_0 .var "out", 0 0;
E_000001d7e1706de0 .event anyedge, v000001d7e1776750_0, v000001d7e1774e50_0;
S_000001d7e177a200 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e1779a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bec70 .functor NOT 1, L_000001d7e17b7090, C4<0>, C4<0>, C4<0>;
L_000001d7e17bec00 .functor NOT 1, v000001d7e17767f0_0, C4<0>, C4<0>, C4<0>;
v000001d7e177cbd0_0 .net "a", 0 0, v000001d7e17767f0_0;  alias, 1 drivers
v000001d7e177af10_0 .net "b", 0 0, L_000001d7e17b7090;  alias, 1 drivers
v000001d7e177c950_0 .net "out", 0 0, v000001d7e177ad30_0;  alias, 1 drivers
v000001d7e177c1d0_0 .net "x", 0 0, v000001d7e1776890_0;  1 drivers
v000001d7e177b2d0_0 .net "y", 0 0, v000001d7e1776cf0_0;  1 drivers
S_000001d7e1779710 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e177a200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17764d0_0 .net "a", 0 0, v000001d7e17767f0_0;  alias, 1 drivers
v000001d7e1774db0_0 .net "b", 0 0, L_000001d7e17bec70;  1 drivers
v000001d7e1776890_0 .var "out", 0 0;
E_000001d7e17070e0 .event anyedge, v000001d7e17767f0_0, v000001d7e1774db0_0;
S_000001d7e1779ee0 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e177a200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17769d0_0 .net "a", 0 0, L_000001d7e17bec00;  1 drivers
v000001d7e1777150_0 .net "b", 0 0, L_000001d7e17b7090;  alias, 1 drivers
v000001d7e1776cf0_0 .var "out", 0 0;
E_000001d7e1707160 .event anyedge, v000001d7e17769d0_0, v000001d7e1776f70_0;
S_000001d7e177a390 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e177a200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1774a90_0 .net "a", 0 0, v000001d7e1776890_0;  alias, 1 drivers
v000001d7e1775030_0 .net "b", 0 0, v000001d7e1776cf0_0;  alias, 1 drivers
v000001d7e177ad30_0 .var "out", 0 0;
E_000001d7e16d0f80 .event anyedge, v000001d7e1776890_0, v000001d7e1776cf0_0;
S_000001d7e1778a90 .scope module, "G" "fulladder" 3 33, 3 40 0, S_000001d7e17101d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e177b550_0 .net "a", 0 0, L_000001d7e17b8cb0;  1 drivers
v000001d7e177b730_0 .net "b", 0 0, L_000001d7e17b7770;  1 drivers
v000001d7e177be10_0 .net "cin", 0 0, L_000001d7e17b7c70;  1 drivers
v000001d7e177bff0_0 .net "cout", 0 0, v000001d7e177abf0_0;  1 drivers
v000001d7e177b050_0 .net "q", 0 0, v000001d7e177c3b0_0;  1 drivers
v000001d7e177b0f0_0 .net "sum", 0 0, v000001d7e177b4b0_0;  1 drivers
v000001d7e177c090_0 .net "x", 0 0, v000001d7e177ca90_0;  1 drivers
v000001d7e177c310_0 .net "y", 0 0, v000001d7e177b370_0;  1 drivers
v000001d7e177c450_0 .net "z", 0 0, v000001d7e177b230_0;  1 drivers
S_000001d7e17798a0 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e1778a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177beb0_0 .net "a", 0 0, L_000001d7e17b8cb0;  alias, 1 drivers
v000001d7e177c9f0_0 .net "b", 0 0, L_000001d7e17b7770;  alias, 1 drivers
v000001d7e177b370_0 .var "out", 0 0;
E_000001d7e16d0840 .event anyedge, v000001d7e177beb0_0, v000001d7e177c9f0_0;
S_000001d7e177a520 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e1778a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177b690_0 .net "a", 0 0, v000001d7e177b230_0;  alias, 1 drivers
v000001d7e177b910_0 .net "b", 0 0, L_000001d7e17b7c70;  alias, 1 drivers
v000001d7e177c3b0_0 .var "out", 0 0;
E_000001d7e16d0a00 .event anyedge, v000001d7e177b690_0, v000001d7e177b910_0;
S_000001d7e1778c20 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e1778a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177cef0_0 .net "a", 0 0, L_000001d7e17b8cb0;  alias, 1 drivers
v000001d7e177c590_0 .net "b", 0 0, L_000001d7e17b7770;  alias, 1 drivers
v000001d7e177b230_0 .var "out", 0 0;
S_000001d7e177a6b0 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e1778a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177b410_0 .net "a", 0 0, v000001d7e177b370_0;  alias, 1 drivers
v000001d7e177c630_0 .net "b", 0 0, v000001d7e177c3b0_0;  alias, 1 drivers
v000001d7e177abf0_0 .var "out", 0 0;
E_000001d7e16d0c00 .event anyedge, v000001d7e177b370_0, v000001d7e177c3b0_0;
S_000001d7e177a840 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e1778a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bece0 .functor NOT 1, L_000001d7e17b7770, C4<0>, C4<0>, C4<0>;
L_000001d7e17bf840 .functor NOT 1, L_000001d7e17b8cb0, C4<0>, C4<0>, C4<0>;
v000001d7e177b9b0_0 .net "a", 0 0, L_000001d7e17b8cb0;  alias, 1 drivers
v000001d7e177cf90_0 .net "b", 0 0, L_000001d7e17b7770;  alias, 1 drivers
v000001d7e177d030_0 .net "out", 0 0, v000001d7e177ca90_0;  alias, 1 drivers
v000001d7e177c810_0 .net "x", 0 0, v000001d7e177ba50_0;  1 drivers
v000001d7e177c8b0_0 .net "y", 0 0, v000001d7e177d170_0;  1 drivers
S_000001d7e177f410 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e177a840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177bd70_0 .net "a", 0 0, L_000001d7e17b8cb0;  alias, 1 drivers
v000001d7e177b5f0_0 .net "b", 0 0, L_000001d7e17bece0;  1 drivers
v000001d7e177ba50_0 .var "out", 0 0;
E_000001d7e16d0cc0 .event anyedge, v000001d7e177beb0_0, v000001d7e177b5f0_0;
S_000001d7e177ef60 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e177a840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177baf0_0 .net "a", 0 0, L_000001d7e17bf840;  1 drivers
v000001d7e177aab0_0 .net "b", 0 0, L_000001d7e17b7770;  alias, 1 drivers
v000001d7e177d170_0 .var "out", 0 0;
E_000001d7e16d11c0 .event anyedge, v000001d7e177baf0_0, v000001d7e177c9f0_0;
S_000001d7e177fa50 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e177a840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177b870_0 .net "a", 0 0, v000001d7e177ba50_0;  alias, 1 drivers
v000001d7e177b190_0 .net "b", 0 0, v000001d7e177d170_0;  alias, 1 drivers
v000001d7e177ca90_0 .var "out", 0 0;
E_000001d7e16d1200 .event anyedge, v000001d7e177ba50_0, v000001d7e177d170_0;
S_000001d7e177f8c0 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e1778a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bf3e0 .functor NOT 1, L_000001d7e17b7c70, C4<0>, C4<0>, C4<0>;
L_000001d7e17bf610 .functor NOT 1, v000001d7e177ca90_0, C4<0>, C4<0>, C4<0>;
v000001d7e177ab50_0 .net "a", 0 0, v000001d7e177ca90_0;  alias, 1 drivers
v000001d7e177c270_0 .net "b", 0 0, L_000001d7e17b7c70;  alias, 1 drivers
v000001d7e177ac90_0 .net "out", 0 0, v000001d7e177b4b0_0;  alias, 1 drivers
v000001d7e177afb0_0 .net "x", 0 0, v000001d7e177bc30_0;  1 drivers
v000001d7e177bcd0_0 .net "y", 0 0, v000001d7e177cc70_0;  1 drivers
S_000001d7e177f0f0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e177f8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177bb90_0 .net "a", 0 0, v000001d7e177ca90_0;  alias, 1 drivers
v000001d7e177cb30_0 .net "b", 0 0, L_000001d7e17bf3e0;  1 drivers
v000001d7e177bc30_0 .var "out", 0 0;
E_000001d7e16d0e40 .event anyedge, v000001d7e177ca90_0, v000001d7e177cb30_0;
S_000001d7e177eab0 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e177f8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177cdb0_0 .net "a", 0 0, L_000001d7e17bf610;  1 drivers
v000001d7e177ae70_0 .net "b", 0 0, L_000001d7e17b7c70;  alias, 1 drivers
v000001d7e177cc70_0 .var "out", 0 0;
E_000001d7e16d0f00 .event anyedge, v000001d7e177cdb0_0, v000001d7e177b910_0;
S_000001d7e177f730 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e177f8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177cd10_0 .net "a", 0 0, v000001d7e177bc30_0;  alias, 1 drivers
v000001d7e177d210_0 .net "b", 0 0, v000001d7e177cc70_0;  alias, 1 drivers
v000001d7e177b4b0_0 .var "out", 0 0;
E_000001d7e16d1a80 .event anyedge, v000001d7e177bc30_0, v000001d7e177cc70_0;
S_000001d7e177ec40 .scope module, "H" "fulladder" 3 34, 3 40 0, S_000001d7e17101d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e1782010_0 .net "a", 0 0, L_000001d7e17b7810;  1 drivers
v000001d7e17816b0_0 .net "b", 0 0, L_000001d7e17b92f0;  1 drivers
v000001d7e1782790_0 .net "cin", 0 0, L_000001d7e17b78b0;  1 drivers
v000001d7e1782830_0 .net "cout", 0 0, v000001d7e177e930_0;  1 drivers
v000001d7e1782470_0 .net "q", 0 0, v000001d7e177d710_0;  1 drivers
v000001d7e1780fd0_0 .net "sum", 0 0, v000001d7e177d490_0;  1 drivers
v000001d7e1780b70_0 .net "x", 0 0, v000001d7e177d8f0_0;  1 drivers
v000001d7e1781610_0 .net "y", 0 0, v000001d7e177e110_0;  1 drivers
v000001d7e17821f0_0 .net "z", 0 0, v000001d7e177de90_0;  1 drivers
S_000001d7e1780860 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e177ec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177d350_0 .net "a", 0 0, L_000001d7e17b7810;  alias, 1 drivers
v000001d7e177da30_0 .net "b", 0 0, L_000001d7e17b92f0;  alias, 1 drivers
v000001d7e177e110_0 .var "out", 0 0;
E_000001d7e16d1dc0 .event anyedge, v000001d7e177d350_0, v000001d7e177da30_0;
S_000001d7e177edd0 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e177ec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177e2f0_0 .net "a", 0 0, v000001d7e177de90_0;  alias, 1 drivers
v000001d7e177e570_0 .net "b", 0 0, L_000001d7e17b78b0;  alias, 1 drivers
v000001d7e177d710_0 .var "out", 0 0;
E_000001d7e16d1b00 .event anyedge, v000001d7e177e2f0_0, v000001d7e177e570_0;
S_000001d7e177f280 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e177ec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177dad0_0 .net "a", 0 0, L_000001d7e17b7810;  alias, 1 drivers
v000001d7e177db70_0 .net "b", 0 0, L_000001d7e17b92f0;  alias, 1 drivers
v000001d7e177de90_0 .var "out", 0 0;
S_000001d7e177ff00 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e177ec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177e430_0 .net "a", 0 0, v000001d7e177e110_0;  alias, 1 drivers
v000001d7e177df30_0 .net "b", 0 0, v000001d7e177d710_0;  alias, 1 drivers
v000001d7e177e930_0 .var "out", 0 0;
E_000001d7e16d1f00 .event anyedge, v000001d7e177e110_0, v000001d7e177d710_0;
S_000001d7e177f5a0 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e177ec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bf680 .functor NOT 1, L_000001d7e17b92f0, C4<0>, C4<0>, C4<0>;
L_000001d7e17bf8b0 .functor NOT 1, L_000001d7e17b7810, C4<0>, C4<0>, C4<0>;
v000001d7e177e070_0 .net "a", 0 0, L_000001d7e17b7810;  alias, 1 drivers
v000001d7e177d850_0 .net "b", 0 0, L_000001d7e17b92f0;  alias, 1 drivers
v000001d7e177e6b0_0 .net "out", 0 0, v000001d7e177d8f0_0;  alias, 1 drivers
v000001d7e177e4d0_0 .net "x", 0 0, v000001d7e177d670_0;  1 drivers
v000001d7e177e610_0 .net "y", 0 0, v000001d7e177dd50_0;  1 drivers
S_000001d7e177fbe0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e177f5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177dc10_0 .net "a", 0 0, L_000001d7e17b7810;  alias, 1 drivers
v000001d7e177dcb0_0 .net "b", 0 0, L_000001d7e17bf680;  1 drivers
v000001d7e177d670_0 .var "out", 0 0;
E_000001d7e16d2240 .event anyedge, v000001d7e177d350_0, v000001d7e177dcb0_0;
S_000001d7e177fd70 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e177f5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177d7b0_0 .net "a", 0 0, L_000001d7e17bf8b0;  1 drivers
v000001d7e177e1b0_0 .net "b", 0 0, L_000001d7e17b92f0;  alias, 1 drivers
v000001d7e177dd50_0 .var "out", 0 0;
E_000001d7e16d2340 .event anyedge, v000001d7e177d7b0_0, v000001d7e177da30_0;
S_000001d7e1780090 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e177f5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177ddf0_0 .net "a", 0 0, v000001d7e177d670_0;  alias, 1 drivers
v000001d7e177dfd0_0 .net "b", 0 0, v000001d7e177dd50_0;  alias, 1 drivers
v000001d7e177d8f0_0 .var "out", 0 0;
E_000001d7e16d2440 .event anyedge, v000001d7e177d670_0, v000001d7e177dd50_0;
S_000001d7e1780220 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e177ec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bf290 .functor NOT 1, L_000001d7e17b78b0, C4<0>, C4<0>, C4<0>;
L_000001d7e17bed50 .functor NOT 1, v000001d7e177d8f0_0, C4<0>, C4<0>, C4<0>;
v000001d7e177d530_0 .net "a", 0 0, v000001d7e177d8f0_0;  alias, 1 drivers
v000001d7e177d5d0_0 .net "b", 0 0, L_000001d7e17b78b0;  alias, 1 drivers
v000001d7e1781a70_0 .net "out", 0 0, v000001d7e177d490_0;  alias, 1 drivers
v000001d7e1780f30_0 .net "x", 0 0, v000001d7e177d990_0;  1 drivers
v000001d7e1781390_0 .net "y", 0 0, v000001d7e177e250_0;  1 drivers
S_000001d7e17803b0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e1780220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177e7f0_0 .net "a", 0 0, v000001d7e177d8f0_0;  alias, 1 drivers
v000001d7e177d3f0_0 .net "b", 0 0, L_000001d7e17bf290;  1 drivers
v000001d7e177d990_0 .var "out", 0 0;
E_000001d7e16d26c0 .event anyedge, v000001d7e177d8f0_0, v000001d7e177d3f0_0;
S_000001d7e1780540 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e1780220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177d2b0_0 .net "a", 0 0, L_000001d7e17bed50;  1 drivers
v000001d7e177e750_0 .net "b", 0 0, L_000001d7e17b78b0;  alias, 1 drivers
v000001d7e177e250_0 .var "out", 0 0;
E_000001d7e16d3280 .event anyedge, v000001d7e177d2b0_0, v000001d7e177e570_0;
S_000001d7e17806d0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e1780220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e177e390_0 .net "a", 0 0, v000001d7e177d990_0;  alias, 1 drivers
v000001d7e177e890_0 .net "b", 0 0, v000001d7e177e250_0;  alias, 1 drivers
v000001d7e177d490_0 .var "out", 0 0;
E_000001d7e16d3180 .event anyedge, v000001d7e177d990_0, v000001d7e177e250_0;
S_000001d7e1784f80 .scope module, "FB" "RCA_8bit" 3 13, 3 18 0, S_000001d7e1710040;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e17b9070_0 .net "a", 7 0, L_000001d7e17baa10;  1 drivers
v000001d7e17b7e50_0 .net "b", 7 0, L_000001d7e17b9bb0;  1 drivers
v000001d7e17b91b0_0 .net "c", 7 0, L_000001d7e17bb370;  1 drivers
v000001d7e17b7ef0_0 .net "cin", 0 0, L_000001d7e17b8490;  alias, 1 drivers
v000001d7e17b7270_0 .net "cout", 0 0, L_000001d7e17bafb0;  alias, 1 drivers
v000001d7e17b7310_0 .net "sum", 7 0, L_000001d7e17b94d0;  1 drivers
L_000001d7e17b8350 .part L_000001d7e17baa10, 0, 1;
L_000001d7e17b83f0 .part L_000001d7e17b9bb0, 0, 1;
L_000001d7e17b8670 .part L_000001d7e17baa10, 1, 1;
L_000001d7e17b8710 .part L_000001d7e17b9bb0, 1, 1;
L_000001d7e17b87b0 .part L_000001d7e17bb370, 0, 1;
L_000001d7e17b8850 .part L_000001d7e17baa10, 2, 1;
L_000001d7e17b88f0 .part L_000001d7e17b9bb0, 2, 1;
L_000001d7e17b8990 .part L_000001d7e17bb370, 1, 1;
L_000001d7e17b8a30 .part L_000001d7e17baa10, 3, 1;
L_000001d7e17b9c50 .part L_000001d7e17b9bb0, 3, 1;
L_000001d7e17b9890 .part L_000001d7e17bb370, 2, 1;
L_000001d7e17bb690 .part L_000001d7e17baa10, 4, 1;
L_000001d7e17bb0f0 .part L_000001d7e17b9bb0, 4, 1;
L_000001d7e17ba970 .part L_000001d7e17bb370, 3, 1;
L_000001d7e17ba5b0 .part L_000001d7e17baa10, 5, 1;
L_000001d7e17babf0 .part L_000001d7e17b9bb0, 5, 1;
L_000001d7e17ba790 .part L_000001d7e17bb370, 4, 1;
L_000001d7e17ba3d0 .part L_000001d7e17baa10, 6, 1;
L_000001d7e17b9930 .part L_000001d7e17b9bb0, 6, 1;
L_000001d7e17bbaf0 .part L_000001d7e17bb370, 5, 1;
L_000001d7e17ba650 .part L_000001d7e17baa10, 7, 1;
L_000001d7e17b9430 .part L_000001d7e17b9bb0, 7, 1;
LS_000001d7e17b94d0_0_0 .concat8 [ 1 1 1 1], v000001d7e17826f0_0, v000001d7e178b150_0, v000001d7e178c7d0_0, v000001d7e178e850_0;
LS_000001d7e17b94d0_0_4 .concat8 [ 1 1 1 1], v000001d7e1794410_0, v000001d7e1795c70_0, v000001d7e1792bb0_0, v000001d7e1792e30_0;
L_000001d7e17b94d0 .concat8 [ 4 4 0 0], LS_000001d7e17b94d0_0_0, LS_000001d7e17b94d0_0_4;
L_000001d7e17ba290 .part L_000001d7e17bb370, 6, 1;
LS_000001d7e17bb370_0_0 .concat8 [ 1 1 1 1], v000001d7e1782970_0, v000001d7e1784310_0, v000001d7e178c230_0, v000001d7e178e2b0_0;
LS_000001d7e17bb370_0_4 .concat8 [ 1 1 1 1], v000001d7e1793330_0, v000001d7e1795e50_0, v000001d7e1797110_0, v000001d7e1790c70_0;
L_000001d7e17bb370 .concat8 [ 4 4 0 0], LS_000001d7e17bb370_0_0, LS_000001d7e17bb370_0_4;
L_000001d7e17bafb0 .part L_000001d7e17bb370, 7, 1;
S_000001d7e1785750 .scope module, "A" "fulladder" 3 27, 3 40 0, S_000001d7e1784f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e1782e70_0 .net "a", 0 0, L_000001d7e17b8350;  1 drivers
v000001d7e1782f10_0 .net "b", 0 0, L_000001d7e17b83f0;  1 drivers
v000001d7e1780cb0_0 .net "cin", 0 0, L_000001d7e17b8490;  alias, 1 drivers
v000001d7e1780d50_0 .net "cout", 0 0, v000001d7e1782970_0;  1 drivers
v000001d7e1780df0_0 .net "q", 0 0, v000001d7e1782c90_0;  1 drivers
v000001d7e1780e90_0 .net "sum", 0 0, v000001d7e17826f0_0;  1 drivers
v000001d7e1784950_0 .net "x", 0 0, v000001d7e17819d0_0;  1 drivers
v000001d7e17846d0_0 .net "y", 0 0, v000001d7e17830f0_0;  1 drivers
v000001d7e17843b0_0 .net "z", 0 0, v000001d7e17811b0_0;  1 drivers
S_000001d7e1786240 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e1785750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1783050_0 .net "a", 0 0, L_000001d7e17b8350;  alias, 1 drivers
v000001d7e1780ad0_0 .net "b", 0 0, L_000001d7e17b83f0;  alias, 1 drivers
v000001d7e17830f0_0 .var "out", 0 0;
E_000001d7e16d3300 .event anyedge, v000001d7e1783050_0, v000001d7e1780ad0_0;
S_000001d7e1785430 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e1785750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1781430_0 .net "a", 0 0, v000001d7e17811b0_0;  alias, 1 drivers
v000001d7e1780c10_0 .net "b", 0 0, L_000001d7e17b8490;  alias, 1 drivers
v000001d7e1782c90_0 .var "out", 0 0;
E_000001d7e16d3340 .event anyedge, v000001d7e1781430_0, v000001d7e1781070_0;
S_000001d7e17858e0 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e1785750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1781890_0 .net "a", 0 0, L_000001d7e17b8350;  alias, 1 drivers
v000001d7e17823d0_0 .net "b", 0 0, L_000001d7e17b83f0;  alias, 1 drivers
v000001d7e17811b0_0 .var "out", 0 0;
S_000001d7e1784c60 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e1785750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1781bb0_0 .net "a", 0 0, v000001d7e17830f0_0;  alias, 1 drivers
v000001d7e1781250_0 .net "b", 0 0, v000001d7e1782c90_0;  alias, 1 drivers
v000001d7e1782970_0 .var "out", 0 0;
E_000001d7e16d29c0 .event anyedge, v000001d7e17830f0_0, v000001d7e1782c90_0;
S_000001d7e17860b0 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e1785750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bf760 .functor NOT 1, L_000001d7e17b83f0, C4<0>, C4<0>, C4<0>;
L_000001d7e17bf450 .functor NOT 1, L_000001d7e17b8350, C4<0>, C4<0>, C4<0>;
v000001d7e1783190_0 .net "a", 0 0, L_000001d7e17b8350;  alias, 1 drivers
v000001d7e1781570_0 .net "b", 0 0, L_000001d7e17b83f0;  alias, 1 drivers
v000001d7e1782510_0 .net "out", 0 0, v000001d7e17819d0_0;  alias, 1 drivers
v000001d7e17817f0_0 .net "x", 0 0, v000001d7e1783230_0;  1 drivers
v000001d7e1782150_0 .net "y", 0 0, v000001d7e1781cf0_0;  1 drivers
S_000001d7e17863d0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e17860b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1782330_0 .net "a", 0 0, L_000001d7e17b8350;  alias, 1 drivers
v000001d7e1781750_0 .net "b", 0 0, L_000001d7e17bf760;  1 drivers
v000001d7e1783230_0 .var "out", 0 0;
E_000001d7e16d33c0 .event anyedge, v000001d7e1783050_0, v000001d7e1781750_0;
S_000001d7e17852a0 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e17860b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1781c50_0 .net "a", 0 0, L_000001d7e17bf450;  1 drivers
v000001d7e17814d0_0 .net "b", 0 0, L_000001d7e17b83f0;  alias, 1 drivers
v000001d7e1781cf0_0 .var "out", 0 0;
E_000001d7e16d3bc0 .event anyedge, v000001d7e1781c50_0, v000001d7e1780ad0_0;
S_000001d7e1786560 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e17860b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17820b0_0 .net "a", 0 0, v000001d7e1783230_0;  alias, 1 drivers
v000001d7e1781930_0 .net "b", 0 0, v000001d7e1781cf0_0;  alias, 1 drivers
v000001d7e17819d0_0 .var "out", 0 0;
E_000001d7e16d35c0 .event anyedge, v000001d7e1783230_0, v000001d7e1781cf0_0;
S_000001d7e17866f0 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e1785750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bf0d0 .functor NOT 1, L_000001d7e17b8490, C4<0>, C4<0>, C4<0>;
L_000001d7e17bf140 .functor NOT 1, v000001d7e17819d0_0, C4<0>, C4<0>, C4<0>;
v000001d7e1782d30_0 .net "a", 0 0, v000001d7e17819d0_0;  alias, 1 drivers
v000001d7e1782a10_0 .net "b", 0 0, L_000001d7e17b8490;  alias, 1 drivers
v000001d7e1782b50_0 .net "out", 0 0, v000001d7e17826f0_0;  alias, 1 drivers
v000001d7e1782bf0_0 .net "x", 0 0, v000001d7e1781ed0_0;  1 drivers
v000001d7e1782dd0_0 .net "y", 0 0, v000001d7e17825b0_0;  1 drivers
S_000001d7e1784df0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e17866f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1781d90_0 .net "a", 0 0, v000001d7e17819d0_0;  alias, 1 drivers
v000001d7e1781e30_0 .net "b", 0 0, L_000001d7e17bf0d0;  1 drivers
v000001d7e1781ed0_0 .var "out", 0 0;
E_000001d7e16d3a80 .event anyedge, v000001d7e17819d0_0, v000001d7e1781e30_0;
S_000001d7e1786880 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e17866f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1782290_0 .net "a", 0 0, L_000001d7e17bf140;  1 drivers
v000001d7e1781f70_0 .net "b", 0 0, L_000001d7e17b8490;  alias, 1 drivers
v000001d7e17825b0_0 .var "out", 0 0;
E_000001d7e16d4040 .event anyedge, v000001d7e1782290_0, v000001d7e1781070_0;
S_000001d7e17855c0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e17866f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17828d0_0 .net "a", 0 0, v000001d7e1781ed0_0;  alias, 1 drivers
v000001d7e1782650_0 .net "b", 0 0, v000001d7e17825b0_0;  alias, 1 drivers
v000001d7e17826f0_0 .var "out", 0 0;
E_000001d7e16d38c0 .event anyedge, v000001d7e1781ed0_0, v000001d7e17825b0_0;
S_000001d7e1785a70 .scope module, "B" "fulladder" 3 28, 3 40 0, S_000001d7e1784f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e178acf0_0 .net "a", 0 0, L_000001d7e17b8670;  1 drivers
v000001d7e178c690_0 .net "b", 0 0, L_000001d7e17b8710;  1 drivers
v000001d7e178ca50_0 .net "cin", 0 0, L_000001d7e17b87b0;  1 drivers
v000001d7e178ce10_0 .net "cout", 0 0, v000001d7e1784310_0;  1 drivers
v000001d7e178bd30_0 .net "q", 0 0, v000001d7e17844f0_0;  1 drivers
v000001d7e178ba10_0 .net "sum", 0 0, v000001d7e178b150_0;  1 drivers
v000001d7e178ab10_0 .net "x", 0 0, v000001d7e1783eb0_0;  1 drivers
v000001d7e178ad90_0 .net "y", 0 0, v000001d7e1783b90_0;  1 drivers
v000001d7e178b1f0_0 .net "z", 0 0, v000001d7e17841d0_0;  1 drivers
S_000001d7e1785110 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e1785a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1783f50_0 .net "a", 0 0, L_000001d7e17b8670;  alias, 1 drivers
v000001d7e1783410_0 .net "b", 0 0, L_000001d7e17b8710;  alias, 1 drivers
v000001d7e1783b90_0 .var "out", 0 0;
E_000001d7e16d3e00 .event anyedge, v000001d7e1783f50_0, v000001d7e1783410_0;
S_000001d7e1784ad0 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e1785a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1783ff0_0 .net "a", 0 0, v000001d7e17841d0_0;  alias, 1 drivers
v000001d7e1783690_0 .net "b", 0 0, L_000001d7e17b87b0;  alias, 1 drivers
v000001d7e17844f0_0 .var "out", 0 0;
E_000001d7e16d4200 .event anyedge, v000001d7e1783ff0_0, v000001d7e1783690_0;
S_000001d7e1785c00 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e1785a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17832d0_0 .net "a", 0 0, L_000001d7e17b8670;  alias, 1 drivers
v000001d7e1784590_0 .net "b", 0 0, L_000001d7e17b8710;  alias, 1 drivers
v000001d7e17841d0_0 .var "out", 0 0;
S_000001d7e1785d90 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e1785a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17848b0_0 .net "a", 0 0, v000001d7e1783b90_0;  alias, 1 drivers
v000001d7e1784270_0 .net "b", 0 0, v000001d7e17844f0_0;  alias, 1 drivers
v000001d7e1784310_0 .var "out", 0 0;
E_000001d7e134f3f0 .event anyedge, v000001d7e1783b90_0, v000001d7e17844f0_0;
S_000001d7e1785f20 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e1785a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bf370 .functor NOT 1, L_000001d7e17b8710, C4<0>, C4<0>, C4<0>;
L_000001d7e17bfa70 .functor NOT 1, L_000001d7e17b8670, C4<0>, C4<0>, C4<0>;
v000001d7e17837d0_0 .net "a", 0 0, L_000001d7e17b8670;  alias, 1 drivers
v000001d7e1783910_0 .net "b", 0 0, L_000001d7e17b8710;  alias, 1 drivers
v000001d7e1784630_0 .net "out", 0 0, v000001d7e1783eb0_0;  alias, 1 drivers
v000001d7e1783cd0_0 .net "x", 0 0, v000001d7e17835f0_0;  1 drivers
v000001d7e1784810_0 .net "y", 0 0, v000001d7e1783af0_0;  1 drivers
S_000001d7e1788af0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e1785f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1783870_0 .net "a", 0 0, L_000001d7e17b8670;  alias, 1 drivers
v000001d7e1783c30_0 .net "b", 0 0, L_000001d7e17bf370;  1 drivers
v000001d7e17835f0_0 .var "out", 0 0;
E_000001d7e134f5f0 .event anyedge, v000001d7e1783f50_0, v000001d7e1783c30_0;
S_000001d7e178a580 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e1785f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1784450_0 .net "a", 0 0, L_000001d7e17bfa70;  1 drivers
v000001d7e1784770_0 .net "b", 0 0, L_000001d7e17b8710;  alias, 1 drivers
v000001d7e1783af0_0 .var "out", 0 0;
E_000001d7e134fdb0 .event anyedge, v000001d7e1784450_0, v000001d7e1783410_0;
S_000001d7e1789db0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e1785f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17839b0_0 .net "a", 0 0, v000001d7e17835f0_0;  alias, 1 drivers
v000001d7e1783730_0 .net "b", 0 0, v000001d7e1783af0_0;  alias, 1 drivers
v000001d7e1783eb0_0 .var "out", 0 0;
E_000001d7e13506b0 .event anyedge, v000001d7e17835f0_0, v000001d7e1783af0_0;
S_000001d7e1789c20 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e1785a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bf530 .functor NOT 1, L_000001d7e17b87b0, C4<0>, C4<0>, C4<0>;
L_000001d7e17bedc0 .functor NOT 1, v000001d7e1783eb0_0, C4<0>, C4<0>, C4<0>;
v000001d7e178b970_0 .net "a", 0 0, v000001d7e1783eb0_0;  alias, 1 drivers
v000001d7e178be70_0 .net "b", 0 0, L_000001d7e17b87b0;  alias, 1 drivers
v000001d7e178b830_0 .net "out", 0 0, v000001d7e178b150_0;  alias, 1 drivers
v000001d7e178c0f0_0 .net "x", 0 0, v000001d7e1783370_0;  1 drivers
v000001d7e178d270_0 .net "y", 0 0, v000001d7e17834b0_0;  1 drivers
S_000001d7e1789f40 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e1789c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1783d70_0 .net "a", 0 0, v000001d7e1783eb0_0;  alias, 1 drivers
v000001d7e1783a50_0 .net "b", 0 0, L_000001d7e17bf530;  1 drivers
v000001d7e1783370_0 .var "out", 0 0;
E_000001d7e1350370 .event anyedge, v000001d7e1783eb0_0, v000001d7e1783a50_0;
S_000001d7e17895e0 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e1789c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1783e10_0 .net "a", 0 0, L_000001d7e17bedc0;  1 drivers
v000001d7e1784090_0 .net "b", 0 0, L_000001d7e17b87b0;  alias, 1 drivers
v000001d7e17834b0_0 .var "out", 0 0;
E_000001d7e13507f0 .event anyedge, v000001d7e1783e10_0, v000001d7e1783690_0;
S_000001d7e178a3f0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e1789c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1784130_0 .net "a", 0 0, v000001d7e1783370_0;  alias, 1 drivers
v000001d7e1783550_0 .net "b", 0 0, v000001d7e17834b0_0;  alias, 1 drivers
v000001d7e178b150_0 .var "out", 0 0;
E_000001d7e134fb70 .event anyedge, v000001d7e1783370_0, v000001d7e17834b0_0;
S_000001d7e1789900 .scope module, "C" "fulladder" 3 29, 3 40 0, S_000001d7e1784f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e178cb90_0 .net "a", 0 0, L_000001d7e17b8850;  1 drivers
v000001d7e178d1d0_0 .net "b", 0 0, L_000001d7e17b88f0;  1 drivers
v000001d7e178cc30_0 .net "cin", 0 0, L_000001d7e17b8990;  1 drivers
v000001d7e178b6f0_0 .net "cout", 0 0, v000001d7e178c230_0;  1 drivers
v000001d7e178cd70_0 .net "q", 0 0, v000001d7e178c190_0;  1 drivers
v000001d7e178cff0_0 .net "sum", 0 0, v000001d7e178c7d0_0;  1 drivers
v000001d7e178d090_0 .net "x", 0 0, v000001d7e178ac50_0;  1 drivers
v000001d7e178d130_0 .net "y", 0 0, v000001d7e178bfb0_0;  1 drivers
v000001d7e178b0b0_0 .net "z", 0 0, v000001d7e178bb50_0;  1 drivers
S_000001d7e17892c0 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e1789900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178abb0_0 .net "a", 0 0, L_000001d7e17b8850;  alias, 1 drivers
v000001d7e178bab0_0 .net "b", 0 0, L_000001d7e17b88f0;  alias, 1 drivers
v000001d7e178bfb0_0 .var "out", 0 0;
E_000001d7e134ff30 .event anyedge, v000001d7e178abb0_0, v000001d7e178bab0_0;
S_000001d7e178a710 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e1789900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178b290_0 .net "a", 0 0, v000001d7e178bb50_0;  alias, 1 drivers
v000001d7e178ccd0_0 .net "b", 0 0, L_000001d7e17b8990;  alias, 1 drivers
v000001d7e178c190_0 .var "out", 0 0;
E_000001d7e13500f0 .event anyedge, v000001d7e178b290_0, v000001d7e178ccd0_0;
S_000001d7e178a8a0 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e1789900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178b330_0 .net "a", 0 0, L_000001d7e17b8850;  alias, 1 drivers
v000001d7e178bdd0_0 .net "b", 0 0, L_000001d7e17b88f0;  alias, 1 drivers
v000001d7e178bb50_0 .var "out", 0 0;
S_000001d7e1788e10 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e1789900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178bf10_0 .net "a", 0 0, v000001d7e178bfb0_0;  alias, 1 drivers
v000001d7e178bbf0_0 .net "b", 0 0, v000001d7e178c190_0;  alias, 1 drivers
v000001d7e178c230_0 .var "out", 0 0;
E_000001d7e1350d70 .event anyedge, v000001d7e178bfb0_0, v000001d7e178c190_0;
S_000001d7e178a0d0 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e1789900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bee30 .functor NOT 1, L_000001d7e17b88f0, C4<0>, C4<0>, C4<0>;
L_000001d7e17beea0 .functor NOT 1, L_000001d7e17b8850, C4<0>, C4<0>, C4<0>;
v000001d7e178c370_0 .net "a", 0 0, L_000001d7e17b8850;  alias, 1 drivers
v000001d7e178c410_0 .net "b", 0 0, L_000001d7e17b88f0;  alias, 1 drivers
v000001d7e178c870_0 .net "out", 0 0, v000001d7e178ac50_0;  alias, 1 drivers
v000001d7e178c4b0_0 .net "x", 0 0, v000001d7e178bc90_0;  1 drivers
v000001d7e178b470_0 .net "y", 0 0, v000001d7e178c2d0_0;  1 drivers
S_000001d7e178a260 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e178a0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178ceb0_0 .net "a", 0 0, L_000001d7e17b8850;  alias, 1 drivers
v000001d7e178c050_0 .net "b", 0 0, L_000001d7e17bee30;  1 drivers
v000001d7e178bc90_0 .var "out", 0 0;
E_000001d7e1350fb0 .event anyedge, v000001d7e178abb0_0, v000001d7e178c050_0;
S_000001d7e1788c80 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e178a0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178b790_0 .net "a", 0 0, L_000001d7e17beea0;  1 drivers
v000001d7e178b8d0_0 .net "b", 0 0, L_000001d7e17b88f0;  alias, 1 drivers
v000001d7e178c2d0_0 .var "out", 0 0;
E_000001d7e1350db0 .event anyedge, v000001d7e178b790_0, v000001d7e178bab0_0;
S_000001d7e1789450 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e178a0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178b3d0_0 .net "a", 0 0, v000001d7e178bc90_0;  alias, 1 drivers
v000001d7e178c550_0 .net "b", 0 0, v000001d7e178c2d0_0;  alias, 1 drivers
v000001d7e178ac50_0 .var "out", 0 0;
E_000001d7e13510b0 .event anyedge, v000001d7e178bc90_0, v000001d7e178c2d0_0;
S_000001d7e1788fa0 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e1789900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bf6f0 .functor NOT 1, L_000001d7e17b8990, C4<0>, C4<0>, C4<0>;
L_000001d7e17bef10 .functor NOT 1, v000001d7e178ac50_0, C4<0>, C4<0>, C4<0>;
v000001d7e178c910_0 .net "a", 0 0, v000001d7e178ac50_0;  alias, 1 drivers
v000001d7e178c9b0_0 .net "b", 0 0, L_000001d7e17b8990;  alias, 1 drivers
v000001d7e178caf0_0 .net "out", 0 0, v000001d7e178c7d0_0;  alias, 1 drivers
v000001d7e178af70_0 .net "x", 0 0, v000001d7e178c5f0_0;  1 drivers
v000001d7e178b010_0 .net "y", 0 0, v000001d7e178c730_0;  1 drivers
S_000001d7e1789130 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e1788fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178b510_0 .net "a", 0 0, v000001d7e178ac50_0;  alias, 1 drivers
v000001d7e178ae30_0 .net "b", 0 0, L_000001d7e17bf6f0;  1 drivers
v000001d7e178c5f0_0 .var "out", 0 0;
E_000001d7e1351370 .event anyedge, v000001d7e178ac50_0, v000001d7e178ae30_0;
S_000001d7e1789770 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e1788fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178b650_0 .net "a", 0 0, L_000001d7e17bef10;  1 drivers
v000001d7e178aed0_0 .net "b", 0 0, L_000001d7e17b8990;  alias, 1 drivers
v000001d7e178c730_0 .var "out", 0 0;
E_000001d7e13513b0 .event anyedge, v000001d7e178b650_0, v000001d7e178ccd0_0;
S_000001d7e1789a90 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e1788fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178b5b0_0 .net "a", 0 0, v000001d7e178c5f0_0;  alias, 1 drivers
v000001d7e178cf50_0 .net "b", 0 0, v000001d7e178c730_0;  alias, 1 drivers
v000001d7e178c7d0_0 .var "out", 0 0;
E_000001d7e13511f0 .event anyedge, v000001d7e178c5f0_0, v000001d7e178c730_0;
S_000001d7e178f2e0 .scope module, "D" "fulladder" 3 30, 3 40 0, S_000001d7e1784f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e1793e70_0 .net "a", 0 0, L_000001d7e17b8a30;  1 drivers
v000001d7e17956d0_0 .net "b", 0 0, L_000001d7e17b9c50;  1 drivers
v000001d7e1794e10_0 .net "cin", 0 0, L_000001d7e17b9890;  1 drivers
v000001d7e1794eb0_0 .net "cout", 0 0, v000001d7e178e2b0_0;  1 drivers
v000001d7e17945f0_0 .net "q", 0 0, v000001d7e178d810_0;  1 drivers
v000001d7e1795770_0 .net "sum", 0 0, v000001d7e178e850_0;  1 drivers
v000001d7e1794550_0 .net "x", 0 0, v000001d7e178d4f0_0;  1 drivers
v000001d7e1794730_0 .net "y", 0 0, v000001d7e178d450_0;  1 drivers
v000001d7e1793970_0 .net "z", 0 0, v000001d7e178db30_0;  1 drivers
S_000001d7e178f470 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e178f2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178e350_0 .net "a", 0 0, L_000001d7e17b8a30;  alias, 1 drivers
v000001d7e178e530_0 .net "b", 0 0, L_000001d7e17b9c50;  alias, 1 drivers
v000001d7e178d450_0 .var "out", 0 0;
E_000001d7e1351730 .event anyedge, v000001d7e178e350_0, v000001d7e178e530_0;
S_000001d7e178f150 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e178f2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178de50_0 .net "a", 0 0, v000001d7e178db30_0;  alias, 1 drivers
v000001d7e178e490_0 .net "b", 0 0, L_000001d7e17b9890;  alias, 1 drivers
v000001d7e178d810_0 .var "out", 0 0;
E_000001d7e134d9b0 .event anyedge, v000001d7e178de50_0, v000001d7e178e490_0;
S_000001d7e178f600 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e178f2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178e7b0_0 .net "a", 0 0, L_000001d7e17b8a30;  alias, 1 drivers
v000001d7e178def0_0 .net "b", 0 0, L_000001d7e17b9c50;  alias, 1 drivers
v000001d7e178db30_0 .var "out", 0 0;
S_000001d7e178fab0 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e178f2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178d950_0 .net "a", 0 0, v000001d7e178d450_0;  alias, 1 drivers
v000001d7e178d3b0_0 .net "b", 0 0, v000001d7e178d810_0;  alias, 1 drivers
v000001d7e178e2b0_0 .var "out", 0 0;
E_000001d7e134df70 .event anyedge, v000001d7e178d450_0, v000001d7e178d810_0;
S_000001d7e178f920 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e178f2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bf1b0 .functor NOT 1, L_000001d7e17b9c50, C4<0>, C4<0>, C4<0>;
L_000001d7e17bf990 .functor NOT 1, L_000001d7e17b8a30, C4<0>, C4<0>, C4<0>;
v000001d7e178d6d0_0 .net "a", 0 0, L_000001d7e17b8a30;  alias, 1 drivers
v000001d7e178d770_0 .net "b", 0 0, L_000001d7e17b9c50;  alias, 1 drivers
v000001d7e178ddb0_0 .net "out", 0 0, v000001d7e178d4f0_0;  alias, 1 drivers
v000001d7e178dc70_0 .net "x", 0 0, v000001d7e178e990_0;  1 drivers
v000001d7e178e170_0 .net "y", 0 0, v000001d7e178dd10_0;  1 drivers
S_000001d7e178eb10 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e178f920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178e3f0_0 .net "a", 0 0, L_000001d7e17b8a30;  alias, 1 drivers
v000001d7e178e210_0 .net "b", 0 0, L_000001d7e17bf1b0;  1 drivers
v000001d7e178e990_0 .var "out", 0 0;
E_000001d7e134e630 .event anyedge, v000001d7e178e350_0, v000001d7e178e210_0;
S_000001d7e178eca0 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e178f920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178dbd0_0 .net "a", 0 0, L_000001d7e17bf990;  1 drivers
v000001d7e178df90_0 .net "b", 0 0, L_000001d7e17b9c50;  alias, 1 drivers
v000001d7e178dd10_0 .var "out", 0 0;
E_000001d7e134d9f0 .event anyedge, v000001d7e178dbd0_0, v000001d7e178e530_0;
S_000001d7e1790730 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e178f920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178e670_0 .net "a", 0 0, v000001d7e178e990_0;  alias, 1 drivers
v000001d7e178e030_0 .net "b", 0 0, v000001d7e178dd10_0;  alias, 1 drivers
v000001d7e178d4f0_0 .var "out", 0 0;
E_000001d7e134e470 .event anyedge, v000001d7e178e990_0, v000001d7e178dd10_0;
S_000001d7e178ff60 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e178f2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bf920 .functor NOT 1, L_000001d7e17b9890, C4<0>, C4<0>, C4<0>;
L_000001d7e17bf5a0 .functor NOT 1, v000001d7e178d4f0_0, C4<0>, C4<0>, C4<0>;
v000001d7e178d630_0 .net "a", 0 0, v000001d7e178d4f0_0;  alias, 1 drivers
v000001d7e178e8f0_0 .net "b", 0 0, L_000001d7e17b9890;  alias, 1 drivers
v000001d7e1795630_0 .net "out", 0 0, v000001d7e178e850_0;  alias, 1 drivers
v000001d7e17949b0_0 .net "x", 0 0, v000001d7e178d310_0;  1 drivers
v000001d7e17936f0_0 .net "y", 0 0, v000001d7e178d590_0;  1 drivers
S_000001d7e1790410 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e178ff60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178e5d0_0 .net "a", 0 0, v000001d7e178d4f0_0;  alias, 1 drivers
v000001d7e178d8b0_0 .net "b", 0 0, L_000001d7e17bf920;  1 drivers
v000001d7e178d310_0 .var "out", 0 0;
E_000001d7e134e570 .event anyedge, v000001d7e178d4f0_0, v000001d7e178d8b0_0;
S_000001d7e178ee30 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e178ff60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178d9f0_0 .net "a", 0 0, L_000001d7e17bf5a0;  1 drivers
v000001d7e178e0d0_0 .net "b", 0 0, L_000001d7e17b9890;  alias, 1 drivers
v000001d7e178d590_0 .var "out", 0 0;
E_000001d7e134e730 .event anyedge, v000001d7e178d9f0_0, v000001d7e178e490_0;
S_000001d7e178f790 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e178ff60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e178da90_0 .net "a", 0 0, v000001d7e178d310_0;  alias, 1 drivers
v000001d7e178e710_0 .net "b", 0 0, v000001d7e178d590_0;  alias, 1 drivers
v000001d7e178e850_0 .var "out", 0 0;
E_000001d7e12af420 .event anyedge, v000001d7e178d310_0, v000001d7e178d590_0;
S_000001d7e17905a0 .scope module, "E" "fulladder" 3 31, 3 40 0, S_000001d7e1784f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e1793bf0_0 .net "a", 0 0, L_000001d7e17bb690;  1 drivers
v000001d7e1793dd0_0 .net "b", 0 0, L_000001d7e17bb0f0;  1 drivers
v000001d7e1794af0_0 .net "cin", 0 0, L_000001d7e17ba970;  1 drivers
v000001d7e1794230_0 .net "cout", 0 0, v000001d7e1793330_0;  1 drivers
v000001d7e17942d0_0 .net "q", 0 0, v000001d7e1795590_0;  1 drivers
v000001d7e1794370_0 .net "sum", 0 0, v000001d7e1794410_0;  1 drivers
v000001d7e1794b90_0 .net "x", 0 0, v000001d7e1794ff0_0;  1 drivers
v000001d7e1794c30_0 .net "y", 0 0, v000001d7e1794f50_0;  1 drivers
v000001d7e1794cd0_0 .net "z", 0 0, v000001d7e1795810_0;  1 drivers
S_000001d7e178fc40 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e17905a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17933d0_0 .net "a", 0 0, L_000001d7e17bb690;  alias, 1 drivers
v000001d7e1794d70_0 .net "b", 0 0, L_000001d7e17bb0f0;  alias, 1 drivers
v000001d7e1794f50_0 .var "out", 0 0;
E_000001d7e12aec20 .event anyedge, v000001d7e17933d0_0, v000001d7e1794d70_0;
S_000001d7e178efc0 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e17905a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1795310_0 .net "a", 0 0, v000001d7e1795810_0;  alias, 1 drivers
v000001d7e1793650_0 .net "b", 0 0, L_000001d7e17ba970;  alias, 1 drivers
v000001d7e1795590_0 .var "out", 0 0;
E_000001d7e12af460 .event anyedge, v000001d7e1795310_0, v000001d7e1793650_0;
S_000001d7e17908c0 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e17905a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17953b0_0 .net "a", 0 0, L_000001d7e17bb690;  alias, 1 drivers
v000001d7e1793a10_0 .net "b", 0 0, L_000001d7e17bb0f0;  alias, 1 drivers
v000001d7e1795810_0 .var "out", 0 0;
S_000001d7e178fdd0 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e17905a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1795450_0 .net "a", 0 0, v000001d7e1794f50_0;  alias, 1 drivers
v000001d7e17958b0_0 .net "b", 0 0, v000001d7e1795590_0;  alias, 1 drivers
v000001d7e1793330_0 .var "out", 0 0;
E_000001d7e12aeb20 .event anyedge, v000001d7e1794f50_0, v000001d7e1795590_0;
S_000001d7e17900f0 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e17905a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bf220 .functor NOT 1, L_000001d7e17bb0f0, C4<0>, C4<0>, C4<0>;
L_000001d7e17bef80 .functor NOT 1, L_000001d7e17bb690, C4<0>, C4<0>, C4<0>;
v000001d7e17935b0_0 .net "a", 0 0, L_000001d7e17bb690;  alias, 1 drivers
v000001d7e1794690_0 .net "b", 0 0, L_000001d7e17bb0f0;  alias, 1 drivers
v000001d7e17947d0_0 .net "out", 0 0, v000001d7e1794ff0_0;  alias, 1 drivers
v000001d7e1793790_0 .net "x", 0 0, v000001d7e1795950_0;  1 drivers
v000001d7e1793830_0 .net "y", 0 0, v000001d7e1793c90_0;  1 drivers
S_000001d7e1790280 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e17900f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1793470_0 .net "a", 0 0, L_000001d7e17bb690;  alias, 1 drivers
v000001d7e1794a50_0 .net "b", 0 0, L_000001d7e17bf220;  1 drivers
v000001d7e1795950_0 .var "out", 0 0;
E_000001d7e12af4a0 .event anyedge, v000001d7e17933d0_0, v000001d7e1794a50_0;
S_000001d7e179a2a0 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e17900f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17959f0_0 .net "a", 0 0, L_000001d7e17bef80;  1 drivers
v000001d7e1793510_0 .net "b", 0 0, L_000001d7e17bb0f0;  alias, 1 drivers
v000001d7e1793c90_0 .var "out", 0 0;
E_000001d7e12af520 .event anyedge, v000001d7e17959f0_0, v000001d7e1794d70_0;
S_000001d7e179a8e0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e17900f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1793f10_0 .net "a", 0 0, v000001d7e1795950_0;  alias, 1 drivers
v000001d7e1795a90_0 .net "b", 0 0, v000001d7e1793c90_0;  alias, 1 drivers
v000001d7e1794ff0_0 .var "out", 0 0;
E_000001d7e12ae920 .event anyedge, v000001d7e1795950_0, v000001d7e1793c90_0;
S_000001d7e1798b30 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e17905a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bfa00 .functor NOT 1, L_000001d7e17ba970, C4<0>, C4<0>, C4<0>;
L_000001d7e17beb90 .functor NOT 1, v000001d7e1794ff0_0, C4<0>, C4<0>, C4<0>;
v000001d7e1793b50_0 .net "a", 0 0, v000001d7e1794ff0_0;  alias, 1 drivers
v000001d7e1793d30_0 .net "b", 0 0, L_000001d7e17ba970;  alias, 1 drivers
v000001d7e1794050_0 .net "out", 0 0, v000001d7e1794410_0;  alias, 1 drivers
v000001d7e1794910_0 .net "x", 0 0, v000001d7e17938d0_0;  1 drivers
v000001d7e1794190_0 .net "y", 0 0, v000001d7e17954f0_0;  1 drivers
S_000001d7e179a5c0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e1798b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1795090_0 .net "a", 0 0, v000001d7e1794ff0_0;  alias, 1 drivers
v000001d7e17940f0_0 .net "b", 0 0, L_000001d7e17bfa00;  1 drivers
v000001d7e17938d0_0 .var "out", 0 0;
E_000001d7e12aef60 .event anyedge, v000001d7e1794ff0_0, v000001d7e17940f0_0;
S_000001d7e1799940 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e1798b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17944b0_0 .net "a", 0 0, L_000001d7e17beb90;  1 drivers
v000001d7e1793fb0_0 .net "b", 0 0, L_000001d7e17ba970;  alias, 1 drivers
v000001d7e17954f0_0 .var "out", 0 0;
E_000001d7e12aece0 .event anyedge, v000001d7e17944b0_0, v000001d7e1793650_0;
S_000001d7e1798e50 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e1798b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1793ab0_0 .net "a", 0 0, v000001d7e17938d0_0;  alias, 1 drivers
v000001d7e1794870_0 .net "b", 0 0, v000001d7e17954f0_0;  alias, 1 drivers
v000001d7e1794410_0 .var "out", 0 0;
E_000001d7e12aee60 .event anyedge, v000001d7e17938d0_0, v000001d7e17954f0_0;
S_000001d7e1799c60 .scope module, "F" "fulladder" 3 32, 3 40 0, S_000001d7e1784f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e1796a30_0 .net "a", 0 0, L_000001d7e17ba5b0;  1 drivers
v000001d7e17972f0_0 .net "b", 0 0, L_000001d7e17babf0;  1 drivers
v000001d7e1796350_0 .net "cin", 0 0, L_000001d7e17ba790;  1 drivers
v000001d7e1796850_0 .net "cout", 0 0, v000001d7e1795e50_0;  1 drivers
v000001d7e17974d0_0 .net "q", 0 0, v000001d7e1795f90_0;  1 drivers
v000001d7e1797cf0_0 .net "sum", 0 0, v000001d7e1795c70_0;  1 drivers
v000001d7e1797930_0 .net "x", 0 0, v000001d7e1797ed0_0;  1 drivers
v000001d7e1797b10_0 .net "y", 0 0, v000001d7e1795270_0;  1 drivers
v000001d7e1795d10_0 .net "z", 0 0, v000001d7e1797750_0;  1 drivers
S_000001d7e17997b0 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e1799c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1795130_0 .net "a", 0 0, L_000001d7e17ba5b0;  alias, 1 drivers
v000001d7e17951d0_0 .net "b", 0 0, L_000001d7e17babf0;  alias, 1 drivers
v000001d7e1795270_0 .var "out", 0 0;
E_000001d7e12aefe0 .event anyedge, v000001d7e1795130_0, v000001d7e17951d0_0;
S_000001d7e1799300 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e1799c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1797890_0 .net "a", 0 0, v000001d7e1797750_0;  alias, 1 drivers
v000001d7e1796490_0 .net "b", 0 0, L_000001d7e17ba790;  alias, 1 drivers
v000001d7e1795f90_0 .var "out", 0 0;
E_000001d7e12af0e0 .event anyedge, v000001d7e1797890_0, v000001d7e1796490_0;
S_000001d7e1799f80 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e1799c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1797250_0 .net "a", 0 0, L_000001d7e17ba5b0;  alias, 1 drivers
v000001d7e1797f70_0 .net "b", 0 0, L_000001d7e17babf0;  alias, 1 drivers
v000001d7e1797750_0 .var "out", 0 0;
S_000001d7e1799ad0 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e1799c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17962b0_0 .net "a", 0 0, v000001d7e1795270_0;  alias, 1 drivers
v000001d7e17960d0_0 .net "b", 0 0, v000001d7e1795f90_0;  alias, 1 drivers
v000001d7e1795e50_0 .var "out", 0 0;
E_000001d7e12af360 .event anyedge, v000001d7e1795270_0, v000001d7e1795f90_0;
S_000001d7e1799490 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e1799c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17beff0 .functor NOT 1, L_000001d7e17babf0, C4<0>, C4<0>, C4<0>;
L_000001d7e17bf4c0 .functor NOT 1, L_000001d7e17ba5b0, C4<0>, C4<0>, C4<0>;
v000001d7e17976b0_0 .net "a", 0 0, L_000001d7e17ba5b0;  alias, 1 drivers
v000001d7e1796df0_0 .net "b", 0 0, L_000001d7e17babf0;  alias, 1 drivers
v000001d7e17965d0_0 .net "out", 0 0, v000001d7e1797ed0_0;  alias, 1 drivers
v000001d7e1796d50_0 .net "x", 0 0, v000001d7e1796170_0;  1 drivers
v000001d7e1796f30_0 .net "y", 0 0, v000001d7e1798290_0;  1 drivers
S_000001d7e1799df0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e1799490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1797a70_0 .net "a", 0 0, L_000001d7e17ba5b0;  alias, 1 drivers
v000001d7e1796030_0 .net "b", 0 0, L_000001d7e17beff0;  1 drivers
v000001d7e1796170_0 .var "out", 0 0;
E_000001d7e12aa1c0 .event anyedge, v000001d7e1795130_0, v000001d7e1796030_0;
S_000001d7e179a430 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e1799490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1797070_0 .net "a", 0 0, L_000001d7e17bf4c0;  1 drivers
v000001d7e1796990_0 .net "b", 0 0, L_000001d7e17babf0;  alias, 1 drivers
v000001d7e1798290_0 .var "out", 0 0;
E_000001d7e12aa280 .event anyedge, v000001d7e1797070_0, v000001d7e17951d0_0;
S_000001d7e179a750 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e1799490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1797bb0_0 .net "a", 0 0, v000001d7e1796170_0;  alias, 1 drivers
v000001d7e1795b30_0 .net "b", 0 0, v000001d7e1798290_0;  alias, 1 drivers
v000001d7e1797ed0_0 .var "out", 0 0;
E_000001d7e12ab040 .event anyedge, v000001d7e1796170_0, v000001d7e1798290_0;
S_000001d7e1799170 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e1799c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17bf060 .functor NOT 1, L_000001d7e17ba790, C4<0>, C4<0>, C4<0>;
L_000001d7e17bf300 .functor NOT 1, v000001d7e1797ed0_0, C4<0>, C4<0>, C4<0>;
v000001d7e1796ad0_0 .net "a", 0 0, v000001d7e1797ed0_0;  alias, 1 drivers
v000001d7e1796fd0_0 .net "b", 0 0, L_000001d7e17ba790;  alias, 1 drivers
v000001d7e1797430_0 .net "out", 0 0, v000001d7e1795c70_0;  alias, 1 drivers
v000001d7e1796530_0 .net "x", 0 0, v000001d7e1797570_0;  1 drivers
v000001d7e1798010_0 .net "y", 0 0, v000001d7e1796cb0_0;  1 drivers
S_000001d7e1798cc0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e1799170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17971b0_0 .net "a", 0 0, v000001d7e1797ed0_0;  alias, 1 drivers
v000001d7e1796210_0 .net "b", 0 0, L_000001d7e17bf060;  1 drivers
v000001d7e1797570_0 .var "out", 0 0;
E_000001d7e12aa2c0 .event anyedge, v000001d7e1797ed0_0, v000001d7e1796210_0;
S_000001d7e179a110 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e1799170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1795bd0_0 .net "a", 0 0, L_000001d7e17bf300;  1 drivers
v000001d7e1796e90_0 .net "b", 0 0, L_000001d7e17ba790;  alias, 1 drivers
v000001d7e1796cb0_0 .var "out", 0 0;
E_000001d7e12aa440 .event anyedge, v000001d7e1795bd0_0, v000001d7e1796490_0;
S_000001d7e1798fe0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e1799170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17977f0_0 .net "a", 0 0, v000001d7e1797570_0;  alias, 1 drivers
v000001d7e1797c50_0 .net "b", 0 0, v000001d7e1796cb0_0;  alias, 1 drivers
v000001d7e1795c70_0 .var "out", 0 0;
E_000001d7e12aa6c0 .event anyedge, v000001d7e1797570_0, v000001d7e1796cb0_0;
S_000001d7e1799620 .scope module, "G" "fulladder" 3 33, 3 40 0, S_000001d7e1784f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e1791b70_0 .net "a", 0 0, L_000001d7e17ba3d0;  1 drivers
v000001d7e1791210_0 .net "b", 0 0, L_000001d7e17b9930;  1 drivers
v000001d7e1791850_0 .net "cin", 0 0, L_000001d7e17bbaf0;  1 drivers
v000001d7e1792250_0 .net "cout", 0 0, v000001d7e1797110_0;  1 drivers
v000001d7e1791530_0 .net "q", 0 0, v000001d7e1797610_0;  1 drivers
v000001d7e1792c50_0 .net "sum", 0 0, v000001d7e1792bb0_0;  1 drivers
v000001d7e17922f0_0 .net "x", 0 0, v000001d7e1798510_0;  1 drivers
v000001d7e1791490_0 .net "y", 0 0, v000001d7e17968f0_0;  1 drivers
v000001d7e1790bd0_0 .net "z", 0 0, v000001d7e1795db0_0;  1 drivers
S_000001d7e17a3e10 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e1799620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17963f0_0 .net "a", 0 0, L_000001d7e17ba3d0;  alias, 1 drivers
v000001d7e17967b0_0 .net "b", 0 0, L_000001d7e17b9930;  alias, 1 drivers
v000001d7e17968f0_0 .var "out", 0 0;
E_000001d7e12aa940 .event anyedge, v000001d7e17963f0_0, v000001d7e17967b0_0;
S_000001d7e17a42c0 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e1799620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1796670_0 .net "a", 0 0, v000001d7e1795db0_0;  alias, 1 drivers
v000001d7e1796710_0 .net "b", 0 0, L_000001d7e17bbaf0;  alias, 1 drivers
v000001d7e1797610_0 .var "out", 0 0;
E_000001d7e12aaa80 .event anyedge, v000001d7e1796670_0, v000001d7e1796710_0;
S_000001d7e17a5260 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e1799620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1797390_0 .net "a", 0 0, L_000001d7e17ba3d0;  alias, 1 drivers
v000001d7e1796b70_0 .net "b", 0 0, L_000001d7e17b9930;  alias, 1 drivers
v000001d7e1795db0_0 .var "out", 0 0;
S_000001d7e17a3af0 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e1799620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1795ef0_0 .net "a", 0 0, v000001d7e17968f0_0;  alias, 1 drivers
v000001d7e1796c10_0 .net "b", 0 0, v000001d7e1797610_0;  alias, 1 drivers
v000001d7e1797110_0 .var "out", 0 0;
E_000001d7e12aa480 .event anyedge, v000001d7e17968f0_0, v000001d7e1797610_0;
S_000001d7e17a66b0 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e1799620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17c0560 .functor NOT 1, L_000001d7e17b9930, C4<0>, C4<0>, C4<0>;
L_000001d7e17c01e0 .functor NOT 1, L_000001d7e17ba3d0, C4<0>, C4<0>, C4<0>;
v000001d7e17985b0_0 .net "a", 0 0, L_000001d7e17ba3d0;  alias, 1 drivers
v000001d7e1798330_0 .net "b", 0 0, L_000001d7e17b9930;  alias, 1 drivers
v000001d7e1798650_0 .net "out", 0 0, v000001d7e1798510_0;  alias, 1 drivers
v000001d7e1798a10_0 .net "x", 0 0, v000001d7e1797e30_0;  1 drivers
v000001d7e17986f0_0 .net "y", 0 0, v000001d7e17981f0_0;  1 drivers
S_000001d7e17a34b0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e17a66b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17979d0_0 .net "a", 0 0, L_000001d7e17ba3d0;  alias, 1 drivers
v000001d7e1797d90_0 .net "b", 0 0, L_000001d7e17c0560;  1 drivers
v000001d7e1797e30_0 .var "out", 0 0;
E_000001d7e12aafc0 .event anyedge, v000001d7e17963f0_0, v000001d7e1797d90_0;
S_000001d7e17a53f0 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e17a66b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1798150_0 .net "a", 0 0, L_000001d7e17c01e0;  1 drivers
v000001d7e17980b0_0 .net "b", 0 0, L_000001d7e17b9930;  alias, 1 drivers
v000001d7e17981f0_0 .var "out", 0 0;
E_000001d7e12aaf80 .event anyedge, v000001d7e1798150_0, v000001d7e17967b0_0;
S_000001d7e17a4f40 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e17a66b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1798790_0 .net "a", 0 0, v000001d7e1797e30_0;  alias, 1 drivers
v000001d7e1798470_0 .net "b", 0 0, v000001d7e17981f0_0;  alias, 1 drivers
v000001d7e1798510_0 .var "out", 0 0;
E_000001d7e12aa340 .event anyedge, v000001d7e1797e30_0, v000001d7e17981f0_0;
S_000001d7e17a50d0 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e1799620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17c03a0 .functor NOT 1, L_000001d7e17bbaf0, C4<0>, C4<0>, C4<0>;
L_000001d7e17c0720 .functor NOT 1, v000001d7e1798510_0, C4<0>, C4<0>, C4<0>;
v000001d7e17926b0_0 .net "a", 0 0, v000001d7e1798510_0;  alias, 1 drivers
v000001d7e1792610_0 .net "b", 0 0, L_000001d7e17bbaf0;  alias, 1 drivers
v000001d7e17912b0_0 .net "out", 0 0, v000001d7e1792bb0_0;  alias, 1 drivers
v000001d7e17915d0_0 .net "x", 0 0, v000001d7e1798970_0;  1 drivers
v000001d7e1791a30_0 .net "y", 0 0, v000001d7e1790d10_0;  1 drivers
S_000001d7e17a3000 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e17a50d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17983d0_0 .net "a", 0 0, v000001d7e1798510_0;  alias, 1 drivers
v000001d7e1798830_0 .net "b", 0 0, L_000001d7e17c03a0;  1 drivers
v000001d7e1798970_0 .var "out", 0 0;
E_000001d7e12aa5c0 .event anyedge, v000001d7e1798510_0, v000001d7e1798830_0;
S_000001d7e17a5580 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e17a50d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17988d0_0 .net "a", 0 0, L_000001d7e17c0720;  1 drivers
v000001d7e1791030_0 .net "b", 0 0, L_000001d7e17bbaf0;  alias, 1 drivers
v000001d7e1790d10_0 .var "out", 0 0;
E_000001d7e137bc70 .event anyedge, v000001d7e17988d0_0, v000001d7e1796710_0;
S_000001d7e17a5bc0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e17a50d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17921b0_0 .net "a", 0 0, v000001d7e1798970_0;  alias, 1 drivers
v000001d7e1792890_0 .net "b", 0 0, v000001d7e1790d10_0;  alias, 1 drivers
v000001d7e1792bb0_0 .var "out", 0 0;
E_000001d7e137b070 .event anyedge, v000001d7e1798970_0, v000001d7e1790d10_0;
S_000001d7e17a4130 .scope module, "H" "fulladder" 3 34, 3 40 0, S_000001d7e1784f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
v000001d7e17929d0_0 .net "a", 0 0, L_000001d7e17ba650;  1 drivers
v000001d7e1792a70_0 .net "b", 0 0, L_000001d7e17b9430;  1 drivers
v000001d7e1793010_0 .net "cin", 0 0, L_000001d7e17ba290;  1 drivers
v000001d7e17931f0_0 .net "cout", 0 0, v000001d7e1790c70_0;  1 drivers
v000001d7e1793290_0 .net "q", 0 0, v000001d7e1791d50_0;  1 drivers
v000001d7e17b8030_0 .net "sum", 0 0, v000001d7e1792e30_0;  1 drivers
v000001d7e17b8ad0_0 .net "x", 0 0, v000001d7e1791c10_0;  1 drivers
v000001d7e17b8210_0 .net "y", 0 0, v000001d7e1791170_0;  1 drivers
v000001d7e17b7db0_0 .net "z", 0 0, v000001d7e1790b30_0;  1 drivers
S_000001d7e17a2e70 .scope module, "and1" "andgate" 3 51, 3 58 0, S_000001d7e17a4130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1791ad0_0 .net "a", 0 0, L_000001d7e17ba650;  alias, 1 drivers
v000001d7e1790db0_0 .net "b", 0 0, L_000001d7e17b9430;  alias, 1 drivers
v000001d7e1791170_0 .var "out", 0 0;
E_000001d7e137b370 .event anyedge, v000001d7e1791ad0_0, v000001d7e1790db0_0;
S_000001d7e17a5ee0 .scope module, "and2" "andgate" 3 52, 3 58 0, S_000001d7e17a4130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1792cf0_0 .net "a", 0 0, v000001d7e1790b30_0;  alias, 1 drivers
v000001d7e1791350_0 .net "b", 0 0, L_000001d7e17ba290;  alias, 1 drivers
v000001d7e1791d50_0 .var "out", 0 0;
E_000001d7e137baf0 .event anyedge, v000001d7e1792cf0_0, v000001d7e1791350_0;
S_000001d7e17a5a30 .scope module, "or1" "orgate" 3 53, 3 69 0, S_000001d7e17a4130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1792b10_0 .net "a", 0 0, L_000001d7e17ba650;  alias, 1 drivers
v000001d7e17930b0_0 .net "b", 0 0, L_000001d7e17b9430;  alias, 1 drivers
v000001d7e1790b30_0 .var "out", 0 0;
S_000001d7e17a5710 .scope module, "or2" "orgate" 3 54, 3 69 0, S_000001d7e17a4130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e17913f0_0 .net "a", 0 0, v000001d7e1791170_0;  alias, 1 drivers
v000001d7e1793150_0 .net "b", 0 0, v000001d7e1791d50_0;  alias, 1 drivers
v000001d7e1790c70_0 .var "out", 0 0;
E_000001d7e137bbf0 .event anyedge, v000001d7e1791170_0, v000001d7e1791d50_0;
S_000001d7e17a4450 .scope module, "xor1" "xorgate" 3 49, 3 80 0, S_000001d7e17a4130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17c05d0 .functor NOT 1, L_000001d7e17b9430, C4<0>, C4<0>, C4<0>;
L_000001d7e17c09c0 .functor NOT 1, L_000001d7e17ba650, C4<0>, C4<0>, C4<0>;
v000001d7e1791cb0_0 .net "a", 0 0, L_000001d7e17ba650;  alias, 1 drivers
v000001d7e1792070_0 .net "b", 0 0, L_000001d7e17b9430;  alias, 1 drivers
v000001d7e1790ef0_0 .net "out", 0 0, v000001d7e1791c10_0;  alias, 1 drivers
v000001d7e17917b0_0 .net "x", 0 0, v000001d7e1791670_0;  1 drivers
v000001d7e17918f0_0 .net "y", 0 0, v000001d7e1792750_0;  1 drivers
S_000001d7e17a58a0 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e17a4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1792d90_0 .net "a", 0 0, L_000001d7e17ba650;  alias, 1 drivers
v000001d7e1792930_0 .net "b", 0 0, L_000001d7e17c05d0;  1 drivers
v000001d7e1791670_0 .var "out", 0 0;
E_000001d7e137b630 .event anyedge, v000001d7e1791ad0_0, v000001d7e1792930_0;
S_000001d7e17a4db0 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e17a4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1792390_0 .net "a", 0 0, L_000001d7e17c09c0;  1 drivers
v000001d7e1792f70_0 .net "b", 0 0, L_000001d7e17b9430;  alias, 1 drivers
v000001d7e1792750_0 .var "out", 0 0;
E_000001d7e137b7b0 .event anyedge, v000001d7e1792390_0, v000001d7e1790db0_0;
S_000001d7e17a45e0 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e17a4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1791710_0 .net "a", 0 0, v000001d7e1791670_0;  alias, 1 drivers
v000001d7e1790e50_0 .net "b", 0 0, v000001d7e1792750_0;  alias, 1 drivers
v000001d7e1791c10_0 .var "out", 0 0;
E_000001d7e12b41a0 .event anyedge, v000001d7e1791670_0, v000001d7e1792750_0;
S_000001d7e17a6200 .scope module, "xor2" "xorgate" 3 50, 3 80 0, S_000001d7e17a4130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d7e17c0330 .functor NOT 1, L_000001d7e17ba290, C4<0>, C4<0>, C4<0>;
L_000001d7e17c06b0 .functor NOT 1, v000001d7e1791c10_0, C4<0>, C4<0>, C4<0>;
v000001d7e1792110_0 .net "a", 0 0, v000001d7e1791c10_0;  alias, 1 drivers
v000001d7e1790f90_0 .net "b", 0 0, L_000001d7e17ba290;  alias, 1 drivers
v000001d7e1792430_0 .net "out", 0 0, v000001d7e1792e30_0;  alias, 1 drivers
v000001d7e17924d0_0 .net "x", 0 0, v000001d7e17927f0_0;  1 drivers
v000001d7e17910d0_0 .net "y", 0 0, v000001d7e1791f30_0;  1 drivers
S_000001d7e17a6390 .scope module, "and1" "andgate" 3 86, 3 58 0, S_000001d7e17a6200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1791990_0 .net "a", 0 0, v000001d7e1791c10_0;  alias, 1 drivers
v000001d7e1792ed0_0 .net "b", 0 0, L_000001d7e17c0330;  1 drivers
v000001d7e17927f0_0 .var "out", 0 0;
E_000001d7e12b4c60 .event anyedge, v000001d7e1791c10_0, v000001d7e1792ed0_0;
S_000001d7e17a6520 .scope module, "and2" "andgate" 3 87, 3 58 0, S_000001d7e17a6200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1791df0_0 .net "a", 0 0, L_000001d7e17c06b0;  1 drivers
v000001d7e1791e90_0 .net "b", 0 0, L_000001d7e17ba290;  alias, 1 drivers
v000001d7e1791f30_0 .var "out", 0 0;
E_000001d7e12b46e0 .event anyedge, v000001d7e1791df0_0, v000001d7e1791350_0;
S_000001d7e17a5d50 .scope module, "or1" "orgate" 3 88, 3 69 0, S_000001d7e17a6200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001d7e1792570_0 .net "a", 0 0, v000001d7e17927f0_0;  alias, 1 drivers
v000001d7e1791fd0_0 .net "b", 0 0, v000001d7e1791f30_0;  alias, 1 drivers
v000001d7e1792e30_0 .var "out", 0 0;
E_000001d7e12b42e0 .event anyedge, v000001d7e17927f0_0, v000001d7e1791f30_0;
    .scope S_000001d7e12af8b0;
T_0 ;
    %wait E_000001d7e17092e0;
    %delay 7000, 0;
    %load/vec4 v000001d7e16dae90_0;
    %load/vec4 v000001d7e16f3680_0;
    %and;
    %assign/vec4 v000001d7e16f4580_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d7e12afa40;
T_1 ;
    %wait E_000001d7e1708e60;
    %delay 7000, 0;
    %load/vec4 v000001d7e16f37c0_0;
    %load/vec4 v000001d7e16f41c0_0;
    %and;
    %assign/vec4 v000001d7e16f3900_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d7e12a9ca0;
T_2 ;
    %wait E_000001d7e1709060;
    %delay 4000, 0;
    %load/vec4 v000001d7e16f3ea0_0;
    %load/vec4 v000001d7e16f39a0_0;
    %or;
    %assign/vec4 v000001d7e16f3a40_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d7e12a9fc0;
T_3 ;
    %wait E_000001d7e17090a0;
    %delay 7000, 0;
    %load/vec4 v000001d7e16c89c0_0;
    %load/vec4 v000001d7e1354620_0;
    %and;
    %assign/vec4 v000001d7e176aba0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d7e12add30;
T_4 ;
    %wait E_000001d7e17083e0;
    %delay 7000, 0;
    %load/vec4 v000001d7e176a2e0_0;
    %load/vec4 v000001d7e176a920_0;
    %and;
    %assign/vec4 v000001d7e176b780_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d7e12adec0;
T_5 ;
    %wait E_000001d7e17087a0;
    %delay 4000, 0;
    %load/vec4 v000001d7e176a4c0_0;
    %load/vec4 v000001d7e176b5a0_0;
    %or;
    %assign/vec4 v000001d7e1769ca0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001d7e1722a90;
T_6 ;
    %wait E_000001d7e1708020;
    %delay 7000, 0;
    %load/vec4 v000001d7e1700350_0;
    %load/vec4 v000001d7e1700710_0;
    %and;
    %assign/vec4 v000001d7e17014d0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d7e12b1770;
T_7 ;
    %wait E_000001d7e17076e0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1701430_0;
    %load/vec4 v000001d7e1701570_0;
    %and;
    %assign/vec4 v000001d7e16d9d10_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d7e12b1900;
T_8 ;
    %wait E_000001d7e1708020;
    %delay 4000, 0;
    %load/vec4 v000001d7e16da030_0;
    %load/vec4 v000001d7e16db430_0;
    %or;
    %assign/vec4 v000001d7e16dac10_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d7e12b1a90;
T_9 ;
    %wait E_000001d7e17082a0;
    %delay 4000, 0;
    %load/vec4 v000001d7e16d9bd0_0;
    %load/vec4 v000001d7e16da530_0;
    %or;
    %assign/vec4 v000001d7e16d9770_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d7e176c840;
T_10 ;
    %wait E_000001d7e1709220;
    %delay 7000, 0;
    %load/vec4 v000001d7e176a600_0;
    %load/vec4 v000001d7e176a100_0;
    %and;
    %assign/vec4 v000001d7e176ab00_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d7e176bbc0;
T_11 ;
    %wait E_000001d7e17086a0;
    %delay 7000, 0;
    %load/vec4 v000001d7e176b460_0;
    %load/vec4 v000001d7e1769b60_0;
    %and;
    %assign/vec4 v000001d7e176a6a0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001d7e176bd50;
T_12 ;
    %wait E_000001d7e17092a0;
    %delay 4000, 0;
    %load/vec4 v000001d7e176ae20_0;
    %load/vec4 v000001d7e176aec0_0;
    %or;
    %assign/vec4 v000001d7e176af60_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001d7e176bee0;
T_13 ;
    %wait E_000001d7e1708420;
    %delay 7000, 0;
    %load/vec4 v000001d7e176b6e0_0;
    %load/vec4 v000001d7e1769ac0_0;
    %and;
    %assign/vec4 v000001d7e1769e80_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d7e176de90;
T_14 ;
    %wait E_000001d7e1708920;
    %delay 7000, 0;
    %load/vec4 v000001d7e176fa90_0;
    %load/vec4 v000001d7e176f8b0_0;
    %and;
    %assign/vec4 v000001d7e1770170_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d7e176d3a0;
T_15 ;
    %wait E_000001d7e1708a60;
    %delay 4000, 0;
    %load/vec4 v000001d7e176eaf0_0;
    %load/vec4 v000001d7e176fb30_0;
    %or;
    %assign/vec4 v000001d7e176f450_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001d7e176c200;
T_16 ;
    %wait E_000001d7e1708f60;
    %delay 7000, 0;
    %load/vec4 v000001d7e176a420_0;
    %load/vec4 v000001d7e176b320_0;
    %and;
    %assign/vec4 v000001d7e176b8c0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001d7e176c390;
T_17 ;
    %wait E_000001d7e17090e0;
    %delay 7000, 0;
    %load/vec4 v000001d7e176aa60_0;
    %load/vec4 v000001d7e1769a20_0;
    %and;
    %assign/vec4 v000001d7e176a560_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001d7e176c070;
T_18 ;
    %wait E_000001d7e1708f60;
    %delay 4000, 0;
    %load/vec4 v000001d7e1769c00_0;
    %load/vec4 v000001d7e1769d40_0;
    %or;
    %assign/vec4 v000001d7e176ad80_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001d7e176c520;
T_19 ;
    %wait E_000001d7e17091a0;
    %delay 4000, 0;
    %load/vec4 v000001d7e176b1e0_0;
    %load/vec4 v000001d7e176a240_0;
    %or;
    %assign/vec4 v000001d7e1769fc0_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001d7e176d210;
T_20 ;
    %wait E_000001d7e1705560;
    %delay 7000, 0;
    %load/vec4 v000001d7e176f9f0_0;
    %load/vec4 v000001d7e1770710_0;
    %and;
    %assign/vec4 v000001d7e17700d0_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001d7e176d6c0;
T_21 ;
    %wait E_000001d7e1705f20;
    %delay 7000, 0;
    %load/vec4 v000001d7e1770210_0;
    %load/vec4 v000001d7e176eb90_0;
    %and;
    %assign/vec4 v000001d7e176ef50_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001d7e176e020;
T_22 ;
    %wait E_000001d7e1705960;
    %delay 4000, 0;
    %load/vec4 v000001d7e176ec30_0;
    %load/vec4 v000001d7e1770530_0;
    %or;
    %assign/vec4 v000001d7e1770670_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001d7e176dd00;
T_23 ;
    %wait E_000001d7e17056e0;
    %delay 7000, 0;
    %load/vec4 v000001d7e17707b0_0;
    %load/vec4 v000001d7e176f6d0_0;
    %and;
    %assign/vec4 v000001d7e1770850_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001d7e176e4d0;
T_24 ;
    %wait E_000001d7e17059a0;
    %delay 7000, 0;
    %load/vec4 v000001d7e17708f0_0;
    %load/vec4 v000001d7e1770f60_0;
    %and;
    %assign/vec4 v000001d7e17727c0_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001d7e176cef0;
T_25 ;
    %wait E_000001d7e1705920;
    %delay 4000, 0;
    %load/vec4 v000001d7e1771320_0;
    %load/vec4 v000001d7e1770ba0_0;
    %or;
    %assign/vec4 v000001d7e1771fa0_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001d7e176d080;
T_26 ;
    %wait E_000001d7e1708ae0;
    %delay 7000, 0;
    %load/vec4 v000001d7e176eff0_0;
    %load/vec4 v000001d7e176fd10_0;
    %and;
    %assign/vec4 v000001d7e176ee10_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001d7e176d9e0;
T_27 ;
    %wait E_000001d7e1705ee0;
    %delay 7000, 0;
    %load/vec4 v000001d7e17703f0_0;
    %load/vec4 v000001d7e176ed70_0;
    %and;
    %assign/vec4 v000001d7e176eeb0_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001d7e176d850;
T_28 ;
    %wait E_000001d7e1708ae0;
    %delay 4000, 0;
    %load/vec4 v000001d7e176fdb0_0;
    %load/vec4 v000001d7e1770490_0;
    %or;
    %assign/vec4 v000001d7e176f270_0, 0;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001d7e176d530;
T_29 ;
    %wait E_000001d7e1705460;
    %delay 4000, 0;
    %load/vec4 v000001d7e176fe50_0;
    %load/vec4 v000001d7e176fef0_0;
    %or;
    %assign/vec4 v000001d7e176ff90_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001d7e17736f0;
T_30 ;
    %wait E_000001d7e1705660;
    %delay 7000, 0;
    %load/vec4 v000001d7e1770e20_0;
    %load/vec4 v000001d7e1771dc0_0;
    %and;
    %assign/vec4 v000001d7e1772400_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001d7e1773ba0;
T_31 ;
    %wait E_000001d7e1705e20;
    %delay 7000, 0;
    %load/vec4 v000001d7e1770ce0_0;
    %load/vec4 v000001d7e1771640_0;
    %and;
    %assign/vec4 v000001d7e1771e60_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001d7e1773a10;
T_32 ;
    %wait E_000001d7e17056a0;
    %delay 4000, 0;
    %load/vec4 v000001d7e1771c80_0;
    %load/vec4 v000001d7e17725e0_0;
    %or;
    %assign/vec4 v000001d7e1770c40_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001d7e1774690;
T_33 ;
    %wait E_000001d7e17057a0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1771820_0;
    %load/vec4 v000001d7e1771960_0;
    %and;
    %assign/vec4 v000001d7e1771d20_0, 0;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000001d7e1772f20;
T_34 ;
    %wait E_000001d7e1705fa0;
    %delay 7000, 0;
    %load/vec4 v000001d7e17710a0_0;
    %load/vec4 v000001d7e1771140_0;
    %and;
    %assign/vec4 v000001d7e1777f10_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001d7e1774050;
T_35 ;
    %wait E_000001d7e17057e0;
    %delay 4000, 0;
    %load/vec4 v000001d7e1777d30_0;
    %load/vec4 v000001d7e17778d0_0;
    %or;
    %assign/vec4 v000001d7e1777b50_0, 0;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001d7e176cbd0;
T_36 ;
    %wait E_000001d7e1706120;
    %delay 7000, 0;
    %load/vec4 v000001d7e17722c0_0;
    %load/vec4 v000001d7e17713c0_0;
    %and;
    %assign/vec4 v000001d7e1772360_0, 0;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001d7e176e7f0;
T_37 ;
    %wait E_000001d7e17055e0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1771aa0_0;
    %load/vec4 v000001d7e1772180_0;
    %and;
    %assign/vec4 v000001d7e1771460_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000001d7e176ca40;
T_38 ;
    %wait E_000001d7e1706120;
    %delay 4000, 0;
    %load/vec4 v000001d7e1771000_0;
    %load/vec4 v000001d7e17715a0_0;
    %or;
    %assign/vec4 v000001d7e1771500_0, 0;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000001d7e176cd60;
T_39 ;
    %wait E_000001d7e1705720;
    %delay 4000, 0;
    %load/vec4 v000001d7e1772860_0;
    %load/vec4 v000001d7e1771b40_0;
    %or;
    %assign/vec4 v000001d7e1771be0_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000001d7e1773880;
T_40 ;
    %wait E_000001d7e1705a60;
    %delay 7000, 0;
    %load/vec4 v000001d7e1778910_0;
    %load/vec4 v000001d7e1777290_0;
    %and;
    %assign/vec4 v000001d7e1777330_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_000001d7e1774500;
T_41 ;
    %wait E_000001d7e1705de0;
    %delay 7000, 0;
    %load/vec4 v000001d7e17773d0_0;
    %load/vec4 v000001d7e1777470_0;
    %and;
    %assign/vec4 v000001d7e1777510_0, 0;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_000001d7e17733d0;
T_42 ;
    %wait E_000001d7e1705b20;
    %delay 4000, 0;
    %load/vec4 v000001d7e17775b0_0;
    %load/vec4 v000001d7e1776610_0;
    %or;
    %assign/vec4 v000001d7e17753f0_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_000001d7e1772c00;
T_43 ;
    %wait E_000001d7e1705be0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1776070_0;
    %load/vec4 v000001d7e1774c70_0;
    %and;
    %assign/vec4 v000001d7e1775990_0, 0;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000001d7e1772a70;
T_44 ;
    %wait E_000001d7e1705ce0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1776110_0;
    %load/vec4 v000001d7e1775170_0;
    %and;
    %assign/vec4 v000001d7e1776a70_0, 0;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_000001d7e1779580;
T_45 ;
    %wait E_000001d7e1705d60;
    %delay 4000, 0;
    %load/vec4 v000001d7e17757b0_0;
    %load/vec4 v000001d7e1776b10_0;
    %or;
    %assign/vec4 v000001d7e17771f0_0, 0;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001d7e1772d90;
T_46 ;
    %wait E_000001d7e1705820;
    %delay 7000, 0;
    %load/vec4 v000001d7e1777fb0_0;
    %load/vec4 v000001d7e1778050_0;
    %and;
    %assign/vec4 v000001d7e1778230_0, 0;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000001d7e17741e0;
T_47 ;
    %wait E_000001d7e1705a20;
    %delay 7000, 0;
    %load/vec4 v000001d7e17782d0_0;
    %load/vec4 v000001d7e1777970_0;
    %and;
    %assign/vec4 v000001d7e1778370_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_000001d7e1773560;
T_48 ;
    %wait E_000001d7e1705820;
    %delay 4000, 0;
    %load/vec4 v000001d7e17784b0_0;
    %load/vec4 v000001d7e1778550_0;
    %or;
    %assign/vec4 v000001d7e17785f0_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000001d7e17730b0;
T_49 ;
    %wait E_000001d7e17058a0;
    %delay 4000, 0;
    %load/vec4 v000001d7e1778690_0;
    %load/vec4 v000001d7e1778730_0;
    %or;
    %assign/vec4 v000001d7e1778870_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000001d7e1778db0;
T_50 ;
    %wait E_000001d7e1706c20;
    %delay 7000, 0;
    %load/vec4 v000001d7e1775350_0;
    %load/vec4 v000001d7e1775d50_0;
    %and;
    %assign/vec4 v000001d7e1776750_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000001d7e1778f40;
T_51 ;
    %wait E_000001d7e1706e20;
    %delay 7000, 0;
    %load/vec4 v000001d7e1775f30_0;
    %load/vec4 v000001d7e1776d90_0;
    %and;
    %assign/vec4 v000001d7e1774e50_0, 0;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000001d7e1779d50;
T_52 ;
    %wait E_000001d7e1706de0;
    %delay 4000, 0;
    %load/vec4 v000001d7e17755d0_0;
    %load/vec4 v000001d7e1776c50_0;
    %or;
    %assign/vec4 v000001d7e17767f0_0, 0;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000001d7e1779710;
T_53 ;
    %wait E_000001d7e17070e0;
    %delay 7000, 0;
    %load/vec4 v000001d7e17764d0_0;
    %load/vec4 v000001d7e1774db0_0;
    %and;
    %assign/vec4 v000001d7e1776890_0, 0;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000001d7e1779ee0;
T_54 ;
    %wait E_000001d7e1707160;
    %delay 7000, 0;
    %load/vec4 v000001d7e17769d0_0;
    %load/vec4 v000001d7e1777150_0;
    %and;
    %assign/vec4 v000001d7e1776cf0_0, 0;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000001d7e177a390;
T_55 ;
    %wait E_000001d7e16d0f80;
    %delay 4000, 0;
    %load/vec4 v000001d7e1774a90_0;
    %load/vec4 v000001d7e1775030_0;
    %or;
    %assign/vec4 v000001d7e177ad30_0, 0;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_000001d7e17790d0;
T_56 ;
    %wait E_000001d7e1705ea0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1775ad0_0;
    %load/vec4 v000001d7e1776ed0_0;
    %and;
    %assign/vec4 v000001d7e1775fd0_0, 0;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_000001d7e177a070;
T_57 ;
    %wait E_000001d7e1706920;
    %delay 7000, 0;
    %load/vec4 v000001d7e1775e90_0;
    %load/vec4 v000001d7e1776f70_0;
    %and;
    %assign/vec4 v000001d7e1775210_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000001d7e1779bc0;
T_58 ;
    %wait E_000001d7e1705ea0;
    %delay 4000, 0;
    %load/vec4 v000001d7e1774d10_0;
    %load/vec4 v000001d7e1775b70_0;
    %or;
    %assign/vec4 v000001d7e1775cb0_0, 0;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_000001d7e1779260;
T_59 ;
    %wait E_000001d7e1706a20;
    %delay 4000, 0;
    %load/vec4 v000001d7e17752b0_0;
    %load/vec4 v000001d7e1776930_0;
    %or;
    %assign/vec4 v000001d7e1776390_0, 0;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_000001d7e177f410;
T_60 ;
    %wait E_000001d7e16d0cc0;
    %delay 7000, 0;
    %load/vec4 v000001d7e177bd70_0;
    %load/vec4 v000001d7e177b5f0_0;
    %and;
    %assign/vec4 v000001d7e177ba50_0, 0;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000001d7e177ef60;
T_61 ;
    %wait E_000001d7e16d11c0;
    %delay 7000, 0;
    %load/vec4 v000001d7e177baf0_0;
    %load/vec4 v000001d7e177aab0_0;
    %and;
    %assign/vec4 v000001d7e177d170_0, 0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_000001d7e177fa50;
T_62 ;
    %wait E_000001d7e16d1200;
    %delay 4000, 0;
    %load/vec4 v000001d7e177b870_0;
    %load/vec4 v000001d7e177b190_0;
    %or;
    %assign/vec4 v000001d7e177ca90_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_000001d7e177f0f0;
T_63 ;
    %wait E_000001d7e16d0e40;
    %delay 7000, 0;
    %load/vec4 v000001d7e177bb90_0;
    %load/vec4 v000001d7e177cb30_0;
    %and;
    %assign/vec4 v000001d7e177bc30_0, 0;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_000001d7e177eab0;
T_64 ;
    %wait E_000001d7e16d0f00;
    %delay 7000, 0;
    %load/vec4 v000001d7e177cdb0_0;
    %load/vec4 v000001d7e177ae70_0;
    %and;
    %assign/vec4 v000001d7e177cc70_0, 0;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_000001d7e177f730;
T_65 ;
    %wait E_000001d7e16d1a80;
    %delay 4000, 0;
    %load/vec4 v000001d7e177cd10_0;
    %load/vec4 v000001d7e177d210_0;
    %or;
    %assign/vec4 v000001d7e177b4b0_0, 0;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_000001d7e17798a0;
T_66 ;
    %wait E_000001d7e16d0840;
    %delay 7000, 0;
    %load/vec4 v000001d7e177beb0_0;
    %load/vec4 v000001d7e177c9f0_0;
    %and;
    %assign/vec4 v000001d7e177b370_0, 0;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_000001d7e177a520;
T_67 ;
    %wait E_000001d7e16d0a00;
    %delay 7000, 0;
    %load/vec4 v000001d7e177b690_0;
    %load/vec4 v000001d7e177b910_0;
    %and;
    %assign/vec4 v000001d7e177c3b0_0, 0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_000001d7e1778c20;
T_68 ;
    %wait E_000001d7e16d0840;
    %delay 4000, 0;
    %load/vec4 v000001d7e177cef0_0;
    %load/vec4 v000001d7e177c590_0;
    %or;
    %assign/vec4 v000001d7e177b230_0, 0;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_000001d7e177a6b0;
T_69 ;
    %wait E_000001d7e16d0c00;
    %delay 4000, 0;
    %load/vec4 v000001d7e177b410_0;
    %load/vec4 v000001d7e177c630_0;
    %or;
    %assign/vec4 v000001d7e177abf0_0, 0;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000001d7e177fbe0;
T_70 ;
    %wait E_000001d7e16d2240;
    %delay 7000, 0;
    %load/vec4 v000001d7e177dc10_0;
    %load/vec4 v000001d7e177dcb0_0;
    %and;
    %assign/vec4 v000001d7e177d670_0, 0;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000001d7e177fd70;
T_71 ;
    %wait E_000001d7e16d2340;
    %delay 7000, 0;
    %load/vec4 v000001d7e177d7b0_0;
    %load/vec4 v000001d7e177e1b0_0;
    %and;
    %assign/vec4 v000001d7e177dd50_0, 0;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_000001d7e1780090;
T_72 ;
    %wait E_000001d7e16d2440;
    %delay 4000, 0;
    %load/vec4 v000001d7e177ddf0_0;
    %load/vec4 v000001d7e177dfd0_0;
    %or;
    %assign/vec4 v000001d7e177d8f0_0, 0;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_000001d7e17803b0;
T_73 ;
    %wait E_000001d7e16d26c0;
    %delay 7000, 0;
    %load/vec4 v000001d7e177e7f0_0;
    %load/vec4 v000001d7e177d3f0_0;
    %and;
    %assign/vec4 v000001d7e177d990_0, 0;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_000001d7e1780540;
T_74 ;
    %wait E_000001d7e16d3280;
    %delay 7000, 0;
    %load/vec4 v000001d7e177d2b0_0;
    %load/vec4 v000001d7e177e750_0;
    %and;
    %assign/vec4 v000001d7e177e250_0, 0;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_000001d7e17806d0;
T_75 ;
    %wait E_000001d7e16d3180;
    %delay 4000, 0;
    %load/vec4 v000001d7e177e390_0;
    %load/vec4 v000001d7e177e890_0;
    %or;
    %assign/vec4 v000001d7e177d490_0, 0;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_000001d7e1780860;
T_76 ;
    %wait E_000001d7e16d1dc0;
    %delay 7000, 0;
    %load/vec4 v000001d7e177d350_0;
    %load/vec4 v000001d7e177da30_0;
    %and;
    %assign/vec4 v000001d7e177e110_0, 0;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_000001d7e177edd0;
T_77 ;
    %wait E_000001d7e16d1b00;
    %delay 7000, 0;
    %load/vec4 v000001d7e177e2f0_0;
    %load/vec4 v000001d7e177e570_0;
    %and;
    %assign/vec4 v000001d7e177d710_0, 0;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_000001d7e177f280;
T_78 ;
    %wait E_000001d7e16d1dc0;
    %delay 4000, 0;
    %load/vec4 v000001d7e177dad0_0;
    %load/vec4 v000001d7e177db70_0;
    %or;
    %assign/vec4 v000001d7e177de90_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_000001d7e177ff00;
T_79 ;
    %wait E_000001d7e16d1f00;
    %delay 4000, 0;
    %load/vec4 v000001d7e177e430_0;
    %load/vec4 v000001d7e177df30_0;
    %or;
    %assign/vec4 v000001d7e177e930_0, 0;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_000001d7e17863d0;
T_80 ;
    %wait E_000001d7e16d33c0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1782330_0;
    %load/vec4 v000001d7e1781750_0;
    %and;
    %assign/vec4 v000001d7e1783230_0, 0;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_000001d7e17852a0;
T_81 ;
    %wait E_000001d7e16d3bc0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1781c50_0;
    %load/vec4 v000001d7e17814d0_0;
    %and;
    %assign/vec4 v000001d7e1781cf0_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_000001d7e1786560;
T_82 ;
    %wait E_000001d7e16d35c0;
    %delay 4000, 0;
    %load/vec4 v000001d7e17820b0_0;
    %load/vec4 v000001d7e1781930_0;
    %or;
    %assign/vec4 v000001d7e17819d0_0, 0;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_000001d7e1784df0;
T_83 ;
    %wait E_000001d7e16d3a80;
    %delay 7000, 0;
    %load/vec4 v000001d7e1781d90_0;
    %load/vec4 v000001d7e1781e30_0;
    %and;
    %assign/vec4 v000001d7e1781ed0_0, 0;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_000001d7e1786880;
T_84 ;
    %wait E_000001d7e16d4040;
    %delay 7000, 0;
    %load/vec4 v000001d7e1782290_0;
    %load/vec4 v000001d7e1781f70_0;
    %and;
    %assign/vec4 v000001d7e17825b0_0, 0;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_000001d7e17855c0;
T_85 ;
    %wait E_000001d7e16d38c0;
    %delay 4000, 0;
    %load/vec4 v000001d7e17828d0_0;
    %load/vec4 v000001d7e1782650_0;
    %or;
    %assign/vec4 v000001d7e17826f0_0, 0;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_000001d7e1786240;
T_86 ;
    %wait E_000001d7e16d3300;
    %delay 7000, 0;
    %load/vec4 v000001d7e1783050_0;
    %load/vec4 v000001d7e1780ad0_0;
    %and;
    %assign/vec4 v000001d7e17830f0_0, 0;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_000001d7e1785430;
T_87 ;
    %wait E_000001d7e16d3340;
    %delay 7000, 0;
    %load/vec4 v000001d7e1781430_0;
    %load/vec4 v000001d7e1780c10_0;
    %and;
    %assign/vec4 v000001d7e1782c90_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_000001d7e17858e0;
T_88 ;
    %wait E_000001d7e16d3300;
    %delay 4000, 0;
    %load/vec4 v000001d7e1781890_0;
    %load/vec4 v000001d7e17823d0_0;
    %or;
    %assign/vec4 v000001d7e17811b0_0, 0;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_000001d7e1784c60;
T_89 ;
    %wait E_000001d7e16d29c0;
    %delay 4000, 0;
    %load/vec4 v000001d7e1781bb0_0;
    %load/vec4 v000001d7e1781250_0;
    %or;
    %assign/vec4 v000001d7e1782970_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_000001d7e1788af0;
T_90 ;
    %wait E_000001d7e134f5f0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1783870_0;
    %load/vec4 v000001d7e1783c30_0;
    %and;
    %assign/vec4 v000001d7e17835f0_0, 0;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_000001d7e178a580;
T_91 ;
    %wait E_000001d7e134fdb0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1784450_0;
    %load/vec4 v000001d7e1784770_0;
    %and;
    %assign/vec4 v000001d7e1783af0_0, 0;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_000001d7e1789db0;
T_92 ;
    %wait E_000001d7e13506b0;
    %delay 4000, 0;
    %load/vec4 v000001d7e17839b0_0;
    %load/vec4 v000001d7e1783730_0;
    %or;
    %assign/vec4 v000001d7e1783eb0_0, 0;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_000001d7e1789f40;
T_93 ;
    %wait E_000001d7e1350370;
    %delay 7000, 0;
    %load/vec4 v000001d7e1783d70_0;
    %load/vec4 v000001d7e1783a50_0;
    %and;
    %assign/vec4 v000001d7e1783370_0, 0;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_000001d7e17895e0;
T_94 ;
    %wait E_000001d7e13507f0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1783e10_0;
    %load/vec4 v000001d7e1784090_0;
    %and;
    %assign/vec4 v000001d7e17834b0_0, 0;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_000001d7e178a3f0;
T_95 ;
    %wait E_000001d7e134fb70;
    %delay 4000, 0;
    %load/vec4 v000001d7e1784130_0;
    %load/vec4 v000001d7e1783550_0;
    %or;
    %assign/vec4 v000001d7e178b150_0, 0;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_000001d7e1785110;
T_96 ;
    %wait E_000001d7e16d3e00;
    %delay 7000, 0;
    %load/vec4 v000001d7e1783f50_0;
    %load/vec4 v000001d7e1783410_0;
    %and;
    %assign/vec4 v000001d7e1783b90_0, 0;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_000001d7e1784ad0;
T_97 ;
    %wait E_000001d7e16d4200;
    %delay 7000, 0;
    %load/vec4 v000001d7e1783ff0_0;
    %load/vec4 v000001d7e1783690_0;
    %and;
    %assign/vec4 v000001d7e17844f0_0, 0;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_000001d7e1785c00;
T_98 ;
    %wait E_000001d7e16d3e00;
    %delay 4000, 0;
    %load/vec4 v000001d7e17832d0_0;
    %load/vec4 v000001d7e1784590_0;
    %or;
    %assign/vec4 v000001d7e17841d0_0, 0;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_000001d7e1785d90;
T_99 ;
    %wait E_000001d7e134f3f0;
    %delay 4000, 0;
    %load/vec4 v000001d7e17848b0_0;
    %load/vec4 v000001d7e1784270_0;
    %or;
    %assign/vec4 v000001d7e1784310_0, 0;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_000001d7e178a260;
T_100 ;
    %wait E_000001d7e1350fb0;
    %delay 7000, 0;
    %load/vec4 v000001d7e178ceb0_0;
    %load/vec4 v000001d7e178c050_0;
    %and;
    %assign/vec4 v000001d7e178bc90_0, 0;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_000001d7e1788c80;
T_101 ;
    %wait E_000001d7e1350db0;
    %delay 7000, 0;
    %load/vec4 v000001d7e178b790_0;
    %load/vec4 v000001d7e178b8d0_0;
    %and;
    %assign/vec4 v000001d7e178c2d0_0, 0;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_000001d7e1789450;
T_102 ;
    %wait E_000001d7e13510b0;
    %delay 4000, 0;
    %load/vec4 v000001d7e178b3d0_0;
    %load/vec4 v000001d7e178c550_0;
    %or;
    %assign/vec4 v000001d7e178ac50_0, 0;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_000001d7e1789130;
T_103 ;
    %wait E_000001d7e1351370;
    %delay 7000, 0;
    %load/vec4 v000001d7e178b510_0;
    %load/vec4 v000001d7e178ae30_0;
    %and;
    %assign/vec4 v000001d7e178c5f0_0, 0;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_000001d7e1789770;
T_104 ;
    %wait E_000001d7e13513b0;
    %delay 7000, 0;
    %load/vec4 v000001d7e178b650_0;
    %load/vec4 v000001d7e178aed0_0;
    %and;
    %assign/vec4 v000001d7e178c730_0, 0;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_000001d7e1789a90;
T_105 ;
    %wait E_000001d7e13511f0;
    %delay 4000, 0;
    %load/vec4 v000001d7e178b5b0_0;
    %load/vec4 v000001d7e178cf50_0;
    %or;
    %assign/vec4 v000001d7e178c7d0_0, 0;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_000001d7e17892c0;
T_106 ;
    %wait E_000001d7e134ff30;
    %delay 7000, 0;
    %load/vec4 v000001d7e178abb0_0;
    %load/vec4 v000001d7e178bab0_0;
    %and;
    %assign/vec4 v000001d7e178bfb0_0, 0;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_000001d7e178a710;
T_107 ;
    %wait E_000001d7e13500f0;
    %delay 7000, 0;
    %load/vec4 v000001d7e178b290_0;
    %load/vec4 v000001d7e178ccd0_0;
    %and;
    %assign/vec4 v000001d7e178c190_0, 0;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_000001d7e178a8a0;
T_108 ;
    %wait E_000001d7e134ff30;
    %delay 4000, 0;
    %load/vec4 v000001d7e178b330_0;
    %load/vec4 v000001d7e178bdd0_0;
    %or;
    %assign/vec4 v000001d7e178bb50_0, 0;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_000001d7e1788e10;
T_109 ;
    %wait E_000001d7e1350d70;
    %delay 4000, 0;
    %load/vec4 v000001d7e178bf10_0;
    %load/vec4 v000001d7e178bbf0_0;
    %or;
    %assign/vec4 v000001d7e178c230_0, 0;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_000001d7e178eb10;
T_110 ;
    %wait E_000001d7e134e630;
    %delay 7000, 0;
    %load/vec4 v000001d7e178e3f0_0;
    %load/vec4 v000001d7e178e210_0;
    %and;
    %assign/vec4 v000001d7e178e990_0, 0;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_000001d7e178eca0;
T_111 ;
    %wait E_000001d7e134d9f0;
    %delay 7000, 0;
    %load/vec4 v000001d7e178dbd0_0;
    %load/vec4 v000001d7e178df90_0;
    %and;
    %assign/vec4 v000001d7e178dd10_0, 0;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_000001d7e1790730;
T_112 ;
    %wait E_000001d7e134e470;
    %delay 4000, 0;
    %load/vec4 v000001d7e178e670_0;
    %load/vec4 v000001d7e178e030_0;
    %or;
    %assign/vec4 v000001d7e178d4f0_0, 0;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_000001d7e1790410;
T_113 ;
    %wait E_000001d7e134e570;
    %delay 7000, 0;
    %load/vec4 v000001d7e178e5d0_0;
    %load/vec4 v000001d7e178d8b0_0;
    %and;
    %assign/vec4 v000001d7e178d310_0, 0;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_000001d7e178ee30;
T_114 ;
    %wait E_000001d7e134e730;
    %delay 7000, 0;
    %load/vec4 v000001d7e178d9f0_0;
    %load/vec4 v000001d7e178e0d0_0;
    %and;
    %assign/vec4 v000001d7e178d590_0, 0;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_000001d7e178f790;
T_115 ;
    %wait E_000001d7e12af420;
    %delay 4000, 0;
    %load/vec4 v000001d7e178da90_0;
    %load/vec4 v000001d7e178e710_0;
    %or;
    %assign/vec4 v000001d7e178e850_0, 0;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_000001d7e178f470;
T_116 ;
    %wait E_000001d7e1351730;
    %delay 7000, 0;
    %load/vec4 v000001d7e178e350_0;
    %load/vec4 v000001d7e178e530_0;
    %and;
    %assign/vec4 v000001d7e178d450_0, 0;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_000001d7e178f150;
T_117 ;
    %wait E_000001d7e134d9b0;
    %delay 7000, 0;
    %load/vec4 v000001d7e178de50_0;
    %load/vec4 v000001d7e178e490_0;
    %and;
    %assign/vec4 v000001d7e178d810_0, 0;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_000001d7e178f600;
T_118 ;
    %wait E_000001d7e1351730;
    %delay 4000, 0;
    %load/vec4 v000001d7e178e7b0_0;
    %load/vec4 v000001d7e178def0_0;
    %or;
    %assign/vec4 v000001d7e178db30_0, 0;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_000001d7e178fab0;
T_119 ;
    %wait E_000001d7e134df70;
    %delay 4000, 0;
    %load/vec4 v000001d7e178d950_0;
    %load/vec4 v000001d7e178d3b0_0;
    %or;
    %assign/vec4 v000001d7e178e2b0_0, 0;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_000001d7e1790280;
T_120 ;
    %wait E_000001d7e12af4a0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1793470_0;
    %load/vec4 v000001d7e1794a50_0;
    %and;
    %assign/vec4 v000001d7e1795950_0, 0;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_000001d7e179a2a0;
T_121 ;
    %wait E_000001d7e12af520;
    %delay 7000, 0;
    %load/vec4 v000001d7e17959f0_0;
    %load/vec4 v000001d7e1793510_0;
    %and;
    %assign/vec4 v000001d7e1793c90_0, 0;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_000001d7e179a8e0;
T_122 ;
    %wait E_000001d7e12ae920;
    %delay 4000, 0;
    %load/vec4 v000001d7e1793f10_0;
    %load/vec4 v000001d7e1795a90_0;
    %or;
    %assign/vec4 v000001d7e1794ff0_0, 0;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_000001d7e179a5c0;
T_123 ;
    %wait E_000001d7e12aef60;
    %delay 7000, 0;
    %load/vec4 v000001d7e1795090_0;
    %load/vec4 v000001d7e17940f0_0;
    %and;
    %assign/vec4 v000001d7e17938d0_0, 0;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_000001d7e1799940;
T_124 ;
    %wait E_000001d7e12aece0;
    %delay 7000, 0;
    %load/vec4 v000001d7e17944b0_0;
    %load/vec4 v000001d7e1793fb0_0;
    %and;
    %assign/vec4 v000001d7e17954f0_0, 0;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_000001d7e1798e50;
T_125 ;
    %wait E_000001d7e12aee60;
    %delay 4000, 0;
    %load/vec4 v000001d7e1793ab0_0;
    %load/vec4 v000001d7e1794870_0;
    %or;
    %assign/vec4 v000001d7e1794410_0, 0;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_000001d7e178fc40;
T_126 ;
    %wait E_000001d7e12aec20;
    %delay 7000, 0;
    %load/vec4 v000001d7e17933d0_0;
    %load/vec4 v000001d7e1794d70_0;
    %and;
    %assign/vec4 v000001d7e1794f50_0, 0;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_000001d7e178efc0;
T_127 ;
    %wait E_000001d7e12af460;
    %delay 7000, 0;
    %load/vec4 v000001d7e1795310_0;
    %load/vec4 v000001d7e1793650_0;
    %and;
    %assign/vec4 v000001d7e1795590_0, 0;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_000001d7e17908c0;
T_128 ;
    %wait E_000001d7e12aec20;
    %delay 4000, 0;
    %load/vec4 v000001d7e17953b0_0;
    %load/vec4 v000001d7e1793a10_0;
    %or;
    %assign/vec4 v000001d7e1795810_0, 0;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_000001d7e178fdd0;
T_129 ;
    %wait E_000001d7e12aeb20;
    %delay 4000, 0;
    %load/vec4 v000001d7e1795450_0;
    %load/vec4 v000001d7e17958b0_0;
    %or;
    %assign/vec4 v000001d7e1793330_0, 0;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_000001d7e1799df0;
T_130 ;
    %wait E_000001d7e12aa1c0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1797a70_0;
    %load/vec4 v000001d7e1796030_0;
    %and;
    %assign/vec4 v000001d7e1796170_0, 0;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_000001d7e179a430;
T_131 ;
    %wait E_000001d7e12aa280;
    %delay 7000, 0;
    %load/vec4 v000001d7e1797070_0;
    %load/vec4 v000001d7e1796990_0;
    %and;
    %assign/vec4 v000001d7e1798290_0, 0;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_000001d7e179a750;
T_132 ;
    %wait E_000001d7e12ab040;
    %delay 4000, 0;
    %load/vec4 v000001d7e1797bb0_0;
    %load/vec4 v000001d7e1795b30_0;
    %or;
    %assign/vec4 v000001d7e1797ed0_0, 0;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_000001d7e1798cc0;
T_133 ;
    %wait E_000001d7e12aa2c0;
    %delay 7000, 0;
    %load/vec4 v000001d7e17971b0_0;
    %load/vec4 v000001d7e1796210_0;
    %and;
    %assign/vec4 v000001d7e1797570_0, 0;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_000001d7e179a110;
T_134 ;
    %wait E_000001d7e12aa440;
    %delay 7000, 0;
    %load/vec4 v000001d7e1795bd0_0;
    %load/vec4 v000001d7e1796e90_0;
    %and;
    %assign/vec4 v000001d7e1796cb0_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_000001d7e1798fe0;
T_135 ;
    %wait E_000001d7e12aa6c0;
    %delay 4000, 0;
    %load/vec4 v000001d7e17977f0_0;
    %load/vec4 v000001d7e1797c50_0;
    %or;
    %assign/vec4 v000001d7e1795c70_0, 0;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_000001d7e17997b0;
T_136 ;
    %wait E_000001d7e12aefe0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1795130_0;
    %load/vec4 v000001d7e17951d0_0;
    %and;
    %assign/vec4 v000001d7e1795270_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_000001d7e1799300;
T_137 ;
    %wait E_000001d7e12af0e0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1797890_0;
    %load/vec4 v000001d7e1796490_0;
    %and;
    %assign/vec4 v000001d7e1795f90_0, 0;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_000001d7e1799f80;
T_138 ;
    %wait E_000001d7e12aefe0;
    %delay 4000, 0;
    %load/vec4 v000001d7e1797250_0;
    %load/vec4 v000001d7e1797f70_0;
    %or;
    %assign/vec4 v000001d7e1797750_0, 0;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_000001d7e1799ad0;
T_139 ;
    %wait E_000001d7e12af360;
    %delay 4000, 0;
    %load/vec4 v000001d7e17962b0_0;
    %load/vec4 v000001d7e17960d0_0;
    %or;
    %assign/vec4 v000001d7e1795e50_0, 0;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_000001d7e17a34b0;
T_140 ;
    %wait E_000001d7e12aafc0;
    %delay 7000, 0;
    %load/vec4 v000001d7e17979d0_0;
    %load/vec4 v000001d7e1797d90_0;
    %and;
    %assign/vec4 v000001d7e1797e30_0, 0;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_000001d7e17a53f0;
T_141 ;
    %wait E_000001d7e12aaf80;
    %delay 7000, 0;
    %load/vec4 v000001d7e1798150_0;
    %load/vec4 v000001d7e17980b0_0;
    %and;
    %assign/vec4 v000001d7e17981f0_0, 0;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_000001d7e17a4f40;
T_142 ;
    %wait E_000001d7e12aa340;
    %delay 4000, 0;
    %load/vec4 v000001d7e1798790_0;
    %load/vec4 v000001d7e1798470_0;
    %or;
    %assign/vec4 v000001d7e1798510_0, 0;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_000001d7e17a3000;
T_143 ;
    %wait E_000001d7e12aa5c0;
    %delay 7000, 0;
    %load/vec4 v000001d7e17983d0_0;
    %load/vec4 v000001d7e1798830_0;
    %and;
    %assign/vec4 v000001d7e1798970_0, 0;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_000001d7e17a5580;
T_144 ;
    %wait E_000001d7e137bc70;
    %delay 7000, 0;
    %load/vec4 v000001d7e17988d0_0;
    %load/vec4 v000001d7e1791030_0;
    %and;
    %assign/vec4 v000001d7e1790d10_0, 0;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_000001d7e17a5bc0;
T_145 ;
    %wait E_000001d7e137b070;
    %delay 4000, 0;
    %load/vec4 v000001d7e17921b0_0;
    %load/vec4 v000001d7e1792890_0;
    %or;
    %assign/vec4 v000001d7e1792bb0_0, 0;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_000001d7e17a3e10;
T_146 ;
    %wait E_000001d7e12aa940;
    %delay 7000, 0;
    %load/vec4 v000001d7e17963f0_0;
    %load/vec4 v000001d7e17967b0_0;
    %and;
    %assign/vec4 v000001d7e17968f0_0, 0;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_000001d7e17a42c0;
T_147 ;
    %wait E_000001d7e12aaa80;
    %delay 7000, 0;
    %load/vec4 v000001d7e1796670_0;
    %load/vec4 v000001d7e1796710_0;
    %and;
    %assign/vec4 v000001d7e1797610_0, 0;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_000001d7e17a5260;
T_148 ;
    %wait E_000001d7e12aa940;
    %delay 4000, 0;
    %load/vec4 v000001d7e1797390_0;
    %load/vec4 v000001d7e1796b70_0;
    %or;
    %assign/vec4 v000001d7e1795db0_0, 0;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_000001d7e17a3af0;
T_149 ;
    %wait E_000001d7e12aa480;
    %delay 4000, 0;
    %load/vec4 v000001d7e1795ef0_0;
    %load/vec4 v000001d7e1796c10_0;
    %or;
    %assign/vec4 v000001d7e1797110_0, 0;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_000001d7e17a58a0;
T_150 ;
    %wait E_000001d7e137b630;
    %delay 7000, 0;
    %load/vec4 v000001d7e1792d90_0;
    %load/vec4 v000001d7e1792930_0;
    %and;
    %assign/vec4 v000001d7e1791670_0, 0;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_000001d7e17a4db0;
T_151 ;
    %wait E_000001d7e137b7b0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1792390_0;
    %load/vec4 v000001d7e1792f70_0;
    %and;
    %assign/vec4 v000001d7e1792750_0, 0;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_000001d7e17a45e0;
T_152 ;
    %wait E_000001d7e12b41a0;
    %delay 4000, 0;
    %load/vec4 v000001d7e1791710_0;
    %load/vec4 v000001d7e1790e50_0;
    %or;
    %assign/vec4 v000001d7e1791c10_0, 0;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_000001d7e17a6390;
T_153 ;
    %wait E_000001d7e12b4c60;
    %delay 7000, 0;
    %load/vec4 v000001d7e1791990_0;
    %load/vec4 v000001d7e1792ed0_0;
    %and;
    %assign/vec4 v000001d7e17927f0_0, 0;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_000001d7e17a6520;
T_154 ;
    %wait E_000001d7e12b46e0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1791df0_0;
    %load/vec4 v000001d7e1791e90_0;
    %and;
    %assign/vec4 v000001d7e1791f30_0, 0;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_000001d7e17a5d50;
T_155 ;
    %wait E_000001d7e12b42e0;
    %delay 4000, 0;
    %load/vec4 v000001d7e1792570_0;
    %load/vec4 v000001d7e1791fd0_0;
    %or;
    %assign/vec4 v000001d7e1792e30_0, 0;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_000001d7e17a2e70;
T_156 ;
    %wait E_000001d7e137b370;
    %delay 7000, 0;
    %load/vec4 v000001d7e1791ad0_0;
    %load/vec4 v000001d7e1790db0_0;
    %and;
    %assign/vec4 v000001d7e1791170_0, 0;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_000001d7e17a5ee0;
T_157 ;
    %wait E_000001d7e137baf0;
    %delay 7000, 0;
    %load/vec4 v000001d7e1792cf0_0;
    %load/vec4 v000001d7e1791350_0;
    %and;
    %assign/vec4 v000001d7e1791d50_0, 0;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_000001d7e17a5a30;
T_158 ;
    %wait E_000001d7e137b370;
    %delay 4000, 0;
    %load/vec4 v000001d7e1792b10_0;
    %load/vec4 v000001d7e17930b0_0;
    %or;
    %assign/vec4 v000001d7e1790b30_0, 0;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_000001d7e17a5710;
T_159 ;
    %wait E_000001d7e137bbf0;
    %delay 4000, 0;
    %load/vec4 v000001d7e17913f0_0;
    %load/vec4 v000001d7e1793150_0;
    %or;
    %assign/vec4 v000001d7e1790c70_0, 0;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_000001d7e170fca0;
T_160 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d7e17b8530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d7e17b7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7e17b7a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7e17b9250_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001d7e17b7950_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001d7e17b6f50_0, 0, 6;
    %vpi_call 2 29 "$dumpfile", "16bit_RCA.fsdb" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7e17b73b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7e17b73b0_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001d7e17b6f50_0, 0, 6;
T_160.0 ;
    %load/vec4 v000001d7e17b6f50_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_160.1, 5;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7e17b73b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7e17b73b0_0, 0, 1;
    %load/vec4 v000001d7e17b6f50_0;
    %addi 1, 0, 6;
    %store/vec4 v000001d7e17b6f50_0, 0, 6;
    %jmp T_160.0;
T_160.1 ;
    %delay 200000, 0;
    %vpi_call 2 40 "$display", "//     CORRECT COUNT = %d    //", v000001d7e17b7950_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_160;
    .scope S_000001d7e170fca0;
T_161 ;
    %delay 10000, 0;
    %load/vec4 v000001d7e17b9250_0;
    %inv;
    %store/vec4 v000001d7e17b9250_0, 0, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_000001d7e170fca0;
T_162 ;
    %wait E_000001d7e1707ea0;
    %load/vec4 v000001d7e17b73b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %load/vec4 v000001d7e17b6f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_162.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d7e17b8530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d7e17b7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7e17b7a90_0, 0;
    %jmp T_162.3;
T_162.2 ;
    %load/vec4 v000001d7e17b6f50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_162.4, 4;
    %pushi/vec4 21845, 0, 16;
    %assign/vec4 v000001d7e17b8530_0, 0;
    %pushi/vec4 10922, 0, 16;
    %assign/vec4 v000001d7e17b7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d7e17b7a90_0, 0;
    %jmp T_162.5;
T_162.4 ;
    %vpi_func 2 64 "$random" 32 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v000001d7e17b8530_0, 0;
    %vpi_func 2 65 "$random" 32 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v000001d7e17b7450_0, 0;
    %vpi_func 2 66 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %assign/vec4 v000001d7e17b7a90_0, 0;
T_162.5 ;
T_162.3 ;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001d7e17b6cd0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001d7e17b85d0_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v000001d7e17b8530_0;
    %pad/u 17;
    %load/vec4 v000001d7e17b7450_0;
    %pad/u 17;
    %add;
    %load/vec4 v000001d7e17b7a90_0;
    %pad/u 17;
    %add;
    %assign/vec4 v000001d7e17b6cd0_0, 0;
    %load/vec4 v000001d7e17b85d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001d7e17b85d0_0, 0;
    %load/vec4 v000001d7e17b85d0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_162.6, 4;
    %load/vec4 v000001d7e17b6e10_0;
    %load/vec4 v000001d7e17b74f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7e17b6cd0_0;
    %cmp/e;
    %jmp/0xz  T_162.8, 4;
    %load/vec4 v000001d7e17b7950_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001d7e17b7950_0, 0;
    %vpi_call 2 82 "$display", "////////////Test %d////////////", v000001d7e17b6f50_0 {0 0 0};
    %vpi_call 2 83 "$display", "//  Q :%d + %d + %d = ? //", v000001d7e17b8530_0, v000001d7e17b7450_0, v000001d7e17b7a90_0 {0 0 0};
    %vpi_call 2 84 "$display", "///////////////////////////////" {0 0 0};
    %vpi_call 2 85 "$display", "//  Your answer              //" {0 0 0};
    %vpi_call 2 86 "$display", "//  Cout = %d Sum = %d     //", v000001d7e17b6e10_0, v000001d7e17b74f0_0 {0 0 0};
    %vpi_call 2 87 "$display", "///////////////////////////////" {0 0 0};
    %vpi_call 2 88 "$display", "//  Correct answer           //" {0 0 0};
    %vpi_call 2 89 "$display", "//  Cout = %d Sum = %d     //", &PV<v000001d7e17b6cd0_0, 16, 1>, &PV<v000001d7e17b6cd0_0, 0, 16> {0 0 0};
    %vpi_call 2 90 "$display", "///////////////////////////////" {0 0 0};
    %vpi_call 2 91 "$display", "//        SUCCESSFUL !       //" {0 0 0};
    %vpi_call 2 92 "$display", "///////////////////////////////\012" {0 0 0};
    %jmp T_162.9;
T_162.8 ;
    %vpi_call 2 96 "$display", "////////////Test %d////////////", v000001d7e17b6f50_0 {0 0 0};
    %vpi_call 2 97 "$display", "//  Q :%d + %d + %d = ? //", v000001d7e17b8530_0, v000001d7e17b7450_0, v000001d7e17b7a90_0 {0 0 0};
    %vpi_call 2 98 "$display", "///////////////////////////////" {0 0 0};
    %vpi_call 2 99 "$display", "//  Your answer              //" {0 0 0};
    %vpi_call 2 100 "$display", "//  Cout = %d Sum = %d     //", v000001d7e17b6e10_0, v000001d7e17b74f0_0 {0 0 0};
    %vpi_call 2 101 "$display", "///////////////////////////////" {0 0 0};
    %vpi_call 2 102 "$display", "//  Correct answer           //" {0 0 0};
    %vpi_call 2 103 "$display", "//  Cout = %d Sum = %d     //", &PV<v000001d7e17b6cd0_0, 16, 1>, &PV<v000001d7e17b6cd0_0, 0, 16> {0 0 0};
    %vpi_call 2 104 "$display", "///////////////////////////////" {0 0 0};
    %vpi_call 2 105 "$display", "//           FAIL !          //" {0 0 0};
    %vpi_call 2 106 "$display", "///////////////////////////////\012" {0 0 0};
T_162.9 ;
T_162.6 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "16bit_testbench.v";
    "./16bit_RCA.v";
