module latch(input logic clk, input logic [3:0] d, output logic [3:0] q);
	always @(clk)
		if (clk) q <= d;
endmodule
