cscope 15 C:\work\RadioDSP_CortexM4"               0001047107
	@C:\work\RadioDSP_CortexM4\SPL\inc\misc.h

24 #ide
__MISC_H


25 
	#__MISC_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
ut8_t
 
NVIC_IRQChl
;

55 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

60 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

65 
FuniڮS
 
NVIC_IRQChlCmd
;

68 } 
	tNVIC_InTyDef
;

80 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

81 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

82 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
) || \

83 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

	)

92 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

93 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

94 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

95 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
) || \

96 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

97 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

	)

106 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

108 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

110 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

112 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

114 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

117 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
) || \

118 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

119 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

120 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

121 ((
GROUP
=
NVIC_PriܙyGroup_4
))

	)

123 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

125 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

127 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

137 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

138 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

139 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
) || \

140 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

	)

152 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

153 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

154 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

155 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

156 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

158 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_adc.h

24 #ide
__STM32F4xx_ADC_H


25 
	#__STM32F4xx_ADC_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

49 
ut32_t
 
ADC_Resuti
;

51 
FuniڮS
 
ADC_SnCvMode
;

55 
FuniڮS
 
ADC_CtuousCvMode
;

58 
ut32_t
 
ADC_ExTrigCvEdge
;

62 
ut32_t
 
ADC_ExTrigCv
;

66 
ut32_t
 
ADC_DaAlign
;

69 
ut8_t
 
ADC_NbrOfCvsi
;

73 }
	tADC_InTyDef
;

80 
ut32_t
 
ADC_Mode
;

83 
ut32_t
 
ADC_Psr
;

86 
ut32_t
 
ADC_DMAAcssMode
;

90 
ut32_t
 
ADC_TwoSamgDay
;

94 }
	tADC_CommInTyDef
;

102 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
) || \

103 ((
PERIPH
=
ADC2
) || \

104 ((
PERIPH
=
ADC3
))

	)

109 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000)

	)

110 
	#ADC_DuMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000001)

	)

111 
	#ADC_DuMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000002)

	)

112 
	#ADC_DuMode_InjecSimu
 ((
ut32_t
)0x00000005)

	)

113 
	#ADC_DuMode_RegSimu
 ((
ut32_t
)0x00000006)

	)

114 
	#ADC_DuMode_Il
 ((
ut32_t
)0x00000007)

	)

115 
	#ADC_DuMode_AɔTrig
 ((
ut32_t
)0x00000009)

	)

116 
	#ADC_TrMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000011)

	)

117 
	#ADC_TrMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000012)

	)

118 
	#ADC_TrMode_InjecSimu
 ((
ut32_t
)0x00000015)

	)

119 
	#ADC_TrMode_RegSimu
 ((
ut32_t
)0x00000016)

	)

120 
	#ADC_TrMode_Il
 ((
ut32_t
)0x00000017)

	)

121 
	#ADC_TrMode_AɔTrig
 ((
ut32_t
)0x00000019)

	)

122 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
) || \

123 ((
MODE
=
ADC_DuMode_RegSimu_InjecSimu
) || \

124 ((
MODE
=
ADC_DuMode_RegSimu_AɔTrig
) || \

125 ((
MODE
=
ADC_DuMode_InjecSimu
) || \

126 ((
MODE
=
ADC_DuMode_RegSimu
) || \

127 ((
MODE
=
ADC_DuMode_Il
) || \

128 ((
MODE
=
ADC_DuMode_AɔTrig
) || \

129 ((
MODE
=
ADC_TrMode_RegSimu_InjecSimu
) || \

130 ((
MODE
=
ADC_TrMode_RegSimu_AɔTrig
) || \

131 ((
MODE
=
ADC_TrMode_InjecSimu
) || \

132 ((
MODE
=
ADC_TrMode_RegSimu
) || \

133 ((
MODE
=
ADC_TrMode_Il
) || \

134 ((
MODE
=
ADC_TrMode_AɔTrig
))

	)

143 
	#ADC_Psr_Div2
 ((
ut32_t
)0x00000000)

	)

144 
	#ADC_Psr_Div4
 ((
ut32_t
)0x00010000)

	)

145 
	#ADC_Psr_Div6
 ((
ut32_t
)0x00020000)

	)

146 
	#ADC_Psr_Div8
 ((
ut32_t
)0x00030000)

	)

147 
	#IS_ADC_PRESCALER
(
PRESCALER
(((PRESCALER=
ADC_Psr_Div2
) || \

148 ((
PRESCALER
=
ADC_Psr_Div4
) || \

149 ((
PRESCALER
=
ADC_Psr_Div6
) || \

150 ((
PRESCALER
=
ADC_Psr_Div8
))

	)

159 
	#ADC_DMAAcssMode_Dibd
 ((
ut32_t
)0x00000000

	)

160 
	#ADC_DMAAcssMode_1
 ((
ut32_t
)0x00004000

	)

161 
	#ADC_DMAAcssMode_2
 ((
ut32_t
)0x00008000

	)

162 
	#ADC_DMAAcssMode_3
 ((
ut32_t
)0x0000C000

	)

163 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
(((MODE=
ADC_DMAAcssMode_Dibd
) || \

164 ((
MODE
=
ADC_DMAAcssMode_1
) || \

165 ((
MODE
=
ADC_DMAAcssMode_2
) || \

166 ((
MODE
=
ADC_DMAAcssMode_3
))

	)

176 
	#ADC_TwoSamgDay_5Cyes
 ((
ut32_t
)0x00000000)

	)

177 
	#ADC_TwoSamgDay_6Cyes
 ((
ut32_t
)0x00000100)

	)

178 
	#ADC_TwoSamgDay_7Cyes
 ((
ut32_t
)0x00000200)

	)

179 
	#ADC_TwoSamgDay_8Cyes
 ((
ut32_t
)0x00000300)

	)

180 
	#ADC_TwoSamgDay_9Cyes
 ((
ut32_t
)0x00000400)

	)

181 
	#ADC_TwoSamgDay_10Cyes
 ((
ut32_t
)0x00000500)

	)

182 
	#ADC_TwoSamgDay_11Cyes
 ((
ut32_t
)0x00000600)

	)

183 
	#ADC_TwoSamgDay_12Cyes
 ((
ut32_t
)0x00000700)

	)

184 
	#ADC_TwoSamgDay_13Cyes
 ((
ut32_t
)0x00000800)

	)

185 
	#ADC_TwoSamgDay_14Cyes
 ((
ut32_t
)0x00000900)

	)

186 
	#ADC_TwoSamgDay_15Cyes
 ((
ut32_t
)0x00000A00)

	)

187 
	#ADC_TwoSamgDay_16Cyes
 ((
ut32_t
)0x00000B00)

	)

188 
	#ADC_TwoSamgDay_17Cyes
 ((
ut32_t
)0x00000C00)

	)

189 
	#ADC_TwoSamgDay_18Cyes
 ((
ut32_t
)0x00000D00)

	)

190 
	#ADC_TwoSamgDay_19Cyes
 ((
ut32_t
)0x00000E00)

	)

191 
	#ADC_TwoSamgDay_20Cyes
 ((
ut32_t
)0x00000F00)

	)

192 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
(((DELAY=
ADC_TwoSamgDay_5Cyes
) || \

193 ((
DELAY
=
ADC_TwoSamgDay_6Cyes
) || \

194 ((
DELAY
=
ADC_TwoSamgDay_7Cyes
) || \

195 ((
DELAY
=
ADC_TwoSamgDay_8Cyes
) || \

196 ((
DELAY
=
ADC_TwoSamgDay_9Cyes
) || \

197 ((
DELAY
=
ADC_TwoSamgDay_10Cyes
) || \

198 ((
DELAY
=
ADC_TwoSamgDay_11Cyes
) || \

199 ((
DELAY
=
ADC_TwoSamgDay_12Cyes
) || \

200 ((
DELAY
=
ADC_TwoSamgDay_13Cyes
) || \

201 ((
DELAY
=
ADC_TwoSamgDay_14Cyes
) || \

202 ((
DELAY
=
ADC_TwoSamgDay_15Cyes
) || \

203 ((
DELAY
=
ADC_TwoSamgDay_16Cyes
) || \

204 ((
DELAY
=
ADC_TwoSamgDay_17Cyes
) || \

205 ((
DELAY
=
ADC_TwoSamgDay_18Cyes
) || \

206 ((
DELAY
=
ADC_TwoSamgDay_19Cyes
) || \

207 ((
DELAY
=
ADC_TwoSamgDay_20Cyes
))

	)

217 
	#ADC_Resuti_12b
 ((
ut32_t
)0x00000000)

	)

218 
	#ADC_Resuti_10b
 ((
ut32_t
)0x01000000)

	)

219 
	#ADC_Resuti_8b
 ((
ut32_t
)0x02000000)

	)

220 
	#ADC_Resuti_6b
 ((
ut32_t
)0x03000000)

	)

221 
	#IS_ADC_RESOLUTION
(
RESOLUTION
(((RESOLUTION=
ADC_Resuti_12b
) || \

222 ((
RESOLUTION
=
ADC_Resuti_10b
) || \

223 ((
RESOLUTION
=
ADC_Resuti_8b
) || \

224 ((
RESOLUTION
=
ADC_Resuti_6b
))

	)

234 
	#ADC_ExTrigCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

235 
	#ADC_ExTrigCvEdge_Risg
 ((
ut32_t
)0x10000000)

	)

236 
	#ADC_ExTrigCvEdge_Flg
 ((
ut32_t
)0x20000000)

	)

237 
	#ADC_ExTrigCvEdge_RisgFlg
 ((
ut32_t
)0x30000000)

	)

238 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigCvEdge_Ne
) || \

239 ((
EDGE
=
ADC_ExTrigCvEdge_Risg
) || \

240 ((
EDGE
=
ADC_ExTrigCvEdge_Flg
) || \

241 ((
EDGE
=
ADC_ExTrigCvEdge_RisgFlg
))

	)

250 
	#ADC_ExTrigCv_T1_CC1
 ((
ut32_t
)0x00000000)

	)

251 
	#ADC_ExTrigCv_T1_CC2
 ((
ut32_t
)0x01000000)

	)

252 
	#ADC_ExTrigCv_T1_CC3
 ((
ut32_t
)0x02000000)

	)

253 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x03000000)

	)

254 
	#ADC_ExTrigCv_T2_CC3
 ((
ut32_t
)0x04000000)

	)

255 
	#ADC_ExTrigCv_T2_CC4
 ((
ut32_t
)0x05000000)

	)

256 
	#ADC_ExTrigCv_T2_TRGO
 ((
ut32_t
)0x06000000)

	)

257 
	#ADC_ExTrigCv_T3_CC1
 ((
ut32_t
)0x07000000)

	)

258 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)0x08000000)

	)

259 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x09000000)

	)

260 
	#ADC_ExTrigCv_T5_CC1
 ((
ut32_t
)0x0A000000)

	)

261 
	#ADC_ExTrigCv_T5_CC2
 ((
ut32_t
)0x0B000000)

	)

262 
	#ADC_ExTrigCv_T5_CC3
 ((
ut32_t
)0x0C000000)

	)

263 
	#ADC_ExTrigCv_T8_CC1
 ((
ut32_t
)0x0D000000)

	)

264 
	#ADC_ExTrigCv_T8_TRGO
 ((
ut32_t
)0x0E000000)

	)

265 
	#ADC_ExTrigCv_Ext_IT11
 ((
ut32_t
)0x0F000000)

	)

266 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
) || \

267 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

268 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

269 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

270 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

271 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC4
) || \

272 ((
REGTRIG
=
ADC_ExTrigCv_T2_TRGO
) || \

273 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

274 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

275 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

276 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

277 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC2
) || \

278 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
) || \

279 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

280 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

281 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11
))

	)

290 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

291 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000800)

	)

292 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
) || \

293 ((
ALIGN
=
ADC_DaAlign_Le
))

	)

302 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

303 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

304 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

305 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

306 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

307 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

308 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

309 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

310 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

311 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

312 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

313 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

314 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

315 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

316 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

317 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

318 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

319 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

320 
	#ADC_Chl_18
 ((
ut8_t
)0x12)

	)

322 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

323 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

324 
	#ADC_Chl_Vb
 ((
ut8_t
)
ADC_Chl_18
)

	)

326 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
) || \

327 ((
CHANNEL
=
ADC_Chl_1
) || \

328 ((
CHANNEL
=
ADC_Chl_2
) || \

329 ((
CHANNEL
=
ADC_Chl_3
) || \

330 ((
CHANNEL
=
ADC_Chl_4
) || \

331 ((
CHANNEL
=
ADC_Chl_5
) || \

332 ((
CHANNEL
=
ADC_Chl_6
) || \

333 ((
CHANNEL
=
ADC_Chl_7
) || \

334 ((
CHANNEL
=
ADC_Chl_8
) || \

335 ((
CHANNEL
=
ADC_Chl_9
) || \

336 ((
CHANNEL
=
ADC_Chl_10
) || \

337 ((
CHANNEL
=
ADC_Chl_11
) || \

338 ((
CHANNEL
=
ADC_Chl_12
) || \

339 ((
CHANNEL
=
ADC_Chl_13
) || \

340 ((
CHANNEL
=
ADC_Chl_14
) || \

341 ((
CHANNEL
=
ADC_Chl_15
) || \

342 ((
CHANNEL
=
ADC_Chl_16
) || \

343 ((
CHANNEL
=
ADC_Chl_17
) || \

344 ((
CHANNEL
=
ADC_Chl_18
))

	)

353 
	#ADC_SameTime_3Cyes
 ((
ut8_t
)0x00)

	)

354 
	#ADC_SameTime_15Cyes
 ((
ut8_t
)0x01)

	)

355 
	#ADC_SameTime_28Cyes
 ((
ut8_t
)0x02)

	)

356 
	#ADC_SameTime_56Cyes
 ((
ut8_t
)0x03)

	)

357 
	#ADC_SameTime_84Cyes
 ((
ut8_t
)0x04)

	)

358 
	#ADC_SameTime_112Cyes
 ((
ut8_t
)0x05)

	)

359 
	#ADC_SameTime_144Cyes
 ((
ut8_t
)0x06)

	)

360 
	#ADC_SameTime_480Cyes
 ((
ut8_t
)0x07)

	)

361 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_3Cyes
) || \

362 ((
TIME
=
ADC_SameTime_15Cyes
) || \

363 ((
TIME
=
ADC_SameTime_28Cyes
) || \

364 ((
TIME
=
ADC_SameTime_56Cyes
) || \

365 ((
TIME
=
ADC_SameTime_84Cyes
) || \

366 ((
TIME
=
ADC_SameTime_112Cyes
) || \

367 ((
TIME
=
ADC_SameTime_144Cyes
) || \

368 ((
TIME
=
ADC_SameTime_480Cyes
))

	)

377 
	#ADC_ExTrigInjecCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

378 
	#ADC_ExTrigInjecCvEdge_Risg
 ((
ut32_t
)0x00100000)

	)

379 
	#ADC_ExTrigInjecCvEdge_Flg
 ((
ut32_t
)0x00200000)

	)

380 
	#ADC_ExTrigInjecCvEdge_RisgFlg
 ((
ut32_t
)0x00300000)

	)

381 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigInjecCvEdge_Ne
) || \

382 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Risg
) || \

383 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Flg
) || \

384 ((
EDGE
=
ADC_ExTrigInjecCvEdge_RisgFlg
))

	)

394 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
ut32_t
)0x00000000)

	)

395 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
ut32_t
)0x00010000)

	)

396 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00020000)

	)

397 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
ut32_t
)0x00030000)

	)

398 
	#ADC_ExTrigInjecCv_T3_CC2
 ((
ut32_t
)0x00040000)

	)

399 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
ut32_t
)0x00050000)

	)

400 
	#ADC_ExTrigInjecCv_T4_CC1
 ((
ut32_t
)0x00060000)

	)

401 
	#ADC_ExTrigInjecCv_T4_CC2
 ((
ut32_t
)0x00070000)

	)

402 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00080000)

	)

403 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00090000)

	)

404 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
ut32_t
)0x000A0000)

	)

405 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
ut32_t
)0x000B0000)

	)

406 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
ut32_t
)0x000C0000)

	)

407 
	#ADC_ExTrigInjecCv_T8_CC3
 ((
ut32_t
)0x000D0000)

	)

408 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
ut32_t
)0x000E0000)

	)

409 
	#ADC_ExTrigInjecCv_Ext_IT15
 ((
ut32_t
)0x000F0000)

	)

410 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_CC4
) || \

411 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_TRGO
) || \

412 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

413 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

414 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC2
) || \

415 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

416 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC1
) || \

417 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC2
) || \

418 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

419 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

420 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
) || \

421 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

422 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

423 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC3
) || \

424 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

425 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15
))

	)

434 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

435 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

436 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

437 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

438 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
) || \

439 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

440 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

441 ((
CHANNEL
=
ADC_InjeedChl_4
))

	)

450 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

451 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

452 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

453 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000)

	)

454 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x00400000)

	)

455 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

456 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

457 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
) || \

458 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

459 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

460 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

461 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

462 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

463 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

	)

472 
	#ADC_IT_EOC
 ((
ut16_t
)0x0205)

	)

473 
	#ADC_IT_AWD
 ((
ut16_t
)0x0106)

	)

474 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0407)

	)

475 
	#ADC_IT_OVR
 ((
ut16_t
)0x201A)

	)

476 
	#IS_ADC_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
) || \

477 ((
IT
=
ADC_IT_JEOC
)|| ((IT=
ADC_IT_OVR
))

	)

486 
	#ADC_FLAG_AWD
 ((
ut8_t
)0x01)

	)

487 
	#ADC_FLAG_EOC
 ((
ut8_t
)0x02)

	)

488 
	#ADC_FLAG_JEOC
 ((
ut8_t
)0x04)

	)

489 
	#ADC_FLAG_JSTRT
 ((
ut8_t
)0x08)

	)

490 
	#ADC_FLAG_STRT
 ((
ut8_t
)0x10)

	)

491 
	#ADC_FLAG_OVR
 ((
ut8_t
)0x20)

	)

493 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xC0=0x00&& ((FLAG!0x00))

	)

494 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
) || \

495 ((
FLAG
=
ADC_FLAG_EOC
) || \

496 ((
FLAG
=
ADC_FLAG_JEOC
) || \

497 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

498 ((
FLAG
=
ADC_FLAG_STRT
) || \

499 ((
FLAG
)=
ADC_FLAG_OVR
))

	)

508 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

517 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

526 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

535 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

544 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

553 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

562 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

576 
ADC_DeIn
();

579 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

580 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

581 
ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

582 
ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

583 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

586 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

587 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,ut16_
LowThshd
);

588 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

591 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

592 
ADC_VBATCmd
(
FuniڮS
 
NewS
);

595 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

596 
ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
);

597 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

598 
ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

599 
ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

600 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

601 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

602 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

603 
ut32_t
 
ADC_GMuiModeCvsiVue
();

606 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

607 
ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

608 
ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
);

611 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

612 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

613 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
);

614 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

615 
ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
);

616 
ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
);

617 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

618 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

619 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

620 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

623 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

624 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

625 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

626 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

627 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

629 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_can.h

24 #ide
__STM32F4xx_CAN_H


25 
	#__STM32F4xx_CAN_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

44 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
) || \

45 ((
PERIPH
=
CAN2
))

	)

52 
ut16_t
 
CAN_Psr
;

55 
ut8_t
 
CAN_Mode
;

58 
ut8_t
 
CAN_SJW
;

63 
ut8_t
 
CAN_BS1
;

67 
ut8_t
 
CAN_BS2
;

70 
FuniڮS
 
CAN_TTCM
;

73 
FuniڮS
 
CAN_ABOM
;

76 
FuniڮS
 
CAN_AWUM
;

79 
FuniڮS
 
CAN_NART
;

82 
FuniڮS
 
CAN_RFLM
;

85 
FuniڮS
 
CAN_TXFP
;

87 } 
	tCAN_InTyDef
;

94 
ut16_t
 
CAN_FrIdHigh
;

98 
ut16_t
 
CAN_FrIdLow
;

102 
ut16_t
 
CAN_FrMaskIdHigh
;

107 
ut16_t
 
CAN_FrMaskIdLow
;

112 
ut16_t
 
CAN_FrFIFOAssignmt
;

115 
ut8_t
 
CAN_FrNumb
;

117 
ut8_t
 
CAN_FrMode
;

120 
ut8_t
 
CAN_FrS
;

123 
FuniڮS
 
CAN_FrAivi
;

125 } 
	tCAN_FrInTyDef
;

132 
ut32_t
 
StdId
;

135 
ut32_t
 
ExtId
;

138 
ut8_t
 
IDE
;

142 
ut8_t
 
RTR
;

146 
ut8_t
 
DLC
;

150 
ut8_t
 
Da
[8];

152 } 
	tCTxMsg
;

159 
ut32_t
 
StdId
;

162 
ut32_t
 
ExtId
;

165 
ut8_t
 
IDE
;

169 
ut8_t
 
RTR
;

173 
ut8_t
 
DLC
;

176 
ut8_t
 
Da
[8];

179 
ut8_t
 
FMI
;

182 } 
	tCRxMsg
;

194 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

195 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

199 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

200 
	#CANINITOK
 
CAN_InStus_Sucss


	)

209 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

210 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

211 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

212 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

214 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
) || \

215 ((
MODE
=
CAN_Mode_LoBack
)|| \

216 ((
MODE
=
CAN_Mode_St
) || \

217 ((
MODE
=
CAN_Mode_St_LoBack
))

	)

227 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

228 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

229 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

232 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
) ||\

233 ((
MODE
=
CAN_OtgMode_Nm
)|| \

234 ((
MODE
=
CAN_OtgMode_S˕
))

	)

244 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

245 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

253 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

254 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

255 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

256 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

258 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

259 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

	)

267 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

268 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

269 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

270 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

271 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

272 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

273 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

274 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

275 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

276 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

277 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

278 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

279 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

280 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

281 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

282 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

284 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

292 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

293 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

294 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

295 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

296 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

297 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

298 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

299 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

301 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

309 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

317 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

325 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

326 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

328 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
) || \

329 ((
MODE
=
CAN_FrMode_IdLi
))

	)

337 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

338 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

340 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
) || \

341 ((
SCALE
=
CAN_FrS_32b
))

	)

349 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

350 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

351 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
) || \

352 ((
FIFO
=
CAN_FrFIFO1
))

	)

355 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

356 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

364 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

372 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

373 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

374 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

375 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

383 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

384 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

385 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
) || \

386 ((
IDTYPE
=
CAN_Id_Exnded
))

	)

389 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

390 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

398 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

399 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

400 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

403 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

404 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

412 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

413 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

414 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

415 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

418 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

419 
	#CANTXOK
 
CAN_TxStus_Ok


	)

420 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

421 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

429 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

430 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

432 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

440 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

441 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

444 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

445 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

453 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

454 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

457 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

458 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

467 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

468 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

469 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

470 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

471 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

472 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

473 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

474 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

488 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

489 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

490 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

493 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

494 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

495 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

496 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

497 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

498 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

501 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

502 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

507 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

508 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

509 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

510 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

512 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
) || \

513 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

514 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

515 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

516 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

517 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

518 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

519 ((
FLAG
=
CAN_FLAG_SLAK
 ))

	)

521 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

522 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

523 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

524 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

525 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

	)

534 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

537 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

538 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

539 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

540 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

541 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

542 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

545 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

546 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

549 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

550 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

551 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

552 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

553 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

556 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

557 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

558 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

561 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
) ||\

562 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

563 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

564 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

565 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

566 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

567 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

569 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
) ||\

570 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

571 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

572 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

573 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

574 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

587 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

590 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

591 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

592 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

593 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

594 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

595 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

598 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

599 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

600 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

603 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

604 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

605 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

608 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

609 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

610 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

613 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

614 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

615 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

618 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

619 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

620 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

621 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

622 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

624 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_crc.h

24 #ide
__STM32F4xx_CRC_H


25 
	#__STM32F4xx_CRC_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

56 
CRC_RetDR
();

57 
ut32_t
 
CRC_CcCRC
(ut32_
Da
);

58 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

59 
ut32_t
 
CRC_GCRC
();

60 
CRC_SIDRegi
(
ut8_t
 
IDVue
);

61 
ut8_t
 
CRC_GIDRegi
();

63 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_cryp.h

24 #ide
__STM32F4xx_CRYP_H


25 
	#__STM32F4xx_CRYP_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

49 
ut16_t
 
CRYP_AlgoD
;

51 
ut16_t
 
CRYP_AlgoMode
;

54 
ut16_t
 
CRYP_DaTy
;

56 
ut16_t
 
CRYP_KeySize
;

59 }
	tCRYP_InTyDef
;

66 
ut32_t
 
CRYP_Key0Le
;

67 
ut32_t
 
CRYP_Key0Right
;

68 
ut32_t
 
CRYP_Key1Le
;

69 
ut32_t
 
CRYP_Key1Right
;

70 
ut32_t
 
CRYP_Key2Le
;

71 
ut32_t
 
CRYP_Key2Right
;

72 
ut32_t
 
CRYP_Key3Le
;

73 
ut32_t
 
CRYP_Key3Right
;

74 }
	tCRYP_KeyInTyDef
;

80 
ut32_t
 
CRYP_IV0Le
;

81 
ut32_t
 
CRYP_IV0Right
;

82 
ut32_t
 
CRYP_IV1Le
;

83 
ut32_t
 
CRYP_IV1Right
;

84 }
	tCRYP_IVInTyDef
;

92 
ut32_t
 
CR_bs9to2
;

94 
ut32_t
 
CRYP_IV0LR
;

95 
ut32_t
 
CRYP_IV0RR
;

96 
ut32_t
 
CRYP_IV1LR
;

97 
ut32_t
 
CRYP_IV1RR
;

99 
ut32_t
 
CRYP_K0LR
;

100 
ut32_t
 
CRYP_K0RR
;

101 
ut32_t
 
CRYP_K1LR
;

102 
ut32_t
 
CRYP_K1RR
;

103 
ut32_t
 
CRYP_K2LR
;

104 
ut32_t
 
CRYP_K2RR
;

105 
ut32_t
 
CRYP_K3LR
;

106 
ut32_t
 
CRYP_K3RR
;

107 }
	tCRYP_Cڋxt
;

119 
	#CRYP_AlgoD_Eny
 ((
ut16_t
)0x0000)

	)

120 
	#CRYP_AlgoD_Dey
 ((
ut16_t
)0x0004)

	)

121 
	#IS_CRYP_ALGODIR
(
ALGODIR
(((ALGODIR=
CRYP_AlgoD_Eny
) || \

122 ((
ALGODIR
=
CRYP_AlgoD_Dey
))

	)

133 
	#CRYP_AlgoMode_TDES_ECB
 ((
ut16_t
)0x0000)

	)

134 
	#CRYP_AlgoMode_TDES_CBC
 ((
ut16_t
)0x0008)

	)

137 
	#CRYP_AlgoMode_DES_ECB
 ((
ut16_t
)0x0010)

	)

138 
	#CRYP_AlgoMode_DES_CBC
 ((
ut16_t
)0x0018)

	)

141 
	#CRYP_AlgoMode_AES_ECB
 ((
ut16_t
)0x0020)

	)

142 
	#CRYP_AlgoMode_AES_CBC
 ((
ut16_t
)0x0028)

	)

143 
	#CRYP_AlgoMode_AES_CTR
 ((
ut16_t
)0x0030)

	)

144 
	#CRYP_AlgoMode_AES_Key
 ((
ut16_t
)0x0038)

	)

146 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
CRYP_AlgoMode_TDES_ECB
) || \

147 ((
ALGOMODE
=
CRYP_AlgoMode_TDES_CBC
)|| \

148 ((
ALGOMODE
=
CRYP_AlgoMode_DES_ECB
)|| \

149 ((
ALGOMODE
=
CRYP_AlgoMode_DES_CBC
) || \

150 ((
ALGOMODE
=
CRYP_AlgoMode_AES_ECB
) || \

151 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CBC
) || \

152 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CTR
) || \

153 ((
ALGOMODE
=
CRYP_AlgoMode_AES_Key
))

	)

161 
	#CRYP_DaTy_32b
 ((
ut16_t
)0x0000)

	)

162 
	#CRYP_DaTy_16b
 ((
ut16_t
)0x0040)

	)

163 
	#CRYP_DaTy_8b
 ((
ut16_t
)0x0080)

	)

164 
	#CRYP_DaTy_1b
 ((
ut16_t
)0x00C0)

	)

165 
	#IS_CRYP_DATATYPE
(
DATATYPE
(((DATATYPE=
CRYP_DaTy_32b
) || \

166 ((
DATATYPE
=
CRYP_DaTy_16b
)|| \

167 ((
DATATYPE
=
CRYP_DaTy_8b
)|| \

168 ((
DATATYPE
=
CRYP_DaTy_1b
))

	)

176 
	#CRYP_KeySize_128b
 ((
ut16_t
)0x0000)

	)

177 
	#CRYP_KeySize_192b
 ((
ut16_t
)0x0100)

	)

178 
	#CRYP_KeySize_256b
 ((
ut16_t
)0x0200)

	)

179 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
(((KEYSIZE=
CRYP_KeySize_128b
)|| \

180 ((
KEYSIZE
=
CRYP_KeySize_192b
)|| \

181 ((
KEYSIZE
=
CRYP_KeySize_256b
))

	)

189 
	#CRYP_FLAG_BUSY
 ((
ut8_t
)0x10

	)

193 
	#CRYP_FLAG_IFEM
 ((
ut8_t
)0x01

	)

194 
	#CRYP_FLAG_IFNF
 ((
ut8_t
)0x02

	)

195 
	#CRYP_FLAG_INRIS
 ((
ut8_t
)0x22

	)

196 
	#CRYP_FLAG_OFNE
 ((
ut8_t
)0x04

	)

198 
	#CRYP_FLAG_OFFU
 ((
ut8_t
)0x08

	)

199 
	#CRYP_FLAG_OUTRIS
 ((
ut8_t
)0x21

	)

202 
	#IS_CRYP_GET_FLAG
(
FLAG
(((FLAG=
CRYP_FLAG_IFEM
) || \

203 ((
FLAG
=
CRYP_FLAG_IFNF
) || \

204 ((
FLAG
=
CRYP_FLAG_OFNE
) || \

205 ((
FLAG
=
CRYP_FLAG_OFFU
) || \

206 ((
FLAG
=
CRYP_FLAG_BUSY
) || \

207 ((
FLAG
=
CRYP_FLAG_OUTRIS
)|| \

208 ((
FLAG
=
CRYP_FLAG_INRIS
))

	)

216 
	#CRYP_IT_INI
 ((
ut8_t
)0x01

	)

217 
	#CRYP_IT_OUTI
 ((
ut8_t
)0x02

	)

218 
	#IS_CRYP_CONFIG_IT
(
IT
((((IT& (
ut8_t
)0xFC=0x00&& ((IT!0x00))

	)

219 
	#IS_CRYP_GET_IT
(
IT
(((IT=
CRYP_IT_INI
|| ((IT=
CRYP_IT_OUTI
))

	)

228 
	#MODE_ENCRYPT
 ((
ut8_t
)0x01)

	)

229 
	#MODE_DECRYPT
 ((
ut8_t
)0x00)

	)

238 
	#CRYP_DMAReq_DaIN
 ((
ut8_t
)0x01)

	)

239 
	#CRYP_DMAReq_DaOUT
 ((
ut8_t
)0x02)

	)

240 
	#IS_CRYP_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut8_t
)0xFC=0x00&& ((DMAREQ!0x00))

	)

253 
CRYP_DeIn
();

256 
CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
);

257 
CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
);

258 
CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

259 
CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

260 
CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

261 
CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

262 
CRYP_Cmd
(
FuniڮS
 
NewS
);

265 
CRYP_DaIn
(
ut32_t
 
Da
);

266 
ut32_t
 
CRYP_DaOut
();

267 
CRYP_FIFOFlush
();

270 
EStus
 
CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

271 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

272 
CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
);

275 
CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
);

278 
CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
);

279 
ITStus
 
CRYP_GITStus
(
ut8_t
 
CRYP_IT
);

280 
FgStus
 
CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
);

283 
EStus
 
CRYP_AES_ECB
(
ut8_t
 
Mode
,

284 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

285 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

286 
ut8_t
 *
Ouut
);

288 
EStus
 
CRYP_AES_CBC
(
ut8_t
 
Mode
,

289 
ut8_t
 
InVes
[16],

290 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

291 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

292 
ut8_t
 *
Ouut
);

294 
EStus
 
CRYP_AES_CTR
(
ut8_t
 
Mode
,

295 
ut8_t
 
InVes
[16],

296 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

297 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

298 
ut8_t
 *
Ouut
);

301 
EStus
 
CRYP_TDES_ECB
(
ut8_t
 
Mode
,

302 
ut8_t
 
Key
[24],

303 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

304 
ut8_t
 *
Ouut
);

306 
EStus
 
CRYP_TDES_CBC
(
ut8_t
 
Mode
,

307 
ut8_t
 
Key
[24],

308 
ut8_t
 
InVes
[8],

309 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

310 
ut8_t
 *
Ouut
);

313 
EStus
 
CRYP_DES_ECB
(
ut8_t
 
Mode
,

314 
ut8_t
 
Key
[8],

315 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

316 
ut8_t
 *
Ouut
);

318 
EStus
 
CRYP_DES_CBC
(
ut8_t
 
Mode
,

319 
ut8_t
 
Key
[8],

320 
ut8_t
 
InVes
[8],

321 
ut8_t
 *
Iut
,
ut32_t
 
Ingth
,

322 
ut8_t
 *
Ouut
);

324 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_dac.h

24 #ide
__STM32F4xx_DAC_H


25 
	#__STM32F4xx_DAC_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
ut32_t
 
DAC_Trigg
;

53 
ut32_t
 
DAC_WaveGi
;

57 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

61 
ut32_t
 
DAC_OuutBufr
;

63 }
	tDAC_InTyDef
;

75 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

77 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

78 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

79 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

80 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

81 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

82 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

84 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

85 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

87 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
) || \

88 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

89 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

90 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

91 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

92 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

93 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

94 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

95 ((
TRIGGER
=
DAC_Trigg_Sowe
))

	)

105 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

106 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

107 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

108 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
) || \

109 ((
WAVE
=
DAC_WaveGi_Noi
) || \

110 ((
WAVE
=
DAC_WaveGi_Trng
))

	)

119 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

120 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

121 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

122 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

123 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

124 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

125 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

126 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

127 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

128 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

129 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

130 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

131 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

132 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

133 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

134 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

135 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

136 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

137 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

138 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

139 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

140 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

141 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

142 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

144 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
) || \

145 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

146 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

147 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

148 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

149 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

150 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

151 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

152 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

156 ((
VALUE
=
DAC_TrngAmude_1
) || \

157 ((
VALUE
=
DAC_TrngAmude_3
) || \

158 ((
VALUE
=
DAC_TrngAmude_7
) || \

159 ((
VALUE
=
DAC_TrngAmude_15
) || \

160 ((
VALUE
=
DAC_TrngAmude_31
) || \

161 ((
VALUE
=
DAC_TrngAmude_63
) || \

162 ((
VALUE
=
DAC_TrngAmude_127
) || \

163 ((
VALUE
=
DAC_TrngAmude_255
) || \

164 ((
VALUE
=
DAC_TrngAmude_511
) || \

165 ((
VALUE
=
DAC_TrngAmude_1023
) || \

166 ((
VALUE
=
DAC_TrngAmude_2047
) || \

167 ((
VALUE
=
DAC_TrngAmude_4095
))

	)

176 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

177 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

178 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
) || \

179 ((
STATE
=
DAC_OuutBufr_Dib
))

	)

188 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

189 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

190 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
) || \

191 ((
CHANNEL
=
DAC_Chl_2
))

	)

200 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

201 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

202 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

203 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
) || \

204 ((
ALIGN
=
DAC_Align_12b_L
) || \

205 ((
ALIGN
=
DAC_Align_8b_R
))

	)

214 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

215 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

216 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
) || \

217 ((
WAVE
=
DAC_Wave_Trng
))

	)

226 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

234 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

235 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

245 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

246 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

260 
DAC_DeIn
();

263 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

264 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

265 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

266 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

267 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

268 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

269 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

270 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

271 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

272 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

275 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

278 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

279 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

280 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

281 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

282 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

284 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_dbgmcu.h

23 #ide
__STM32F4xx_DBGMCU_H


24 
	#__STM32F4xx_DBGMCU_H


	)

26 #ifde
__lulus


31 
	~"m32f4xx.h
"

47 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

48 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

49 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

50 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFF8=0x00&& ((PERIPH!0x00))

	)

52 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

53 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

54 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

55 
	#DBGMCU_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

56 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

57 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

58 
	#DBGMCU_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

59 
	#DBGMCU_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

60 
	#DBGMCU_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

61 
	#DBGMCU_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

62 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

63 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

64 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

65 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

66 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

67 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

68 
	#DBGMCU_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

69 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
((((PERIPH& 0xF91FE200=0x00&& ((PERIPH!0x00))

	)

71 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

72 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

73 
	#DBGMCU_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

74 
	#DBGMCU_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

75 
	#DBGMCU_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

76 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
((((PERIPH& 0xFFF8FFFC=0x00&& ((PERIPH!0x00))

	)

83 
ut32_t
 
DBGMCU_GREVID
();

84 
ut32_t
 
DBGMCU_GDEVID
();

85 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

86 
DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

87 
DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

89 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_dcmi.h

23 #ide
__STM32F4xx_DCMI_H


24 
	#__STM32F4xx_DCMI_H


	)

26 #ifde
__lulus


31 
	~"m32f4xx.h
"

47 
ut16_t
 
DCMI_CtuMode
;

50 
ut16_t
 
DCMI_SynchroMode
;

53 
ut16_t
 
DCMI_PCKPެy
;

56 
ut16_t
 
DCMI_VSPެy
;

59 
ut16_t
 
DCMI_HSPެy
;

62 
ut16_t
 
DCMI_CtuRe
;

65 
ut16_t
 
DCMI_ExndedDaMode
;

67 } 
	tDCMI_InTyDef
;

74 
ut16_t
 
DCMI_VtilSLe
;

77 
ut16_t
 
DCMI_HizڏlOfftCou
;

80 
ut16_t
 
DCMI_VtilLeCou
;

83 
ut16_t
 
DCMI_CtuCou
;

86 } 
	tDCMI_CROPInTyDef
;

93 
ut8_t
 
DCMI_FmeSCode
;

94 
ut8_t
 
DCMI_LeSCode
;

95 
ut8_t
 
DCMI_LeEndCode
;

96 
ut8_t
 
DCMI_FmeEndCode
;

97 } 
	tDCMI_CodesInTyDef
;

108 
	#DCMI_CtuMode_Ctuous
 ((
ut16_t
)0x0000

	)

110 
	#DCMI_CtuMode_SpSh
 ((
ut16_t
)0x0002

	)

112 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODE=
DCMI_CtuMode_Ctuous
) || \

113 ((
MODE
=
DCMI_CtuMode_SpSh
))

	)

122 
	#DCMI_SynchroMode_Hdwe
 ((
ut16_t
)0x0000

	)

124 
	#DCMI_SynchroMode_Embedded
 ((
ut16_t
)0x0010

	)

126 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODE=
DCMI_SynchroMode_Hdwe
) || \

127 ((
MODE
=
DCMI_SynchroMode_Embedded
))

	)

136 
	#DCMI_PCKPެy_Flg
 ((
ut16_t
)0x0000

	)

137 
	#DCMI_PCKPެy_Risg
 ((
ut16_t
)0x0020

	)

138 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_PCKPެy_Flg
) || \

139 ((
POLARITY
=
DCMI_PCKPެy_Risg
))

	)

148 
	#DCMI_VSPެy_Low
 ((
ut16_t
)0x0000

	)

149 
	#DCMI_VSPެy_High
 ((
ut16_t
)0x0080

	)

150 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_VSPެy_Low
) || \

151 ((
POLARITY
=
DCMI_VSPެy_High
))

	)

160 
	#DCMI_HSPެy_Low
 ((
ut16_t
)0x0000

	)

161 
	#DCMI_HSPެy_High
 ((
ut16_t
)0x0040

	)

162 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_HSPެy_Low
) || \

163 ((
POLARITY
=
DCMI_HSPެy_High
))

	)

172 
	#DCMI_CtuRe_A_Fme
 ((
ut16_t
)0x0000

	)

173 
	#DCMI_CtuRe_1of2_Fme
 ((
ut16_t
)0x0100

	)

174 
	#DCMI_CtuRe_1of4_Fme
 ((
ut16_t
)0x0200

	)

175 
	#IS_DCMI_CAPTURE_RATE
(
RATE
(((RATE=
DCMI_CtuRe_A_Fme
) || \

176 ((
RATE
=
DCMI_CtuRe_1of2_Fme
) ||\

177 ((
RATE
=
DCMI_CtuRe_1of4_Fme
))

	)

186 
	#DCMI_ExndedDaMode_8b
 ((
ut16_t
)0x0000

	)

187 
	#DCMI_ExndedDaMode_10b
 ((
ut16_t
)0x0400

	)

188 
	#DCMI_ExndedDaMode_12b
 ((
ut16_t
)0x0800

	)

189 
	#DCMI_ExndedDaMode_14b
 ((
ut16_t
)0x0C00

	)

190 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATA=
DCMI_ExndedDaMode_8b
) || \

191 ((
DATA
=
DCMI_ExndedDaMode_10b
) ||\

192 ((
DATA
=
DCMI_ExndedDaMode_12b
) ||\

193 ((
DATA
=
DCMI_ExndedDaMode_14b
))

	)

202 
	#DCMI_IT_FRAME
 ((
ut16_t
)0x0001)

	)

203 
	#DCMI_IT_OVF
 ((
ut16_t
)0x0002)

	)

204 
	#DCMI_IT_ERR
 ((
ut16_t
)0x0004)

	)

205 
	#DCMI_IT_VSYNC
 ((
ut16_t
)0x0008)

	)

206 
	#DCMI_IT_LINE
 ((
ut16_t
)0x0010)

	)

207 
	#IS_DCMI_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xFFE0=0x0000&& ((IT!0x0000))

	)

208 
	#IS_DCMI_GET_IT
(
IT
(((IT=
DCMI_IT_FRAME
) || \

209 ((
IT
=
DCMI_IT_OVF
) || \

210 ((
IT
=
DCMI_IT_ERR
) || \

211 ((
IT
=
DCMI_IT_VSYNC
) || \

212 ((
IT
=
DCMI_IT_LINE
))

	)

224 
	#DCMI_FLAG_HSYNC
 ((
ut16_t
)0x2001)

	)

225 
	#DCMI_FLAG_VSYNC
 ((
ut16_t
)0x2002)

	)

226 
	#DCMI_FLAG_FNE
 ((
ut16_t
)0x2004)

	)

230 
	#DCMI_FLAG_FRAMERI
 ((
ut16_t
)0x0001)

	)

231 
	#DCMI_FLAG_OVFRI
 ((
ut16_t
)0x0002)

	)

232 
	#DCMI_FLAG_ERRRI
 ((
ut16_t
)0x0004)

	)

233 
	#DCMI_FLAG_VSYNCRI
 ((
ut16_t
)0x0008)

	)

234 
	#DCMI_FLAG_LINERI
 ((
ut16_t
)0x0010)

	)

238 
	#DCMI_FLAG_FRAMEMI
 ((
ut16_t
)0x1001)

	)

239 
	#DCMI_FLAG_OVFMI
 ((
ut16_t
)0x1002)

	)

240 
	#DCMI_FLAG_ERRMI
 ((
ut16_t
)0x1004)

	)

241 
	#DCMI_FLAG_VSYNCMI
 ((
ut16_t
)0x1008)

	)

242 
	#DCMI_FLAG_LINEMI
 ((
ut16_t
)0x1010)

	)

243 
	#IS_DCMI_GET_FLAG
(
FLAG
(((FLAG=
DCMI_FLAG_HSYNC
) || \

244 ((
FLAG
=
DCMI_FLAG_VSYNC
) || \

245 ((
FLAG
=
DCMI_FLAG_FNE
) || \

246 ((
FLAG
=
DCMI_FLAG_FRAMERI
) || \

247 ((
FLAG
=
DCMI_FLAG_OVFRI
) || \

248 ((
FLAG
=
DCMI_FLAG_ERRRI
) || \

249 ((
FLAG
=
DCMI_FLAG_VSYNCRI
) || \

250 ((
FLAG
=
DCMI_FLAG_LINERI
) || \

251 ((
FLAG
=
DCMI_FLAG_FRAMEMI
) || \

252 ((
FLAG
=
DCMI_FLAG_OVFMI
) || \

253 ((
FLAG
=
DCMI_FLAG_ERRMI
) || \

254 ((
FLAG
=
DCMI_FLAG_VSYNCMI
) || \

255 ((
FLAG
=
DCMI_FLAG_LINEMI
))

	)

257 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFFE0=0x0000&& ((FLAG!0x0000))

	)

270 
DCMI_DeIn
();

273 
DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
);

274 
DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
);

275 
DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
);

276 
DCMI_CROPCmd
(
FuniڮS
 
NewS
);

277 
DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
);

278 
DCMI_JPEGCmd
(
FuniڮS
 
NewS
);

281 
DCMI_Cmd
(
FuniڮS
 
NewS
);

282 
DCMI_CtuCmd
(
FuniڮS
 
NewS
);

283 
ut32_t
 
DCMI_RdDa
();

286 
DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
);

287 
FgStus
 
DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
);

288 
DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
);

289 
ITStus
 
DCMI_GITStus
(
ut16_t
 
DCMI_IT
);

290 
DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
);

292 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_dma.h

24 #ide
__STM32F4xx_DMA_H


25 
	#__STM32F4xx_DMA_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
ut32_t
 
DMA_Chl
;

53 
ut32_t
 
DMA_PhBaAddr
;

55 
ut32_t
 
DMA_Memy0BaAddr
;

59 
ut32_t
 
DMA_DIR
;

63 
ut32_t
 
DMA_BufrSize
;

67 
ut32_t
 
DMA_PhInc
;

70 
ut32_t
 
DMA_MemyInc
;

73 
ut32_t
 
DMA_PhDaSize
;

76 
ut32_t
 
DMA_MemyDaSize
;

79 
ut32_t
 
DMA_Mode
;

84 
ut32_t
 
DMA_Priܙy
;

87 
ut32_t
 
DMA_FIFOMode
;

92 
ut32_t
 
DMA_FIFOThshd
;

95 
ut32_t
 
DMA_MemyBur
;

100 
ut32_t
 
DMA_PhBur
;

104 }
	tDMA_InTyDef
;

112 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Sm0
) || \

113 ((
PERIPH
=
DMA1_Sm1
) || \

114 ((
PERIPH
=
DMA1_Sm2
) || \

115 ((
PERIPH
=
DMA1_Sm3
) || \

116 ((
PERIPH
=
DMA1_Sm4
) || \

117 ((
PERIPH
=
DMA1_Sm5
) || \

118 ((
PERIPH
=
DMA1_Sm6
) || \

119 ((
PERIPH
=
DMA1_Sm7
) || \

120 ((
PERIPH
=
DMA2_Sm0
) || \

121 ((
PERIPH
=
DMA2_Sm1
) || \

122 ((
PERIPH
=
DMA2_Sm2
) || \

123 ((
PERIPH
=
DMA2_Sm3
) || \

124 ((
PERIPH
=
DMA2_Sm4
) || \

125 ((
PERIPH
=
DMA2_Sm5
) || \

126 ((
PERIPH
=
DMA2_Sm6
) || \

127 ((
PERIPH
=
DMA2_Sm7
))

	)

129 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
(((CONTROLLER=
DMA1
) || \

130 ((
CONTROLLER
=
DMA2
))

	)

135 
	#DMA_Chl_0
 ((
ut32_t
)0x00000000)

	)

136 
	#DMA_Chl_1
 ((
ut32_t
)0x02000000)

	)

137 
	#DMA_Chl_2
 ((
ut32_t
)0x04000000)

	)

138 
	#DMA_Chl_3
 ((
ut32_t
)0x06000000)

	)

139 
	#DMA_Chl_4
 ((
ut32_t
)0x08000000)

	)

140 
	#DMA_Chl_5
 ((
ut32_t
)0x0A000000)

	)

141 
	#DMA_Chl_6
 ((
ut32_t
)0x0C000000)

	)

142 
	#DMA_Chl_7
 ((
ut32_t
)0x0E000000)

	)

144 
	#IS_DMA_CHANNEL
(
CHANNEL
(((CHANNEL=
DMA_Chl_0
) || \

145 ((
CHANNEL
=
DMA_Chl_1
) || \

146 ((
CHANNEL
=
DMA_Chl_2
) || \

147 ((
CHANNEL
=
DMA_Chl_3
) || \

148 ((
CHANNEL
=
DMA_Chl_4
) || \

149 ((
CHANNEL
=
DMA_Chl_5
) || \

150 ((
CHANNEL
=
DMA_Chl_6
) || \

151 ((
CHANNEL
=
DMA_Chl_7
))

	)

160 
	#DMA_DIR_PhToMemy
 ((
ut32_t
)0x00000000)

	)

161 
	#DMA_DIR_MemyToPh
 ((
ut32_t
)0x00000040)

	)

162 
	#DMA_DIR_MemyToMemy
 ((
ut32_t
)0x00000080)

	)

164 
	#IS_DMA_DIRECTION
(
DIRECTION
(((DIRECTION=
DMA_DIR_PhToMemy
 ) || \

165 ((
DIRECTION
=
DMA_DIR_MemyToPh
) || \

166 ((
DIRECTION
=
DMA_DIR_MemyToMemy
))

	)

175 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

184 
	#DMA_PhInc_Eb
 ((
ut32_t
)0x00000200)

	)

185 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

187 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
) || \

188 ((
STATE
=
DMA_PhInc_Dib
))

	)

197 
	#DMA_MemyInc_Eb
 ((
ut32_t
)0x00000400)

	)

198 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

200 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
) || \

201 ((
STATE
=
DMA_MemyInc_Dib
))

	)

210 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

211 
	#DMA_PhDaSize_HfWd
 ((
ut32_t
)0x00000800)

	)

212 
	#DMA_PhDaSize_Wd
 ((
ut32_t
)0x00001000)

	)

214 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
) || \

215 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

216 ((
SIZE
=
DMA_PhDaSize_Wd
))

	)

225 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

226 
	#DMA_MemyDaSize_HfWd
 ((
ut32_t
)0x00002000)

	)

227 
	#DMA_MemyDaSize_Wd
 ((
ut32_t
)0x00004000)

	)

229 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
) || \

230 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

231 ((
SIZE
=
DMA_MemyDaSize_Wd
 ))

	)

240 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

241 
	#DMA_Mode_Ccur
 ((
ut32_t
)0x00000100)

	)

243 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Nm
 ) || \

244 ((
MODE
=
DMA_Mode_Ccur
))

	)

253 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

254 
	#DMA_Priܙy_Medium
 ((
ut32_t
)0x00010000)

	)

255 
	#DMA_Priܙy_High
 ((
ut32_t
)0x00020000)

	)

256 
	#DMA_Priܙy_VyHigh
 ((
ut32_t
)0x00030000)

	)

258 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_Low
 ) || \

259 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

260 ((
PRIORITY
=
DMA_Priܙy_High
) || \

261 ((
PRIORITY
=
DMA_Priܙy_VyHigh
))

	)

270 
	#DMA_FIFOMode_Dib
 ((
ut32_t
)0x00000000)

	)

271 
	#DMA_FIFOMode_Eb
 ((
ut32_t
)0x00000004)

	)

273 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
(((STATE=
DMA_FIFOMode_Dib
 ) || \

274 ((
STATE
=
DMA_FIFOMode_Eb
))

	)

283 
	#DMA_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000000)

	)

284 
	#DMA_FIFOThshd_HfFu
 ((
ut32_t
)0x00000001)

	)

285 
	#DMA_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000002)

	)

286 
	#DMA_FIFOThshd_Fu
 ((
ut32_t
)0x00000003)

	)

288 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
DMA_FIFOThshd_1QurFu
 ) || \

289 ((
THRESHOLD
=
DMA_FIFOThshd_HfFu
) || \

290 ((
THRESHOLD
=
DMA_FIFOThshd_3QursFu
) || \

291 ((
THRESHOLD
=
DMA_FIFOThshd_Fu
))

	)

300 
	#DMA_MemyBur_Sg
 ((
ut32_t
)0x00000000)

	)

301 
	#DMA_MemyBur_INC4
 ((
ut32_t
)0x00800000)

	)

302 
	#DMA_MemyBur_INC8
 ((
ut32_t
)0x01000000)

	)

303 
	#DMA_MemyBur_INC16
 ((
ut32_t
)0x01800000)

	)

305 
	#IS_DMA_MEMORY_BURST
(
BURST
(((BURST=
DMA_MemyBur_Sg
) || \

306 ((
BURST
=
DMA_MemyBur_INC4
) || \

307 ((
BURST
=
DMA_MemyBur_INC8
) || \

308 ((
BURST
=
DMA_MemyBur_INC16
))

	)

317 
	#DMA_PhBur_Sg
 ((
ut32_t
)0x00000000)

	)

318 
	#DMA_PhBur_INC4
 ((
ut32_t
)0x00200000)

	)

319 
	#DMA_PhBur_INC8
 ((
ut32_t
)0x00400000)

	)

320 
	#DMA_PhBur_INC16
 ((
ut32_t
)0x00600000)

	)

322 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
(((BURST=
DMA_PhBur_Sg
) || \

323 ((
BURST
=
DMA_PhBur_INC4
) || \

324 ((
BURST
=
DMA_PhBur_INC8
) || \

325 ((
BURST
=
DMA_PhBur_INC16
))

	)

334 
	#DMA_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00000000 << 3)

	)

335 
	#DMA_FIFOStus_1QurFu
 ((
ut32_t
)0x00000001 << 3)

	)

336 
	#DMA_FIFOStus_HfFu
 ((
ut32_t
)0x00000002 << 3)

	)

337 
	#DMA_FIFOStus_3QursFu
 ((
ut32_t
)0x00000003 << 3)

	)

338 
	#DMA_FIFOStus_Emy
 ((
ut32_t
)0x00000004 << 3)

	)

339 
	#DMA_FIFOStus_Fu
 ((
ut32_t
)0x00000005 << 3)

	)

341 
	#IS_DMA_FIFO_STATUS
(
STATUS
(((STATUS=
DMA_FIFOStus_Less1QurFu
 ) || \

342 ((
STATUS
=
DMA_FIFOStus_HfFu
) || \

343 ((
STATUS
=
DMA_FIFOStus_1QurFu
) || \

344 ((
STATUS
=
DMA_FIFOStus_3QursFu
) || \

345 ((
STATUS
=
DMA_FIFOStus_Fu
) || \

346 ((
STATUS
=
DMA_FIFOStus_Emy
))

	)

354 
	#DMA_FLAG_FEIF0
 ((
ut32_t
)0x10800001)

	)

355 
	#DMA_FLAG_DMEIF0
 ((
ut32_t
)0x10800004)

	)

356 
	#DMA_FLAG_TEIF0
 ((
ut32_t
)0x10000008)

	)

357 
	#DMA_FLAG_HTIF0
 ((
ut32_t
)0x10000010)

	)

358 
	#DMA_FLAG_TCIF0
 ((
ut32_t
)0x10000020)

	)

359 
	#DMA_FLAG_FEIF1
 ((
ut32_t
)0x10000040)

	)

360 
	#DMA_FLAG_DMEIF1
 ((
ut32_t
)0x10000100)

	)

361 
	#DMA_FLAG_TEIF1
 ((
ut32_t
)0x10000200)

	)

362 
	#DMA_FLAG_HTIF1
 ((
ut32_t
)0x10000400)

	)

363 
	#DMA_FLAG_TCIF1
 ((
ut32_t
)0x10000800)

	)

364 
	#DMA_FLAG_FEIF2
 ((
ut32_t
)0x10010000)

	)

365 
	#DMA_FLAG_DMEIF2
 ((
ut32_t
)0x10040000)

	)

366 
	#DMA_FLAG_TEIF2
 ((
ut32_t
)0x10080000)

	)

367 
	#DMA_FLAG_HTIF2
 ((
ut32_t
)0x10100000)

	)

368 
	#DMA_FLAG_TCIF2
 ((
ut32_t
)0x10200000)

	)

369 
	#DMA_FLAG_FEIF3
 ((
ut32_t
)0x10400000)

	)

370 
	#DMA_FLAG_DMEIF3
 ((
ut32_t
)0x11000000)

	)

371 
	#DMA_FLAG_TEIF3
 ((
ut32_t
)0x12000000)

	)

372 
	#DMA_FLAG_HTIF3
 ((
ut32_t
)0x14000000)

	)

373 
	#DMA_FLAG_TCIF3
 ((
ut32_t
)0x18000000)

	)

374 
	#DMA_FLAG_FEIF4
 ((
ut32_t
)0x20000001)

	)

375 
	#DMA_FLAG_DMEIF4
 ((
ut32_t
)0x20000004)

	)

376 
	#DMA_FLAG_TEIF4
 ((
ut32_t
)0x20000008)

	)

377 
	#DMA_FLAG_HTIF4
 ((
ut32_t
)0x20000010)

	)

378 
	#DMA_FLAG_TCIF4
 ((
ut32_t
)0x20000020)

	)

379 
	#DMA_FLAG_FEIF5
 ((
ut32_t
)0x20000040)

	)

380 
	#DMA_FLAG_DMEIF5
 ((
ut32_t
)0x20000100)

	)

381 
	#DMA_FLAG_TEIF5
 ((
ut32_t
)0x20000200)

	)

382 
	#DMA_FLAG_HTIF5
 ((
ut32_t
)0x20000400)

	)

383 
	#DMA_FLAG_TCIF5
 ((
ut32_t
)0x20000800)

	)

384 
	#DMA_FLAG_FEIF6
 ((
ut32_t
)0x20010000)

	)

385 
	#DMA_FLAG_DMEIF6
 ((
ut32_t
)0x20040000)

	)

386 
	#DMA_FLAG_TEIF6
 ((
ut32_t
)0x20080000)

	)

387 
	#DMA_FLAG_HTIF6
 ((
ut32_t
)0x20100000)

	)

388 
	#DMA_FLAG_TCIF6
 ((
ut32_t
)0x20200000)

	)

389 
	#DMA_FLAG_FEIF7
 ((
ut32_t
)0x20400000)

	)

390 
	#DMA_FLAG_DMEIF7
 ((
ut32_t
)0x21000000)

	)

391 
	#DMA_FLAG_TEIF7
 ((
ut32_t
)0x22000000)

	)

392 
	#DMA_FLAG_HTIF7
 ((
ut32_t
)0x24000000)

	)

393 
	#DMA_FLAG_TCIF7
 ((
ut32_t
)0x28000000)

	)

395 
	#IS_DMA_CLEAR_FLAG
(
FLAG
) ((((FLAG) & 0x30000000) != 0x30000000) && (((FLAG) & 0x30000000) != 0) && \

396 (((
FLAG
& 0xC082F082=0x00&& ((FLAG!0x00))

	)

398 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA_FLAG_TCIF0
|| ((FLAG=
DMA_FLAG_HTIF0
) || \

399 ((
FLAG
=
DMA_FLAG_TEIF0
|| ((FLAG=
DMA_FLAG_DMEIF0
) || \

400 ((
FLAG
=
DMA_FLAG_FEIF0
|| ((FLAG=
DMA_FLAG_TCIF1
) || \

401 ((
FLAG
=
DMA_FLAG_HTIF1
|| ((FLAG=
DMA_FLAG_TEIF1
) || \

402 ((
FLAG
=
DMA_FLAG_DMEIF1
|| ((FLAG=
DMA_FLAG_FEIF1
) || \

403 ((
FLAG
=
DMA_FLAG_TCIF2
|| ((FLAG=
DMA_FLAG_HTIF2
) || \

404 ((
FLAG
=
DMA_FLAG_TEIF2
|| ((FLAG=
DMA_FLAG_DMEIF2
) || \

405 ((
FLAG
=
DMA_FLAG_FEIF2
|| ((FLAG=
DMA_FLAG_TCIF3
) || \

406 ((
FLAG
=
DMA_FLAG_HTIF3
|| ((FLAG=
DMA_FLAG_TEIF3
) || \

407 ((
FLAG
=
DMA_FLAG_DMEIF3
|| ((FLAG=
DMA_FLAG_FEIF3
) || \

408 ((
FLAG
=
DMA_FLAG_TCIF4
|| ((FLAG=
DMA_FLAG_HTIF4
) || \

409 ((
FLAG
=
DMA_FLAG_TEIF4
|| ((FLAG=
DMA_FLAG_DMEIF4
) || \

410 ((
FLAG
=
DMA_FLAG_FEIF4
|| ((FLAG=
DMA_FLAG_TCIF5
) || \

411 ((
FLAG
=
DMA_FLAG_HTIF5
|| ((FLAG=
DMA_FLAG_TEIF5
) || \

412 ((
FLAG
=
DMA_FLAG_DMEIF5
|| ((FLAG=
DMA_FLAG_FEIF5
) || \

413 ((
FLAG
=
DMA_FLAG_TCIF6
|| ((FLAG=
DMA_FLAG_HTIF6
) || \

414 ((
FLAG
=
DMA_FLAG_TEIF6
|| ((FLAG=
DMA_FLAG_DMEIF6
) || \

415 ((
FLAG
=
DMA_FLAG_FEIF6
|| ((FLAG=
DMA_FLAG_TCIF7
) || \

416 ((
FLAG
=
DMA_FLAG_HTIF7
|| ((FLAG=
DMA_FLAG_TEIF7
) || \

417 ((
FLAG
=
DMA_FLAG_DMEIF7
|| ((FLAG=
DMA_FLAG_FEIF7
))

	)

426 
	#DMA_IT_TC
 ((
ut32_t
)0x00000010)

	)

427 
	#DMA_IT_HT
 ((
ut32_t
)0x00000008)

	)

428 
	#DMA_IT_TE
 ((
ut32_t
)0x00000004)

	)

429 
	#DMA_IT_DME
 ((
ut32_t
)0x00000002)

	)

430 
	#DMA_IT_FE
 ((
ut32_t
)0x00000080)

	)

432 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFF61=0x00&& ((IT!0x00))

	)

441 
	#DMA_IT_FEIF0
 ((
ut32_t
)0x90000001)

	)

442 
	#DMA_IT_DMEIF0
 ((
ut32_t
)0x10001004)

	)

443 
	#DMA_IT_TEIF0
 ((
ut32_t
)0x10002008)

	)

444 
	#DMA_IT_HTIF0
 ((
ut32_t
)0x10004010)

	)

445 
	#DMA_IT_TCIF0
 ((
ut32_t
)0x10008020)

	)

446 
	#DMA_IT_FEIF1
 ((
ut32_t
)0x90000040)

	)

447 
	#DMA_IT_DMEIF1
 ((
ut32_t
)0x10001100)

	)

448 
	#DMA_IT_TEIF1
 ((
ut32_t
)0x10002200)

	)

449 
	#DMA_IT_HTIF1
 ((
ut32_t
)0x10004400)

	)

450 
	#DMA_IT_TCIF1
 ((
ut32_t
)0x10008800)

	)

451 
	#DMA_IT_FEIF2
 ((
ut32_t
)0x90010000)

	)

452 
	#DMA_IT_DMEIF2
 ((
ut32_t
)0x10041000)

	)

453 
	#DMA_IT_TEIF2
 ((
ut32_t
)0x10082000)

	)

454 
	#DMA_IT_HTIF2
 ((
ut32_t
)0x10104000)

	)

455 
	#DMA_IT_TCIF2
 ((
ut32_t
)0x10208000)

	)

456 
	#DMA_IT_FEIF3
 ((
ut32_t
)0x90400000)

	)

457 
	#DMA_IT_DMEIF3
 ((
ut32_t
)0x11001000)

	)

458 
	#DMA_IT_TEIF3
 ((
ut32_t
)0x12002000)

	)

459 
	#DMA_IT_HTIF3
 ((
ut32_t
)0x14004000)

	)

460 
	#DMA_IT_TCIF3
 ((
ut32_t
)0x18008000)

	)

461 
	#DMA_IT_FEIF4
 ((
ut32_t
)0xA0000001)

	)

462 
	#DMA_IT_DMEIF4
 ((
ut32_t
)0x20001004)

	)

463 
	#DMA_IT_TEIF4
 ((
ut32_t
)0x20002008)

	)

464 
	#DMA_IT_HTIF4
 ((
ut32_t
)0x20004010)

	)

465 
	#DMA_IT_TCIF4
 ((
ut32_t
)0x20008020)

	)

466 
	#DMA_IT_FEIF5
 ((
ut32_t
)0xA0000040)

	)

467 
	#DMA_IT_DMEIF5
 ((
ut32_t
)0x20001100)

	)

468 
	#DMA_IT_TEIF5
 ((
ut32_t
)0x20002200)

	)

469 
	#DMA_IT_HTIF5
 ((
ut32_t
)0x20004400)

	)

470 
	#DMA_IT_TCIF5
 ((
ut32_t
)0x20008800)

	)

471 
	#DMA_IT_FEIF6
 ((
ut32_t
)0xA0010000)

	)

472 
	#DMA_IT_DMEIF6
 ((
ut32_t
)0x20041000)

	)

473 
	#DMA_IT_TEIF6
 ((
ut32_t
)0x20082000)

	)

474 
	#DMA_IT_HTIF6
 ((
ut32_t
)0x20104000)

	)

475 
	#DMA_IT_TCIF6
 ((
ut32_t
)0x20208000)

	)

476 
	#DMA_IT_FEIF7
 ((
ut32_t
)0xA0400000)

	)

477 
	#DMA_IT_DMEIF7
 ((
ut32_t
)0x21001000)

	)

478 
	#DMA_IT_TEIF7
 ((
ut32_t
)0x22002000)

	)

479 
	#DMA_IT_HTIF7
 ((
ut32_t
)0x24004000)

	)

480 
	#DMA_IT_TCIF7
 ((
ut32_t
)0x28008000)

	)

482 
	#IS_DMA_CLEAR_IT
(
IT
) ((((IT) & 0x30000000) != 0x30000000) && \

483 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

484 (((
IT
& 0x40820082=0x00))

	)

486 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA_IT_TCIF0
|| ((IT=
DMA_IT_HTIF0
) || \

487 ((
IT
=
DMA_IT_TEIF0
|| ((IT=
DMA_IT_DMEIF0
) || \

488 ((
IT
=
DMA_IT_FEIF0
|| ((IT=
DMA_IT_TCIF1
) || \

489 ((
IT
=
DMA_IT_HTIF1
|| ((IT=
DMA_IT_TEIF1
) || \

490 ((
IT
=
DMA_IT_DMEIF1
)|| ((IT=
DMA_IT_FEIF1
) || \

491 ((
IT
=
DMA_IT_TCIF2
|| ((IT=
DMA_IT_HTIF2
) || \

492 ((
IT
=
DMA_IT_TEIF2
|| ((IT=
DMA_IT_DMEIF2
) || \

493 ((
IT
=
DMA_IT_FEIF2
|| ((IT=
DMA_IT_TCIF3
) || \

494 ((
IT
=
DMA_IT_HTIF3
|| ((IT=
DMA_IT_TEIF3
) || \

495 ((
IT
=
DMA_IT_DMEIF3
)|| ((IT=
DMA_IT_FEIF3
) || \

496 ((
IT
=
DMA_IT_TCIF4
|| ((IT=
DMA_IT_HTIF4
) || \

497 ((
IT
=
DMA_IT_TEIF4
|| ((IT=
DMA_IT_DMEIF4
) || \

498 ((
IT
=
DMA_IT_FEIF4
|| ((IT=
DMA_IT_TCIF5
) || \

499 ((
IT
=
DMA_IT_HTIF5
|| ((IT=
DMA_IT_TEIF5
) || \

500 ((
IT
=
DMA_IT_DMEIF5
)|| ((IT=
DMA_IT_FEIF5
) || \

501 ((
IT
=
DMA_IT_TCIF6
|| ((IT=
DMA_IT_HTIF6
) || \

502 ((
IT
=
DMA_IT_TEIF6
|| ((IT=
DMA_IT_DMEIF6
) || \

503 ((
IT
=
DMA_IT_FEIF6
|| ((IT=
DMA_IT_TCIF7
) || \

504 ((
IT
=
DMA_IT_HTIF7
|| ((IT=
DMA_IT_TEIF7
) || \

505 ((
IT
=
DMA_IT_DMEIF7
)|| ((IT=
DMA_IT_FEIF7
))

	)

514 
	#DMA_PINCOS_Psize
 ((
ut32_t
)0x00000000)

	)

515 
	#DMA_PINCOS_WdAligd
 ((
ut32_t
)0x00008000)

	)

517 
	#IS_DMA_PINCOS_SIZE
(
SIZE
(((SIZE=
DMA_PINCOS_Psize
) || \

518 ((
SIZE
=
DMA_PINCOS_WdAligd
))

	)

527 
	#DMA_FlowCl_Memy
 ((
ut32_t
)0x00000000)

	)

528 
	#DMA_FlowCl_Ph
 ((
ut32_t
)0x00000020)

	)

530 
	#IS_DMA_FLOW_CTRL
(
CTRL
(((CTRL=
DMA_FlowCl_Memy
) || \

531 ((
CTRL
=
DMA_FlowCl_Ph
))

	)

540 
	#DMA_Memy_0
 ((
ut32_t
)0x00000000)

	)

541 
	#DMA_Memy_1
 ((
ut32_t
)0x00080000)

	)

543 
	#IS_DMA_CURRENT_MEM
(
MEM
(((MEM=
DMA_Memy_0
|| ((MEM=
DMA_Memy_1
))

	)

556 
DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

559 
DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
);

560 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

561 
DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

564 
DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
);

565 
DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
);

568 
DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
);

569 
ut16_t
 
DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

572 
DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

573 
ut32_t
 
DMA_CutMemy
);

574 
DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

575 
DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

576 
ut32_t
 
DMA_MemyTg
);

577 
ut32_t
 
DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

580 
FuniڮS
 
DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

581 
ut32_t
 
DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

582 
FgStus
 
DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

583 
DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

584 
DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

585 
ITStus
 
DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

586 
DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

588 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_exti.h

24 #ide
__STM32F4xx_EXTI_H


25 
	#__STM32F4xx_EXTI_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
EXTI_Mode_Iru
 = 0x00,

51 
EXTI_Mode_Evt
 = 0x04

52 }
	tEXTIMode_TyDef
;

54 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

62 
EXTI_Trigg_Risg
 = 0x08,

63 
EXTI_Trigg_Flg
 = 0x0C,

64 
EXTI_Trigg_Risg_Flg
 = 0x10

65 }
	tEXTITrigg_TyDef
;

67 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
) || \

68 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

69 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

	)

76 
ut32_t
 
EXTI_Le
;

79 
EXTIMode_TyDef
 
EXTI_Mode
;

82 
EXTITrigg_TyDef
 
EXTI_Trigg
;

85 
FuniڮS
 
EXTI_LeCmd
;

87 }
	tEXTI_InTyDef
;

99 
	#EXTI_Le0
 ((
ut32_t
)0x00001

	)

100 
	#EXTI_Le1
 ((
ut32_t
)0x00002

	)

101 
	#EXTI_Le2
 ((
ut32_t
)0x00004

	)

102 
	#EXTI_Le3
 ((
ut32_t
)0x00008

	)

103 
	#EXTI_Le4
 ((
ut32_t
)0x00010

	)

104 
	#EXTI_Le5
 ((
ut32_t
)0x00020

	)

105 
	#EXTI_Le6
 ((
ut32_t
)0x00040

	)

106 
	#EXTI_Le7
 ((
ut32_t
)0x00080

	)

107 
	#EXTI_Le8
 ((
ut32_t
)0x00100

	)

108 
	#EXTI_Le9
 ((
ut32_t
)0x00200

	)

109 
	#EXTI_Le10
 ((
ut32_t
)0x00400

	)

110 
	#EXTI_Le11
 ((
ut32_t
)0x00800

	)

111 
	#EXTI_Le12
 ((
ut32_t
)0x01000

	)

112 
	#EXTI_Le13
 ((
ut32_t
)0x02000

	)

113 
	#EXTI_Le14
 ((
ut32_t
)0x04000

	)

114 
	#EXTI_Le15
 ((
ut32_t
)0x08000

	)

115 
	#EXTI_Le16
 ((
ut32_t
)0x10000

	)

116 
	#EXTI_Le17
 ((
ut32_t
)0x20000

	)

117 
	#EXTI_Le18
 ((
ut32_t
)0x40000

	)

118 
	#EXTI_Le19
 ((
ut32_t
)0x80000

	)

119 
	#EXTI_Le20
 ((
ut32_t
)0x00100000

	)

120 
	#EXTI_Le21
 ((
ut32_t
)0x00200000

	)

121 
	#EXTI_Le22
 ((
ut32_t
)0x00400000

	)

123 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0xFF800000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

125 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
) || \

126 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

127 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

128 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

129 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

130 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

131 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

132 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

133 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

134 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
) || \

135 ((
LINE
=
EXTI_Le20
|| ((LINE=
EXTI_Le21
) ||\

136 ((
LINE
=
EXTI_Le22
))

	)

150 
EXTI_DeIn
();

153 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

154 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

155 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

158 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

159 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

160 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

161 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

163 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_flash.h

24 #ide
__STM32F4xx_FLASH_H


25 
	#__STM32F4xx_FLASH_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

48 
FLASH_BUSY
 = 1,

49 
FLASH_ERROR_PGS
,

50 
FLASH_ERROR_PGP
,

51 
FLASH_ERROR_PGA
,

52 
FLASH_ERROR_WRP
,

53 
FLASH_ERROR_PROGRAM
,

54 
FLASH_ERROR_OPERATION
,

55 
FLASH_COMPLETE


56 }
	tFLASH_Stus
;

67 
	#FLASH_Lcy_0
 ((
ut8_t
)0x0000

	)

68 
	#FLASH_Lcy_1
 ((
ut8_t
)0x0001

	)

69 
	#FLASH_Lcy_2
 ((
ut8_t
)0x0002

	)

70 
	#FLASH_Lcy_3
 ((
ut8_t
)0x0003

	)

71 
	#FLASH_Lcy_4
 ((
ut8_t
)0x0004

	)

72 
	#FLASH_Lcy_5
 ((
ut8_t
)0x0005

	)

73 
	#FLASH_Lcy_6
 ((
ut8_t
)0x0006

	)

74 
	#FLASH_Lcy_7
 ((
ut8_t
)0x0007

	)

76 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
) || \

77 ((
LATENCY
=
FLASH_Lcy_1
) || \

78 ((
LATENCY
=
FLASH_Lcy_2
) || \

79 ((
LATENCY
=
FLASH_Lcy_3
) || \

80 ((
LATENCY
=
FLASH_Lcy_4
) || \

81 ((
LATENCY
=
FLASH_Lcy_5
) || \

82 ((
LATENCY
=
FLASH_Lcy_6
) || \

83 ((
LATENCY
=
FLASH_Lcy_7
))

	)

91 
	#VޏgeRge_1
 ((
ut8_t
)0x00

	)

92 
	#VޏgeRge_2
 ((
ut8_t
)0x01

	)

93 
	#VޏgeRge_3
 ((
ut8_t
)0x02

	)

94 
	#VޏgeRge_4
 ((
ut8_t
)0x03

	)

96 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGE=
VޏgeRge_1
) || \

97 ((
RANGE
=
VޏgeRge_2
) || \

98 ((
RANGE
=
VޏgeRge_3
) || \

99 ((
RANGE
=
VޏgeRge_4
))

	)

107 
	#FLASH_Se_0
 ((
ut16_t
)0x0000

	)

108 
	#FLASH_Se_1
 ((
ut16_t
)0x0008

	)

109 
	#FLASH_Se_2
 ((
ut16_t
)0x0010

	)

110 
	#FLASH_Se_3
 ((
ut16_t
)0x0018

	)

111 
	#FLASH_Se_4
 ((
ut16_t
)0x0020

	)

112 
	#FLASH_Se_5
 ((
ut16_t
)0x0028

	)

113 
	#FLASH_Se_6
 ((
ut16_t
)0x0030

	)

114 
	#FLASH_Se_7
 ((
ut16_t
)0x0038

	)

115 
	#FLASH_Se_8
 ((
ut16_t
)0x0040

	)

116 
	#FLASH_Se_9
 ((
ut16_t
)0x0048

	)

117 
	#FLASH_Se_10
 ((
ut16_t
)0x0050

	)

118 
	#FLASH_Se_11
 ((
ut16_t
)0x0058

	)

119 
	#IS_FLASH_SECTOR
(
SECTOR
(((SECTOR=
FLASH_Se_0
|| ((SECTOR=
FLASH_Se_1
) ||\

120 ((
SECTOR
=
FLASH_Se_2
|| ((SECTOR=
FLASH_Se_3
) ||\

121 ((
SECTOR
=
FLASH_Se_4
|| ((SECTOR=
FLASH_Se_5
) ||\

122 ((
SECTOR
=
FLASH_Se_6
|| ((SECTOR=
FLASH_Se_7
) ||\

123 ((
SECTOR
=
FLASH_Se_8
|| ((SECTOR=
FLASH_Se_9
) ||\

124 ((
SECTOR
=
FLASH_Se_10
|| ((SECTOR=
FLASH_Se_11
))

	)

125 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) < 0x080FFFFF)) ||\

126 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS< 0x1FFF7A0F)))

	)

134 
	#OB_WRP_Se_0
 ((
ut32_t
)0x00000001

	)

135 
	#OB_WRP_Se_1
 ((
ut32_t
)0x00000002

	)

136 
	#OB_WRP_Se_2
 ((
ut32_t
)0x00000004

	)

137 
	#OB_WRP_Se_3
 ((
ut32_t
)0x00000008

	)

138 
	#OB_WRP_Se_4
 ((
ut32_t
)0x00000010

	)

139 
	#OB_WRP_Se_5
 ((
ut32_t
)0x00000020

	)

140 
	#OB_WRP_Se_6
 ((
ut32_t
)0x00000040

	)

141 
	#OB_WRP_Se_7
 ((
ut32_t
)0x00000080

	)

142 
	#OB_WRP_Se_8
 ((
ut32_t
)0x00000100

	)

143 
	#OB_WRP_Se_9
 ((
ut32_t
)0x00000200

	)

144 
	#OB_WRP_Se_10
 ((
ut32_t
)0x00000400

	)

145 
	#OB_WRP_Se_11
 ((
ut32_t
)0x00000800

	)

146 
	#OB_WRP_Se_A
 ((
ut32_t
)0x00000FFF

	)

148 
	#IS_OB_WRP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

156 
	#OB_RDP_Lev_0
 ((
ut8_t
)0xAA)

	)

157 
	#OB_RDP_Lev_1
 ((
ut8_t
)0x55)

	)

160 
	#IS_OB_RDP
(
LEVEL
(((LEVEL=
OB_RDP_Lev_0
)||\

161 ((
LEVEL
=
OB_RDP_Lev_1
))

	)

170 
	#OB_IWDG_SW
 ((
ut8_t
)0x20

	)

171 
	#OB_IWDG_HW
 ((
ut8_t
)0x00

	)

172 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

180 
	#OB_STOP_NoRST
 ((
ut8_t
)0x40

	)

181 
	#OB_STOP_RST
 ((
ut8_t
)0x00

	)

182 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

191 
	#OB_STDBY_NoRST
 ((
ut8_t
)0x80

	)

192 
	#OB_STDBY_RST
 ((
ut8_t
)0x00

	)

193 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

201 
	#OB_BOR_LEVEL3
 ((
ut8_t
)0x00

	)

202 
	#OB_BOR_LEVEL2
 ((
ut8_t
)0x04

	)

203 
	#OB_BOR_LEVEL1
 ((
ut8_t
)0x08

	)

204 
	#OB_BOR_OFF
 ((
ut8_t
)0x0C

	)

205 
	#IS_OB_BOR
(
LEVEL
(((LEVEL=
OB_BOR_LEVEL1
|| ((LEVEL=
OB_BOR_LEVEL2
) ||\

206 ((
LEVEL
=
OB_BOR_LEVEL3
|| ((LEVEL=
OB_BOR_OFF
))

	)

214 
	#FLASH_IT_EOP
 ((
ut32_t
)0x01000000

	)

215 
	#FLASH_IT_ERR
 ((
ut32_t
)0x02000000

	)

216 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFCFFFFFF=0x00000000&& ((IT!0x00000000))

	)

224 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000001

	)

225 
	#FLASH_FLAG_OPERR
 ((
ut32_t
)0x00000002

	)

226 
	#FLASH_FLAG_WRPERR
 ((
ut32_t
)0x00000010

	)

227 
	#FLASH_FLAG_PGAERR
 ((
ut32_t
)0x00000020

	)

228 
	#FLASH_FLAG_PGPERR
 ((
ut32_t
)0x00000040

	)

229 
	#FLASH_FLAG_PGSERR
 ((
ut32_t
)0x00000080

	)

230 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00010000

	)

231 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFF0C=0x00000000&& ((FLAG!0x00000000))

	)

232 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_EOP
|| ((FLAG=
FLASH_FLAG_OPERR
) || \

233 ((
FLAG
=
FLASH_FLAG_WRPERR
|| ((FLAG=
FLASH_FLAG_PGAERR
) || \

234 ((
FLAG
=
FLASH_FLAG_PGPERR
|| ((FLAG=
FLASH_FLAG_PGSERR
) || \

235 ((
FLAG
=
FLASH_FLAG_BSY
))

	)

243 
	#FLASH_PSIZE_BYTE
 ((
ut32_t
)0x00000000)

	)

244 
	#FLASH_PSIZE_HALF_WORD
 ((
ut32_t
)0x00000100)

	)

245 
	#FLASH_PSIZE_WORD
 ((
ut32_t
)0x00000200)

	)

246 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ut32_t
)0x00000300)

	)

247 
	#CR_PSIZE_MASK
 ((
ut32_t
)0xFFFFFCFF)

	)

255 
	#RDP_KEY
 ((
ut16_t
)0x00A5)

	)

256 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

257 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

258 
	#FLASH_OPT_KEY1
 ((
ut32_t
)0x08192A3B)

	)

259 
	#FLASH_OPT_KEY2
 ((
ut32_t
)0x4C5D6E7F)

	)

267 
	#ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

271 
	#OPTCR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C14)

	)

272 
	#OPTCR_BYTE1_ADDRESS
 ((
ut32_t
)0x40023C15)

	)

273 
	#OPTCR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C16)

	)

283 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

284 
FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
);

285 
FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
);

286 
FLASH_DaCacheCmd
(
FuniڮS
 
NewS
);

287 
FLASH_InruiCacheRet
();

288 
FLASH_DaCacheRet
();

291 
FLASH_Uock
();

292 
FLASH_Lock
();

293 
FLASH_Stus
 
FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
);

294 
FLASH_Stus
 
FLASH_EASes
(
ut8_t
 
VޏgeRge
);

295 
FLASH_Stus
 
FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
);

296 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

297 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

298 
FLASH_Stus
 
FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

301 
FLASH_OB_Uock
();

302 
FLASH_OB_Lock
();

303 
FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

304 
FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
);

305 
FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
);

306 
FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
);

307 
FLASH_Stus
 
FLASH_OB_Launch
();

308 
ut8_t
 
FLASH_OB_GUr
();

309 
ut16_t
 
FLASH_OB_GWRP
();

310 
FgStus
 
FLASH_OB_GRDP
();

311 
ut8_t
 
FLASH_OB_GBOR
();

314 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

315 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

316 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

317 
FLASH_Stus
 
FLASH_GStus
();

318 
FLASH_Stus
 
FLASH_WaFLaOti
();

320 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_fsmc.h

24 #ide
__STM32F4xx_FSMC_H


25 
	#__STM32F4xx_FSMC_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

49 
ut32_t
 
FSMC_AddssSupTime
;

54 
ut32_t
 
FSMC_AddssHdTime
;

59 
ut32_t
 
FSMC_DaSupTime
;

64 
ut32_t
 
FSMC_BusTuAroundDuti
;

69 
ut32_t
 
FSMC_CLKDivisi
;

73 
ut32_t
 
FSMC_DaLcy
;

81 
ut32_t
 
FSMC_AcssMode
;

83 }
	tFSMC_NORSRAMTimgInTyDef
;

90 
ut32_t
 
FSMC_Bk
;

93 
ut32_t
 
FSMC_DaAddssMux
;

97 
ut32_t
 
FSMC_MemyTy
;

101 
ut32_t
 
FSMC_MemyDaWidth
;

104 
ut32_t
 
FSMC_BurAcssMode
;

108 
ut32_t
 
FSMC_AsynchrousWa
;

112 
ut32_t
 
FSMC_WaSiglPެy
;

116 
ut32_t
 
FSMC_WpMode
;

120 
ut32_t
 
FSMC_WaSiglAive
;

125 
ut32_t
 
FSMC_WreOti
;

128 
ut32_t
 
FSMC_WaSigl
;

132 
ut32_t
 
FSMC_ExndedMode
;

135 
ut32_t
 
FSMC_WreBur
;

138 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_RdWreTimgSu
;

140 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_WreTimgSu
;

141 }
	tFSMC_NORSRAMInTyDef
;

148 
ut32_t
 
FSMC_SupTime
;

154 
ut32_t
 
FSMC_WaSupTime
;

160 
ut32_t
 
FSMC_HdSupTime
;

167 
ut32_t
 
FSMC_HiZSupTime
;

172 }
	tFSMC_NAND_PCCARDTimgInTyDef
;

179 
ut32_t
 
FSMC_Bk
;

182 
ut32_t
 
FSMC_Wau
;

185 
ut32_t
 
FSMC_MemyDaWidth
;

188 
ut32_t
 
FSMC_ECC
;

191 
ut32_t
 
FSMC_ECCPageSize
;

194 
ut32_t
 
FSMC_TCLRSupTime
;

198 
ut32_t
 
FSMC_TARSupTime
;

202 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

204 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

205 }
	tFSMC_NANDInTyDef
;

213 
ut32_t
 
FSMC_Wau
;

216 
ut32_t
 
FSMC_TCLRSupTime
;

220 
ut32_t
 
FSMC_TARSupTime
;

225 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

227 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

229 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_IOSTimgSu
;

230 }
	tFSMC_PCCARDInTyDef
;

241 
	#FSMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

242 
	#FSMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

243 
	#FSMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

244 
	#FSMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

252 
	#FSMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

253 
	#FSMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

261 
	#FSMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

266 
	#IS_FSMC_NORSRAM_BANK
(
BANK
(((BANK=
FSMC_Bk1_NORSRAM1
) || \

267 ((
BANK
=
FSMC_Bk1_NORSRAM2
) || \

268 ((
BANK
=
FSMC_Bk1_NORSRAM3
) || \

269 ((
BANK
=
FSMC_Bk1_NORSRAM4
))

	)

271 
	#IS_FSMC_NAND_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

272 ((
BANK
=
FSMC_Bk3_NAND
))

	)

274 
	#IS_FSMC_GETFLAG_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

275 ((
BANK
=
FSMC_Bk3_NAND
) || \

276 ((
BANK
=
FSMC_Bk4_PCCARD
))

	)

278 
	#IS_FSMC_IT_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

279 ((
BANK
=
FSMC_Bk3_NAND
) || \

280 ((
BANK
=
FSMC_Bk4_PCCARD
))

	)

290 
	#FSMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

291 
	#FSMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

292 
	#IS_FSMC_MUX
(
MUX
(((MUX=
FSMC_DaAddssMux_Dib
) || \

293 ((
MUX
=
FSMC_DaAddssMux_Eb
))

	)

302 
	#FSMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

303 
	#FSMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

304 
	#FSMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

305 
	#IS_FSMC_MEMORY
(
MEMORY
(((MEMORY=
FSMC_MemyTy_SRAM
) || \

306 ((
MEMORY
=
FSMC_MemyTy_PSRAM
)|| \

307 ((
MEMORY
=
FSMC_MemyTy_NOR
))

	)

316 
	#FSMC_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

317 
	#FSMC_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

318 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
) || \

319 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

	)

328 
	#FSMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

329 
	#FSMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

330 
	#IS_FSMC_BURSTMODE
(
STATE
(((STATE=
FSMC_BurAcssMode_Dib
) || \

331 ((
STATE
=
FSMC_BurAcssMode_Eb
))

	)

339 
	#FSMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

340 
	#FSMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

341 
	#IS_FSMC_ASYNWAIT
(
STATE
(((STATE=
FSMC_AsynchrousWa_Dib
) || \

342 ((
STATE
=
FSMC_AsynchrousWa_Eb
))

	)

350 
	#FSMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

351 
	#FSMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

352 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FSMC_WaSiglPެy_Low
) || \

353 ((
POLARITY
=
FSMC_WaSiglPެy_High
))

	)

361 
	#FSMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

362 
	#FSMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

363 
	#IS_FSMC_WRAP_MODE
(
MODE
(((MODE=
FSMC_WpMode_Dib
) || \

364 ((
MODE
=
FSMC_WpMode_Eb
))

	)

372 
	#FSMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

373 
	#FSMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

374 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FSMC_WaSiglAive_BefeWaS
) || \

375 ((
ACTIVE
=
FSMC_WaSiglAive_DurgWaS
))

	)

383 
	#FSMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

384 
	#FSMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

385 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FSMC_WreOti_Dib
) || \

386 ((
OPERATION
=
FSMC_WreOti_Eb
))

	)

394 
	#FSMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

395 
	#FSMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

396 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FSMC_WaSigl_Dib
) || \

397 ((
SIGNAL
=
FSMC_WaSigl_Eb
))

	)

405 
	#FSMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

406 
	#FSMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

408 
	#IS_FSMC_EXTENDED_MODE
(
MODE
(((MODE=
FSMC_ExndedMode_Dib
) || \

409 ((
MODE
=
FSMC_ExndedMode_Eb
))

	)

418 
	#FSMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

419 
	#FSMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

420 
	#IS_FSMC_WRITE_BURST
(
BURST
(((BURST=
FSMC_WreBur_Dib
) || \

421 ((
BURST
=
FSMC_WreBur_Eb
))

	)

429 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<0xF)

	)

437 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
((TIME<0xF)

	)

445 
	#IS_FSMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<0xFF))

	)

453 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
((TIME<0xF)

	)

461 
	#IS_FSMC_CLK_DIV
(
DIV
((DIV<0xF)

	)

469 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
((LATENCY<0xF)

	)

477 
	#FSMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

478 
	#FSMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

479 
	#FSMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

480 
	#FSMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

481 
	#IS_FSMC_ACCESS_MODE
(
MODE
(((MODE=
FSMC_AcssMode_A
) || \

482 ((
MODE
=
FSMC_AcssMode_B
) || \

483 ((
MODE
=
FSMC_AcssMode_C
) || \

484 ((
MODE
=
FSMC_AcssMode_D
))

	)

500 
	#FSMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

501 
	#FSMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

502 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FSMC_Wau_Dib
) || \

503 ((
FEATURE
=
FSMC_Wau_Eb
))

	)

512 
	#FSMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

513 
	#FSMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

514 
	#IS_FSMC_ECC_STATE
(
STATE
(((STATE=
FSMC_ECC_Dib
) || \

515 ((
STATE
=
FSMC_ECC_Eb
))

	)

523 
	#FSMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

524 
	#FSMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

525 
	#FSMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

526 
	#FSMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

527 
	#FSMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

528 
	#FSMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

529 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FSMC_ECCPageSize_256Bys
) || \

530 ((
SIZE
=
FSMC_ECCPageSize_512Bys
) || \

531 ((
SIZE
=
FSMC_ECCPageSize_1024Bys
) || \

532 ((
SIZE
=
FSMC_ECCPageSize_2048Bys
) || \

533 ((
SIZE
=
FSMC_ECCPageSize_4096Bys
) || \

534 ((
SIZE
=
FSMC_ECCPageSize_8192Bys
))

	)

542 
	#IS_FSMC_TCLR_TIME
(
TIME
((TIME<0xFF)

	)

550 
	#IS_FSMC_TAR_TIME
(
TIME
((TIME<0xFF)

	)

558 
	#IS_FSMC_SETUP_TIME
(
TIME
((TIME<0xFF)

	)

566 
	#IS_FSMC_WAIT_TIME
(
TIME
((TIME<0xFF)

	)

574 
	#IS_FSMC_HOLD_TIME
(
TIME
((TIME<0xFF)

	)

582 
	#IS_FSMC_HIZ_TIME
(
TIME
((TIME<0xFF)

	)

590 
	#FSMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

591 
	#FSMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

592 
	#FSMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

593 
	#IS_FSMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFC7=0x00000000&& ((IT!0x00000000))

	)

594 
	#IS_FSMC_GET_IT
(
IT
(((IT=
FSMC_IT_RisgEdge
) || \

595 ((
IT
=
FSMC_IT_Lev
) || \

596 ((
IT
=
FSMC_IT_FlgEdge
))

	)

604 
	#FSMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

605 
	#FSMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

606 
	#FSMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

607 
	#FSMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

608 
	#IS_FSMC_GET_FLAG
(
FLAG
(((FLAG=
FSMC_FLAG_RisgEdge
) || \

609 ((
FLAG
=
FSMC_FLAG_Lev
) || \

610 ((
FLAG
=
FSMC_FLAG_FlgEdge
) || \

611 ((
FLAG
=
FSMC_FLAG_FEMPT
))

	)

613 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

630 
FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
);

631 
FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

632 
FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

633 
FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

636 
FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
);

637 
FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

638 
FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

639 
FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

640 
FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

641 
ut32_t
 
FSMC_GECC
(ut32_
FSMC_Bk
);

644 
FSMC_PCCARDDeIn
();

645 
FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

646 
FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

647 
FSMC_PCCARDCmd
(
FuniڮS
 
NewS
);

650 
FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
);

651 
FgStus
 
FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

652 
FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

653 
ITStus
 
FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

654 
FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

656 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_gpio.h

24 #ide
__STM32F4xx_GPIO_H


25 
	#__STM32F4xx_GPIO_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

44 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

45 ((
PERIPH
=
GPIOB
) || \

46 ((
PERIPH
=
GPIOC
) || \

47 ((
PERIPH
=
GPIOD
) || \

48 ((
PERIPH
=
GPIOE
) || \

49 ((
PERIPH
=
GPIOF
) || \

50 ((
PERIPH
=
GPIOG
) || \

51 ((
PERIPH
=
GPIOH
) || \

52 ((
PERIPH
=
GPIOI
))

	)

59 
GPIO_Mode_IN
 = 0x00,

60 
GPIO_Mode_OUT
 = 0x01,

61 
GPIO_Mode_AF
 = 0x02,

62 
GPIO_Mode_AN
 = 0x03

63 }
	tGPIOMode_TyDef
;

64 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_IN
|| ((MODE=
GPIO_Mode_OUT
) || \

65 ((
MODE
=
GPIO_Mode_AF
)|| ((MODE=
GPIO_Mode_AN
))

	)

72 
GPIO_OTy_PP
 = 0x00,

73 
GPIO_OTy_OD
 = 0x01

74 }
	tGPIOOTy_TyDef
;

75 
	#IS_GPIO_OTYPE
(
OTYPE
(((OTYPE=
GPIO_OTy_PP
|| ((OTYPE=
GPIO_OTy_OD
))

	)

83 
GPIO_Sed_2MHz
 = 0x00,

84 
GPIO_Sed_25MHz
 = 0x01,

85 
GPIO_Sed_50MHz
 = 0x02,

86 
GPIO_Sed_100MHz
 = 0x03

87 }
	tGPIOSed_TyDef
;

88 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Sed_2MHz
|| ((SPEED=
GPIO_Sed_25MHz
) || \

89 ((
SPEED
=
GPIO_Sed_50MHz
)|| ((SPEED=
GPIO_Sed_100MHz
))

	)

96 
GPIO_PuPd_NOPULL
 = 0x00,

97 
GPIO_PuPd_UP
 = 0x01,

98 
GPIO_PuPd_DOWN
 = 0x02

99 }
	tGPIOPuPd_TyDef
;

100 
	#IS_GPIO_PUPD
(
PUPD
(((PUPD=
GPIO_PuPd_NOPULL
|| ((PUPD=
GPIO_PuPd_UP
) || \

101 ((
PUPD
=
GPIO_PuPd_DOWN
))

	)

108 
B_RESET
 = 0,

109 
B_SET


110 }
	tBAi
;

111 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

119 
ut32_t
 
GPIO_P
;

122 
GPIOMode_TyDef
 
GPIO_Mode
;

125 
GPIOSed_TyDef
 
GPIO_Sed
;

128 
GPIOOTy_TyDef
 
GPIO_OTy
;

131 
GPIOPuPd_TyDef
 
GPIO_PuPd
;

133 }
	tGPIO_InTyDef
;

144 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

145 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

146 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

147 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

148 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

149 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

150 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

151 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

152 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

153 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

154 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

155 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

156 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

157 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

158 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

159 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

160 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

162 
	#IS_GPIO_PIN
(
PIN
((((PIN& (
ut16_t
)0x00=0x00&& ((PIN!(ut16_t)0x00))

	)

163 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
) || \

164 ((
PIN
=
GPIO_P_1
) || \

165 ((
PIN
=
GPIO_P_2
) || \

166 ((
PIN
=
GPIO_P_3
) || \

167 ((
PIN
=
GPIO_P_4
) || \

168 ((
PIN
=
GPIO_P_5
) || \

169 ((
PIN
=
GPIO_P_6
) || \

170 ((
PIN
=
GPIO_P_7
) || \

171 ((
PIN
=
GPIO_P_8
) || \

172 ((
PIN
=
GPIO_P_9
) || \

173 ((
PIN
=
GPIO_P_10
) || \

174 ((
PIN
=
GPIO_P_11
) || \

175 ((
PIN
=
GPIO_P_12
) || \

176 ((
PIN
=
GPIO_P_13
) || \

177 ((
PIN
=
GPIO_P_14
) || \

178 ((
PIN
=
GPIO_P_15
))

	)

187 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

188 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

189 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

190 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

191 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

192 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

193 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

194 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

195 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

196 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

197 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

198 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

199 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

200 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

201 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

202 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

204 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
) || \

205 ((
PINSOURCE
=
GPIO_PSour1
) || \

206 ((
PINSOURCE
=
GPIO_PSour2
) || \

207 ((
PINSOURCE
=
GPIO_PSour3
) || \

208 ((
PINSOURCE
=
GPIO_PSour4
) || \

209 ((
PINSOURCE
=
GPIO_PSour5
) || \

210 ((
PINSOURCE
=
GPIO_PSour6
) || \

211 ((
PINSOURCE
=
GPIO_PSour7
) || \

212 ((
PINSOURCE
=
GPIO_PSour8
) || \

213 ((
PINSOURCE
=
GPIO_PSour9
) || \

214 ((
PINSOURCE
=
GPIO_PSour10
) || \

215 ((
PINSOURCE
=
GPIO_PSour11
) || \

216 ((
PINSOURCE
=
GPIO_PSour12
) || \

217 ((
PINSOURCE
=
GPIO_PSour13
) || \

218 ((
PINSOURCE
=
GPIO_PSour14
) || \

219 ((
PINSOURCE
=
GPIO_PSour15
))

	)

230 
	#GPIO_AF_RTC_50Hz
 ((
ut8_t
)0x00

	)

231 
	#GPIO_AF_MCO
 ((
ut8_t
)0x00

	)

232 
	#GPIO_AF_TAMPER
 ((
ut8_t
)0x00

	)

233 
	#GPIO_AF_SWJ
 ((
ut8_t
)0x00

	)

234 
	#GPIO_AF_TRACE
 ((
ut8_t
)0x00

	)

239 
	#GPIO_AF_TIM1
 ((
ut8_t
)0x01

	)

240 
	#GPIO_AF_TIM2
 ((
ut8_t
)0x01

	)

245 
	#GPIO_AF_TIM3
 ((
ut8_t
)0x02

	)

246 
	#GPIO_AF_TIM4
 ((
ut8_t
)0x02

	)

247 
	#GPIO_AF_TIM5
 ((
ut8_t
)0x02

	)

252 
	#GPIO_AF_TIM8
 ((
ut8_t
)0x03

	)

253 
	#GPIO_AF_TIM9
 ((
ut8_t
)0x03

	)

254 
	#GPIO_AF_TIM10
 ((
ut8_t
)0x03

	)

255 
	#GPIO_AF_TIM11
 ((
ut8_t
)0x03

	)

260 
	#GPIO_AF_I2C1
 ((
ut8_t
)0x04

	)

261 
	#GPIO_AF_I2C2
 ((
ut8_t
)0x04

	)

262 
	#GPIO_AF_I2C3
 ((
ut8_t
)0x04

	)

267 
	#GPIO_AF_SPI1
 ((
ut8_t
)0x05

	)

268 
	#GPIO_AF_SPI2
 ((
ut8_t
)0x05

	)

273 
	#GPIO_AF_SPI3
 ((
ut8_t
)0x06

	)

278 
	#GPIO_AF_USART1
 ((
ut8_t
)0x07

	)

279 
	#GPIO_AF_USART2
 ((
ut8_t
)0x07

	)

280 
	#GPIO_AF_USART3
 ((
ut8_t
)0x07

	)

281 
	#GPIO_AF_I2S3ext
 ((
ut8_t
)0x07

	)

286 
	#GPIO_AF_UART4
 ((
ut8_t
)0x08

	)

287 
	#GPIO_AF_UART5
 ((
ut8_t
)0x08

	)

288 
	#GPIO_AF_USART6
 ((
ut8_t
)0x08

	)

293 
	#GPIO_AF_CAN1
 ((
ut8_t
)0x09

	)

294 
	#GPIO_AF_CAN2
 ((
ut8_t
)0x09

	)

295 
	#GPIO_AF_TIM12
 ((
ut8_t
)0x09

	)

296 
	#GPIO_AF_TIM13
 ((
ut8_t
)0x09

	)

297 
	#GPIO_AF_TIM14
 ((
ut8_t
)0x09

	)

302 
	#GPIO_AF_OTG_FS
 ((
ut8_t
)0xA

	)

303 
	#GPIO_AF_OTG_HS
 ((
ut8_t
)0xA

	)

308 
	#GPIO_AF_ETH
 ((
ut8_t
)0x0B

	)

313 
	#GPIO_AF_FSMC
 ((
ut8_t
)0xC

	)

314 
	#GPIO_AF_OTG_HS_FS
 ((
ut8_t
)0xC

	)

315 
	#GPIO_AF_SDIO
 ((
ut8_t
)0xC

	)

320 
	#GPIO_AF_DCMI
 ((
ut8_t
)0x0D

	)

325 
	#GPIO_AF_EVENTOUT
 ((
ut8_t
)0x0F

	)

327 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
) || \

328 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

329 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

330 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

331 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

332 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

333 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

334 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

335 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

336 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

337 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

338 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

339 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

340 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

341 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

342 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_FSMC
) || \

343 ((
AF
=
GPIO_AF_OTG_HS_FS
|| ((AF=
GPIO_AF_SDIO
) || \

344 ((
AF
=
GPIO_AF_DCMI
|| ((AF=
GPIO_AF_EVENTOUT
))

	)

353 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

355 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

356 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

357 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

371 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

374 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

375 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

376 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

379 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

380 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

381 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

382 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

383 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

384 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

385 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

386 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

387 
GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

390 
GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
);

392 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_hash.h

24 #ide
__STM32F4xx_HASH_H


25 
	#__STM32F4xx_HASH_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

49 
ut32_t
 
HASH_AlgoSei
;

51 
ut32_t
 
HASH_AlgoMode
;

53 
ut32_t
 
HASH_DaTy
;

56 
ut32_t
 
HASH_HMACKeyTy
;

58 }
	tHASH_InTyDef
;

65 
ut32_t
 
Da
[5];

67 } 
	tHASH_MsgDige
;

74 
ut32_t
 
HASH_IMR
;

75 
ut32_t
 
HASH_STR
;

76 
ut32_t
 
HASH_CR
;

77 
ut32_t
 
HASH_CSR
[51];

78 }
	tHASH_Cڋxt
;

89 
	#HASH_AlgoSei_SHA1
 ((
ut16_t
)0x0000

	)

90 
	#HASH_AlgoSei_MD5
 ((
ut16_t
)0x0080

	)

92 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
(((ALGOSELECTION=
HASH_AlgoSei_SHA1
) || \

93 ((
ALGOSELECTION
=
HASH_AlgoSei_MD5
))

	)

101 
	#HASH_AlgoMode_HASH
 ((
ut16_t
)0x0000

	)

102 
	#HASH_AlgoMode_HMAC
 ((
ut16_t
)0x0040

	)

104 
	#IS_HASH_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
HASH_AlgoMode_HASH
) || \

105 ((
ALGOMODE
=
HASH_AlgoMode_HMAC
))

	)

113 
	#HASH_DaTy_32b
 ((
ut16_t
)0x0000)

	)

114 
	#HASH_DaTy_16b
 ((
ut16_t
)0x0010)

	)

115 
	#HASH_DaTy_8b
 ((
ut16_t
)0x0020)

	)

116 
	#HASH_DaTy_1b
 ((
ut16_t
)0x0030)

	)

118 
	#IS_HASH_DATATYPE
(
DATATYPE
(((DATATYPE=
HASH_DaTy_32b
)|| \

119 ((
DATATYPE
=
HASH_DaTy_16b
)|| \

120 ((
DATATYPE
=
HASH_DaTy_8b
)|| \

121 ((
DATATYPE
=
HASH_DaTy_1b
))

	)

129 
	#HASH_HMACKeyTy_ShtKey
 ((
ut32_t
)0x00000000

	)

130 
	#HASH_HMACKeyTy_LgKey
 ((
ut32_t
)0x00010000

	)

132 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
(((KEYTYPE=
HASH_HMACKeyTy_ShtKey
) || \

133 ((
KEYTYPE
=
HASH_HMACKeyTy_LgKey
))

	)

141 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
((VALIDBITS<0x1F)

	)

150 
	#HASH_IT_DINI
 ((
ut8_t
)0x01

	)

151 
	#HASH_IT_DCI
 ((
ut8_t
)0x02

	)

153 
	#IS_HASH_IT
(
IT
((((IT& (
ut8_t
)0xFC=0x00&& ((IT!0x00))

	)

154 
	#IS_HASH_GET_IT
(
IT
(((IT=
HASH_IT_DINI
|| ((IT=
HASH_IT_DCI
))

	)

163 
	#HASH_FLAG_DINIS
 ((
ut16_t
)0x0001

	)

164 
	#HASH_FLAG_DCIS
 ((
ut16_t
)0x0002

	)

165 
	#HASH_FLAG_DMAS
 ((
ut16_t
)0x0004

	)

166 
	#HASH_FLAG_BUSY
 ((
ut16_t
)0x0008

	)

167 
	#HASH_FLAG_DINNE
 ((
ut16_t
)0x1000

	)

169 
	#IS_HASH_GET_FLAG
(
FLAG
(((FLAG=
HASH_FLAG_DINIS
) || \

170 ((
FLAG
=
HASH_FLAG_DCIS
) || \

171 ((
FLAG
=
HASH_FLAG_DMAS
) || \

172 ((
FLAG
=
HASH_FLAG_BUSY
) || \

173 ((
FLAG
=
HASH_FLAG_DINNE
))

	)

175 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAG=
HASH_FLAG_DINIS
) || \

176 ((
FLAG
=
HASH_FLAG_DCIS
))

	)

190 
HASH_DeIn
();

193 
HASH_In
(
HASH_InTyDef
* 
HASH_InSu
);

194 
HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
);

195 
HASH_Ret
();

198 
HASH_DaIn
(
ut32_t
 
Da
);

199 
ut8_t
 
HASH_GInFIFOWdsNbr
();

200 
HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
);

201 
HASH_SDige
();

202 
HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
);

205 
HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
);

206 
HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
);

209 
HASH_DMACmd
(
FuniڮS
 
NewS
);

212 
HASH_ITCfig
(
ut8_t
 
HASH_IT
, 
FuniڮS
 
NewS
);

213 
FgStus
 
HASH_GFgStus
(
ut16_t
 
HASH_FLAG
);

214 
HASH_CˬFg
(
ut16_t
 
HASH_FLAG
);

215 
ITStus
 
HASH_GITStus
(
ut8_t
 
HASH_IT
);

216 
HASH_CˬITPdgB
(
ut8_t
 
HASH_IT
);

219 
EStus
 
HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20]);

220 
EStus
 
HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

221 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

222 
ut8_t
 
Ouut
[20]);

225 
EStus
 
HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16]);

226 
EStus
 
HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

227 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

228 
ut8_t
 
Ouut
[16]);

230 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_i2c.h

24 #ide
__STM32F4xx_I2C_H


25 
	#__STM32F4xx_I2C_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
ut32_t
 
I2C_ClockSed
;

53 
ut16_t
 
I2C_Mode
;

56 
ut16_t
 
I2C_DutyCye
;

59 
ut16_t
 
I2C_OwnAddss1
;

62 
ut16_t
 
I2C_Ack
;

65 
ut16_t
 
I2C_AcknowdgedAddss
;

67 }
	tI2C_InTyDef
;

76 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
) || \

77 ((
PERIPH
=
I2C2
) || \

78 ((
PERIPH
=
I2C3
))

	)

83 
	#I2C_Mode_I2C
 ((
ut16_t
)0x0000)

	)

84 
	#I2C_Mode_SMBusDevi
 ((
ut16_t
)0x0002)

	)

85 
	#I2C_Mode_SMBusHo
 ((
ut16_t
)0x000A)

	)

86 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
) || \

87 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

88 ((
MODE
=
I2C_Mode_SMBusHo
))

	)

97 
	#I2C_DutyCye_16_9
 ((
ut16_t
)0x4000

	)

98 
	#I2C_DutyCye_2
 ((
ut16_t
)0xBFFF

	)

99 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
) || \

100 ((
CYCLE
=
I2C_DutyCye_2
))

	)

109 
	#I2C_Ack_Eb
 ((
ut16_t
)0x0400)

	)

110 
	#I2C_Ack_Dib
 ((
ut16_t
)0x0000)

	)

111 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
) || \

112 ((
STATE
=
I2C_Ack_Dib
))

	)

121 
	#I2C_Dei_Tnsmr
 ((
ut8_t
)0x00)

	)

122 
	#I2C_Dei_Reiv
 ((
ut8_t
)0x01)

	)

123 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
) || \

124 ((
DIRECTION
=
I2C_Dei_Reiv
))

	)

133 
	#I2C_AcknowdgedAddss_7b
 ((
ut16_t
)0x4000)

	)

134 
	#I2C_AcknowdgedAddss_10b
 ((
ut16_t
)0xC000)

	)

135 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
) || \

136 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

	)

145 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

146 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

147 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

148 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

149 
	#I2C_Regi_DR
 ((
ut8_t
)0x10)

	)

150 
	#I2C_Regi_SR1
 ((
ut8_t
)0x14)

	)

151 
	#I2C_Regi_SR2
 ((
ut8_t
)0x18)

	)

152 
	#I2C_Regi_CCR
 ((
ut8_t
)0x1C)

	)

153 
	#I2C_Regi_TRISE
 ((
ut8_t
)0x20)

	)

154 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
) || \

155 ((
REGISTER
=
I2C_Regi_CR2
) || \

156 ((
REGISTER
=
I2C_Regi_OAR1
) || \

157 ((
REGISTER
=
I2C_Regi_OAR2
) || \

158 ((
REGISTER
=
I2C_Regi_DR
) || \

159 ((
REGISTER
=
I2C_Regi_SR1
) || \

160 ((
REGISTER
=
I2C_Regi_SR2
) || \

161 ((
REGISTER
=
I2C_Regi_CCR
) || \

162 ((
REGISTER
=
I2C_Regi_TRISE
))

	)

171 
	#I2C_NACKPosi_Next
 ((
ut16_t
)0x0800)

	)

172 
	#I2C_NACKPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

173 
	#IS_I2C_NACK_POSITION
(
POSITION
(((POSITION=
I2C_NACKPosi_Next
) || \

174 ((
POSITION
=
I2C_NACKPosi_Cut
))

	)

183 
	#I2C_SMBusA˹_Low
 ((
ut16_t
)0x2000)

	)

184 
	#I2C_SMBusA˹_High
 ((
ut16_t
)0xDFFF)

	)

185 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
) || \

186 ((
ALERT
=
I2C_SMBusA˹_High
))

	)

195 
	#I2C_PECPosi_Next
 ((
ut16_t
)0x0800)

	)

196 
	#I2C_PECPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

197 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
) || \

198 ((
POSITION
=
I2C_PECPosi_Cut
))

	)

207 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

208 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

209 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

210 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xF8FF=0x00&& ((IT!0x00))

	)

219 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

220 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

221 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

222 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

223 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

224 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

225 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

226 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

227 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

228 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

229 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

230 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

231 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

232 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

234 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut16_t
)0x20FF=0x00&& ((IT!(ut16_t)0x00))

	)

236 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
) || \

237 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

238 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

239 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

240 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

241 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

242 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

	)

255 
	#I2C_FLAG_DUALF
 ((
ut32_t
)0x00800000)

	)

256 
	#I2C_FLAG_SMBHOST
 ((
ut32_t
)0x00400000)

	)

257 
	#I2C_FLAG_SMBDEFAULT
 ((
ut32_t
)0x00200000)

	)

258 
	#I2C_FLAG_GENCALL
 ((
ut32_t
)0x00100000)

	)

259 
	#I2C_FLAG_TRA
 ((
ut32_t
)0x00040000)

	)

260 
	#I2C_FLAG_BUSY
 ((
ut32_t
)0x00020000)

	)

261 
	#I2C_FLAG_MSL
 ((
ut32_t
)0x00010000)

	)

267 
	#I2C_FLAG_SMBALERT
 ((
ut32_t
)0x10008000)

	)

268 
	#I2C_FLAG_TIMEOUT
 ((
ut32_t
)0x10004000)

	)

269 
	#I2C_FLAG_PECERR
 ((
ut32_t
)0x10001000)

	)

270 
	#I2C_FLAG_OVR
 ((
ut32_t
)0x10000800)

	)

271 
	#I2C_FLAG_AF
 ((
ut32_t
)0x10000400)

	)

272 
	#I2C_FLAG_ARLO
 ((
ut32_t
)0x10000200)

	)

273 
	#I2C_FLAG_BERR
 ((
ut32_t
)0x10000100)

	)

274 
	#I2C_FLAG_TXE
 ((
ut32_t
)0x10000080)

	)

275 
	#I2C_FLAG_RXNE
 ((
ut32_t
)0x10000040)

	)

276 
	#I2C_FLAG_STOPF
 ((
ut32_t
)0x10000010)

	)

277 
	#I2C_FLAG_ADD10
 ((
ut32_t
)0x10000008)

	)

278 
	#I2C_FLAG_BTF
 ((
ut32_t
)0x10000004)

	)

279 
	#I2C_FLAG_ADDR
 ((
ut32_t
)0x10000002)

	)

280 
	#I2C_FLAG_SB
 ((
ut32_t
)0x10000001)

	)

282 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0x20FF=0x00&& ((FLAG!(ut16_t)0x00))

	)

284 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
) || \

285 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

286 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

287 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

288 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

289 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

290 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

291 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

292 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

293 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

294 ((
FLAG
=
I2C_FLAG_SB
))

	)

318 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ut32_t
)0x00030001

	)

346 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ut32_t
)0x00070082

	)

347 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ut32_t
)0x00030002

	)

349 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ut32_t
)0x00030008

	)

382 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ut32_t
)0x00030040

	)

386 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ut32_t
)0x00070080

	)

388 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ut32_t
)0x00070084

	)

425 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ut32_t
)0x00020002

	)

426 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ut32_t
)0x00060082

	)

429 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00820000

	)

430 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00860080

	)

433 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ut32_t
)0x00120000

	)

464 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ut32_t
)0x00020040

	)

466 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ut32_t
)0x00000010

	)

470 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ut32_t
)0x00060084

	)

471 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ut32_t
)0x00060080

	)

473 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ut32_t
)0x00000400

	)

481 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

482 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

483 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

484 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

485 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

486 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

487 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

488 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

489 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

490 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

491 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

492 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

493 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

494 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

495 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

496 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

497 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

498 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

499 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

500 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

509 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

518 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

531 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

534 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

535 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

536 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

537 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

538 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

539 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

540 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

541 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
);

542 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

543 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

544 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

545 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

546 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
);

547 
I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
);

548 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
);

549 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

552 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

553 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

556 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

557 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
);

558 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

559 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

562 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

563 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

566 
ut16_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

567 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

659 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

665 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

671 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

674 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

675 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

676 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

678 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_iwdg.h

24 #ide
__STM32F4xx_IWDG_H


25 
	#__STM32F4xx_IWDG_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

52 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

53 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

54 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
) || \

55 ((
ACCESS
=
IWDG_WreAcss_Dib
))

	)

63 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

64 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

65 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

66 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

67 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

68 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

69 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

70 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
) || \

71 ((
PRESCALER
=
IWDG_Psr_8
) || \

72 ((
PRESCALER
=
IWDG_Psr_16
) || \

73 ((
PRESCALER
=
IWDG_Psr_32
) || \

74 ((
PRESCALER
=
IWDG_Psr_64
) || \

75 ((
PRESCALER
=
IWDG_Psr_128
)|| \

76 ((
PRESCALER
=
IWDG_Psr_256
))

	)

84 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

85 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

86 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

87 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

100 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

101 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

102 
IWDG_SRd
(
ut16_t
 
Rd
);

103 
IWDG_RdCou
();

106 
IWDG_Eb
();

109 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

111 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_pwr.h

24 #ide
__STM32F4xx_PWR_H


25 
	#__STM32F4xx_PWR_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

53 
	#PWR_PVDLev_0
 
PWR_CR_PLS_LEV0


	)

54 
	#PWR_PVDLev_1
 
PWR_CR_PLS_LEV1


	)

55 
	#PWR_PVDLev_2
 
PWR_CR_PLS_LEV2


	)

56 
	#PWR_PVDLev_3
 
PWR_CR_PLS_LEV3


	)

57 
	#PWR_PVDLev_4
 
PWR_CR_PLS_LEV4


	)

58 
	#PWR_PVDLev_5
 
PWR_CR_PLS_LEV5


	)

59 
	#PWR_PVDLev_6
 
PWR_CR_PLS_LEV6


	)

60 
	#PWR_PVDLev_7
 
PWR_CR_PLS_LEV7


	)

62 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_0
|| ((LEVEL=
PWR_PVDLev_1
)|| \

63 ((
LEVEL
=
PWR_PVDLev_2
|| ((LEVEL=
PWR_PVDLev_3
)|| \

64 ((
LEVEL
=
PWR_PVDLev_4
|| ((LEVEL=
PWR_PVDLev_5
)|| \

65 ((
LEVEL
=
PWR_PVDLev_6
|| ((LEVEL=
PWR_PVDLev_7
))

	)

75 
	#PWR_Regut_ON
 ((
ut32_t
)0x00000000)

	)

76 
	#PWR_Regut_LowPow
 
PWR_CR_LPDS


	)

77 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_Regut_ON
) || \

78 ((
REGULATOR
=
PWR_Regut_LowPow
))

	)

87 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

88 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

89 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

95 
	#PWR_Regut_Vޏge_S1
 ((
ut32_t
)0x00004000)

	)

96 
	#PWR_Regut_Vޏge_S2
 ((
ut32_t
)0x00000000)

	)

97 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
(((VOLTAGE=
PWR_Regut_Vޏge_S1
|| ((VOLTAGE=
PWR_Regut_Vޏge_S2
))

	)

107 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

108 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

109 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

110 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

111 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

116 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

121 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

122 ((
FLAG
=
PWR_FLAG_PVDO
|| ((FLAG=
PWR_FLAG_BRR
) || \

123 ((
FLAG
=
PWR_FLAG_VOSRDY
))

	)

125 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
))

	)

138 
PWR_DeIn
();

141 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

144 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

145 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

148 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

151 
PWR_BackupRegutCmd
(
FuniڮS
 
NewS
);

152 
PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
);

155 
PWR_FshPowDownCmd
(
FuniڮS
 
NewS
);

158 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

159 
PWR_ESTANDBYMode
();

162 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

163 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

165 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_rcc.h

23 #ide
__STM32F4xx_RCC_H


24 
	#__STM32F4xx_RCC_H


	)

26 #ifde
__lulus


31 
	~"m32f4xx.h
"

44 
ut32_t
 
SYSCLK_Fqucy
;

45 
ut32_t
 
HCLK_Fqucy
;

46 
ut32_t
 
PCLK1_Fqucy
;

47 
ut32_t
 
PCLK2_Fqucy
;

48 }
	tRCC_ClocksTyDef
;

59 
	#RCC_HSE_OFF
 ((
ut8_t
)0x00)

	)

60 
	#RCC_HSE_ON
 ((
ut8_t
)0x01)

	)

61 
	#RCC_HSE_Byss
 ((
ut8_t
)0x05)

	)

62 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
) || \

63 ((
HSE
=
RCC_HSE_Byss
))

	)

71 
	#RCC_PLLSour_HSI
 ((
ut32_t
)0x00000000)

	)

72 
	#RCC_PLLSour_HSE
 ((
ut32_t
)0x00400000)

	)

73 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI
) || \

74 ((
SOURCE
=
RCC_PLLSour_HSE
))

	)

75 
	#IS_RCC_PLLM_VALUE
(
VALUE
((VALUE<63)

	)

76 
	#IS_RCC_PLLN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

77 
	#IS_RCC_PLLP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

78 
	#IS_RCC_PLLQ_VALUE
(
VALUE
((4 <(VALUE)&& ((VALUE<15))

	)

80 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

81 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

89 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

90 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

91 
	#RCC_SYSCLKSour_PLLCLK
 ((
ut32_t
)0x00000002)

	)

92 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

93 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

94 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

	)

102 
	#RCC_SYSCLK_Div1
 ((
ut32_t
)0x00000000)

	)

103 
	#RCC_SYSCLK_Div2
 ((
ut32_t
)0x00000080)

	)

104 
	#RCC_SYSCLK_Div4
 ((
ut32_t
)0x00000090)

	)

105 
	#RCC_SYSCLK_Div8
 ((
ut32_t
)0x000000A0)

	)

106 
	#RCC_SYSCLK_Div16
 ((
ut32_t
)0x000000B0)

	)

107 
	#RCC_SYSCLK_Div64
 ((
ut32_t
)0x000000C0)

	)

108 
	#RCC_SYSCLK_Div128
 ((
ut32_t
)0x000000D0)

	)

109 
	#RCC_SYSCLK_Div256
 ((
ut32_t
)0x000000E0)

	)

110 
	#RCC_SYSCLK_Div512
 ((
ut32_t
)0x000000F0)

	)

111 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
) || \

112 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

113 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

114 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

115 ((
HCLK
=
RCC_SYSCLK_Div512
))

	)

123 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

124 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00001000)

	)

125 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00001400)

	)

126 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00001800)

	)

127 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00001C00)

	)

128 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
) || \

129 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

130 ((
PCLK
=
RCC_HCLK_Div16
))

	)

138 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

139 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

140 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

141 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

142 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

143 
	#RCC_IT_PLLI2SRDY
 ((
ut8_t
)0x20)

	)

144 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

145 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0xC0=0x00&& ((IT!0x00))

	)

146 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

147 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

148 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

149 ((
IT
=
RCC_IT_PLLI2SRDY
))

	)

150 
	#IS_RCC_CLEAR_IT
(
IT
((((IT& (
ut8_t
)0x40=0x00&& ((IT!0x00))

	)

158 
	#RCC_LSE_OFF
 ((
ut8_t
)0x00)

	)

159 
	#RCC_LSE_ON
 ((
ut8_t
)0x01)

	)

160 
	#RCC_LSE_Byss
 ((
ut8_t
)0x04)

	)

161 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
) || \

162 ((
LSE
=
RCC_LSE_Byss
))

	)

170 
	#RCC_RTCCLKSour_LSE
 ((
ut32_t
)0x00000100)

	)

171 
	#RCC_RTCCLKSour_LSI
 ((
ut32_t
)0x00000200)

	)

172 
	#RCC_RTCCLKSour_HSE_Div2
 ((
ut32_t
)0x00020300)

	)

173 
	#RCC_RTCCLKSour_HSE_Div3
 ((
ut32_t
)0x00030300)

	)

174 
	#RCC_RTCCLKSour_HSE_Div4
 ((
ut32_t
)0x00040300)

	)

175 
	#RCC_RTCCLKSour_HSE_Div5
 ((
ut32_t
)0x00050300)

	)

176 
	#RCC_RTCCLKSour_HSE_Div6
 ((
ut32_t
)0x00060300)

	)

177 
	#RCC_RTCCLKSour_HSE_Div7
 ((
ut32_t
)0x00070300)

	)

178 
	#RCC_RTCCLKSour_HSE_Div8
 ((
ut32_t
)0x00080300)

	)

179 
	#RCC_RTCCLKSour_HSE_Div9
 ((
ut32_t
)0x00090300)

	)

180 
	#RCC_RTCCLKSour_HSE_Div10
 ((
ut32_t
)0x000A0300)

	)

181 
	#RCC_RTCCLKSour_HSE_Div11
 ((
ut32_t
)0x000B0300)

	)

182 
	#RCC_RTCCLKSour_HSE_Div12
 ((
ut32_t
)0x000C0300)

	)

183 
	#RCC_RTCCLKSour_HSE_Div13
 ((
ut32_t
)0x000D0300)

	)

184 
	#RCC_RTCCLKSour_HSE_Div14
 ((
ut32_t
)0x000E0300)

	)

185 
	#RCC_RTCCLKSour_HSE_Div15
 ((
ut32_t
)0x000F0300)

	)

186 
	#RCC_RTCCLKSour_HSE_Div16
 ((
ut32_t
)0x00100300)

	)

187 
	#RCC_RTCCLKSour_HSE_Div17
 ((
ut32_t
)0x00110300)

	)

188 
	#RCC_RTCCLKSour_HSE_Div18
 ((
ut32_t
)0x00120300)

	)

189 
	#RCC_RTCCLKSour_HSE_Div19
 ((
ut32_t
)0x00130300)

	)

190 
	#RCC_RTCCLKSour_HSE_Div20
 ((
ut32_t
)0x00140300)

	)

191 
	#RCC_RTCCLKSour_HSE_Div21
 ((
ut32_t
)0x00150300)

	)

192 
	#RCC_RTCCLKSour_HSE_Div22
 ((
ut32_t
)0x00160300)

	)

193 
	#RCC_RTCCLKSour_HSE_Div23
 ((
ut32_t
)0x00170300)

	)

194 
	#RCC_RTCCLKSour_HSE_Div24
 ((
ut32_t
)0x00180300)

	)

195 
	#RCC_RTCCLKSour_HSE_Div25
 ((
ut32_t
)0x00190300)

	)

196 
	#RCC_RTCCLKSour_HSE_Div26
 ((
ut32_t
)0x001A0300)

	)

197 
	#RCC_RTCCLKSour_HSE_Div27
 ((
ut32_t
)0x001B0300)

	)

198 
	#RCC_RTCCLKSour_HSE_Div28
 ((
ut32_t
)0x001C0300)

	)

199 
	#RCC_RTCCLKSour_HSE_Div29
 ((
ut32_t
)0x001D0300)

	)

200 
	#RCC_RTCCLKSour_HSE_Div30
 ((
ut32_t
)0x001E0300)

	)

201 
	#RCC_RTCCLKSour_HSE_Div31
 ((
ut32_t
)0x001F0300)

	)

202 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
) || \

203 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

204 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div2
) || \

205 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div3
) || \

206 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div4
) || \

207 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div5
) || \

208 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div6
) || \

209 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div7
) || \

210 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div8
) || \

211 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div9
) || \

212 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div10
) || \

213 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div11
) || \

214 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div12
) || \

215 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div13
) || \

216 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div14
) || \

217 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div15
) || \

218 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div16
) || \

219 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div17
) || \

220 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div18
) || \

221 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div19
) || \

222 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div20
) || \

223 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div21
) || \

224 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div22
) || \

225 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div23
) || \

226 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div24
) || \

227 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div25
) || \

228 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div26
) || \

229 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div27
) || \

230 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div28
) || \

231 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div29
) || \

232 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div30
) || \

233 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div31
))

	)

241 
	#RCC_I2S2CLKSour_PLLI2S
 ((
ut8_t
)0x00)

	)

242 
	#RCC_I2S2CLKSour_Ext
 ((
ut8_t
)0x01)

	)

244 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_PLLI2S
|| ((SOURCE=
RCC_I2S2CLKSour_Ext
))

	)

252 
	#RCC_AHB1Ph_GPIOA
 ((
ut32_t
)0x00000001)

	)

253 
	#RCC_AHB1Ph_GPIOB
 ((
ut32_t
)0x00000002)

	)

254 
	#RCC_AHB1Ph_GPIOC
 ((
ut32_t
)0x00000004)

	)

255 
	#RCC_AHB1Ph_GPIOD
 ((
ut32_t
)0x00000008)

	)

256 
	#RCC_AHB1Ph_GPIOE
 ((
ut32_t
)0x00000010)

	)

257 
	#RCC_AHB1Ph_GPIOF
 ((
ut32_t
)0x00000020)

	)

258 
	#RCC_AHB1Ph_GPIOG
 ((
ut32_t
)0x00000040)

	)

259 
	#RCC_AHB1Ph_GPIOH
 ((
ut32_t
)0x00000080)

	)

260 
	#RCC_AHB1Ph_GPIOI
 ((
ut32_t
)0x00000100)

	)

261 
	#RCC_AHB1Ph_CRC
 ((
ut32_t
)0x00001000)

	)

262 
	#RCC_AHB1Ph_FLITF
 ((
ut32_t
)0x00008000)

	)

263 
	#RCC_AHB1Ph_SRAM1
 ((
ut32_t
)0x00010000)

	)

264 
	#RCC_AHB1Ph_SRAM2
 ((
ut32_t
)0x00020000)

	)

265 
	#RCC_AHB1Ph_BKPSRAM
 ((
ut32_t
)0x00040000)

	)

266 
	#RCC_AHB1Ph_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

267 
	#RCC_AHB1Ph_DMA1
 ((
ut32_t
)0x00200000)

	)

268 
	#RCC_AHB1Ph_DMA2
 ((
ut32_t
)0x00400000)

	)

269 
	#RCC_AHB1Ph_ETH_MAC
 ((
ut32_t
)0x02000000)

	)

270 
	#RCC_AHB1Ph_ETH_MAC_Tx
 ((
ut32_t
)0x04000000)

	)

271 
	#RCC_AHB1Ph_ETH_MAC_Rx
 ((
ut32_t
)0x08000000)

	)

272 
	#RCC_AHB1Ph_ETH_MAC_PTP
 ((
ut32_t
)0x10000000)

	)

273 
	#RCC_AHB1Ph_OTG_HS
 ((
ut32_t
)0x20000000)

	)

274 
	#RCC_AHB1Ph_OTG_HS_ULPI
 ((
ut32_t
)0x40000000)

	)

275 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
((((PERIPH& 0x818BEE00=0x00&& ((PERIPH!0x00))

	)

276 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xDD9FEE00=0x00&& ((PERIPH!0x00))

	)

277 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
((((PERIPH& 0x81986E00=0x00&& ((PERIPH!0x00))

	)

285 
	#RCC_AHB2Ph_DCMI
 ((
ut32_t
)0x00000001)

	)

286 
	#RCC_AHB2Ph_CRYP
 ((
ut32_t
)0x00000010)

	)

287 
	#RCC_AHB2Ph_HASH
 ((
ut32_t
)0x00000020)

	)

288 
	#RCC_AHB2Ph_RNG
 ((
ut32_t
)0x00000040)

	)

289 
	#RCC_AHB2Ph_OTG_FS
 ((
ut32_t
)0x00000080)

	)

290 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFF0E=0x00&& ((PERIPH!0x00))

	)

298 
	#RCC_AHB3Ph_FSMC
 ((
ut32_t
)0x00000001)

	)

299 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFE=0x00&& ((PERIPH!0x00))

	)

307 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

308 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

309 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

310 
	#RCC_APB1Ph_TIM5
 ((
ut32_t
)0x00000008)

	)

311 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

312 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

313 
	#RCC_APB1Ph_TIM12
 ((
ut32_t
)0x00000040)

	)

314 
	#RCC_APB1Ph_TIM13
 ((
ut32_t
)0x00000080)

	)

315 
	#RCC_APB1Ph_TIM14
 ((
ut32_t
)0x00000100)

	)

316 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

317 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

318 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

319 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

320 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

321 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

322 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

323 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

324 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

325 
	#RCC_APB1Ph_I2C3
 ((
ut32_t
)0x00800000)

	)

326 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

327 
	#RCC_APB1Ph_CAN2
 ((
ut32_t
)0x04000000)

	)

328 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

329 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

330 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0xC9013600=0x00&& ((PERIPH!0x00))

	)

338 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000001)

	)

339 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00000002)

	)

340 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00000010)

	)

341 
	#RCC_APB2Ph_USART6
 ((
ut32_t
)0x00000020)

	)

342 
	#RCC_APB2Ph_ADC
 ((
ut32_t
)0x00000100)

	)

343 
	#RCC_APB2Ph_ADC1
 ((
ut32_t
)0x00000100)

	)

344 
	#RCC_APB2Ph_ADC2
 ((
ut32_t
)0x00000200)

	)

345 
	#RCC_APB2Ph_ADC3
 ((
ut32_t
)0x00000400)

	)

346 
	#RCC_APB2Ph_SDIO
 ((
ut32_t
)0x00000800)

	)

347 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

348 
	#RCC_APB2Ph_SYSCFG
 ((
ut32_t
)0x00004000)

	)

349 
	#RCC_APB2Ph_TIM9
 ((
ut32_t
)0x00010000)

	)

350 
	#RCC_APB2Ph_TIM10
 ((
ut32_t
)0x00020000)

	)

351 
	#RCC_APB2Ph_TIM11
 ((
ut32_t
)0x00040000)

	)

352 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFF8A0CC=0x00&& ((PERIPH!0x00))

	)

353 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xFFF8A6CC=0x00&& ((PERIPH!0x00))

	)

361 
	#RCC_MCO1Sour_HSI
 ((
ut32_t
)0x00000000)

	)

362 
	#RCC_MCO1Sour_LSE
 ((
ut32_t
)0x00200000)

	)

363 
	#RCC_MCO1Sour_HSE
 ((
ut32_t
)0x00400000)

	)

364 
	#RCC_MCO1Sour_PLLCLK
 ((
ut32_t
)0x00600000)

	)

365 
	#RCC_MCO1Div_1
 ((
ut32_t
)0x00000000)

	)

366 
	#RCC_MCO1Div_2
 ((
ut32_t
)0x04000000)

	)

367 
	#RCC_MCO1Div_3
 ((
ut32_t
)0x05000000)

	)

368 
	#RCC_MCO1Div_4
 ((
ut32_t
)0x06000000)

	)

369 
	#RCC_MCO1Div_5
 ((
ut32_t
)0x07000000)

	)

370 
	#IS_RCC_MCO1SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO1Sour_HSI
|| ((SOURCE=
RCC_MCO1Sour_LSE
) || \

371 ((
SOURCE
=
RCC_MCO1Sour_HSE
|| ((SOURCE=
RCC_MCO1Sour_PLLCLK
))

	)

373 
	#IS_RCC_MCO1DIV
(
DIV
(((DIV=
RCC_MCO1Div_1
|| ((DIV=
RCC_MCO1Div_2
) || \

374 ((
DIV
=
RCC_MCO1Div_3
|| ((DIV=
RCC_MCO1Div_4
) || \

375 ((
DIV
=
RCC_MCO1Div_5
))

	)

383 
	#RCC_MCO2Sour_SYSCLK
 ((
ut32_t
)0x00000000)

	)

384 
	#RCC_MCO2Sour_PLLI2SCLK
 ((
ut32_t
)0x40000000)

	)

385 
	#RCC_MCO2Sour_HSE
 ((
ut32_t
)0x80000000)

	)

386 
	#RCC_MCO2Sour_PLLCLK
 ((
ut32_t
)0xC0000000)

	)

387 
	#RCC_MCO2Div_1
 ((
ut32_t
)0x00000000)

	)

388 
	#RCC_MCO2Div_2
 ((
ut32_t
)0x20000000)

	)

389 
	#RCC_MCO2Div_3
 ((
ut32_t
)0x28000000)

	)

390 
	#RCC_MCO2Div_4
 ((
ut32_t
)0x30000000)

	)

391 
	#RCC_MCO2Div_5
 ((
ut32_t
)0x38000000)

	)

392 
	#IS_RCC_MCO2SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO2Sour_SYSCLK
|| ((SOURCE=
RCC_MCO2Sour_PLLI2SCLK
)|| \

393 ((
SOURCE
=
RCC_MCO2Sour_HSE
|| ((SOURCE=
RCC_MCO2Sour_PLLCLK
))

	)

395 
	#IS_RCC_MCO2DIV
(
DIV
(((DIV=
RCC_MCO2Div_1
|| ((DIV=
RCC_MCO2Div_2
) || \

396 ((
DIV
=
RCC_MCO2Div_3
|| ((DIV=
RCC_MCO2Div_4
) || \

397 ((
DIV
=
RCC_MCO2Div_5
))

	)

405 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x21)

	)

406 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x31)

	)

407 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x39)

	)

408 
	#RCC_FLAG_PLLI2SRDY
 ((
ut8_t
)0x3B)

	)

409 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x41)

	)

410 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x61)

	)

411 
	#RCC_FLAG_BORRST
 ((
ut8_t
)0x79)

	)

412 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x7A)

	)

413 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x7B)

	)

414 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x7C)

	)

415 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x7D)

	)

416 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x7E)

	)

417 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x7F)

	)

418 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

419 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

420 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_BORRST
) || \

421 ((
FLAG
=
RCC_FLAG_PINRST
|| ((FLAG=
RCC_FLAG_PORRST
) || \

422 ((
FLAG
=
RCC_FLAG_SFTRST
|| ((FLAG=
RCC_FLAG_IWDGRST
)|| \

423 ((
FLAG
=
RCC_FLAG_WWDGRST
)|| ((FLAG=
RCC_FLAG_LPWRRST
)|| \

424 ((
FLAG
=
RCC_FLAG_PLLI2SRDY
))

	)

425 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

438 
RCC_DeIn
();

441 
RCC_HSECfig
(
ut8_t
 
RCC_HSE
);

442 
EStus
 
RCC_WaFHSESUp
();

443 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

444 
RCC_HSICmd
(
FuniڮS
 
NewS
);

445 
RCC_LSECfig
(
ut8_t
 
RCC_LSE
);

446 
RCC_LSICmd
(
FuniڮS
 
NewS
);

448 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
);

449 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

450 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
);

451 
RCC_PLLI2SCmd
(
FuniڮS
 
NewS
);

453 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

454 
RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
);

455 
RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
);

458 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

459 
ut8_t
 
RCC_GSYSCLKSour
();

460 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

461 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

462 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

463 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

466 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

467 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

468 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

469 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
);

471 
RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

472 
RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

473 
RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

474 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

475 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

477 
RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

478 
RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

479 
RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

480 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

481 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

483 
RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

484 
RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

485 
RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

486 
RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

487 
RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

490 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

491 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

492 
RCC_CˬFg
();

493 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

494 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

496 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_rng.h

24 #ide
__STM32F4xx_RNG_H


25 
	#__STM32F4xx_RNG_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

52 
	#RNG_FLAG_DRDY
 ((
ut8_t
)0x0001

	)

53 
	#RNG_FLAG_CECS
 ((
ut8_t
)0x0002

	)

54 
	#RNG_FLAG_SECS
 ((
ut8_t
)0x0004

	)

56 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_DRDY
) || \

57 ((
RNG_FLAG
=
RNG_FLAG_CECS
) || \

58 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

	)

59 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_CECS
) || \

60 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

	)

68 
	#RNG_IT_CEI
 ((
ut8_t
)0x20

	)

69 
	#RNG_IT_SEI
 ((
ut8_t
)0x40

	)

71 
	#IS_RNG_IT
(
IT
((((IT& (
ut8_t
)0x9F=0x00&& ((IT!0x00))

	)

72 
	#IS_RNG_GET_IT
(
RNG_IT
(((RNG_IT=
RNG_IT_CEI
|| ((RNG_IT=
RNG_IT_SEI
))

	)

85 
RNG_DeIn
();

88 
RNG_Cmd
(
FuniڮS
 
NewS
);

91 
ut32_t
 
RNG_GRdomNumb
();

94 
RNG_ITCfig
(
FuniڮS
 
NewS
);

95 
FgStus
 
RNG_GFgStus
(
ut8_t
 
RNG_FLAG
);

96 
RNG_CˬFg
(
ut8_t
 
RNG_FLAG
);

97 
ITStus
 
RNG_GITStus
(
ut8_t
 
RNG_IT
);

98 
RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
);

100 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_rtc.h

24 #ide
__STM32F4xx_RTC_H


25 
	#__STM32F4xx_RTC_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

49 
ut32_t
 
RTC_HourFm
;

52 
ut32_t
 
RTC_AsynchPdiv
;

55 
ut32_t
 
RTC_SynchPdiv
;

57 }
	tRTC_InTyDef
;

64 
ut8_t
 
RTC_Hours
;

69 
ut8_t
 
RTC_Mus
;

72 
ut8_t
 
RTC_Secds
;

75 
ut8_t
 
RTC_H12
;

77 }
	tRTC_TimeTyDef
;

84 
ut8_t
 
RTC_WkDay
;

87 
ut8_t
 
RTC_Mth
;

90 
ut8_t
 
RTC_De
;

93 
ut8_t
 
RTC_Yr
;

95 }
	tRTC_DeTyDef
;

102 
RTC_TimeTyDef
 
RTC_ArmTime
;

104 
ut32_t
 
RTC_ArmMask
;

107 
ut32_t
 
RTC_ArmDeWkDayS
;

110 
ut8_t
 
RTC_ArmDeWkDay
;

115 }
	tRTC_ArmTyDef
;

127 
	#RTC_HourFm_24
 ((
ut32_t
)0x00000000)

	)

128 
	#RTC_HourFm_12
 ((
ut32_t
)0x00000040)

	)

129 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
(((FORMAT=
RTC_HourFm_12
) || \

130 ((
FORMAT
=
RTC_HourFm_24
))

	)

138 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
((PREDIV<0x7F)

	)

148 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
((PREDIV<0x7FFF)

	)

157 
	#IS_RTC_HOUR12
(
HOUR
(((HOUR> 0&& ((HOUR<12))

	)

158 
	#IS_RTC_HOUR24
(
HOUR
((HOUR<23)

	)

159 
	#IS_RTC_MINUTES
(
MINUTES
((MINUTES<59)

	)

160 
	#IS_RTC_SECONDS
(
SECONDS
((SECONDS<59)

	)

169 
	#RTC_H12_AM
 ((
ut8_t
)0x00)

	)

170 
	#RTC_H12_PM
 ((
ut8_t
)0x40)

	)

171 
	#IS_RTC_H12
(
PM
(((PM=
RTC_H12_AM
|| ((PM=
RTC_H12_PM
))

	)

180 
	#IS_RTC_YEAR
(
YEAR
((YEAR<99)

	)

191 
	#RTC_Mth_Juy
 ((
ut8_t
)0x01)

	)

192 
	#RTC_Mth_Februy
 ((
ut8_t
)0x02)

	)

193 
	#RTC_Mth_Mch
 ((
ut8_t
)0x03)

	)

194 
	#RTC_Mth_A
 ((
ut8_t
)0x04)

	)

195 
	#RTC_Mth_May
 ((
ut8_t
)0x05)

	)

196 
	#RTC_Mth_Ju
 ((
ut8_t
)0x06)

	)

197 
	#RTC_Mth_July
 ((
ut8_t
)0x07)

	)

198 
	#RTC_Mth_Augu
 ((
ut8_t
)0x08)

	)

199 
	#RTC_Mth_Smb
 ((
ut8_t
)0x09)

	)

200 
	#RTC_Mth_Oob
 ((
ut8_t
)0x10)

	)

201 
	#RTC_Mth_Novemb
 ((
ut8_t
)0x11)

	)

202 
	#RTC_Mth_Demb
 ((
ut8_t
)0x12)

	)

203 
	#IS_RTC_MONTH
(
MONTH
(((MONTH>1&& ((MONTH<12))

	)

204 
	#IS_RTC_DATE
(
DATE
(((DATE>1&& ((DATE<31))

	)

214 
	#RTC_Wkday_Mday
 ((
ut8_t
)0x01)

	)

215 
	#RTC_Wkday_Tuesday
 ((
ut8_t
)0x02)

	)

216 
	#RTC_Wkday_Wedsday
 ((
ut8_t
)0x03)

	)

217 
	#RTC_Wkday_Thursday
 ((
ut8_t
)0x04)

	)

218 
	#RTC_Wkday_Friday
 ((
ut8_t
)0x05)

	)

219 
	#RTC_Wkday_Surday
 ((
ut8_t
)0x06)

	)

220 
	#RTC_Wkday_Sunday
 ((
ut8_t
)0x07)

	)

221 
	#IS_RTC_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

222 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

223 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

224 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

225 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

226 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

227 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

236 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
(((DATE> 0&& ((DATE<31))

	)

237 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

238 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

239 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

240 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

241 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

242 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

243 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

253 
	#RTC_ArmDeWkDayS_De
 ((
ut32_t
)0x00000000)

	)

254 
	#RTC_ArmDeWkDayS_WkDay
 ((
ut32_t
)0x40000000)

	)

256 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
(((SEL=
RTC_ArmDeWkDayS_De
) || \

257 ((
SEL
=
RTC_ArmDeWkDayS_WkDay
))

	)

267 
	#RTC_ArmMask_Ne
 ((
ut32_t
)0x00000000)

	)

268 
	#RTC_ArmMask_DeWkDay
 ((
ut32_t
)0x80000000)

	)

269 
	#RTC_ArmMask_Hours
 ((
ut32_t
)0x00800000)

	)

270 
	#RTC_ArmMask_Mus
 ((
ut32_t
)0x00008000)

	)

271 
	#RTC_ArmMask_Secds
 ((
ut32_t
)0x00000080)

	)

272 
	#RTC_ArmMask_A
 ((
ut32_t
)0x80808080)

	)

273 
	#IS_ALARM_MASK
(
MASK
(((MASK& 0x7F7F7F7F=(
ut32_t
)
RESET
)

	)

282 
	#RTC_Arm_A
 ((
ut32_t
)0x00000100)

	)

283 
	#RTC_Arm_B
 ((
ut32_t
)0x00000200)

	)

284 
	#IS_RTC_ALARM
(
ALARM
(((ALARM=
RTC_Arm_A
|| ((ALARM=
RTC_Arm_B
))

	)

285 
	#IS_RTC_CMD_ALARM
(
ALARM
(((ALARM& (
RTC_Arm_A
 | 
RTC_Arm_B
)!(
ut32_t
)
RESET
)

	)

294 
	#RTC_ArmSubSecdMask_A
 ((
ut32_t
)0x00000000

	)

297 
	#RTC_ArmSubSecdMask_SS14_1
 ((
ut32_t
)0x01000000

	)

299 
	#RTC_ArmSubSecdMask_SS14_2
 ((
ut32_t
)0x02000000

	)

301 
	#RTC_ArmSubSecdMask_SS14_3
 ((
ut32_t
)0x03000000

	)

303 
	#RTC_ArmSubSecdMask_SS14_4
 ((
ut32_t
)0x04000000

	)

305 
	#RTC_ArmSubSecdMask_SS14_5
 ((
ut32_t
)0x05000000

	)

307 
	#RTC_ArmSubSecdMask_SS14_6
 ((
ut32_t
)0x06000000

	)

309 
	#RTC_ArmSubSecdMask_SS14_7
 ((
ut32_t
)0x07000000

	)

311 
	#RTC_ArmSubSecdMask_SS14_8
 ((
ut32_t
)0x08000000

	)

313 
	#RTC_ArmSubSecdMask_SS14_9
 ((
ut32_t
)0x09000000

	)

315 
	#RTC_ArmSubSecdMask_SS14_10
 ((
ut32_t
)0x0A000000

	)

317 
	#RTC_ArmSubSecdMask_SS14_11
 ((
ut32_t
)0x0B000000

	)

319 
	#RTC_ArmSubSecdMask_SS14_12
 ((
ut32_t
)0x0C000000

	)

321 
	#RTC_ArmSubSecdMask_SS14_13
 ((
ut32_t
)0x0D000000

	)

323 
	#RTC_ArmSubSecdMask_SS14
 ((
ut32_t
)0x0E000000

	)

325 
	#RTC_ArmSubSecdMask_Ne
 ((
ut32_t
)0x0F000000

	)

327 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
(((MASK=
RTC_ArmSubSecdMask_A
) || \

328 ((
MASK
=
RTC_ArmSubSecdMask_SS14_1
) || \

329 ((
MASK
=
RTC_ArmSubSecdMask_SS14_2
) || \

330 ((
MASK
=
RTC_ArmSubSecdMask_SS14_3
) || \

331 ((
MASK
=
RTC_ArmSubSecdMask_SS14_4
) || \

332 ((
MASK
=
RTC_ArmSubSecdMask_SS14_5
) || \

333 ((
MASK
=
RTC_ArmSubSecdMask_SS14_6
) || \

334 ((
MASK
=
RTC_ArmSubSecdMask_SS14_7
) || \

335 ((
MASK
=
RTC_ArmSubSecdMask_SS14_8
) || \

336 ((
MASK
=
RTC_ArmSubSecdMask_SS14_9
) || \

337 ((
MASK
=
RTC_ArmSubSecdMask_SS14_10
) || \

338 ((
MASK
=
RTC_ArmSubSecdMask_SS14_11
) || \

339 ((
MASK
=
RTC_ArmSubSecdMask_SS14_12
) || \

340 ((
MASK
=
RTC_ArmSubSecdMask_SS14_13
) || \

341 ((
MASK
=
RTC_ArmSubSecdMask_SS14
) || \

342 ((
MASK
=
RTC_ArmSubSecdMask_Ne
))

	)

351 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
((VALUE<0x00007FFF)

	)

360 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ut32_t
)0x00000000)

	)

361 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ut32_t
)0x00000001)

	)

362 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ut32_t
)0x00000002)

	)

363 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ut32_t
)0x00000003)

	)

364 
	#RTC_WakeUpClock_CK_SPRE_16bs
 ((
ut32_t
)0x00000004)

	)

365 
	#RTC_WakeUpClock_CK_SPRE_17bs
 ((
ut32_t
)0x00000006)

	)

366 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
(((CLOCK=
RTC_WakeUpClock_RTCCLK_Div16
) || \

367 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div8
) || \

368 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div4
) || \

369 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div2
) || \

370 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_16bs
) || \

371 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_17bs
))

	)

372 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
((COUNTER<0xFFFF)

	)

380 
	#RTC_TimeSmpEdge_Risg
 ((
ut32_t
)0x00000000)

	)

381 
	#RTC_TimeSmpEdge_Flg
 ((
ut32_t
)0x00000008)

	)

382 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
(((EDGE=
RTC_TimeSmpEdge_Risg
) || \

383 ((
EDGE
=
RTC_TimeSmpEdge_Flg
))

	)

391 
	#RTC_Ouut_Dib
 ((
ut32_t
)0x00000000)

	)

392 
	#RTC_Ouut_ArmA
 ((
ut32_t
)0x00200000)

	)

393 
	#RTC_Ouut_ArmB
 ((
ut32_t
)0x00400000)

	)

394 
	#RTC_Ouut_WakeUp
 ((
ut32_t
)0x00600000)

	)

396 
	#IS_RTC_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_Ouut_Dib
) || \

397 ((
OUTPUT
=
RTC_Ouut_ArmA
) || \

398 ((
OUTPUT
=
RTC_Ouut_ArmB
) || \

399 ((
OUTPUT
=
RTC_Ouut_WakeUp
))

	)

408 
	#RTC_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

409 
	#RTC_OuutPެy_Low
 ((
ut32_t
)0x00100000)

	)

410 
	#IS_RTC_OUTPUT_POL
(
POL
(((POL=
RTC_OuutPެy_High
) || \

411 ((
POL
=
RTC_OuutPެy_Low
))

	)

420 
	#RTC_CibSign_Posive
 ((
ut32_t
)0x00000000)

	)

421 
	#RTC_CibSign_Negive
 ((
ut32_t
)0x00000080)

	)

422 
	#IS_RTC_CALIB_SIGN
(
SIGN
(((SIGN=
RTC_CibSign_Posive
) || \

423 ((
SIGN
=
RTC_CibSign_Negive
))

	)

424 
	#IS_RTC_CALIB_VALUE
(
VALUE
((VALUE< 0x20)

	)

433 
	#RTC_CibOuut_512Hz
 ((
ut32_t
)0x00000000)

	)

434 
	#RTC_CibOuut_1Hz
 ((
ut32_t
)0x00080000)

	)

435 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_CibOuut_512Hz
) || \

436 ((
OUTPUT
=
RTC_CibOuut_1Hz
))

	)

444 
	#RTC_SmohCibPiod_32c
 ((
ut32_t
)0x00000000

	)

446 
	#RTC_SmohCibPiod_16c
 ((
ut32_t
)0x00002000

	)

448 
	#RTC_SmohCibPiod_8c
 ((
ut32_t
)0x00004000

	)

450 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
(((PERIOD=
RTC_SmohCibPiod_32c
) || \

451 ((
PERIOD
=
RTC_SmohCibPiod_16c
) || \

452 ((
PERIOD
=
RTC_SmohCibPiod_8c
))

	)

461 
	#RTC_SmohCibPlusPuls_S
 ((
ut32_t
)0x00008000

	)

464 
	#RTC_SmohCibPlusPuls_Ret
 ((
ut32_t
)0x00000000

	)

466 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
(((PLUS=
RTC_SmohCibPlusPuls_S
) || \

467 ((
PLUS
=
RTC_SmohCibPlusPuls_Ret
))

	)

476 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
((VALUE<0x000001FF)

	)

485 
	#RTC_DayLightSavg_SUB1H
 ((
ut32_t
)0x00020000)

	)

486 
	#RTC_DayLightSavg_ADD1H
 ((
ut32_t
)0x00010000)

	)

487 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
(((SAVE=
RTC_DayLightSavg_SUB1H
) || \

488 ((
SAVE
=
RTC_DayLightSavg_ADD1H
))

	)

490 
	#RTC_SteOti_Ret
 ((
ut32_t
)0x00000000)

	)

491 
	#RTC_SteOti_S
 ((
ut32_t
)0x00040000)

	)

492 
	#IS_RTC_STORE_OPERATION
(
OPERATION
(((OPERATION=
RTC_SteOti_Ret
) || \

493 ((
OPERATION
=
RTC_SteOti_S
))

	)

501 
	#RTC_TamrTrigg_RisgEdge
 ((
ut32_t
)0x00000000)

	)

502 
	#RTC_TamrTrigg_FlgEdge
 ((
ut32_t
)0x00000001)

	)

503 
	#RTC_TamrTrigg_LowLev
 ((
ut32_t
)0x00000000)

	)

504 
	#RTC_TamrTrigg_HighLev
 ((
ut32_t
)0x00000001)

	)

505 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
(((TRIGGER=
RTC_TamrTrigg_RisgEdge
) || \

506 ((
TRIGGER
=
RTC_TamrTrigg_FlgEdge
) || \

507 ((
TRIGGER
=
RTC_TamrTrigg_LowLev
) || \

508 ((
TRIGGER
=
RTC_TamrTrigg_HighLev
))

	)

517 
	#RTC_TamrFr_Dib
 ((
ut32_t
)0x00000000

	)

519 
	#RTC_TamrFr_2Same
 ((
ut32_t
)0x00000800

	)

521 
	#RTC_TamrFr_4Same
 ((
ut32_t
)0x00001000

	)

523 
	#RTC_TamrFr_8Same
 ((
ut32_t
)0x00001800

	)

525 
	#IS_RTC_TAMPER_FILTER
(
FILTER
(((FILTER=
RTC_TamrFr_Dib
) || \

526 ((
FILTER
=
RTC_TamrFr_2Same
) || \

527 ((
FILTER
=
RTC_TamrFr_4Same
) || \

528 ((
FILTER
=
RTC_TamrFr_8Same
))

	)

536 
	#RTC_TamrSamgFq_RTCCLK_Div32768
 ((
ut32_t
)0x00000000

	)

538 
	#RTC_TamrSamgFq_RTCCLK_Div16384
 ((
ut32_t
)0x000000100

	)

540 
	#RTC_TamrSamgFq_RTCCLK_Div8192
 ((
ut32_t
)0x00000200

	)

542 
	#RTC_TamrSamgFq_RTCCLK_Div4096
 ((
ut32_t
)0x00000300

	)

544 
	#RTC_TamrSamgFq_RTCCLK_Div2048
 ((
ut32_t
)0x00000400

	)

546 
	#RTC_TamrSamgFq_RTCCLK_Div1024
 ((
ut32_t
)0x00000500

	)

548 
	#RTC_TamrSamgFq_RTCCLK_Div512
 ((
ut32_t
)0x00000600

	)

550 
	#RTC_TamrSamgFq_RTCCLK_Div256
 ((
ut32_t
)0x00000700

	)

552 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
(((FREQ==
RTC_TamrSamgFq_RTCCLK_Div32768
) || \

553 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div16384
) || \

554 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div8192
) || \

555 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div4096
) || \

556 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div2048
) || \

557 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div1024
) || \

558 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div512
) || \

559 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div256
))

	)

568 
	#RTC_TamrPchgeDuti_1RTCCLK
 ((
ut32_t
)0x00000000

	)

570 
	#RTC_TamrPchgeDuti_2RTCCLK
 ((
ut32_t
)0x00002000

	)

572 
	#RTC_TamrPchgeDuti_4RTCCLK
 ((
ut32_t
)0x00004000

	)

574 
	#RTC_TamrPchgeDuti_8RTCCLK
 ((
ut32_t
)0x00006000

	)

577 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
(((DURATION=
RTC_TamrPchgeDuti_1RTCCLK
) || \

578 ((
DURATION
=
RTC_TamrPchgeDuti_2RTCCLK
) || \

579 ((
DURATION
=
RTC_TamrPchgeDuti_4RTCCLK
) || \

580 ((
DURATION
=
RTC_TamrPchgeDuti_8RTCCLK
))

	)

588 
	#RTC_Tamr_1
 
RTC_TAFCR_TAMP1E


	)

589 
	#IS_RTC_TAMPER
(
TAMPER
(((TAMPER=
RTC_Tamr_1
))

	)

598 
	#RTC_TamrP_PC13
 ((
ut32_t
)0x00000000)

	)

599 
	#RTC_TamrP_PI8
 ((
ut32_t
)0x00010000)

	)

600 
	#IS_RTC_TAMPER_PIN
(
PIN
(((PIN=
RTC_TamrP_PC13
) || \

601 ((
PIN
=
RTC_TamrP_PI8
))

	)

609 
	#RTC_TimeSmpP_PC13
 ((
ut32_t
)0x00000000)

	)

610 
	#RTC_TimeSmpP_PI8
 ((
ut32_t
)0x00020000)

	)

611 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
(((PIN=
RTC_TimeSmpP_PC13
) || \

612 ((
PIN
=
RTC_TimeSmpP_PI8
))

	)

620 
	#RTC_OuutTy_OnD
 ((
ut32_t
)0x00000000)

	)

621 
	#RTC_OuutTy_PushPu
 ((
ut32_t
)0x00040000)

	)

622 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
(((TYPE=
RTC_OuutTy_OnD
) || \

623 ((
TYPE
=
RTC_OuutTy_PushPu
))

	)

632 
	#RTC_ShiAdd1S_Ret
 ((
ut32_t
)0x00000000)

	)

633 
	#RTC_ShiAdd1S_S
 ((
ut32_t
)0x80000000)

	)

634 
	#IS_RTC_SHIFT_ADD1S
(
SEL
(((SEL=
RTC_ShiAdd1S_Ret
) || \

635 ((
SEL
=
RTC_ShiAdd1S_S
))

	)

643 
	#IS_RTC_SHIFT_SUBFS
(
FS
((FS<0x00007FFF)

	)

653 
	#RTC_BKP_DR0
 ((
ut32_t
)0x00000000)

	)

654 
	#RTC_BKP_DR1
 ((
ut32_t
)0x00000001)

	)

655 
	#RTC_BKP_DR2
 ((
ut32_t
)0x00000002)

	)

656 
	#RTC_BKP_DR3
 ((
ut32_t
)0x00000003)

	)

657 
	#RTC_BKP_DR4
 ((
ut32_t
)0x00000004)

	)

658 
	#RTC_BKP_DR5
 ((
ut32_t
)0x00000005)

	)

659 
	#RTC_BKP_DR6
 ((
ut32_t
)0x00000006)

	)

660 
	#RTC_BKP_DR7
 ((
ut32_t
)0x00000007)

	)

661 
	#RTC_BKP_DR8
 ((
ut32_t
)0x00000008)

	)

662 
	#RTC_BKP_DR9
 ((
ut32_t
)0x00000009)

	)

663 
	#RTC_BKP_DR10
 ((
ut32_t
)0x0000000A)

	)

664 
	#RTC_BKP_DR11
 ((
ut32_t
)0x0000000B)

	)

665 
	#RTC_BKP_DR12
 ((
ut32_t
)0x0000000C)

	)

666 
	#RTC_BKP_DR13
 ((
ut32_t
)0x0000000D)

	)

667 
	#RTC_BKP_DR14
 ((
ut32_t
)0x0000000E)

	)

668 
	#RTC_BKP_DR15
 ((
ut32_t
)0x0000000F)

	)

669 
	#RTC_BKP_DR16
 ((
ut32_t
)0x00000010)

	)

670 
	#RTC_BKP_DR17
 ((
ut32_t
)0x00000011)

	)

671 
	#RTC_BKP_DR18
 ((
ut32_t
)0x00000012)

	)

672 
	#RTC_BKP_DR19
 ((
ut32_t
)0x00000013)

	)

673 
	#IS_RTC_BKP
(
BKP
(((BKP=
RTC_BKP_DR0
) || \

674 ((
BKP
=
RTC_BKP_DR1
) || \

675 ((
BKP
=
RTC_BKP_DR2
) || \

676 ((
BKP
=
RTC_BKP_DR3
) || \

677 ((
BKP
=
RTC_BKP_DR4
) || \

678 ((
BKP
=
RTC_BKP_DR5
) || \

679 ((
BKP
=
RTC_BKP_DR6
) || \

680 ((
BKP
=
RTC_BKP_DR7
) || \

681 ((
BKP
=
RTC_BKP_DR8
) || \

682 ((
BKP
=
RTC_BKP_DR9
) || \

683 ((
BKP
=
RTC_BKP_DR10
) || \

684 ((
BKP
=
RTC_BKP_DR11
) || \

685 ((
BKP
=
RTC_BKP_DR12
) || \

686 ((
BKP
=
RTC_BKP_DR13
) || \

687 ((
BKP
=
RTC_BKP_DR14
) || \

688 ((
BKP
=
RTC_BKP_DR15
) || \

689 ((
BKP
=
RTC_BKP_DR16
) || \

690 ((
BKP
=
RTC_BKP_DR17
) || \

691 ((
BKP
=
RTC_BKP_DR18
) || \

692 ((
BKP
=
RTC_BKP_DR19
))

	)

700 
	#RTC_Fm_BIN
 ((
ut32_t
)0x000000000)

	)

701 
	#RTC_Fm_BCD
 ((
ut32_t
)0x000000001)

	)

702 
	#IS_RTC_FORMAT
(
FORMAT
(((FORMAT=
RTC_Fm_BIN
|| ((FORMAT=
RTC_Fm_BCD
))

	)

711 
	#RTC_FLAG_RECALPF
 ((
ut32_t
)0x00010000)

	)

712 
	#RTC_FLAG_TAMP1F
 ((
ut32_t
)0x00002000)

	)

713 
	#RTC_FLAG_TSOVF
 ((
ut32_t
)0x00001000)

	)

714 
	#RTC_FLAG_TSF
 ((
ut32_t
)0x00000800)

	)

715 
	#RTC_FLAG_WUTF
 ((
ut32_t
)0x00000400)

	)

716 
	#RTC_FLAG_ALRBF
 ((
ut32_t
)0x00000200)

	)

717 
	#RTC_FLAG_ALRAF
 ((
ut32_t
)0x00000100)

	)

718 
	#RTC_FLAG_INITF
 ((
ut32_t
)0x00000040)

	)

719 
	#RTC_FLAG_RSF
 ((
ut32_t
)0x00000020)

	)

720 
	#RTC_FLAG_INITS
 ((
ut32_t
)0x00000010)

	)

721 
	#RTC_FLAG_SHPF
 ((
ut32_t
)0x00000008)

	)

722 
	#RTC_FLAG_WUTWF
 ((
ut32_t
)0x00000004)

	)

723 
	#RTC_FLAG_ALRBWF
 ((
ut32_t
)0x00000002)

	)

724 
	#RTC_FLAG_ALRAWF
 ((
ut32_t
)0x00000001)

	)

725 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_TSOVF
|| ((FLAG=
RTC_FLAG_TSF
) || \

726 ((
FLAG
=
RTC_FLAG_WUTF
|| ((FLAG=
RTC_FLAG_ALRBF
) || \

727 ((
FLAG
=
RTC_FLAG_ALRAF
|| ((FLAG=
RTC_FLAG_INITF
) || \

728 ((
FLAG
=
RTC_FLAG_RSF
|| ((FLAG=
RTC_FLAG_WUTWF
) || \

729 ((
FLAG
=
RTC_FLAG_ALRBWF
|| ((FLAG=
RTC_FLAG_ALRAWF
) || \

730 ((
FLAG
=
RTC_FLAG_TAMP1F
|| ((FLAG=
RTC_FLAG_RECALPF
) || \

731 ((
FLAG
=
RTC_FLAG_SHPF
))

	)

732 
	#IS_RTC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFF00DF=(ut32_t)RESET))

	)

740 
	#RTC_IT_TS
 ((
ut32_t
)0x00008000)

	)

741 
	#RTC_IT_WUT
 ((
ut32_t
)0x00004000)

	)

742 
	#RTC_IT_ALRB
 ((
ut32_t
)0x00002000)

	)

743 
	#RTC_IT_ALRA
 ((
ut32_t
)0x00001000)

	)

744 
	#RTC_IT_TAMP
 ((
ut32_t
)0x00000004

	)

745 
	#RTC_IT_TAMP1
 ((
ut32_t
)0x00020000)

	)

747 
	#IS_RTC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFF0FFB=(ut32_t)RESET))

	)

748 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_TS
|| ((IT=
RTC_IT_WUT
) || \

749 ((
IT
=
RTC_IT_ALRB
|| ((IT=
RTC_IT_ALRA
) || \

750 ((
IT
=
RTC_IT_TAMP1
))

	)

751 
	#IS_RTC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFD0FFF=(ut32_t)RESET))

	)

760 
	#RTC_DigCibCfig
 
RTC_CrCibCfig


	)

761 
	#RTC_DigCibCmd
 
RTC_CrCibCmd


	)

775 
EStus
 
RTC_DeIn
();

778 
EStus
 
RTC_In
(
RTC_InTyDef
* 
RTC_InSu
);

779 
RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
);

780 
RTC_WrePreiCmd
(
FuniڮS
 
NewS
);

781 
EStus
 
RTC_EInMode
();

782 
RTC_ExInMode
();

783 
EStus
 
RTC_WaFSynchro
();

784 
EStus
 
RTC_RefClockCmd
(
FuniڮS
 
NewS
);

785 
RTC_ByssShadowCmd
(
FuniڮS
 
NewS
);

788 
EStus
 
RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

789 
RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
);

790 
RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

791 
ut32_t
 
RTC_GSubSecd
();

792 
EStus
 
RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

793 
RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
);

794 
RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

797 
RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

798 
RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
);

799 
RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

800 
EStus
 
RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
);

801 
RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
);

802 
ut32_t
 
RTC_GArmSubSecd
(ut32_
RTC_Arm
);

805 
RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
);

806 
RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
);

807 
ut32_t
 
RTC_GWakeUpCou
();

808 
EStus
 
RTC_WakeUpCmd
(
FuniڮS
 
NewS
);

811 
RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
);

812 
ut32_t
 
RTC_GSteOti
();

815 
RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
);

818 
EStus
 
RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
);

819 
EStus
 
RTC_CrCibCmd
(
FuniڮS
 
NewS
);

820 
RTC_CibOuutCmd
(
FuniڮS
 
NewS
);

821 
RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
);

822 
EStus
 
RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

823 
ut32_t
 
RTC_SmohCibPlusPuls
,

824 
ut32_t
 
RTC_SmouthCibMusPulsVue
);

827 
RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
);

828 
RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

829 
RTC_DeTyDef
* 
RTC_SmpDeSu
);

830 
ut32_t
 
RTC_GTimeSmpSubSecd
();

833 
RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
);

834 
RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
);

835 
RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
);

836 
RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
);

837 
RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
);

838 
RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
);

839 
RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
);

842 
RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
);

843 
ut32_t
 
RTC_RdBackupRegi
(ut32_
RTC_BKP_DR
);

847 
RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
);

848 
RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
);

849 
RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
);

852 
EStus
 
RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
);

855 
RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

856 
FgStus
 
RTC_GFgStus
(
ut32_t
 
RTC_FLAG
);

857 
RTC_CˬFg
(
ut32_t
 
RTC_FLAG
);

858 
ITStus
 
RTC_GITStus
(
ut32_t
 
RTC_IT
);

859 
RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
);

861 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_sdio.h

24 #ide
__STM32F4xx_SDIO_H


25 
	#__STM32F4xx_SDIO_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

46 
ut32_t
 
SDIO_ClockEdge
;

49 
ut32_t
 
SDIO_ClockByss
;

53 
ut32_t
 
SDIO_ClockPowSave
;

57 
ut32_t
 
SDIO_BusWide
;

60 
ut32_t
 
SDIO_HdweFlowCڌ
;

63 
ut8_t
 
SDIO_ClockDiv
;

66 } 
	tSDIO_InTyDef
;

70 
ut32_t
 
SDIO_Argumt
;

75 
ut32_t
 
SDIO_CmdIndex
;

77 
ut32_t
 
SDIO_Reڣ
;

80 
ut32_t
 
SDIO_Wa
;

83 
ut32_t
 
SDIO_CPSM
;

86 } 
	tSDIO_CmdInTyDef
;

90 
ut32_t
 
SDIO_DaTimeOut
;

92 
ut32_t
 
SDIO_DaLgth
;

94 
ut32_t
 
SDIO_DaBlockSize
;

97 
ut32_t
 
SDIO_TnsrD
;

101 
ut32_t
 
SDIO_TnsrMode
;

104 
ut32_t
 
SDIO_DPSM
;

107 } 
	tSDIO_DaInTyDef
;

120 
	#SDIO_ClockEdge_Risg
 ((
ut32_t
)0x00000000)

	)

121 
	#SDIO_ClockEdge_Flg
 ((
ut32_t
)0x00002000)

	)

122 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
) || \

123 ((
EDGE
=
SDIO_ClockEdge_Flg
))

	)

132 
	#SDIO_ClockByss_Dib
 ((
ut32_t
)0x00000000)

	)

133 
	#SDIO_ClockByss_Eb
 ((
ut32_t
)0x00000400)

	)

134 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
) || \

135 ((
BYPASS
=
SDIO_ClockByss_Eb
))

	)

144 
	#SDIO_ClockPowSave_Dib
 ((
ut32_t
)0x00000000)

	)

145 
	#SDIO_ClockPowSave_Eb
 ((
ut32_t
)0x00000200)

	)

146 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
) || \

147 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

	)

156 
	#SDIO_BusWide_1b
 ((
ut32_t
)0x00000000)

	)

157 
	#SDIO_BusWide_4b
 ((
ut32_t
)0x00000800)

	)

158 
	#SDIO_BusWide_8b
 ((
ut32_t
)0x00001000)

	)

159 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
) || \

160 ((
WIDE
=
SDIO_BusWide_8b
))

	)

170 
	#SDIO_HdweFlowCڌ_Dib
 ((
ut32_t
)0x00000000)

	)

171 
	#SDIO_HdweFlowCڌ_Eb
 ((
ut32_t
)0x00004000)

	)

172 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
) || \

173 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

	)

182 
	#SDIO_PowS_OFF
 ((
ut32_t
)0x00000000)

	)

183 
	#SDIO_PowS_ON
 ((
ut32_t
)0x00000003)

	)

184 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

194 
	#SDIO_IT_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

195 
	#SDIO_IT_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

196 
	#SDIO_IT_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

197 
	#SDIO_IT_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

198 
	#SDIO_IT_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

199 
	#SDIO_IT_RXOVERR
 ((
ut32_t
)0x00000020)

	)

200 
	#SDIO_IT_CMDREND
 ((
ut32_t
)0x00000040)

	)

201 
	#SDIO_IT_CMDSENT
 ((
ut32_t
)0x00000080)

	)

202 
	#SDIO_IT_DATAEND
 ((
ut32_t
)0x00000100)

	)

203 
	#SDIO_IT_STBITERR
 ((
ut32_t
)0x00000200)

	)

204 
	#SDIO_IT_DBCKEND
 ((
ut32_t
)0x00000400)

	)

205 
	#SDIO_IT_CMDACT
 ((
ut32_t
)0x00000800)

	)

206 
	#SDIO_IT_TXACT
 ((
ut32_t
)0x00001000)

	)

207 
	#SDIO_IT_RXACT
 ((
ut32_t
)0x00002000)

	)

208 
	#SDIO_IT_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

209 
	#SDIO_IT_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

210 
	#SDIO_IT_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

211 
	#SDIO_IT_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

212 
	#SDIO_IT_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

213 
	#SDIO_IT_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

214 
	#SDIO_IT_TXDAVL
 ((
ut32_t
)0x00100000)

	)

215 
	#SDIO_IT_RXDAVL
 ((
ut32_t
)0x00200000)

	)

216 
	#SDIO_IT_SDIOIT
 ((
ut32_t
)0x00400000)

	)

217 
	#SDIO_IT_CEATAEND
 ((
ut32_t
)0x00800000)

	)

218 
	#IS_SDIO_IT
(
IT
((((IT& (
ut32_t
)0xFF000000=0x00&& ((IT!(ut32_t)0x00))

	)

227 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

236 
	#SDIO_Reڣ_No
 ((
ut32_t
)0x00000000)

	)

237 
	#SDIO_Reڣ_Sht
 ((
ut32_t
)0x00000040)

	)

238 
	#SDIO_Reڣ_Lg
 ((
ut32_t
)0x000000C0)

	)

239 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
) || \

240 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

241 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

	)

250 
	#SDIO_Wa_No
 ((
ut32_t
)0x00000000

	)

251 
	#SDIO_Wa_IT
 ((
ut32_t
)0x00000100

	)

252 
	#SDIO_Wa_Pd
 ((
ut32_t
)0x00000200

	)

253 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
) || \

254 ((
WAIT
=
SDIO_Wa_Pd
))

	)

263 
	#SDIO_CPSM_Dib
 ((
ut32_t
)0x00000000)

	)

264 
	#SDIO_CPSM_Eb
 ((
ut32_t
)0x00000400)

	)

265 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

274 
	#SDIO_RESP1
 ((
ut32_t
)0x00000000)

	)

275 
	#SDIO_RESP2
 ((
ut32_t
)0x00000004)

	)

276 
	#SDIO_RESP3
 ((
ut32_t
)0x00000008)

	)

277 
	#SDIO_RESP4
 ((
ut32_t
)0x0000000C)

	)

278 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
) || \

279 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

	)

288 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

297 
	#SDIO_DaBlockSize_1b
 ((
ut32_t
)0x00000000)

	)

298 
	#SDIO_DaBlockSize_2b
 ((
ut32_t
)0x00000010)

	)

299 
	#SDIO_DaBlockSize_4b
 ((
ut32_t
)0x00000020)

	)

300 
	#SDIO_DaBlockSize_8b
 ((
ut32_t
)0x00000030)

	)

301 
	#SDIO_DaBlockSize_16b
 ((
ut32_t
)0x00000040)

	)

302 
	#SDIO_DaBlockSize_32b
 ((
ut32_t
)0x00000050)

	)

303 
	#SDIO_DaBlockSize_64b
 ((
ut32_t
)0x00000060)

	)

304 
	#SDIO_DaBlockSize_128b
 ((
ut32_t
)0x00000070)

	)

305 
	#SDIO_DaBlockSize_256b
 ((
ut32_t
)0x00000080)

	)

306 
	#SDIO_DaBlockSize_512b
 ((
ut32_t
)0x00000090)

	)

307 
	#SDIO_DaBlockSize_1024b
 ((
ut32_t
)0x000000A0)

	)

308 
	#SDIO_DaBlockSize_2048b
 ((
ut32_t
)0x000000B0)

	)

309 
	#SDIO_DaBlockSize_4096b
 ((
ut32_t
)0x000000C0)

	)

310 
	#SDIO_DaBlockSize_8192b
 ((
ut32_t
)0x000000D0)

	)

311 
	#SDIO_DaBlockSize_16384b
 ((
ut32_t
)0x000000E0)

	)

312 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
) || \

313 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

314 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

315 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

316 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

317 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

318 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

319 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

320 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

321 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

322 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

323 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

324 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

325 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

326 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

	)

335 
	#SDIO_TnsrD_ToCd
 ((
ut32_t
)0x00000000)

	)

336 
	#SDIO_TnsrD_ToSDIO
 ((
ut32_t
)0x00000002)

	)

337 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
) || \

338 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

	)

347 
	#SDIO_TnsrMode_Block
 ((
ut32_t
)0x00000000)

	)

348 
	#SDIO_TnsrMode_Sm
 ((
ut32_t
)0x00000004)

	)

349 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
) || \

350 ((
MODE
=
SDIO_TnsrMode_Block
))

	)

359 
	#SDIO_DPSM_Dib
 ((
ut32_t
)0x00000000)

	)

360 
	#SDIO_DPSM_Eb
 ((
ut32_t
)0x00000001)

	)

361 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

370 
	#SDIO_FLAG_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

371 
	#SDIO_FLAG_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

372 
	#SDIO_FLAG_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

373 
	#SDIO_FLAG_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

374 
	#SDIO_FLAG_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

375 
	#SDIO_FLAG_RXOVERR
 ((
ut32_t
)0x00000020)

	)

376 
	#SDIO_FLAG_CMDREND
 ((
ut32_t
)0x00000040)

	)

377 
	#SDIO_FLAG_CMDSENT
 ((
ut32_t
)0x00000080)

	)

378 
	#SDIO_FLAG_DATAEND
 ((
ut32_t
)0x00000100)

	)

379 
	#SDIO_FLAG_STBITERR
 ((
ut32_t
)0x00000200)

	)

380 
	#SDIO_FLAG_DBCKEND
 ((
ut32_t
)0x00000400)

	)

381 
	#SDIO_FLAG_CMDACT
 ((
ut32_t
)0x00000800)

	)

382 
	#SDIO_FLAG_TXACT
 ((
ut32_t
)0x00001000)

	)

383 
	#SDIO_FLAG_RXACT
 ((
ut32_t
)0x00002000)

	)

384 
	#SDIO_FLAG_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

385 
	#SDIO_FLAG_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

386 
	#SDIO_FLAG_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

387 
	#SDIO_FLAG_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

388 
	#SDIO_FLAG_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

389 
	#SDIO_FLAG_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

390 
	#SDIO_FLAG_TXDAVL
 ((
ut32_t
)0x00100000)

	)

391 
	#SDIO_FLAG_RXDAVL
 ((
ut32_t
)0x00200000)

	)

392 
	#SDIO_FLAG_SDIOIT
 ((
ut32_t
)0x00400000)

	)

393 
	#SDIO_FLAG_CEATAEND
 ((
ut32_t
)0x00800000)

	)

394 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
) || \

395 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

396 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

397 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

398 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

399 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

400 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

401 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

402 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

403 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

404 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

405 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

406 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

407 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

408 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

409 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

410 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

411 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

412 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

413 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

414 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

415 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

416 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

417 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

	)

419 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFF3FF800=0x00&& ((FLAG!(ut32_t)0x00))

	)

421 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
) || \

422 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

423 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

424 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

425 ((
IT
=
SDIO_IT_TXUNDERR
) || \

426 ((
IT
=
SDIO_IT_RXOVERR
) || \

427 ((
IT
=
SDIO_IT_CMDREND
) || \

428 ((
IT
=
SDIO_IT_CMDSENT
) || \

429 ((
IT
=
SDIO_IT_DATAEND
) || \

430 ((
IT
=
SDIO_IT_STBITERR
) || \

431 ((
IT
=
SDIO_IT_DBCKEND
) || \

432 ((
IT
=
SDIO_IT_CMDACT
) || \

433 ((
IT
=
SDIO_IT_TXACT
) || \

434 ((
IT
=
SDIO_IT_RXACT
) || \

435 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

436 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

437 ((
IT
=
SDIO_IT_TXFIFOF
) || \

438 ((
IT
=
SDIO_IT_RXFIFOF
) || \

439 ((
IT
=
SDIO_IT_TXFIFOE
) || \

440 ((
IT
=
SDIO_IT_RXFIFOE
) || \

441 ((
IT
=
SDIO_IT_TXDAVL
) || \

442 ((
IT
=
SDIO_IT_RXDAVL
) || \

443 ((
IT
=
SDIO_IT_SDIOIT
) || \

444 ((
IT
=
SDIO_IT_CEATAEND
))

	)

446 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFF3FF800=0x00&& ((IT!(ut32_t)0x00))

	)

456 
	#SDIO_RdWaMode_CLK
 ((
ut32_t
)0x00000000)

	)

457 
	#SDIO_RdWaMode_DATA2
 ((
ut32_t
)0x00000001)

	)

458 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
) || \

459 ((
MODE
=
SDIO_RdWaMode_DATA2
))

	)

471 
SDIO_DeIn
();

474 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

475 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

476 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

477 
SDIO_SPowS
(
ut32_t
 
SDIO_PowS
);

478 
ut32_t
 
SDIO_GPowS
();

481 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

482 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

483 
ut8_t
 
SDIO_GCommdReڣ
();

484 
ut32_t
 
SDIO_GReڣ
(ut32_
SDIO_RESP
);

487 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

488 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

489 
ut32_t
 
SDIO_GDaCou
();

490 
ut32_t
 
SDIO_RdDa
();

491 
SDIO_WreDa
(
ut32_t
 
Da
);

492 
ut32_t
 
SDIO_GFIFOCou
();

495 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

496 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

497 
SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
);

498 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

499 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

502 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

503 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

504 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

507 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

510 
SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
);

511 
FgStus
 
SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
);

512 
SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
);

513 
ITStus
 
SDIO_GITStus
(
ut32_t
 
SDIO_IT
);

514 
SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
);

516 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_spi.h

24 #ide
__STM32F4xx_SPI_H


25 
	#__STM32F4xx_SPI_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
ut16_t
 
SPI_Dei
;

53 
ut16_t
 
SPI_Mode
;

56 
ut16_t
 
SPI_DaSize
;

59 
ut16_t
 
SPI_CPOL
;

62 
ut16_t
 
SPI_CPHA
;

65 
ut16_t
 
SPI_NSS
;

69 
ut16_t
 
SPI_BaudRePsr
;

75 
ut16_t
 
SPI_FB
;

78 
ut16_t
 
SPI_CRCPynoml
;

79 }
	tSPI_InTyDef
;

88 
ut16_t
 
I2S_Mode
;

91 
ut16_t
 
I2S_Sndd
;

94 
ut16_t
 
I2S_DaFm
;

97 
ut16_t
 
I2S_MCLKOuut
;

100 
ut32_t
 
I2S_AudioFq
;

103 
ut16_t
 
I2S_CPOL
;

105 }
	tI2S_InTyDef
;

113 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
) || \

114 ((
PERIPH
=
SPI2
) || \

115 ((
PERIPH
=
SPI3
))

	)

117 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI1
) || \

118 ((
PERIPH
=
SPI2
) || \

119 ((
PERIPH
=
SPI3
) || \

120 ((
PERIPH
=
I2S2ext
) || \

121 ((
PERIPH
=
I2S3ext
))

	)

123 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
) || \

124 ((
PERIPH
=
SPI3
))

	)

126 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI2
) || \

127 ((
PERIPH
=
SPI3
) || \

128 ((
PERIPH
=
I2S2ext
) || \

129 ((
PERIPH
=
I2S3ext
))

	)

131 
	#IS_I2S_EXT_PERIPH
(
PERIPH
(((PERIPH=
I2S2ext
) || \

132 ((
PERIPH
=
I2S3ext
))

	)

139 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

140 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

141 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

142 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

143 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
) || \

144 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

145 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

146 ((
MODE
=
SPI_Dei_1Le_Tx
))

	)

155 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

156 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

157 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
) || \

158 ((
MODE
=
SPI_Mode_Sve
))

	)

167 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0800)

	)

168 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0000)

	)

169 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
) || \

170 ((
DATASIZE
=
SPI_DaSize_8b
))

	)

179 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

180 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

181 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
) || \

182 ((
CPOL
=
SPI_CPOL_High
))

	)

191 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

192 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

193 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
) || \

194 ((
CPHA
=
SPI_CPHA_2Edge
))

	)

203 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

204 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

205 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
) || \

206 ((
NSS
=
SPI_NSS_Hd
))

	)

215 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

216 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

217 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

218 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

219 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

220 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

221 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

222 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

223 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
) || \

224 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

225 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

226 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

227 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

228 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

229 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

230 ((
PRESCALER
=
SPI_BaudRePsr_256
))

	)

239 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

240 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

241 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
) || \

242 ((
BIT
=
SPI_FB_LSB
))

	)

251 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

252 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

253 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

254 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

255 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
) || \

256 ((
MODE
=
I2S_Mode_SveRx
) || \

257 ((
MODE
=
I2S_Mode_MaTx
)|| \

258 ((
MODE
=
I2S_Mode_MaRx
))

	)

268 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

269 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

270 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

271 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

272 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

273 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
) || \

274 ((
STANDARD
=
I2S_Sndd_MSB
) || \

275 ((
STANDARD
=
I2S_Sndd_LSB
) || \

276 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

277 ((
STANDARD
=
I2S_Sndd_PCMLg
))

	)

286 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

287 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

288 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

289 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

290 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
) || \

291 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

292 ((
FORMAT
=
I2S_DaFm_24b
) || \

293 ((
FORMAT
=
I2S_DaFm_32b
))

	)

302 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

303 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

304 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
) || \

305 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

	)

314 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

315 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

316 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

317 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

318 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

319 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

320 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

321 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

322 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

323 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

325 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
) && \

326 ((
FREQ
<
I2S_AudioFq_192k
)) || \

327 ((
FREQ
=
I2S_AudioFq_Deu
))

	)

336 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

337 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

338 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
) || \

339 ((
CPOL
=
I2S_CPOL_High
))

	)

348 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

349 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

350 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

359 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

360 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

361 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
) || \

362 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

	)

371 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

372 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

373 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

382 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

383 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

384 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
) || \

385 ((
DIRECTION
=
SPI_Dei_Tx
))

	)

394 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

395 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

396 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

397 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

398 
	#SPI_I2S_IT_TIFRFE
 ((
ut8_t
)0x58)

	)

400 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
) || \

401 ((
IT
=
SPI_I2S_IT_RXNE
) || \

402 ((
IT
=
SPI_I2S_IT_ERR
))

	)

404 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

405 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

406 
	#SPI_IT_CRCERR
 ((
ut8_t
)0x54)

	)

408 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

410 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
)|| ((IT=
SPI_I2S_IT_TXE
) || \

411 ((
IT
=
SPI_IT_CRCERR
|| ((IT=
SPI_IT_MODF
) || \

412 ((
IT
=
SPI_I2S_IT_OVR
|| ((IT=
I2S_IT_UDR
) ||\

413 ((
IT
=
SPI_I2S_IT_TIFRFE
))

	)

422 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

423 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

424 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

425 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

426 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

427 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

428 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

429 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

430 
	#SPI_I2S_FLAG_TIFRFE
 ((
ut16_t
)0x0100)

	)

432 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

433 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
) || \

434 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

435 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

436 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
)|| \

437 ((
FLAG
=
SPI_I2S_FLAG_TIFRFE
))

	)

446 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

455 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

456 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

457 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

458 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

459 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

460 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

461 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

462 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

463 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

464 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

465 
	#SPI_DeIn
 
SPI_I2S_DeIn


	)

466 
	#SPI_ITCfig
 
SPI_I2S_ITCfig


	)

467 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

468 
	#SPI_SdDa
 
SPI_I2S_SdDa


	)

469 
	#SPI_ReiveDa
 
SPI_I2S_ReiveDa


	)

470 
	#SPI_GFgStus
 
SPI_I2S_GFgStus


	)

471 
	#SPI_CˬFg
 
SPI_I2S_CˬFg


	)

472 
	#SPI_GITStus
 
SPI_I2S_GITStus


	)

473 
	#SPI_CˬITPdgB
 
SPI_I2S_CˬITPdgB


	)

486 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

489 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

490 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

491 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

492 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

493 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

494 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

495 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

496 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

497 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

498 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

499 
SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

501 
I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
);

504 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

505 
ut16_t
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

508 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

509 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

510 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

511 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

514 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

517 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

518 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

519 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

520 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

521 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

523 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_syscfg.h

24 #ide
__STM32F4xx_SYSCFG_H


25 
	#__STM32F4xx_SYSCFG_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

52 
	#EXTI_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

53 
	#EXTI_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

54 
	#EXTI_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

55 
	#EXTI_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

56 
	#EXTI_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

57 
	#EXTI_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

58 
	#EXTI_PtSourGPIOG
 ((
ut8_t
)0x06)

	)

59 
	#EXTI_PtSourGPIOH
 ((
ut8_t
)0x07)

	)

60 
	#EXTI_PtSourGPIOI
 ((
ut8_t
)0x08)

	)

62 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
EXTI_PtSourGPIOA
) || \

63 ((
PORTSOURCE
=
EXTI_PtSourGPIOB
) || \

64 ((
PORTSOURCE
=
EXTI_PtSourGPIOC
) || \

65 ((
PORTSOURCE
=
EXTI_PtSourGPIOD
) || \

66 ((
PORTSOURCE
=
EXTI_PtSourGPIOE
) || \

67 ((
PORTSOURCE
=
EXTI_PtSourGPIOF
) || \

68 ((
PORTSOURCE
=
EXTI_PtSourGPIOG
) || \

69 ((
PORTSOURCE
=
EXTI_PtSourGPIOH
) || \

70 ((
PORTSOURCE
=
EXTI_PtSourGPIOI
))

	)

79 
	#EXTI_PSour0
 ((
ut8_t
)0x00)

	)

80 
	#EXTI_PSour1
 ((
ut8_t
)0x01)

	)

81 
	#EXTI_PSour2
 ((
ut8_t
)0x02)

	)

82 
	#EXTI_PSour3
 ((
ut8_t
)0x03)

	)

83 
	#EXTI_PSour4
 ((
ut8_t
)0x04)

	)

84 
	#EXTI_PSour5
 ((
ut8_t
)0x05)

	)

85 
	#EXTI_PSour6
 ((
ut8_t
)0x06)

	)

86 
	#EXTI_PSour7
 ((
ut8_t
)0x07)

	)

87 
	#EXTI_PSour8
 ((
ut8_t
)0x08)

	)

88 
	#EXTI_PSour9
 ((
ut8_t
)0x09)

	)

89 
	#EXTI_PSour10
 ((
ut8_t
)0x0A)

	)

90 
	#EXTI_PSour11
 ((
ut8_t
)0x0B)

	)

91 
	#EXTI_PSour12
 ((
ut8_t
)0x0C)

	)

92 
	#EXTI_PSour13
 ((
ut8_t
)0x0D)

	)

93 
	#EXTI_PSour14
 ((
ut8_t
)0x0E)

	)

94 
	#EXTI_PSour15
 ((
ut8_t
)0x0F)

	)

95 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
EXTI_PSour0
) || \

96 ((
PINSOURCE
=
EXTI_PSour1
) || \

97 ((
PINSOURCE
=
EXTI_PSour2
) || \

98 ((
PINSOURCE
=
EXTI_PSour3
) || \

99 ((
PINSOURCE
=
EXTI_PSour4
) || \

100 ((
PINSOURCE
=
EXTI_PSour5
) || \

101 ((
PINSOURCE
=
EXTI_PSour6
) || \

102 ((
PINSOURCE
=
EXTI_PSour7
) || \

103 ((
PINSOURCE
=
EXTI_PSour8
) || \

104 ((
PINSOURCE
=
EXTI_PSour9
) || \

105 ((
PINSOURCE
=
EXTI_PSour10
) || \

106 ((
PINSOURCE
=
EXTI_PSour11
) || \

107 ((
PINSOURCE
=
EXTI_PSour12
) || \

108 ((
PINSOURCE
=
EXTI_PSour13
) || \

109 ((
PINSOURCE
=
EXTI_PSour14
) || \

110 ((
PINSOURCE
=
EXTI_PSour15
))

	)

119 
	#SYSCFG_MemyRem_Fsh
 ((
ut8_t
)0x00)

	)

120 
	#SYSCFG_MemyRem_SyemFsh
 ((
ut8_t
)0x01)

	)

121 
	#SYSCFG_MemyRem_FSMC
 ((
ut8_t
)0x02)

	)

122 
	#SYSCFG_MemyRem_SRAM
 ((
ut8_t
)0x03)

	)

124 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

125 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

126 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

127 ((
REMAP
=
SYSCFG_MemyRem_FSMC
))

	)

136 
	#SYSCFG_ETH_MedI_MII
 ((
ut32_t
)0x00000000)

	)

137 
	#SYSCFG_ETH_MedI_RMII
 ((
ut32_t
)0x00000001)

	)

139 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
SYSCFG_ETH_MedI_MII
) || \

140 ((
INTERFACE
=
SYSCFG_ETH_MedI_RMII
))

	)

152 
SYSCFG_DeIn
();

153 
SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
);

154 
SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
);

155 
SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
);

156 
SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
);

157 
FgStus
 
SYSCFG_GComntiClStus
();

159 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_tim.h

24 #ide
__STM32F4xx_TIM_H


25 
	#__STM32F4xx_TIM_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

51 
ut16_t
 
TIM_Psr
;

54 
ut16_t
 
TIM_CouMode
;

57 
ut32_t
 
TIM_Piod
;

61 
ut16_t
 
TIM_ClockDivisi
;

64 
ut8_t
 
TIM_RiCou
;

72 } 
	tTIM_TimeBaInTyDef
;

80 
ut16_t
 
TIM_OCMode
;

83 
ut16_t
 
TIM_OuutS
;

86 
ut16_t
 
TIM_OuutNS
;

90 
ut32_t
 
TIM_Pul
;

93 
ut16_t
 
TIM_OCPެy
;

96 
ut16_t
 
TIM_OCNPެy
;

100 
ut16_t
 
TIM_OCIdS
;

104 
ut16_t
 
TIM_OCNIdS
;

107 } 
	tTIM_OCInTyDef
;

116 
ut16_t
 
TIM_Chl
;

119 
ut16_t
 
TIM_ICPެy
;

122 
ut16_t
 
TIM_ICSei
;

125 
ut16_t
 
TIM_ICPsr
;

128 
ut16_t
 
TIM_ICFr
;

130 } 
	tTIM_ICInTyDef
;

140 
ut16_t
 
TIM_OSSRS
;

143 
ut16_t
 
TIM_OSSIS
;

146 
ut16_t
 
TIM_LOCKLev
;

149 
ut16_t
 
TIM_DdTime
;

153 
ut16_t
 
TIM_Bak
;

156 
ut16_t
 
TIM_BakPެy
;

159 
ut16_t
 
TIM_AutomicOuut
;

161 } 
	tTIM_BDTRInTyDef
;

169 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

170 ((
PERIPH
=
TIM2
) || \

171 ((
PERIPH
=
TIM3
) || \

172 ((
PERIPH
=
TIM4
) || \

173 ((
PERIPH
=
TIM5
) || \

174 ((
PERIPH
=
TIM6
) || \

175 ((
PERIPH
=
TIM7
) || \

176 ((
PERIPH
=
TIM8
) || \

177 ((
PERIPH
=
TIM9
) || \

178 ((
PERIPH
=
TIM10
) || \

179 ((
PERIPH
=
TIM11
) || \

180 ((
PERIPH
=
TIM12
) || \

181 (((
PERIPH
=
TIM13
) || \

182 ((
PERIPH
=
TIM14
)))

	)

184 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

185 ((
PERIPH
=
TIM2
) || \

186 ((
PERIPH
=
TIM3
) || \

187 ((
PERIPH
=
TIM4
) || \

188 ((
PERIPH
=
TIM5
) || \

189 ((
PERIPH
=
TIM8
) || \

190 ((
PERIPH
=
TIM9
) || \

191 ((
PERIPH
=
TIM10
) || \

192 ((
PERIPH
=
TIM11
) || \

193 ((
PERIPH
=
TIM12
) || \

194 ((
PERIPH
=
TIM13
) || \

195 ((
PERIPH
=
TIM14
))

	)

198 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

199 ((
PERIPH
=
TIM2
) || \

200 ((
PERIPH
=
TIM3
) || \

201 ((
PERIPH
=
TIM4
) || \

202 ((
PERIPH
=
TIM5
) || \

203 ((
PERIPH
=
TIM8
) || \

204 ((
PERIPH
=
TIM9
) || \

205 ((
PERIPH
=
TIM12
))

	)

207 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

208 ((
PERIPH
=
TIM2
) || \

209 ((
PERIPH
=
TIM3
) || \

210 ((
PERIPH
=
TIM4
) || \

211 ((
PERIPH
=
TIM5
) || \

212 ((
PERIPH
=
TIM8
))

	)

214 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

215 ((
PERIPH
=
TIM8
))

	)

217 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

218 ((
PERIPH
=
TIM2
) || \

219 ((
PERIPH
=
TIM3
) || \

220 ((
PERIPH
=
TIM4
) || \

221 ((
PERIPH
=
TIM5
) || \

222 ((
PERIPH
=
TIM6
) || \

223 ((
PERIPH
=
TIM7
) || \

224 ((
PERIPH
=
TIM8
))

	)

226 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMx=
TIM2
) || \

227 ((
TIMx
=
TIM5
) || \

228 ((
TIMx
=
TIM11
))

	)

234 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

235 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

236 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

237 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

238 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

239 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

240 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

241 ((
MODE
=
TIM_OCMode_Aive
) || \

242 ((
MODE
=
TIM_OCMode_Iive
) || \

243 ((
MODE
=
TIM_OCMode_Togg
)|| \

244 ((
MODE
=
TIM_OCMode_PWM1
) || \

245 ((
MODE
=
TIM_OCMode_PWM2
))

	)

246 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

247 ((
MODE
=
TIM_OCMode_Aive
) || \

248 ((
MODE
=
TIM_OCMode_Iive
) || \

249 ((
MODE
=
TIM_OCMode_Togg
)|| \

250 ((
MODE
=
TIM_OCMode_PWM1
) || \

251 ((
MODE
=
TIM_OCMode_PWM2
) || \

252 ((
MODE
=
TIM_FdAi_Aive
) || \

253 ((
MODE
=
TIM_FdAi_InAive
))

	)

262 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

263 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

264 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
) || \

265 ((
MODE
=
TIM_OPMode_Rive
))

	)

274 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

275 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

276 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

277 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

279 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

280 ((
CHANNEL
=
TIM_Chl_2
) || \

281 ((
CHANNEL
=
TIM_Chl_3
) || \

282 ((
CHANNEL
=
TIM_Chl_4
))

	)

284 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

285 ((
CHANNEL
=
TIM_Chl_2
))

	)

286 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

287 ((
CHANNEL
=
TIM_Chl_2
) || \

288 ((
CHANNEL
=
TIM_Chl_3
))

	)

297 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

298 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

299 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

300 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
) || \

301 ((
DIV
=
TIM_CKD_DIV2
) || \

302 ((
DIV
=
TIM_CKD_DIV4
))

	)

311 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

312 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

313 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

314 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

315 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

316 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
) || \

317 ((
MODE
=
TIM_CouMode_Down
) || \

318 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

319 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

320 ((
MODE
=
TIM_CouMode_CrAligd3
))

	)

329 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

330 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

331 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
) || \

332 ((
POLARITY
=
TIM_OCPެy_Low
))

	)

341 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

342 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

343 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
) || \

344 ((
POLARITY
=
TIM_OCNPެy_Low
))

	)

353 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

354 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

355 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
) || \

356 ((
STATE
=
TIM_OuutS_Eb
))

	)

365 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

366 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

367 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
) || \

368 ((
STATE
=
TIM_OuutNS_Eb
))

	)

377 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

378 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

379 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
) || \

380 ((
CCX
=
TIM_CCx_Dib
))

	)

389 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

390 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

391 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
) || \

392 ((
CCXN
=
TIM_CCxN_Dib
))

	)

401 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

402 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

403 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
) || \

404 ((
STATE
=
TIM_Bak_Dib
))

	)

413 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

414 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

415 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
) || \

416 ((
POLARITY
=
TIM_BakPެy_High
))

	)

425 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

426 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

427 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
) || \

428 ((
STATE
=
TIM_AutomicOuut_Dib
))

	)

437 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

438 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

439 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

440 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

441 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
) || \

442 ((
LEVEL
=
TIM_LOCKLev_1
) || \

443 ((
LEVEL
=
TIM_LOCKLev_2
) || \

444 ((
LEVEL
=
TIM_LOCKLev_3
))

	)

453 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

454 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

455 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
) || \

456 ((
STATE
=
TIM_OSSIS_Dib
))

	)

465 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

466 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

467 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
) || \

468 ((
STATE
=
TIM_OSSRS_Dib
))

	)

477 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

478 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

479 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
) || \

480 ((
STATE
=
TIM_OCIdS_Ret
))

	)

489 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

490 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

491 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
) || \

492 ((
STATE
=
TIM_OCNIdS_Ret
))

	)

501 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

502 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

503 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

504 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

505 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

506 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

	)

515 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

517 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

519 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

520 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
) || \

521 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

522 ((
SELECTION
=
TIM_ICSei_TRC
))

	)

531 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

532 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

533 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

534 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

535 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
) || \

536 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

537 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

538 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

	)

547 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

548 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

549 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

550 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

551 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

552 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

553 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

554 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

555 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

557 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
) || \

558 ((
IT
=
TIM_IT_CC1
) || \

559 ((
IT
=
TIM_IT_CC2
) || \

560 ((
IT
=
TIM_IT_CC3
) || \

561 ((
IT
=
TIM_IT_CC4
) || \

562 ((
IT
=
TIM_IT_COM
) || \

563 ((
IT
=
TIM_IT_Trigg
) || \

564 ((
IT
=
TIM_IT_Bak
))

	)

573 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

574 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

575 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

576 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

577 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

578 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

579 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

580 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

581 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

582 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

583 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

584 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

585 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

586 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

587 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

588 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

589 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

590 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

591 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

592 
	#TIM_DMABa_OR
 ((
ut16_t
)0x0013)

	)

593 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
) || \

594 ((
BASE
=
TIM_DMABa_CR2
) || \

595 ((
BASE
=
TIM_DMABa_SMCR
) || \

596 ((
BASE
=
TIM_DMABa_DIER
) || \

597 ((
BASE
=
TIM_DMABa_SR
) || \

598 ((
BASE
=
TIM_DMABa_EGR
) || \

599 ((
BASE
=
TIM_DMABa_CCMR1
) || \

600 ((
BASE
=
TIM_DMABa_CCMR2
) || \

601 ((
BASE
=
TIM_DMABa_CCER
) || \

602 ((
BASE
=
TIM_DMABa_CNT
) || \

603 ((
BASE
=
TIM_DMABa_PSC
) || \

604 ((
BASE
=
TIM_DMABa_ARR
) || \

605 ((
BASE
=
TIM_DMABa_RCR
) || \

606 ((
BASE
=
TIM_DMABa_CCR1
) || \

607 ((
BASE
=
TIM_DMABa_CCR2
) || \

608 ((
BASE
=
TIM_DMABa_CCR3
) || \

609 ((
BASE
=
TIM_DMABa_CCR4
) || \

610 ((
BASE
=
TIM_DMABa_BDTR
) || \

611 ((
BASE
=
TIM_DMABa_DCR
) || \

612 ((
BASE
=
TIM_DMABa_OR
))

	)

621 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

622 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

623 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

624 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

625 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

626 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

627 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

628 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

629 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

630 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

631 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

632 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

633 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

634 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

635 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

636 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

637 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

638 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

639 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
) || \

640 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

641 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

642 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

643 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

644 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

645 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

646 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

647 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

648 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

649 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

650 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

651 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

652 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

653 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

654 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

655 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

656 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

	)

665 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

666 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

667 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

668 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

669 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

670 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

671 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

672 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

682 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

683 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

684 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

685 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

686 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
) || \

687 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

688 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

689 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

	)

698 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

699 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

700 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

701 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

702 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

703 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

704 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

705 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

706 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

707 ((
SELECTION
=
TIM_TS_ITR1
) || \

708 ((
SELECTION
=
TIM_TS_ITR2
) || \

709 ((
SELECTION
=
TIM_TS_ITR3
) || \

710 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

711 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

712 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

713 ((
SELECTION
=
TIM_TS_ETRF
))

	)

714 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

715 ((
SELECTION
=
TIM_TS_ITR1
) || \

716 ((
SELECTION
=
TIM_TS_ITR2
) || \

717 ((
SELECTION
=
TIM_TS_ITR3
))

	)

726 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

727 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

728 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

737 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

738 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

739 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
) || \

740 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

	)

749 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

750 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

751 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
) || \

752 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

	)

761 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

762 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

763 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
) || \

764 ((
ACTION
=
TIM_FdAi_InAive
))

	)

773 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

774 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

775 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

776 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
) || \

777 ((
MODE
=
TIM_EncodMode_TI2
) || \

778 ((
MODE
=
TIM_EncodMode_TI12
))

	)

788 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

789 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

790 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

791 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

792 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

793 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

794 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

795 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

796 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

806 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

809 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

810 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
) || \

811 ((
SOURCE
=
TIM_UpdeSour_Regur
))

	)

820 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

821 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

822 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
) || \

823 ((
STATE
=
TIM_OCPld_Dib
))

	)

832 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

833 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

834 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
) || \

835 ((
STATE
=
TIM_OCFa_Dib
))

	)

845 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

846 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

847 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
) || \

848 ((
STATE
=
TIM_OCCˬ_Dib
))

	)

857 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

858 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

859 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

860 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

861 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

862 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

863 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

864 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

865 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
) || \

866 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

867 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

868 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

869 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

870 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

871 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

872 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

	)

881 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

882 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

883 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

884 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

885 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
) || \

886 ((
MODE
=
TIM_SveMode_Ged
) || \

887 ((
MODE
=
TIM_SveMode_Trigg
) || \

888 ((
MODE
=
TIM_SveMode_Ex1
))

	)

897 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

898 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

899 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
) || \

900 ((
STATE
=
TIM_MaSveMode_Dib
))

	)

908 
	#TIM2_TIM8_TRGO
 ((
ut16_t
)0x0000)

	)

909 
	#TIM2_ETH_PTP
 ((
ut16_t
)0x0400)

	)

910 
	#TIM2_USBFS_SOF
 ((
ut16_t
)0x0800)

	)

911 
	#TIM2_USBHS_SOF
 ((
ut16_t
)0x0C00)

	)

913 
	#TIM5_GPIO
 ((
ut16_t
)0x0000)

	)

914 
	#TIM5_LSI
 ((
ut16_t
)0x0040)

	)

915 
	#TIM5_LSE
 ((
ut16_t
)0x0080)

	)

916 
	#TIM5_RTC
 ((
ut16_t
)0x00C0)

	)

918 
	#TIM11_GPIO
 ((
ut16_t
)0x0000)

	)

919 
	#TIM11_HSE
 ((
ut16_t
)0x0002)

	)

921 
	#IS_TIM_REMAP
(
TIM_REMAP
(((TIM_REMAP=
TIM2_TIM8_TRGO
)||\

922 ((
TIM_REMAP
=
TIM2_ETH_PTP
)||\

923 ((
TIM_REMAP
=
TIM2_USBFS_SOF
)||\

924 ((
TIM_REMAP
=
TIM2_USBHS_SOF
)||\

925 ((
TIM_REMAP
=
TIM5_GPIO
)||\

926 ((
TIM_REMAP
=
TIM5_LSI
)||\

927 ((
TIM_REMAP
=
TIM5_LSE
)||\

928 ((
TIM_REMAP
=
TIM5_RTC
)||\

929 ((
TIM_REMAP
=
TIM11_GPIO
)||\

930 ((
TIM_REMAP
=
TIM11_HSE
))

	)

939 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

940 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

941 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

942 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

943 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

944 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

945 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

946 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

947 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

948 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

949 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

950 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

951 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
) || \

952 ((
FLAG
=
TIM_FLAG_CC1
) || \

953 ((
FLAG
=
TIM_FLAG_CC2
) || \

954 ((
FLAG
=
TIM_FLAG_CC3
) || \

955 ((
FLAG
=
TIM_FLAG_CC4
) || \

956 ((
FLAG
=
TIM_FLAG_COM
) || \

957 ((
FLAG
=
TIM_FLAG_Trigg
) || \

958 ((
FLAG
=
TIM_FLAG_Bak
) || \

959 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

960 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

961 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

962 ((
FLAG
=
TIM_FLAG_CC4OF
))

	)

972 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

981 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

990 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

991 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

992 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

993 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

994 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

995 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

996 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

997 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

998 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

999 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1000 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1001 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1002 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1003 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1004 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1005 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1006 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1007 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1020 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1021 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1022 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1023 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1024 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1025 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
);

1026 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
);

1027 
ut32_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1028 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1029 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1030 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1031 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1032 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1033 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1034 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1037 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1038 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1039 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1040 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1041 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1042 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1043 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
);

1044 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
);

1045 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
);

1046 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
);

1047 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1048 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1049 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1050 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1051 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1052 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1053 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1054 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1055 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1056 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1057 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1058 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1059 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1060 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1061 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1062 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1063 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1064 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1065 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1066 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1067 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1068 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1069 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1070 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1071 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1074 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1075 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1076 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1077 
ut32_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1078 
ut32_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1079 
ut32_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1080 
ut32_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1081 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1082 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1083 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1084 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1087 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1088 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1089 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1090 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1091 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1094 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1095 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1096 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1097 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1098 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1099 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1100 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1101 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1102 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1105 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1106 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1107 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1108 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1109 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1110 
ut16_t
 
ExtTRGFr
);

1111 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1112 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1115 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1116 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1117 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1118 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1119 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1120 
ut16_t
 
ExtTRGFr
);

1123 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1124 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1125 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1128 
TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
);

1130 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_usart.h

24 #ide
__STM32F4xx_USART_H


25 
	#__STM32F4xx_USART_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
ut32_t
 
USART_BaudRe
;

56 
ut16_t
 
USART_WdLgth
;

59 
ut16_t
 
USART_StBs
;

62 
ut16_t
 
USART_Py
;

69 
ut16_t
 
USART_Mode
;

72 
ut16_t
 
USART_HdweFlowCڌ
;

75 } 
	tUSART_InTyDef
;

84 
ut16_t
 
USART_Clock
;

87 
ut16_t
 
USART_CPOL
;

90 
ut16_t
 
USART_CPHA
;

93 
ut16_t
 
USART_LaB
;

96 } 
	tUSART_ClockInTyDef
;

104 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

105 ((
PERIPH
=
USART2
) || \

106 ((
PERIPH
=
USART3
) || \

107 ((
PERIPH
=
UART4
) || \

108 ((
PERIPH
=
UART5
) || \

109 ((
PERIPH
=
USART6
))

	)

111 
	#IS_USART_1236_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

112 ((
PERIPH
=
USART2
) || \

113 ((
PERIPH
=
USART3
) || \

114 ((
PERIPH
=
USART6
))

	)

120 
	#USART_WdLgth_8b
 ((
ut16_t
)0x0000)

	)

121 
	#USART_WdLgth_9b
 ((
ut16_t
)0x1000)

	)

123 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
) || \

124 ((
LENGTH
=
USART_WdLgth_9b
))

	)

133 
	#USART_StBs_1
 ((
ut16_t
)0x0000)

	)

134 
	#USART_StBs_0_5
 ((
ut16_t
)0x1000)

	)

135 
	#USART_StBs_2
 ((
ut16_t
)0x2000)

	)

136 
	#USART_StBs_1_5
 ((
ut16_t
)0x3000)

	)

137 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
) || \

138 ((
STOPBITS
=
USART_StBs_0_5
) || \

139 ((
STOPBITS
=
USART_StBs_2
) || \

140 ((
STOPBITS
=
USART_StBs_1_5
))

	)

149 
	#USART_Py_No
 ((
ut16_t
)0x0000)

	)

150 
	#USART_Py_Ev
 ((
ut16_t
)0x0400)

	)

151 
	#USART_Py_Odd
 ((
ut16_t
)0x0600)

	)

152 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
) || \

153 ((
PARITY
=
USART_Py_Ev
) || \

154 ((
PARITY
=
USART_Py_Odd
))

	)

163 
	#USART_Mode_Rx
 ((
ut16_t
)0x0004)

	)

164 
	#USART_Mode_Tx
 ((
ut16_t
)0x0008)

	)

165 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut16_t
)0xFFF3=0x00&& ((MODE!(ut16_t)0x00))

	)

173 
	#USART_HdweFlowCڌ_Ne
 ((
ut16_t
)0x0000)

	)

174 
	#USART_HdweFlowCڌ_RTS
 ((
ut16_t
)0x0100)

	)

175 
	#USART_HdweFlowCڌ_CTS
 ((
ut16_t
)0x0200)

	)

176 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
ut16_t
)0x0300)

	)

177 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

178 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

179 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

180 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

181 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

	)

189 
	#USART_Clock_Dib
 ((
ut16_t
)0x0000)

	)

190 
	#USART_Clock_Eb
 ((
ut16_t
)0x0800)

	)

191 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
) || \

192 ((
CLOCK
=
USART_Clock_Eb
))

	)

201 
	#USART_CPOL_Low
 ((
ut16_t
)0x0000)

	)

202 
	#USART_CPOL_High
 ((
ut16_t
)0x0400)

	)

203 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

213 
	#USART_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

214 
	#USART_CPHA_2Edge
 ((
ut16_t
)0x0200)

	)

215 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

225 
	#USART_LaB_Dib
 ((
ut16_t
)0x0000)

	)

226 
	#USART_LaB_Eb
 ((
ut16_t
)0x0100)

	)

227 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
) || \

228 ((
LASTBIT
=
USART_LaB_Eb
))

	)

237 
	#USART_IT_PE
 ((
ut16_t
)0x0028)

	)

238 
	#USART_IT_TXE
 ((
ut16_t
)0x0727)

	)

239 
	#USART_IT_TC
 ((
ut16_t
)0x0626)

	)

240 
	#USART_IT_RXNE
 ((
ut16_t
)0x0525)

	)

241 
	#USART_IT_ORE_RX
 ((
ut16_t
)0x0325

	)

242 
	#USART_IT_IDLE
 ((
ut16_t
)0x0424)

	)

243 
	#USART_IT_LBD
 ((
ut16_t
)0x0846)

	)

244 
	#USART_IT_CTS
 ((
ut16_t
)0x096A)

	)

245 
	#USART_IT_ERR
 ((
ut16_t
)0x0060)

	)

246 
	#USART_IT_ORE_ER
 ((
ut16_t
)0x0360

	)

247 
	#USART_IT_NE
 ((
ut16_t
)0x0260)

	)

248 
	#USART_IT_FE
 ((
ut16_t
)0x0160)

	)

253 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

258 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

259 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

260 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

261 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

	)

262 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

263 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

264 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

265 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

266 ((
IT
=
USART_IT_ORE_RX
|| ((IT=
USART_IT_ORE_ER
) || \

267 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

	)

268 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

269 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

	)

278 
	#USART_DMAReq_Tx
 ((
ut16_t
)0x0080)

	)

279 
	#USART_DMAReq_Rx
 ((
ut16_t
)0x0040)

	)

280 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFF3F=0x00&& ((DMAREQ!(ut16_t)0x00))

	)

290 
	#USART_WakeUp_IdLe
 ((
ut16_t
)0x0000)

	)

291 
	#USART_WakeUp_AddssMk
 ((
ut16_t
)0x0800)

	)

292 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
) || \

293 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

	)

302 
	#USART_LINBakDeLgth_10b
 ((
ut16_t
)0x0000)

	)

303 
	#USART_LINBakDeLgth_11b
 ((
ut16_t
)0x0020)

	)

304 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

305 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

306 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

	)

315 
	#USART_IrDAMode_LowPow
 ((
ut16_t
)0x0004)

	)

316 
	#USART_IrDAMode_Nm
 ((
ut16_t
)0x0000)

	)

317 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
) || \

318 ((
MODE
=
USART_IrDAMode_Nm
))

	)

327 
	#USART_FLAG_CTS
 ((
ut16_t
)0x0200)

	)

328 
	#USART_FLAG_LBD
 ((
ut16_t
)0x0100)

	)

329 
	#USART_FLAG_TXE
 ((
ut16_t
)0x0080)

	)

330 
	#USART_FLAG_TC
 ((
ut16_t
)0x0040)

	)

331 
	#USART_FLAG_RXNE
 ((
ut16_t
)0x0020)

	)

332 
	#USART_FLAG_IDLE
 ((
ut16_t
)0x0010)

	)

333 
	#USART_FLAG_ORE
 ((
ut16_t
)0x0008)

	)

334 
	#USART_FLAG_NE
 ((
ut16_t
)0x0004)

	)

335 
	#USART_FLAG_FE
 ((
ut16_t
)0x0002)

	)

336 
	#USART_FLAG_PE
 ((
ut16_t
)0x0001)

	)

337 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
) || \

338 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

339 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

340 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

341 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

	)

343 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFC9F=0x00&& ((FLAG!(ut16_t)0x00))

	)

345 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 7500001))

	)

346 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

347 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

361 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

364 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

365 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

366 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

367 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

368 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

369 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

370 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

371 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

374 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

375 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

378 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

379 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
);

380 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

383 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
);

384 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

385 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

388 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

391 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

392 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

393 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

396 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
);

397 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

400 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

403 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
);

404 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

405 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

406 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

407 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

409 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_wwdg.h

24 #ide
__STM32F4xx_WWDG_H


25 
	#__STM32F4xx_WWDG_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

53 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

54 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

55 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

56 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

57 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
) || \

58 ((
PRESCALER
=
WWDG_Psr_2
) || \

59 ((
PRESCALER
=
WWDG_Psr_4
) || \

60 ((
PRESCALER
=
WWDG_Psr_8
))

	)

61 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

62 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

76 
WWDG_DeIn
();

79 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

80 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

81 
WWDG_EbIT
();

82 
WWDG_SCou
(
ut8_t
 
Cou
);

85 
WWDG_Eb
(
ut8_t
 
Cou
);

88 
FgStus
 
WWDG_GFgStus
();

89 
WWDG_CˬFg
();

91 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\SPL\src\misc.c

70 
	~"misc.h
"

83 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

112 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

115 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

118 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

119 
	}
}

130 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

132 
ut8_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

135 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

136 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

137 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

139 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

142 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

143 
tm
 = (0x4 - 
tmriܙy
);

144 
tmpsub
 =mpsub >> 
tmriܙy
;

146 
tmriܙy
 = 
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

147 
tmriܙy
 |(
ut8_t
)(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
);

149 
tmriܙy
 =mppriority << 0x04;

151 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = 
tmriܙy
;

154 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

155 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

160 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

161 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

163 
	}
}

174 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

177 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

178 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

180 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

181 
	}
}

193 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

196 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

197 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

199 i(
NewS
 !
DISABLE
)

201 
SCB
->
SCR
 |
LowPowMode
;

205 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

207 
	}
}

217 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

220 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

221 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

223 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

227 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

229 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_adc.c

98 
	~"m32f4xx_adc.h
"

99 
	~"m32f4xx_rcc.h
"

114 
	#CR1_DISCNUM_RESET
 ((
ut32_t
)0xFFFF1FFF)

	)

117 
	#CR1_AWDCH_RESET
 ((
ut32_t
)0xFFFFFFE0)

	)

120 
	#CR1_AWDMode_RESET
 ((
ut32_t
)0xFF3FFDFF)

	)

123 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFCFFFEFF)

	)

126 
	#CR2_EXTEN_RESET
 ((
ut32_t
)0xCFFFFFFF)

	)

129 
	#CR2_JEXTEN_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

132 
	#CR2_JEXTSEL_RESET
 ((
ut32_t
)0xFFF0FFFF)

	)

135 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0xC0FFF7FD)

	)

138 
	#SQR3_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

139 
	#SQR2_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

140 
	#SQR1_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

143 
	#SQR1_L_RESET
 ((
ut32_t
)0xFF0FFFFF)

	)

146 
	#JSQR_JSQ_SET
 ((
ut32_t
)0x0000001F)

	)

149 
	#JSQR_JL_SET
 ((
ut32_t
)0x00300000)

	)

150 
	#JSQR_JL_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

153 
	#SMPR1_SMP_SET
 ((
ut32_t
)0x00000007)

	)

154 
	#SMPR2_SMP_SET
 ((
ut32_t
)0x00000007)

	)

157 
	#JDR_OFFSET
 ((
ut8_t
)0x28)

	)

160 
	#CDR_ADDRESS
 ((
ut32_t
)0x40012308)

	)

163 
	#CR_CLEAR_MASK
 ((
ut32_t
)0xFFFC30E0)

	)

206 
	$ADC_DeIn
()

209 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
ENABLE
);

212 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
DISABLE
);

213 
	}
}

228 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

230 
ut32_t
 
tmeg1
 = 0;

231 
ut8_t
 
tmeg2
 = 0;

233 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

234 
	`as_m
(
	`IS_ADC_RESOLUTION
(
ADC_InSu
->
ADC_Resuti
));

235 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

236 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

237 
	`as_m
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InSu
->
ADC_ExTrigCvEdge
));

238 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

239 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

240 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfCvsi
));

244 
tmeg1
 = 
ADCx
->
CR1
;

247 
tmeg1
 &
CR1_CLEAR_MASK
;

252 
tmeg1
 |(
ut32_t
)(((ut32_t)
ADC_InSu
->
ADC_SnCvMode
 << 8) | \

253 
ADC_InSu
->
ADC_Resuti
);

255 
ADCx
->
CR1
 = 
tmeg1
;

258 
tmeg1
 = 
ADCx
->
CR2
;

261 
tmeg1
 &
CR2_CLEAR_MASK
;

269 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_DaAlign
 | \

270 
ADC_InSu
->
ADC_ExTrigCv
 |

271 
ADC_InSu
->
ADC_ExTrigCvEdge
 | \

272 ((
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

275 
ADCx
->
CR2
 = 
tmeg1
;

278 
tmeg1
 = 
ADCx
->
SQR1
;

281 
tmeg1
 &
SQR1_L_RESET
;

285 
tmeg2
 |(
ut8_t
)(
ADC_InSu
->
ADC_NbrOfCvsi
 - (uint8_t)1);

286 
tmeg1
 |((
ut32_t
)
tmeg2
 << 20);

289 
ADCx
->
SQR1
 = 
tmeg1
;

290 
	}
}

303 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

306 
ADC_InSu
->
ADC_Resuti
 = 
ADC_Resuti_12b
;

309 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

312 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

315 
ADC_InSu
->
ADC_ExTrigCvEdge
 = 
ADC_ExTrigCvEdge_Ne
;

318 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_CC1
;

321 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

324 
ADC_InSu
->
ADC_NbrOfCvsi
 = 1;

325 
	}
}

334 
	$ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

336 
ut32_t
 
tmeg1
 = 0;

338 
	`as_m
(
	`IS_ADC_MODE
(
ADC_CommInSu
->
ADC_Mode
));

339 
	`as_m
(
	`IS_ADC_PRESCALER
(
ADC_CommInSu
->
ADC_Psr
));

340 
	`as_m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommInSu
->
ADC_DMAAcssMode
));

341 
	`as_m
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_CommInSu
->
ADC_TwoSamgDay
));

344 
tmeg1
 = 
ADC
->
CCR
;

347 
tmeg1
 &
CR_CLEAR_MASK
;

355 
tmeg1
 |(
ut32_t
)(
ADC_CommInSu
->
ADC_Mode
 |

356 
ADC_CommInSu
->
ADC_Psr
 |

357 
ADC_CommInSu
->
ADC_DMAAcssMode
 |

358 
ADC_CommInSu
->
ADC_TwoSamgDay
);

361 
ADC
->
CCR
 = 
tmeg1
;

362 
	}
}

370 
	$ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

373 
ADC_CommInSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

376 
ADC_CommInSu
->
ADC_Psr
 = 
ADC_Psr_Div2
;

379 
ADC_CommInSu
->
ADC_DMAAcssMode
 = 
ADC_DMAAcssMode_Dibd
;

382 
ADC_CommInSu
->
ADC_TwoSamgDay
 = 
ADC_TwoSamgDay_5Cyes
;

383 
	}
}

392 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

395 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

396 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

397 i(
NewS
 !
DISABLE
)

400 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_ADON
;

405 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_ADON
);

407 
	}
}

450 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

452 
ut32_t
 
tmeg
 = 0;

454 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

455 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

458 
tmeg
 = 
ADCx
->
CR1
;

461 
tmeg
 &
CR1_AWDMode_RESET
;

464 
tmeg
 |
ADC_AlogWchdog
;

467 
ADCx
->
CR1
 = 
tmeg
;

468 
	}
}

479 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

480 
ut16_t
 
LowThshd
)

483 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

484 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

485 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

488 
ADCx
->
HTR
 = 
HighThshd
;

491 
ADCx
->
LTR
 = 
LowThshd
;

492 
	}
}

520 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

522 
ut32_t
 
tmeg
 = 0;

524 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

525 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

528 
tmeg
 = 
ADCx
->
CR1
;

531 
tmeg
 &
CR1_AWDCH_RESET
;

534 
tmeg
 |
ADC_Chl
;

537 
ADCx
->
CR1
 = 
tmeg
;

538 
	}
}

585 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

588 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

589 i(
NewS
 !
DISABLE
)

592 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_TSVREFE
;

597 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_TSVREFE
);

599 
	}
}

607 
	$ADC_VBATCmd
(
FuniڮS
 
NewS
)

610 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

611 i(
NewS
 !
DISABLE
)

614 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_VBATE
;

619 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_VBATE
);

621 
	}
}

708 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

710 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

712 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

713 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

714 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

715 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

718 i(
ADC_Chl
 > 
ADC_Chl_9
)

721 
tmeg1
 = 
ADCx
->
SMPR1
;

724 
tmeg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_Chl
 - 10));

727 
tmeg1
 &~
tmeg2
;

730 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

733 
tmeg1
 |
tmeg2
;

736 
ADCx
->
SMPR1
 = 
tmeg1
;

741 
tmeg1
 = 
ADCx
->
SMPR2
;

744 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

747 
tmeg1
 &~
tmeg2
;

750 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

753 
tmeg1
 |
tmeg2
;

756 
ADCx
->
SMPR2
 = 
tmeg1
;

759 i(
Rk
 < 7)

762 
tmeg1
 = 
ADCx
->
SQR3
;

765 
tmeg2
 = 
SQR3_SQ_SET
 << (5 * (
Rk
 - 1));

768 
tmeg1
 &~
tmeg2
;

771 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 1));

774 
tmeg1
 |
tmeg2
;

777 
ADCx
->
SQR3
 = 
tmeg1
;

780 i(
Rk
 < 13)

783 
tmeg1
 = 
ADCx
->
SQR2
;

786 
tmeg2
 = 
SQR2_SQ_SET
 << (5 * (
Rk
 - 7));

789 
tmeg1
 &~
tmeg2
;

792 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 7));

795 
tmeg1
 |
tmeg2
;

798 
ADCx
->
SQR2
 = 
tmeg1
;

804 
tmeg1
 = 
ADCx
->
SQR1
;

807 
tmeg2
 = 
SQR1_SQ_SET
 << (5 * (
Rk
 - 13));

810 
tmeg1
 &~
tmeg2
;

813 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 13));

816 
tmeg1
 |
tmeg2
;

819 
ADCx
->
SQR1
 = 
tmeg1
;

821 
	}
}

828 
	$ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
)

831 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

834 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_SWSTART
;

835 
	}
}

842 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

844 
FgStus
 
bus
 = 
RESET
;

846 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

849 i((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
!(
ut32_t
)
RESET
)

852 
bus
 = 
SET
;

857 
bus
 = 
RESET
;

861  
bus
;

862 
	}
}

872 
	$ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

875 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

876 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

878 i(
NewS
 !
DISABLE
)

881 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_EOCS
;

886 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_EOCS
);

888 
	}
}

897 
	$ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

900 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

901 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

903 i(
NewS
 !
DISABLE
)

906 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_CONT
;

911 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_CONT
);

913 
	}
}

923 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

925 
ut32_t
 
tmeg1
 = 0;

926 
ut32_t
 
tmeg2
 = 0;

929 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

930 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

933 
tmeg1
 = 
ADCx
->
CR1
;

936 
tmeg1
 &
CR1_DISCNUM_RESET
;

939 
tmeg2
 = 
Numb
 - 1;

940 
tmeg1
 |
tmeg2
 << 13;

943 
ADCx
->
CR1
 = 
tmeg1
;

944 
	}
}

955 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

958 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

959 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

961 i(
NewS
 !
DISABLE
)

964 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_DISCEN
;

969 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_DISCEN
);

971 
	}
}

978 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

981 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

984  (
ut16_t

ADCx
->
DR
;

985 
	}
}

999 
ut32_t
 
	$ADC_GMuiModeCvsiVue
()

1002  (*(
__IO
 
ut32_t
 *
CDR_ADDRESS
);

1003 
	}
}

1048 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1051 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1052 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1053 i(
NewS
 !
DISABLE
)

1056 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DMA
;

1061 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DMA
);

1063 
	}
}

1072 
	$ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1075 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1076 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1077 i(
NewS
 !
DISABLE
)

1080 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DDS
;

1085 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DDS
);

1087 
	}
}

1099 
	$ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
)

1102 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1103 i(
NewS
 !
DISABLE
)

1106 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_DDS
;

1111 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_DDS
);

1113 
	}
}

1186 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

1188 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

1190 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1191 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1192 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

1193 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

1195 i(
ADC_Chl
 > 
ADC_Chl_9
)

1198 
tmeg1
 = 
ADCx
->
SMPR1
;

1200 
tmeg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_Chl
 - 10));

1202 
tmeg1
 &~
tmeg2
;

1204 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

1206 
tmeg1
 |
tmeg2
;

1208 
ADCx
->
SMPR1
 = 
tmeg1
;

1213 
tmeg1
 = 
ADCx
->
SMPR2
;

1215 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

1217 
tmeg1
 &~
tmeg2
;

1219 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

1221 
tmeg1
 |
tmeg2
;

1223 
ADCx
->
SMPR2
 = 
tmeg1
;

1227 
tmeg1
 = 
ADCx
->
JSQR
;

1229 
tmeg3
 = (
tmeg1
 & 
JSQR_JL_SET
)>> 20;

1231 
tmeg2
 = 
JSQR_JSQ_SET
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1233 
tmeg1
 &~
tmeg2
;

1235 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1237 
tmeg1
 |
tmeg2
;

1239 
ADCx
->
JSQR
 = 
tmeg1
;

1240 
	}
}

1249 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
)

1251 
ut32_t
 
tmeg1
 = 0;

1252 
ut32_t
 
tmeg2
 = 0;

1254 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1255 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

1258 
tmeg1
 = 
ADCx
->
JSQR
;

1261 
tmeg1
 &
JSQR_JL_RESET
;

1264 
tmeg2
 = 
Lgth
 - 1;

1265 
tmeg1
 |
tmeg2
 << 20;

1268 
ADCx
->
JSQR
 = 
tmeg1
;

1269 
	}
}

1284 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
)

1286 
__IO
 
ut32_t
 
tmp
 = 0;

1288 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1289 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1290 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1292 
tmp
 = (
ut32_t
)
ADCx
;

1293 
tmp
 +
ADC_InjeedChl
;

1296 *(
__IO
 
ut32_t
 *
tmp
 = (ut32_t)
Offt
;

1297 
	}
}

1322 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
)

1324 
ut32_t
 
tmeg
 = 0;

1326 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1327 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

1330 
tmeg
 = 
ADCx
->
CR2
;

1333 
tmeg
 &
CR2_JEXTSEL_RESET
;

1336 
tmeg
 |
ADC_ExTrigInjecCv
;

1339 
ADCx
->
CR2
 = 
tmeg
;

1340 
	}
}

1356 
	$ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
)

1358 
ut32_t
 
tmeg
 = 0;

1360 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1361 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_ExTrigInjecCvEdge
));

1363 
tmeg
 = 
ADCx
->
CR2
;

1365 
tmeg
 &
CR2_JEXTEN_RESET
;

1367 
tmeg
 |
ADC_ExTrigInjecCvEdge
;

1369 
ADCx
->
CR2
 = 
tmeg
;

1370 
	}
}

1377 
	$ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
)

1380 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1382 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_JSWSTART
;

1383 
	}
}

1390 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

1392 
FgStus
 
bus
 = 
RESET
;

1394 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1397 i((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
!(
ut32_t
)
RESET
)

1400 
bus
 = 
SET
;

1405 
bus
 = 
RESET
;

1408  
bus
;

1409 
	}
}

1419 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1422 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1423 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1424 i(
NewS
 !
DISABLE
)

1427 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JAUTO
;

1432 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JAUTO
);

1434 
	}
}

1445 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1448 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1449 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1450 i(
NewS
 !
DISABLE
)

1453 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JDISCEN
;

1458 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JDISCEN
);

1460 
	}
}

1473 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
)

1475 
__IO
 
ut32_t
 
tmp
 = 0;

1478 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1479 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1481 
tmp
 = (
ut32_t
)
ADCx
;

1482 
tmp
 +
ADC_InjeedChl
 + 
JDR_OFFSET
;

1485  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

1486 
	}
}

1581 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

1583 
ut32_t
 
mask
 = 0;

1585 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1586 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1587 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1590 
mask
 = (
ut8_t
)
ADC_IT
;

1591 
mask
 = (
ut32_t
)0x01 << itmask;

1593 i(
NewS
 !
DISABLE
)

1596 
ADCx
->
CR1
 |
mask
;

1601 
ADCx
->
CR1
 &(~(
ut32_t
)
mask
);

1603 
	}
}

1618 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1620 
FgStus
 
bus
 = 
RESET
;

1622 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1623 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1626 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
ut8_t
)
RESET
)

1629 
bus
 = 
SET
;

1634 
bus
 = 
RESET
;

1637  
bus
;

1638 
	}
}

1653 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1656 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1657 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1660 
ADCx
->
SR
 = ~(
ut32_t
)
ADC_FLAG
;

1661 
	}
}

1674 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1676 
ITStus
 
bus
 = 
RESET
;

1677 
ut32_t
 
mask
 = 0, 
abˡus
 = 0;

1680 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1681 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1684 
mask
 = 
ADC_IT
 >> 8;

1687 
abˡus
 = (
ADCx
->
CR1
 & ((
ut32_t
)0x01 << (
ut8_t
)
ADC_IT
)) ;

1690 i(((
ADCx
->
SR
 & 
mask
!(
ut32_t
)
RESET
&& 
abˡus
)

1693 
bus
 = 
SET
;

1698 
bus
 = 
RESET
;

1701  
bus
;

1702 
	}
}

1715 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1717 
ut8_t
 
mask
 = 0;

1719 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1720 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1722 
mask
 = (
ut8_t
)(
ADC_IT
 >> 8);

1724 
ADCx
->
SR
 = ~(
ut32_t
)
mask
;

1725 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_can.c

80 
	~"m32f4xx_n.h
"

81 
	~"m32f4xx_rcc.h
"

95 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

98 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

101 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

104 
	#INAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

106 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

109 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

111 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

113 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

115 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

117 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

120 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

121 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

122 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

124 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

130 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

162 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

165 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

167 i(
CANx
 =
CAN1
)

170 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

172 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

177 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

179 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

181 
	}
}

192 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

194 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

195 
ut32_t
 
wa_ack
 = 0x00000000;

197 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

198 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

199 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

200 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

201 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

202 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

204 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

205 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

206 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

207 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

208 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

211 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

214 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

217 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

219 
wa_ack
++;

223 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

225 
InStus
 = 
CAN_InStus_Faed
;

230 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

232 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

236 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

240 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

242 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

246 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

250 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

252 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

256 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

260 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

262 
CANx
->
MCR
 |
CAN_MCR_NART
;

266 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

270 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

272 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

276 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

280 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

282 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

286 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

290 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

291 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

292 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

293 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

294 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

297 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

300 
wa_ack
 = 0;

302 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

304 
wa_ack
++;

308 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

310 
InStus
 = 
CAN_InStus_Faed
;

314 
InStus
 = 
CAN_InStus_Sucss
 ;

319  
InStus
;

320 
	}
}

329 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

331 
ut32_t
 
fr_numb_b_pos
 = 0;

333 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

334 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

335 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

336 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

337 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

339 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

342 
CAN1
->
FMR
 |
FMR_FINIT
;

345 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

348 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

351 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

355 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

356 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

357 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

361 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

362 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

363 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

366 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

369 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

371 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

372 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

373 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

375 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

376 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

377 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

381 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

384 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

389 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

393 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

396 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

399 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

402 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

406 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

408 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

412 
CAN1
->
FMR
 &~
FMR_FINIT
;

413 
	}
}

420 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

425 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

428 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

431 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

434 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

437 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

440 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

443 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

446 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

449 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

452 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

455 
CAN_InSu
->
CAN_Psr
 = 1;

456 
	}
}

463 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

466 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

469 
CAN1
->
FMR
 |
FMR_FINIT
;

472 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

473 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

476 
CAN1
->
FMR
 &~
FMR_FINIT
;

477 
	}
}

488 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

491 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 i(
NewS
 !
DISABLE
)

497 
CANx
->
MCR
 |
MCR_DBF
;

502 
CANx
->
MCR
 &~
MCR_DBF
;

504 
	}
}

518 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

521 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

522 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

523 i(
NewS
 !
DISABLE
)

526 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

529 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

530 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

531 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

536 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

539 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

540 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

541 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

543 
	}
}

572 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

574 
ut8_t
 
sm_mabox
 = 0;

576 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

577 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

578 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

579 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

582 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

584 
sm_mabox
 = 0;

586 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

588 
sm_mabox
 = 1;

590 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

592 
sm_mabox
 = 2;

596 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

599 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

602 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

603 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

605 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

606 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

607 
TxMesge
->
RTR
);

611 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

612 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

613 
TxMesge
->
IDE
 | \

614 
TxMesge
->
RTR
);

618 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

619 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

620 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

623 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

624 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

625 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

626 ((
ut32_t
)
TxMesge
->
Da
[0]));

627 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

628 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

629 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

630 ((
ut32_t
)
TxMesge
->
Da
[4]));

632 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

634  
sm_mabox
;

635 
	}
}

644 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

646 
ut32_t
 
e
 = 0;

649 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

650 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

652 
TnsmMabox
)

654 (
CAN_TXMAILBOX_0
):

655 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

657 (
CAN_TXMAILBOX_1
):

658 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

660 (
CAN_TXMAILBOX_2
):

661 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

664 
e
 = 
CAN_TxStus_Faed
;

667 
e
)

670 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

673 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

675 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

677 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

680 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

682 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

684 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

686 : 
e
 = 
CAN_TxStus_Faed
;

689  (
ut8_t

e
;

690 
	}
}

698 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

701 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

702 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

704 
Mabox
)

706 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

708 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

710 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

715 
	}
}

745 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

748 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

749 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

751 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

752 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

754 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

758 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

761 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

763 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

765 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

767 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

768 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

769 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

770 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

771 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

772 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

773 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

774 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

777 i(
FIFONumb
 =
CAN_FIFO0
)

779 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

784 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

786 
	}
}

794 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

797 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

798 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

800 i(
FIFONumb
 =
CAN_FIFO0
)

802 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

807 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

809 
	}
}

817 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

819 
ut8_t
 
mesge_ndg
=0;

821 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

822 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

823 i(
FIFONumb
 =
CAN_FIFO0
)

825 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

827 i(
FIFONumb
 =
CAN_FIFO1
)

829 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

833 
mesge_ndg
 = 0;

835  
mesge_ndg
;

836 
	}
}

867 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

869 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

872 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

875 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

876 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

878 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

881 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

884 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

886 
timeout
--;

888 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

890 
us
 = 
CAN_ModeStus_Faed
;

894 
us
 = 
CAN_ModeStus_Sucss
;

897 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

900 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

903 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

905 
timeout
--;

907 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

909 
us
 = 
CAN_ModeStus_Faed
;

913 
us
 = 
CAN_ModeStus_Sucss
;

916 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

919 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

922 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

924 
timeout
--;

926 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

928 
us
 = 
CAN_ModeStus_Faed
;

932 
us
 = 
CAN_ModeStus_Sucss
;

937 
us
 = 
CAN_ModeStus_Faed
;

940  (
ut8_t

us
;

941 
	}
}

948 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

950 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

953 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

956 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

959 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

962 
pus
 = 
CAN_S˕_Ok
;

965  (
ut8_t
)
pus
;

966 
	}
}

973 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

975 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

976 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

979 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

982 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

985 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

987 
wa_ak
--;

989 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

992 
wakeupus
 = 
CAN_WakeUp_Ok
;

995  (
ut8_t
)
wakeupus
;

996 
	}
}

1035 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

1037 
ut8_t
 
rcode
=0;

1040 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1043 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

1046  
rcode
;

1047 
	}
}

1060 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

1062 
ut8_t
 
cou
=0;

1065 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1068 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1071  
cou
;

1072 
	}
}

1080 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

1082 
ut8_t
 
cou
=0;

1085 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1088 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1091  
cou
;

1092 
	}
}

1287 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1290 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1291 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1292 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1294 i(
NewS
 !
DISABLE
)

1297 
CANx
->
IER
 |
CAN_IT
;

1302 
CANx
->
IER
 &~
CAN_IT
;

1304 
	}
}

1327 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1329 
FgStus
 
bus
 = 
RESET
;

1332 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1333 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1336 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1339 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1342 
bus
 = 
SET
;

1347 
bus
 = 
RESET
;

1350 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1353 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1356 
bus
 = 
SET
;

1361 
bus
 = 
RESET
;

1364 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1367 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1370 
bus
 = 
SET
;

1375 
bus
 = 
RESET
;

1378 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1381 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1384 
bus
 = 
SET
;

1389 
bus
 = 
RESET
;

1395 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1398 
bus
 = 
SET
;

1403 
bus
 = 
RESET
;

1407  
bus
;

1408 
	}
}

1427 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1429 
ut32_t
 
agtmp
=0;

1431 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1432 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1434 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1437 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1441 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1443 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1446 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1448 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1451 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1453 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1456 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1461 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1464 
	}
}

1487 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1489 
ITStus
 
us
 = 
RESET
;

1491 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1492 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1495 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1498 
CAN_IT
)

1500 
CAN_IT_TME
:

1502 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1504 
CAN_IT_FMP0
:

1506 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1508 
CAN_IT_FF0
:

1510 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1512 
CAN_IT_FOV0
:

1514 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1516 
CAN_IT_FMP1
:

1518 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1520 
CAN_IT_FF1
:

1522 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1524 
CAN_IT_FOV1
:

1526 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1528 
CAN_IT_WKU
:

1530 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1532 
CAN_IT_SLK
:

1534 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1536 
CAN_IT_EWG
:

1538 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1540 
CAN_IT_EPV
:

1542 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1544 
CAN_IT_BOF
:

1546 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1548 
CAN_IT_LEC
:

1550 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1552 
CAN_IT_ERR
:

1554 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1558 
us
 = 
RESET
;

1565 
us
 = 
RESET
;

1569  
us
;

1570 
	}
}

1591 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1594 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1595 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1597 
CAN_IT
)

1599 
CAN_IT_TME
:

1601 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1603 
CAN_IT_FF0
:

1605 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1607 
CAN_IT_FOV0
:

1609 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1611 
CAN_IT_FF1
:

1613 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1615 
CAN_IT_FOV1
:

1617 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1619 
CAN_IT_WKU
:

1621 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1623 
CAN_IT_SLK
:

1625 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1627 
CAN_IT_EWG
:

1629 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1632 
CAN_IT_EPV
:

1634 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1637 
CAN_IT_BOF
:

1639 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1642 
CAN_IT_LEC
:

1644 
CANx
->
ESR
 = 
RESET
;

1646 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1648 
CAN_IT_ERR
:

1650 
CANx
->
ESR
 = 
RESET
;

1652 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1658 
	}
}

1669 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1671 
ITStus
 
ndgbus
 = 
RESET
;

1673 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1676 
ndgbus
 = 
SET
;

1681 
ndgbus
 = 
RESET
;

1683  
ndgbus
;

1684 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_crc.c

23 
	~"m32f4xx_c.h
"

50 
	$CRC_RetDR
()

53 
CRC
->
CR
 = 
CRC_CR_RESET
;

54 
	}
}

61 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
Da
)

63 
CRC
->
DR
 = 
Da
;

65  (
CRC
->
DR
);

66 
	}
}

74 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

76 
ut32_t
 
dex
 = 0;

78 
dex
 = 0; index < 
BufrLgth
; index++)

80 
CRC
->
DR
 = 
pBufr
[
dex
];

82  (
CRC
->
DR
);

83 
	}
}

90 
ut32_t
 
	$CRC_GCRC
()

92  (
CRC
->
DR
);

93 
	}
}

100 
	$CRC_SIDRegi
(
ut8_t
 
IDVue
)

102 
CRC
->
IDR
 = 
IDVue
;

103 
	}
}

110 
ut8_t
 
	$CRC_GIDRegi
()

112  (
CRC
->
IDR
);

113 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_cryp.c

159 
	~"m32f4xx_yp.h
"

160 
	~"m32f4xx_rcc.h
"

173 
	#FLAG_MASK
 ((
ut8_t
)0x20)

	)

174 
	#MAX_TIMEOUT
 ((
ut16_t
)0xFFFF)

	)

215 
	$CRYP_DeIn
()

218 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
ENABLE
);

221 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
DISABLE
);

222 
	}
}

231 
	$CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
)

234 
	`as_m
(
	`IS_CRYP_ALGOMODE
(
CRYP_InSu
->
CRYP_AlgoMode
));

235 
	`as_m
(
	`IS_CRYP_DATATYPE
(
CRYP_InSu
->
CRYP_DaTy
));

236 
	`as_m
(
	`IS_CRYP_ALGODIR
(
CRYP_InSu
->
CRYP_AlgoD
));

239 
CRYP
->
CR
 &~
CRYP_CR_ALGOMODE
;

240 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoMode
;

243 
CRYP
->
CR
 &~
CRYP_CR_DATATYPE
;

244 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_DaTy
;

247 i((
CRYP_InSu
->
CRYP_AlgoMode
 =
CRYP_AlgoMode_AES_ECB
) ||

248 (
CRYP_InSu
->
CRYP_AlgoMode
 =
CRYP_AlgoMode_AES_CBC
) ||

249 (
CRYP_InSu
->
CRYP_AlgoMode
 =
CRYP_AlgoMode_AES_CTR
) ||

250 (
CRYP_InSu
->
CRYP_AlgoMode
 =
CRYP_AlgoMode_AES_Key
))

252 
	`as_m
(
	`IS_CRYP_KEYSIZE
(
CRYP_InSu
->
CRYP_KeySize
));

253 
CRYP
->
CR
 &~
CRYP_CR_KEYSIZE
;

254 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_KeySize
;

260 
CRYP
->
CR
 &~
CRYP_CR_ALGODIR
;

261 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoD
;

262 
	}
}

270 
	$CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
)

273 
CRYP_InSu
->
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

276 
CRYP_InSu
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

279 
CRYP_InSu
->
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

282 
CRYP_InSu
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

283 
	}
}

292 
	$CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

295 
CRYP
->
K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

296 
CRYP
->
K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

297 
CRYP
->
K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

298 
CRYP
->
K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

299 
CRYP
->
K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

300 
CRYP
->
K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

301 
CRYP
->
K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

302 
CRYP
->
K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

303 
	}
}

311 
	$CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

313 
CRYP_KeyInSu
->
CRYP_Key0Le
 = 0;

314 
CRYP_KeyInSu
->
CRYP_Key0Right
 = 0;

315 
CRYP_KeyInSu
->
CRYP_Key1Le
 = 0;

316 
CRYP_KeyInSu
->
CRYP_Key1Right
 = 0;

317 
CRYP_KeyInSu
->
CRYP_Key2Le
 = 0;

318 
CRYP_KeyInSu
->
CRYP_Key2Right
 = 0;

319 
CRYP_KeyInSu
->
CRYP_Key3Le
 = 0;

320 
CRYP_KeyInSu
->
CRYP_Key3Right
 = 0;

321 
	}
}

329 
	$CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

331 
CRYP
->
IV0LR
 = 
CRYP_IVInSu
->
CRYP_IV0Le
;

332 
CRYP
->
IV0RR
 = 
CRYP_IVInSu
->
CRYP_IV0Right
;

333 
CRYP
->
IV1LR
 = 
CRYP_IVInSu
->
CRYP_IV1Le
;

334 
CRYP
->
IV1RR
 = 
CRYP_IVInSu
->
CRYP_IV1Right
;

335 
	}
}

343 
	$CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

345 
CRYP_IVInSu
->
CRYP_IV0Le
 = 0;

346 
CRYP_IVInSu
->
CRYP_IV0Right
 = 0;

347 
CRYP_IVInSu
->
CRYP_IV1Le
 = 0;

348 
CRYP_IVInSu
->
CRYP_IV1Right
 = 0;

349 
	}
}

358 
	$CRYP_FIFOFlush
()

361 
CRYP
->
CR
 |
CRYP_CR_FFLUSH
;

362 
	}
}

370 
	$CRYP_Cmd
(
FuniڮS
 
NewS
)

373 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

375 i(
NewS
 !
DISABLE
)

378 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

383 
CRYP
->
CR
 &~
CRYP_CR_CRYPEN
;

385 
	}
}

413 
	$CRYP_DaIn
(
ut32_t
 
Da
)

415 
CRYP
->
DR
 = 
Da
;

416 
	}
}

423 
ut32_t
 
	$CRYP_DaOut
()

425  
CRYP
->
DOUT
;

426 
	}
}

466 
EStus
 
	$CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

467 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

469 
__IO
 
ut32_t
 
timeout
 = 0;

470 
ut32_t
 
ckeckmask
 = 0, 
bus
;

471 
EStus
 
us
 = 
ERROR
;

474 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DIEN
;

480 i((
CRYP
->
CR
 & (
ut32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

482 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

486 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

491 
bus
 = 
CRYP
->
SR
 & 
ckeckmask
;

492 
timeout
++;

494 (
timeout
 !
MAX_TIMEOUT
&& (
bus
 !
CRYP_SR_IFEM
));

496 i((
CRYP
->
SR
 & 
ckeckmask
!
CRYP_SR_IFEM
)

498 
us
 = 
ERROR
;

506 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DOEN
;

507 
CRYP
->
CR
 &~(
ut32_t
)
CRYP_CR_CRYPEN
;

510 
CRYP_CڋxtSave
->
CR_bs9to2
 = 
CRYP
->
CR
 & (
CRYP_CR_KEYSIZE
 |

511 
CRYP_CR_DATATYPE
 |

512 
CRYP_CR_ALGOMODE
 |

513 
CRYP_CR_ALGODIR
);

516 
CRYP_CڋxtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

517 
CRYP_CڋxtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

518 
CRYP_CڋxtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

519 
CRYP_CڋxtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

522 
CRYP_CڋxtSave
->
CRYP_K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

523 
CRYP_CڋxtSave
->
CRYP_K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

524 
CRYP_CڋxtSave
->
CRYP_K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

525 
CRYP_CڋxtSave
->
CRYP_K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

526 
CRYP_CڋxtSave
->
CRYP_K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

527 
CRYP_CڋxtSave
->
CRYP_K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

528 
CRYP_CڋxtSave
->
CRYP_K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

529 
CRYP_CڋxtSave
->
CRYP_K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

534 
us
 = 
SUCCESS
;

537  
us
;

538 
	}
}

551 
	$CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
)

555 
CRYP
->
CR
 = 
CRYP_CڋxtRee
->
CR_bs9to2
;

558 
CRYP
->
K0LR
 = 
CRYP_CڋxtRee
->
CRYP_K0LR
;

559 
CRYP
->
K0RR
 = 
CRYP_CڋxtRee
->
CRYP_K0RR
;

560 
CRYP
->
K1LR
 = 
CRYP_CڋxtRee
->
CRYP_K1LR
;

561 
CRYP
->
K1RR
 = 
CRYP_CڋxtRee
->
CRYP_K1RR
;

562 
CRYP
->
K2LR
 = 
CRYP_CڋxtRee
->
CRYP_K2LR
;

563 
CRYP
->
K2RR
 = 
CRYP_CڋxtRee
->
CRYP_K2RR
;

564 
CRYP
->
K3LR
 = 
CRYP_CڋxtRee
->
CRYP_K3LR
;

565 
CRYP
->
K3RR
 = 
CRYP_CڋxtRee
->
CRYP_K3RR
;

568 
CRYP
->
IV0LR
 = 
CRYP_CڋxtRee
->
CRYP_IV0LR
;

569 
CRYP
->
IV0RR
 = 
CRYP_CڋxtRee
->
CRYP_IV0RR
;

570 
CRYP
->
IV1LR
 = 
CRYP_CڋxtRee
->
CRYP_IV1LR
;

571 
CRYP
->
IV1RR
 = 
CRYP_CڋxtRee
->
CRYP_IV1RR
;

574 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

575 
	}
}

612 
	$CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
)

615 
	`as_m
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

616 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

618 i(
NewS
 !
DISABLE
)

621 
CRYP
->
DMACR
 |
CRYP_DMAReq
;

626 
CRYP
->
DMACR
 &(
ut8_t
)~
CRYP_DMAReq
;

628 
	}
}

737 
	$CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
)

740 
	`as_m
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

741 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

743 i(
NewS
 !
DISABLE
)

746 
CRYP
->
IMSCR
 |
CRYP_IT
;

751 
CRYP
->
IMSCR
 &(
ut8_t
)~
CRYP_IT
;

753 
	}
}

765 
ITStus
 
	$CRYP_GITStus
(
ut8_t
 
CRYP_IT
)

767 
ITStus
 
bus
 = 
RESET
;

769 
	`as_m
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

772 i((
CRYP
->
MISR
 & 
CRYP_IT
!(
ut8_t
)
RESET
)

775 
bus
 = 
SET
;

780 
bus
 = 
RESET
;

783  
bus
;

784 
	}
}

799 
FgStus
 
	$CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
)

801 
FgStus
 
bus
 = 
RESET
;

802 
ut32_t
 
meg
 = 0;

805 
	`as_m
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

808 i((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

810 
meg
 = 
CRYP
->
RISR
;

814 
meg
 = 
CRYP
->
SR
;

819 i((
meg
 & 
CRYP_FLAG
 ) !(
ut8_t
)
RESET
)

822 
bus
 = 
SET
;

827 
bus
 = 
RESET
;

831  
bus
;

832 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_cryp_aes.c

46 
	~"m32f4xx_yp.h
"

59 
	#AESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

98 
EStus
 
	$CRYP_AES_ECB
(
ut8_t
 
Mode
, ut8_t* 
Key
, 
ut16_t
 
Keysize
,

99 
ut8_t
* 
Iut
, 
ut32_t
 
Ingth
, ut8_t* 
Ouut
)

101 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

102 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

103 
__IO
 
ut32_t
 
cou
 = 0;

104 
ut32_t
 
busyus
 = 0;

105 
EStus
 
us
 = 
SUCCESS
;

106 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

107 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

108 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

109 
ut32_t
 
i
 = 0;

112 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

114 
Keysize
)

117 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

118 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

119 
keyaddr
+=4;

120 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

121 
keyaddr
+=4;

122 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

123 
keyaddr
+=4;

124 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

127 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

128 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

133 
keyaddr
+=4;

134 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

135 
keyaddr
+=4;

136 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

141 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

142 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

147 
keyaddr
+=4;

148 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

149 
keyaddr
+=4;

150 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

163 if(
Mode
 =
MODE_DECRYPT
)

166 
	`CRYP_FIFOFlush
();

169 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

170 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

171 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

172 
	`CRYP_In
(&
AES_CRYP_InSuu
);

175 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

178 
	`CRYP_Cmd
(
ENABLE
);

183 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

184 
cou
++;

185 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

187 i(
busyus
 !
RESET
)

189 
us
 = 
ERROR
;

194 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

201 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

204 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

207 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

208 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

209 
	`CRYP_In
(&
AES_CRYP_InSuu
);

212 
	`CRYP_FIFOFlush
();

215 
	`CRYP_Cmd
(
ENABLE
);

217 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

221 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

222 
puddr
+=4;

223 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

224 
puddr
+=4;

225 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

226 
puddr
+=4;

227 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

228 
puddr
+=4;

231 
cou
 = 0;

234 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

235 
cou
++;

236 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

238 i(
busyus
 !
RESET
)

240 
us
 = 
ERROR
;

246 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

247 
ouuddr
+=4;

248 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

249 
ouuddr
+=4;

250 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

251 
ouuddr
+=4;

252 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

253 
ouuddr
+=4;

258 
	`CRYP_Cmd
(
DISABLE
);

260  
us
;

261 
	}
}

279 
EStus
 
	$CRYP_AES_CBC
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

280 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

281 
ut8_t
 *
Ouut
)

283 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

284 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

285 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

286 
__IO
 
ut32_t
 
cou
 = 0;

287 
ut32_t
 
busyus
 = 0;

288 
EStus
 
us
 = 
SUCCESS
;

289 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

290 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

291 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

292 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

293 
ut32_t
 
i
 = 0;

296 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

298 
Keysize
)

301 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

302 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

303 
keyaddr
+=4;

304 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

305 
keyaddr
+=4;

306 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

307 
keyaddr
+=4;

308 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

311 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

312 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

313 
keyaddr
+=4;

314 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

315 
keyaddr
+=4;

316 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

317 
keyaddr
+=4;

318 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

319 
keyaddr
+=4;

320 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

321 
keyaddr
+=4;

322 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

325 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

326 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

327 
keyaddr
+=4;

328 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

329 
keyaddr
+=4;

330 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

331 
keyaddr
+=4;

332 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

333 
keyaddr
+=4;

334 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

335 
keyaddr
+=4;

336 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

337 
keyaddr
+=4;

338 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

339 
keyaddr
+=4;

340 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

347 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

348 
ivaddr
+=4;

349 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

350 
ivaddr
+=4;

351 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

352 
ivaddr
+=4;

353 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

357 if(
Mode
 =
MODE_DECRYPT
)

360 
	`CRYP_FIFOFlush
();

363 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

364 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

365 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

367 
	`CRYP_In
(&
AES_CRYP_InSuu
);

370 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

373 
	`CRYP_Cmd
(
ENABLE
);

378 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

379 
cou
++;

380 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

382 i(
busyus
 !
RESET
)

384 
us
 = 
ERROR
;

389 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

395 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

398 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

400 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

401 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

402 
	`CRYP_In
(&
AES_CRYP_InSuu
);

405 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

408 
	`CRYP_FIFOFlush
();

411 
	`CRYP_Cmd
(
ENABLE
);

414 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

418 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

419 
puddr
+=4;

420 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

421 
puddr
+=4;

422 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

423 
puddr
+=4;

424 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

425 
puddr
+=4;

427 
cou
 = 0;

430 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

431 
cou
++;

432 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

434 i(
busyus
 !
RESET
)

436 
us
 = 
ERROR
;

442 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

443 
ouuddr
+=4;

444 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

445 
ouuddr
+=4;

446 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

447 
ouuddr
+=4;

448 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

449 
ouuddr
+=4;

454 
	`CRYP_Cmd
(
DISABLE
);

456  
us
;

457 
	}
}

475 
EStus
 
	$CRYP_AES_CTR
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

476 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

477 
ut8_t
 *
Ouut
)

479 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

480 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

481 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

482 
__IO
 
ut32_t
 
cou
 = 0;

483 
ut32_t
 
busyus
 = 0;

484 
EStus
 
us
 = 
SUCCESS
;

485 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

486 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

487 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

488 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

489 
ut32_t
 
i
 = 0;

492 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

494 
Keysize
)

497 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

498 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

499 
keyaddr
+=4;

500 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

501 
keyaddr
+=4;

502 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

503 
keyaddr
+=4;

504 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

507 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

508 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

509 
keyaddr
+=4;

510 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

511 
keyaddr
+=4;

512 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

513 
keyaddr
+=4;

514 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

515 
keyaddr
+=4;

516 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

517 
keyaddr
+=4;

518 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

521 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

522 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

523 
keyaddr
+=4;

524 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

525 
keyaddr
+=4;

526 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

527 
keyaddr
+=4;

528 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

529 
keyaddr
+=4;

530 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

531 
keyaddr
+=4;

532 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

533 
keyaddr
+=4;

534 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

535 
keyaddr
+=4;

536 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

542 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

543 
ivaddr
+=4;

544 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

545 
ivaddr
+=4;

546 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

547 
ivaddr
+=4;

548 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

551 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

554 if(
Mode
 =
MODE_DECRYPT
)

557 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

563 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

565 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

566 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

567 
	`CRYP_In
(&
AES_CRYP_InSuu
);

570 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

573 
	`CRYP_FIFOFlush
();

576 
	`CRYP_Cmd
(
ENABLE
);

578 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

582 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

583 
puddr
+=4;

584 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

585 
puddr
+=4;

586 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

587 
puddr
+=4;

588 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

589 
puddr
+=4;

591 
cou
 = 0;

594 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

595 
cou
++;

596 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

598 i(
busyus
 !
RESET
)

600 
us
 = 
ERROR
;

606 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

607 
ouuddr
+=4;

608 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

609 
ouuddr
+=4;

610 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

611 
ouuddr
+=4;

612 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

613 
ouuddr
+=4;

617 
	`CRYP_Cmd
(
DISABLE
);

619  
us
;

620 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_cryp_des.c

43 
	~"m32f4xx_yp.h
"

57 
	#DESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

94 
EStus
 
	$CRYP_DES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_*
Iut
,

95 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

97 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

98 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

103 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

104 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

105 
ut32_t
 
i
 = 0;

108 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

111 if
Mode
 =
MODE_ENCRYPT
 )

113 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

117 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

120 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

121 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

122 
	`CRYP_In
(&
DES_CRYP_InSuu
);

125 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

126 
keyaddr
+=4;

127 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

128 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

131 
	`CRYP_FIFOFlush
();

134 
	`CRYP_Cmd
(
ENABLE
);

136 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

140 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

141 
puddr
+=4;

142 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

143 
puddr
+=4;

146 
cou
 = 0;

149 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

150 
cou
++;

151 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

153 i(
busyus
 !
RESET
)

155 
us
 = 
ERROR
;

161 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

162 
ouuddr
+=4;

163 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

164 
ouuddr
+=4;

169 
	`CRYP_Cmd
(
DISABLE
);

171  
us
;

172 
	}
}

189 
EStus
 
	$CRYP_DES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_
InVes
[8],

190 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

192 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

193 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

194 
CRYP_IVInTyDef
 
DES_CRYP_IVInSuu
;

195 
__IO
 
ut32_t
 
cou
 = 0;

196 
ut32_t
 
busyus
 = 0;

197 
EStus
 
us
 = 
SUCCESS
;

198 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

199 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

200 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

201 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

202 
ut32_t
 
i
 = 0;

205 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

208 if(
Mode
 =
MODE_ENCRYPT
)

210 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

214 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

217 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

218 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

219 
	`CRYP_In
(&
DES_CRYP_InSuu
);

222 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

223 
keyaddr
+=4;

224 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

225 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

228 
DES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

229 
ivaddr
+=4;

230 
DES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

231 
	`CRYP_IVIn
(&
DES_CRYP_IVInSuu
);

234 
	`CRYP_FIFOFlush
();

237 
	`CRYP_Cmd
(
ENABLE
);

239 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

242 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

243 
puddr
+=4;

244 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

245 
puddr
+=4;

248 
cou
 = 0;

251 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

252 
cou
++;

253 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

255 i(
busyus
 !
RESET
)

257 
us
 = 
ERROR
;

262 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

263 
ouuddr
+=4;

264 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

265 
ouuddr
+=4;

270 
	`CRYP_Cmd
(
DISABLE
);

272  
us
;

273 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_cryp_tdes.c

43 
	~"m32f4xx_yp.h
"

57 
	#TDESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

96 
EStus
 
	$CRYP_TDES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_*
Iut
,

97 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

99 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

100 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

101 
__IO
 
ut32_t
 
cou
 = 0;

102 
ut32_t
 
busyus
 = 0;

103 
EStus
 
us
 = 
SUCCESS
;

104 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

105 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

106 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

107 
ut32_t
 
i
 = 0;

110 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

113 if(
Mode
 =
MODE_ENCRYPT
)

115 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

119 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

122 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

123 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

124 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

127 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

128 
keyaddr
+=4;

129 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

130 
keyaddr
+=4;

131 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

138 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

141 
	`CRYP_FIFOFlush
();

144 
	`CRYP_Cmd
(
ENABLE
);

146 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

149 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

150 
puddr
+=4;

151 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

152 
puddr
+=4;

155 
cou
 = 0;

158 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

159 
cou
++;

160 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

162 i(
busyus
 !
RESET
)

164 
us
 = 
ERROR
;

170 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

171 
ouuddr
+=4;

172 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

173 
ouuddr
+=4;

178 
	`CRYP_Cmd
(
DISABLE
);

180  
us
;

181 
	}
}

198 
EStus
 
	$CRYP_TDES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_
InVes
[8],

199 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

201 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

202 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

203 
CRYP_IVInTyDef
 
TDES_CRYP_IVInSuu
;

204 
__IO
 
ut32_t
 
cou
 = 0;

205 
ut32_t
 
busyus
 = 0;

206 
EStus
 
us
 = 
SUCCESS
;

207 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

208 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

209 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

210 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

211 
ut32_t
 
i
 = 0;

214 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

217 if(
Mode
 =
MODE_ENCRYPT
)

219 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

223 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

225 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

226 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

228 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

231 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

232 
keyaddr
+=4;

233 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

234 
keyaddr
+=4;

235 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

236 
keyaddr
+=4;

237 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

238 
keyaddr
+=4;

239 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

240 
keyaddr
+=4;

241 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

242 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

245 
TDES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

246 
ivaddr
+=4;

247 
TDES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

248 
	`CRYP_IVIn
(&
TDES_CRYP_IVInSuu
);

251 
	`CRYP_FIFOFlush
();

254 
	`CRYP_Cmd
(
ENABLE
);

256 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

259 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

260 
puddr
+=4;

261 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

262 
puddr
+=4;

265 
cou
 = 0;

268 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

269 
cou
++;

270 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

272 i(
busyus
 !
RESET
)

274 
us
 = 
ERROR
;

280 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

281 
ouuddr
+=4;

282 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

283 
ouuddr
+=4;

288 
	`CRYP_Cmd
(
DISABLE
);

290  
us
;

291 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_dac.c

118 
	~"m32f4xx_dac.h
"

119 
	~"m32f4xx_rcc.h
"

134 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

137 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

138 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

141 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

142 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

143 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

146 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

174 
	$DAC_DeIn
()

177 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

179 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

180 
	}
}

193 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

195 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

198 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

199 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

200 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

201 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

205 
tmeg1
 = 
DAC
->
CR
;

207 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

214 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

215 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | \

216 
DAC_InSu
->
DAC_OuutBufr
);

218 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

220 
DAC
->
CR
 = 
tmeg1
;

221 
	}
}

229 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

233 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

235 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

237 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

239 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

240 
	}
}

253 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

256 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

257 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

259 i(
NewS
 !
DISABLE
)

262 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

267 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Chl
));

269 
	}
}

281 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

284 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

285 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

287 i(
NewS
 !
DISABLE
)

290 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

295 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

297 
	}
}

305 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

308 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

310 i(
NewS
 !
DISABLE
)

313 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

318 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

320 
	}
}

336 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

339 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

340 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

341 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

343 i(
NewS
 !
DISABLE
)

346 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

351 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

353 
	}
}

365 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

367 
__IO
 
ut32_t
 
tmp
 = 0;

370 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

371 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

373 
tmp
 = (
ut32_t
)
DAC_BASE
;

374 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

377 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

378 
	}
}

390 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

392 
__IO
 
ut32_t
 
tmp
 = 0;

395 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

396 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

398 
tmp
 = (
ut32_t
)
DAC_BASE
;

399 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

402 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

403 
	}
}

418 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

420 
ut32_t
 
da
 = 0, 
tmp
 = 0;

423 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

424 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

425 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

428 i(
DAC_Align
 =
DAC_Align_8b_R
)

430 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

434 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

437 
tmp
 = (
ut32_t
)
DAC_BASE
;

438 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

441 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

442 
	}
}

452 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

454 
__IO
 
ut32_t
 
tmp
 = 0;

457 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

459 
tmp
 = (
ut32_t

DAC_BASE
 ;

460 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

463  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

464 
	}
}

497 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

500 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

501 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

503 i(
NewS
 !
DISABLE
)

506 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

511 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Chl
));

513 
	}
}

545 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

548 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

549 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

550 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

552 i(
NewS
 !
DISABLE
)

555 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

560 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

562 
	}
}

577 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

579 
FgStus
 
bus
 = 
RESET
;

581 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

582 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

585 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

588 
bus
 = 
SET
;

593 
bus
 = 
RESET
;

596  
bus
;

597 
	}
}

612 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

615 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

616 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

619 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

620 
	}
}

635 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

637 
ITStus
 
bus
 = 
RESET
;

638 
ut32_t
 
abˡus
 = 0;

641 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

642 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

645 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

648 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

651 
bus
 = 
SET
;

656 
bus
 = 
RESET
;

659  
bus
;

660 
	}
}

675 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

678 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

679 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

682 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

683 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_dbgmcu.c

23 
	~"m32f4xx_dbgmcu.h
"

36 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

52 
ut32_t
 
	$DBGMCU_GREVID
()

54 (
DBGMCU
->
IDCODE
 >> 16);

55 
	}
}

62 
ut32_t
 
	$DBGMCU_GDEVID
()

64 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

65 
	}
}

78 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

81 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

82 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

83 i(
NewS
 !
DISABLE
)

85 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

89 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

91 
	}
}

117 
	$DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

120 
	`as_m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Ph
));

121 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

123 i(
NewS
 !
DISABLE
)

125 
DBGMCU
->
APB1FZ
 |
DBGMCU_Ph
;

129 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Ph
;

131 
	}
}

146 
	$DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

149 
	`as_m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Ph
));

150 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

152 i(
NewS
 !
DISABLE
)

154 
DBGMCU
->
APB2FZ
 |
DBGMCU_Ph
;

158 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Ph
;

160 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_dcmi.c

82 
	~"m32f4xx_dcmi.h
"

83 
	~"m32f4xx_rcc.h
"

122 
	$DCMI_DeIn
()

124 
DCMI
->
CR
 = 0x0;

125 
DCMI
->
IER
 = 0x0;

126 
DCMI
->
ICR
 = 0x1F;

127 
DCMI
->
ESCR
 = 0x0;

128 
DCMI
->
ESUR
 = 0x0;

129 
DCMI
->
CWSTRTR
 = 0x0;

130 
DCMI
->
CWSIZER
 = 0x0;

131 
	}
}

139 
	$DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
)

141 
ut32_t
 
mp
 = 0x0;

144 
	`as_m
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_InSu
->
DCMI_CtuMode
));

145 
	`as_m
(
	`IS_DCMI_SYNCHRO
(
DCMI_InSu
->
DCMI_SynchroMode
));

146 
	`as_m
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_InSu
->
DCMI_PCKPެy
));

147 
	`as_m
(
	`IS_DCMI_VSPOLARITY
(
DCMI_InSu
->
DCMI_VSPެy
));

148 
	`as_m
(
	`IS_DCMI_HSPOLARITY
(
DCMI_InSu
->
DCMI_HSPެy
));

149 
	`as_m
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_InSu
->
DCMI_CtuRe
));

150 
	`as_m
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_InSu
->
DCMI_ExndedDaMode
));

154 
DCMI
->
CR
 &~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

157 
mp
 = 
DCMI
->
CR
;

159 
mp
 &~((
ut32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

160 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

161 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

164 
mp
 |((
ut32_t
)
DCMI_InSu
->
DCMI_CtuMode
 |

165 
DCMI_InSu
->
DCMI_SynchroMode
 |

166 
DCMI_InSu
->
DCMI_PCKPެy
 |

167 
DCMI_InSu
->
DCMI_VSPެy
 |

168 
DCMI_InSu
->
DCMI_HSPެy
 |

169 
DCMI_InSu
->
DCMI_CtuRe
 |

170 
DCMI_InSu
->
DCMI_ExndedDaMode
);

172 
DCMI
->
CR
 = 
mp
;

173 
	}
}

181 
	$DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
)

184 
DCMI_InSu
->
DCMI_CtuMode
 = 
DCMI_CtuMode_Ctuous
;

185 
DCMI_InSu
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_Hdwe
;

186 
DCMI_InSu
->
DCMI_PCKPެy
 = 
DCMI_PCKPެy_Flg
;

187 
DCMI_InSu
->
DCMI_VSPެy
 = 
DCMI_VSPެy_Low
;

188 
DCMI_InSu
->
DCMI_HSPެy
 = 
DCMI_HSPެy_Low
;

189 
DCMI_InSu
->
DCMI_CtuRe
 = 
DCMI_CtuRe_A_Fme
;

190 
DCMI_InSu
->
DCMI_ExndedDaMode
 = 
DCMI_ExndedDaMode_8b
;

191 
	}
}

201 
	$DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
)

204 
DCMI
->
CWSTRTR
 = (
ut32_t
)((ut32_t)
DCMI_CROPInSu
->
DCMI_HizڏlOfftCou
 |

205 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilSLe
 << 16));

208 
DCMI
->
CWSIZER
 = (
ut32_t
)(
DCMI_CROPInSu
->
DCMI_CtuCou
 |

209 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilLeCou
 << 16));

210 
	}
}

219 
	$DCMI_CROPCmd
(
FuniڮS
 
NewS
)

222 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

224 i(
NewS
 !
DISABLE
)

227 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CROP
;

232 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CROP
;

234 
	}
}

242 
	$DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
)

244 
DCMI
->
ESCR
 = (
ut32_t
)(
DCMI_CodesInSu
->
DCMI_FmeSCode
 |

245 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeSCode
 << 8)|

246 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeEndCode
 << 16)|

247 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_FmeEndCode
 << 24));

248 
	}
}

257 
	$DCMI_JPEGCmd
(
FuniڮS
 
NewS
)

260 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

262 i(
NewS
 !
DISABLE
)

265 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_JPEG
;

270 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_JPEG
;

272 
	}
}

295 
	$DCMI_Cmd
(
FuniڮS
 
NewS
)

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

303 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_ENABLE
;

308 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_ENABLE
;

310 
	}
}

318 
	$DCMI_CtuCmd
(
FuniڮS
 
NewS
)

321 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

323 i(
NewS
 !
DISABLE
)

326 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CAPTURE
;

331 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CAPTURE
;

333 
	}
}

340 
ut32_t
 
	$DCMI_RdDa
()

342  
DCMI
->
DR
;

343 
	}
}

373 
	$DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
)

376 
	`as_m
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

377 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

379 i(
NewS
 !
DISABLE
)

382 
DCMI
->
IER
 |
DCMI_IT
;

387 
DCMI
->
IER
 &(
ut16_t
)(~
DCMI_IT
);

389 
	}
}

410 
FgStus
 
	$DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
)

412 
FgStus
 
bus
 = 
RESET
;

413 
ut32_t
 
dcmeg
, 
meg
 = 0;

416 
	`as_m
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

419 
dcmeg
 = (((
ut16_t
)
DCMI_FLAG
) >> 12);

421 i(
dcmeg
 == 0x01)

423 
meg

DCMI
->
RISR
;

425 i(
dcmeg
 == 0x02)

427 
meg
 = 
DCMI
->
SR
;

431 
meg
 = 
DCMI
->
MISR
;

434 i((
meg
 & 
DCMI_FLAG
!(
ut16_t
)
RESET
 )

436 
bus
 = 
SET
;

440 
bus
 = 
RESET
;

443  
bus
;

444 
	}
}

457 
	$DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
)

460 
	`as_m
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

465 
DCMI
->
ICR
 = 
DCMI_FLAG
;

466 
	}
}

479 
ITStus
 
	$DCMI_GITStus
(
ut16_t
 
DCMI_IT
)

481 
ITStus
 
bus
 = 
RESET
;

482 
ut32_t
 
us
 = 0;

485 
	`as_m
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

487 
us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

489 i((
us
 !(
ut16_t
)
RESET
))

491 
bus
 = 
SET
;

495 
bus
 = 
RESET
;

497  
bus
;

498 
	}
}

511 
	$DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
)

516 
DCMI
->
ICR
 = 
DCMI_IT
;

517 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_dma.c

116 
	~"m32f4xx_dma.h
"

117 
	~"m32f4xx_rcc.h
"

132 
	#TRANSFER_IT_ENABLE_MASK
 (
ut32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

133 
DMA_SxCR_TEIE
 | 
DMA_SxCR_DMEIE
)

	)

135 
	#DMA_Sm0_IT_MASK
 (
ut32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

136 
DMA_LISR_TEIF0
 | 
DMA_LISR_HTIF0
 | \

137 
DMA_LISR_TCIF0
)

	)

139 
	#DMA_Sm1_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 6)

	)

140 
	#DMA_Sm2_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 16)

	)

141 
	#DMA_Sm3_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 22)

	)

142 
	#DMA_Sm4_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 | (ut32_t)0x20000000)

	)

143 
	#DMA_Sm5_IT_MASK
 (
ut32_t
)(
DMA_Sm1_IT_MASK
 | (ut32_t)0x20000000)

	)

144 
	#DMA_Sm6_IT_MASK
 (
ut32_t
)(
DMA_Sm2_IT_MASK
 | (ut32_t)0x20000000)

	)

145 
	#DMA_Sm7_IT_MASK
 (
ut32_t
)(
DMA_Sm3_IT_MASK
 | (ut32_t)0x20000000)

	)

146 
	#TRANSFER_IT_MASK
 (
ut32_t
)0x0F3C0F3C

	)

147 
	#HIGH_ISR_MASK
 (
ut32_t
)0x20000000

	)

148 
	#RESERVED_MASK
 (
ut32_t
)0x0F7D0F7D

	)

188 
	$DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

191 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

194 
DMAy_Smx
->
CR
 &~((
ut32_t
)
DMA_SxCR_EN
);

197 
DMAy_Smx
->
CR
 = 0;

200 
DMAy_Smx
->
NDTR
 = 0;

203 
DMAy_Smx
->
PAR
 = 0;

206 
DMAy_Smx
->
M0AR
 = 0;

209 
DMAy_Smx
->
M1AR
 = 0;

212 
DMAy_Smx
->
FCR
 = (
ut32_t
)0x00000021;

215 i(
DMAy_Smx
 =
DMA1_Sm0
)

218 
DMA1
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

220 i(
DMAy_Smx
 =
DMA1_Sm1
)

223 
DMA1
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

225 i(
DMAy_Smx
 =
DMA1_Sm2
)

228 
DMA1
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

230 i(
DMAy_Smx
 =
DMA1_Sm3
)

233 
DMA1
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

235 i(
DMAy_Smx
 =
DMA1_Sm4
)

238 
DMA1
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

240 i(
DMAy_Smx
 =
DMA1_Sm5
)

243 
DMA1
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

245 i(
DMAy_Smx
 =
DMA1_Sm6
)

248 
DMA1
->
HIFCR
 = (
ut32_t
)
DMA_Sm6_IT_MASK
;

250 i(
DMAy_Smx
 =
DMA1_Sm7
)

253 
DMA1
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

255 i(
DMAy_Smx
 =
DMA2_Sm0
)

258 
DMA2
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

260 i(
DMAy_Smx
 =
DMA2_Sm1
)

263 
DMA2
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

265 i(
DMAy_Smx
 =
DMA2_Sm2
)

268 
DMA2
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

270 i(
DMAy_Smx
 =
DMA2_Sm3
)

273 
DMA2
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

275 i(
DMAy_Smx
 =
DMA2_Sm4
)

278 
DMA2
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

280 i(
DMAy_Smx
 =
DMA2_Sm5
)

283 
DMA2
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

285 i(
DMAy_Smx
 =
DMA2_Sm6
)

288 
DMA2
->
HIFCR
 = 
DMA_Sm6_IT_MASK
;

292 i(
DMAy_Smx
 =
DMA2_Sm7
)

295 
DMA2
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

298 
	}
}

311 
	$DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
)

313 
ut32_t
 
tmeg
 = 0;

316 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

317 
	`as_m
(
	`IS_DMA_CHANNEL
(
DMA_InSu
->
DMA_Chl
));

318 
	`as_m
(
	`IS_DMA_DIRECTION
(
DMA_InSu
->
DMA_DIR
));

319 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

320 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

321 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

322 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

323 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

324 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

325 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

326 
	`as_m
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InSu
->
DMA_FIFOMode
));

327 
	`as_m
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InSu
->
DMA_FIFOThshd
));

328 
	`as_m
(
	`IS_DMA_MEMORY_BURST
(
DMA_InSu
->
DMA_MemyBur
));

329 
	`as_m
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InSu
->
DMA_PhBur
));

333 
tmeg
 = 
DMAy_Smx
->
CR
;

336 
tmeg
 &((
ut32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

337 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

338 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

339 
DMA_SxCR_DIR
));

352 
tmeg
 |
DMA_InSu
->
DMA_Chl
 | DMA_InSu->
DMA_DIR
 |

353 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

354 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

355 
DMA_InSu
->
DMA_Mode
 | DMA_InSu->
DMA_Priܙy
 |

356 
DMA_InSu
->
DMA_MemyBur
 | DMA_InSu->
DMA_PhBur
;

359 
DMAy_Smx
->
CR
 = 
tmeg
;

363 
tmeg
 = 
DMAy_Smx
->
FCR
;

366 
tmeg
 &(
ut32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

371 
tmeg
 |
DMA_InSu
->
DMA_FIFOMode
 | DMA_InSu->
DMA_FIFOThshd
;

374 
DMAy_Smx
->
FCR
 = 
tmeg
;

378 
DMAy_Smx
->
NDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

382 
DMAy_Smx
->
PAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

386 
DMAy_Smx
->
M0AR
 = 
DMA_InSu
->
DMA_Memy0BaAddr
;

387 
	}
}

395 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

399 
DMA_InSu
->
DMA_Chl
 = 0;

402 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

405 
DMA_InSu
->
DMA_Memy0BaAddr
 = 0;

408 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhToMemy
;

411 
DMA_InSu
->
DMA_BufrSize
 = 0;

414 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

417 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

420 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

423 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

426 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

429 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

432 
DMA_InSu
->
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

435 
DMA_InSu
->
DMA_FIFOThshd
 = 
DMA_FIFOThshd_1QurFu
;

438 
DMA_InSu
->
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

441 
DMA_InSu
->
DMA_PhBur
 = 
DMA_PhBur_Sg
;

442 
	}
}

470 
	$DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

473 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

474 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

476 i(
NewS
 !
DISABLE
)

479 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_EN
;

484 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_EN
;

486 
	}
}

506 
	$DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
)

509 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

510 
	`as_m
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pcos
));

513 if(
DMA_Pcos
 !
DMA_PINCOS_Psize
)

516 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PINCOS
;

521 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PINCOS
;

523 
	}
}

542 
	$DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
)

545 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

546 
	`as_m
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCl
));

549 if(
DMA_FlowCl
 !
DMA_FlowCl_Memy
)

552 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PFCTRL
;

557 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PFCTRL
;

559 
	}
}

626 
	$DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
)

629 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

632 
DMAy_Smx
->
NDTR
 = (
ut16_t
)
Cou
;

633 
	}
}

641 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

644 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

647  ((
ut16_t
)(
DMAy_Smx
->
NDTR
));

648 
	}
}

718 
	$DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

719 
ut32_t
 
DMA_CutMemy
)

722 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

723 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_CutMemy
));

725 i(
DMA_CutMemy
 !
DMA_Memy_0
)

728 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_SxCR_CT
);

733 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_SxCR_CT
);

737 
DMAy_Smx
->
M1AR
 = 
Memy1BaAddr
;

738 
	}
}

749 
	$DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

752 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

753 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

756 i(
NewS
 !
DISABLE
)

759 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_DBM
;

764 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_DBM
;

766 
	}
}

790 
	$DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

791 
ut32_t
 
DMA_MemyTg
)

794 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

795 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_MemyTg
));

798 i(
DMA_MemyTg
 !
DMA_Memy_0
)

801 
DMAy_Smx
->
M1AR
 = 
MemyBaAddr
;

806 
DMAy_Smx
->
M0AR
 = 
MemyBaAddr
;

808 
	}
}

816 
ut32_t
 
	$DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

818 
ut32_t
 
tmp
 = 0;

821 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

824 i((
DMAy_Smx
->
CR
 & 
DMA_SxCR_CT
) != 0)

827 
tmp
 = 1;

832 
tmp
 = 0;

834  
tmp
;

835 
	}
}

925 
FuniڮS
 
	$DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

927 
FuniڮS
 
e
 = 
DISABLE
;

930 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

932 i((
DMAy_Smx
->
CR
 & (
ut32_t
)
DMA_SxCR_EN
) != 0)

935 
e
 = 
ENABLE
;

941 
e
 = 
DISABLE
;

943  
e
;

944 
	}
}

959 
ut32_t
 
	$DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

961 
ut32_t
 
tmeg
 = 0;

964 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

967 
tmeg
 = (
ut32_t
)((
DMAy_Smx
->
FCR
 & 
DMA_SxFCR_FS
));

969  
tmeg
;

970 
	}
}

986 
FgStus
 
	$DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

988 
FgStus
 
bus
 = 
RESET
;

989 
DMA_TyDef
* 
DMAy
;

990 
ut32_t
 
tmeg
 = 0;

993 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

994 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

997 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1000 
DMAy
 = 
DMA1
;

1005 
DMAy
 = 
DMA2
;

1009 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1012 
tmeg
 = 
DMAy
->
HISR
;

1017 
tmeg
 = 
DMAy
->
LISR
;

1021 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1024 i((
tmeg
 & 
DMA_FLAG
!(
ut32_t
)
RESET
)

1027 
bus
 = 
SET
;

1032 
bus
 = 
RESET
;

1036  
bus
;

1037 
	}
}

1053 
	$DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1055 
DMA_TyDef
* 
DMAy
;

1058 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1059 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1062 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1065 
DMAy
 = 
DMA1
;

1070 
DMAy
 = 
DMA2
;

1074 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1077 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1082 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1084 
	}
}

1100 
	$DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

1103 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1104 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1105 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1108 i((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1110 i(
NewS
 !
DISABLE
)

1113 
DMAy_Smx
->
FCR
 |(
ut32_t
)
DMA_IT_FE
;

1118 
DMAy_Smx
->
FCR
 &~(
ut32_t
)
DMA_IT_FE
;

1123 i(
DMA_IT
 !
DMA_IT_FE
)

1125 i(
NewS
 !
DISABLE
)

1128 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1133 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1136 
	}
}

1152 
ITStus
 
	$DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1154 
ITStus
 
bus
 = 
RESET
;

1155 
DMA_TyDef
* 
DMAy
;

1156 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

1159 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1160 
	`as_m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1163 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1166 
DMAy
 = 
DMA1
;

1171 
DMAy
 = 
DMA2
;

1175 i((
DMA_IT
 & 
TRANSFER_IT_MASK
!(
ut32_t
)
RESET
)

1178 
tmeg
 = (
ut32_t
)((
DMA_IT
 >> 11& 
TRANSFER_IT_ENABLE_MASK
);

1181 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
CR
 & 
tmeg
);

1186 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
FCR
 & 
DMA_IT_FE
);

1190 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1193 
tmeg
 = 
DMAy
->
HISR
 ;

1198 
tmeg
 = 
DMAy
->
LISR
 ;

1202 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1205 i(((
tmeg
 & 
DMA_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

1208 
bus
 = 
SET
;

1213 
bus
 = 
RESET
;

1217  
bus
;

1218 
	}
}

1234 
	$DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1236 
DMA_TyDef
* 
DMAy
;

1239 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1240 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1243 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1246 
DMAy
 = 
DMA1
;

1251 
DMAy
 = 
DMA2
;

1255 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1258 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1263 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1265 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_exti.c

61 
	~"m32f4xx_exti.h
"

75 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

103 
	$EXTI_DeIn
()

105 
EXTI
->
IMR
 = 0x00000000;

106 
EXTI
->
EMR
 = 0x00000000;

107 
EXTI
->
RTSR
 = 0x00000000;

108 
EXTI
->
FTSR
 = 0x00000000;

109 
EXTI
->
PR
 = 0x007FFFFF;

110 
	}
}

119 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

121 
ut32_t
 
tmp
 = 0;

124 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

125 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

126 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

127 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

129 
tmp
 = (
ut32_t
)
EXTI_BASE
;

131 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

134 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

135 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

137 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

139 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

142 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

143 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

146 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

149 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

150 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

154 
tmp
 = (
ut32_t
)
EXTI_BASE
;

155 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

157 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

162 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

165 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

167 
	}
}

175 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

177 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

178 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

179 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

180 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

181 
	}
}

190 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

193 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

195 
EXTI
->
SWIER
 |
EXTI_Le
;

196 
	}
}

220 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

222 
FgStus
 
bus
 = 
RESET
;

224 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

226 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

228 
bus
 = 
SET
;

232 
bus
 = 
RESET
;

234  
bus
;

235 
	}
}

243 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

246 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

248 
EXTI
->
PR
 = 
EXTI_Le
;

249 
	}
}

257 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

259 
ITStus
 
bus
 = 
RESET
;

260 
ut32_t
 
abˡus
 = 0;

262 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

264 
abˡus
 = 
EXTI
->
IMR
 & 
EXTI_Le
;

265 i(((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

267 
bus
 = 
SET
;

271 
bus
 = 
RESET
;

273  
bus
;

274 
	}
}

282 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

285 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

287 
EXTI
->
PR
 = 
EXTI_Le
;

288 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_flash.c

70 
	~"m32f4xx_ash.h
"

83 
	#SECTOR_MASK
 ((
ut32_t
)0xFFFFFF07)

	)

166 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

169 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

172 *(
__IO
 
ut8_t
 *)
ACR_BYTE0_ADDRESS
 = (ut8_t)
FLASH_Lcy
;

173 
	}
}

181 
	$FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
)

184 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

187 if(
NewS
 !
DISABLE
)

189 
FLASH
->
ACR
 |
FLASH_ACR_PRFTEN
;

193 
FLASH
->
ACR
 &(~
FLASH_ACR_PRFTEN
);

195 
	}
}

203 
	$FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
)

206 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

208 if(
NewS
 !
DISABLE
)

210 
FLASH
->
ACR
 |
FLASH_ACR_ICEN
;

214 
FLASH
->
ACR
 &(~
FLASH_ACR_ICEN
);

216 
	}
}

224 
	$FLASH_DaCacheCmd
(
FuniڮS
 
NewS
)

227 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

229 if(
NewS
 !
DISABLE
)

231 
FLASH
->
ACR
 |
FLASH_ACR_DCEN
;

235 
FLASH
->
ACR
 &(~
FLASH_ACR_DCEN
);

237 
	}
}

245 
	$FLASH_InruiCacheRet
()

247 
FLASH
->
ACR
 |
FLASH_ACR_ICRST
;

248 
	}
}

256 
	$FLASH_DaCacheRet
()

258 
FLASH
->
ACR
 |
FLASH_ACR_DCRST
;

259 
	}
}

300 
	$FLASH_Uock
()

302 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
!
RESET
)

305 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

306 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

308 
	}
}

315 
	$FLASH_Lock
()

318 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

319 
	}
}

341 
FLASH_Stus
 
	$FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
)

343 
ut32_t
 
tmp_psize
 = 0x0;

344 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

347 
	`as_m
(
	`IS_FLASH_SECTOR
(
FLASH_Se
));

348 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

350 if(
VޏgeRge
 =
VޏgeRge_1
)

352 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

354 if(
VޏgeRge
 =
VޏgeRge_2
)

356 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

358 if(
VޏgeRge
 =
VޏgeRge_3
)

360 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

364 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

367 
us
 = 
	`FLASH_WaFLaOti
();

369 if(
us
 =
FLASH_COMPLETE
)

372 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

373 
FLASH
->
CR
 |
tmp_psize
;

374 
FLASH
->
CR
 &
SECTOR_MASK
;

375 
FLASH
->
CR
 |
FLASH_CR_SER
 | 
FLASH_Se
;

376 
FLASH
->
CR
 |
FLASH_CR_STRT
;

379 
us
 = 
	`FLASH_WaFLaOti
();

382 
FLASH
->
CR
 &(~
FLASH_CR_SER
);

383 
FLASH
->
CR
 &
SECTOR_MASK
;

386  
us
;

387 
	}
}

406 
FLASH_Stus
 
	$FLASH_EASes
(
ut8_t
 
VޏgeRge
)

408 
ut32_t
 
tmp_psize
 = 0x0;

409 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

412 
us
 = 
	`FLASH_WaFLaOti
();

413 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

415 if(
VޏgeRge
 =
VޏgeRge_1
)

417 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

419 if(
VޏgeRge
 =
VޏgeRge_2
)

421 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

423 if(
VޏgeRge
 =
VޏgeRge_3
)

425 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

429 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

431 if(
us
 =
FLASH_COMPLETE
)

434 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

435 
FLASH
->
CR
 |
tmp_psize
;

436 
FLASH
->
CR
 |
FLASH_CR_MER
;

437 
FLASH
->
CR
 |
FLASH_CR_STRT
;

440 
us
 = 
	`FLASH_WaFLaOti
();

443 
FLASH
->
CR
 &(~
FLASH_CR_MER
);

447  
us
;

448 
	}
}

459 
FLASH_Stus
 
	$FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
)

461 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

464 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

467 
us
 = 
	`FLASH_WaFLaOti
();

469 if(
us
 =
FLASH_COMPLETE
)

472 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

473 
FLASH
->
CR
 |
FLASH_PSIZE_DOUBLE_WORD
;

474 
FLASH
->
CR
 |
FLASH_CR_PG
;

476 *(
__IO
 
ut64_t
*)
Addss
 = 
Da
;

479 
us
 = 
	`FLASH_WaFLaOti
();

482 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

485  
us
;

486 
	}
}

497 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

499 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

502 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

505 
us
 = 
	`FLASH_WaFLaOti
();

507 if(
us
 =
FLASH_COMPLETE
)

510 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

511 
FLASH
->
CR
 |
FLASH_PSIZE_WORD
;

512 
FLASH
->
CR
 |
FLASH_CR_PG
;

514 *(
__IO
 
ut32_t
*)
Addss
 = 
Da
;

517 
us
 = 
	`FLASH_WaFLaOti
();

520 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

523  
us
;

524 
	}
}

535 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

537 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

540 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

543 
us
 = 
	`FLASH_WaFLaOti
();

545 if(
us
 =
FLASH_COMPLETE
)

548 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

549 
FLASH
->
CR
 |
FLASH_PSIZE_HALF_WORD
;

550 
FLASH
->
CR
 |
FLASH_CR_PG
;

552 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

555 
us
 = 
	`FLASH_WaFLaOti
();

558 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

561  
us
;

562 
	}
}

573 
FLASH_Stus
 
	$FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

575 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

578 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

581 
us
 = 
	`FLASH_WaFLaOti
();

583 if(
us
 =
FLASH_COMPLETE
)

586 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

587 
FLASH
->
CR
 |
FLASH_PSIZE_BYTE
;

588 
FLASH
->
CR
 |
FLASH_CR_PG
;

590 *(
__IO
 
ut8_t
*)
Addss
 = 
Da
;

593 
us
 = 
	`FLASH_WaFLaOti
();

596 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

600  
us
;

601 
	}
}

658 
	$FLASH_OB_Uock
()

660 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
!
RESET
)

663 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

664 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

666 
	}
}

673 
	$FLASH_OB_Lock
()

676 
FLASH
->
OPTCR
 |
FLASH_OPTCR_OPTLOCK
;

677 
	}
}

689 
	$FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
)

691 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

694 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

695 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

697 
us
 = 
	`FLASH_WaFLaOti
();

699 if(
us
 =
FLASH_COMPLETE
)

701 if(
NewS
 !
DISABLE
)

703 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_WRP
);

707 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 |(ut16_t)
OB_WRP
;

710 
	}
}

724 
	$FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
)

726 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

729 
	`as_m
(
	`IS_OB_RDP
(
OB_RDP
));

731 
us
 = 
	`FLASH_WaFLaOti
();

733 if(
us
 =
FLASH_COMPLETE
)

735 *(
__IO
 
ut8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
OB_RDP
;

738 
	}
}

756 
	$FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
)

758 
ut8_t
 
titmp
 = 0xFF;

759 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

762 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

763 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

764 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

767 
us
 = 
	`FLASH_WaFLaOti
();

769 if(
us
 =
FLASH_COMPLETE
)

772 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0F);

775 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
OB_IWDG
 | (ut8_t)(
OB_STDBY
 | (ut8_t)(
OB_STOP
 | ((ut8_t)
titmp
)));

777 
	}
}

789 
	$FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
)

792 
	`as_m
(
	`IS_OB_BOR
(
OB_BOR
));

795 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BOR_LEV
);

796 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOR
;

798 
	}
}

806 
FLASH_Stus
 
	$FLASH_OB_Launch
()

808 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

811 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
FLASH_OPTCR_OPTSTRT
;

814 
us
 = 
	`FLASH_WaFLaOti
();

816  
us
;

817 
	}
}

825 
ut8_t
 
	$FLASH_OB_GUr
()

828  (
ut8_t
)(
FLASH
->
OPTCR
 >> 5);

829 
	}
}

836 
ut16_t
 
	$FLASH_OB_GWRP
()

839  (*(
__IO
 
ut16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

840 
	}
}

849 
FgStus
 
	$FLASH_OB_GRDP
()

851 
FgStus
 
adus
 = 
RESET
;

853 i((*(
__IO
 
ut8_t
*)(
OPTCR_BYTE1_ADDRESS
!(ut8_t)
OB_RDP_Lev_0
))

855 
adus
 = 
SET
;

859 
adus
 = 
RESET
;

861  
adus
;

862 
	}
}

873 
ut8_t
 
	$FLASH_OB_GBOR
()

876  (
ut8_t
)(*(
__IO
 ut8_*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

877 
	}
}

903 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

906 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

907 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

909 if(
NewS
 !
DISABLE
)

912 
FLASH
->
CR
 |
FLASH_IT
;

917 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

919 
	}
}

934 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

936 
FgStus
 
bus
 = 
RESET
;

938 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

940 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

942 
bus
 = 
SET
;

946 
bus
 = 
RESET
;

949  
bus
;

950 
	}
}

964 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

967 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

970 
FLASH
->
SR
 = 
FLASH_FLAG
;

971 
	}
}

979 
FLASH_Stus
 
	$FLASH_GStus
()

981 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

983 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

985 
ashus
 = 
FLASH_BUSY
;

989 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPERR
!(
ut32_t
)0x00)

991 
ashus
 = 
FLASH_ERROR_WRP
;

995 if((
FLASH
->
SR
 & (
ut32_t
)0xEF) != (uint32_t)0x00)

997 
ashus
 = 
FLASH_ERROR_PROGRAM
;

1001 if((
FLASH
->
SR
 & 
FLASH_FLAG_OPERR
!(
ut32_t
)0x00)

1003 
ashus
 = 
FLASH_ERROR_OPERATION
;

1007 
ashus
 = 
FLASH_COMPLETE
;

1013  
ashus
;

1014 
	}
}

1022 
FLASH_Stus
 
	$FLASH_WaFLaOti
()

1024 
__IO
 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1027 
us
 = 
	`FLASH_GStus
();

1032 
us
 =
FLASH_BUSY
)

1034 
us
 = 
	`FLASH_GStus
();

1037  
us
;

1038 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_fsmc.c

30 
	~"m32f4xx_fsmc.h
"

31 
	~"m32f4xx_rcc.h
"

47 
	#BCR_MBKEN_SET
 ((
ut32_t
)0x00000001)

	)

48 
	#BCR_MBKEN_RESET
 ((
ut32_t
)0x000FFFFE)

	)

49 
	#BCR_FACCEN_SET
 ((
ut32_t
)0x00000040)

	)

52 
	#PCR_PBKEN_SET
 ((
ut32_t
)0x00000004)

	)

53 
	#PCR_PBKEN_RESET
 ((
ut32_t
)0x000FFFFB)

	)

54 
	#PCR_ECCEN_SET
 ((
ut32_t
)0x00000040)

	)

55 
	#PCR_ECCEN_RESET
 ((
ut32_t
)0x000FFFBF)

	)

56 
	#PCR_MEMORYTYPE_NAND
 ((
ut32_t
)0x00000008)

	)

116 
	$FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
)

119 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

122 if(
FSMC_Bk
 =
FSMC_Bk1_NORSRAM1
)

124 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030DB;

129 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030D2;

131 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
 + 1] = 0x0FFFFFFF;

132 
FSMC_Bk1E
->
BWTR
[
FSMC_Bk
] = 0x0FFFFFFF;

133 
	}
}

143 
	$FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

146 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMInSu
->
FSMC_Bk
));

147 
	`as_m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
));

148 
	`as_m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
));

149 
	`as_m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
));

150 
	`as_m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
));

151 
	`as_m
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
));

152 
	`as_m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
));

153 
	`as_m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WpMode
));

154 
	`as_m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
));

155 
	`as_m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMInSu
->
FSMC_WreOti
));

156 
	`as_m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMInSu
->
FSMC_WaSigl
));

157 
	`as_m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
));

158 
	`as_m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMInSu
->
FSMC_WreBur
));

159 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
));

160 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
));

161 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
));

162 
	`as_m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
));

163 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
));

164 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
));

165 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
));

168 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

169 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 |

170 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 |

171 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 |

172 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 |

173 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 |

174 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 |

175 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 |

176 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 |

177 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 |

178 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 |

179 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 |

180 
FSMC_NORSRAMInSu
->
FSMC_WreBur
;

181 if(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 =
FSMC_MemyTy_NOR
)

183 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] |(
ut32_t
)
BCR_FACCEN_SET
;

186 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
+1] =

187 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 |

188 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 << 4) |

189 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 << 8) |

190 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 << 16) |

191 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 << 20) |

192 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 << 24) |

193 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
;

197 if(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 =
FSMC_ExndedMode_Eb
)

199 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
));

200 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
));

201 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
));

202 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
));

203 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
));

204 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
));

205 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

206 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 |

207 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 << 4 )|

208 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 << 8) |

209 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 << 20) |

210 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 << 24) |

211 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
;

215 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] = 0x0FFFFFFF;

217 
	}
}

225 
	$FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

228 
FSMC_NORSRAMInSu
->
FSMC_Bk
 = 
FSMC_Bk1_NORSRAM1
;

229 
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 = 
FSMC_DaAddssMux_Eb
;

230 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 = 
FSMC_MemyTy_SRAM
;

231 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

232 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 = 
FSMC_BurAcssMode_Dib
;

233 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 = 
FSMC_AsynchrousWa_Dib
;

234 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 = 
FSMC_WaSiglPެy_Low
;

235 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 = 
FSMC_WpMode_Dib
;

236 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 = 
FSMC_WaSiglAive_BefeWaS
;

237 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 = 
FSMC_WreOti_Eb
;

238 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 = 
FSMC_WaSigl_Eb
;

239 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 = 
FSMC_ExndedMode_Dib
;

240 
FSMC_NORSRAMInSu
->
FSMC_WreBur
 = 
FSMC_WreBur_Dib
;

241 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 = 0xF;

242 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 = 0xF;

243 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 = 0xFF;

244 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 = 0xF;

245 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 = 0xF;

246 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 = 0xF;

247 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
 = 
FSMC_AcssMode_A
;

248 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 = 0xF;

249 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 = 0xF;

250 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 = 0xFF;

251 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_BusTuAroundDuti
 = 0xF;

252 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 = 0xF;

253 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 = 0xF;

254 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
 = 
FSMC_AcssMode_A
;

255 
	}
}

268 
	$FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

270 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

271 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

273 i(
NewS
 !
DISABLE
)

276 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] |
BCR_MBKEN_SET
;

281 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] &
BCR_MBKEN_RESET
;

283 
	}
}

339 
	$FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
)

342 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

344 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

347 
FSMC_Bk2
->
PCR2
 = 0x00000018;

348 
FSMC_Bk2
->
SR2
 = 0x00000040;

349 
FSMC_Bk2
->
PMEM2
 = 0xFCFCFCFC;

350 
FSMC_Bk2
->
PATT2
 = 0xFCFCFCFC;

356 
FSMC_Bk3
->
PCR3
 = 0x00000018;

357 
FSMC_Bk3
->
SR3
 = 0x00000040;

358 
FSMC_Bk3
->
PMEM3
 = 0xFCFCFCFC;

359 
FSMC_Bk3
->
PATT3
 = 0xFCFCFCFC;

361 
	}
}

370 
	$FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

372 
ut32_t
 
tm
 = 0x00000000, 
tmmem
 = 0x00000000, 
tmt
 = 0x00000000;

375 
	`as_m

	`IS_FSMC_NAND_BANK
(
FSMC_NANDInSu
->
FSMC_Bk
));

376 
	`as_m

	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDInSu
->
FSMC_Wau
));

377 
	`as_m

	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDInSu
->
FSMC_MemyDaWidth
));

378 
	`as_m

	`IS_FSMC_ECC_STATE
(
FSMC_NANDInSu
->
FSMC_ECC
));

379 
	`as_m

	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDInSu
->
FSMC_ECCPageSize
));

380 
	`as_m

	`IS_FSMC_TCLR_TIME
(
FSMC_NANDInSu
->
FSMC_TCLRSupTime
));

381 
	`as_m

	`IS_FSMC_TAR_TIME
(
FSMC_NANDInSu
->
FSMC_TARSupTime
));

382 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

383 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

384 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

385 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

386 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

387 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

388 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

389 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

392 
tm
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_Wau
 |

393 
PCR_MEMORYTYPE_NAND
 |

394 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 |

395 
FSMC_NANDInSu
->
FSMC_ECC
 |

396 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 |

397 (
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 << 9 )|

398 (
FSMC_NANDInSu
->
FSMC_TARSupTime
 << 13);

401 
tmmem
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

402 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

403 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

404 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

407 
tmt
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

408 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

409 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

410 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

412 if(
FSMC_NANDInSu
->
FSMC_Bk
 =
FSMC_Bk2_NAND
)

415 
FSMC_Bk2
->
PCR2
 = 
tm
;

416 
FSMC_Bk2
->
PMEM2
 = 
tmmem
;

417 
FSMC_Bk2
->
PATT2
 = 
tmt
;

422 
FSMC_Bk3
->
PCR3
 = 
tm
;

423 
FSMC_Bk3
->
PMEM3
 = 
tmmem
;

424 
FSMC_Bk3
->
PATT3
 = 
tmt
;

426 
	}
}

435 
	$FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

438 
FSMC_NANDInSu
->
FSMC_Bk
 = 
FSMC_Bk2_NAND
;

439 
FSMC_NANDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

440 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

441 
FSMC_NANDInSu
->
FSMC_ECC
 = 
FSMC_ECC_Dib
;

442 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256Bys
;

443 
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 = 0x0;

444 
FSMC_NANDInSu
->
FSMC_TARSupTime
 = 0x0;

445 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

446 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

447 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

448 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

449 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

450 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

451 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

452 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

453 
	}
}

464 
	$FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

466 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

467 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

469 i(
NewS
 !
DISABLE
)

472 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

474 
FSMC_Bk2
->
PCR2
 |
PCR_PBKEN_SET
;

478 
FSMC_Bk3
->
PCR3
 |
PCR_PBKEN_SET
;

484 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

486 
FSMC_Bk2
->
PCR2
 &
PCR_PBKEN_RESET
;

490 
FSMC_Bk3
->
PCR3
 &
PCR_PBKEN_RESET
;

493 
	}
}

504 
	$FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

506 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

507 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

509 i(
NewS
 !
DISABLE
)

512 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

514 
FSMC_Bk2
->
PCR2
 |
PCR_ECCEN_SET
;

518 
FSMC_Bk3
->
PCR3
 |
PCR_ECCEN_SET
;

524 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

526 
FSMC_Bk2
->
PCR2
 &
PCR_ECCEN_RESET
;

530 
FSMC_Bk3
->
PCR3
 &
PCR_ECCEN_RESET
;

533 
	}
}

543 
ut32_t
 
	$FSMC_GECC
(
ut32_t
 
FSMC_Bk
)

545 
ut32_t
 
eccv
 = 0x00000000;

547 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

550 
eccv
 = 
FSMC_Bk2
->
ECCR2
;

555 
eccv
 = 
FSMC_Bk3
->
ECCR3
;

558 (
eccv
);

559 
	}
}

607 
	$FSMC_PCCARDDeIn
()

610 
FSMC_Bk4
->
PCR4
 = 0x00000018;

611 
FSMC_Bk4
->
SR4
 = 0x00000000;

612 
FSMC_Bk4
->
PMEM4
 = 0xFCFCFCFC;

613 
FSMC_Bk4
->
PATT4
 = 0xFCFCFCFC;

614 
FSMC_Bk4
->
PIO4
 = 0xFCFCFCFC;

615 
	}
}

624 
	$FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

627 
	`as_m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDInSu
->
FSMC_Wau
));

628 
	`as_m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
));

629 
	`as_m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TARSupTime
));

631 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

632 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

633 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

634 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

636 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

637 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

638 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

639 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

640 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
));

641 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
));

642 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
));

643 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
));

646 
FSMC_Bk4
->
PCR4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_Wau
 |

647 
FSMC_MemyDaWidth_16b
 |

648 (
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 << 9) |

649 (
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 << 13);

652 
FSMC_Bk4
->
PMEM4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

653 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

654 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

655 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

658 
FSMC_Bk4
->
PATT4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

659 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

660 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

661 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

664 
FSMC_Bk4
->
PIO4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 |

665 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 << 8) |

666 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 << 16)|

667 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 << 24);

668 
	}
}

676 
	$FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

679 
FSMC_PCCARDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

680 
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 = 0x0;

681 
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 = 0x0;

682 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

683 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

684 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

685 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

686 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

687 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

688 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

689 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

690 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 = 0xFC;

691 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

692 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

693 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

694 
	}
}

702 
	$FSMC_PCCARDCmd
(
FuniڮS
 
NewS
)

704 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

706 i(
NewS
 !
DISABLE
)

709 
FSMC_Bk4
->
PCR4
 |
PCR_PBKEN_SET
;

714 
FSMC_Bk4
->
PCR4
 &
PCR_PBKEN_RESET
;

716 
	}
}

749 
	$FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
)

751 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

752 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

753 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

755 i(
NewS
 !
DISABLE
)

758 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

760 
FSMC_Bk2
->
SR2
 |
FSMC_IT
;

763 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

765 
FSMC_Bk3
->
SR3
 |
FSMC_IT
;

770 
FSMC_Bk4
->
SR4
 |
FSMC_IT
;

776 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

779 
FSMC_Bk2
->
SR2
 &(
ut32_t
)~
FSMC_IT
;

782 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

784 
FSMC_Bk3
->
SR3
 &(
ut32_t
)~
FSMC_IT
;

789 
FSMC_Bk4
->
SR4
 &(
ut32_t
)~
FSMC_IT
;

792 
	}
}

809 
FgStus
 
	$FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

811 
FgStus
 
bus
 = 
RESET
;

812 
ut32_t
 
tmp
 = 0x00000000;

815 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

816 
	`as_m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

818 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

820 
tmp
 = 
FSMC_Bk2
->
SR2
;

822 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

824 
tmp
 = 
FSMC_Bk3
->
SR3
;

829 
tmp
 = 
FSMC_Bk4
->
SR4
;

833 i((
tmp
 & 
FSMC_FLAG
!(
ut16_t
)
RESET
 )

835 
bus
 = 
SET
;

839 
bus
 = 
RESET
;

842  
bus
;

843 
	}
}

859 
	$FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

862 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

863 
	`as_m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

865 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

867 
FSMC_Bk2
->
SR2
 &~
FSMC_FLAG
;

869 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

871 
FSMC_Bk3
->
SR3
 &~
FSMC_FLAG
;

876 
FSMC_Bk4
->
SR4
 &~
FSMC_FLAG
;

878 
	}
}

894 
ITStus
 
	$FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

896 
ITStus
 
bus
 = 
RESET
;

897 
ut32_t
 
tmp
 = 0x0, 
us
 = 0x0, 
ab
 = 0x0;

900 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

901 
	`as_m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

903 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

905 
tmp
 = 
FSMC_Bk2
->
SR2
;

907 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

909 
tmp
 = 
FSMC_Bk3
->
SR3
;

914 
tmp
 = 
FSMC_Bk4
->
SR4
;

917 
us
 = 
tmp
 & 
FSMC_IT
;

919 
ab
 = 
tmp
 & (
FSMC_IT
 >> 3);

920 i((
us
 !(
ut32_t
)
RESET
&& (
ab
 != (uint32_t)RESET))

922 
bus
 = 
SET
;

926 
bus
 = 
RESET
;

928  
bus
;

929 
	}
}

945 
	$FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

948 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

949 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

951 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

953 
FSMC_Bk2
->
SR2
 &~(
FSMC_IT
 >> 3);

955 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

957 
FSMC_Bk3
->
SR3
 &~(
FSMC_IT
 >> 3);

962 
FSMC_Bk4
->
SR4
 &~(
FSMC_IT
 >> 3);

964 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_gpio.c

79 
	~"m32f4xx_gpio.h
"

80 
	~"m32f4xx_rcc.h
"

120 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

123 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

125 i(
GPIOx
 =
GPIOA
)

127 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

128 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
DISABLE
);

130 i(
GPIOx
 =
GPIOB
)

132 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

133 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
DISABLE
);

135 i(
GPIOx
 =
GPIOC
)

137 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

138 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
DISABLE
);

140 i(
GPIOx
 =
GPIOD
)

142 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
ENABLE
);

143 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
DISABLE
);

145 i(
GPIOx
 =
GPIOE
)

147 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
ENABLE
);

148 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
DISABLE
);

150 i(
GPIOx
 =
GPIOF
)

152 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
ENABLE
);

153 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
DISABLE
);

155 i(
GPIOx
 =
GPIOG
)

157 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
ENABLE
);

158 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
DISABLE
);

160 i(
GPIOx
 =
GPIOH
)

162 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
ENABLE
);

163 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
DISABLE
);

167 i(
GPIOx
 =
GPIOI
)

169 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
ENABLE
);

170 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
DISABLE
);

173 
	}
}

182 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

184 
ut32_t
 
ppos
 = 0x00, 
pos
 = 0x00 , 
cu
 = 0x00;

187 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

188 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

189 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

190 
	`as_m
(
	`IS_GPIO_PUPD
(
GPIO_InSu
->
GPIO_PuPd
));

194 
ppos
 = 0x00;inpos < 0x10;inpos++)

196 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

198 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

200 i(
cu
 =
pos
)

202 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
ppos
 * 2));

203 
GPIOx
->
MODER
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
<< (
ppos
 * 2));

205 i((
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_OUT
|| (GPIO_InSu->GPIO_Mod=
GPIO_Mode_AF
))

208 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

211 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
ppos
 * 2));

212 
GPIOx
->
OSPEEDR
 |((
ut32_t
)(
GPIO_InSu
->
GPIO_Sed
<< (
ppos
 * 2));

215 
	`as_m
(
	`IS_GPIO_OTYPE
(
GPIO_InSu
->
GPIO_OTy
));

218 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
<< ((
ut16_t
)
ppos
)) ;

219 
GPIOx
->
OTYPER
 |(
ut16_t
)(((ut16_t)
GPIO_InSu
->
GPIO_OTy
<< ((ut16_t)
ppos
));

223 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
ut16_t
)
ppos
 * 2));

224 
GPIOx
->
PUPDR
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_PuPd
<< (
ppos
 * 2));

227 
	}
}

234 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

237 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

238 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

239 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

240 
GPIO_InSu
->
GPIO_OTy
 = 
GPIO_OTy_PP
;

241 
GPIO_InSu
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

242 
	}
}

255 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

257 
__IO
 
ut32_t
 
tmp
 = 0x00010000;

260 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

261 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

263 
tmp
 |
GPIO_P
;

265 
GPIOx
->
LCKR
 = 
tmp
;

267 
GPIOx
->
LCKR
 = 
GPIO_P
;

269 
GPIOx
->
LCKR
 = 
tmp
;

271 
tmp
 = 
GPIOx
->
LCKR
;

273 
tmp
 = 
GPIOx
->
LCKR
;

274 
	}
}

299 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

301 
ut8_t
 
bus
 = 0x00;

304 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

305 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

307 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

309 
bus
 = (
ut8_t
)
B_SET
;

313 
bus
 = (
ut8_t
)
B_RESET
;

315  
bus
;

316 
	}
}

323 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

326 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

328  ((
ut16_t
)
GPIOx
->
IDR
);

329 
	}
}

338 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

340 
ut8_t
 
bus
 = 0x00;

343 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

344 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

346 i((
GPIOx
->
ODR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

348 
bus
 = (
ut8_t
)
B_SET
;

352 
bus
 = (
ut8_t
)
B_RESET
;

354  
bus
;

355 
	}
}

362 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

365 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

367  ((
ut16_t
)
GPIOx
->
ODR
);

368 
	}
}

380 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

383 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

384 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

386 
GPIOx
->
BSRRL
 = 
GPIO_P
;

387 
	}
}

399 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

402 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

403 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

405 
GPIOx
->
BSRRH
 = 
GPIO_P
;

406 
	}
}

419 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

422 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

423 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

424 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

426 i(
BV
 !
B_RESET
)

428 
GPIOx
->
BSRRL
 = 
GPIO_P
;

432 
GPIOx
->
BSRRH
 = 
GPIO_P
 ;

434 
	}
}

442 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

445 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

447 
GPIOx
->
ODR
 = 
PtV
;

448 
	}
}

456 
	$GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

459 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

461 
GPIOx
->
ODR
 ^
GPIO_P
;

462 
	}
}

529 
	$GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
)

531 
ut32_t
 
mp
 = 0x00;

532 
ut32_t
 
mp_2
 = 0x00;

535 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

536 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

537 
	`as_m
(
	`IS_GPIO_AF
(
GPIO_AF
));

539 
mp
 = ((
ut32_t
)(
GPIO_AF
<< ((ut32_t)((ut32_t)
GPIO_PSour
 & (uint32_t)0x07) * 4)) ;

540 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] &~((
ut32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

541 
mp_2
 = 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] | 
mp
;

542 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] = 
mp_2
;

543 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_hash.c

123 
	~"m32f4xx_hash.h
"

124 
	~"m32f4xx_rcc.h
"

171 
	$HASH_DeIn
()

174 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
ENABLE
);

176 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_In
(
HASH_InTyDef
* 
HASH_InSu
)

194 
	`as_m
(
	`IS_HASH_ALGOSELECTION
(
HASH_InSu
->
HASH_AlgoSei
));

195 
	`as_m
(
	`IS_HASH_DATATYPE
(
HASH_InSu
->
HASH_DaTy
));

196 
	`as_m
(
	`IS_HASH_ALGOMODE
(
HASH_InSu
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |(
HASH_InSu
->
HASH_AlgoSei
 | \

201 
HASH_InSu
->
HASH_DaTy
 | \

202 
HASH_InSu
->
HASH_AlgoMode
);

205 if(
HASH_InSu
->
HASH_AlgoMode
 =
HASH_AlgoMode_HMAC
)

207 
	`as_m
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_InSu
->
HASH_HMACKeyTy
));

208 
HASH
->
CR
 &~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |
HASH_InSu
->
HASH_HMACKeyTy
;

214 
HASH
->
CR
 |
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
)

228 
HASH_InSu
->
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

231 
HASH_InSu
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_InSu
->
HASH_DaTy
 = 
HASH_DaTy_32b
;

237 
HASH_InSu
->
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

238 
	}
}

249 
	$HASH_Ret
()

252 
HASH
->
CR
 |
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
)

294 
	`as_m
(
	`IS_HASH_VALIDBITSNUMBER
(
VidNumb
));

297 
HASH
->
STR
 &~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |
VidNumb
;

299 
	}
}

306 
	$HASH_DaIn
(
ut32_t
 
Da
)

309 
HASH
->
DIN
 = 
Da
;

310 
	}
}

317 
ut8_t
 
	$HASH_GInFIFOWdsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

331 
	$HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
)

334 
HASH_MesgeDige
->
Da
[0] = 
HASH
->
HR
[0];

335 
HASH_MesgeDige
->
Da
[1] = 
HASH
->
HR
[1];

336 
HASH_MesgeDige
->
Da
[2] = 
HASH
->
HR
[2];

337 
HASH_MesgeDige
->
Da
[3] = 
HASH
->
HR
[3];

338 
HASH_MesgeDige
->
Da
[4] = 
HASH
->
HR
[4];

339 
	}
}

346 
	$HASH_SDige
()

349 
HASH
->
STR
 |
HASH_STR_DCAL
;

350 
	}
}

389 
	$HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
)

391 
ut8_t
 
i
 = 0;

394 
HASH_CڋxtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

395 
HASH_CڋxtSave
->
HASH_STR
 = 
HASH
->
STR
;

396 
HASH_CڋxtSave
->
HASH_CR
 = 
HASH
->
CR
;

397 
i
=0; i<=50;i++)

399 
HASH_CڋxtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

401 
	}
}

411 
	$HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
)

413 
ut8_t
 
i
 = 0;

416 
HASH
->
IMR
 = 
HASH_CڋxtRee
->
HASH_IMR
;

417 
HASH
->
STR
 = 
HASH_CڋxtRee
->
HASH_STR
;

418 
HASH
->
CR
 = 
HASH_CڋxtRee
->
HASH_CR
;

421 
HASH
->
CR
 |
HASH_CR_INIT
;

424 
i
=0; i<=50;i++)

426 
HASH
->
CSR
[
i
] = 
HASH_CڋxtRee
->
HASH_CSR
[i];

428 
	}
}

460 
	$HASH_DMACmd
(
FuniڮS
 
NewS
)

463 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

465 i(
NewS
 !
DISABLE
)

468 
HASH
->
CR
 |
HASH_CR_DMAE
;

473 
HASH
->
CR
 &~
HASH_CR_DMAE
;

475 
	}
}

555 
	$HASH_ITCfig
(
ut8_t
 
HASH_IT
, 
FuniڮS
 
NewS
)

558 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

559 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

561 i(
NewS
 !
DISABLE
)

564 
HASH
->
IMR
 |
HASH_IT
;

569 
HASH
->
IMR
 &(
ut8_t
~
HASH_IT
;

571 
	}
}

584 
FgStus
 
	$HASH_GFgStus
(
ut16_t
 
HASH_FLAG
)

586 
FgStus
 
bus
 = 
RESET
;

587 
ut32_t
 
meg
 = 0;

590 
	`as_m
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

593 i((
HASH_FLAG
 & 
HASH_FLAG_DINNE
!(
ut16_t
)
RESET
 )

595 
meg
 = 
HASH
->
CR
;

599 
meg
 = 
HASH
->
SR
;

603 i((
meg
 & 
HASH_FLAG
!(
ut16_t
)
RESET
)

606 
bus
 = 
SET
;

611 
bus
 = 
RESET
;

615  
bus
;

616 
	}
}

625 
	$HASH_CˬFg
(
ut16_t
 
HASH_FLAG
)

628 
	`as_m
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

631 
HASH
->
SR
 = ~(
ut32_t
)
HASH_FLAG
;

632 
	}
}

641 
ITStus
 
	$HASH_GITStus
(
ut8_t
 
HASH_IT
)

643 
ITStus
 
bus
 = 
RESET
;

644 
ut32_t
 
tmeg
 = 0;

647 
	`as_m
(
	`IS_HASH_GET_IT
(
HASH_IT
));

651 
tmeg
 = 
HASH
->
SR
;

653 i(((
HASH
->
IMR
 & 
tmeg
& 
HASH_IT
!
RESET
)

656 
bus
 = 
SET
;

661 
bus
 = 
RESET
;

664  
bus
;

665 
	}
}

675 
	$HASH_CˬITPdgB
(
ut8_t
 
HASH_IT
)

678 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

681 
HASH
->
SR
 = (
ut8_t
)~
HASH_IT
;

682 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_hash_md5.c

41 
	~"m32f4xx_hash.h
"

54 
	#MD5BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

87 
EStus
 
	$HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16])

89 
HASH_InTyDef
 
MD5_HASH_InSuu
;

90 
HASH_MsgDige
 
MD5_MesgeDige
;

91 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

92 
ut32_t
 
i
 = 0;

93 
__IO
 
ut32_t
 
cou
 = 0;

94 
ut32_t
 
busyus
 = 0;

95 
EStus
 
us
 = 
SUCCESS
;

96 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

97 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

101 
nbvidbsda
 = 8 * (
In
 % 4);

104 
	`HASH_DeIn
();

107 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

108 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

109 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

110 
	`HASH_In
(&
MD5_HASH_InSuu
);

113 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

116 
i
=0; i<
In
; i+=4)

118 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

119 
puddr
+=4;

123 
	`HASH_SDige
();

128 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

129 
cou
++;

130 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

132 i(
busyus
 !
RESET
)

134 
us
 = 
ERROR
;

139 
	`HASH_GDige
(&
MD5_MesgeDige
);

140 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

141 
ouuddr
+=4;

142 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

143 
ouuddr
+=4;

144 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

145 
ouuddr
+=4;

146 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

148  
us
;

149 
	}
}

162 
EStus
 
	$HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

163 
ut32_t
 
In
, 
ut8_t
 
Ouut
[16])

165 
HASH_InTyDef
 
MD5_HASH_InSuu
;

166 
HASH_MsgDige
 
MD5_MesgeDige
;

167 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

168 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

169 
ut32_t
 
i
 = 0;

170 
__IO
 
ut32_t
 
cou
 = 0;

171 
ut32_t
 
busyus
 = 0;

172 
EStus
 
us
 = 
SUCCESS
;

173 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

174 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

175 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

178 
nbvidbsda
 = 8 * (
In
 % 4);

181 
nbvidbskey
 = 8 * (
Keyn
 % 4);

184 
	`HASH_DeIn
();

187 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

188 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

189 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

190 if(
Keyn
 > 64)

193 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

198 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

200 
	`HASH_In
(&
MD5_HASH_InSuu
);

203 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

206 
i
=0; i<
Keyn
; i+=4)

208 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

209 
keyaddr
+=4;

213 
	`HASH_SDige
();

218 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

219 
cou
++;

220 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

222 i(
busyus
 !
RESET
)

224 
us
 = 
ERROR
;

229 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

232 
i
=0; i<
In
; i+=4)

234 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

235 
puddr
+=4;

239 
	`HASH_SDige
();

242 
cou
 =0;

245 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

246 
cou
++;

247 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

249 i(
busyus
 !
RESET
)

251 
us
 = 
ERROR
;

256 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

259 
keyaddr
 = (
ut32_t
)
Key
;

260 
i
=0; i<
Keyn
; i+=4)

262 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

263 
keyaddr
+=4;

267 
	`HASH_SDige
();

270 
cou
 =0;

273 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

274 
cou
++;

275 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

277 i(
busyus
 !
RESET
)

279 
us
 = 
ERROR
;

284 
	`HASH_GDige
(&
MD5_MesgeDige
);

285 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

286 
ouuddr
+=4;

287 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

288 
ouuddr
+=4;

289 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

290 
ouuddr
+=4;

291 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

295  
us
;

296 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_hash_sha1.c

41 
	~"m32f4xx_hash.h
"

54 
	#SHA1BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

87 
EStus
 
	$HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20])

89 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

90 
HASH_MsgDige
 
SHA1_MesgeDige
;

91 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

92 
ut32_t
 
i
 = 0;

93 
__IO
 
ut32_t
 
cou
 = 0;

94 
ut32_t
 
busyus
 = 0;

95 
EStus
 
us
 = 
SUCCESS
;

96 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

97 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

100 
nbvidbsda
 = 8 * (
In
 % 4);

103 
	`HASH_DeIn
();

106 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

107 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

108 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

109 
	`HASH_In
(&
SHA1_HASH_InSuu
);

112 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

115 
i
=0; i<
In
; i+=4)

117 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

118 
puddr
+=4;

122 
	`HASH_SDige
();

127 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

128 
cou
++;

129 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

131 i(
busyus
 !
RESET
)

133 
us
 = 
ERROR
;

138 
	`HASH_GDige
(&
SHA1_MesgeDige
);

139 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

140 
ouuddr
+=4;

141 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

142 
ouuddr
+=4;

143 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

144 
ouuddr
+=4;

145 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

146 
ouuddr
+=4;

147 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

149  
us
;

150 
	}
}

163 
EStus
 
	$HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

164 
ut32_t
 
In
, 
ut8_t
 
Ouut
[20])

166 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

167 
HASH_MsgDige
 
SHA1_MesgeDige
;

168 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

169 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

170 
ut32_t
 
i
 = 0;

171 
__IO
 
ut32_t
 
cou
 = 0;

172 
ut32_t
 
busyus
 = 0;

173 
EStus
 
us
 = 
SUCCESS
;

174 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

175 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

176 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

179 
nbvidbsda
 = 8 * (
In
 % 4);

182 
nbvidbskey
 = 8 * (
Keyn
 % 4);

185 
	`HASH_DeIn
();

188 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

189 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

190 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

191 if(
Keyn
 > 64)

194 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

199 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

201 
	`HASH_In
(&
SHA1_HASH_InSuu
);

204 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

207 
i
=0; i<
Keyn
; i+=4)

209 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

210 
keyaddr
+=4;

214 
	`HASH_SDige
();

219 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

220 
cou
++;

221 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

223 i(
busyus
 !
RESET
)

225 
us
 = 
ERROR
;

230 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

233 
i
=0; i<
In
; i+=4)

235 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

236 
puddr
+=4;

240 
	`HASH_SDige
();

244 
cou
 =0;

247 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

248 
cou
++;

249 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

251 i(
busyus
 !
RESET
)

253 
us
 = 
ERROR
;

258 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

261 
keyaddr
 = (
ut32_t
)
Key
;

262 
i
=0; i<
Keyn
; i+=4)

264 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

265 
keyaddr
+=4;

269 
	`HASH_SDige
();

272 
cou
 =0;

275 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

276 
cou
++;

277 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

279 i(
busyus
 !
RESET
)

281 
us
 = 
ERROR
;

286 
	`HASH_GDige
(&
SHA1_MesgeDige
);

287 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

288 
ouuddr
+=4;

289 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

290 
ouuddr
+=4;

291 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

292 
ouuddr
+=4;

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

299  
us
;

300 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_i2c.c

87 
	~"m32f4xx_i2c.h
"

88 
	~"m32f4xx_rcc.h
"

102 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0xFBF5

	)

103 
	#FLAG_MASK
 ((
ut32_t
)0x00FFFFFF

	)

104 
	#ITEN_MASK
 ((
ut32_t
)0x07000000

	)

132 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

135 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

137 i(
I2Cx
 =
I2C1
)

140 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

142 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

144 i(
I2Cx
 =
I2C2
)

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

149 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

153 i(
I2Cx
 =
I2C3
)

156 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
ENABLE
);

158 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
DISABLE
);

161 
	}
}

175 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

177 
ut16_t
 
tmeg
 = 0, 
eqnge
 = 0;

178 
ut16_t
 
su
 = 0x04;

179 
ut32_t
 
pk1
 = 8000000;

180 
RCC_ClocksTyDef
 
rcc_ocks
;

182 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

183 
	`as_m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InSu
->
I2C_ClockSed
));

184 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

185 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InSu
->
I2C_DutyCye
));

186 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

187 
	`as_m
(
	`IS_I2C_ACK_STATE
(
I2C_InSu
->
I2C_Ack
));

188 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

192 
tmeg
 = 
I2Cx
->
CR2
;

194 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_CR2_FREQ
);

196 
	`RCC_GClocksFq
(&
rcc_ocks
);

197 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

199 
eqnge
 = (
ut16_t
)(
pk1
 / 1000000);

200 
tmeg
 |
eqnge
;

202 
I2Cx
->
CR2
 = 
tmeg
;

206 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

209 
tmeg
 = 0;

212 i(
I2C_InSu
->
I2C_ClockSed
 <= 100000)

215 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 << 1));

217 i(
su
 < 0x04)

220 
su
 = 0x04;

223 
tmeg
 |
su
;

225 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

232 i(
I2C_InSu
->
I2C_DutyCye
 =
I2C_DutyCye_2
)

235 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 3));

240 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 25));

242 
su
 |
I2C_DutyCye_16_9
;

246 i((
su
 & 
I2C_CCR_CCR
) == 0)

249 
su
 |(
ut16_t
)0x0001;

252 
tmeg
 |(
ut16_t
)(
su
 | 
I2C_CCR_FS
);

254 
I2Cx
->
TRISE
 = (
ut16_t
)(((
eqnge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

258 
I2Cx
->
CCR
 = 
tmeg
;

260 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

264 
tmeg
 = 
I2Cx
->
CR1
;

266 
tmeg
 &
CR1_CLEAR_MASK
;

270 
tmeg
 |(
ut16_t
)((
ut32_t
)
I2C_InSu
->
I2C_Mode
 | I2C_InSu->
I2C_Ack
);

272 
I2Cx
->
CR1
 = 
tmeg
;

276 
I2Cx
->
OAR1
 = (
I2C_InSu
->
I2C_AcknowdgedAddss
 | I2C_InSu->
I2C_OwnAddss1
);

277 
	}
}

284 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

288 
I2C_InSu
->
I2C_ClockSed
 = 5000;

290 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

292 
I2C_InSu
->
I2C_DutyCye
 = 
I2C_DutyCye_2
;

294 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

296 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

298 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

299 
	}
}

308 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

311 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

312 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

313 i(
NewS
 !
DISABLE
)

316 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

321 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

323 
	}
}

332 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

335 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

336 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

337 i(
NewS
 !
DISABLE
)

340 
I2Cx
->
CR1
 |
I2C_CR1_START
;

345 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_START
);

347 
	}
}

356 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

359 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

360 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

361 i(
NewS
 !
DISABLE
)

364 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

369 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_STOP
);

371 
	}
}

384 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
)

387 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

388 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

390 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

393 
Addss
 |
I2C_OAR1_ADD0
;

398 
Addss
 &(
ut8_t
)~((ut8_t)
I2C_OAR1_ADD0
);

401 
I2Cx
->
DR
 = 
Addss
;

402 
	}
}

411 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

414 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

415 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

416 i(
NewS
 !
DISABLE
)

419 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

424 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ACK
);

426 
	}
}

434 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
)

436 
ut16_t
 
tmeg
 = 0;

439 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

442 
tmeg
 = 
I2Cx
->
OAR2
;

445 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ADD2
);

448 
tmeg
 |(
ut16_t
)((ut16_t)
Addss
 & (uint16_t)0x00FE);

451 
I2Cx
->
OAR2
 = 
tmeg
;

452 
	}
}

461 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

464 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

465 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

466 i(
NewS
 !
DISABLE
)

469 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

474 
I2Cx
->
OAR2
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ENDUAL
);

476 
	}
}

485 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

488 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

489 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

490 i(
NewS
 !
DISABLE
)

493 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

498 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENGC
);

500 
	}
}

511 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

514 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

515 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

516 i(
NewS
 !
DISABLE
)

519 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

524 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_SWRST
);

526 
	}
}

535 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

538 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

539 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

540 i(
NewS
 =
DISABLE
)

543 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

548 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_NOSTRETCH
);

550 
	}
}

561 
	$I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
)

564 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

565 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCye
));

566 i(
I2C_DutyCye
 !
I2C_DutyCye_16_9
)

569 
I2Cx
->
CCR
 &
I2C_DutyCye_2
;

574 
I2Cx
->
CCR
 |
I2C_DutyCye_16_9
;

576 
	}
}

599 
	$I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
)

602 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

603 
	`as_m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosi
));

606 i(
I2C_NACKPosi
 =
I2C_NACKPosi_Next
)

609 
I2Cx
->
CR1
 |
I2C_NACKPosi_Next
;

614 
I2Cx
->
CR1
 &
I2C_NACKPosi_Cut
;

616 
	}
}

627 
	$I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
)

630 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

631 
	`as_m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusA˹
));

632 i(
I2C_SMBusA˹
 =
I2C_SMBusA˹_Low
)

635 
I2Cx
->
CR1
 |
I2C_SMBusA˹_Low
;

640 
I2Cx
->
CR1
 &
I2C_SMBusA˹_High
;

642 
	}
}

651 
	$I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

654 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

655 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

656 i(
NewS
 !
DISABLE
)

659 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

664 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENARP
);

666 
	}
}

689 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

692 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

694 
I2Cx
->
DR
 = 
Da
;

695 
	}
}

702 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

705 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

707  (
ut8_t
)
I2Cx
->
DR
;

708 
	}
}

733 
	$I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

736 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

737 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

738 i(
NewS
 !
DISABLE
)

741 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

746 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PEC
);

748 
	}
}

764 
	$I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
)

767 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

768 
	`as_m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosi
));

769 i(
I2C_PECPosi
 =
I2C_PECPosi_Next
)

772 
I2Cx
->
CR1
 |
I2C_PECPosi_Next
;

777 
I2Cx
->
CR1
 &
I2C_PECPosi_Cut
;

779 
	}
}

788 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

791 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

792 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

793 i(
NewS
 !
DISABLE
)

796 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

801 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENPEC
);

803 
	}
}

810 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

813 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

815  ((
I2Cx
->
SR2
) >> 8);

816 
	}
}

843 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

846 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

847 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

848 i(
NewS
 !
DISABLE
)

851 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

856 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_DMAEN
);

858 
	}
}

867 
	$I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

870 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

871 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

872 i(
NewS
 !
DISABLE
)

875 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

880 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_LAST
);

882 
	}
}

1005 
ut16_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

1007 
__IO
 
ut32_t
 
tmp
 = 0;

1010 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1011 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

1013 
tmp
 = (
ut32_t

I2Cx
;

1014 
tmp
 +
I2C_Regi
;

1017  (*(
__IO
 
ut16_t
 *
tmp
);

1018 
	}
}

1032 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

1035 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1036 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1037 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1039 i(
NewS
 !
DISABLE
)

1042 
I2Cx
->
CR2
 |
I2C_IT
;

1047 
I2Cx
->
CR2
 &(
ut16_t
)~
I2C_IT
;

1049 
	}
}

1091 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
)

1093 
ut32_t
 
ϡevt
 = 0;

1094 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1095 
EStus
 
us
 = 
ERROR
;

1098 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1099 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1102 
ag1
 = 
I2Cx
->
SR1
;

1103 
ag2
 = 
I2Cx
->
SR2
;

1104 
ag2
 = flag2 << 16;

1107 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1110 i((
ϡevt
 & 
I2C_EVENT
) == I2C_EVENT)

1113 
us
 = 
SUCCESS
;

1118 
us
 = 
ERROR
;

1121  
us
;

1122 
	}
}

1139 
ut32_t
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

1141 
ut32_t
 
ϡevt
 = 0;

1142 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1145 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1148 
ag1
 = 
I2Cx
->
SR1
;

1149 
ag2
 = 
I2Cx
->
SR2
;

1150 
ag2
 = flag2 << 16;

1153 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1156  
ϡevt
;

1157 
	}
}

1194 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1196 
FgStus
 
bus
 = 
RESET
;

1197 
__IO
 
ut32_t
 
i2eg
 = 0, 
i2cxba
 = 0;

1200 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1201 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1204 
i2cxba
 = (
ut32_t
)
I2Cx
;

1207 
i2eg
 = 
I2C_FLAG
 >> 28;

1210 
I2C_FLAG
 &
FLAG_MASK
;

1212 if(
i2eg
 != 0)

1215 
i2cxba
 += 0x14;

1220 
I2C_FLAG
 = (
ut32_t
)(I2C_FLAG >> 16);

1222 
i2cxba
 += 0x18;

1225 if(((*(
__IO
 
ut32_t
 *)
i2cxba
& 
I2C_FLAG
!(ut32_t)
RESET
)

1228 
bus
 = 
SET
;

1233 
bus
 = 
RESET
;

1237  
bus
;

1238 
	}
}

1271 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1273 
ut32_t
 
agpos
 = 0;

1275 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1276 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1278 
agpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1280 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1281 
	}
}

1305 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1307 
ITStus
 
bus
 = 
RESET
;

1308 
ut32_t
 
abˡus
 = 0;

1311 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1312 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1315 
abˡus
 = (
ut32_t
)(((
I2C_IT
 & 
ITEN_MASK
>> 16& (
I2Cx
->
CR2
)) ;

1318 
I2C_IT
 &
FLAG_MASK
;

1321 i(((
I2Cx
->
SR1
 & 
I2C_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1324 
bus
 = 
SET
;

1329 
bus
 = 
RESET
;

1332  
bus
;

1333 
	}
}

1365 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1367 
ut32_t
 
agpos
 = 0;

1369 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1370 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1373 
agpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1376 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1377 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_iwdg.c

82 
	~"m32f4xx_iwdg.h
"

97 
	#KR_KEY_RELOAD
 ((
ut16_t
)0xAAAA)

	)

98 
	#KR_KEY_ENABLE
 ((
ut16_t
)0xCCCC)

	)

129 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

132 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

133 
IWDG
->
KR
 = 
IWDG_WreAcss
;

134 
	}
}

149 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

152 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

153 
IWDG
->
PR
 = 
IWDG_Psr
;

154 
	}
}

162 
	$IWDG_SRd
(
ut16_t
 
Rd
)

165 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

166 
IWDG
->
RLR
 = 
Rd
;

167 
	}
}

175 
	$IWDG_RdCou
()

177 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

178 
	}
}

201 
	$IWDG_Eb
()

203 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

204 
	}
}

230 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

232 
FgStus
 
bus
 = 
RESET
;

234 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

235 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

237 
bus
 = 
SET
;

241 
bus
 = 
RESET
;

244  
bus
;

245 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_pwr.c

32 
	~"m32f4xx_pwr.h
"

33 
	~"m32f4xx_rcc.h
"

47 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

52 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

53 
	#DBP_BNumb
 0x08

	)

54 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

57 
	#PVDE_BNumb
 0x04

	)

58 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

61 
	#FPDS_BNumb
 0x09

	)

62 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
FPDS_BNumb
 * 4))

	)

65 
	#PMODE_BNumb
 0x0E

	)

66 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PMODE_BNumb
 * 4))

	)

72 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

73 
	#EWUP_BNumb
 0x08

	)

74 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP_BNumb
 * 4))

	)

77 
	#BRE_BNumb
 0x09

	)

78 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
BRE_BNumb
 * 4))

	)

83 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

84 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

120 
	$PWR_DeIn
()

122 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

123 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

124 
	}
}

135 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

138 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

140 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

141 
	}
}

181 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

183 
ut32_t
 
tmeg
 = 0;

186 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

188 
tmeg
 = 
PWR
->
CR
;

191 
tmeg
 &
CR_PLS_MASK
;

194 
tmeg
 |
PWR_PVDLev
;

197 
PWR
->
CR
 = 
tmeg
;

198 
	}
}

206 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

209 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

211 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

212 
	}
}

240 
	$PWR_WakeUpPCmd
(
FuniڮS
 
NewS
)

243 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

245 *(
__IO
 
ut32_t
 *
CSR_EWUP_BB
 = (ut32_t)
NewS
;

246 
	}
}

298 
	$PWR_BackupRegutCmd
(
FuniڮS
 
NewS
)

301 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

303 *(
__IO
 
ut32_t
 *
CSR_BRE_BB
 = (ut32_t)
NewS
;

304 
	}
}

318 
	$PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
)

321 
	`as_m
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_Regut_Vޏge
));

323 i(
PWR_Regut_Vޏge
 =
PWR_Regut_Vޏge_S2
)

325 
PWR
->
CR
 &~
PWR_Regut_Vޏge_S1
;

329 
PWR
->
CR
 |
PWR_Regut_Vޏge_S1
;

331 
	}
}

360 
	$PWR_FshPowDownCmd
(
FuniڮS
 
NewS
)

363 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

365 *(
__IO
 
ut32_t
 *
CR_FPDS_BB
 = (ut32_t)
NewS
;

366 
	}
}

500 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

502 
ut32_t
 
tmeg
 = 0;

505 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

506 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

509 
tmeg
 = 
PWR
->
CR
;

511 
tmeg
 &
CR_DS_MASK
;

514 
tmeg
 |
PWR_Regut
;

517 
PWR
->
CR
 = 
tmeg
;

520 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

523 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

526 
	`__WFI
();

531 
	`__WFE
();

534 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

535 
	}
}

548 
	$PWR_ESTANDBYMode
()

551 
PWR
->
CR
 |
PWR_CR_CWUF
;

554 
PWR
->
CR
 |
PWR_CR_PDDS
;

557 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

560 #i
	`defed
 ( 
__CC_ARM
 )

561 
	`__f_es
();

564 
	`__WFI
();

565 
	}
}

605 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

607 
FgStus
 
bus
 = 
RESET
;

610 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

612 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

614 
bus
 = 
SET
;

618 
bus
 = 
RESET
;

621  
bus
;

622 
	}
}

632 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

635 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

637 
PWR
->
CR
 |
PWR_FLAG
 << 2;

638 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_rcc.c

56 
	~"m32f4xx_rcc.h
"

70 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

73 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

74 
	#HSION_BNumb
 0x00

	)

75 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

77 
	#CSSON_BNumb
 0x13

	)

78 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

80 
	#PLLON_BNumb
 0x18

	)

81 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

83 
	#PLLI2SON_BNumb
 0x1A

	)

84 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLI2SON_BNumb
 * 4))

	)

88 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

89 
	#I2SSRC_BNumb
 0x17

	)

90 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
I2SSRC_BNumb
 * 4))

	)

94 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

95 
	#RTCEN_BNumb
 0x0F

	)

96 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

98 
	#BDRST_BNumb
 0x10

	)

99 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

102 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

103 
	#LSION_BNumb
 0x00

	)

104 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

107 
	#CFGR_MCO2_RESET_MASK
 ((
ut32_t
)0x07FFFFFF)

	)

108 
	#CFGR_MCO1_RESET_MASK
 ((
ut32_t
)0xF89FFFFF)

	)

111 
	#FLAG_MASK
 ((
ut8_t
)0x1F)

	)

114 
	#CR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023802)

	)

117 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

120 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

123 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

127 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

196 
	$RCC_DeIn
()

199 
RCC
->
CR
 |(
ut32_t
)0x00000001;

202 
RCC
->
CFGR
 = 0x00000000;

205 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

208 
RCC
->
PLLCFGR
 = 0x24003010;

211 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

214 
RCC
->
CIR
 = 0x00000000;

215 
	}
}

237 
	$RCC_HSECfig
(
ut8_t
 
RCC_HSE
)

240 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

243 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

246 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

247 
	}
}

261 
EStus
 
	$RCC_WaFHSESUp
()

263 
__IO
 
ut32_t
 
tupcou
 = 0;

264 
EStus
 
us
 = 
ERROR
;

265 
FgStus
 
hus
 = 
RESET
;

269 
hus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

270 
tupcou
++;

271 } (
tupcou
 !
HSE_STARTUP_TIMEOUT
&& (
hus
 =
RESET
));

273 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

275 
us
 = 
SUCCESS
;

279 
us
 = 
ERROR
;

281  (
us
);

282 
	}
}

292 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

294 
ut32_t
 
tmeg
 = 0;

296 
	`as_m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICibtiVue
));

298 
tmeg
 = 
RCC
->
CR
;

301 
tmeg
 &~
RCC_CR_HSITRIM
;

304 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

307 
RCC
->
CR
 = 
tmeg
;

308 
	}
}

328 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

331 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

333 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

334 
	}
}

353 
	$RCC_LSECfig
(
ut8_t
 
RCC_LSE
)

356 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

360 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

363 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

366 
RCC_LSE
)

368 
RCC_LSE_ON
:

370 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

372 
RCC_LSE_Byss
:

374 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_Byss
 | 
RCC_LSE_ON
;

379 
	}
}

393 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

396 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

398 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

399 
	}
}

436 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
)

439 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

440 
	`as_m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

441 
	`as_m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

442 
	`as_m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

443 
	`as_m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

445 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6| (((
PLLP
 >> 1-1<< 16| (
RCC_PLLSour
) |

446 (
PLLQ
 << 24);

447 
	}
}

459 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

462 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

463 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

464 
	}
}

485 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
)

488 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

489 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

491 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28);

492 
	}
}

500 
	$RCC_PLLI2SCmd
(
FuniڮS
 
NewS
)

503 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

504 *(
__IO
 
ut32_t
 *
CR_PLLI2SON_BB
 = (ut32_t)
NewS
;

505 
	}
}

518 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

521 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

522 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

523 
	}
}

543 
	$RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
)

545 
ut32_t
 
tmeg
 = 0;

548 
	`as_m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour
));

549 
	`as_m
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

551 
tmeg
 = 
RCC
->
CFGR
;

554 
tmeg
 &
CFGR_MCO1_RESET_MASK
;

557 
tmeg
 |
RCC_MCO1Sour
 | 
RCC_MCO1Div
;

560 
RCC
->
CFGR
 = 
tmeg
;

561 
	}
}

581 
	$RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
)

583 
ut32_t
 
tmeg
 = 0;

586 
	`as_m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour
));

587 
	`as_m
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

589 
tmeg
 = 
RCC
->
CFGR
;

592 
tmeg
 &
CFGR_MCO2_RESET_MASK
;

595 
tmeg
 |
RCC_MCO2Sour
 | 
RCC_MCO2Div
;

598 
RCC
->
CFGR
 = 
tmeg
;

599 
	}
}

687 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

689 
ut32_t
 
tmeg
 = 0;

692 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

694 
tmeg
 = 
RCC
->
CFGR
;

697 
tmeg
 &~
RCC_CFGR_SW
;

700 
tmeg
 |
RCC_SYSCLKSour
;

703 
RCC
->
CFGR
 = 
tmeg
;

704 
	}
}

715 
ut8_t
 
	$RCC_GSYSCLKSour
()

717  ((
ut8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

718 
	}
}

740 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

742 
ut32_t
 
tmeg
 = 0;

745 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

747 
tmeg
 = 
RCC
->
CFGR
;

750 
tmeg
 &~
RCC_CFGR_HPRE
;

753 
tmeg
 |
RCC_SYSCLK
;

756 
RCC
->
CFGR
 = 
tmeg
;

757 
	}
}

772 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

774 
ut32_t
 
tmeg
 = 0;

777 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

779 
tmeg
 = 
RCC
->
CFGR
;

782 
tmeg
 &~
RCC_CFGR_PPRE1
;

785 
tmeg
 |
RCC_HCLK
;

788 
RCC
->
CFGR
 = 
tmeg
;

789 
	}
}

803 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

805 
ut32_t
 
tmeg
 = 0;

808 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

810 
tmeg
 = 
RCC
->
CFGR
;

813 
tmeg
 &~
RCC_CFGR_PPRE2
;

816 
tmeg
 |
RCC_HCLK
 << 3;

819 
RCC
->
CFGR
 = 
tmeg
;

820 
	}
}

855 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

857 
ut32_t
 
tmp
 = 0, 
esc
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

860 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

862 
tmp
)

865 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

868 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

875 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

876 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

878 i(
lsour
 != 0)

881 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

886 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

889 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

890 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lvco
/

;

893 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

899 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

900 
tmp
 =mp >> 4;

901 
esc
 = 
APBAHBPscTab
[
tmp
];

903 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

906 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

907 
tmp
 =mp >> 10;

908 
esc
 = 
APBAHBPscTab
[
tmp
];

910 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

913 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

914 
tmp
 =mp >> 13;

915 
esc
 = 
APBAHBPscTab
[
tmp
];

917 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

918 
	}
}

980 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

982 
ut32_t
 
tmeg
 = 0;

985 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

987 i((
RCC_RTCCLKSour
 & 0x00000300) == 0x00000300)

989 
tmeg
 = 
RCC
->
CFGR
;

992 
tmeg
 &~
RCC_CFGR_RTCPRE
;

995 
tmeg
 |(
RCC_RTCCLKSour
 & 0xFFFFCFF);

998 
RCC
->
CFGR
 = 
tmeg
;

1002 
RCC
->
BDCR
 |(
RCC_RTCCLKSour
 & 0x00000FFF);

1003 
	}
}

1012 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

1015 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1017 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

1018 
	}
}

1029 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1032 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1033 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1034 
	}
}

1046 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
)

1049 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1051 *(
__IO
 
ut32_t
 *
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour
;

1052 
	}
}

1085 
	$RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1088 
	`as_m
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Ph
));

1090 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1091 i(
NewS
 !
DISABLE
)

1093 
RCC
->
AHB1ENR
 |
RCC_AHB1Ph
;

1097 
RCC
->
AHB1ENR
 &~
RCC_AHB1Ph
;

1099 
	}
}

1117 
	$RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1120 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1121 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1123 i(
NewS
 !
DISABLE
)

1125 
RCC
->
AHB2ENR
 |
RCC_AHB2Ph
;

1129 
RCC
->
AHB2ENR
 &~
RCC_AHB2Ph
;

1131 
	}
}

1144 
	$RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1147 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1148 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1150 i(
NewS
 !
DISABLE
)

1152 
RCC
->
AHB3ENR
 |
RCC_AHB3Ph
;

1156 
RCC
->
AHB3ENR
 &~
RCC_AHB3Ph
;

1158 
	}
}

1194 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1197 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1198 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1200 i(
NewS
 !
DISABLE
)

1202 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

1206 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

1208 
	}
}

1234 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1237 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1238 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1240 i(
NewS
 !
DISABLE
)

1242 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

1246 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

1248 
	}
}

1273 
	$RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1276 
	`as_m
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Ph
));

1277 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1279 i(
NewS
 !
DISABLE
)

1281 
RCC
->
AHB1RSTR
 |
RCC_AHB1Ph
;

1285 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Ph
;

1287 
	}
}

1302 
	$RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1305 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1306 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1308 i(
NewS
 !
DISABLE
)

1310 
RCC
->
AHB2RSTR
 |
RCC_AHB2Ph
;

1314 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Ph
;

1316 
	}
}

1326 
	$RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1329 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1330 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1332 i(
NewS
 !
DISABLE
)

1334 
RCC
->
AHB3RSTR
 |
RCC_AHB3Ph
;

1338 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Ph
;

1340 
	}
}

1373 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1376 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1377 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1378 i(
NewS
 !
DISABLE
)

1380 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

1384 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

1386 
	}
}

1409 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1412 
	`as_m
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Ph
));

1413 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1414 i(
NewS
 !
DISABLE
)

1416 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

1420 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

1422 
	}
}

1455 
	$RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1458 
	`as_m
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Ph
));

1459 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1460 i(
NewS
 !
DISABLE
)

1462 
RCC
->
AHB1LPENR
 |
RCC_AHB1Ph
;

1466 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Ph
;

1468 
	}
}

1487 
	$RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1490 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1491 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1492 i(
NewS
 !
DISABLE
)

1494 
RCC
->
AHB2LPENR
 |
RCC_AHB2Ph
;

1498 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Ph
;

1500 
	}
}

1514 
	$RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1517 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1518 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1519 i(
NewS
 !
DISABLE
)

1521 
RCC
->
AHB3LPENR
 |
RCC_AHB3Ph
;

1525 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Ph
;

1527 
	}
}

1564 
	$RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1567 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1568 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1569 i(
NewS
 !
DISABLE
)

1571 
RCC
->
APB1LPENR
 |
RCC_APB1Ph
;

1575 
RCC
->
APB1LPENR
 &~
RCC_APB1Ph
;

1577 
	}
}

1604 
	$RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1607 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1608 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1609 i(
NewS
 !
DISABLE
)

1611 
RCC
->
APB2LPENR
 |
RCC_APB2Ph
;

1615 
RCC
->
APB2LPENR
 &~
RCC_APB2Ph
;

1617 
	}
}

1649 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

1652 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

1653 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1654 i(
NewS
 !
DISABLE
)

1657 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

1662 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

1664 
	}
}

1685 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

1687 
ut32_t
 
tmp
 = 0;

1688 
ut32_t
 
ueg
 = 0;

1689 
FgStus
 
bus
 = 
RESET
;

1692 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1695 
tmp
 = 
RCC_FLAG
 >> 5;

1696 i(
tmp
 == 1)

1698 
ueg
 = 
RCC
->
CR
;

1700 i(
tmp
 == 2)

1702 
ueg
 = 
RCC
->
BDCR
;

1706 
ueg
 = 
RCC
->
CSR
;

1710 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

1711 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

1713 
bus
 = 
SET
;

1717 
bus
 = 
RESET
;

1720  
bus
;

1721 
	}
}

1730 
	$RCC_CˬFg
()

1733 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

1734 
	}
}

1749 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

1751 
ITStus
 
bus
 = 
RESET
;

1754 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1757 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

1759 
bus
 = 
SET
;

1763 
bus
 = 
RESET
;

1766  
bus
;

1767 
	}
}

1782 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

1785 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1789 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1790 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_rng.c

51 
	~"m32f4xx_g.h
"

52 
	~"m32f4xx_rcc.h
"

94 
	$RNG_DeIn
()

97 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
ENABLE
);

100 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
DISABLE
);

101 
	}
}

109 
	$RNG_Cmd
(
FuniڮS
 
NewS
)

112 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

114 i(
NewS
 !
DISABLE
)

117 
RNG
->
CR
 |
RNG_CR_RNGEN
;

122 
RNG
->
CR
 &~
RNG_CR_RNGEN
;

124 
	}
}

171 
ut32_t
 
	$RNG_GRdomNumb
()

174  
RNG
->
DR
;

175 
	}
}

268 
	$RNG_ITCfig
(
FuniڮS
 
NewS
)

271 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

273 i(
NewS
 !
DISABLE
)

276 
RNG
->
CR
 |
RNG_CR_IE
;

281 
RNG
->
CR
 &~
RNG_CR_IE
;

283 
	}
}

294 
FgStus
 
	$RNG_GFgStus
(
ut8_t
 
RNG_FLAG
)

296 
FgStus
 
bus
 = 
RESET
;

298 
	`as_m
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

301 i((
RNG
->
SR
 & 
RNG_FLAG
!(
ut8_t
)
RESET
)

304 
bus
 = 
SET
;

309 
bus
 = 
RESET
;

312  
bus
;

313 
	}
}

327 
	$RNG_CˬFg
(
ut8_t
 
RNG_FLAG
)

330 
	`as_m
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

332 
RNG
->
SR
 = ~(
ut32_t
)(((ut32_t)
RNG_FLAG
) << 4);

333 
	}
}

343 
ITStus
 
	$RNG_GITStus
(
ut8_t
 
RNG_IT
)

345 
ITStus
 
bus
 = 
RESET
;

347 
	`as_m
(
	`IS_RNG_GET_IT
(
RNG_IT
));

350 i((
RNG
->
SR
 & 
RNG_IT
!(
ut8_t
)
RESET
)

353 
bus
 = 
SET
;

358 
bus
 = 
RESET
;

361  
bus
;

362 
	}
}

373 
	$RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
)

376 
	`as_m
(
	`IS_RNG_IT
(
RNG_IT
));

379 
RNG
->
SR
 = (
ut8_t
)~
RNG_IT
;

380 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_rtc.c

277 
	~"m32f4xx_c.h
"

278 
	~"m32f4xx_rcc.h
"

293 
	#RTC_TR_RESERVED_MASK
 ((
ut32_t
)0x007F7F7F)

	)

294 
	#RTC_DR_RESERVED_MASK
 ((
ut32_t
)0x00FFFF3F)

	)

295 
	#RTC_INIT_MASK
 ((
ut32_t
)0xFFFFFFFF)

	)

296 
	#RTC_RSF_MASK
 ((
ut32_t
)0xFFFFFF5F)

	)

297 
	#RTC_FLAGS_MASK
 ((
ut32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

298 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

299 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

300 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 ))

	)

302 
	#INITMODE_TIMEOUT
 ((
ut32_t
0x00010000)

	)

303 
	#SYNCHRO_TIMEOUT
 ((
ut32_t
0x00020000)

	)

304 
	#RECALPF_TIMEOUT
 ((
ut32_t
0x00020000)

	)

305 
	#SHPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

310 
ut8_t
 
RTC_ByToBcd2
(ut8_
Vue
);

311 
ut8_t
 
RTC_Bcd2ToBy
(ut8_
Vue
);

367 
EStus
 
	$RTC_DeIn
()

369 
__IO
 
ut32_t
 
wutcou
 = 0x00;

370 
ut32_t
 
wutwfus
 = 0x00;

371 
EStus
 
us
 = 
ERROR
;

374 
RTC
->
WPR
 = 0xCA;

375 
RTC
->
WPR
 = 0x53;

378 i(
	`RTC_EInMode
(=
ERROR
)

380 
us
 = 
ERROR
;

385 
RTC
->
TR
 = (
ut32_t
)0x00000000;

386 
RTC
->
DR
 = (
ut32_t
)0x00002101;

388 
RTC
->
CR
 &(
ut32_t
)0x00000007;

393 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

394 
wutcou
++;

395 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

397 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

399 
us
 = 
ERROR
;

404 
RTC
->
CR
 &(
ut32_t
)0x00000000;

405 
RTC
->
WUTR
 = (
ut32_t
)0x0000FFFF;

406 
RTC
->
PRER
 = (
ut32_t
)0x007F00FF;

407 
RTC
->
CALIBR
 = (
ut32_t
)0x00000000;

408 
RTC
->
ALRMAR
 = (
ut32_t
)0x00000000;

409 
RTC
->
ALRMBR
 = (
ut32_t
)0x00000000;

412 
RTC
->
ISR
 = (
ut32_t
)0x00000000;

415 
RTC
->
TAFCR
 = 0x00000000;

417 if(
	`RTC_WaFSynchro
(=
ERROR
)

419 
us
 = 
ERROR
;

423 
us
 = 
SUCCESS
;

429 
RTC
->
WPR
 = 0xFF;

431  
us
;

432 
	}
}

445 
EStus
 
	$RTC_In
(
RTC_InTyDef
* 
RTC_InSu
)

447 
EStus
 
us
 = 
ERROR
;

450 
	`as_m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InSu
->
RTC_HourFm
));

451 
	`as_m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InSu
->
RTC_AsynchPdiv
));

452 
	`as_m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InSu
->
RTC_SynchPdiv
));

455 
RTC
->
WPR
 = 0xCA;

456 
RTC
->
WPR
 = 0x53;

459 i(
	`RTC_EInMode
(=
ERROR
)

461 
us
 = 
ERROR
;

466 
RTC
->
CR
 &((
ut32_t
)~(
RTC_CR_FMT
));

468 
RTC
->
CR
 |((
ut32_t
)(
RTC_InSu
->
RTC_HourFm
));

471 
RTC
->
PRER
 = (
ut32_t
)(
RTC_InSu
->
RTC_SynchPdiv
);

472 
RTC
->
PRER
 |(
ut32_t
)(
RTC_InSu
->
RTC_AsynchPdiv
 << 16);

475 
	`RTC_ExInMode
();

477 
us
 = 
SUCCESS
;

480 
RTC
->
WPR
 = 0xFF;

482  
us
;

483 
	}
}

491 
	$RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
)

494 
RTC_InSu
->
RTC_HourFm
 = 
RTC_HourFm_24
;

497 
RTC_InSu
->
RTC_AsynchPdiv
 = (
ut32_t
)0x7F;

500 
RTC_InSu
->
RTC_SynchPdiv
 = (
ut32_t
)0xFF;

501 
	}
}

513 
	$RTC_WrePreiCmd
(
FuniڮS
 
NewS
)

516 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

518 i(
NewS
 !
DISABLE
)

521 
RTC
->
WPR
 = 0xFF;

526 
RTC
->
WPR
 = 0xCA;

527 
RTC
->
WPR
 = 0x53;

529 
	}
}

540 
EStus
 
	$RTC_EInMode
()

542 
__IO
 
ut32_t
 
cou
 = 0x00;

543 
EStus
 
us
 = 
ERROR
;

544 
ut32_t
 
us
 = 0x00;

547 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
=(
ut32_t
)
RESET
)

550 
RTC
->
ISR
 = (
ut32_t
)
RTC_INIT_MASK
;

555 
us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

556 
cou
++;

557 } (
cou
 !
INITMODE_TIMEOUT
&& (
us
 == 0x00));

559 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
!
RESET
)

561 
us
 = 
SUCCESS
;

565 
us
 = 
ERROR
;

570 
us
 = 
SUCCESS
;

573  (
us
);

574 
	}
}

585 
	$RTC_ExInMode
()

588 
RTC
->
ISR
 &(
ut32_t
)~
RTC_ISR_INIT
;

589 
	}
}

607 
EStus
 
	$RTC_WaFSynchro
()

609 
__IO
 
ut32_t
 
synchrocou
 = 0;

610 
EStus
 
us
 = 
ERROR
;

611 
ut32_t
 
synchrous
 = 0x00;

614 
RTC
->
WPR
 = 0xCA;

615 
RTC
->
WPR
 = 0x53;

618 
RTC
->
ISR
 &(
ut32_t
)
RTC_RSF_MASK
;

623 
synchrous
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

624 
synchrocou
++;

625 } (
synchrocou
 !
SYNCHRO_TIMEOUT
&& (
synchrous
 == 0x00));

627 i((
RTC
->
ISR
 & 
RTC_ISR_RSF
!
RESET
)

629 
us
 = 
SUCCESS
;

633 
us
 = 
ERROR
;

637 
RTC
->
WPR
 = 0xFF;

639  (
us
);

640 
	}
}

650 
EStus
 
	$RTC_RefClockCmd
(
FuniڮS
 
NewS
)

652 
EStus
 
us
 = 
ERROR
;

655 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

658 
RTC
->
WPR
 = 0xCA;

659 
RTC
->
WPR
 = 0x53;

662 i(
	`RTC_EInMode
(=
ERROR
)

664 
us
 = 
ERROR
;

668 i(
NewS
 !
DISABLE
)

671 
RTC
->
CR
 |
RTC_CR_REFCKON
;

676 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

679 
	`RTC_ExInMode
();

681 
us
 = 
SUCCESS
;

685 
RTC
->
WPR
 = 0xFF;

687  
us
;

688 
	}
}

698 
	$RTC_ByssShadowCmd
(
FuniڮS
 
NewS
)

701 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

704 
RTC
->
WPR
 = 0xCA;

705 
RTC
->
WPR
 = 0x53;

707 i(
NewS
 !
DISABLE
)

710 
RTC
->
CR
 |(
ut8_t
)
RTC_CR_BYPSHAD
;

715 
RTC
->
CR
 &(
ut8_t
)~
RTC_CR_BYPSHAD
;

719 
RTC
->
WPR
 = 0xFF;

720 
	}
}

753 
EStus
 
	$RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

755 
ut32_t
 
tmeg
 = 0;

756 
EStus
 
us
 = 
ERROR
;

759 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

761 i(
RTC_Fm
 =
RTC_Fm_BIN
)

763 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

765 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_TimeSu
->
RTC_Hours
));

766 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

770 
RTC_TimeSu
->
RTC_H12
 = 0x00;

771 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_TimeSu
->
RTC_Hours
));

773 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_TimeSu
->
RTC_Mus
));

774 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_TimeSu
->
RTC_Secds
));

778 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

780 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
);

781 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

782 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

786 
RTC_TimeSu
->
RTC_H12
 = 0x00;

787 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
)));

789 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Mus
)));

790 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Secds
)));

794 i(
RTC_Fm
 !
RTC_Fm_BIN
)

796 
tmeg
 = (((
ut32_t
)(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

797 ((
ut32_t
)(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

798 ((
ut32_t
)
RTC_TimeSu
->
RTC_Secds
) | \

799 ((
ut32_t
)(
RTC_TimeSu
->
RTC_H12
) << 16));

803 
tmeg
 = (
ut32_t
)(((ut32_t)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

804 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

805 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Secds
)) | \

806 (((
ut32_t
)
RTC_TimeSu
->
RTC_H12
) << 16));

810 
RTC
->
WPR
 = 0xCA;

811 
RTC
->
WPR
 = 0x53;

814 i(
	`RTC_EInMode
(=
ERROR
)

816 
us
 = 
ERROR
;

821 
RTC
->
TR
 = (
ut32_t
)(
tmeg
 & 
RTC_TR_RESERVED_MASK
);

824 
	`RTC_ExInMode
();

826 if(
	`RTC_WaFSynchro
(=
ERROR
)

828 
us
 = 
ERROR
;

832 
us
 = 
SUCCESS
;

837 
RTC
->
WPR
 = 0xFF;

839  
us
;

840 
	}
}

849 
	$RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
)

852 
RTC_TimeSu
->
RTC_H12
 = 
RTC_H12_AM
;

853 
RTC_TimeSu
->
RTC_Hours
 = 0;

854 
RTC_TimeSu
->
RTC_Mus
 = 0;

855 
RTC_TimeSu
->
RTC_Secds
 = 0;

856 
	}
}

868 
	$RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

870 
ut32_t
 
tmeg
 = 0;

873 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

876 
tmeg
 = (
ut32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

879 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

880 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

881 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmeg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

882 
RTC_TimeSu
->
RTC_H12
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_PM
)) >> 16);

885 i(
RTC_Fm
 =
RTC_Fm_BIN
)

888 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Hours);

889 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Minutes);

890 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Seconds);

892 
	}
}

901 
ut32_t
 
	$RTC_GSubSecd
()

903 
ut32_t
 
tmeg
 = 0;

906 
tmeg
 = (
ut32_t
)(
RTC
->
SSR
);

909 ((
RTC
->
DR
);

911  (
tmeg
);

912 
	}
}

926 
EStus
 
	$RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

928 
ut32_t
 
tmeg
 = 0;

929 
EStus
 
us
 = 
ERROR
;

932 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

934 i((
RTC_Fm
 =
RTC_Fm_BIN
&& ((
RTC_DeSu
->
RTC_Mth
 & 0x10) == 0x10))

936 
RTC_DeSu
->
RTC_Mth
 = (RTC_DeSu->RTC_Mth & (
ut32_t
)~(0x10)) + 0x0A;

938 i(
RTC_Fm
 =
RTC_Fm_BIN
)

940 
	`as_m
(
	`IS_RTC_YEAR
(
RTC_DeSu
->
RTC_Yr
));

941 
	`as_m
(
	`IS_RTC_MONTH
(
RTC_DeSu
->
RTC_Mth
));

942 
	`as_m
(
	`IS_RTC_DATE
(
RTC_DeSu
->
RTC_De
));

946 
	`as_m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Yr
)));

947 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Mth
);

948 
	`as_m
(
	`IS_RTC_MONTH
(
tmeg
));

949 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_De
);

950 
	`as_m
(
	`IS_RTC_DATE
(
tmeg
));

952 
	`as_m
(
	`IS_RTC_WEEKDAY
(
RTC_DeSu
->
RTC_WkDay
));

955 i(
RTC_Fm
 !
RTC_Fm_BIN
)

957 
tmeg
 = ((((
ut32_t
)
RTC_DeSu
->
RTC_Yr
) << 16) | \

958 (((
ut32_t
)
RTC_DeSu
->
RTC_Mth
) << 8) | \

959 ((
ut32_t
)
RTC_DeSu
->
RTC_De
) | \

960 (((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
) << 13));

964 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Yr
) << 16) | \

965 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Mth
) << 8) | \

966 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_De
)) | \

967 ((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
 << 13));

971 
RTC
->
WPR
 = 0xCA;

972 
RTC
->
WPR
 = 0x53;

975 i(
	`RTC_EInMode
(=
ERROR
)

977 
us
 = 
ERROR
;

982 
RTC
->
DR
 = (
ut32_t
)(
tmeg
 & 
RTC_DR_RESERVED_MASK
);

985 
	`RTC_ExInMode
();

987 if(
	`RTC_WaFSynchro
(=
ERROR
)

989 
us
 = 
ERROR
;

993 
us
 = 
SUCCESS
;

997 
RTC
->
WPR
 = 0xFF;

999  
us
;

1000 
	}
}

1009 
	$RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
)

1012 
RTC_DeSu
->
RTC_WkDay
 = 
RTC_Wkday_Mday
;

1013 
RTC_DeSu
->
RTC_De
 = 1;

1014 
RTC_DeSu
->
RTC_Mth
 = 
RTC_Mth_Juy
;

1015 
RTC_DeSu
->
RTC_Yr
 = 0;

1016 
	}
}

1028 
	$RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

1030 
ut32_t
 
tmeg
 = 0;

1033 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1036 
tmeg
 = (
ut32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1039 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1040 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1041 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)(
tmeg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1042 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_WDU
)) >> 13);

1045 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1048 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Year);

1049 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Month);

1050 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Date);

1052 
	}
}

1088 
	$RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1090 
ut32_t
 
tmeg
 = 0;

1093 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1094 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1095 
	`as_m
(
	`IS_ALARM_MASK
(
RTC_ArmSu
->
RTC_ArmMask
));

1096 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_ArmSu
->
RTC_ArmDeWkDayS
));

1098 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1100 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1102 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1103 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1107 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1108 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1110 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
));

1111 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
));

1113 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1115 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1119 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1124 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1126 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
);

1127 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

1128 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1132 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1133 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
)));

1136 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
)));

1137 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)));

1139 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1141 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1142 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tmeg
));

1146 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1147 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tmeg
));

1152 i(
RTC_Fm
 !
RTC_Fm_BIN
)

1154 
tmeg
 = (((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1155 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1156 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
) | \

1157 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1158 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1159 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1160 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1164 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1165 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1166 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)) | \

1167 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1168 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1169 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1170 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1174 
RTC
->
WPR
 = 0xCA;

1175 
RTC
->
WPR
 = 0x53;

1178 i(
RTC_Arm
 =
RTC_Arm_A
)

1180 
RTC
->
ALRMAR
 = (
ut32_t
)
tmeg
;

1184 
RTC
->
ALRMBR
 = (
ut32_t
)
tmeg
;

1188 
RTC
->
WPR
 = 0xFF;

1189 
	}
}

1199 
	$RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
)

1202 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1203 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 0;

1204 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 0;

1205 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 0;

1208 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = 
RTC_ArmDeWkDayS_De
;

1209 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 1;

1212 
RTC_ArmSu
->
RTC_ArmMask
 = 
RTC_ArmMask_Ne
;

1213 
	}
}

1229 
	$RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1231 
ut32_t
 
tmeg
 = 0;

1234 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1235 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1238 i(
RTC_Arm
 =
RTC_Arm_A
)

1240 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMAR
);

1244 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMBR
);

1248 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_HT
 | \

1249 
RTC_ALRMAR_HU
)) >> 16);

1250 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_MNT
 | \

1251 
RTC_ALRMAR_MNU
)) >> 8);

1252 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = (
ut32_t
)(
tmeg
 & (
RTC_ALRMAR_ST
 | \

1253 
RTC_ALRMAR_SU
));

1254 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = (
ut32_t
)((
tmeg
 & 
RTC_ALRMAR_PM
) >> 16);

1255 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1256 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = (
ut32_t
)(
tmeg
 & 
RTC_ALRMAR_WDSEL
);

1257 
RTC_ArmSu
->
RTC_ArmMask
 = (
ut32_t
)(
tmeg
 & 
RTC_ArmMask_A
);

1259 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1261 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1262 
RTC_ArmTime
.
RTC_Hours
);

1263 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1264 
RTC_ArmTime
.
RTC_Mus
);

1265 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1266 
RTC_ArmTime
.
RTC_Secds
);

1267 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1269 
	}
}

1283 
EStus
 
	$RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
)

1285 
__IO
 
ut32_t
 
mcou
 = 0x00;

1286 
ut32_t
 
mus
 = 0x00;

1287 
EStus
 
us
 = 
ERROR
;

1290 
	`as_m
(
	`IS_RTC_CMD_ALARM
(
RTC_Arm
));

1291 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1294 
RTC
->
WPR
 = 0xCA;

1295 
RTC
->
WPR
 = 0x53;

1298 i(
NewS
 !
DISABLE
)

1300 
RTC
->
CR
 |(
ut32_t
)
RTC_Arm
;

1302 
us
 = 
SUCCESS
;

1307 
RTC
->
CR
 &(
ut32_t
)~
RTC_Arm
;

1312 
mus
 = 
RTC
->
ISR
 & (
RTC_Arm
 >> 8);

1313 
mcou
++;

1314 } (
mcou
 !
INITMODE_TIMEOUT
&& (
mus
 == 0x00));

1316 i((
RTC
->
ISR
 & (
RTC_Arm
 >> 8)=
RESET
)

1318 
us
 = 
ERROR
;

1322 
us
 = 
SUCCESS
;

1327 
RTC
->
WPR
 = 0xFF;

1329  
us
;

1330 
	}
}

1377 
	$RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
)

1379 
ut32_t
 
tmeg
 = 0;

1382 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1383 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_ArmSubSecdVue
));

1384 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_ArmSubSecdMask
));

1387 
RTC
->
WPR
 = 0xCA;

1388 
RTC
->
WPR
 = 0x53;

1391 
tmeg
 = (
ut32_t
(ut32_t)(
RTC_ArmSubSecdVue
| (ut32_t)(
RTC_ArmSubSecdMask
);

1393 i(
RTC_Arm
 =
RTC_Arm_A
)

1396 
RTC
->
ALRMASSR
 = 
tmeg
;

1401 
RTC
->
ALRMBSSR
 = 
tmeg
;

1405 
RTC
->
WPR
 = 0xFF;

1407 
	}
}

1418 
ut32_t
 
	$RTC_GArmSubSecd
(
ut32_t
 
RTC_Arm
)

1420 
ut32_t
 
tmeg
 = 0;

1423 i(
RTC_Arm
 =
RTC_Arm_A
)

1425 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMASSR
& 
RTC_ALRMASSR_SS
);

1429 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMBSSR
& 
RTC_ALRMBSSR_SS
);

1432  (
tmeg
);

1433 
	}
}

1467 
	$RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
)

1470 
	`as_m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1473 
RTC
->
WPR
 = 0xCA;

1474 
RTC
->
WPR
 = 0x53;

1477 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUCKSEL
;

1480 
RTC
->
CR
 |(
ut32_t
)
RTC_WakeUpClock
;

1483 
RTC
->
WPR
 = 0xFF;

1484 
	}
}

1494 
	$RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
)

1497 
	`as_m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou
));

1500 
RTC
->
WPR
 = 0xCA;

1501 
RTC
->
WPR
 = 0x53;

1504 
RTC
->
WUTR
 = (
ut32_t
)
RTC_WakeUpCou
;

1507 
RTC
->
WPR
 = 0xFF;

1508 
	}
}

1515 
ut32_t
 
	$RTC_GWakeUpCou
()

1518  ((
ut32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1519 
	}
}

1527 
EStus
 
	$RTC_WakeUpCmd
(
FuniڮS
 
NewS
)

1529 
__IO
 
ut32_t
 
wutcou
 = 0x00;

1530 
ut32_t
 
wutwfus
 = 0x00;

1531 
EStus
 
us
 = 
ERROR
;

1534 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1537 
RTC
->
WPR
 = 0xCA;

1538 
RTC
->
WPR
 = 0x53;

1540 i(
NewS
 !
DISABLE
)

1543 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_WUTE
;

1544 
us
 = 
SUCCESS
;

1549 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUTE
;

1553 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1554 
wutcou
++;

1555 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

1557 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

1559 
us
 = 
ERROR
;

1563 
us
 = 
SUCCESS
;

1568 
RTC
->
WPR
 = 0xFF;

1570  
us
;

1571 
	}
}

1604 
	$RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
)

1607 
	`as_m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavg
));

1608 
	`as_m
(
	`IS_RTC_STORE_OPERATION
(
RTC_SteOti
));

1611 
RTC
->
WPR
 = 0xCA;

1612 
RTC
->
WPR
 = 0x53;

1615 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_BCK
);

1618 
RTC
->
CR
 |(
ut32_t
)(
RTC_DayLightSavg
 | 
RTC_SteOti
);

1621 
RTC
->
WPR
 = 0xFF;

1622 
	}
}

1631 
ut32_t
 
	$RTC_GSteOti
()

1633  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1634 
	}
}

1670 
	$RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
)

1673 
	`as_m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1674 
	`as_m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPެy
));

1677 
RTC
->
WPR
 = 0xCA;

1678 
RTC
->
WPR
 = 0x53;

1681 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1684 
RTC
->
CR
 |(
ut32_t
)(
RTC_Ouut
 | 
RTC_OuutPެy
);

1687 
RTC
->
WPR
 = 0xFF;

1688 
	}
}

1724 
EStus
 
	$RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
)

1726 
EStus
 
us
 = 
ERROR
;

1729 
	`as_m
(
	`IS_RTC_CALIB_SIGN
(
RTC_CibSign
));

1730 
	`as_m
(
	`IS_RTC_CALIB_VALUE
(
Vue
));

1733 
RTC
->
WPR
 = 0xCA;

1734 
RTC
->
WPR
 = 0x53;

1737 i(
	`RTC_EInMode
(=
ERROR
)

1739 
us
 = 
ERROR
;

1744 
RTC
->
CALIBR
 = (
ut32_t
)(
RTC_CibSign
 | 
Vue
);

1746 
	`RTC_ExInMode
();

1748 
us
 = 
SUCCESS
;

1752 
RTC
->
WPR
 = 0xFF;

1754  
us
;

1755 
	}
}

1765 
EStus
 
	$RTC_CrCibCmd
(
FuniڮS
 
NewS
)

1767 
EStus
 
us
 = 
ERROR
;

1770 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1773 
RTC
->
WPR
 = 0xCA;

1774 
RTC
->
WPR
 = 0x53;

1777 i(
	`RTC_EInMode
(=
ERROR
)

1779 
us
 = 
ERROR
;

1783 i(
NewS
 !
DISABLE
)

1786 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_DCE
;

1791 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_DCE
;

1794 
	`RTC_ExInMode
();

1796 
us
 = 
SUCCESS
;

1800 
RTC
->
WPR
 = 0xFF;

1802  
us
;

1803 
	}
}

1811 
	$RTC_CibOuutCmd
(
FuniڮS
 
NewS
)

1814 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1817 
RTC
->
WPR
 = 0xCA;

1818 
RTC
->
WPR
 = 0x53;

1820 i(
NewS
 !
DISABLE
)

1823 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_COE
;

1828 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_COE
;

1832 
RTC
->
WPR
 = 0xFF;

1833 
	}
}

1843 
	$RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
)

1846 
	`as_m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CibOuut
));

1849 
RTC
->
WPR
 = 0xCA;

1850 
RTC
->
WPR
 = 0x53;

1853 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_COSEL
);

1856 
RTC
->
CR
 |(
ut32_t
)
RTC_CibOuut
;

1859 
RTC
->
WPR
 = 0xFF;

1860 
	}
}

1879 
EStus
 
	$RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

1880 
ut32_t
 
RTC_SmohCibPlusPuls
,

1881 
ut32_t
 
RTC_SmouthCibMusPulsVue
)

1883 
EStus
 
us
 = 
ERROR
;

1884 
ut32_t
 
fcou
 = 0;

1887 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmohCibPiod
));

1888 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmohCibPlusPuls
));

1889 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCibMusPulsVue
));

1892 
RTC
->
WPR
 = 0xCA;

1893 
RTC
->
WPR
 = 0x53;

1896 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
)

1899 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
&& (
fcou
 !
RECALPF_TIMEOUT
))

1901 
fcou
++;

1906 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
=
RESET
)

1909 
RTC
->
CALR
 = (
ut32_t
)((ut32_t)
RTC_SmohCibPiod
 | (ut32_t)
RTC_SmohCibPlusPuls
 | (ut32_t)
RTC_SmouthCibMusPulsVue
);

1911 
us
 = 
SUCCESS
;

1915 
us
 = 
ERROR
;

1919 
RTC
->
WPR
 = 0xFF;

1921  (
EStus
)(
us
);

1922 
	}
}

1955 
	$RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
)

1957 
ut32_t
 
tmeg
 = 0;

1960 
	`as_m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1961 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1964 
tmeg
 = (
ut32_t
)(
RTC
->
CR
 & (ut32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1967 i(
NewS
 !
DISABLE
)

1969 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

1973 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
);

1977 
RTC
->
WPR
 = 0xCA;

1978 
RTC
->
WPR
 = 0x53;

1981 
RTC
->
CR
 = (
ut32_t
)
tmeg
;

1984 
RTC
->
WPR
 = 0xFF;

1985 
	}
}

1999 
	$RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

2000 
RTC_DeTyDef
* 
RTC_SmpDeSu
)

2002 
ut32_t
 
tmime
 = 0, 
tmpde
 = 0;

2005 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

2008 
tmime
 = (
ut32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2009 
tmpde
 = (
ut32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2012 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2013 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2014 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2015 
RTC_SmpTimeSu
->
RTC_H12
 = (
ut8_t
)((
tmime
 & (
RTC_TR_PM
)) >> 16);

2018 
RTC_SmpDeSu
->
RTC_Yr
 = 0;

2019 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2020 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)(
tmpde
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2021 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_WDU
)) >> 13);

2024 i(
RTC_Fm
 =
RTC_Fm_BIN
)

2027 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Hours);

2028 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Minutes);

2029 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Seconds);

2032 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Month);

2033 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Date);

2034 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_WeekDay);

2036 
	}
}

2043 
ut32_t
 
	$RTC_GTimeSmpSubSecd
()

2046  (
ut32_t
)(
RTC
->
TSSSR
);

2047 
	}
}

2078 
	$RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
)

2081 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2082 
	`as_m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_TamrTrigg
));

2084 i(
RTC_TamrTrigg
 =
RTC_TamrTrigg_RisgEdge
)

2087 
RTC
->
TAFCR
 &(
ut32_t
)((ut32_t)~(
RTC_Tamr
 << 1));

2092 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_Tamr
 << 1);

2094 
	}
}

2104 
	$RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
)

2107 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2108 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2110 i(
NewS
 !
DISABLE
)

2113 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_Tamr
;

2118 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_Tamr
;

2120 
	}
}

2135 
	$RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
)

2138 
	`as_m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_TamrFr
));

2141 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFLT
);

2144 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrFr
;

2145 
	}
}

2169 
	$RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
)

2172 
	`as_m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_TamrSamgFq
));

2175 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2178 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrSamgFq
;

2179 
	}
}

2192 
	$RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
)

2195 
	`as_m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_TamrPchgeDuti
));

2198 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2201 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrPchgeDuti
;

2202 
	}
}

2212 
	$RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
)

2215 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2217 i(
NewS
 !
DISABLE
)

2220 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPTS
;

2225 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPTS
;

2227 
	}
}

2235 
	$RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
)

2238 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2240 i(
NewS
 !
DISABLE
)

2243 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2248 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPPUDIS
;

2250 
	}
}

2276 
	$RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
)

2278 
__IO
 
ut32_t
 
tmp
 = 0;

2281 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2283 
tmp
 = 
RTC_BASE
 + 0x50;

2284 
tmp
 +(
RTC_BKP_DR
 * 4);

2287 *(
__IO
 
ut32_t
 *)
tmp
 = (ut32_t)
Da
;

2288 
	}
}

2297 
ut32_t
 
	$RTC_RdBackupRegi
(
ut32_t
 
RTC_BKP_DR
)

2299 
__IO
 
ut32_t
 
tmp
 = 0;

2302 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2304 
tmp
 = 
RTC_BASE
 + 0x50;

2305 
tmp
 +(
RTC_BKP_DR
 * 4);

2308  (*(
__IO
 
ut32_t
 *)
tmp
);

2309 
	}
}

2337 
	$RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
)

2340 
	`as_m
(
	`IS_RTC_TAMPER_PIN
(
RTC_TamrP
));

2342 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2343 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TamrP
);

2344 
	}
}

2354 
	$RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
)

2357 
	`as_m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpP
));

2359 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TSINSEL
);

2360 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TimeSmpP
);

2361 
	}
}

2373 
	$RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
)

2376 
	`as_m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy
));

2378 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2379 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_OuutTy
);

2380 
	}
}

2411 
EStus
 
	$RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
)

2413 
EStus
 
us
 = 
ERROR
;

2414 
ut32_t
 
shpfcou
 = 0;

2417 
	`as_m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiAdd1S
));

2418 
	`as_m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiSubFS
));

2421 
RTC
->
WPR
 = 0xCA;

2422 
RTC
->
WPR
 = 0x53;

2425 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
)

2428 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
&& (
shpfcou
 !
SHPF_TIMEOUT
))

2430 
shpfcou
++;

2435 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
=
RESET
)

2438 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
=
RESET
)

2441 
RTC
->
SHIFTR
 = (
ut32_t
)(ut32_t)(
RTC_ShiSubFS
| (ut32_t)(
RTC_ShiAdd1S
);

2443 if(
	`RTC_WaFSynchro
(=
ERROR
)

2445 
us
 = 
ERROR
;

2449 
us
 = 
SUCCESS
;

2454 
us
 = 
ERROR
;

2459 
us
 = 
ERROR
;

2463 
RTC
->
WPR
 = 0xFF;

2465  (
EStus
)(
us
);

2466 
	}
}

2530 
	$RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

2533 
	`as_m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2534 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2537 
RTC
->
WPR
 = 0xCA;

2538 
RTC
->
WPR
 = 0x53;

2540 i(
NewS
 !
DISABLE
)

2543 
RTC
->
CR
 |(
ut32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2545 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2550 
RTC
->
CR
 &(
ut32_t
)~(
RTC_IT
 & (ut32_t)~
RTC_TAFCR_TAMPIE
);

2552 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2555 
RTC
->
WPR
 = 0xFF;

2556 
	}
}

2576 
FgStus
 
	$RTC_GFgStus
(
ut32_t
 
RTC_FLAG
)

2578 
FgStus
 
bus
 = 
RESET
;

2579 
ut32_t
 
tmeg
 = 0;

2582 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2585 
tmeg
 = (
ut32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2588 i((
tmeg
 & 
RTC_FLAG
!(
ut32_t
)
RESET
)

2590 
bus
 = 
SET
;

2594 
bus
 = 
RESET
;

2596  
bus
;

2597 
	}
}

2612 
	$RTC_CˬFg
(
ut32_t
 
RTC_FLAG
)

2615 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2618 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2619 
	}
}

2632 
ITStus
 
	$RTC_GITStus
(
ut32_t
 
RTC_IT
)

2634 
ITStus
 
bus
 = 
RESET
;

2635 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

2638 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2641 
tmeg
 = (
ut32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2644 
abˡus
 = (
ut32_t
)((
RTC
->
CR
 & 
RTC_IT
| (
tmeg
 & (RTC_IT >> 15)));

2647 
tmeg
 = (
ut32_t
)((
RTC
->
ISR
 & (ut32_t)(
RTC_IT
 >> 4)));

2650 i((
abˡus
 !(
ut32_t
)
RESET
&& ((
tmeg
 & 0x0000FFFF) != (uint32_t)RESET))

2652 
bus
 = 
SET
;

2656 
bus
 = 
RESET
;

2658  
bus
;

2659 
	}
}

2672 
	$RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
)

2674 
ut32_t
 
tmeg
 = 0;

2677 
	`as_m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2680 
tmeg
 = (
ut32_t
)(
RTC_IT
 >> 4);

2683 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
tmeg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2684 
	}
}

2695 
ut8_t
 
	$RTC_ByToBcd2
(
ut8_t
 
Vue
)

2697 
ut8_t
 
bcdhigh
 = 0;

2699 
Vue
 >= 10)

2701 
bcdhigh
++;

2702 
Vue
 -= 10;

2705  ((
ut8_t
)(
bcdhigh
 << 4| 
Vue
);

2706 
	}
}

2713 
ut8_t
 
	$RTC_Bcd2ToBy
(
ut8_t
 
Vue
)

2715 
ut8_t
 
tmp
 = 0;

2716 
tmp
 = ((
ut8_t
)(
Vue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2717  (
tmp
 + (
Vue
 & (
ut8_t
)0x0F));

2718 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_sdio.c

149 
	~"m32f4xx_sdio.h
"

150 
	~"m32f4xx_rcc.h
"

165 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

169 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

170 
	#CLKEN_BNumb
 0x08

	)

171 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32+ (
CLKEN_BNumb
 * 4))

	)

175 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

176 
	#SDIOSUSPEND_BNumb
 0x0B

	)

177 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
SDIOSUSPEND_BNumb
 * 4))

	)

180 
	#ENCMDCOMPL_BNumb
 0x0C

	)

181 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ENCMDCOMPL_BNumb
 * 4))

	)

184 
	#NIEN_BNumb
 0x0D

	)

185 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
NIEN_BNumb
 * 4))

	)

188 
	#ATACMD_BNumb
 0x0E

	)

189 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ATACMD_BNumb
 * 4))

	)

193 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

194 
	#DMAEN_BNumb
 0x03

	)

195 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
DMAEN_BNumb
 * 4))

	)

198 
	#RWSTART_BNumb
 0x08

	)

199 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTART_BNumb
 * 4))

	)

202 
	#RWSTOP_BNumb
 0x09

	)

203 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTOP_BNumb
 * 4))

	)

206 
	#RWMOD_BNumb
 0x0A

	)

207 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWMOD_BNumb
 * 4))

	)

210 
	#SDIOEN_BNumb
 0x0B

	)

211 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
SDIOEN_BNumb
 * 4))

	)

216 
	#CLKCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF8100)

	)

220 
	#PWR_PWRCTRL_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

224 
	#DCTRL_CLEAR_MASK
 ((
ut32_t
)0xFFFFFF08)

	)

228 
	#CMD_CLEAR_MASK
 ((
ut32_t
)0xFFFFF800)

	)

231 
	#SDIO_RESP_ADDR
 ((
ut32_t
)(
SDIO_BASE
 + 0x14))

	)

259 
	$SDIO_DeIn
()

261 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
ENABLE
);

262 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
DISABLE
);

263 
	}
}

272 
	$SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
)

274 
ut32_t
 
tmeg
 = 0;

277 
	`as_m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InSu
->
SDIO_ClockEdge
));

278 
	`as_m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InSu
->
SDIO_ClockByss
));

279 
	`as_m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InSu
->
SDIO_ClockPowSave
));

280 
	`as_m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InSu
->
SDIO_BusWide
));

281 
	`as_m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InSu
->
SDIO_HdweFlowCڌ
));

285 
tmeg
 = 
SDIO
->
CLKCR
;

288 
tmeg
 &
CLKCR_CLEAR_MASK
;

296 
tmeg
 |(
SDIO_InSu
->
SDIO_ClockDiv
 | SDIO_InSu->
SDIO_ClockPowSave
 |

297 
SDIO_InSu
->
SDIO_ClockByss
 | SDIO_InSu->
SDIO_BusWide
 |

298 
SDIO_InSu
->
SDIO_ClockEdge
 | SDIO_InSu->
SDIO_HdweFlowCڌ
);

301 
SDIO
->
CLKCR
 = 
tmeg
;

302 
	}
}

310 
	$SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
)

313 
SDIO_InSu
->
SDIO_ClockDiv
 = 0x00;

314 
SDIO_InSu
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risg
;

315 
SDIO_InSu
->
SDIO_ClockByss
 = 
SDIO_ClockByss_Dib
;

316 
SDIO_InSu
->
SDIO_ClockPowSave
 = 
SDIO_ClockPowSave_Dib
;

317 
SDIO_InSu
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

318 
SDIO_InSu
->
SDIO_HdweFlowCڌ
 = 
SDIO_HdweFlowCڌ_Dib
;

319 
	}
}

327 
	$SDIO_ClockCmd
(
FuniڮS
 
NewS
)

330 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

332 *(
__IO
 
ut32_t
 *
CLKCR_CLKEN_BB
 = (ut32_t)
NewS
;

333 
	}
}

343 
	$SDIO_SPowS
(
ut32_t
 
SDIO_PowS
)

346 
	`as_m
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowS
));

348 
SDIO
->
POWER
 = 
SDIO_PowS
;

349 
	}
}

360 
ut32_t
 
	$SDIO_GPowS
()

362  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

363 
	}
}

392 
	$SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
)

394 
ut32_t
 
tmeg
 = 0;

397 
	`as_m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInSu
->
SDIO_CmdIndex
));

398 
	`as_m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInSu
->
SDIO_Reڣ
));

399 
	`as_m
(
	`IS_SDIO_WAIT
(
SDIO_CmdInSu
->
SDIO_Wa
));

400 
	`as_m
(
	`IS_SDIO_CPSM
(
SDIO_CmdInSu
->
SDIO_CPSM
));

404 
SDIO
->
ARG
 = 
SDIO_CmdInSu
->
SDIO_Argumt
;

408 
tmeg
 = 
SDIO
->
CMD
;

410 
tmeg
 &
CMD_CLEAR_MASK
;

415 
tmeg
 |(
ut32_t
)
SDIO_CmdInSu
->
SDIO_CmdIndex
 | SDIO_CmdInSu->
SDIO_Reڣ


416 | 
SDIO_CmdInSu
->
SDIO_Wa
 | SDIO_CmdInSu->
SDIO_CPSM
;

419 
SDIO
->
CMD
 = 
tmeg
;

420 
	}
}

428 
	$SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
)

431 
SDIO_CmdInSu
->
SDIO_Argumt
 = 0x00;

432 
SDIO_CmdInSu
->
SDIO_CmdIndex
 = 0x00;

433 
SDIO_CmdInSu
->
SDIO_Reڣ
 = 
SDIO_Reڣ_No
;

434 
SDIO_CmdInSu
->
SDIO_Wa
 = 
SDIO_Wa_No
;

435 
SDIO_CmdInSu
->
SDIO_CPSM
 = 
SDIO_CPSM_Dib
;

436 
	}
}

443 
ut8_t
 
	$SDIO_GCommdReڣ
()

445  (
ut8_t
)(
SDIO
->
RESPCMD
);

446 
	}
}

458 
ut32_t
 
	$SDIO_GReڣ
(
ut32_t
 
SDIO_RESP
)

460 
__IO
 
ut32_t
 
tmp
 = 0;

463 
	`as_m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

465 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

467  (*(
__IO
 
ut32_t
 *
tmp
);

468 
	}
}

496 
	$SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

498 
ut32_t
 
tmeg
 = 0;

501 
	`as_m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_DaInSu
->
SDIO_DaLgth
));

502 
	`as_m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_DaInSu
->
SDIO_DaBlockSize
));

503 
	`as_m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_DaInSu
->
SDIO_TnsrD
));

504 
	`as_m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_DaInSu
->
SDIO_TnsrMode
));

505 
	`as_m
(
	`IS_SDIO_DPSM
(
SDIO_DaInSu
->
SDIO_DPSM
));

509 
SDIO
->
DTIMER
 = 
SDIO_DaInSu
->
SDIO_DaTimeOut
;

513 
SDIO
->
DLEN
 = 
SDIO_DaInSu
->
SDIO_DaLgth
;

517 
tmeg
 = 
SDIO
->
DCTRL
;

519 
tmeg
 &
DCTRL_CLEAR_MASK
;

524 
tmeg
 |(
ut32_t
)
SDIO_DaInSu
->
SDIO_DaBlockSize
 | SDIO_DaInSu->
SDIO_TnsrD


525 | 
SDIO_DaInSu
->
SDIO_TnsrMode
 | SDIO_DaInSu->
SDIO_DPSM
;

528 
SDIO
->
DCTRL
 = 
tmeg
;

529 
	}
}

537 
	$SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

540 
SDIO_DaInSu
->
SDIO_DaTimeOut
 = 0xFFFFFFFF;

541 
SDIO_DaInSu
->
SDIO_DaLgth
 = 0x00;

542 
SDIO_DaInSu
->
SDIO_DaBlockSize
 = 
SDIO_DaBlockSize_1b
;

543 
SDIO_DaInSu
->
SDIO_TnsrD
 = 
SDIO_TnsrD_ToCd
;

544 
SDIO_DaInSu
->
SDIO_TnsrMode
 = 
SDIO_TnsrMode_Block
;

545 
SDIO_DaInSu
->
SDIO_DPSM
 = 
SDIO_DPSM_Dib
;

546 
	}
}

553 
ut32_t
 
	$SDIO_GDaCou
()

555  
SDIO
->
DCOUNT
;

556 
	}
}

563 
ut32_t
 
	$SDIO_RdDa
()

565  
SDIO
->
FIFO
;

566 
	}
}

573 
	$SDIO_WreDa
(
ut32_t
 
Da
)

575 
SDIO
->
FIFO
 = 
Da
;

576 
	}
}

583 
ut32_t
 
	$SDIO_GFIFOCou
()

585  
SDIO
->
FIFOCNT
;

586 
	}
}

612 
	$SDIO_SSDIORdWa
(
FuniڮS
 
NewS
)

615 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

617 *(
__IO
 
ut32_t
 *
DCTRL_RWSTART_BB
 = (ut32_t
NewS
;

618 
	}
}

626 
	$SDIO_StSDIORdWa
(
FuniڮS
 
NewS
)

629 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

631 *(
__IO
 
ut32_t
 *
DCTRL_RWSTOP_BB
 = (ut32_t
NewS
;

632 
	}
}

642 
	$SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
)

645 
	`as_m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RdWaMode
));

647 *(
__IO
 
ut32_t
 *
DCTRL_RWMOD_BB
 = 
SDIO_RdWaMode
;

648 
	}
}

656 
	$SDIO_SSDIOOti
(
FuniڮS
 
NewS
)

659 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

661 *(
__IO
 
ut32_t
 *
DCTRL_SDIOEN_BB
 = (ut32_t)
NewS
;

662 
	}
}

670 
	$SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
)

673 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

675 *(
__IO
 
ut32_t
 *
CMD_SDIOSUSPEND_BB
 = (ut32_t)
NewS
;

676 
	}
}

702 
	$SDIO_CommdComiCmd
(
FuniڮS
 
NewS
)

705 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

707 *(
__IO
 
ut32_t
 *
CMD_ENCMDCOMPL_BB
 = (ut32_t)
NewS
;

708 
	}
}

716 
	$SDIO_CEATAITCmd
(
FuniڮS
 
NewS
)

719 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

721 *(
__IO
 
ut32_t
 *
CMD_NIEN_BB
 = (ut32_t)((~((ut32_t)
NewS
)) & ((uint32_t)0x1));

722 
	}
}

730 
	$SDIO_SdCEATACmd
(
FuniڮS
 
NewS
)

733 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

735 *(
__IO
 
ut32_t
 *
CMD_ATACMD_BB
 = (ut32_t)
NewS
;

736 
	}
}

762 
	$SDIO_DMACmd
(
FuniڮS
 
NewS
)

765 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

767 *(
__IO
 
ut32_t
 *
DCTRL_DMAEN_BB
 = (ut32_t)
NewS
;

768 
	}
}

820 
	$SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
)

823 
	`as_m
(
	`IS_SDIO_IT
(
SDIO_IT
));

824 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

826 i(
NewS
 !
DISABLE
)

829 
SDIO
->
MASK
 |
SDIO_IT
;

834 
SDIO
->
MASK
 &~
SDIO_IT
;

836 
	}
}

868 
FgStus
 
	$SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
)

870 
FgStus
 
bus
 = 
RESET
;

873 
	`as_m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

875 i((
SDIO
->
STA
 & 
SDIO_FLAG
!(
ut32_t
)
RESET
)

877 
bus
 = 
SET
;

881 
bus
 = 
RESET
;

883  
bus
;

884 
	}
}

905 
	$SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
)

908 
	`as_m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

910 
SDIO
->
ICR
 = 
SDIO_FLAG
;

911 
	}
}

944 
ITStus
 
	$SDIO_GITStus
(
ut32_t
 
SDIO_IT
)

946 
ITStus
 
bus
 = 
RESET
;

949 
	`as_m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

950 i((
SDIO
->
STA
 & 
SDIO_IT
!(
ut32_t
)
RESET
)

952 
bus
 = 
SET
;

956 
bus
 = 
RESET
;

958  
bus
;

959 
	}
}

980 
	$SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
)

983 
	`as_m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

985 
SDIO
->
ICR
 = 
SDIO_IT
;

986 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_spi.c

152 
	~"m32f4xx_i.h
"

153 
	~"m32f4xx_rcc.h
"

168 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0x3040)

	)

169 
	#I2SCFGR_CLEAR_MASK
 ((
ut16_t
)0xF040)

	)

172 
	#PLLCFGR_PPLR_MASK
 ((
ut32_t
)0x70000000)

	)

173 
	#PLLCFGR_PPLN_MASK
 ((
ut32_t
)0x00007FC0)

	)

175 
	#SPI_CR2_FRF
 ((
ut16_t
)0x0010)

	)

176 
	#SPI_SR_TIFRFE
 ((
ut16_t
)0x0100)

	)

218 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

221 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

223 i(
SPIx
 =
SPI1
)

226 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

228 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

230 i(
SPIx
 =
SPI2
)

233 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

235 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

239 i(
SPIx
 =
SPI3
)

242 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

244 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

247 
	}
}

257 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

259 
ut16_t
 
tmeg
 = 0;

262 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

265 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

266 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

267 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_InSu
->
SPI_DaSize
));

268 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

269 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

270 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

271 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

272 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

273 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

277 
tmeg
 = 
SPIx
->
CR1
;

279 
tmeg
 &
CR1_CLEAR_MASK
;

288 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
 |

289 
SPI_InSu
->
SPI_DaSize
 | SPI_InSu->
SPI_CPOL
 |

290 
SPI_InSu
->
SPI_CPHA
 | SPI_InSu->
SPI_NSS
 |

291 
SPI_InSu
->
SPI_BaudRePsr
 | SPI_InSu->
SPI_FB
);

293 
SPIx
->
CR1
 = 
tmeg
;

296 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SMOD
);

299 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

300 
	}
}

321 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

323 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

324 
ut32_t
 
tmp
 = 0, 
i2sk
 = 0;

325 #ide
I2S_EXTERNAL_CLOCK_VAL


326 
ut32_t
 
lm
 = 0, 

 = 0, 

 = 0;

330 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

331 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

332 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

333 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

334 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

335 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

336 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

340 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

341 
SPIx
->
I2SPR
 = 0x0002;

344 
tmeg
 = 
SPIx
->
I2SCFGR
;

347 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

349 
i2sodd
 = (
ut16_t
)0;

350 
i2sdiv
 = (
ut16_t
)2;

356 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

359 
ckngth
 = 1;

364 
ckngth
 = 2;

371 #ifde
I2S_EXTERNAL_CLOCK_VAL


373 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

375 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_I2SSRC
;

379 
i2sk
 = 
I2S_EXTERNAL_CLOCK_VAL
;

383 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

385 
RCC
->
CFGR
 &~(
ut32_t
)
RCC_CFGR_I2SSRC
;

389 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

390 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

393 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

394 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

397 
lm
 = (
ut32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

400 
i2sk
 = (
ut32_t
)(((
HSE_VALUE
 / 
lm
* 

/ 

);

404 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

407 
tmp
 = (
ut16_t
)(((((
i2sk
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

412 
tmp
 = (
ut16_t
)(((((
i2sk
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

416 
tmp
 =mp / 10;

419 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

422 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

425 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

429 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

432 
i2sdiv
 = 2;

433 
i2sodd
 = 0;

437 
SPIx
->
I2SPR
 = (
ut16_t
)((ut16_t)
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

440 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

441 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

442 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

445 
SPIx
->
I2SCFGR
 = 
tmeg
;

446 
	}
}

453 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

457 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

459 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

461 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

463 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

465 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

467 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

469 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

471 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

473 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

474 
	}
}

481 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

485 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

488 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

491 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

494 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

497 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

500 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

501 
	}
}

510 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

513 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

514 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

515 i(
NewS
 !
DISABLE
)

518 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

523 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_SPE
);

525 
	}
}

535 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

538 
	`as_m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

539 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

541 i(
NewS
 !
DISABLE
)

544 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

549 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SE
);

551 
	}
}

562 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

565 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

566 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_DaSize
));

568 
SPIx
->
CR1
 &(
ut16_t
)~
SPI_DaSize_16b
;

570 
SPIx
->
CR1
 |
SPI_DaSize
;

571 
	}
}

582 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

585 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

586 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

587 i(
SPI_Dei
 =
SPI_Dei_Tx
)

590 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

595 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

597 
	}
}

608 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

611 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

612 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

613 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

616 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

621 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

623 
	}
}

632 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

635 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

637 i(
NewS
 !
DISABLE
)

640 
SPIx
->
CR2
 |(
ut16_t
)
SPI_CR2_SSOE
;

645 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_SSOE
);

647 
	}
}

663 
	$SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

666 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

667 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

669 i(
NewS
 !
DISABLE
)

672 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

677 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_CR2_FRF
;

679 
	}
}

700 
	$I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
)

702 
ut16_t
 
tmeg
 = 0, 
tmp
 = 0;

705 
	`as_m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

706 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

707 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

708 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

709 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

713 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

714 
I2Sxext
->
I2SPR
 = 0x0002;

717 
tmeg
 = 
I2Sxext
->
I2SCFGR
;

720 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaTx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveTx
))

722 
tmp
 = 
I2S_Mode_SveRx
;

726 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaRx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveRx
))

728 
tmp
 = 
I2S_Mode_SveTx
;

734 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
tmp
 | \

735 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

736 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

739 
I2Sxext
->
I2SCFGR
 = 
tmeg
;

740 
	}
}

775 
ut16_t
 
	$SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
)

778 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

781  
SPIx
->
DR
;

782 
	}
}

791 
	$SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

794 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

797 
SPIx
->
DR
 = 
Da
;

798 
	}
}

880 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

883 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

884 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

885 i(
NewS
 !
DISABLE
)

888 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

893 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCEN
);

895 
	}
}

902 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

905 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

908 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

909 
	}
}

920 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

922 
ut16_t
 
eg
 = 0;

924 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

925 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

926 i(
SPI_CRC
 !
SPI_CRC_Rx
)

929 
eg
 = 
SPIx
->
TXCRCR
;

934 
eg
 = 
SPIx
->
RXCRCR
;

937  
eg
;

938 
	}
}

945 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

948 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

951  
SPIx
->
CRCPR
;

952 
	}
}

982 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

985 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

986 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

987 
	`as_m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

989 i(
NewS
 !
DISABLE
)

992 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

997 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

999 
	}
}

1091 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

1093 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

1096 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1097 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1098 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1101 
pos
 = 
SPI_I2S_IT
 >> 4;

1104 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

1106 i(
NewS
 !
DISABLE
)

1109 
SPIx
->
CR2
 |
mask
;

1114 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

1116 
	}
}

1135 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1137 
FgStus
 
bus
 = 
RESET
;

1139 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1140 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1143 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

1146 
bus
 = 
SET
;

1151 
bus
 = 
RESET
;

1154  
bus
;

1155 
	}
}

1176 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1179 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1180 
	`as_m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1183 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

1184 
	}
}

1201 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1203 
ITStus
 
bus
 = 
RESET
;

1204 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

1207 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1208 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1211 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1214 
mask
 = 
SPI_I2S_IT
 >> 4;

1217 
mask
 = 0x01 << itmask;

1220 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

1223 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

1226 
bus
 = 
SET
;

1231 
bus
 = 
RESET
;

1234  
bus
;

1235 
	}
}

1256 
	$SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1258 
ut16_t
 
pos
 = 0;

1260 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1261 
	`as_m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1264 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1267 
SPIx
->
SR
 = (
ut16_t
)~
pos
;

1268 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_syscfg.c

43 
	~"m32f4xx_syscfg.h
"

44 
	~"m32f4xx_rcc.h
"

58 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

61 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

62 
	#MII_RMII_SEL_BNumb
 ((
ut8_t
)0x17)

	)

63 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32+ (
MII_RMII_SEL_BNumb
 * 4))

	)

67 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

68 
	#CMP_PD_BNumb
 ((
ut8_t
)0x00)

	)

69 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32+ (
CMP_PD_BNumb
 * 4))

	)

86 
	$SYSCFG_DeIn
()

88 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

89 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
DISABLE
);

90 
	}
}

102 
	$SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
)

105 
	`as_m
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_MemyRem
));

107 
SYSCFG
->
MEMRMP
 = 
SYSCFG_MemyRem
;

108 
	}
}

119 
	$SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
)

121 
ut32_t
 
tmp
 = 0x00;

124 
	`as_m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PtSourGPIOx
));

125 
	`as_m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PSourx
));

127 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
EXTI_PSourx
 & (
ut8_t
)0x03));

128 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] &~
tmp
;

129 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] |(((
ut32_t
)
EXTI_PtSourGPIOx
<< (0x04 * (EXTI_PSourx & (
ut8_t
)0x03)));

130 
	}
}

140 
	$SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
)

142 
	`as_m
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedI
));

144 *(
__IO
 
ut32_t
 *
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedI
;

145 
	}
}

157 
	$SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
)

160 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

162 *(
__IO
 
ut32_t
 *
CMPCR_CMP_PD_BB
 = (ut32_t)
NewS
;

163 
	}
}

170 
FgStus
 
	$SYSCFG_GComntiClStus
()

172 
FgStus
 
bus
 = 
RESET
;

174 i((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !(
ut32_t
)
RESET
)

176 
bus
 = 
SET
;

180 
bus
 = 
RESET
;

182  
bus
;

183 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_tim.c

114 
	~"m32f4xx_tim.h
"

115 
	~"m32f4xx_rcc.h
"

130 
	#SMCR_ETR_MASK
 ((
ut16_t
)0x00FF)

	)

131 
	#CCMR_OFFSET
 ((
ut16_t
)0x0018)

	)

132 
	#CCER_CCE_SET
 ((
ut16_t
)0x0001)

	)

133 
	#CCER_CCNE_SET
 ((
ut16_t
)0x0004)

	)

134 
	#CCMR_OC13M_MASK
 ((
ut16_t
)0xFF8F)

	)

135 
	#CCMR_OC24M_MASK
 ((
ut16_t
)0x8FFF)

	)

140 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

141 
ut16_t
 
TIM_ICFr
);

142 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

143 
ut16_t
 
TIM_ICFr
);

144 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

145 
ut16_t
 
TIM_ICFr
);

146 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

147 
ut16_t
 
TIM_ICFr
);

194 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

197 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

199 i(
TIMx
 =
TIM1
)

201 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

202 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

204 i(
TIMx
 =
TIM2
)

206 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

207 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

209 i(
TIMx
 =
TIM3
)

211 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

212 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

214 i(
TIMx
 =
TIM4
)

216 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

217 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

219 i(
TIMx
 =
TIM5
)

221 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

222 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

224 i(
TIMx
 =
TIM6
)

226 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

227 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

229 i(
TIMx
 =
TIM7
)

231 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

234 i(
TIMx
 =
TIM8
)

236 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

237 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

239 i(
TIMx
 =
TIM9
)

241 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

242 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
DISABLE
);

244 i(
TIMx
 =
TIM10
)

246 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

247 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
DISABLE
);

249 i(
TIMx
 =
TIM11
)

251 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

252 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
DISABLE
);

254 i(
TIMx
 =
TIM12
)

256 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

257 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
DISABLE
);

259 i(
TIMx
 =
TIM13
)

261 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

262 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
DISABLE
);

266 i(
TIMx
 =
TIM14
)

268 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

269 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

272 
	}
}

282 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

284 
ut16_t
 
tmp1
 = 0;

287 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

288 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

289 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

291 
tmp1
 = 
TIMx
->
CR1
;

293 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)||

294 (
TIMx
 =
TIM2
|| (TIMx =
TIM3
)||

295 (
TIMx
 =
TIM4
|| (TIMx =
TIM5
))

298 
tmp1
 &(
ut16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

299 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

302 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
))

305 
tmp1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

306 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

309 
TIMx
->
CR1
 = 
tmp1
;

312 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

315 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

317 i((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

320 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

325 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

326 
	}
}

334 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

337 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFFFFFF;

338 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

339 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

340 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

341 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

342 
	}
}

354 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

357 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

358 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

360 
TIMx
->
PSC
 = 
Psr
;

362 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

363 
	}
}

377 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

379 
ut16_t
 
tmp1
 = 0;

382 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

383 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

385 
tmp1
 = 
TIMx
->
CR1
;

388 
tmp1
 &(
ut16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

391 
tmp1
 |
TIM_CouMode
;

394 
TIMx
->
CR1
 = 
tmp1
;

395 
	}
}

403 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
)

406 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

409 
TIMx
->
CNT
 = 
Cou
;

410 
	}
}

418 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
)

421 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

424 
TIMx
->
ARR
 = 
Autܖd
;

425 
	}
}

432 
ut32_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

435 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

438  
TIMx
->
CNT
;

439 
	}
}

446 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

449 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

452  
TIMx
->
PSC
;

453 
	}
}

462 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

465 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

466 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

468 i(
NewS
 !
DISABLE
)

471 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

476 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_UDIS
;

478 
	}
}

491 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

494 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

495 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

497 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

500 
TIMx
->
CR1
 |
TIM_CR1_URS
;

505 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_URS
;

507 
	}
}

516 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

519 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

520 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

522 i(
NewS
 !
DISABLE
)

525 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

530 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_ARPE
;

532 
	}
}

543 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

546 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

547 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

550 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_OPM
;

553 
TIMx
->
CR1
 |
TIM_OPMode
;

554 
	}
}

566 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

569 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

570 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

573 
TIMx
->
CR1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

576 
TIMx
->
CR1
 |
TIM_CKD
;

577 
	}
}

586 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

589 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

590 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

592 i(
NewS
 !
DISABLE
)

595 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

600 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_CEN
;

602 
	}
}

665 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

667 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

670 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

671 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

672 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

673 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

676 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

679 
tmpcr
 = 
TIMx
->
CCER
;

681 
tmp2
 = 
TIMx
->
CR2
;

684 
tmpccmrx
 = 
TIMx
->
CCMR1
;

687 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

688 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC1S
;

690 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

693 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1P
;

695 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

698 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

700 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

702 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

703 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

704 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

705 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

708 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

710 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

712 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NE
;

715 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

717 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1
;

718 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1N
;

720 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

722 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

725 
TIMx
->
CR2
 = 
tmp2
;

728 
TIMx
->
CCMR1
 = 
tmpccmrx
;

731 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

734 
TIMx
->
CCER
 = 
tmpcr
;

735 
	}
}

746 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

748 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

751 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

752 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

753 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

754 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

757 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

760 
tmpcr
 = 
TIMx
->
CCER
;

762 
tmp2
 = 
TIMx
->
CR2
;

765 
tmpccmrx
 = 
TIMx
->
CCMR1
;

768 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

769 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC2S
;

772 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

775 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2P
;

777 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

780 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

782 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

784 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

785 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

786 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

787 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

790 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

792 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

794 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NE
;

797 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

799 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2
;

800 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2N
;

802 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

804 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

807 
TIMx
->
CR2
 = 
tmp2
;

810 
TIMx
->
CCMR1
 = 
tmpccmrx
;

813 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

816 
TIMx
->
CCER
 = 
tmpcr
;

817 
	}
}

827 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

829 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

832 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

833 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

834 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

835 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

838 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

841 
tmpcr
 = 
TIMx
->
CCER
;

843 
tmp2
 = 
TIMx
->
CR2
;

846 
tmpccmrx
 = 
TIMx
->
CCMR2
;

849 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

850 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC3S
;

852 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

855 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

857 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

860 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

862 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

864 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

865 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

866 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

867 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

870 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

872 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

874 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NE
;

877 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

879 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3
;

880 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3N
;

882 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

884 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

887 
TIMx
->
CR2
 = 
tmp2
;

890 
TIMx
->
CCMR2
 = 
tmpccmrx
;

893 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

896 
TIMx
->
CCER
 = 
tmpcr
;

897 
	}
}

907 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

909 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

912 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

913 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

914 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

915 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

918 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

921 
tmpcr
 = 
TIMx
->
CCER
;

923 
tmp2
 = 
TIMx
->
CR2
;

926 
tmpccmrx
 = 
TIMx
->
CCMR2
;

929 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

930 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC4S
;

933 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

936 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

938 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

941 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

943 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

945 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

947 
tmp2
 &=(
ut16_t
~
TIM_CR2_OIS4
;

949 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

952 
TIMx
->
CR2
 = 
tmp2
;

955 
TIMx
->
CCMR2
 = 
tmpccmrx
;

958 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

961 
TIMx
->
CCER
 = 
tmpcr
;

962 
	}
}

970 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

973 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

974 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

975 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

976 
TIM_OCInSu
->
TIM_Pul
 = 0x00000000;

977 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

978 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

979 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

980 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

981 
	}
}

1006 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

1008 
ut32_t
 
tmp
 = 0;

1009 
ut16_t
 
tmp1
 = 0;

1012 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1013 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1014 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1016 
tmp
 = (
ut32_t

TIMx
;

1017 
tmp
 +
CCMR_OFFSET
;

1019 
tmp1
 = 
CCER_CCE_SET
 << (
ut16_t
)
TIM_Chl
;

1022 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

1024 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

1026 
tmp
 +(
TIM_Chl
>>1);

1029 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC13M_MASK
;

1032 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

1036 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

1039 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC24M_MASK
;

1042 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

1044 
	}
}

1052 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
)

1055 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1058 
TIMx
->
CCR1
 = 
Com1
;

1059 
	}
}

1068 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
)

1071 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1074 
TIMx
->
CCR2
 = 
Com2
;

1075 
	}
}

1083 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
)

1086 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1089 
TIMx
->
CCR3
 = 
Com3
;

1090 
	}
}

1098 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
)

1101 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1104 
TIMx
->
CCR4
 = 
Com4
;

1105 
	}
}

1116 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1118 
ut16_t
 
tmpccmr1
 = 0;

1121 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1122 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1123 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1126 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

1129 
tmpccmr1
 |
TIM_FdAi
;

1132 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1133 
	}
}

1145 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1147 
ut16_t
 
tmpccmr1
 = 0;

1150 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1151 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1152 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1155 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

1158 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1161 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1162 
	}
}

1173 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1175 
ut16_t
 
tmpccmr2
 = 0;

1178 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1179 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1181 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1184 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

1187 
tmpccmr2
 |
TIM_FdAi
;

1190 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1191 
	}
}

1202 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1204 
ut16_t
 
tmpccmr2
 = 0;

1207 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1208 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1209 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1212 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

1215 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1218 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1219 
	}
}

1230 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1232 
ut16_t
 
tmpccmr1
 = 0;

1235 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1236 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1238 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1241 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC1PE
);

1244 
tmpccmr1
 |
TIM_OCPld
;

1247 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1248 
	}
}

1260 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1262 
ut16_t
 
tmpccmr1
 = 0;

1265 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1266 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1268 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1271 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2PE
);

1274 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1277 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1278 
	}
}

1289 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1291 
ut16_t
 
tmpccmr2
 = 0;

1294 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1295 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1297 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1300 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC3PE
);

1303 
tmpccmr2
 |
TIM_OCPld
;

1306 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1307 
	}
}

1318 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1320 
ut16_t
 
tmpccmr2
 = 0;

1323 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1324 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1326 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1329 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4PE
);

1332 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1335 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1336 
	}
}

1347 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1349 
ut16_t
 
tmpccmr1
 = 0;

1352 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1353 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1356 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1359 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1FE
;

1362 
tmpccmr1
 |
TIM_OCFa
;

1365 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1366 
	}
}

1378 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1380 
ut16_t
 
tmpccmr1
 = 0;

1383 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1384 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1387 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1390 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2FE
);

1393 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1396 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1397 
	}
}

1408 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1410 
ut16_t
 
tmpccmr2
 = 0;

1413 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1414 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1417 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1420 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3FE
;

1423 
tmpccmr2
 |
TIM_OCFa
;

1426 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1427 
	}
}

1438 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1440 
ut16_t
 
tmpccmr2
 = 0;

1443 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1444 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1447 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1450 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4FE
);

1453 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1456 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1457 
	}
}

1468 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1470 
ut16_t
 
tmpccmr1
 = 0;

1473 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1474 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1476 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1479 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1CE
;

1482 
tmpccmr1
 |
TIM_OCCˬ
;

1485 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1486 
	}
}

1498 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1500 
ut16_t
 
tmpccmr1
 = 0;

1503 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1504 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1506 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1509 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2CE
;

1512 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1515 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1516 
	}
}

1527 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1529 
ut16_t
 
tmpccmr2
 = 0;

1532 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1533 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1535 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1538 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3CE
;

1541 
tmpccmr2
 |
TIM_OCCˬ
;

1544 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1545 
	}
}

1556 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1558 
ut16_t
 
tmpccmr2
 = 0;

1561 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1562 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1564 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1567 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4CE
;

1570 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1573 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1574 
	}
}

1585 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1587 
ut16_t
 
tmpcr
 = 0;

1590 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1591 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1593 
tmpcr
 = 
TIMx
->
CCER
;

1596 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC1P
);

1597 
tmpcr
 |
TIM_OCPެy
;

1600 
TIMx
->
CCER
 = 
tmpcr
;

1601 
	}
}

1612 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1614 
ut16_t
 
tmpcr
 = 0;

1616 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1617 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1619 
tmpcr
 = 
TIMx
->
CCER
;

1622 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

1623 
tmpcr
 |
TIM_OCNPެy
;

1626 
TIMx
->
CCER
 = 
tmpcr
;

1627 
	}
}

1639 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1641 
ut16_t
 
tmpcr
 = 0;

1644 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1645 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1647 
tmpcr
 = 
TIMx
->
CCER
;

1650 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC2P
);

1651 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1654 
TIMx
->
CCER
 = 
tmpcr
;

1655 
	}
}

1666 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1668 
ut16_t
 
tmpcr
 = 0;

1671 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1672 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1674 
tmpcr
 = 
TIMx
->
CCER
;

1677 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

1678 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 4);

1681 
TIMx
->
CCER
 = 
tmpcr
;

1682 
	}
}

1693 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1695 
ut16_t
 
tmpcr
 = 0;

1698 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1699 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1701 
tmpcr
 = 
TIMx
->
CCER
;

1704 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

1705 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1708 
TIMx
->
CCER
 = 
tmpcr
;

1709 
	}
}

1720 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1722 
ut16_t
 
tmpcr
 = 0;

1725 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1726 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1728 
tmpcr
 = 
TIMx
->
CCER
;

1731 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

1732 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 8);

1735 
TIMx
->
CCER
 = 
tmpcr
;

1736 
	}
}

1747 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1749 
ut16_t
 
tmpcr
 = 0;

1752 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1753 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1755 
tmpcr
 = 
TIMx
->
CCER
;

1758 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

1759 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1762 
TIMx
->
CCER
 = 
tmpcr
;

1763 
	}
}

1778 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1780 
ut16_t
 
tmp
 = 0;

1783 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1784 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1785 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1787 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Chl
;

1790 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1793 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1794 
	}
}

1808 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

1810 
ut16_t
 
tmp
 = 0;

1813 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1814 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

1815 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1817 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Chl
;

1820 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

1823 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

1824 
	}
}

1890 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1893 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1894 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

1895 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

1896 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

1897 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

1899 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

1902 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1903 
TIM_ICInSu
->
TIM_ICSei
,

1904 
TIM_ICInSu
->
TIM_ICFr
);

1906 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1908 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

1911 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1912 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1913 
TIM_ICInSu
->
TIM_ICSei
,

1914 
TIM_ICInSu
->
TIM_ICFr
);

1916 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1918 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

1921 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1922 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1923 
TIM_ICInSu
->
TIM_ICSei
,

1924 
TIM_ICInSu
->
TIM_ICFr
);

1926 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1931 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1933 
TIM_ICInSu
->
TIM_ICSei
,

1934 
TIM_ICInSu
->
TIM_ICFr
);

1936 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1938 
	}
}

1946 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

1949 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

1950 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

1951 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

1952 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

1953 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

1954 
	}
}

1965 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1967 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

1968 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

1971 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1974 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

1976 
icposެy
 = 
TIM_ICPެy_Flg
;

1980 
icposެy
 = 
TIM_ICPެy_Risg
;

1983 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

1985 
icposei
 = 
TIM_ICSei_IndeTI
;

1989 
icposei
 = 
TIM_ICSei_DeTI
;

1991 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

1994 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

1995 
TIM_ICInSu
->
TIM_ICFr
);

1997 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1999 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2001 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2006 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2007 
TIM_ICInSu
->
TIM_ICFr
);

2009 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2011 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2013 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2015 
	}
}

2022 
ut32_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2025 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2028  
TIMx
->
CCR1
;

2029 
	}
}

2037 
ut32_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2040 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2043  
TIMx
->
CCR2
;

2044 
	}
}

2051 
ut32_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2054 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2057  
TIMx
->
CCR3
;

2058 
	}
}

2065 
ut32_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2068 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2071  
TIMx
->
CCR4
;

2072 
	}
}

2085 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2088 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2089 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2092 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC1PSC
;

2095 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2096 
	}
}

2110 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2113 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2114 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2117 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC2PSC
;

2120 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2121 
	}
}

2134 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2137 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2138 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2141 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC3PSC
;

2144 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2145 
	}
}

2158 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2161 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2162 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2165 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC4PSC
;

2168 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2169 
	}
}

2211 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

2214 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2215 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

2216 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

2217 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

2218 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

2219 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

2220 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

2224 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

2225 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

2226 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

2227 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

2228 
	}
}

2236 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

2239 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

2240 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

2241 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

2242 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

2243 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

2244 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

2245 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

2246 
	}
}

2255 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2258 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2259 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2261 i(
NewS
 !
DISABLE
)

2264 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2269 
TIMx
->
BDTR
 &(
ut16_t
)~
TIM_BDTR_MOE
;

2271 
	}
}

2280 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2283 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2284 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2286 i(
NewS
 !
DISABLE
)

2289 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2294 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCUS
;

2296 
	}
}

2305 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2308 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2309 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2310 i(
NewS
 !
DISABLE
)

2313 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2318 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCPC
;

2320 
	}
}

2362 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

2365 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2366 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2367 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2369 i(
NewS
 !
DISABLE
)

2372 
TIMx
->
DIER
 |
TIM_IT
;

2377 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

2379 
	}
}

2400 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

2403 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2404 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

2407 
TIMx
->
EGR
 = 
TIM_EvtSour
;

2408 
	}
}

2433 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2435 
ITStus
 
bus
 = 
RESET
;

2437 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2438 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2441 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2443 
bus
 = 
SET
;

2447 
bus
 = 
RESET
;

2449  
bus
;

2450 
	}
}

2475 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2478 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2481 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2482 
	}
}

2503 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2505 
ITStus
 
bus
 = 
RESET
;

2506 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2508 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2509 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2511 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2513 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2514 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2516 
bus
 = 
SET
;

2520 
bus
 = 
RESET
;

2522  
bus
;

2523 
	}
}

2544 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2547 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2550 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2551 
	}
}

2581 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

2584 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2585 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

2586 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

2589 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

2590 
	}
}

2608 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

2611 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2612 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

2613 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2615 i(
NewS
 !
DISABLE
)

2618 
TIMx
->
DIER
 |
TIM_DMASour
;

2623 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

2625 
	}
}

2634 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2637 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2638 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2640 i(
NewS
 !
DISABLE
)

2643 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2648 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCDS
;

2650 
	}
}

2673 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

2676 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2679 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2680 
	}
}

2694 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2697 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2698 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2701 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

2704 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2705 
	}
}

2724 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

2725 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

2728 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2729 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

2730 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

2733 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

2735 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2739 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2742 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

2744 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2745 
	}
}

2764 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2765 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2767 
ut16_t
 
tmpsm
 = 0;

2770 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2771 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2772 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2773 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2775 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2778 
tmpsm
 = 
TIMx
->
SMCR
;

2781 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2784 
tmpsm
 |
TIM_SveMode_Ex1
;

2787 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2788 
tmpsm
 |
TIM_TS_ETRF
;

2791 
TIMx
->
SMCR
 = 
tmpsm
;

2792 
	}
}

2811 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2812 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2815 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2816 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2817 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2818 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2821 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2824 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2825 
	}
}

2879 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2881 
ut16_t
 
tmpsm
 = 0;

2884 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2885 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2888 
tmpsm
 = 
TIMx
->
SMCR
;

2891 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2894 
tmpsm
 |
TIM_IutTriggSour
;

2897 
TIMx
->
SMCR
 = 
tmpsm
;

2898 
	}
}

2922 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2925 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2926 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2929 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_MMS
;

2931 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2932 
	}
}

2946 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2949 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2950 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2953 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2956 
TIMx
->
SMCR
 |
TIM_SveMode
;

2957 
	}
}

2969 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2972 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2973 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2976 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_MSM
;

2979 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2980 
	}
}

2999 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

3000 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

3002 
ut16_t
 
tmpsm
 = 0;

3005 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3006 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

3007 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

3008 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

3010 
tmpsm
 = 
TIMx
->
SMCR
;

3013 
tmpsm
 &
SMCR_ETR_MASK
;

3016 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

3019 
TIMx
->
SMCR
 = 
tmpsm
;

3020 
	}
}

3057 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

3058 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

3060 
ut16_t
 
tmpsm
 = 0;

3061 
ut16_t
 
tmpccmr1
 = 0;

3062 
ut16_t
 
tmpcr
 = 0;

3065 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3066 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

3067 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

3068 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

3071 
tmpsm
 = 
TIMx
->
SMCR
;

3074 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3077 
tmpcr
 = 
TIMx
->
CCER
;

3080 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

3081 
tmpsm
 |
TIM_EncodMode
;

3084 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_CC2S
);

3085 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3088 
tmpcr
 &((
ut16_t
)~
TIM_CCER_CC1P
& ((ut16_t)~
TIM_CCER_CC2P
);

3089 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

3092 
TIMx
->
SMCR
 = 
tmpsm
;

3095 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3098 
TIMx
->
CCER
 = 
tmpcr
;

3099 
	}
}

3109 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

3112 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3113 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3115 i(
NewS
 !
DISABLE
)

3118 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3123 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_TI1S
;

3125 
	}
}

3160 
	$TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
)

3163 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3164 
	`as_m
(
	`IS_TIM_REMAP
(
TIM_Rem
));

3167 
TIMx
->
OR
 = 
TIM_Rem
;

3168 
	}
}

3191 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3192 
ut16_t
 
TIM_ICFr
)

3194 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

3197 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

3198 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3199 
tmpcr
 = 
TIMx
->
CCER
;

3202 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_IC1F
);

3203 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3206 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3207 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

3210 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3211 
TIMx
->
CCER
 = 
tmpcr
;

3212 
	}
}

3232 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3233 
ut16_t
 
TIM_ICFr
)

3235 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3238 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

3239 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3240 
tmpcr
 = 
TIMx
->
CCER
;

3241 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

3244 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3245 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3246 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3249 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3250 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

3253 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3254 
TIMx
->
CCER
 = 
tmpcr
;

3255 
	}
}

3274 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3275 
ut16_t
 
TIM_ICFr
)

3277 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3280 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

3281 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3282 
tmpcr
 = 
TIMx
->
CCER
;

3283 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

3286 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR2_IC3F
);

3287 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3290 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3291 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

3294 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3295 
TIMx
->
CCER
 = 
tmpcr
;

3296 
	}
}

3315 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3316 
ut16_t
 
TIM_ICFr
)

3318 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3321 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

3322 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3323 
tmpcr
 = 
TIMx
->
CCER
;

3324 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

3327 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3328 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3329 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3332 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3333 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

3336 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3337 
TIMx
->
CCER
 = 
tmpcr
 ;

3338 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_usart.c

85 
	~"m32f4xx_u.h
"

86 
	~"m32f4xx_rcc.h
"

101 
	#CR1_CLEAR_MASK
 ((
ut16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

102 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

103 
USART_CR1_RE
))

	)

106 
	#CR2_CLOCK_CLEAR_MASK
 ((
ut16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

107 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

110 
	#CR3_CLEAR_MASK
 ((
ut16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

113 
	#IT_MASK
 ((
ut16_t
)0x001F)

	)

178 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

181 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

183 i(
USARTx
 =
USART1
)

185 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

186 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

188 i(
USARTx
 =
USART2
)

190 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

191 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

193 i(
USARTx
 =
USART3
)

195 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

196 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

198 i(
USARTx
 =
UART4
)

200 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

201 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

203 i(
USARTx
 =
UART5
)

205 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

206 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

210 i(
USARTx
 =
USART6
)

212 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
ENABLE
);

213 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
DISABLE
);

216 
	}
}

227 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

229 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

230 
ut32_t
 
gdivid
 = 0x00;

231 
ut32_t
 
aiڮdivid
 = 0x00;

232 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

235 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

236 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

237 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

238 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

239 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

240 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

241 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

244 i(
USART_InSu
->
USART_HdweFlowCڌ
 !
USART_HdweFlowCڌ_Ne
)

246 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

250 
tmeg
 = 
USARTx
->
CR2
;

253 
tmeg
 &(
ut32_t
)~((ut32_t)
USART_CR2_STOP
);

257 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

260 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

263 
tmeg
 = 
USARTx
->
CR1
;

266 
tmeg
 &(
ut32_t
)~((ut32_t)
CR1_CLEAR_MASK
);

272 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

273 
USART_InSu
->
USART_Mode
;

276 
USARTx
->
CR1
 = (
ut16_t
)
tmeg
;

279 
tmeg
 = 
USARTx
->
CR3
;

282 
tmeg
 &(
ut32_t
)~((ut32_t)
CR3_CLEAR_MASK
);

286 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

289 
USARTx
->
CR3
 = (
ut16_t
)
tmeg
;

293 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

295 i((
USARTx
 =
USART1
|| (USARTx =
USART6
))

297 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

301 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

305 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

308 
gdivid
 = ((25 * 
bock
/ (2 * (
USART_InSu
->
USART_BaudRe
)));

313 
gdivid
 = ((25 * 
bock
/ (4 * (
USART_InSu
->
USART_BaudRe
)));

315 
tmeg
 = (
gdivid
 / 100) << 4;

318 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

321 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

323 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

327 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

331 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

332 
	}
}

340 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

343 
USART_InSu
->
USART_BaudRe
 = 9600;

344 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

345 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

346 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

347 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

348 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

349 
	}
}

360 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

362 
ut32_t
 
tmeg
 = 0x00;

364 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

365 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

366 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

367 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

368 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

371 
tmeg
 = 
USARTx
->
CR2
;

373 
tmeg
 &(
ut32_t
)~((ut32_t)
CR2_CLOCK_CLEAR_MASK
);

379 
tmeg
 |(
ut32_t
)
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

380 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
;

382 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

383 
	}
}

391 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

394 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

395 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

396 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

397 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

398 
	}
}

408 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

411 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

412 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

414 i(
NewS
 !
DISABLE
)

417 
USARTx
->
CR1
 |
USART_CR1_UE
;

422 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_UE
);

424 
	}
}

434 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

437 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

440 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

442 
USARTx
->
GTPR
 |
USART_Psr
;

443 
	}
}

455 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

458 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

461 i(
NewS
 !
DISABLE
)

464 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

469 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_OVER8
);

471 
	}
}

481 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

484 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

485 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

487 i(
NewS
 !
DISABLE
)

490 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

495 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_ONEBIT
);

497 
	}
}

538 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

541 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

542 
	`as_m
(
	`IS_USART_DATA
(
Da
));

545 
USARTx
->
DR
 = (
Da
 & (
ut16_t
)0x01FF);

546 
	}
}

554 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

557 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

560  (
ut16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

561 
	}
}

605 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

608 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

609 
	`as_m
(
	`IS_USART_ADDRESS
(
USART_Addss
));

612 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_ADD
);

614 
USARTx
->
CR2
 |
USART_Addss
;

615 
	}
}

625 
	$USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

628 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

631 i(
NewS
 !
DISABLE
)

634 
USARTx
->
CR1
 |
USART_CR1_RWU
;

639 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_RWU
);

641 
	}
}

652 
	$USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
)

655 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

656 
	`as_m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

658 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_WAKE
);

659 
USARTx
->
CR1
 |
USART_WakeUp
;

660 
	}
}

721 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
)

724 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

725 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

727 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LBDL
);

728 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

729 
	}
}

739 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

742 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

743 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

745 i(
NewS
 !
DISABLE
)

748 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

753 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LINEN
);

755 
	}
}

763 
	$USART_SdBak
(
USART_TyDef
* 
USARTx
)

766 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

769 
USARTx
->
CR1
 |
USART_CR1_SBK
;

770 
	}
}

816 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

819 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

820 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

822 i(
NewS
 !
DISABLE
)

825 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

830 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_HDSEL
);

832 
	}
}

901 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

904 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

907 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

909 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

910 
	}
}

920 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

923 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

924 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

925 i(
NewS
 !
DISABLE
)

928 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

933 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_SCEN
);

935 
	}
}

945 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

948 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

949 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

950 i(
NewS
 !
DISABLE
)

953 
USARTx
->
CR3
 |
USART_CR3_NACK
;

958 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_NACK
);

960 
	}
}

1016 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
)

1019 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1020 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1022 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IRLP
);

1023 
USARTx
->
CR3
 |
USART_IrDAMode
;

1024 
	}
}

1034 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1037 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1038 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1040 i(
NewS
 !
DISABLE
)

1043 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1048 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IREN
);

1050 
	}
}

1080 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

1083 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1084 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1085 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1087 i(
NewS
 !
DISABLE
)

1091 
USARTx
->
CR3
 |
USART_DMAReq
;

1097 
USARTx
->
CR3
 &(
ut16_t
)~
USART_DMAReq
;

1099 
	}
}

1208 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
)

1210 
ut32_t
 
ug
 = 0x00, 
pos
 = 0x00, 
mask
 = 0x00;

1211 
ut32_t
 
uxba
 = 0x00;

1213 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1214 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1215 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1218 i(
USART_IT
 =
USART_IT_CTS
)

1220 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1223 
uxba
 = (
ut32_t
)
USARTx
;

1226 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1229 
pos
 = 
USART_IT
 & 
IT_MASK
;

1230 
mask
 = (((
ut32_t
)0x01<< 
pos
);

1232 i(
ug
 == 0x01)

1234 
uxba
 += 0x0C;

1236 i(
ug
 == 0x02)

1238 
uxba
 += 0x10;

1242 
uxba
 += 0x14;

1244 i(
NewS
 !
DISABLE
)

1246 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

1250 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

1252 
	}
}

1272 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1274 
FgStus
 
bus
 = 
RESET
;

1276 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1277 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1280 i(
USART_FLAG
 =
USART_FLAG_CTS
)

1282 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1285 i((
USARTx
->
SR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

1287 
bus
 = 
SET
;

1291 
bus
 = 
RESET
;

1293  
bus
;

1294 
	}
}

1321 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1324 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1325 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1328 i((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1330 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1333 
USARTx
->
SR
 = (
ut16_t
)~
USART_FLAG
;

1334 
	}
}

1355 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1357 
ut32_t
 
bpos
 = 0x00, 
mask
 = 0x00, 
ug
 = 0x00;

1358 
ITStus
 
bus
 = 
RESET
;

1360 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1361 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

1364 i(
USART_IT
 =
USART_IT_CTS
)

1366 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1370 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1372 
mask
 = 
USART_IT
 & 
IT_MASK
;

1373 
mask
 = (
ut32_t
)0x01 << itmask;

1375 i(
ug
 == 0x01)

1377 
mask
 &
USARTx
->
CR1
;

1379 i(
ug
 == 0x02)

1381 
mask
 &
USARTx
->
CR2
;

1385 
mask
 &
USARTx
->
CR3
;

1388 
bpos
 = 
USART_IT
 >> 0x08;

1389 
bpos
 = (
ut32_t
)0x01 << bitpos;

1390 
bpos
 &
USARTx
->
SR
;

1391 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

1393 
bus
 = 
SET
;

1397 
bus
 = 
RESET
;

1400  
bus
;

1401 
	}
}

1429 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1431 
ut16_t
 
bpos
 = 0x00, 
mask
 = 0x00;

1433 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1434 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1437 i(
USART_IT
 =
USART_IT_CTS
)

1439 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1442 
bpos
 = 
USART_IT
 >> 0x08;

1443 
mask
 = ((
ut16_t
)0x01 << (ut16_t)
bpos
);

1444 
USARTx
->
SR
 = (
ut16_t
)~
mask
;

1445 
	}
}

	@C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_wwdg.c

80 
	~"m32f4xx_wwdg.h
"

81 
	~"m32f4xx_rcc.h
"

96 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

98 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

99 
	#EWI_BNumb
 0x09

	)

100 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

104 
	#CFR_WDGTB_MASK
 ((
ut32_t
)0xFFFFFE7F)

	)

105 
	#CFR_W_MASK
 ((
ut32_t
)0xFFFFFF80)

	)

106 
	#BIT_MASK
 ((
ut8_t
)0x7F)

	)

134 
	$WWDG_DeIn
()

136 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

137 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

138 
	}
}

150 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

152 
ut32_t
 
tmeg
 = 0;

154 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

156 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

158 
tmeg
 |
WWDG_Psr
;

160 
WWDG
->
CFR
 = 
tmeg
;

161 
	}
}

169 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

171 
__IO
 
ut32_t
 
tmeg
 = 0;

174 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

177 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

180 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_MASK
;

183 
WWDG
->
CFR
 = 
tmeg
;

184 
	}
}

192 
	$WWDG_EbIT
()

194 *(
__IO
 
ut32_t
 *
CFR_EWI_BB
 = (ut32_t)
ENABLE
;

195 
	}
}

204 
	$WWDG_SCou
(
ut8_t
 
Cou
)

207 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

210 
WWDG
->
CR
 = 
Cou
 & 
BIT_MASK
;

211 
	}
}

235 
	$WWDG_Eb
(
ut8_t
 
Cou
)

238 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

239 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou
;

240 
	}
}

262 
FgStus
 
	$WWDG_GFgStus
()

264 
FgStus
 
bus
 = 
RESET
;

266 i((
WWDG
->
SR
!(
ut32_t
)
RESET
)

268 
bus
 = 
SET
;

272 
bus
 = 
RESET
;

274  
bus
;

275 
	}
}

282 
	$WWDG_CˬFg
()

284 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

285 
	}
}

	@C:\work\RadioDSP_CortexM4\cmsis\arm_common_tables.h

24 #ide
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"m_mh.h
"

29 
ut16_t
 
mBRevTab
[256];

30 
q15_t
 
mRecTabQ15
[64];

31 
q31_t
 
mRecTabQ31
[64];

32 cڡ 
q31_t
 
CfAQ31
[1024];

33 cڡ 
q31_t
 
CfBQ31
[1024];

	@C:\work\RadioDSP_CortexM4\cmsis\arm_math.h

251 #ide
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #i
defed
 (
ARM_MATH_CM4
)

257 
	~"ce_cm4.h
"

258 #i
defed
 (
ARM_MATH_CM3
)

259 
	~"ce_cm3.h
"

260 #i
defed
 (
ARM_MATH_CM0
)

261 
	~"ce_cm0.h
"

263 
	~"ARMCM4.h
"

267 #unde
__CMSIS_GENERIC


268 
	~"rg.h
"

269 
	~"mh.h
"

270 #ifdef 
__lulus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

314 } 
	tm_us
;

319 
t8_t
 
	tq7_t
;

324 
t16_t
 
	tq15_t
;

329 
t32_t
 
	tq31_t
;

334 
t64_t
 
	tq63_t
;

339 
	tt32_t
;

344 
	tt64_t
;

349 
	#__SIMD32
(
addr
(*(
t32_t
 **& (addr))

	)

351 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0
)

355 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
(((
t32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

356 (((
t32_t
)(
ARG2
<< 
ARG3
& (t32_t)0xFFFF0000)

	)

364 #ide
ARM_MATH_BIG_ENDIAN


366 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

367 (((
t32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

368 (((
t32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

369 (((
t32_t
)(
v3
<< 24& (t32_t)0xFF000000)

	)

372 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

373 (((
t32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

374 (((
t32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

375 (((
t32_t
)(
v0
<< 24& (t32_t)0xFF000000)

	)

383 
__INLINE
 
q31_t
 
_q63_to_q31
(

384 
q63_t
 
x
)

386  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

387 ((0x7FFFFFFF ^ ((
q31_t
(
x
 >> 63)))) : (q31_t) x;

393 
__INLINE
 
q15_t
 
_q63_to_q15
(

394 
q63_t
 
x
)

396  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

397 ((0x7FFF ^ ((
q15_t
(
x
 >> 63)))) : (q15_t) (x >> 15);

403 
__INLINE
 
q7_t
 
_q31_to_q7
(

404 
q31_t
 
x
)

406  ((
q31_t
(
x
 >> 24) != ((q31_t) x >> 23)) ?

407 ((0x7F ^ ((
q7_t
(
x
 >> 31)))) : (q7_t) x;

413 
__INLINE
 
q15_t
 
_q31_to_q15
(

414 
q31_t
 
x
)

416  ((
q31_t
(
x
 >> 16) != ((q31_t) x >> 15)) ?

417 ((0x7FFF ^ ((
q15_t
(
x
 >> 31)))) : (q15_t) x;

424 
__INLINE
 
q63_t
 
mu32x64
(

425 
q63_t
 
x
,

426 
q31_t
 
y
)

428  ((((
q63_t
(
x
 & 0x00000000FFFFFFFF* 
y
) >> 32) +

429 (((
q63_t
(
x
 >> 32* 
y
)));

433 #i
defed
 (
ARM_MATH_CM0
&& defed ( 
__CC_ARM
 )

434 
	#__CLZ
 
__z


	)

437 #i
defed
 (
ARM_MATH_CM0
&& ((defed (
__ICCARM__
)||(defed (
__GNUC__
)|| defed (
__TASKING__
) )

439 
__INLINE
 
ut32_t
 
__CLZ
(
q31_t
 
da
);

442 
__INLINE
 
ut32_t
 
__CLZ
(
q31_t
 
da
)

444 
ut32_t
 
cou
 = 0;

445 
ut32_t
 
mask
 = 0x80000000;

447 (
da
 & 
mask
) == 0)

449 
cou
 += 1u;

450 
mask
 = mask >> 1u;

453 (
cou
);

463 
__INLINE
 
ut32_t
 
m_c_q31
(

464 
q31_t
 

,

465 
q31_t
 * 
d
,

466 
q31_t
 * 
pRecTab
)

469 
ut32_t
 
out
, 
mpV
;

470 
ut32_t
 
dex
, 
i
;

471 
ut32_t
 
signBs
;

473 if(

 > 0)

475 
signBs
 = 
__CLZ
(

) - 1;

479 
signBs
 = 
__CLZ
(-

) - 1;

483 

 = i<< 
signBs
;

486 
dex
 = (
ut32_t
(

 >> 24u);

487 
dex
 = (dex & 
INDEX_MASK
);

490 
out
 = 
pRecTab
[
dex
];

494 
i
 = 0u; i < 2u; i++)

496 
mpV
 = (
q31_t
(((
q63_t


 * 
out
) >> 31u);

497 
mpV
 = 0x7FFFFFFF -empVal;

500 
out
 = (
q31_t

_q63_to_q31
(((
q63_t
ou* 
mpV
) >> 30u);

504 *
d
 = 
out
;

507  (
signBs
 + 1u);

514 
__INLINE
 
ut32_t
 
m_c_q15
(

515 
q15_t
 

,

516 
q15_t
 * 
d
,

517 
q15_t
 * 
pRecTab
)

520 
ut32_t
 
out
 = 0, 
mpV
 = 0;

521 
ut32_t
 
dex
 = 0, 
i
 = 0;

522 
ut32_t
 
signBs
 = 0;

524 if(

 > 0)

526 
signBs
 = 
__CLZ
(

) - 17;

530 
signBs
 = 
__CLZ
(-

) - 17;

534 

 = i<< 
signBs
;

537 
dex
 = 

 >> 8;

538 
dex
 = (dex & 
INDEX_MASK
);

541 
out
 = 
pRecTab
[
dex
];

545 
i
 = 0; i < 2; i++)

547 
mpV
 = (
q15_t
(((
q31_t


 * 
out
) >> 15);

548 
mpV
 = 0x7FFF -empVal;

550 
out
 = (
q15_t
(((
q31_t
ou* 
mpV
) >> 14);

554 *
d
 = 
out
;

557  (
signBs
 + 1);

565 #i
defed
(
ARM_MATH_CM0
)

567 
__INLINE
 
q31_t
 
__SSAT
(

568 
q31_t
 
x
,

569 
ut32_t
 
y
)

571 
t32_t
 
posMax
, 
gM
;

572 
ut32_t
 
i
;

574 
posMax
 = 1;

575 
i
 = 0; i < (
y
 - 1); i++)

577 
posMax
 =osMax * 2;

580 if(
x
 > 0)

582 
posMax
 = (posMax - 1);

584 if(
x
 > 
posMax
)

586 
x
 = 
posMax
;

591 
gM
 = -
posMax
;

593 if(
x
 < 
gM
)

595 
x
 = 
gM
;

598  (
x
);

610 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0
)

615 
__INLINE
 
q31_t
 
__QADD8
(

616 
q31_t
 
x
,

617 
q31_t
 
y
)

620 
q31_t
 
sum
;

621 
q7_t
 
r
, 
s
, 
t
, 
u
;

623 
r
 = (
x
;

624 
s
 = (
y
;

626 
r
 = 
__SSAT
((
q31_t
 + 
s
), 8);

627 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24+ ((
y
 << 16) >> 24))), 8);

628 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24+ ((
y
 << 8) >> 24))), 8);

629 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24+ (
y
 >> 24))), 8);

631 
sum
 = (((
q31_t

u
 << 24& 0xFF000000| (((q31_t
t
 << 16) & 0x00FF0000) |

632 (((
q31_t

s
 << 8& 0x0000FF00| (
r
 & 0x000000FF);

634  
sum
;

641 
__INLINE
 
q31_t
 
__QSUB8
(

642 
q31_t
 
x
,

643 
q31_t
 
y
)

646 
q31_t
 
sum
;

647 
q31_t
 
r
, 
s
, 
t
, 
u
;

649 
r
 = (
x
;

650 
s
 = (
y
;

652 
r
 = 
__SSAT
( - 
s
), 8);

653 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24- ((
y
 << 16) >> 24))), 8) << 8;

654 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24- ((
y
 << 8) >> 24))), 8) << 16;

655 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24- (
y
 >> 24))), 8) << 24;

657 
sum
 =

658 (
u
 & 0xFF000000| (
t
 & 0x00FF0000| (
s
 & 0x0000FF00| (
r
 & 0x000000FF);

660  
sum
;

670 
__INLINE
 
q31_t
 
__QADD16
(

671 
q31_t
 
x
,

672 
q31_t
 
y
)

675 
q31_t
 
sum
;

676 
q31_t
 
r
, 
s
;

678 
r
 = (
x
;

679 
s
 = (
y
;

681 
r
 = 
__SSAT
 + 
s
, 16);

682 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16+ (
y
 >> 16))), 16) << 16;

684 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

686  
sum
;

693 
__INLINE
 
q31_t
 
__SHADD16
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q31_t
 
r
, 
s
;

701 
r
 = (
x
;

702 
s
 = (
y
;

704 
r
 = ( >> 1+ (
s
 >> 1));

705 
s
 = ((
q31_t
((
x
 >> 17+ (
y
 >> 17))) << 16;

707 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

709  
sum
;

716 
__INLINE
 
q31_t
 
__QSUB16
(

717 
q31_t
 
x
,

718 
q31_t
 
y
)

721 
q31_t
 
sum
;

722 
q31_t
 
r
, 
s
;

724 
r
 = (
x
;

725 
s
 = (
y
;

727 
r
 = 
__SSAT
 - 
s
, 16);

728 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16- (
y
 >> 16))), 16) << 16;

730 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

732  
sum
;

738 
__INLINE
 
q31_t
 
__SHSUB16
(

739 
q31_t
 
x
,

740 
q31_t
 
y
)

743 
q31_t
 
diff
;

744 
q31_t
 
r
, 
s
;

746 
r
 = (
x
;

747 
s
 = (
y
;

749 
r
 = ( >> 1- (
s
 >> 1));

750 
s
 = (((
x
 >> 17- (
y
 >> 17)) << 16);

752 
diff
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

754  
diff
;

760 
__INLINE
 
q31_t
 
__QASX
(

761 
q31_t
 
x
,

762 
q31_t
 
y
)

765 
q31_t
 
sum
 = 0;

767 
sum
 = ((sum + 
_q31_to_q15
((
q31_t
(((
x
 >> 16+ (
y
))) << 16) +

768 
_q31_to_q15
((
q31_t
((
x
 - ((
y
 >> 16)));

770  
sum
;

776 
__INLINE
 
q31_t
 
__SHASX
(

777 
q31_t
 
x
,

778 
q31_t
 
y
)

781 
q31_t
 
sum
;

782 
q31_t
 
r
, 
s
;

784 
r
 = (
x
;

785 
s
 = (
y
;

787 
r
 = ( >> 1- (
y
 >> 17));

788 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

790 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

792  
sum
;

799 
__INLINE
 
q31_t
 
__QSAX
(

800 
q31_t
 
x
,

801 
q31_t
 
y
)

804 
q31_t
 
sum
 = 0;

806 
sum
 = ((sum + 
_q31_to_q15
((
q31_t
(((
x
 >> 16- (
y
))) << 16) +

807 
_q31_to_q15
((
q31_t
((
x
 + ((
y
 >> 16)));

809  
sum
;

815 
__INLINE
 
q31_t
 
__SHSAX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
;

821 
q31_t
 
r
, 
s
;

823 
r
 = (
x
;

824 
s
 = (
y
;

826 
r
 = ( >> 1+ (
y
 >> 17));

827 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

829 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

831  
sum
;

837 
__INLINE
 
q31_t
 
__SMUSDX
(

838 
q31_t
 
x
,

839 
q31_t
 
y
)

842  ((
q31_t
)(((
x
 * ((
y
 >> 16)) -

843 (((
x
 >> 16* (
y
)));

849 
__INLINE
 
q31_t
 
__SMUADX
(

850 
q31_t
 
x
,

851 
q31_t
 
y
)

854  ((
q31_t
)(((
x
 * ((
y
 >> 16)) +

855 (((
x
 >> 16* (
y
)));

861 
__INLINE
 
q31_t
 
__QADD
(

862 
q31_t
 
x
,

863 
q31_t
 
y
)

865  
_q63_to_q31
((
q63_t

x
 + 
y
);

871 
__INLINE
 
q31_t
 
__QSUB
(

872 
q31_t
 
x
,

873 
q31_t
 
y
)

875  
_q63_to_q31
((
q63_t

x
 - 
y
);

881 
__INLINE
 
q31_t
 
__SMLAD
(

882 
q31_t
 
x
,

883 
q31_t
 
y
,

884 
q31_t
 
sum
)

887  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

888 ((
x
 * (
y
));

894 
__INLINE
 
q31_t
 
__SMLADX
(

895 
q31_t
 
x
,

896 
q31_t
 
y
,

897 
q31_t
 
sum
)

900  (
sum
 + (((
x
 >> 16* ((
y
)) +

901 ((
x
 * ((
y
 >> 16)));

907 
__INLINE
 
q31_t
 
__SMLSDX
(

908 
q31_t
 
x
,

909 
q31_t
 
y
,

910 
q31_t
 
sum
)

913  (
sum
 - (((
x
 >> 16* ((
y
)) +

914 ((
x
 * ((
y
 >> 16)));

920 
__INLINE
 
q63_t
 
__SMLALD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
,

923 
q63_t
 
sum
)

926  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

927 ((
x
 * (
y
));

933 
__INLINE
 
q63_t
 
__SMLALDX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
,

936 
q63_t
 
sum
)

939  (
sum
 + (((
x
 >> 16* (
y
)) +

940 ((
x
 * ((
y
 >> 16));

946 
__INLINE
 
q31_t
 
__SMUAD
(

947 
q31_t
 
x
,

948 
q31_t
 
y
)

951  (((
x
 >> 16* (
y
 >> 16)) +

952 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

958 
__INLINE
 
q31_t
 
__SMUSD
(

959 
q31_t
 
x
,

960 
q31_t
 
y
)

963  (-((
x
 >> 16* (
y
 >> 16)) +

964 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

978 
ut16_t
 
numTs
;

979 
q7_t
 *
pS
;

980 
q7_t
 *
pCffs
;

981 } 
	tm_f__q7
;

988 
ut16_t
 
numTs
;

989 
q15_t
 *
pS
;

990 
q15_t
 *
pCffs
;

991 } 
	tm_f__q15
;

998 
ut16_t
 
numTs
;

999 
q31_t
 *
pS
;

1000 
q31_t
 *
pCffs
;

1001 } 
	tm_f__q31
;

1008 
ut16_t
 
numTs
;

1009 
t32_t
 *
pS
;

1010 
t32_t
 *
pCffs
;

1011 } 
	tm_f__f32
;

1022 
m_f_q7
(

1023 cڡ 
m_f__q7
 * 
S
,

1024 
q7_t
 * 
pSrc
,

1025 
q7_t
 * 
pD
,

1026 
ut32_t
 
blockSize
);

1038 
m_f__q7
(

1039 
m_f__q7
 * 
S
,

1040 
ut16_t
 
numTs
,

1041 
q7_t
 * 
pCffs
,

1042 
q7_t
 * 
pS
,

1043 
ut32_t
 
blockSize
);

1054 
m_f_q15
(

1055 cڡ 
m_f__q15
 * 
S
,

1056 
q15_t
 * 
pSrc
,

1057 
q15_t
 * 
pD
,

1058 
ut32_t
 
blockSize
);

1068 
m_f__q15
(

1069 cڡ 
m_f__q15
 * 
S
,

1070 
q15_t
 * 
pSrc
,

1071 
q15_t
 * 
pD
,

1072 
ut32_t
 
blockSize
);

1085 
m_us
 
m_f__q15
(

1086 
m_f__q15
 * 
S
,

1087 
ut16_t
 
numTs
,

1088 
q15_t
 * 
pCffs
,

1089 
q15_t
 * 
pS
,

1090 
ut32_t
 
blockSize
);

1100 
m_f_q31
(

1101 cڡ 
m_f__q31
 * 
S
,

1102 
q31_t
 * 
pSrc
,

1103 
q31_t
 * 
pD
,

1104 
ut32_t
 
blockSize
);

1114 
m_f__q31
(

1115 cڡ 
m_f__q31
 * 
S
,

1116 
q31_t
 * 
pSrc
,

1117 
q31_t
 * 
pD
,

1118 
ut32_t
 
blockSize
);

1129 
m_f__q31
(

1130 
m_f__q31
 * 
S
,

1131 
ut16_t
 
numTs
,

1132 
q31_t
 * 
pCffs
,

1133 
q31_t
 * 
pS
,

1134 
ut32_t
 
blockSize
);

1144 
m_f_f32
(

1145 cڡ 
m_f__f32
 * 
S
,

1146 
t32_t
 * 
pSrc
,

1147 
t32_t
 * 
pD
,

1148 
ut32_t
 
blockSize
);

1159 
m_f__f32
(

1160 
m_f__f32
 * 
S
,

1161 
ut16_t
 
numTs
,

1162 
t32_t
 * 
pCffs
,

1163 
t32_t
 * 
pS
,

1164 
ut32_t
 
blockSize
);

1172 
t8_t
 
numSges
;

1173 
q15_t
 *
pS
;

1174 
q15_t
 *
pCffs
;

1175 
t8_t
 
poShi
;

1177 } 
	tm_biquad_sd_df1__q15
;

1185 
ut32_t
 
numSges
;

1186 
q31_t
 *
pS
;

1187 
q31_t
 *
pCffs
;

1188 
ut8_t
 
poShi
;

1190 } 
	tm_biquad_sd_df1__q31
;

1197 
ut32_t
 
numSges
;

1198 
t32_t
 *
pS
;

1199 
t32_t
 *
pCffs
;

1202 } 
	tm_biquad_sd_df1__f32
;

1215 
m_biquad_sde_df1_q15
(

1216 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1217 
q15_t
 * 
pSrc
,

1218 
q15_t
 * 
pD
,

1219 
ut32_t
 
blockSize
);

1231 
m_biquad_sde_df1__q15
(

1232 
m_biquad_sd_df1__q15
 * 
S
,

1233 
ut8_t
 
numSges
,

1234 
q15_t
 * 
pCffs
,

1235 
q15_t
 * 
pS
,

1236 
t8_t
 
poShi
);

1248 
m_biquad_sde_df1__q15
(

1249 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1250 
q15_t
 * 
pSrc
,

1251 
q15_t
 * 
pD
,

1252 
ut32_t
 
blockSize
);

1264 
m_biquad_sde_df1_q31
(

1265 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1266 
q31_t
 * 
pSrc
,

1267 
q31_t
 * 
pD
,

1268 
ut32_t
 
blockSize
);

1279 
m_biquad_sde_df1__q31
(

1280 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1281 
q31_t
 * 
pSrc
,

1282 
q31_t
 * 
pD
,

1283 
ut32_t
 
blockSize
);

1295 
m_biquad_sde_df1__q31
(

1296 
m_biquad_sd_df1__q31
 * 
S
,

1297 
ut8_t
 
numSges
,

1298 
q31_t
 * 
pCffs
,

1299 
q31_t
 * 
pS
,

1300 
t8_t
 
poShi
);

1311 
m_biquad_sde_df1_f32
(

1312 cڡ 
m_biquad_sd_df1__f32
 * 
S
,

1313 
t32_t
 * 
pSrc
,

1314 
t32_t
 * 
pD
,

1315 
ut32_t
 
blockSize
);

1326 
m_biquad_sde_df1__f32
(

1327 
m_biquad_sd_df1__f32
 * 
S
,

1328 
ut8_t
 
numSges
,

1329 
t32_t
 * 
pCffs
,

1330 
t32_t
 * 
pS
);

1339 
ut16_t
 
numRows
;

1340 
ut16_t
 
numCs
;

1341 
t32_t
 *
pDa
;

1342 } 
	tm_mrix__f32
;

1350 
ut16_t
 
numRows
;

1351 
ut16_t
 
numCs
;

1352 
q15_t
 *
pDa
;

1354 } 
	tm_mrix__q15
;

1362 
ut16_t
 
numRows
;

1363 
ut16_t
 
numCs
;

1364 
q31_t
 *
pDa
;

1366 } 
	tm_mrix__q31
;

1379 
m_us
 
m_m_add_f32
(

1380 cڡ 
m_mrix__f32
 * 
pSrcA
,

1381 cڡ 
m_mrix__f32
 * 
pSrcB
,

1382 
m_mrix__f32
 * 
pD
);

1393 
m_us
 
m_m_add_q15
(

1394 cڡ 
m_mrix__q15
 * 
pSrcA
,

1395 cڡ 
m_mrix__q15
 * 
pSrcB
,

1396 
m_mrix__q15
 * 
pD
);

1407 
m_us
 
m_m_add_q31
(

1408 cڡ 
m_mrix__q31
 * 
pSrcA
,

1409 cڡ 
m_mrix__q31
 * 
pSrcB
,

1410 
m_mrix__q31
 * 
pD
);

1421 
m_us
 
m_m_s_f32
(

1422 cڡ 
m_mrix__f32
 * 
pSrc
,

1423 
m_mrix__f32
 * 
pD
);

1434 
m_us
 
m_m_s_q15
(

1435 cڡ 
m_mrix__q15
 * 
pSrc
,

1436 
m_mrix__q15
 * 
pD
);

1446 
m_us
 
m_m_s_q31
(

1447 cڡ 
m_mrix__q31
 * 
pSrc
,

1448 
m_mrix__q31
 * 
pD
);

1460 
m_us
 
m_m_mu_f32
(

1461 cڡ 
m_mrix__f32
 * 
pSrcA
,

1462 cڡ 
m_mrix__f32
 * 
pSrcB
,

1463 
m_mrix__f32
 * 
pD
);

1474 
m_us
 
m_m_mu_q15
(

1475 cڡ 
m_mrix__q15
 * 
pSrcA
,

1476 cڡ 
m_mrix__q15
 * 
pSrcB
,

1477 
m_mrix__q15
 * 
pD
,

1478 
q15_t
 * 
pS
);

1490 
m_us
 
m_m_mu__q15
(

1491 cڡ 
m_mrix__q15
 * 
pSrcA
,

1492 cڡ 
m_mrix__q15
 * 
pSrcB
,

1493 
m_mrix__q15
 * 
pD
,

1494 
q15_t
 * 
pS
);

1505 
m_us
 
m_m_mu_q31
(

1506 cڡ 
m_mrix__q31
 * 
pSrcA
,

1507 cڡ 
m_mrix__q31
 * 
pSrcB
,

1508 
m_mrix__q31
 * 
pD
);

1519 
m_us
 
m_m_mu__q31
(

1520 cڡ 
m_mrix__q31
 * 
pSrcA
,

1521 cڡ 
m_mrix__q31
 * 
pSrcB
,

1522 
m_mrix__q31
 * 
pD
);

1534 
m_us
 
m_m_sub_f32
(

1535 cڡ 
m_mrix__f32
 * 
pSrcA
,

1536 cڡ 
m_mrix__f32
 * 
pSrcB
,

1537 
m_mrix__f32
 * 
pD
);

1548 
m_us
 
m_m_sub_q15
(

1549 cڡ 
m_mrix__q15
 * 
pSrcA
,

1550 cڡ 
m_mrix__q15
 * 
pSrcB
,

1551 
m_mrix__q15
 * 
pD
);

1562 
m_us
 
m_m_sub_q31
(

1563 cڡ 
m_mrix__q31
 * 
pSrcA
,

1564 cڡ 
m_mrix__q31
 * 
pSrcB
,

1565 
m_mrix__q31
 * 
pD
);

1576 
m_us
 
m_m_s_f32
(

1577 cڡ 
m_mrix__f32
 * 
pSrc
,

1578 
t32_t
 
s
,

1579 
m_mrix__f32
 * 
pD
);

1591 
m_us
 
m_m_s_q15
(

1592 cڡ 
m_mrix__q15
 * 
pSrc
,

1593 
q15_t
 
sF
,

1594 
t32_t
 
shi
,

1595 
m_mrix__q15
 * 
pD
);

1607 
m_us
 
m_m_s_q31
(

1608 cڡ 
m_mrix__q31
 * 
pSrc
,

1609 
q31_t
 
sF
,

1610 
t32_t
 
shi
,

1611 
m_mrix__q31
 * 
pD
);

1623 
m_m__q31
(

1624 
m_mrix__q31
 * 
S
,

1625 
ut16_t
 
nRows
,

1626 
ut16_t
 
nCumns
,

1627 
q31_t
 *
pDa
);

1638 
m_m__q15
(

1639 
m_mrix__q15
 * 
S
,

1640 
ut16_t
 
nRows
,

1641 
ut16_t
 
nCumns
,

1642 
q15_t
 *
pDa
);

1653 
m_m__f32
(

1654 
m_mrix__f32
 * 
S
,

1655 
ut16_t
 
nRows
,

1656 
ut16_t
 
nCumns
,

1657 
t32_t
 *
pDa
);

1666 
q15_t
 
A0
;

1667 #ifde
ARM_MATH_CM0


1668 
q15_t
 
A1
;

1669 
q15_t
 
A2
;

1671 
q31_t
 
A1
;

1673 
q15_t
 
e
[3];

1674 
q15_t
 
Kp
;

1675 
q15_t
 
Ki
;

1676 
q15_t
 
Kd
;

1677 } 
	tm_pid__q15
;

1684 
q31_t
 
A0
;

1685 
q31_t
 
A1
;

1686 
q31_t
 
A2
;

1687 
q31_t
 
e
[3];

1688 
q31_t
 
Kp
;

1689 
q31_t
 
Ki
;

1690 
q31_t
 
Kd
;

1692 } 
	tm_pid__q31
;

1699 
t32_t
 
A0
;

1700 
t32_t
 
A1
;

1701 
t32_t
 
A2
;

1702 
t32_t
 
e
[3];

1703 
t32_t
 
Kp
;

1704 
t32_t
 
Ki
;

1705 
t32_t
 
Kd
;

1706 } 
	tm_pid__f32
;

1716 
m_pid__f32
(

1717 
m_pid__f32
 * 
S
,

1718 
t32_t
 
tSFg
);

1725 
m_pid_t_f32
(

1726 
m_pid__f32
 * 
S
);

1735 
m_pid__q31
(

1736 
m_pid__q31
 * 
S
,

1737 
t32_t
 
tSFg
);

1746 
m_pid_t_q31
(

1747 
m_pid__q31
 * 
S
);

1755 
m_pid__q15
(

1756 
m_pid__q15
 * 
S
,

1757 
t32_t
 
tSFg
);

1764 
m_pid_t_q15
(

1765 
m_pid__q15
 * 
S
);

1773 
ut32_t
 
nVues
;

1774 
t32_t
 
x1
;

1775 
t32_t
 
xScg
;

1776 
t32_t
 *
pYDa
;

1777 } 
	tm_lr___f32
;

1785 
ut16_t
 
numRows
;

1786 
ut16_t
 
numCs
;

1787 
t32_t
 *
pDa
;

1788 } 
	tm_br___f32
;

1796 
ut16_t
 
numRows
;

1797 
ut16_t
 
numCs
;

1798 
q31_t
 *
pDa
;

1799 } 
	tm_br___q31
;

1807 
ut16_t
 
numRows
;

1808 
ut16_t
 
numCs
;

1809 
q15_t
 *
pDa
;

1810 } 
	tm_br___q15
;

1818 
ut16_t
 
numRows
;

1819 
ut16_t
 
numCs
;

1820 
q7_t
 *
pDa
;

1821 } 
	tm_br___q7
;

1833 
m_mu_q7
(

1834 
q7_t
 * 
pSrcA
,

1835 
q7_t
 * 
pSrcB
,

1836 
q7_t
 * 
pD
,

1837 
ut32_t
 
blockSize
);

1848 
m_mu_q15
(

1849 
q15_t
 * 
pSrcA
,

1850 
q15_t
 * 
pSrcB
,

1851 
q15_t
 * 
pD
,

1852 
ut32_t
 
blockSize
);

1863 
m_mu_q31
(

1864 
q31_t
 * 
pSrcA
,

1865 
q31_t
 * 
pSrcB
,

1866 
q31_t
 * 
pD
,

1867 
ut32_t
 
blockSize
);

1878 
m_mu_f32
(

1879 
t32_t
 * 
pSrcA
,

1880 
t32_t
 * 
pSrcB
,

1881 
t32_t
 * 
pD
,

1882 
ut32_t
 
blockSize
);

1891 
ut16_t
 
fL
;

1892 
ut8_t
 
ifFg
;

1893 
ut8_t
 
bRevFg
;

1894 
q15_t
 *
pTwidd
;

1895 
ut16_t
 *
pBRevTab
;

1896 
ut16_t
 
twidCfModifr
;

1897 
ut16_t
 
bRevFa
;

1898 } 
	tm_cf_dix4__q15
;

1906 
ut16_t
 
fL
;

1907 
ut8_t
 
ifFg
;

1908 
ut8_t
 
bRevFg
;

1909 
q31_t
 *
pTwidd
;

1910 
ut16_t
 *
pBRevTab
;

1911 
ut16_t
 
twidCfModifr
;

1912 
ut16_t
 
bRevFa
;

1913 } 
	tm_cf_dix4__q31
;

1921 
ut16_t
 
fL
;

1922 
ut8_t
 
ifFg
;

1923 
ut8_t
 
bRevFg
;

1924 
t32_t
 *
pTwidd
;

1925 
ut16_t
 *
pBRevTab
;

1926 
ut16_t
 
twidCfModifr
;

1927 
ut16_t
 
bRevFa
;

1928 
t32_t
 
ebyfL
;

1929 } 
	tm_cf_dix4__f32
;

1938 
m_cf_dix4_q15
(

1939 cڡ 
m_cf_dix4__q15
 * 
S
,

1940 
q15_t
 * 
pSrc
);

1951 
m_us
 
m_cf_dix4__q15
(

1952 
m_cf_dix4__q15
 * 
S
,

1953 
ut16_t
 
fL
,

1954 
ut8_t
 
ifFg
,

1955 
ut8_t
 
bRevFg
);

1964 
m_cf_dix4_q31
(

1965 cڡ 
m_cf_dix4__q31
 * 
S
,

1966 
q31_t
 * 
pSrc
);

1977 
m_us
 
m_cf_dix4__q31
(

1978 
m_cf_dix4__q31
 * 
S
,

1979 
ut16_t
 
fL
,

1980 
ut8_t
 
ifFg
,

1981 
ut8_t
 
bRevFg
);

1990 
m_cf_dix4_f32
(

1991 cڡ 
m_cf_dix4__f32
 * 
S
,

1992 
t32_t
 * 
pSrc
);

2003 
m_us
 
m_cf_dix4__f32
(

2004 
m_cf_dix4__f32
 * 
S
,

2005 
ut16_t
 
fL
,

2006 
ut8_t
 
ifFg
,

2007 
ut8_t
 
bRevFg
);

2024 
m_dix4_buy_f32
(

2025 
t32_t
 * 
pSrc
,

2026 
ut16_t
 
fL
,

2027 
t32_t
 * 
pCf
,

2028 
ut16_t
 
twidCfModifr
);

2040 
m_dix4_buy_v_f32
(

2041 
t32_t
 * 
pSrc
,

2042 
ut16_t
 
fL
,

2043 
t32_t
 * 
pCf
,

2044 
ut16_t
 
twidCfModifr
,

2045 
t32_t
 
ebyfL
);

2056 
m_bvl_f32
(

2057 
t32_t
 *
pSrc
,

2058 
ut16_t
 
fSize
,

2059 
ut16_t
 
bRevFa
,

2060 
ut16_t
 *
pBRevTab
);

2071 
m_dix4_buy_q31
(

2072 
q31_t
 *
pSrc
,

2073 
ut32_t
 
fL
,

2074 
q31_t
 *
pCf
,

2075 
ut32_t
 
twidCfModifr
);

2086 
m_dix4_buy_v_q31
(

2087 
q31_t
 * 
pSrc
,

2088 
ut32_t
 
fL
,

2089 
q31_t
 * 
pCf
,

2090 
ut32_t
 
twidCfModifr
);

2101 
m_bvl_q31
(

2102 
q31_t
 * 
pSrc
,

2103 
ut32_t
 
fL
,

2104 
ut16_t
 
bRevFa
,

2105 
ut16_t
 *
pBRevTab
);

2116 
m_dix4_buy_q15
(

2117 
q15_t
 *
pSrc16
,

2118 
ut32_t
 
fL
,

2119 
q15_t
 *
pCf16
,

2120 
ut32_t
 
twidCfModifr
);

2131 
m_dix4_buy_v_q15
(

2132 
q15_t
 *
pSrc16
,

2133 
ut32_t
 
fL
,

2134 
q15_t
 *
pCf16
,

2135 
ut32_t
 
twidCfModifr
);

2146 
m_bvl_q15
(

2147 
q15_t
 * 
pSrc
,

2148 
ut32_t
 
fL
,

2149 
ut16_t
 
bRevFa
,

2150 
ut16_t
 *
pBRevTab
);

2158 
ut32_t
 
fLRl
;

2159 
ut32_t
 
fLBy2
;

2160 
ut8_t
 
ifFgR
;

2161 
ut8_t
 
bRevFgR
;

2162 
ut32_t
 
twidCfRModifr
;

2163 
q15_t
 *
pTwiddARl
;

2164 
q15_t
 *
pTwiddBRl
;

2165 
m_cf_dix4__q15
 *
pCf
;

2166 } 
	tm_rf__q15
;

2174 
ut32_t
 
fLRl
;

2175 
ut32_t
 
fLBy2
;

2176 
ut8_t
 
ifFgR
;

2177 
ut8_t
 
bRevFgR
;

2178 
ut32_t
 
twidCfRModifr
;

2179 
q31_t
 *
pTwiddARl
;

2180 
q31_t
 *
pTwiddBRl
;

2181 
m_cf_dix4__q31
 *
pCf
;

2182 } 
	tm_rf__q31
;

2190 
ut32_t
 
fLRl
;

2191 
ut16_t
 
fLBy2
;

2192 
ut8_t
 
ifFgR
;

2193 
ut8_t
 
bRevFgR
;

2194 
ut32_t
 
twidCfRModifr
;

2195 
t32_t
 *
pTwiddARl
;

2196 
t32_t
 *
pTwiddBRl
;

2197 
m_cf_dix4__f32
 *
pCf
;

2198 } 
	tm_rf__f32
;

2208 
m_rf_q15
(

2209 cڡ 
m_rf__q15
 * 
S
,

2210 
q15_t
 * 
pSrc
,

2211 
q15_t
 * 
pD
);

2223 
m_us
 
m_rf__q15
(

2224 
m_rf__q15
 * 
S
,

2225 
m_cf_dix4__q15
 * 
S_CFFT
,

2226 
ut32_t
 
fLRl
,

2227 
ut32_t
 
ifFgR
,

2228 
ut32_t
 
bRevFg
);

2238 
m_rf_q31
(

2239 cڡ 
m_rf__q31
 * 
S
,

2240 
q31_t
 * 
pSrc
,

2241 
q31_t
 * 
pD
);

2253 
m_us
 
m_rf__q31
(

2254 
m_rf__q31
 * 
S
,

2255 
m_cf_dix4__q31
 * 
S_CFFT
,

2256 
ut32_t
 
fLRl
,

2257 
ut32_t
 
ifFgR
,

2258 
ut32_t
 
bRevFg
);

2270 
m_us
 
m_rf__f32
(

2271 
m_rf__f32
 * 
S
,

2272 
m_cf_dix4__f32
 * 
S_CFFT
,

2273 
ut32_t
 
fLRl
,

2274 
ut32_t
 
ifFgR
,

2275 
ut32_t
 
bRevFg
);

2285 
m_rf_f32
(

2286 cڡ 
m_rf__f32
 * 
S
,

2287 
t32_t
 * 
pSrc
,

2288 
t32_t
 * 
pD
);

2296 
ut16_t
 
N
;

2297 
ut16_t
 
Nby2
;

2298 
t32_t
 
nmize
;

2299 
t32_t
 *
pTwidd
;

2300 
t32_t
 *
pCosFa
;

2301 
m_rf__f32
 *
pRf
;

2302 
m_cf_dix4__f32
 *
pCf
;

2303 } 
	tm_d4__f32
;

2316 
m_us
 
m_d4__f32
(

2317 
m_d4__f32
 * 
S
,

2318 
m_rf__f32
 * 
S_RFFT
,

2319 
m_cf_dix4__f32
 * 
S_CFFT
,

2320 
ut16_t
 
N
,

2321 
ut16_t
 
Nby2
,

2322 
t32_t
 
nmize
);

2332 
m_d4_f32
(

2333 cڡ 
m_d4__f32
 * 
S
,

2334 
t32_t
 * 
pS
,

2335 
t32_t
 * 
pIƚeBufr
);

2343 
ut16_t
 
N
;

2344 
ut16_t
 
Nby2
;

2345 
q31_t
 
nmize
;

2346 
q31_t
 *
pTwidd
;

2347 
q31_t
 *
pCosFa
;

2348 
m_rf__q31
 *
pRf
;

2349 
m_cf_dix4__q31
 *
pCf
;

2350 } 
	tm_d4__q31
;

2363 
m_us
 
m_d4__q31
(

2364 
m_d4__q31
 * 
S
,

2365 
m_rf__q31
 * 
S_RFFT
,

2366 
m_cf_dix4__q31
 * 
S_CFFT
,

2367 
ut16_t
 
N
,

2368 
ut16_t
 
Nby2
,

2369 
q31_t
 
nmize
);

2379 
m_d4_q31
(

2380 cڡ 
m_d4__q31
 * 
S
,

2381 
q31_t
 * 
pS
,

2382 
q31_t
 * 
pIƚeBufr
);

2390 
ut16_t
 
N
;

2391 
ut16_t
 
Nby2
;

2392 
q15_t
 
nmize
;

2393 
q15_t
 *
pTwidd
;

2394 
q15_t
 *
pCosFa
;

2395 
m_rf__q15
 *
pRf
;

2396 
m_cf_dix4__q15
 *
pCf
;

2397 } 
	tm_d4__q15
;

2410 
m_us
 
m_d4__q15
(

2411 
m_d4__q15
 * 
S
,

2412 
m_rf__q15
 * 
S_RFFT
,

2413 
m_cf_dix4__q15
 * 
S_CFFT
,

2414 
ut16_t
 
N
,

2415 
ut16_t
 
Nby2
,

2416 
q15_t
 
nmize
);

2426 
m_d4_q15
(

2427 cڡ 
m_d4__q15
 * 
S
,

2428 
q15_t
 * 
pS
,

2429 
q15_t
 * 
pIƚeBufr
);

2440 
m_add_f32
(

2441 
t32_t
 * 
pSrcA
,

2442 
t32_t
 * 
pSrcB
,

2443 
t32_t
 * 
pD
,

2444 
ut32_t
 
blockSize
);

2455 
m_add_q7
(

2456 
q7_t
 * 
pSrcA
,

2457 
q7_t
 * 
pSrcB
,

2458 
q7_t
 * 
pD
,

2459 
ut32_t
 
blockSize
);

2470 
m_add_q15
(

2471 
q15_t
 * 
pSrcA
,

2472 
q15_t
 * 
pSrcB
,

2473 
q15_t
 * 
pD
,

2474 
ut32_t
 
blockSize
);

2485 
m_add_q31
(

2486 
q31_t
 * 
pSrcA
,

2487 
q31_t
 * 
pSrcB
,

2488 
q31_t
 * 
pD
,

2489 
ut32_t
 
blockSize
);

2500 
m_sub_f32
(

2501 
t32_t
 * 
pSrcA
,

2502 
t32_t
 * 
pSrcB
,

2503 
t32_t
 * 
pD
,

2504 
ut32_t
 
blockSize
);

2515 
m_sub_q7
(

2516 
q7_t
 * 
pSrcA
,

2517 
q7_t
 * 
pSrcB
,

2518 
q7_t
 * 
pD
,

2519 
ut32_t
 
blockSize
);

2530 
m_sub_q15
(

2531 
q15_t
 * 
pSrcA
,

2532 
q15_t
 * 
pSrcB
,

2533 
q15_t
 * 
pD
,

2534 
ut32_t
 
blockSize
);

2545 
m_sub_q31
(

2546 
q31_t
 * 
pSrcA
,

2547 
q31_t
 * 
pSrcB
,

2548 
q31_t
 * 
pD
,

2549 
ut32_t
 
blockSize
);

2560 
m_s_f32
(

2561 
t32_t
 * 
pSrc
,

2562 
t32_t
 
s
,

2563 
t32_t
 * 
pD
,

2564 
ut32_t
 
blockSize
);

2576 
m_s_q7
(

2577 
q7_t
 * 
pSrc
,

2578 
q7_t
 
sF
,

2579 
t8_t
 
shi
,

2580 
q7_t
 * 
pD
,

2581 
ut32_t
 
blockSize
);

2593 
m_s_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 
sF
,

2596 
t8_t
 
shi
,

2597 
q15_t
 * 
pD
,

2598 
ut32_t
 
blockSize
);

2610 
m_s_q31
(

2611 
q31_t
 * 
pSrc
,

2612 
q31_t
 
sF
,

2613 
t8_t
 
shi
,

2614 
q31_t
 * 
pD
,

2615 
ut32_t
 
blockSize
);

2625 
m_abs_q7
(

2626 
q7_t
 * 
pSrc
,

2627 
q7_t
 * 
pD
,

2628 
ut32_t
 
blockSize
);

2638 
m_abs_f32
(

2639 
t32_t
 * 
pSrc
,

2640 
t32_t
 * 
pD
,

2641 
ut32_t
 
blockSize
);

2651 
m_abs_q15
(

2652 
q15_t
 * 
pSrc
,

2653 
q15_t
 * 
pD
,

2654 
ut32_t
 
blockSize
);

2664 
m_abs_q31
(

2665 
q31_t
 * 
pSrc
,

2666 
q31_t
 * 
pD
,

2667 
ut32_t
 
blockSize
);

2678 
m_d_od_f32
(

2679 
t32_t
 * 
pSrcA
,

2680 
t32_t
 * 
pSrcB
,

2681 
ut32_t
 
blockSize
,

2682 
t32_t
 * 
su
);

2693 
m_d_od_q7
(

2694 
q7_t
 * 
pSrcA
,

2695 
q7_t
 * 
pSrcB
,

2696 
ut32_t
 
blockSize
,

2697 
q31_t
 * 
su
);

2708 
m_d_od_q15
(

2709 
q15_t
 * 
pSrcA
,

2710 
q15_t
 * 
pSrcB
,

2711 
ut32_t
 
blockSize
,

2712 
q63_t
 * 
su
);

2723 
m_d_od_q31
(

2724 
q31_t
 * 
pSrcA
,

2725 
q31_t
 * 
pSrcB
,

2726 
ut32_t
 
blockSize
,

2727 
q63_t
 * 
su
);

2738 
m_shi_q7
(

2739 
q7_t
 * 
pSrc
,

2740 
t8_t
 
shiBs
,

2741 
q7_t
 * 
pD
,

2742 
ut32_t
 
blockSize
);

2753 
m_shi_q15
(

2754 
q15_t
 * 
pSrc
,

2755 
t8_t
 
shiBs
,

2756 
q15_t
 * 
pD
,

2757 
ut32_t
 
blockSize
);

2768 
m_shi_q31
(

2769 
q31_t
 * 
pSrc
,

2770 
t8_t
 
shiBs
,

2771 
q31_t
 * 
pD
,

2772 
ut32_t
 
blockSize
);

2783 
m_offt_f32
(

2784 
t32_t
 * 
pSrc
,

2785 
t32_t
 
offt
,

2786 
t32_t
 * 
pD
,

2787 
ut32_t
 
blockSize
);

2798 
m_offt_q7
(

2799 
q7_t
 * 
pSrc
,

2800 
q7_t
 
offt
,

2801 
q7_t
 * 
pD
,

2802 
ut32_t
 
blockSize
);

2813 
m_offt_q15
(

2814 
q15_t
 * 
pSrc
,

2815 
q15_t
 
offt
,

2816 
q15_t
 * 
pD
,

2817 
ut32_t
 
blockSize
);

2828 
m_offt_q31
(

2829 
q31_t
 * 
pSrc
,

2830 
q31_t
 
offt
,

2831 
q31_t
 * 
pD
,

2832 
ut32_t
 
blockSize
);

2842 
m_ge_f32
(

2843 
t32_t
 * 
pSrc
,

2844 
t32_t
 * 
pD
,

2845 
ut32_t
 
blockSize
);

2855 
m_ge_q7
(

2856 
q7_t
 * 
pSrc
,

2857 
q7_t
 * 
pD
,

2858 
ut32_t
 
blockSize
);

2868 
m_ge_q15
(

2869 
q15_t
 * 
pSrc
,

2870 
q15_t
 * 
pD
,

2871 
ut32_t
 
blockSize
);

2881 
m_ge_q31
(

2882 
q31_t
 * 
pSrc
,

2883 
q31_t
 * 
pD
,

2884 
ut32_t
 
blockSize
);

2892 
m_cy_f32
(

2893 
t32_t
 * 
pSrc
,

2894 
t32_t
 * 
pD
,

2895 
ut32_t
 
blockSize
);

2904 
m_cy_q7
(

2905 
q7_t
 * 
pSrc
,

2906 
q7_t
 * 
pD
,

2907 
ut32_t
 
blockSize
);

2916 
m_cy_q15
(

2917 
q15_t
 * 
pSrc
,

2918 
q15_t
 * 
pD
,

2919 
ut32_t
 
blockSize
);

2928 
m_cy_q31
(

2929 
q31_t
 * 
pSrc
,

2930 
q31_t
 * 
pD
,

2931 
ut32_t
 
blockSize
);

2939 
m_fl_f32
(

2940 
t32_t
 
vue
,

2941 
t32_t
 * 
pD
,

2942 
ut32_t
 
blockSize
);

2951 
m_fl_q7
(

2952 
q7_t
 
vue
,

2953 
q7_t
 * 
pD
,

2954 
ut32_t
 
blockSize
);

2963 
m_fl_q15
(

2964 
q15_t
 
vue
,

2965 
q15_t
 * 
pD
,

2966 
ut32_t
 
blockSize
);

2975 
m_fl_q31
(

2976 
q31_t
 
vue
,

2977 
q31_t
 * 
pD
,

2978 
ut32_t
 
blockSize
);

2990 
m_cv_f32
(

2991 
t32_t
 * 
pSrcA
,

2992 
ut32_t
 
cAL
,

2993 
t32_t
 * 
pSrcB
,

2994 
ut32_t
 
cBL
,

2995 
t32_t
 * 
pD
);

3007 
m_cv_q15
(

3008 
q15_t
 * 
pSrcA
,

3009 
ut32_t
 
cAL
,

3010 
q15_t
 * 
pSrcB
,

3011 
ut32_t
 
cBL
,

3012 
q15_t
 * 
pD
);

3024 
m_cv__q15
(

3025 
q15_t
 * 
pSrcA
,

3026 
ut32_t
 
cAL
,

3027 
q15_t
 * 
pSrcB
,

3028 
ut32_t
 
cBL
,

3029 
q15_t
 * 
pD
);

3041 
m_cv_q31
(

3042 
q31_t
 * 
pSrcA
,

3043 
ut32_t
 
cAL
,

3044 
q31_t
 * 
pSrcB
,

3045 
ut32_t
 
cBL
,

3046 
q31_t
 * 
pD
);

3058 
m_cv__q31
(

3059 
q31_t
 * 
pSrcA
,

3060 
ut32_t
 
cAL
,

3061 
q31_t
 * 
pSrcB
,

3062 
ut32_t
 
cBL
,

3063 
q31_t
 * 
pD
);

3075 
m_cv_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
ut32_t
 
cAL
,

3078 
q7_t
 * 
pSrcB
,

3079 
ut32_t
 
cBL
,

3080 
q7_t
 * 
pD
);

3094 
m_us
 
m_cv_l_f32
(

3095 
t32_t
 * 
pSrcA
,

3096 
ut32_t
 
cAL
,

3097 
t32_t
 * 
pSrcB
,

3098 
ut32_t
 
cBL
,

3099 
t32_t
 * 
pD
,

3100 
ut32_t
 
fIndex
,

3101 
ut32_t
 
numPots
);

3115 
m_us
 
m_cv_l_q15
(

3116 
q15_t
 * 
pSrcA
,

3117 
ut32_t
 
cAL
,

3118 
q15_t
 * 
pSrcB
,

3119 
ut32_t
 
cBL
,

3120 
q15_t
 * 
pD
,

3121 
ut32_t
 
fIndex
,

3122 
ut32_t
 
numPots
);

3136 
m_us
 
m_cv_l__q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
ut32_t
 
cAL
,

3139 
q15_t
 * 
pSrcB
,

3140 
ut32_t
 
cBL
,

3141 
q15_t
 * 
pD
,

3142 
ut32_t
 
fIndex
,

3143 
ut32_t
 
numPots
);

3157 
m_us
 
m_cv_l_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
ut32_t
 
cAL
,

3160 
q31_t
 * 
pSrcB
,

3161 
ut32_t
 
cBL
,

3162 
q31_t
 * 
pD
,

3163 
ut32_t
 
fIndex
,

3164 
ut32_t
 
numPots
);

3179 
m_us
 
m_cv_l__q31
(

3180 
q31_t
 * 
pSrcA
,

3181 
ut32_t
 
cAL
,

3182 
q31_t
 * 
pSrcB
,

3183 
ut32_t
 
cBL
,

3184 
q31_t
 * 
pD
,

3185 
ut32_t
 
fIndex
,

3186 
ut32_t
 
numPots
);

3200 
m_us
 
m_cv_l_q7
(

3201 
q7_t
 * 
pSrcA
,

3202 
ut32_t
 
cAL
,

3203 
q7_t
 * 
pSrcB
,

3204 
ut32_t
 
cBL
,

3205 
q7_t
 * 
pD
,

3206 
ut32_t
 
fIndex
,

3207 
ut32_t
 
numPots
);

3216 
ut8_t
 
M
;

3217 
ut16_t
 
numTs
;

3218 
q15_t
 *
pCffs
;

3219 
q15_t
 *
pS
;

3220 } 
	tm_f_decime__q15
;

3228 
ut8_t
 
M
;

3229 
ut16_t
 
numTs
;

3230 
q31_t
 *
pCffs
;

3231 
q31_t
 *
pS
;

3233 } 
	tm_f_decime__q31
;

3241 
ut8_t
 
M
;

3242 
ut16_t
 
numTs
;

3243 
t32_t
 *
pCffs
;

3244 
t32_t
 *
pS
;

3246 } 
	tm_f_decime__f32
;

3259 
m_f_decime_f32
(

3260 cڡ 
m_f_decime__f32
 * 
S
,

3261 
t32_t
 * 
pSrc
,

3262 
t32_t
 * 
pD
,

3263 
ut32_t
 
blockSize
);

3278 
m_us
 
m_f_decime__f32
(

3279 
m_f_decime__f32
 * 
S
,

3280 
ut16_t
 
numTs
,

3281 
ut8_t
 
M
,

3282 
t32_t
 * 
pCffs
,

3283 
t32_t
 * 
pS
,

3284 
ut32_t
 
blockSize
);

3295 
m_f_decime_q15
(

3296 cڡ 
m_f_decime__q15
 * 
S
,

3297 
q15_t
 * 
pSrc
,

3298 
q15_t
 * 
pD
,

3299 
ut32_t
 
blockSize
);

3310 
m_f_decime__q15
(

3311 cڡ 
m_f_decime__q15
 * 
S
,

3312 
q15_t
 * 
pSrc
,

3313 
q15_t
 * 
pD
,

3314 
ut32_t
 
blockSize
);

3330 
m_us
 
m_f_decime__q15
(

3331 
m_f_decime__q15
 * 
S
,

3332 
ut16_t
 
numTs
,

3333 
ut8_t
 
M
,

3334 
q15_t
 * 
pCffs
,

3335 
q15_t
 * 
pS
,

3336 
ut32_t
 
blockSize
);

3347 
m_f_decime_q31
(

3348 cڡ 
m_f_decime__q31
 * 
S
,

3349 
q31_t
 * 
pSrc
,

3350 
q31_t
 * 
pD
,

3351 
ut32_t
 
blockSize
);

3362 
m_f_decime__q31
(

3363 
m_f_decime__q31
 * 
S
,

3364 
q31_t
 * 
pSrc
,

3365 
q31_t
 * 
pD
,

3366 
ut32_t
 
blockSize
);

3381 
m_us
 
m_f_decime__q31
(

3382 
m_f_decime__q31
 * 
S
,

3383 
ut16_t
 
numTs
,

3384 
ut8_t
 
M
,

3385 
q31_t
 * 
pCffs
,

3386 
q31_t
 * 
pS
,

3387 
ut32_t
 
blockSize
);

3397 
ut8_t
 
L
;

3398 
ut16_t
 
phaLgth
;

3399 
q15_t
 *
pCffs
;

3400 
q15_t
 *
pS
;

3401 } 
	tm_f_ީe__q15
;

3409 
ut8_t
 
L
;

3410 
ut16_t
 
phaLgth
;

3411 
q31_t
 *
pCffs
;

3412 
q31_t
 *
pS
;

3413 } 
	tm_f_ީe__q31
;

3421 
ut8_t
 
L
;

3422 
ut16_t
 
phaLgth
;

3423 
t32_t
 *
pCffs
;

3424 
t32_t
 *
pS
;

3425 } 
	tm_f_ީe__f32
;

3437 
m_f_ީe_q15
(

3438 cڡ 
m_f_ީe__q15
 * 
S
,

3439 
q15_t
 * 
pSrc
,

3440 
q15_t
 * 
pD
,

3441 
ut32_t
 
blockSize
);

3456 
m_us
 
m_f_ީe__q15
(

3457 
m_f_ީe__q15
 * 
S
,

3458 
ut8_t
 
L
,

3459 
ut16_t
 
numTs
,

3460 
q15_t
 * 
pCffs
,

3461 
q15_t
 * 
pS
,

3462 
ut32_t
 
blockSize
);

3473 
m_f_ީe_q31
(

3474 cڡ 
m_f_ީe__q31
 * 
S
,

3475 
q31_t
 * 
pSrc
,

3476 
q31_t
 * 
pD
,

3477 
ut32_t
 
blockSize
);

3491 
m_us
 
m_f_ީe__q31
(

3492 
m_f_ީe__q31
 * 
S
,

3493 
ut8_t
 
L
,

3494 
ut16_t
 
numTs
,

3495 
q31_t
 * 
pCffs
,

3496 
q31_t
 * 
pS
,

3497 
ut32_t
 
blockSize
);

3509 
m_f_ީe_f32
(

3510 cڡ 
m_f_ީe__f32
 * 
S
,

3511 
t32_t
 * 
pSrc
,

3512 
t32_t
 * 
pD
,

3513 
ut32_t
 
blockSize
);

3527 
m_us
 
m_f_ީe__f32
(

3528 
m_f_ީe__f32
 * 
S
,

3529 
ut8_t
 
L
,

3530 
ut16_t
 
numTs
,

3531 
t32_t
 * 
pCffs
,

3532 
t32_t
 * 
pS
,

3533 
ut32_t
 
blockSize
);

3541 
ut8_t
 
numSges
;

3542 
q63_t
 *
pS
;

3543 
q31_t
 *
pCffs
;

3544 
ut8_t
 
poShi
;

3546 } 
	tm_biquad_s_df1_32x64_s_q31
;

3557 
m_biquad_s_df1_32x64_q31
(

3558 cڡ 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3559 
q31_t
 * 
pSrc
,

3560 
q31_t
 * 
pD
,

3561 
ut32_t
 
blockSize
);

3573 
m_biquad_s_df1_32x64__q31
(

3574 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3575 
ut8_t
 
numSges
,

3576 
q31_t
 * 
pCffs
,

3577 
q63_t
 * 
pS
,

3578 
ut8_t
 
poShi
);

3588 
ut8_t
 
numSges
;

3589 
t32_t
 *
pS
;

3590 
t32_t
 *
pCffs
;

3591 } 
	tm_biquad_sde_df2T__f32
;

3603 
m_biquad_sde_df2T_f32
(

3604 cڡ 
m_biquad_sde_df2T__f32
 * 
S
,

3605 
t32_t
 * 
pSrc
,

3606 
t32_t
 * 
pD
,

3607 
ut32_t
 
blockSize
);

3619 
m_biquad_sde_df2T__f32
(

3620 
m_biquad_sde_df2T__f32
 * 
S
,

3621 
ut8_t
 
numSges
,

3622 
t32_t
 * 
pCffs
,

3623 
t32_t
 * 
pS
);

3633 
ut16_t
 
numSges
;

3634 
q15_t
 *
pS
;

3635 
q15_t
 *
pCffs
;

3636 } 
	tm_f_ωi__q15
;

3644 
ut16_t
 
numSges
;

3645 
q31_t
 *
pS
;

3646 
q31_t
 *
pCffs
;

3647 } 
	tm_f_ωi__q31
;

3655 
ut16_t
 
numSges
;

3656 
t32_t
 *
pS
;

3657 
t32_t
 *
pCffs
;

3658 } 
	tm_f_ωi__f32
;

3669 
m_f_ωi__q15
(

3670 
m_f_ωi__q15
 * 
S
,

3671 
ut16_t
 
numSges
,

3672 
q15_t
 * 
pCffs
,

3673 
q15_t
 * 
pS
);

3684 
m_f_ωi_q15
(

3685 cڡ 
m_f_ωi__q15
 * 
S
,

3686 
q15_t
 * 
pSrc
,

3687 
q15_t
 * 
pD
,

3688 
ut32_t
 
blockSize
);

3699 
m_f_ωi__q31
(

3700 
m_f_ωi__q31
 * 
S
,

3701 
ut16_t
 
numSges
,

3702 
q31_t
 * 
pCffs
,

3703 
q31_t
 * 
pS
);

3715 
m_f_ωi_q31
(

3716 cڡ 
m_f_ωi__q31
 * 
S
,

3717 
q31_t
 * 
pSrc
,

3718 
q31_t
 * 
pD
,

3719 
ut32_t
 
blockSize
);

3730 
m_f_ωi__f32
(

3731 
m_f_ωi__f32
 * 
S
,

3732 
ut16_t
 
numSges
,

3733 
t32_t
 * 
pCffs
,

3734 
t32_t
 * 
pS
);

3745 
m_f_ωi_f32
(

3746 cڡ 
m_f_ωi__f32
 * 
S
,

3747 
t32_t
 * 
pSrc
,

3748 
t32_t
 * 
pD
,

3749 
ut32_t
 
blockSize
);

3756 
ut16_t
 
numSges
;

3757 
q15_t
 *
pS
;

3758 
q15_t
 *
pkCffs
;

3759 
q15_t
 *
pvCffs
;

3760 } 
	tm_i_ωi__q15
;

3767 
ut16_t
 
numSges
;

3768 
q31_t
 *
pS
;

3769 
q31_t
 *
pkCffs
;

3770 
q31_t
 *
pvCffs
;

3771 } 
	tm_i_ωi__q31
;

3778 
ut16_t
 
numSges
;

3779 
t32_t
 *
pS
;

3780 
t32_t
 *
pkCffs
;

3781 
t32_t
 *
pvCffs
;

3782 } 
	tm_i_ωi__f32
;

3793 
m_i_ωi_f32
(

3794 cڡ 
m_i_ωi__f32
 * 
S
,

3795 
t32_t
 * 
pSrc
,

3796 
t32_t
 * 
pD
,

3797 
ut32_t
 
blockSize
);

3810 
m_i_ωi__f32
(

3811 
m_i_ωi__f32
 * 
S
,

3812 
ut16_t
 
numSges
,

3813 
t32_t
 *
pkCffs
,

3814 
t32_t
 *
pvCffs
,

3815 
t32_t
 *
pS
,

3816 
ut32_t
 
blockSize
);

3828 
m_i_ωi_q31
(

3829 cڡ 
m_i_ωi__q31
 * 
S
,

3830 
q31_t
 * 
pSrc
,

3831 
q31_t
 * 
pD
,

3832 
ut32_t
 
blockSize
);

3846 
m_i_ωi__q31
(

3847 
m_i_ωi__q31
 * 
S
,

3848 
ut16_t
 
numSges
,

3849 
q31_t
 *
pkCffs
,

3850 
q31_t
 *
pvCffs
,

3851 
q31_t
 *
pS
,

3852 
ut32_t
 
blockSize
);

3864 
m_i_ωi_q15
(

3865 cڡ 
m_i_ωi__q15
 * 
S
,

3866 
q15_t
 * 
pSrc
,

3867 
q15_t
 * 
pD
,

3868 
ut32_t
 
blockSize
);

3882 
m_i_ωi__q15
(

3883 
m_i_ωi__q15
 * 
S
,

3884 
ut16_t
 
numSges
,

3885 
q15_t
 *
pkCffs
,

3886 
q15_t
 *
pvCffs
,

3887 
q15_t
 *
pS
,

3888 
ut32_t
 
blockSize
);

3896 
ut16_t
 
numTs
;

3897 
t32_t
 *
pS
;

3898 
t32_t
 *
pCffs
;

3899 
t32_t
 
mu
;

3900 } 
	tm_lms__f32
;

3913 
m_lms_f32
(

3914 cڡ 
m_lms__f32
 * 
S
,

3915 
t32_t
 * 
pSrc
,

3916 
t32_t
 * 
pRef
,

3917 
t32_t
 * 
pOut
,

3918 
t32_t
 * 
pE
,

3919 
ut32_t
 
blockSize
);

3932 
m_lms__f32
(

3933 
m_lms__f32
 * 
S
,

3934 
ut16_t
 
numTs
,

3935 
t32_t
 * 
pCffs
,

3936 
t32_t
 * 
pS
,

3937 
t32_t
 
mu
,

3938 
ut32_t
 
blockSize
);

3946 
ut16_t
 
numTs
;

3947 
q15_t
 *
pS
;

3948 
q15_t
 *
pCffs
;

3949 
q15_t
 
mu
;

3950 
ut32_t
 
poShi
;

3951 } 
	tm_lms__q15
;

3966 
m_lms__q15
(

3967 
m_lms__q15
 * 
S
,

3968 
ut16_t
 
numTs
,

3969 
q15_t
 * 
pCffs
,

3970 
q15_t
 * 
pS
,

3971 
q15_t
 
mu
,

3972 
ut32_t
 
blockSize
,

3973 
ut32_t
 
poShi
);

3986 
m_lms_q15
(

3987 cڡ 
m_lms__q15
 * 
S
,

3988 
q15_t
 * 
pSrc
,

3989 
q15_t
 * 
pRef
,

3990 
q15_t
 * 
pOut
,

3991 
q15_t
 * 
pE
,

3992 
ut32_t
 
blockSize
);

4001 
ut16_t
 
numTs
;

4002 
q31_t
 *
pS
;

4003 
q31_t
 *
pCffs
;

4004 
q31_t
 
mu
;

4005 
ut32_t
 
poShi
;

4007 } 
	tm_lms__q31
;

4020 
m_lms_q31
(

4021 cڡ 
m_lms__q31
 * 
S
,

4022 
q31_t
 * 
pSrc
,

4023 
q31_t
 * 
pRef
,

4024 
q31_t
 * 
pOut
,

4025 
q31_t
 * 
pE
,

4026 
ut32_t
 
blockSize
);

4040 
m_lms__q31
(

4041 
m_lms__q31
 * 
S
,

4042 
ut16_t
 
numTs
,

4043 
q31_t
 *
pCffs
,

4044 
q31_t
 *
pS
,

4045 
q31_t
 
mu
,

4046 
ut32_t
 
blockSize
,

4047 
ut32_t
 
poShi
);

4055 
ut16_t
 
numTs
;

4056 
t32_t
 *
pS
;

4057 
t32_t
 *
pCffs
;

4058 
t32_t
 
mu
;

4059 
t32_t
 
gy
;

4060 
t32_t
 
x0
;

4061 } 
	tm_lms_nm__f32
;

4074 
m_lms_nm_f32
(

4075 
m_lms_nm__f32
 * 
S
,

4076 
t32_t
 * 
pSrc
,

4077 
t32_t
 * 
pRef
,

4078 
t32_t
 * 
pOut
,

4079 
t32_t
 * 
pE
,

4080 
ut32_t
 
blockSize
);

4093 
m_lms_nm__f32
(

4094 
m_lms_nm__f32
 * 
S
,

4095 
ut16_t
 
numTs
,

4096 
t32_t
 * 
pCffs
,

4097 
t32_t
 * 
pS
,

4098 
t32_t
 
mu
,

4099 
ut32_t
 
blockSize
);

4107 
ut16_t
 
numTs
;

4108 
q31_t
 *
pS
;

4109 
q31_t
 *
pCffs
;

4110 
q31_t
 
mu
;

4111 
ut8_t
 
poShi
;

4112 
q31_t
 *
cTab
;

4113 
q31_t
 
gy
;

4114 
q31_t
 
x0
;

4115 } 
	tm_lms_nm__q31
;

4128 
m_lms_nm_q31
(

4129 
m_lms_nm__q31
 * 
S
,

4130 
q31_t
 * 
pSrc
,

4131 
q31_t
 * 
pRef
,

4132 
q31_t
 * 
pOut
,

4133 
q31_t
 * 
pE
,

4134 
ut32_t
 
blockSize
);

4148 
m_lms_nm__q31
(

4149 
m_lms_nm__q31
 * 
S
,

4150 
ut16_t
 
numTs
,

4151 
q31_t
 * 
pCffs
,

4152 
q31_t
 * 
pS
,

4153 
q31_t
 
mu
,

4154 
ut32_t
 
blockSize
,

4155 
ut8_t
 
poShi
);

4163 
ut16_t
 
numTs
;

4164 
q15_t
 *
pS
;

4165 
q15_t
 *
pCffs
;

4166 
q15_t
 
mu
;

4167 
ut8_t
 
poShi
;

4168 
q15_t
 *
cTab
;

4169 
q15_t
 
gy
;

4170 
q15_t
 
x0
;

4171 } 
	tm_lms_nm__q15
;

4184 
m_lms_nm_q15
(

4185 
m_lms_nm__q15
 * 
S
,

4186 
q15_t
 * 
pSrc
,

4187 
q15_t
 * 
pRef
,

4188 
q15_t
 * 
pOut
,

4189 
q15_t
 * 
pE
,

4190 
ut32_t
 
blockSize
);

4205 
m_lms_nm__q15
(

4206 
m_lms_nm__q15
 * 
S
,

4207 
ut16_t
 
numTs
,

4208 
q15_t
 * 
pCffs
,

4209 
q15_t
 * 
pS
,

4210 
q15_t
 
mu
,

4211 
ut32_t
 
blockSize
,

4212 
ut8_t
 
poShi
);

4224 
m_cܻϋ_f32
(

4225 
t32_t
 * 
pSrcA
,

4226 
ut32_t
 
cAL
,

4227 
t32_t
 * 
pSrcB
,

4228 
ut32_t
 
cBL
,

4229 
t32_t
 * 
pD
);

4241 
m_cܻϋ_q15
(

4242 
q15_t
 * 
pSrcA
,

4243 
ut32_t
 
cAL
,

4244 
q15_t
 * 
pSrcB
,

4245 
ut32_t
 
cBL
,

4246 
q15_t
 * 
pD
);

4258 
m_cܻϋ__q15
(

4259 
q15_t
 * 
pSrcA
,

4260 
ut32_t
 
cAL
,

4261 
q15_t
 * 
pSrcB
,

4262 
ut32_t
 
cBL
,

4263 
q15_t
 * 
pD
);

4275 
m_cܻϋ_q31
(

4276 
q31_t
 * 
pSrcA
,

4277 
ut32_t
 
cAL
,

4278 
q31_t
 * 
pSrcB
,

4279 
ut32_t
 
cBL
,

4280 
q31_t
 * 
pD
);

4292 
m_cܻϋ__q31
(

4293 
q31_t
 * 
pSrcA
,

4294 
ut32_t
 
cAL
,

4295 
q31_t
 * 
pSrcB
,

4296 
ut32_t
 
cBL
,

4297 
q31_t
 * 
pD
);

4309 
m_cܻϋ_q7
(

4310 
q7_t
 * 
pSrcA
,

4311 
ut32_t
 
cAL
,

4312 
q7_t
 * 
pSrcB
,

4313 
ut32_t
 
cBL
,

4314 
q7_t
 * 
pD
);

4321 
ut16_t
 
numTs
;

4322 
ut16_t
 
eIndex
;

4323 
t32_t
 *
pS
;

4324 
t32_t
 *
pCffs
;

4325 
ut16_t
 
maxDay
;

4326 
t32_t
 *
pTDay
;

4327 } 
	tm_f___f32
;

4335 
ut16_t
 
numTs
;

4336 
ut16_t
 
eIndex
;

4337 
q31_t
 *
pS
;

4338 
q31_t
 *
pCffs
;

4339 
ut16_t
 
maxDay
;

4340 
t32_t
 *
pTDay
;

4341 } 
	tm_f___q31
;

4349 
ut16_t
 
numTs
;

4350 
ut16_t
 
eIndex
;

4351 
q15_t
 *
pS
;

4352 
q15_t
 *
pCffs
;

4353 
ut16_t
 
maxDay
;

4354 
t32_t
 *
pTDay
;

4355 } 
	tm_f___q15
;

4363 
ut16_t
 
numTs
;

4364 
ut16_t
 
eIndex
;

4365 
q7_t
 *
pS
;

4366 
q7_t
 *
pCffs
;

4367 
ut16_t
 
maxDay
;

4368 
t32_t
 *
pTDay
;

4369 } 
	tm_f___q7
;

4381 
m_f__f32
(

4382 
m_f___f32
 * 
S
,

4383 
t32_t
 * 
pSrc
,

4384 
t32_t
 * 
pD
,

4385 
t32_t
 * 
pSchIn
,

4386 
ut32_t
 
blockSize
);

4400 
m_f___f32
(

4401 
m_f___f32
 * 
S
,

4402 
ut16_t
 
numTs
,

4403 
t32_t
 * 
pCffs
,

4404 
t32_t
 * 
pS
,

4405 
t32_t
 * 
pTDay
,

4406 
ut16_t
 
maxDay
,

4407 
ut32_t
 
blockSize
);

4419 
m_f__q31
(

4420 
m_f___q31
 * 
S
,

4421 
q31_t
 * 
pSrc
,

4422 
q31_t
 * 
pD
,

4423 
q31_t
 * 
pSchIn
,

4424 
ut32_t
 
blockSize
);

4438 
m_f___q31
(

4439 
m_f___q31
 * 
S
,

4440 
ut16_t
 
numTs
,

4441 
q31_t
 * 
pCffs
,

4442 
q31_t
 * 
pS
,

4443 
t32_t
 * 
pTDay
,

4444 
ut16_t
 
maxDay
,

4445 
ut32_t
 
blockSize
);

4458 
m_f__q15
(

4459 
m_f___q15
 * 
S
,

4460 
q15_t
 * 
pSrc
,

4461 
q15_t
 * 
pD
,

4462 
q15_t
 * 
pSchIn
,

4463 
q31_t
 * 
pSchOut
,

4464 
ut32_t
 
blockSize
);

4479 
m_f___q15
(

4480 
m_f___q15
 * 
S
,

4481 
ut16_t
 
numTs
,

4482 
q15_t
 * 
pCffs
,

4483 
q15_t
 * 
pS
,

4484 
t32_t
 * 
pTDay
,

4485 
ut16_t
 
maxDay
,

4486 
ut32_t
 
blockSize
);

4499 
m_f__q7
(

4500 
m_f___q7
 * 
S
,

4501 
q7_t
 * 
pSrc
,

4502 
q7_t
 * 
pD
,

4503 
q7_t
 * 
pSchIn
,

4504 
q31_t
 * 
pSchOut
,

4505 
ut32_t
 
blockSize
);

4519 
m_f___q7
(

4520 
m_f___q7
 * 
S
,

4521 
ut16_t
 
numTs
,

4522 
q7_t
 * 
pCffs
,

4523 
q7_t
 * 
pS
,

4524 
t32_t
 *
pTDay
,

4525 
ut16_t
 
maxDay
,

4526 
ut32_t
 
blockSize
);

4537 
m_s_cos_f32
(

4538 
t32_t
 
tha
,

4539 
t32_t
 *
pSV
,

4540 
t32_t
 *
pCcosV
);

4550 
m_s_cos_q31
(

4551 
q31_t
 
tha
,

4552 
q31_t
 *
pSV
,

4553 
q31_t
 *
pCosV
);

4564 
m_cmx_cj_f32
(

4565 
t32_t
 * 
pSrc
,

4566 
t32_t
 * 
pD
,

4567 
ut32_t
 
numSames
);

4577 
m_cmx_cj_q31
(

4578 
q31_t
 * 
pSrc
,

4579 
q31_t
 * 
pD
,

4580 
ut32_t
 
numSames
);

4590 
m_cmx_cj_q15
(

4591 
q15_t
 * 
pSrc
,

4592 
q15_t
 * 
pD
,

4593 
ut32_t
 
numSames
);

4605 
m_cmx_mag_squed_f32
(

4606 
t32_t
 * 
pSrc
,

4607 
t32_t
 * 
pD
,

4608 
ut32_t
 
numSames
);

4618 
m_cmx_mag_squed_q31
(

4619 
q31_t
 * 
pSrc
,

4620 
q31_t
 * 
pD
,

4621 
ut32_t
 
numSames
);

4631 
m_cmx_mag_squed_q15
(

4632 
q15_t
 * 
pSrc
,

4633 
q15_t
 * 
pD
,

4634 
ut32_t
 
numSames
);

4711 
__INLINE
 
t32_t
 
m_pid_f32
(

4712 
m_pid__f32
 * 
S
,

4713 
t32_t
 

)

4715 
t32_t
 
out
;

4718 
out
 = (
S
->
A0
 * 

) +

4719 (
S
->
A1
 * S->
e
[0]+ (S->
A2
 * S->state[1]) + (S->state[2]);

4722 
S
->
e
[1] = S->state[0];

4723 
S
->
e
[0] = 

;

4724 
S
->
e
[2] = 
out
;

4727  (
out
);

4746 
__INLINE
 
q31_t
 
m_pid_q31
(

4747 
m_pid__q31
 * 
S
,

4748 
q31_t
 

)

4750 
q63_t
 
acc
;

4751 
q31_t
 
out
;

4754 
acc
 = (
q63_t

S
->
A0
 * 

;

4757 
acc
 +(
q63_t

S
->
A1
 * S->
e
[0];

4760 
acc
 +(
q63_t

S
->
A2
 * S->
e
[1];

4763 
out
 = (
q31_t
(
acc
 >> 31u);

4766 
out
 +
S
->
e
[2];

4769 
S
->
e
[1] = S->state[0];

4770 
S
->
e
[0] = 

;

4771 
S
->
e
[2] = 
out
;

4774  (
out
);

4794 
__INLINE
 
q15_t
 
m_pid_q15
(

4795 
m_pid__q15
 * 
S
,

4796 
q15_t
 

)

4798 
q63_t
 
acc
;

4799 
q15_t
 
out
;

4803 #ifde
ARM_MATH_CM0


4806 
acc
 = ((
q31_t

S
->
A0
 )* 

 ;

4811 
acc
 = (
q31_t

__SMUAD
(
S
->
A0
, 

);

4815 #ifde
ARM_MATH_CM0


4818 
acc
 +(
q31_t

S
->
A1
 * S->
e
[0] ;

4819 
acc
 +(
q31_t

S
->
A2
 * S->
e
[1] ;

4824 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
e
),cc);

4829 
acc
 +(
q31_t

S
->
e
[2] << 15;

4832 
out
 = (
q15_t
(
__SSAT
((
acc
 >> 15), 16));

4835 
S
->
e
[1] = S->state[0];

4836 
S
->
e
[0] = 

;

4837 
S
->
e
[2] = 
out
;

4840  (
out
);

4857 
m_us
 
m_m_v_f32
(

4858 cڡ 
m_mrix__f32
 * 
c
,

4859 
m_mrix__f32
 * 
d
);

4905 
__INLINE
 
m_ke_f32
(

4906 
t32_t
 
Ia
,

4907 
t32_t
 
Ib
,

4908 
t32_t
 * 
pIpha
,

4909 
t32_t
 * 
pIba
)

4912 *
pIpha
 = 
Ia
;

4915 *
pIba
 = ((
t32_t
0.57735026919 * 
Ia
 + (t32_t1.15470053838 * 
Ib
);

4934 
__INLINE
 
m_ke_q31
(

4935 
q31_t
 
Ia
,

4936 
q31_t
 
Ib
,

4937 
q31_t
 * 
pIpha
,

4938 
q31_t
 * 
pIba
)

4940 
q31_t
 
odu1
, 
odu2
;

4943 *
pIpha
 = 
Ia
;

4946 
odu1
 = (
q31_t
(((
q63_t

Ia
 * 0x24F34E8B) >> 30);

4949 
odu2
 = (
q31_t
(((
q63_t

Ib
 * 0x49E69D16) >> 30);

4952 *
pIba
 = 
__QADD
(
odu1
, 
odu2
);

4966 
m_q7_to_q31
(

4967 
q7_t
 * 
pSrc
,

4968 
q31_t
 * 
pD
,

4969 
ut32_t
 
blockSize
);

5009 
__INLINE
 
m_v_ke_f32
(

5010 
t32_t
 
Ipha
,

5011 
t32_t
 
Iba
,

5012 
t32_t
 * 
pIa
,

5013 
t32_t
 * 
pIb
)

5016 *
pIa
 = 
Ipha
;

5019 *
pIb
 = -0.5 * 
Ipha
 + (
t32_t
0.8660254039 *
Iba
;

5038 
__INLINE
 
m_v_ke_q31
(

5039 
q31_t
 
Ipha
,

5040 
q31_t
 
Iba
,

5041 
q31_t
 * 
pIa
,

5042 
q31_t
 * 
pIb
)

5044 
q31_t
 
odu1
, 
odu2
;

5047 *
pIa
 = 
Ipha
;

5050 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
) * (0x40000000)) >> 31);

5053 
odu2
 = (
q31_t
(((
q63_t
(
Iba
) * (0x6ED9EBA1)) >> 31);

5056 *
pIb
 = 
__QSUB
(
odu2
, 
odu1
);

5071 
m_q7_to_q15
(

5072 
q7_t
 * 
pSrc
,

5073 
q15_t
 * 
pD
,

5074 
ut32_t
 
blockSize
);

5125 
__INLINE
 
m_rk_f32
(

5126 
t32_t
 
Ipha
,

5127 
t32_t
 
Iba
,

5128 
t32_t
 * 
pId
,

5129 
t32_t
 * 
pIq
,

5130 
t32_t
 
sV
,

5131 
t32_t
 
cosV
)

5134 *
pId
 = 
Ipha
 * 
cosV
 + 
Iba
 * 
sV
;

5137 *
pIq
 = -
Ipha
 * 
sV
 + 
Iba
 * 
cosV
;

5159 
__INLINE
 
m_rk_q31
(

5160 
q31_t
 
Ipha
,

5161 
q31_t
 
Iba
,

5162 
q31_t
 * 
pId
,

5163 
q31_t
 * 
pIq
,

5164 
q31_t
 
sV
,

5165 
q31_t
 
cosV
)

5167 
q31_t
 
odu1
, 
odu2
;

5168 
q31_t
 
odu3
, 
odu4
;

5171 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
* (
cosV
)) >> 31);

5174 
odu2
 = (
q31_t
(((
q63_t
(
Iba
* (
sV
)) >> 31);

5178 
odu3
 = (
q31_t
(((
q63_t
(
Ipha
* (
sV
)) >> 31);

5181 
odu4
 = (
q31_t
(((
q63_t
(
Iba
* (
cosV
)) >> 31);

5184 *
pId
 = 
__QADD
(
odu1
, 
odu2
);

5187 *
pIq
 = 
__QSUB
(
odu4
, 
odu3
);

5201 
m_q7_to_t
(

5202 
q7_t
 * 
pSrc
,

5203 
t32_t
 * 
pD
,

5204 
ut32_t
 
blockSize
);

5244 
__INLINE
 
m_v_rk_f32
(

5245 
t32_t
 
Id
,

5246 
t32_t
 
Iq
,

5247 
t32_t
 * 
pIpha
,

5248 
t32_t
 * 
pIba
,

5249 
t32_t
 
sV
,

5250 
t32_t
 
cosV
)

5253 *
pIpha
 = 
Id
 * 
cosV
 - 
Iq
 * 
sV
;

5256 *
pIba
 = 
Id
 * 
sV
 + 
Iq
 * 
cosV
;

5279 
__INLINE
 
m_v_rk_q31
(

5280 
q31_t
 
Id
,

5281 
q31_t
 
Iq
,

5282 
q31_t
 * 
pIpha
,

5283 
q31_t
 * 
pIba
,

5284 
q31_t
 
sV
,

5285 
q31_t
 
cosV
)

5287 
q31_t
 
odu1
, 
odu2
;

5288 
q31_t
 
odu3
, 
odu4
;

5291 
odu1
 = (
q31_t
(((
q63_t
(
Id
* (
cosV
)) >> 31);

5294 
odu2
 = (
q31_t
(((
q63_t
(
Iq
* (
sV
)) >> 31);

5298 
odu3
 = (
q31_t
(((
q63_t
(
Id
* (
sV
)) >> 31);

5301 
odu4
 = (
q31_t
(((
q63_t
(
Iq
* (
cosV
)) >> 31);

5304 *
pIpha
 = 
__QSUB
(
odu1
, 
odu2
);

5307 *
pIba
 = 
__QADD
(
odu4
, 
odu3
);

5323 
m_q31_to_t
(

5324 
q31_t
 * 
pSrc
,

5325 
t32_t
 * 
pD
,

5326 
ut32_t
 
blockSize
);

5377 
__INLINE
 
t32_t
 
m_lr__f32
(

5378 
m_lr___f32
 * 
S
,

5379 
t32_t
 
x
)

5382 
t32_t
 
y
;

5383 
t32_t
 
x0
, 
x1
;

5384 
t32_t
 
y0
, 
y1
;

5385 
t32_t
 
xScg
 = 
S
->xSpacing;

5386 
t32_t
 
i
;

5387 
t32_t
 *
pYDa
 = 
S
->pYData;

5390 
i
 = (
x
 - 
S
->
x1
/ 
xScg
;

5392 if(
i
 < 0)

5395 
y
 = 
pYDa
[0];

5397 if(
i
 >
S
->
nVues
)

5400 
y
 = 
pYDa
[
S
->
nVues
-1];

5405 
x0
 = 
S
->
x1
 + 
i
 * 
xScg
;

5406 
x1
 = 
S
->x1 + (
i
 +1* 
xScg
;

5409 
y0
 = 
pYDa
[
i
];

5410 
y1
 = 
pYDa
[
i
 + 1];

5413 
y
 = 
y0
 + (
x
 - 
x0
* ((
y1
 - y0)/(
x1
-x0));

5418  (
y
);

5436 
__INLINE
 
q31_t
 
m_lr__q31
(q31_*
pYDa
,

5437 
q31_t
 
x
, 
ut32_t
 
nVues
)

5439 
q31_t
 
y
;

5440 
q31_t
 
y0
, 
y1
;

5441 
q31_t
 
a
;

5442 
t32_t
 
dex
;

5447 
dex
 = ((
x
 & 0xFFF00000) >> 20);

5449 if(
dex
 >(
nVues
 - 1))

5451 (
pYDa
[
nVues
 - 1]);

5453 if(
dex
 < 0)

5455 (
pYDa
[0]);

5462 
a
 = (
x
 & 0x000FFFFF) << 11;

5465 
y0
 = 
pYDa
[
dex
];

5466 
y1
 = 
pYDa
[
dex
 + 1u];

5469 
y
 = ((
q31_t
((
q63_t

y0
 * (0x7FFFFFFF - 
a
) >> 32));

5472 
y
 +((
q31_t
(((
q63_t

y1
 * 
a
) >> 32));

5475  (
y
 << 1u);

5496 
__INLINE
 
q15_t
 
m_lr__q15
(q15_*
pYDa
, 
q31_t
 
x
, 
ut32_t
 
nVues
)

5498 
q63_t
 
y
;

5499 
q15_t
 
y0
, 
y1
;

5500 
q31_t
 
a
;

5501 
t32_t
 
dex
;

5506 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5508 if(
dex
 >(
nVues
 - 1))

5510 (
pYDa
[
nVues
 - 1]);

5512 if(
dex
 < 0)

5514 (
pYDa
[0]);

5520 
a
 = (
x
 & 0x000FFFFF);

5523 
y0
 = 
pYDa
[
dex
];

5524 
y1
 = 
pYDa
[
dex
 + 1u];

5527 
y
 = ((
q63_t

y0
 * (0xFFFFF - 
a
));

5530 
y
 +((
q63_t

y1
 * (
a
));

5533  (
y
 >> 20);

5553 
__INLINE
 
q7_t
 
m_lr__q7
(q7_*
pYDa
, 
q31_t
 
x
, 
ut32_t
 
nVues
)

5555 
q31_t
 
y
;

5556 
q7_t
 
y0
, 
y1
;

5557 
q31_t
 
a
;

5558 
t32_t
 
dex
;

5563 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5566 if(
dex
 >(
nVues
 - 1))

5568 (
pYDa
[
nVues
 - 1]);

5570 if(
dex
 < 0)

5572 (
pYDa
[0]);

5579 
a
 = (
x
 & 0x000FFFFF);

5582 
y0
 = 
pYDa
[
dex
];

5583 
y1
 = 
pYDa
[
dex
 + 1u];

5586 
y
 = ((
y0
 * (0xFFFFF - 
a
)));

5589 
y
 +(
y1
 * 
a
);

5592  (
y
 >> 20u);

5607 
t32_t
 
m_s_f32
(

5608 
t32_t
 
x
);

5616 
q31_t
 
m_s_q31
(

5617 
q31_t
 
x
);

5625 
q15_t
 
m_s_q15
(

5626 
q15_t
 
x
);

5634 
t32_t
 
m_cos_f32
(

5635 
t32_t
 
x
);

5643 
q31_t
 
m_cos_q31
(

5644 
q31_t
 
x
);

5652 
q15_t
 
m_cos_q15
(

5653 
q15_t
 
x
);

5695 
__INLINE
 
m_us
 
m_sq_f32
(

5696 
t32_t
 

, flt32_*
pOut
)

5698 if(

 > 0)

5702 #i(
__FPU_USED
 =1&& 
defed
 ( 
__CC_ARM
 )

5703 *
pOut
 = 
__sqf
(

);

5705 *
pOut
 = 
sqf
(

);

5708  (
ARM_MATH_SUCCESS
);

5712 *
pOut
 = 0.0f;

5713  (
ARM_MATH_ARGUMENT_ERROR
);

5726 
m_us
 
m_sq_q31
(

5727 
q31_t
 

, q31_*
pOut
);

5736 
m_us
 
m_sq_q15
(

5737 
q15_t
 

, q15_*
pOut
);

5752 
__INLINE
 
m_ccurWre_f32
(

5753 
t32_t
 * 
ccBufr
,

5754 
t32_t
 
L
,

5755 
ut16_t
 * 
wreOfft
,

5756 
t32_t
 
bufrInc
,

5757 cڡ 
t32_t
 * 
c
,

5758 
t32_t
 
cInc
,

5759 
ut32_t
 
blockSize
)

5761 
ut32_t
 
i
 = 0u;

5762 
t32_t
 
wOfft
;

5766 
wOfft
 = *
wreOfft
;

5769 
i
 = 
blockSize
;

5771 
i
 > 0u)

5774 
ccBufr
[
wOfft
] = *
c
;

5777 
c
 +
cInc
;

5780 
wOfft
 +
bufrInc
;

5781 if(
wOfft
 >
L
)

5782 
wOfft
 -
L
;

5785 
i
--;

5789 *
wreOfft
 = 
wOfft
;

5797 
__INLINE
 
m_ccurRd_f32
(

5798 
t32_t
 * 
ccBufr
,

5799 
t32_t
 
L
,

5800 
t32_t
 * 
adOfft
,

5801 
t32_t
 
bufrInc
,

5802 
t32_t
 * 
d
,

5803 
t32_t
 * 
d_ba
,

5804 
t32_t
 
d_ngth
,

5805 
t32_t
 
dInc
,

5806 
ut32_t
 
blockSize
)

5808 
ut32_t
 
i
 = 0u;

5809 
t32_t
 
rOfft
, 
d_d
;

5813 
rOfft
 = *
adOfft
;

5814 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5817 
i
 = 
blockSize
;

5819 
i
 > 0u)

5822 *
d
 = 
ccBufr
[
rOfft
];

5825 
d
 +
dInc
;

5827 if(
d
 =(
t32_t
 *
d_d
)

5829 
d
 = 
d_ba
;

5833 
rOfft
 +
bufrInc
;

5835 if(
rOfft
 >
L
)

5837 
rOfft
 -
L
;

5841 
i
--;

5845 *
adOfft
 = 
rOfft
;

5852 
__INLINE
 
m_ccurWre_q15
(

5853 
q15_t
 * 
ccBufr
,

5854 
t32_t
 
L
,

5855 
ut16_t
 * 
wreOfft
,

5856 
t32_t
 
bufrInc
,

5857 cڡ 
q15_t
 * 
c
,

5858 
t32_t
 
cInc
,

5859 
ut32_t
 
blockSize
)

5861 
ut32_t
 
i
 = 0u;

5862 
t32_t
 
wOfft
;

5866 
wOfft
 = *
wreOfft
;

5869 
i
 = 
blockSize
;

5871 
i
 > 0u)

5874 
ccBufr
[
wOfft
] = *
c
;

5877 
c
 +
cInc
;

5880 
wOfft
 +
bufrInc
;

5881 if(
wOfft
 >
L
)

5882 
wOfft
 -
L
;

5885 
i
--;

5889 *
wreOfft
 = 
wOfft
;

5897 
__INLINE
 
m_ccurRd_q15
(

5898 
q15_t
 * 
ccBufr
,

5899 
t32_t
 
L
,

5900 
t32_t
 * 
adOfft
,

5901 
t32_t
 
bufrInc
,

5902 
q15_t
 * 
d
,

5903 
q15_t
 * 
d_ba
,

5904 
t32_t
 
d_ngth
,

5905 
t32_t
 
dInc
,

5906 
ut32_t
 
blockSize
)

5908 
ut32_t
 
i
 = 0;

5909 
t32_t
 
rOfft
, 
d_d
;

5913 
rOfft
 = *
adOfft
;

5915 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5918 
i
 = 
blockSize
;

5920 
i
 > 0u)

5923 *
d
 = 
ccBufr
[
rOfft
];

5926 
d
 +
dInc
;

5928 if(
d
 =(
q15_t
 *
d_d
)

5930 
d
 = 
d_ba
;

5934 
rOfft
 +
bufrInc
;

5936 if(
rOfft
 >
L
)

5938 
rOfft
 -
L
;

5942 
i
--;

5946 *
adOfft
 = 
rOfft
;

5954 
__INLINE
 
m_ccurWre_q7
(

5955 
q7_t
 * 
ccBufr
,

5956 
t32_t
 
L
,

5957 
ut16_t
 * 
wreOfft
,

5958 
t32_t
 
bufrInc
,

5959 cڡ 
q7_t
 * 
c
,

5960 
t32_t
 
cInc
,

5961 
ut32_t
 
blockSize
)

5963 
ut32_t
 
i
 = 0u;

5964 
t32_t
 
wOfft
;

5968 
wOfft
 = *
wreOfft
;

5971 
i
 = 
blockSize
;

5973 
i
 > 0u)

5976 
ccBufr
[
wOfft
] = *
c
;

5979 
c
 +
cInc
;

5982 
wOfft
 +
bufrInc
;

5983 if(
wOfft
 >
L
)

5984 
wOfft
 -
L
;

5987 
i
--;

5991 *
wreOfft
 = 
wOfft
;

5999 
__INLINE
 
m_ccurRd_q7
(

6000 
q7_t
 * 
ccBufr
,

6001 
t32_t
 
L
,

6002 
t32_t
 * 
adOfft
,

6003 
t32_t
 
bufrInc
,

6004 
q7_t
 * 
d
,

6005 
q7_t
 * 
d_ba
,

6006 
t32_t
 
d_ngth
,

6007 
t32_t
 
dInc
,

6008 
ut32_t
 
blockSize
)

6010 
ut32_t
 
i
 = 0;

6011 
t32_t
 
rOfft
, 
d_d
;

6015 
rOfft
 = *
adOfft
;

6017 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6020 
i
 = 
blockSize
;

6022 
i
 > 0u)

6025 *
d
 = 
ccBufr
[
rOfft
];

6028 
d
 +
dInc
;

6030 if(
d
 =(
q7_t
 *
d_d
)

6032 
d
 = 
d_ba
;

6036 
rOfft
 +
bufrInc
;

6038 if(
rOfft
 >
L
)

6040 
rOfft
 -
L
;

6044 
i
--;

6048 *
adOfft
 = 
rOfft
;

6060 
m_pow_q31
(

6061 
q31_t
 * 
pSrc
,

6062 
ut32_t
 
blockSize
,

6063 
q63_t
 * 
pResu
);

6073 
m_pow_f32
(

6074 
t32_t
 * 
pSrc
,

6075 
ut32_t
 
blockSize
,

6076 
t32_t
 * 
pResu
);

6086 
m_pow_q15
(

6087 
q15_t
 * 
pSrc
,

6088 
ut32_t
 
blockSize
,

6089 
q63_t
 * 
pResu
);

6099 
m_pow_q7
(

6100 
q7_t
 * 
pSrc
,

6101 
ut32_t
 
blockSize
,

6102 
q31_t
 * 
pResu
);

6112 
m_mn_q7
(

6113 
q7_t
 * 
pSrc
,

6114 
ut32_t
 
blockSize
,

6115 
q7_t
 * 
pResu
);

6124 
m_mn_q15
(

6125 
q15_t
 * 
pSrc
,

6126 
ut32_t
 
blockSize
,

6127 
q15_t
 * 
pResu
);

6136 
m_mn_q31
(

6137 
q31_t
 * 
pSrc
,

6138 
ut32_t
 
blockSize
,

6139 
q31_t
 * 
pResu
);

6148 
m_mn_f32
(

6149 
t32_t
 * 
pSrc
,

6150 
ut32_t
 
blockSize
,

6151 
t32_t
 * 
pResu
);

6161 
m_v_f32
(

6162 
t32_t
 * 
pSrc
,

6163 
ut32_t
 
blockSize
,

6164 
t32_t
 * 
pResu
);

6174 
m_v_q31
(

6175 
q31_t
 * 
pSrc
,

6176 
ut32_t
 
blockSize
,

6177 
q63_t
 * 
pResu
);

6187 
m_v_q15
(

6188 
q15_t
 * 
pSrc
,

6189 
ut32_t
 
blockSize
,

6190 
q31_t
 * 
pResu
);

6200 
m_rms_f32
(

6201 
t32_t
 * 
pSrc
,

6202 
ut32_t
 
blockSize
,

6203 
t32_t
 * 
pResu
);

6213 
m_rms_q31
(

6214 
q31_t
 * 
pSrc
,

6215 
ut32_t
 
blockSize
,

6216 
q31_t
 * 
pResu
);

6226 
m_rms_q15
(

6227 
q15_t
 * 
pSrc
,

6228 
ut32_t
 
blockSize
,

6229 
q15_t
 * 
pResu
);

6239 
m_d_f32
(

6240 
t32_t
 * 
pSrc
,

6241 
ut32_t
 
blockSize
,

6242 
t32_t
 * 
pResu
);

6252 
m_d_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ut32_t
 
blockSize
,

6255 
q31_t
 * 
pResu
);

6265 
m_d_q15
(

6266 
q15_t
 * 
pSrc
,

6267 
ut32_t
 
blockSize
,

6268 
q15_t
 * 
pResu
);

6278 
m_cmx_mag_f32
(

6279 
t32_t
 * 
pSrc
,

6280 
t32_t
 * 
pD
,

6281 
ut32_t
 
numSames
);

6291 
m_cmx_mag_q31
(

6292 
q31_t
 * 
pSrc
,

6293 
q31_t
 * 
pD
,

6294 
ut32_t
 
numSames
);

6304 
m_cmx_mag_q15
(

6305 
q15_t
 * 
pSrc
,

6306 
q15_t
 * 
pD
,

6307 
ut32_t
 
numSames
);

6319 
m_cmx_d_od_q15
(

6320 
q15_t
 * 
pSrcA
,

6321 
q15_t
 * 
pSrcB
,

6322 
ut32_t
 
numSames
,

6323 
q31_t
 * 
Resu
,

6324 
q31_t
 * 
imagResu
);

6336 
m_cmx_d_od_q31
(

6337 
q31_t
 * 
pSrcA
,

6338 
q31_t
 * 
pSrcB
,

6339 
ut32_t
 
numSames
,

6340 
q63_t
 * 
Resu
,

6341 
q63_t
 * 
imagResu
);

6353 
m_cmx_d_od_f32
(

6354 
t32_t
 * 
pSrcA
,

6355 
t32_t
 * 
pSrcB
,

6356 
ut32_t
 
numSames
,

6357 
t32_t
 * 
Resu
,

6358 
t32_t
 * 
imagResu
);

6369 
m_cmx_mu__q15
(

6370 
q15_t
 * 
pSrcCmx
,

6371 
q15_t
 * 
pSrcRl
,

6372 
q15_t
 * 
pCmxD
,

6373 
ut32_t
 
numSames
);

6384 
m_cmx_mu__q31
(

6385 
q31_t
 * 
pSrcCmx
,

6386 
q31_t
 * 
pSrcRl
,

6387 
q31_t
 * 
pCmxD
,

6388 
ut32_t
 
numSames
);

6399 
m_cmx_mu__f32
(

6400 
t32_t
 * 
pSrcCmx
,

6401 
t32_t
 * 
pSrcRl
,

6402 
t32_t
 * 
pCmxD
,

6403 
ut32_t
 
numSames
);

6414 
m_m_q7
(

6415 
q7_t
 * 
pSrc
,

6416 
ut32_t
 
blockSize
,

6417 
q7_t
 * 
su
,

6418 
ut32_t
 * 
dex
);

6429 
m_m_q15
(

6430 
q15_t
 * 
pSrc
,

6431 
ut32_t
 
blockSize
,

6432 
q15_t
 * 
pResu
,

6433 
ut32_t
 * 
pIndex
);

6443 
m_m_q31
(

6444 
q31_t
 * 
pSrc
,

6445 
ut32_t
 
blockSize
,

6446 
q31_t
 * 
pResu
,

6447 
ut32_t
 * 
pIndex
);

6458 
m_m_f32
(

6459 
t32_t
 * 
pSrc
,

6460 
ut32_t
 
blockSize
,

6461 
t32_t
 * 
pResu
,

6462 
ut32_t
 * 
pIndex
);

6473 
m_max_q7
(

6474 
q7_t
 * 
pSrc
,

6475 
ut32_t
 
blockSize
,

6476 
q7_t
 * 
pResu
,

6477 
ut32_t
 * 
pIndex
);

6488 
m_max_q15
(

6489 
q15_t
 * 
pSrc
,

6490 
ut32_t
 
blockSize
,

6491 
q15_t
 * 
pResu
,

6492 
ut32_t
 * 
pIndex
);

6503 
m_max_q31
(

6504 
q31_t
 * 
pSrc
,

6505 
ut32_t
 
blockSize
,

6506 
q31_t
 * 
pResu
,

6507 
ut32_t
 * 
pIndex
);

6518 
m_max_f32
(

6519 
t32_t
 * 
pSrc
,

6520 
ut32_t
 
blockSize
,

6521 
t32_t
 * 
pResu
,

6522 
ut32_t
 * 
pIndex
);

6533 
m_cmx_mu_cmx_q15
(

6534 
q15_t
 * 
pSrcA
,

6535 
q15_t
 * 
pSrcB
,

6536 
q15_t
 * 
pD
,

6537 
ut32_t
 
numSames
);

6548 
m_cmx_mu_cmx_q31
(

6549 
q31_t
 * 
pSrcA
,

6550 
q31_t
 * 
pSrcB
,

6551 
q31_t
 * 
pD
,

6552 
ut32_t
 
numSames
);

6563 
m_cmx_mu_cmx_f32
(

6564 
t32_t
 * 
pSrcA
,

6565 
t32_t
 * 
pSrcB
,

6566 
t32_t
 * 
pD
,

6567 
ut32_t
 
numSames
);

6576 
m_t_to_q31
(

6577 
t32_t
 * 
pSrc
,

6578 
q31_t
 * 
pD
,

6579 
ut32_t
 
blockSize
);

6588 
m_t_to_q15
(

6589 
t32_t
 * 
pSrc
,

6590 
q15_t
 * 
pD
,

6591 
ut32_t
 
blockSize
);

6600 
m_t_to_q7
(

6601 
t32_t
 * 
pSrc
,

6602 
q7_t
 * 
pD
,

6603 
ut32_t
 
blockSize
);

6613 
m_q31_to_q15
(

6614 
q31_t
 * 
pSrc
,

6615 
q15_t
 * 
pD
,

6616 
ut32_t
 
blockSize
);

6625 
m_q31_to_q7
(

6626 
q31_t
 * 
pSrc
,

6627 
q7_t
 * 
pD
,

6628 
ut32_t
 
blockSize
);

6637 
m_q15_to_t
(

6638 
q15_t
 * 
pSrc
,

6639 
t32_t
 * 
pD
,

6640 
ut32_t
 
blockSize
);

6650 
m_q15_to_q31
(

6651 
q15_t
 * 
pSrc
,

6652 
q31_t
 * 
pD
,

6653 
ut32_t
 
blockSize
);

6663 
m_q15_to_q7
(

6664 
q15_t
 * 
pSrc
,

6665 
q7_t
 * 
pD
,

6666 
ut32_t
 
blockSize
);

6740 
__INLINE
 
t32_t
 
m_br__f32
(

6741 cڡ 
m_br___f32
 * 
S
,

6742 
t32_t
 
X
,

6743 
t32_t
 
Y
)

6745 
t32_t
 
out
;

6746 
t32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6747 
t32_t
 *
pDa
 = 
S
->pData;

6748 
t32_t
 
xIndex
, 
yIndex
, 
dex
;

6749 
t32_t
 
xdiff
, 
ydiff
;

6750 
t32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6752 
xIndex
 = (
t32_t

X
;

6753 
yIndex
 = (
t32_t

Y
;

6757 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1|| 
yIndex
 < 0 || yIndex > ( S->
numCs
-1))

6763 
dex
 = (
xIndex
 - 1+ (
yIndex
-1* 
S
->
numCs
 ;

6767 
f00
 = 
pDa
[
dex
];

6768 
f01
 = 
pDa
[
dex
 + 1];

6771 
dex
 = (
xIndex
-1+ (
yIndex
* 
S
->
numCs
;

6775 
f10
 = 
pDa
[
dex
];

6776 
f11
 = 
pDa
[
dex
 + 1];

6779 
b1
 = 
f00
;

6780 
b2
 = 
f01
 - 
f00
;

6781 
b3
 = 
f10
 - 
f00
;

6782 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6785 
xdiff
 = 
X
 - 
xIndex
;

6788 
ydiff
 = 
Y
 - 
yIndex
;

6791 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6794  (
out
);

6807 
__INLINE
 
q31_t
 
m_br__q31
(

6808 
m_br___q31
 * 
S
,

6809 
q31_t
 
X
,

6810 
q31_t
 
Y
)

6812 
q31_t
 
out
;

6813 
q31_t
 
acc
 = 0;

6814 
q31_t
 
xa
, 
ya
;

6815 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6816 
t32_t
 
rI
, 
cI
;

6817 
q31_t
 *
pYDa
 = 
S
->
pDa
;

6818 
ut32_t
 
nCs
 = 
S
->
numCs
;

6824 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6829 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6833 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6840 
xa
 = (
X
 & 0x000FFFFF) << 11u;

6843 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6844 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

6848 
ya
 = (
Y
 & 0x000FFFFF) << 11u;

6851 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

6852 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

6855 
out
 = ((
q31_t
(((
q63_t

x1
 * (0x7FFFFFFF - 
xa
)) >> 32));

6856 
acc
 = ((
q31_t
(((
q63_t

out
 * (0x7FFFFFFF - 
ya
)) >> 32));

6859 
out
 = ((
q31_t
((
q63_t

x2
 * (0x7FFFFFFF - 
ya
) >> 32));

6860 
acc
 +((
q31_t
((
q63_t

out
 * (
xa
) >> 32));

6863 
out
 = ((
q31_t
((
q63_t

y1
 * (0x7FFFFFFF - 
xa
) >> 32));

6864 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

6867 
out
 = ((
q31_t
((
q63_t

y2
 * (
xa
) >> 32));

6868 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

6871  (
acc
 << 2u);

6883 
__INLINE
 
q15_t
 
m_br__q15
(

6884 
m_br___q15
 * 
S
,

6885 
q31_t
 
X
,

6886 
q31_t
 
Y
)

6888 
q63_t
 
acc
 = 0;

6889 
q31_t
 
out
;

6890 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6891 
q31_t
 
xa
, 
ya
;

6892 
t32_t
 
rI
, 
cI
;

6893 
q15_t
 *
pYDa
 = 
S
->
pDa
;

6894 
ut32_t
 
nCs
 = 
S
->
numCs
;

6899 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6904 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6908 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6915 
xa
 = (
X
 & 0x000FFFFF);

6918 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6919 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

6924 
ya
 = (
Y
 & 0x000FFFFF);

6927 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

6928 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

6934 
out
 = (
q31_t
(((
q63_t

x1
 * (0xFFFFF - 
xa
)) >> 4u);

6935 
acc
 = ((
q63_t

out
 * (0xFFFFF - 
ya
));

6938 
out
 = (
q31_t
(((
q63_t

x2
 * (0xFFFFF - 
ya
)) >> 4u);

6939 
acc
 +((
q63_t

out
 * (
xa
));

6942 
out
 = (
q31_t
(((
q63_t

y1
 * (0xFFFFF - 
xa
)) >> 4u);

6943 
acc
 +((
q63_t

out
 * (
ya
));

6946 
out
 = (
q31_t
(((
q63_t

y2
 * (
xa
)) >> 4u);

6947 
acc
 +((
q63_t

out
 * (
ya
));

6951  (
acc
 >> 36);

6963 
__INLINE
 
q7_t
 
m_br__q7
(

6964 
m_br___q7
 * 
S
,

6965 
q31_t
 
X
,

6966 
q31_t
 
Y
)

6968 
q63_t
 
acc
 = 0;

6969 
q31_t
 
out
;

6970 
q31_t
 
xa
, 
ya
;

6971 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6972 
t32_t
 
rI
, 
cI
;

6973 
q7_t
 *
pYDa
 = 
S
->
pDa
;

6974 
ut32_t
 
nCs
 = 
S
->
numCs
;

6979 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6984 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6988 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6995 
xa
 = (
X
 & 0x000FFFFF);

6998 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6999 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7004 
ya
 = (
Y
 & 0x000FFFFF);

7007 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7008 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7011 
out
 = ((
x1
 * (0xFFFFF - 
xa
)));

7012 
acc
 = (((
q63_t

out
 * (0xFFFFF - 
ya
)));

7015 
out
 = ((
x2
 * (0xFFFFF - 
ya
)));

7016 
acc
 +(((
q63_t

out
 * (
xa
)));

7019 
out
 = ((
y1
 * (0xFFFFF - 
xa
)));

7020 
acc
 +(((
q63_t

out
 * (
ya
)));

7023 
out
 = ((
y2
 * (
ya
)));

7024 
acc
 +(((
q63_t

out
 * (
xa
)));

7027  (
acc
 >> 40);

7040 #ifdef 
__lulus


	@C:\work\RadioDSP_CortexM4\cmsis\core_cm4.h

23 #i
defed
 ( 
__ICCARM__
 )

24 #agm
syem_ude


27 #ifde
__lulus


31 #ide
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

76 
	#__CM4_CMSIS_VERSION_MAIN
 (0x02

	)

77 
	#__CM4_CMSIS_VERSION_SUB
 (0x10

	)

78 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16| 
__CM4_CMSIS_VERSION_SUB


	)

80 
	#__CORTEX_M
 (0x04

	)

83 #i 
defed
 ( 
__CC_ARM
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
__le


	)

87 #i
defed
 ( 
__ICCARM__
 )

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
le


	)

91 #i
defed
 ( 
__GNUC__
 )

92 
	#__ASM
 
__asm


	)

93 
	#__INLINE
 
le


	)

95 #i
defed
 ( 
__TASKING__
 )

96 
	#__ASM
 
__asm


	)

97 
	#__INLINE
 
le


	)

102 #i
defed
 ( 
__CC_ARM
 )

103 #i
defed
 
__TARGET_FPU_VFP


104 #i(
__FPU_PRESENT
 == 1)

105 
	#__FPU_USED
 1

	)

108 
	#__FPU_USED
 0

	)

111 
	#__FPU_USED
 0

	)

114 #i
defed
 ( 
__ICCARM__
 )

115 #i
defed
 
__ARMVFP__


116 #i(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #i
defed
 ( 
__GNUC__
 )

127 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

128 #i(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #i
defed
 ( 
__TASKING__
 )

140 
	#__FPU_USED
 0

	)

143 
	~<dt.h
>

144 
	~<ce_cmInr.h
>

145 
	~<ce_cmFunc.h
>

146 
	~<ce_cm4_simd.h
>

150 #ide
__CMSIS_GENERIC


152 #ide
__CORE_CM4_H_DEPENDANT


153 
	#__CORE_CM4_H_DEPENDANT


	)

156 #i
defed
 
__CHECK_DEVICE_DEFINES


157 #ide
__CM4_REV


158 
	#__CM4_REV
 0x0000

	)

162 #ide
__FPU_PRESENT


163 
	#__FPU_PRESENT
 0

	)

167 #ide
__MPU_PRESENT


168 
	#__MPU_PRESENT
 0

	)

172 #ide
__NVIC_PRIO_BITS


173 
	#__NVIC_PRIO_BITS
 4

	)

177 #ide
__Vd_SysTickCfig


178 
	#__Vd_SysTickCfig
 0

	)

184 #ifde
__lulus


185 
	#__I
 vީ

	)

187 
	#__I
 vީcڡ

	)

189 
	#__O
 vީ

	)

190 
	#__IO
 vީ

	)

222 #i(
__CORTEX_M
 != 0x04)

223 
ut32_t
 
_rved0
:27;

225 
ut32_t
 
_rved0
:16;

226 
ut32_t
 
GE
:4;

227 
ut32_t
 
_rved1
:7;

229 
ut32_t
 
Q
:1;

230 
ut32_t
 
V
:1;

231 
ut32_t
 
C
:1;

232 
ut32_t
 
Z
:1;

233 
ut32_t
 
N
:1;

234 } 
b
;

235 
ut32_t
 
w
;

236 } 
	tAPSR_Ty
;

245 
ut32_t
 
ISR
:9;

246 
ut32_t
 
_rved0
:23;

247 } 
b
;

248 
ut32_t
 
w
;

249 } 
	tIPSR_Ty
;

258 
ut32_t
 
ISR
:9;

259 #i(
__CORTEX_M
 != 0x04)

260 
ut32_t
 
_rved0
:15;

262 
ut32_t
 
_rved0
:7;

263 
ut32_t
 
GE
:4;

264 
ut32_t
 
_rved1
:4;

266 
ut32_t
 
T
:1;

267 
ut32_t
 
IT
:2;

268 
ut32_t
 
Q
:1;

269 
ut32_t
 
V
:1;

270 
ut32_t
 
C
:1;

271 
ut32_t
 
Z
:1;

272 
ut32_t
 
N
:1;

273 } 
b
;

274 
ut32_t
 
w
;

275 } 
	txPSR_Ty
;

284 
ut32_t
 
nPRIV
:1;

285 
ut32_t
 
SPSEL
:1;

286 
ut32_t
 
FPCA
:1;

287 
ut32_t
 
_rved0
:29;

288 } 
b
;

289 
ut32_t
 
w
;

290 } 
	tCONTROL_Ty
;

305 
__IO
 
ut32_t
 
ISER
[8];

306 
ut32_t
 
RESERVED0
[24];

307 
__IO
 
ut32_t
 
ICER
[8];

308 
ut32_t
 
RSERVED1
[24];

309 
__IO
 
ut32_t
 
ISPR
[8];

310 
ut32_t
 
RESERVED2
[24];

311 
__IO
 
ut32_t
 
ICPR
[8];

312 
ut32_t
 
RESERVED3
[24];

313 
__IO
 
ut32_t
 
IABR
[8];

314 
ut32_t
 
RESERVED4
[56];

315 
__IO
 
ut8_t
 
IP
[240];

316 
ut32_t
 
RESERVED5
[644];

317 
__O
 
ut32_t
 
STIR
;

318 } 
	tNVIC_Ty
;

321 
	#NVIC_STIR_INTID_Pos
 0

	)

322 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos


	)

337 
__I
 
ut32_t
 
CPUID
;

338 
__IO
 
ut32_t
 
ICSR
;

339 
__IO
 
ut32_t
 
VTOR
;

340 
__IO
 
ut32_t
 
AIRCR
;

341 
__IO
 
ut32_t
 
SCR
;

342 
__IO
 
ut32_t
 
CCR
;

343 
__IO
 
ut8_t
 
SHP
[12];

344 
__IO
 
ut32_t
 
SHCSR
;

345 
__IO
 
ut32_t
 
CFSR
;

346 
__IO
 
ut32_t
 
HFSR
;

347 
__IO
 
ut32_t
 
DFSR
;

348 
__IO
 
ut32_t
 
MMFAR
;

349 
__IO
 
ut32_t
 
BFAR
;

350 
__IO
 
ut32_t
 
AFSR
;

351 
__I
 
ut32_t
 
PFR
[2];

352 
__I
 
ut32_t
 
DFR
;

353 
__I
 
ut32_t
 
ADR
;

354 
__I
 
ut32_t
 
MMFR
[4];

355 
__I
 
ut32_t
 
ISAR
[5];

356 
ut32_t
 
RESERVED0
[5];

357 
__IO
 
ut32_t
 
CPACR
;

358 } 
	tSCB_Ty
;

361 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

362 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

364 
	#SCB_CPUID_VARIANT_Pos
 20

	)

365 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

367 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

368 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

370 
	#SCB_CPUID_PARTNO_Pos
 4

	)

371 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

373 
	#SCB_CPUID_REVISION_Pos
 0

	)

374 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

377 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

378 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

380 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

381 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

383 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

384 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

386 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

387 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

389 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

390 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

392 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

393 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

395 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

396 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

398 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

399 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

401 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

402 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

404 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

405 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

412 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

413 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

418 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

419 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

421 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

422 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

424 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

427 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

430 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

431 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos


	)

434 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

435 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

437 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

438 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

440 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

441 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

444 
	#SCB_CCR_STKALIGN_Pos
 9

	)

445 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

447 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

448 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

450 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

451 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

453 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

454 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

456 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

457 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

459 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

460 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos


	)

463 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

464 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

466 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

469 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

472 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

475 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

478 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

481 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

484 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

485 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

487 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

488 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

490 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

491 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

493 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

494 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

496 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

497 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

499 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

502 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos


	)

506 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

507 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

509 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

510 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

512 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

513 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos


	)

516 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

517 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

519 
	#SCB_HFSR_FORCED_Pos
 30

	)

520 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

522 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

523 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

526 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

527 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

529 
	#SCB_DFSR_VCATCH_Pos
 3

	)

530 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

532 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

533 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

535 
	#SCB_DFSR_BKPT_Pos
 1

	)

536 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

538 
	#SCB_DFSR_HALTED_Pos
 0

	)

539 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos


	)

554 
ut32_t
 
RESERVED0
[1];

555 
__I
 
ut32_t
 
ICTR
;

556 
__IO
 
ut32_t
 
ACTLR
;

557 } 
	tSCnSCB_Ty
;

560 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

561 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos


	)

564 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

565 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos


	)

567 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

568 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos


	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos


	)

592 
__IO
 
ut32_t
 
CTRL
;

593 
__IO
 
ut32_t
 
LOAD
;

594 
__IO
 
ut32_t
 
VAL
;

595 
__I
 
ut32_t
 
CALIB
;

596 } 
	tSysTick_Ty
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

642 
__O
 union

644 
__O
 
ut8_t
 
u8
;

645 
__O
 
ut16_t
 
u16
;

646 
__O
 
ut32_t
 
u32
;

647 } 
PORT
 [32];

648 
ut32_t
 
RESERVED0
[864];

649 
__IO
 
ut32_t
 
TER
;

650 
ut32_t
 
RESERVED1
[15];

651 
__IO
 
ut32_t
 
TPR
;

652 
ut32_t
 
RESERVED2
[15];

653 
__IO
 
ut32_t
 
TCR
;

654 } 
	tITM_Ty
;

657 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

658 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos


	)

661 
	#ITM_TCR_BUSY_Pos
 23

	)

662 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

664 
	#ITM_TCR_TBusID_Pos
 16

	)

665 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

667 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

668 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

670 
	#ITM_TCR_TSPs_Pos
 8

	)

671 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

673 
	#ITM_TCR_SWOENA_Pos
 4

	)

674 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

676 
	#ITM_TCR_TXENA_Pos
 3

	)

677 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos


	)

679 
	#ITM_TCR_SYNCENA_Pos
 2

	)

680 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

682 
	#ITM_TCR_TSENA_Pos
 1

	)

683 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

685 
	#ITM_TCR_ITMENA_Pos
 0

	)

686 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos


	)

691 #i(
__MPU_PRESENT
 == 1)

702 
__I
 
ut32_t
 
TYPE
;

703 
__IO
 
ut32_t
 
CTRL
;

704 
__IO
 
ut32_t
 
RNR
;

705 
__IO
 
ut32_t
 
RBAR
;

706 
__IO
 
ut32_t
 
RASR
;

707 
__IO
 
ut32_t
 
RBAR_A1
;

708 
__IO
 
ut32_t
 
RASR_A1
;

709 
__IO
 
ut32_t
 
RBAR_A2
;

710 
__IO
 
ut32_t
 
RASR_A2
;

711 
__IO
 
ut32_t
 
RBAR_A3
;

712 
__IO
 
ut32_t
 
RASR_A3
;

713 } 
	tMPU_Ty
;

716 
	#MPU_TYPE_IREGION_Pos
 16

	)

717 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

719 
	#MPU_TYPE_DREGION_Pos
 8

	)

720 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

722 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

723 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

726 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

727 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

729 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

730 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

732 
	#MPU_CTRL_ENABLE_Pos
 0

	)

733 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

736 
	#MPU_RNR_REGION_Pos
 0

	)

737 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

740 
	#MPU_RBAR_ADDR_Pos
 5

	)

741 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

743 
	#MPU_RBAR_VALID_Pos
 4

	)

744 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

746 
	#MPU_RBAR_REGION_Pos
 0

	)

747 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

750 
	#MPU_RASR_ATTRS_Pos
 16

	)

751 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

753 
	#MPU_RASR_SRD_Pos
 8

	)

754 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

756 
	#MPU_RASR_SIZE_Pos
 1

	)

757 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

759 
	#MPU_RASR_ENABLE_Pos
 0

	)

760 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

766 #i(
__FPU_PRESENT
 == 1)

777 
ut32_t
 
RESERVED0
[1];

778 
__IO
 
ut32_t
 
FPCCR
;

779 
__IO
 
ut32_t
 
FPCAR
;

780 
__IO
 
ut32_t
 
FPDSCR
;

781 
__I
 
ut32_t
 
MVFR0
;

782 
__I
 
ut32_t
 
MVFR1
;

783 } 
	tFPU_Ty
;

786 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

787 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos


	)

789 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

790 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos


	)

792 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

793 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos


	)

795 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

796 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos


	)

798 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

799 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos


	)

801 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

802 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos


	)

804 
	#FPU_FPCCR_THREAD_Pos
 3

	)

805 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos


	)

807 
	#FPU_FPCCR_USER_Pos
 1

	)

808 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos


	)

810 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

811 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos


	)

814 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

815 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos


	)

818 
	#FPU_FPDSCR_AHP_Pos
 26

	)

819 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos


	)

821 
	#FPU_FPDSCR_DN_Pos
 25

	)

822 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos


	)

824 
	#FPU_FPDSCR_FZ_Pos
 24

	)

825 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos


	)

827 
	#FPU_FPDSCR_RMode_Pos
 22

	)

828 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos


	)

831 
	#FPU_MVFR0_FP_roundg_modes_Pos
 28

	)

832 
	#FPU_MVFR0_FP_roundg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundg_modes_Pos


	)

834 
	#FPU_MVFR0_Sht_ves_Pos
 24

	)

835 
	#FPU_MVFR0_Sht_ves_Msk
 (0xFUL << 
FPU_MVFR0_Sht_ves_Pos


	)

837 
	#FPU_MVFR0_Sque_ro_Pos
 20

	)

838 
	#FPU_MVFR0_Sque_ro_Msk
 (0xFUL << 
FPU_MVFR0_Sque_ro_Pos


	)

840 
	#FPU_MVFR0_Divide_Pos
 16

	)

841 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos


	)

843 
	#FPU_MVFR0_FP_exp_pg_Pos
 12

	)

844 
	#FPU_MVFR0_FP_exp_pg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exp_pg_Pos


	)

846 
	#FPU_MVFR0_Doub_ecisi_Pos
 8

	)

847 
	#FPU_MVFR0_Doub_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Doub_ecisi_Pos


	)

849 
	#FPU_MVFR0_Sg_ecisi_Pos
 4

	)

850 
	#FPU_MVFR0_Sg_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Sg_ecisi_Pos


	)

852 
	#FPU_MVFR0_A_SIMD_gis_Pos
 0

	)

853 
	#FPU_MVFR0_A_SIMD_gis_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_gis_Pos


	)

856 
	#FPU_MVFR1_FP_fud_MAC_Pos
 28

	)

857 
	#FPU_MVFR1_FP_fud_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fud_MAC_Pos


	)

859 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

860 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos


	)

862 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

863 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos


	)

865 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

866 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos


	)

882 
__IO
 
ut32_t
 
DHCSR
;

883 
__O
 
ut32_t
 
DCRSR
;

884 
__IO
 
ut32_t
 
DCRDR
;

885 
__IO
 
ut32_t
 
DEMCR
;

886 } 
	tCeDebug_Ty
;

889 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

890 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

892 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

893 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

895 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

896 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

898 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

899 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

901 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

902 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

904 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

905 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

907 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

908 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

910 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

911 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

913 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

914 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

916 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

917 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

919 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

920 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

922 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

923 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CeDebug_DHCSR_C_DEBUGEN_Pos


	)

926 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

927 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

929 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

930 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CeDebug_DCRSR_REGSEL_Pos


	)

933 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

934 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

936 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

937 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

939 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

940 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

942 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

943 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

945 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

946 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

948 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

949 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

951 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

952 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

954 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

955 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

957 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

958 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

960 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

961 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

963 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

964 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

966 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

967 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

969 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

970 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CeDebug_DEMCR_VC_CORERESET_Pos


	)

980 
	#SCS_BASE
 (0xE000E000UL

	)

981 
	#ITM_BASE
 (0xE0000000UL

	)

982 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

983 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

984 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

985 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

987 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

988 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

989 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

990 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

991 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

992 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

994 #i(
__MPU_PRESENT
 == 1)

995 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

996 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

999 #i(
__FPU_PRESENT
 == 1)

1000 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30UL

	)

1001 
	#FPU
 ((
FPU_Ty
 *
FPU_BASE
 )

	)

1037 
__INLINE
 
NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1039 
ut32_t
 
g_vue
;

1040 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07);

1042 
g_vue
 = 
SCB
->
AIRCR
;

1043 
g_vue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1044 
g_vue
 = (reg_value |

1045 ((
ut32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1046 (
PriܙyGroupTmp
 << 8));

1047 
SCB
->
AIRCR
 = 
g_vue
;

1058 
__INLINE
 
ut32_t
 
NVIC_GPriܙyGroupg
()

1060  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
);

1071 
__INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1074 
NVIC
->
ISER
[(
ut32_t
)((
t32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1085 
__INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1087 
NVIC
->
ICER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1100 
__INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1102 ((
ut32_t
((
NVIC
->
ISPR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1113 
__INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1115 
NVIC
->
ISPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1126 
__INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1128 
NVIC
->
ICPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1139 
__INLINE
 
ut32_t
 
NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1141 ((
ut32_t
)((
NVIC
->
IABR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1156 
__INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1158 if(
IRQn
 < 0) {

1159 
SCB
->
SHP
[((
ut32_t
)(
IRQn
& 0xF)-4] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1161 
NVIC
->
IP
[(
ut32_t
)(
IRQn
)] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1177 
__INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1180 if(
IRQn
 < 0) {

1181 ((
ut32_t
)(
SCB
->
SHP
[((ut32_t)(
IRQn
& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1183 ((
ut32_t
)(
NVIC
->
IP
[(ut32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1201 
__INLINE
 
ut32_t
 
NVIC_EncodePriܙy
 (ut32_
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1203 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1204 
ut32_t
 
PemPriܙyBs
;

1205 
ut32_t
 
SubPriܙyBs
;

1207 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1208 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1211 ((
PemPriܙy
 & ((1 << (
PemPriܙyBs
)- 1)<< 
SubPriܙyBs
) |

1212 ((
SubPriܙy
 & ((1 << (
SubPriܙyBs
 )) - 1)))

1231 
__INLINE
 
NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1233 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1234 
ut32_t
 
PemPriܙyBs
;

1235 
ut32_t
 
SubPriܙyBs
;

1237 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1238 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1240 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& ((1 << (
PemPriܙyBs
)) - 1);

1241 *
pSubPriܙy
 = (
Priܙy
 ) & ((1 << (
SubPriܙyBs
 )) - 1);

1249 
__INLINE
 
NVIC_SyemRet
()

1251 
__DSB
();

1253 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1254 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1255 
SCB_AIRCR_SYSRESETREQ_Msk
);

1256 
__DSB
();

1270 #i(
__Vd_SysTickCfig
 == 0)

1281 
__INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

1283 i(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1285 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1286 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1287 
SysTick
->
VAL
 = 0;

1288 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1289 
SysTick_CTRL_TICKINT_Msk
 |

1290 
SysTick_CTRL_ENABLE_Msk
;

1306 vީ
t32_t
 
ITM_RxBufr
;

1307 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1319 
__INLINE
 
ut32_t
 
ITM_SdCh
 (ut32_
ch
)

1321 i((
	gCeDebug
->
	gDEMCR
 & 
	gCeDebug_DEMCR_TRCENA_Msk
) &&

1322 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1323 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1325 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1326 
	gITM
->
	gPORT
[0].
	gu8
 = (
ut8_t

ch
;

1328  (
	gch
);

1341 
__INLINE
 
t32_t
 
ITM_ReiveCh
 () {

1342 
t32_t
 
	gch
 = -1;

1344 i(
	gITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1345 
ch
 = 
ITM_RxBufr
;

1346 
	gITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1349  (
	gch
);

1361 
__INLINE
 
t32_t
 
ITM_CheckCh
 () {

1363 i(
	gITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1376 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\cmsis\core_cm4_simd.h

24 #ifde
__lulus


28 #ide
__CORE_CM4_SIMD_H


29 
	#__CORE_CM4_SIMD_H


	)

43 #i 
defed
 ( 
__CC_ARM
 )

47 
	#__SADD8
 
__dd8


	)

48 
	#__QADD8
 
__qadd8


	)

49 
	#__SHADD8
 
__shadd8


	)

50 
	#__UADD8
 
__uadd8


	)

51 
	#__UQADD8
 
__uqadd8


	)

52 
	#__UHADD8
 
__uhadd8


	)

53 
	#__SSUB8
 
__ssub8


	)

54 
	#__QSUB8
 
__qsub8


	)

55 
	#__SHSUB8
 
__shsub8


	)

56 
	#__USUB8
 
__usub8


	)

57 
	#__UQSUB8
 
__uqsub8


	)

58 
	#__UHSUB8
 
__uhsub8


	)

59 
	#__SADD16
 
__dd16


	)

60 
	#__QADD16
 
__qadd16


	)

61 
	#__SHADD16
 
__shadd16


	)

62 
	#__UADD16
 
__uadd16


	)

63 
	#__UQADD16
 
__uqadd16


	)

64 
	#__UHADD16
 
__uhadd16


	)

65 
	#__SSUB16
 
__ssub16


	)

66 
	#__QSUB16
 
__qsub16


	)

67 
	#__SHSUB16
 
__shsub16


	)

68 
	#__USUB16
 
__usub16


	)

69 
	#__UQSUB16
 
__uqsub16


	)

70 
	#__UHSUB16
 
__uhsub16


	)

71 
	#__SASX
 
__sx


	)

72 
	#__QASX
 
__qasx


	)

73 
	#__SHASX
 
__shasx


	)

74 
	#__UASX
 
__uasx


	)

75 
	#__UQASX
 
__uqasx


	)

76 
	#__UHASX
 
__uhasx


	)

77 
	#__SSAX
 
__sx


	)

78 
	#__QSAX
 
__qx


	)

79 
	#__SHSAX
 
__shx


	)

80 
	#__USAX
 
__ux


	)

81 
	#__UQSAX
 
__uqx


	)

82 
	#__UHSAX
 
__uhx


	)

83 
	#__USAD8
 
__ud8


	)

84 
	#__USADA8
 
__uda8


	)

85 
	#__SSAT16
 
__st16


	)

86 
	#__USAT16
 
__ut16


	)

87 
	#__UXTB16
 
__uxtb16


	)

88 
	#__UXTAB16
 
__uxb16


	)

89 
	#__SXTB16
 
__sxtb16


	)

90 
	#__SXTAB16
 
__sxb16


	)

91 
	#__SMUAD
 
__smuad


	)

92 
	#__SMUADX
 
__smuadx


	)

93 
	#__SMLAD
 
__smd


	)

94 
	#__SMLADX
 
__smdx


	)

95 
	#__SMLALD
 
__smld


	)

96 
	#__SMLALDX
 
__smldx


	)

97 
	#__SMUSD
 
__smusd


	)

98 
	#__SMUSDX
 
__smusdx


	)

99 
	#__SMLSD
 
__smlsd


	)

100 
	#__SMLSDX
 
__smlsdx


	)

101 
	#__SMLSLD
 
__smld


	)

102 
	#__SMLSLDX
 
__smldx


	)

103 
	#__SEL
 
__l


	)

104 
	#__QADD
 
__qadd


	)

105 
	#__QSUB
 
__qsub


	)

107 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

108 ((((
ut32_t
)(
ARG2
)<< (
ARG3
)& 0xFFFF0000UL)

	)

110 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

111 ((((
ut32_t
)(
ARG2
)>> (
ARG3
)& 0x0000FFFFUL)

	)

118 #i
defed
 ( 
__ICCARM__
 )

121 
	~<cmsis_r.h
>

190 #i
defed
 ( 
__GNUC__
 )

194 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SADD8
(
ut32_t
 
1
, ut32_
2
)

196 
ut32_t
 
su
;

198 
__ASM
 vީ("dd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

199 (
su
);

200 
	}
}

202 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD8
(
ut32_t
 
1
, ut32_
2
)

204 
ut32_t
 
su
;

206 
__ASM
 vީ("qadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

207 (
su
);

208 
	}
}

210 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHADD8
(
ut32_t
 
1
, ut32_
2
)

212 
ut32_t
 
su
;

214 
__ASM
 vީ("shadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

215 (
su
);

216 
	}
}

218 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UADD8
(
ut32_t
 
1
, ut32_
2
)

220 
ut32_t
 
su
;

222 
__ASM
 vީ("uadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

223 (
su
);

224 
	}
}

226 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQADD8
(
ut32_t
 
1
, ut32_
2
)

228 
ut32_t
 
su
;

230 
__ASM
 vީ("uqadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

231 (
su
);

232 
	}
}

234 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHADD8
(
ut32_t
 
1
, ut32_
2
)

236 
ut32_t
 
su
;

238 
__ASM
 vީ("uhadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

239 (
su
);

240 
	}
}

243 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSUB8
(
ut32_t
 
1
, ut32_
2
)

245 
ut32_t
 
su
;

247 
__ASM
 vީ("ssub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

248 (
su
);

249 
	}
}

251 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB8
(
ut32_t
 
1
, ut32_
2
)

253 
ut32_t
 
su
;

255 
__ASM
 vީ("qsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

256 (
su
);

257 
	}
}

259 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSUB8
(
ut32_t
 
1
, ut32_
2
)

261 
ut32_t
 
su
;

263 
__ASM
 vީ("shsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

264 (
su
);

265 
	}
}

267 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USUB8
(
ut32_t
 
1
, ut32_
2
)

269 
ut32_t
 
su
;

271 
__ASM
 vީ("usub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

272 (
su
);

273 
	}
}

275 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSUB8
(
ut32_t
 
1
, ut32_
2
)

277 
ut32_t
 
su
;

279 
__ASM
 vީ("uqsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

280 (
su
);

281 
	}
}

283 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSUB8
(
ut32_t
 
1
, ut32_
2
)

285 
ut32_t
 
su
;

287 
__ASM
 vީ("uhsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

288 (
su
);

289 
	}
}

292 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SADD16
(
ut32_t
 
1
, ut32_
2
)

294 
ut32_t
 
su
;

296 
__ASM
 vީ("dd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

297 (
su
);

298 
	}
}

300 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD16
(
ut32_t
 
1
, ut32_
2
)

302 
ut32_t
 
su
;

304 
__ASM
 vީ("qadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

305 (
su
);

306 
	}
}

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHADD16
(
ut32_t
 
1
, ut32_
2
)

310 
ut32_t
 
su
;

312 
__ASM
 vީ("shadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

313 (
su
);

314 
	}
}

316 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UADD16
(
ut32_t
 
1
, ut32_
2
)

318 
ut32_t
 
su
;

320 
__ASM
 vީ("uadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

321 (
su
);

322 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQADD16
(
ut32_t
 
1
, ut32_
2
)

326 
ut32_t
 
su
;

328 
__ASM
 vީ("uqadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

329 (
su
);

330 
	}
}

332 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHADD16
(
ut32_t
 
1
, ut32_
2
)

334 
ut32_t
 
su
;

336 
__ASM
 vީ("uhadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

337 (
su
);

338 
	}
}

340 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSUB16
(
ut32_t
 
1
, ut32_
2
)

342 
ut32_t
 
su
;

344 
__ASM
 vީ("ssub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

345 (
su
);

346 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB16
(
ut32_t
 
1
, ut32_
2
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("qsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

353 (
su
);

354 
	}
}

356 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSUB16
(
ut32_t
 
1
, ut32_
2
)

358 
ut32_t
 
su
;

360 
__ASM
 vީ("shsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

361 (
su
);

362 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USUB16
(
ut32_t
 
1
, ut32_
2
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("usub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

369 (
su
);

370 
	}
}

372 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSUB16
(
ut32_t
 
1
, ut32_
2
)

374 
ut32_t
 
su
;

376 
__ASM
 vީ("uqsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

377 (
su
);

378 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSUB16
(
ut32_t
 
1
, ut32_
2
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("uhsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

385 (
su
);

386 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SASX
(
ut32_t
 
1
, ut32_
2
)

390 
ut32_t
 
su
;

392 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

393 (
su
);

394 
	}
}

396 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QASX
(
ut32_t
 
1
, ut32_
2
)

398 
ut32_t
 
su
;

400 
__ASM
 vީ("qasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

401 (
su
);

402 
	}
}

404 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHASX
(
ut32_t
 
1
, ut32_
2
)

406 
ut32_t
 
su
;

408 
__ASM
 vީ("shasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

409 (
su
);

410 
	}
}

412 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UASX
(
ut32_t
 
1
, ut32_
2
)

414 
ut32_t
 
su
;

416 
__ASM
 vީ("uasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

417 (
su
);

418 
	}
}

420 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQASX
(
ut32_t
 
1
, ut32_
2
)

422 
ut32_t
 
su
;

424 
__ASM
 vީ("uqasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

425 (
su
);

426 
	}
}

428 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHASX
(
ut32_t
 
1
, ut32_
2
)

430 
ut32_t
 
su
;

432 
__ASM
 vީ("uhasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

433 (
su
);

434 
	}
}

436 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSAX
(
ut32_t
 
1
, ut32_
2
)

438 
ut32_t
 
su
;

440 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

441 (
su
);

442 
	}
}

444 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSAX
(
ut32_t
 
1
, ut32_
2
)

446 
ut32_t
 
su
;

448 
__ASM
 vީ("qx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

449 (
su
);

450 
	}
}

452 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSAX
(
ut32_t
 
1
, ut32_
2
)

454 
ut32_t
 
su
;

456 
__ASM
 vީ("shx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

457 (
su
);

458 
	}
}

460 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USAX
(
ut32_t
 
1
, ut32_
2
)

462 
ut32_t
 
su
;

464 
__ASM
 vީ("ux %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

465 (
su
);

466 
	}
}

468 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSAX
(
ut32_t
 
1
, ut32_
2
)

470 
ut32_t
 
su
;

472 
__ASM
 vީ("uqx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

473 (
su
);

474 
	}
}

476 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSAX
(
ut32_t
 
1
, ut32_
2
)

478 
ut32_t
 
su
;

480 
__ASM
 vީ("uhx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

481 (
su
);

482 
	}
}

484 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USAD8
(
ut32_t
 
1
, ut32_
2
)

486 
ut32_t
 
su
;

488 
__ASM
 vީ("ud8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

489 (
su
);

490 
	}
}

492 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USADA8
(
ut32_t
 
1
, ut32_
2
, ut32_
3
)

494 
ut32_t
 
su
;

496 
__ASM
 vީ("uda8 %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

497 (
su
);

498 
	}
}

500 
	#__SSAT16
(
ARG1
,
ARG2
) \

502 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

503 
	`__ASM
 ("st16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

504 
__RES
; \

505 })

	)

507 
	#__USAT16
(
ARG1
,
ARG2
) \

509 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

510 
	`__ASM
 ("ut16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

511 
__RES
; \

512 })

	)

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UXTB16
(
ut32_t
 
1
)

516 
ut32_t
 
su
;

518 
__ASM
 vީ("uxtb16 %0, %1" : "" (
su
: "r" (
1
));

519 (
su
);

520 
	}
}

522 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UXTAB16
(
ut32_t
 
1
, ut32_
2
)

524 
ut32_t
 
su
;

526 
__ASM
 vީ("uxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

527 (
su
);

528 
	}
}

530 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SXTB16
(
ut32_t
 
1
)

532 
ut32_t
 
su
;

534 
__ASM
 vީ("sxtb16 %0, %1" : "" (
su
: "r" (
1
));

535 (
su
);

536 
	}
}

538 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SXTAB16
(
ut32_t
 
1
, ut32_
2
)

540 
ut32_t
 
su
;

542 
__ASM
 vީ("sxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

543 (
su
);

544 
	}
}

546 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUAD
 (
ut32_t
 
1
, ut32_
2
)

548 
ut32_t
 
su
;

550 
__ASM
 vީ("smuad %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

551 (
su
);

552 
	}
}

554 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUADX
 (
ut32_t
 
1
, ut32_
2
)

556 
ut32_t
 
su
;

558 
__ASM
 vީ("smuadx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

559 (
su
);

560 
	}
}

562 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLAD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

564 
ut32_t
 
su
;

566 
__ASM
 vީ("smd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

567 (
su
);

568 
	}
}

570 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLADX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

572 
ut32_t
 
su
;

574 
__ASM
 vީ("smdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

575 (
su
);

576 
	}
}

578 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
) \

580 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

581 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

582 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

583 })

	)

585 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
) \

587 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

588 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

589 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

590 })

	)

592 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUSD
 (
ut32_t
 
1
, ut32_
2
)

594 
ut32_t
 
su
;

596 
__ASM
 vީ("smusd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

597 (
su
);

598 
	}
}

600 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUSDX
 (
ut32_t
 
1
, ut32_
2
)

602 
ut32_t
 
su
;

604 
__ASM
 vީ("smusdx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

605 (
su
);

606 
	}
}

608 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLSD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

610 
ut32_t
 
su
;

612 
__ASM
 vީ("smlsd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

613 (
su
);

614 
	}
}

616 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLSDX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

618 
ut32_t
 
su
;

620 
__ASM
 vީ("smlsdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

621 (
su
);

622 
	}
}

624 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
) \

626 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

627 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

628 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

629 })

	)

631 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
) \

633 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

634 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

635 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

636 })

	)

638 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SEL
 (
ut32_t
 
1
, ut32_
2
)

640 
ut32_t
 
su
;

642 
__ASM
 vީ("%0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

643 (
su
);

644 
	}
}

646 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD
(
ut32_t
 
1
, ut32_
2
)

648 
ut32_t
 
su
;

650 
__ASM
 vީ("qadd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

651 (
su
);

652 
	}
}

654 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB
(
ut32_t
 
1
, ut32_
2
)

656 
ut32_t
 
su
;

658 
__ASM
 vީ("qsub %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

659 (
su
);

660 
	}
}

662 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

664 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

665 
	`__ASM
 ("pkhb%0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

666 
__RES
; \

667 })

	)

669 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

671 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

672 i(
ARG3
 == 0) \

673 
	`__ASM
 ("pkhtb %0, %1, %2" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
) ); \

675 
	`__ASM
 ("pkhtb %0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

676 
__RES
; \

677 })

	)

683 #i
defed
 ( 
__TASKING__
 )

699 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\cmsis\core_cmFunc.h

24 #ide
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

52 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

53 (
__gCڌ
);

54 
	}
}

63 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

65 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

66 
__gCڌ
 = 
cڌ
;

67 
	}
}

76 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

78 
ut32_t
 
__gIPSR
 
	`__ASM
("ipsr");

79 (
__gIPSR
);

80 
	}
}

89 
__INLINE
 
ut32_t
 
	$__g_APSR
()

91 
ut32_t
 
__gAPSR
 
	`__ASM
("apsr");

92 (
__gAPSR
);

93 
	}
}

102 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

104 
ut32_t
 
__gXPSR
 
	`__ASM
("xpsr");

105 (
__gXPSR
);

106 
	}
}

115 
__INLINE
 
ut32_t
 
	$__g_PSP
()

117 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

118 (
__gProssSckPor
);

119 
	}
}

128 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

130 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

131 
__gProssSckPor
 = 
tOfProcSck
;

132 
	}
}

141 
__INLINE
 
ut32_t
 
	$__g_MSP
()

143 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

144 (
__gMaSckPor
);

145 
	}
}

154 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

156 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

157 
__gMaSckPor
 = 
tOfMaSck
;

158 
	}
}

167 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

169 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

170 (
__gPriMask
);

171 
	}
}

180 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

182 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

183 
__gPriMask
 = (
iMask
);

184 
	}
}

187 #i (
__CORTEX_M
 >= 0x03)

194 
	#__ab_u_q
 
__ab_fiq


	)

202 
	#__dib_u_q
 
__dib_fiq


	)

211 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

213 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

214 (
__gBaPri
);

215 
	}
}

224 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

226 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

227 
__gBaPri
 = (
baPri
 & 0xff);

228 
	}
}

237 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

239 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

240 (
__gFauMask
);

241 
	}
}

250 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

252 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

253 
__gFauMask
 = (
uMask
 & (
ut32_t
)1);

254 
	}
}

259 #i (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

269 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

270 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

271 (
__gs
);

275 
	}
}

284 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

286 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

287 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

288 
__gs
 = (
s
);

290 
	}
}

295 #i
defed
 ( 
__ICCARM__
 )

298 
	~<cmsis_r.h
>

300 #i
defed
 ( 
__GNUC__
 )

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_q
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_q
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

333 
ut32_t
 
su
;

335 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

336 (
su
);

337 
	}
}

346 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

348 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) );

349 
	}
}

358 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

360 
ut32_t
 
su
;

362 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

363 (
su
);

364 
	}
}

373 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_APSR
()

375 
ut32_t
 
su
;

377 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

378 (
su
);

379 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

390 
ut32_t
 
su
;

392 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

393 (
su
);

394 
	}
}

403 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PSP
()

405 
ut32_t
 
su
;

407 
__ASM
 vީ("MRS %0,\n" : "" (
su
) );

408 (
su
);

409 
	}
}

418 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

420 
__ASM
 vީ("MSR, %0\n" : : "r" (
tOfProcSck
) );

421 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_MSP
()

432 
ut32_t
 
su
;

434 
__ASM
 vީ("MRS %0, m\n" : "" (
su
) );

435 (
su
);

436 
	}
}

445 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

447 
__ASM
 vީ("MSR m, %0\n" : : "r" (
tOfMaSck
) );

448 
	}
}

457 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

459 
ut32_t
 
su
;

461 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) );

462 (
su
);

463 
	}
}

472 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

474 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) );

475 
	}
}

478 #i (
__CORTEX_M
 >= 0x03)

485 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_u_q
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_u_q
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

510 
ut32_t
 
su
;

512 
__ASM
 vީ("MRS %0, bai_max" : "" (
su
) );

513 (
su
);

514 
	}
}

523 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
vue
)

525 
__ASM
 vީ("MSR bai, %0" : : "r" (
vue
) );

526 
	}
}

535 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

537 
ut32_t
 
su
;

539 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

540 (
su
);

541 
	}
}

550 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

552 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) );

553 
	}
}

558 #i (
__CORTEX_M
 == 0x04)

566 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

568 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

569 
ut32_t
 
su
;

571 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

572 (
su
);

576 
	}
}

585 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

587 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

588 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) );

590 
	}
}

595 #i
defed
 ( 
__TASKING__
 )

	@C:\work\RadioDSP_CortexM4\cmsis\core_cmInstr.h

24 #ide
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w


	)

69 
	#__SEV
 
__v


	)

78 
	#__ISB
(
	`__isb
(0xF)

	)

86 
	#__DSB
(
	`__dsb
(0xF)

	)

94 
	#__DMB
(
	`__dmb
(0xF)

	)

104 
	#__REV
 
__v


	)

114 
__INLINE
 
__ASM
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

116 
v16
 
r0
,0

117 
bx
 



118 
	}
}

128 
__INLINE
 
__ASM
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

130 
vsh
 
r0
,0

131 
bx
 



132 
	}
}

135 #i (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rb


	)

154 
	#__LDREXB
(
r
((
ut8_t
 ) 
	`__ldx
Ռ))

	)

164 
	#__LDREXH
(
r
((
ut16_t

	`__ldx
Ռ))

	)

174 
	#__LDREXW
(
r
((
ut32_t
 ) 
	`__ldx
Ռ))

	)

186 
	#__STREXB
(
vue
, 
r

	`__x
(vue,)

	)

198 
	#__STREXH
(
vue
, 
r

	`__x
(vue,)

	)

210 
	#__STREXW
(
vue
, 
r

	`__x
(vue,)

	)

218 
	#__CLREX
 
__x


	)

229 
	#__SSAT
 
__st


	)

240 
	#__USAT
 
__ut


	)

250 
	#__CLZ
 
__z


	)

256 #i
defed
 ( 
__ICCARM__
 )

259 
	~<cmsis_r.h
>

262 #i
defed
 ( 
__GNUC__
 )

269 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("v %0, %1" : "" (
su
: "r" (
vue
) );

353 (
su
);

354 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("v16 %0, %1" : "" (
su
: "r" (
vue
) );

369 (
su
);

370 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("vsh %0, %1" : "" (
su
: "r" (
vue
) );

385 (
su
);

386 
	}
}

389 #i (
__CORTEX_M
 >= 0x03)

398 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

400 
ut32_t
 
su
;

402 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

403 (
su
);

404 
	}
}

414 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

416 
ut8_t
 
su
;

418 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) );

419 (
su
);

420 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

432 
ut16_t
 
su
;

434 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) );

435 (
su
);

436 
	}
}

446 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

448 
ut32_t
 
su
;

450 
__ASM
 vީ("ldx %0, [%1]" : "" (
su
: "r" (
addr
) );

451 (
su
);

452 
	}
}

464 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

466 
ut32_t
 
su
;

468 
__ASM
 vީ("xb %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

469 (
su
);

470 
	}
}

482 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

484 
ut32_t
 
su
;

486 
__ASM
 vީ("xh %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

487 (
su
);

488 
	}
}

500 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

502 
ut32_t
 
su
;

504 
__ASM
 vީ("x %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

505 (
su
);

506 
	}
}

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__CLZ
(
ut32_t
 
vue
)

561 
ut8_t
 
su
;

563 
__ASM
 vީ("z %0, %1" : "" (
su
: "r" (
vue
) );

564 (
su
);

565 
	}
}

572 #i
defed
 ( 
__TASKING__
 )

	@C:\work\RadioDSP_CortexM4\inc\io_routines.h

14 #ide
IO_ROUTINES_H_INCLUDED


15 
	#IO_ROUTINES_H_INCLUDED


	)

18 #ifde
__lulus


22 
	~"m32f4xx.h
"

23 
	~"m_mh.h
"

30 
	#ADC1_DR_Addss
 ((
u32
)0x4001204C)

	)

31 
	#DAC_DHR12R1_ADDRESS
 0x40007408

	)

33 
	#BLOCK_SIZE
 256

	)

43 
GPIO_Cfiguti
();

44 
Day
(
__IO
 
ut32_t
 
nCou
);

46 
ADC_Cfiguti
();

47 
ADC1_CH6_DMA_Cfig
();

48 
DAC1_Cfig
();

49 
TIM2_Cfig
();

52 
q15_t
 
ADC_CvdVue
[2][
BLOCK_SIZE
];

53 
q15_t
 
OuutBufr
[2][
BLOCK_SIZE
];

54 
t32_t
 
FIRBufrIn
[
BLOCK_SIZE
];

55 
t32_t
 
FIRBufrOut
[
BLOCK_SIZE
];

59 
t32_t
 
putCvt
(
ut16_t
 
put
);

60 
ut16_t
 
ouutCvt
(
t32_t
 
put
);

62 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\inc\stm32f4xx.h

47 #ide
__STM32F4xx_H


48 
	#__STM32F4xx_H


	)

50 #ifde
__lulus


62 #i!
defed
 (
STM32F4XX
)

63 
	#STM32F4XX


	)

70 #i!
defed
 (
STM32F4XX
)

74 #i!
defed
 (
USE_STDPERIPH_DRIVER
)

91 #i!
defed
 (
HSE_VALUE
)

92 
	#HSE_VALUE
 ((
ut32_t
)25000000

	)

99 #i!
defed
 (
HSE_STARTUP_TIMEOUT
)

100 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x0600

	)

103 #i!
defed
 (
HSI_VALUE
)

104 
	#HSI_VALUE
 ((
ut32_t
)16000000

	)

110 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01

	)

111 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x00

	)

112 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00

	)

113 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00

	)

114 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

115 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

116 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

117 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

	)

130 
	#__CM4_REV
 0x0001

	)

131 
	#__MPU_PRESENT
 1

	)

132 
	#__NVIC_PRIO_BITS
 4

	)

133 
	#__Vd_SysTickCfig
 0

	)

134 
	#__FPU_PRESENT
 1

	)

140 
	eIRQn


143 
NMaskabI_IRQn
 = -14,

144 
MemyMagemt_IRQn
 = -12,

145 
BusFau_IRQn
 = -11,

146 
UgeFau_IRQn
 = -10,

147 
SVCl_IRQn
 = -5,

148 
DebugMڙ_IRQn
 = -4,

149 
PdSV_IRQn
 = -2,

150 
SysTick_IRQn
 = -1,

152 
WWDG_IRQn
 = 0,

153 
PVD_IRQn
 = 1,

154 
TAMP_STAMP_IRQn
 = 2,

155 
RTC_WKUP_IRQn
 = 3,

156 
FLASH_IRQn
 = 4,

157 
RCC_IRQn
 = 5,

158 
EXTI0_IRQn
 = 6,

159 
EXTI1_IRQn
 = 7,

160 
EXTI2_IRQn
 = 8,

161 
EXTI3_IRQn
 = 9,

162 
EXTI4_IRQn
 = 10,

163 
DMA1_Sm0_IRQn
 = 11,

164 
DMA1_Sm1_IRQn
 = 12,

165 
DMA1_Sm2_IRQn
 = 13,

166 
DMA1_Sm3_IRQn
 = 14,

167 
DMA1_Sm4_IRQn
 = 15,

168 
DMA1_Sm5_IRQn
 = 16,

169 
DMA1_Sm6_IRQn
 = 17,

170 
ADC_IRQn
 = 18,

171 
CAN1_TX_IRQn
 = 19,

172 
CAN1_RX0_IRQn
 = 20,

173 
CAN1_RX1_IRQn
 = 21,

174 
CAN1_SCE_IRQn
 = 22,

175 
EXTI9_5_IRQn
 = 23,

176 
TIM1_BRK_TIM9_IRQn
 = 24,

177 
TIM1_UP_TIM10_IRQn
 = 25,

178 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

179 
TIM1_CC_IRQn
 = 27,

180 
TIM2_IRQn
 = 28,

181 
TIM3_IRQn
 = 29,

182 
TIM4_IRQn
 = 30,

183 
I2C1_EV_IRQn
 = 31,

184 
I2C1_ER_IRQn
 = 32,

185 
I2C2_EV_IRQn
 = 33,

186 
I2C2_ER_IRQn
 = 34,

187 
SPI1_IRQn
 = 35,

188 
SPI2_IRQn
 = 36,

189 
USART1_IRQn
 = 37,

190 
USART2_IRQn
 = 38,

191 
USART3_IRQn
 = 39,

192 
EXTI15_10_IRQn
 = 40,

193 
RTC_Arm_IRQn
 = 41,

194 
OTG_FS_WKUP_IRQn
 = 42,

195 
TIM8_BRK_TIM12_IRQn
 = 43,

196 
TIM8_UP_TIM13_IRQn
 = 44,

197 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

198 
TIM8_CC_IRQn
 = 46,

199 
DMA1_Sm7_IRQn
 = 47,

200 
FSMC_IRQn
 = 48,

201 
SDIO_IRQn
 = 49,

202 
TIM5_IRQn
 = 50,

203 
SPI3_IRQn
 = 51,

204 
UART4_IRQn
 = 52,

205 
UART5_IRQn
 = 53,

206 
TIM6_DAC_IRQn
 = 54,

207 
TIM7_IRQn
 = 55,

208 
DMA2_Sm0_IRQn
 = 56,

209 
DMA2_Sm1_IRQn
 = 57,

210 
DMA2_Sm2_IRQn
 = 58,

211 
DMA2_Sm3_IRQn
 = 59,

212 
DMA2_Sm4_IRQn
 = 60,

213 
ETH_IRQn
 = 61,

214 
ETH_WKUP_IRQn
 = 62,

215 
CAN2_TX_IRQn
 = 63,

216 
CAN2_RX0_IRQn
 = 64,

217 
CAN2_RX1_IRQn
 = 65,

218 
CAN2_SCE_IRQn
 = 66,

219 
OTG_FS_IRQn
 = 67,

220 
DMA2_Sm5_IRQn
 = 68,

221 
DMA2_Sm6_IRQn
 = 69,

222 
DMA2_Sm7_IRQn
 = 70,

223 
USART6_IRQn
 = 71,

224 
I2C3_EV_IRQn
 = 72,

225 
I2C3_ER_IRQn
 = 73,

226 
OTG_HS_EP1_OUT_IRQn
 = 74,

227 
OTG_HS_EP1_IN_IRQn
 = 75,

228 
OTG_HS_WKUP_IRQn
 = 76,

229 
OTG_HS_IRQn
 = 77,

230 
DCMI_IRQn
 = 78,

231 
CRYP_IRQn
 = 79,

232 
HASH_RNG_IRQn
 = 80,

233 
FPU_IRQn
 = 81

234 } 
	tIRQn_Ty
;

240 
	~"ce_cm4.h
"

241 
	~"syem_m32f4xx.h
"

242 
	~<dt.h
>

248 
t32_t
 
	ts32
;

249 
t16_t
 
	ts16
;

250 
t8_t
 
	ts8
;

252 cڡ 
	tt32_t
 
	tsc32
;

253 cڡ 
	tt16_t
 
	tsc16
;

254 cڡ 
	tt8_t
 
	tsc8
;

256 
__IO
 
	tt32_t
 
	tvs32
;

257 
__IO
 
	tt16_t
 
	tvs16
;

258 
__IO
 
	tt8_t
 
	tvs8
;

260 
__I
 
	tt32_t
 
	tvsc32
;

261 
__I
 
	tt16_t
 
	tvsc16
;

262 
__I
 
	tt8_t
 
	tvsc8
;

264 
ut32_t
 
	tu32
;

265 
ut16_t
 
	tu16
;

266 
ut8_t
 
	tu8
;

268 cڡ 
	tut32_t
 
	tuc32
;

269 cڡ 
	tut16_t
 
	tuc16
;

270 cڡ 
	tut8_t
 
	tuc8
;

272 
__IO
 
	tut32_t
 
	tvu32
;

273 
__IO
 
	tut16_t
 
	tvu16
;

274 
__IO
 
	tut8_t
 
	tvu8
;

276 
__I
 
	tut32_t
 
	tvuc32
;

277 
__I
 
	tut16_t
 
	tvuc16
;

278 
__I
 
	tut8_t
 
	tvuc8
;

280 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

282 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

283 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

285 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

301 
__IO
 
ut32_t
 
SR
;

302 
__IO
 
ut32_t
 
CR1
;

303 
__IO
 
ut32_t
 
CR2
;

304 
__IO
 
ut32_t
 
SMPR1
;

305 
__IO
 
ut32_t
 
SMPR2
;

306 
__IO
 
ut32_t
 
JOFR1
;

307 
__IO
 
ut32_t
 
JOFR2
;

308 
__IO
 
ut32_t
 
JOFR3
;

309 
__IO
 
ut32_t
 
JOFR4
;

310 
__IO
 
ut32_t
 
HTR
;

311 
__IO
 
ut32_t
 
LTR
;

312 
__IO
 
ut32_t
 
SQR1
;

313 
__IO
 
ut32_t
 
SQR2
;

314 
__IO
 
ut32_t
 
SQR3
;

315 
__IO
 
ut32_t
 
JSQR
;

316 
__IO
 
ut32_t
 
JDR1
;

317 
__IO
 
ut32_t
 
JDR2
;

318 
__IO
 
ut32_t
 
JDR3
;

319 
__IO
 
ut32_t
 
JDR4
;

320 
__IO
 
ut32_t
 
DR
;

321 } 
	tADC_TyDef
;

325 
__IO
 
ut32_t
 
CSR
;

326 
__IO
 
ut32_t
 
CCR
;

327 
__IO
 
ut32_t
 
CDR
;

329 } 
	tADC_Comm_TyDef
;

338 
__IO
 
ut32_t
 
TIR
;

339 
__IO
 
ut32_t
 
TDTR
;

340 
__IO
 
ut32_t
 
TDLR
;

341 
__IO
 
ut32_t
 
TDHR
;

342 } 
	tCAN_TxMaBox_TyDef
;

350 
__IO
 
ut32_t
 
RIR
;

351 
__IO
 
ut32_t
 
RDTR
;

352 
__IO
 
ut32_t
 
RDLR
;

353 
__IO
 
ut32_t
 
RDHR
;

354 } 
	tCAN_FIFOMaBox_TyDef
;

362 
__IO
 
ut32_t
 
FR1
;

363 
__IO
 
ut32_t
 
FR2
;

364 } 
	tCAN_FrRegi_TyDef
;

372 
__IO
 
ut32_t
 
MCR
;

373 
__IO
 
ut32_t
 
MSR
;

374 
__IO
 
ut32_t
 
TSR
;

375 
__IO
 
ut32_t
 
RF0R
;

376 
__IO
 
ut32_t
 
RF1R
;

377 
__IO
 
ut32_t
 
IER
;

378 
__IO
 
ut32_t
 
ESR
;

379 
__IO
 
ut32_t
 
BTR
;

380 
ut32_t
 
RESERVED0
[88];

381 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

382 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

383 
ut32_t
 
RESERVED1
[12];

384 
__IO
 
ut32_t
 
FMR
;

385 
__IO
 
ut32_t
 
FM1R
;

386 
ut32_t
 
RESERVED2
;

387 
__IO
 
ut32_t
 
FS1R
;

388 
ut32_t
 
RESERVED3
;

389 
__IO
 
ut32_t
 
FFA1R
;

390 
ut32_t
 
RESERVED4
;

391 
__IO
 
ut32_t
 
FA1R
;

392 
ut32_t
 
RESERVED5
[8];

393 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

394 } 
	tCAN_TyDef
;

402 
__IO
 
ut32_t
 
DR
;

403 
__IO
 
ut8_t
 
IDR
;

404 
ut8_t
 
RESERVED0
;

405 
ut16_t
 
RESERVED1
;

406 
__IO
 
ut32_t
 
CR
;

407 } 
	tCRC_TyDef
;

415 
__IO
 
ut32_t
 
CR
;

416 
__IO
 
ut32_t
 
SWTRIGR
;

417 
__IO
 
ut32_t
 
DHR12R1
;

418 
__IO
 
ut32_t
 
DHR12L1
;

419 
__IO
 
ut32_t
 
DHR8R1
;

420 
__IO
 
ut32_t
 
DHR12R2
;

421 
__IO
 
ut32_t
 
DHR12L2
;

422 
__IO
 
ut32_t
 
DHR8R2
;

423 
__IO
 
ut32_t
 
DHR12RD
;

424 
__IO
 
ut32_t
 
DHR12LD
;

425 
__IO
 
ut32_t
 
DHR8RD
;

426 
__IO
 
ut32_t
 
DOR1
;

427 
__IO
 
ut32_t
 
DOR2
;

428 
__IO
 
ut32_t
 
SR
;

429 } 
	tDAC_TyDef
;

437 
__IO
 
ut32_t
 
IDCODE
;

438 
__IO
 
ut32_t
 
CR
;

439 
__IO
 
ut32_t
 
APB1FZ
;

440 
__IO
 
ut32_t
 
APB2FZ
;

441 }
	tDBGMCU_TyDef
;

449 
__IO
 
ut32_t
 
CR
;

450 
__IO
 
ut32_t
 
SR
;

451 
__IO
 
ut32_t
 
RISR
;

452 
__IO
 
ut32_t
 
IER
;

453 
__IO
 
ut32_t
 
MISR
;

454 
__IO
 
ut32_t
 
ICR
;

455 
__IO
 
ut32_t
 
ESCR
;

456 
__IO
 
ut32_t
 
ESUR
;

457 
__IO
 
ut32_t
 
CWSTRTR
;

458 
__IO
 
ut32_t
 
CWSIZER
;

459 
__IO
 
ut32_t
 
DR
;

460 } 
	tDCMI_TyDef
;

468 
__IO
 
ut32_t
 
CR
;

469 
__IO
 
ut32_t
 
NDTR
;

470 
__IO
 
ut32_t
 
PAR
;

471 
__IO
 
ut32_t
 
M0AR
;

472 
__IO
 
ut32_t
 
M1AR
;

473 
__IO
 
ut32_t
 
FCR
;

474 } 
	tDMA_Sm_TyDef
;

478 
__IO
 
ut32_t
 
LISR
;

479 
__IO
 
ut32_t
 
HISR
;

480 
__IO
 
ut32_t
 
LIFCR
;

481 
__IO
 
ut32_t
 
HIFCR
;

482 } 
	tDMA_TyDef
;

490 
__IO
 
ut32_t
 
MACCR
;

491 
__IO
 
ut32_t
 
MACFFR
;

492 
__IO
 
ut32_t
 
MACHTHR
;

493 
__IO
 
ut32_t
 
MACHTLR
;

494 
__IO
 
ut32_t
 
MACMIIAR
;

495 
__IO
 
ut32_t
 
MACMIIDR
;

496 
__IO
 
ut32_t
 
MACFCR
;

497 
__IO
 
ut32_t
 
MACVLANTR
;

498 
ut32_t
 
RESERVED0
[2];

499 
__IO
 
ut32_t
 
MACRWUFFR
;

500 
__IO
 
ut32_t
 
MACPMTCSR
;

501 
ut32_t
 
RESERVED1
[2];

502 
__IO
 
ut32_t
 
MACSR
;

503 
__IO
 
ut32_t
 
MACIMR
;

504 
__IO
 
ut32_t
 
MACA0HR
;

505 
__IO
 
ut32_t
 
MACA0LR
;

506 
__IO
 
ut32_t
 
MACA1HR
;

507 
__IO
 
ut32_t
 
MACA1LR
;

508 
__IO
 
ut32_t
 
MACA2HR
;

509 
__IO
 
ut32_t
 
MACA2LR
;

510 
__IO
 
ut32_t
 
MACA3HR
;

511 
__IO
 
ut32_t
 
MACA3LR
;

512 
ut32_t
 
RESERVED2
[40];

513 
__IO
 
ut32_t
 
MMCCR
;

514 
__IO
 
ut32_t
 
MMCRIR
;

515 
__IO
 
ut32_t
 
MMCTIR
;

516 
__IO
 
ut32_t
 
MMCRIMR
;

517 
__IO
 
ut32_t
 
MMCTIMR
;

518 
ut32_t
 
RESERVED3
[14];

519 
__IO
 
ut32_t
 
MMCTGFSCCR
;

520 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

521 
ut32_t
 
RESERVED4
[5];

522 
__IO
 
ut32_t
 
MMCTGFCR
;

523 
ut32_t
 
RESERVED5
[10];

524 
__IO
 
ut32_t
 
MMCRFCECR
;

525 
__IO
 
ut32_t
 
MMCRFAECR
;

526 
ut32_t
 
RESERVED6
[10];

527 
__IO
 
ut32_t
 
MMCRGUFCR
;

528 
ut32_t
 
RESERVED7
[334];

529 
__IO
 
ut32_t
 
PTPTSCR
;

530 
__IO
 
ut32_t
 
PTPSSIR
;

531 
__IO
 
ut32_t
 
PTPTSHR
;

532 
__IO
 
ut32_t
 
PTPTSLR
;

533 
__IO
 
ut32_t
 
PTPTSHUR
;

534 
__IO
 
ut32_t
 
PTPTSLUR
;

535 
__IO
 
ut32_t
 
PTPTSAR
;

536 
__IO
 
ut32_t
 
PTPTTHR
;

537 
__IO
 
ut32_t
 
PTPTTLR
;

538 
__IO
 
ut32_t
 
RESERVED8
;

539 
__IO
 
ut32_t
 
PTPTSSR
;

540 
ut32_t
 
RESERVED9
[565];

541 
__IO
 
ut32_t
 
DMABMR
;

542 
__IO
 
ut32_t
 
DMATPDR
;

543 
__IO
 
ut32_t
 
DMARPDR
;

544 
__IO
 
ut32_t
 
DMARDLAR
;

545 
__IO
 
ut32_t
 
DMATDLAR
;

546 
__IO
 
ut32_t
 
DMASR
;

547 
__IO
 
ut32_t
 
DMAOMR
;

548 
__IO
 
ut32_t
 
DMAIER
;

549 
__IO
 
ut32_t
 
DMAMFBOCR
;

550 
__IO
 
ut32_t
 
DMARSWTR
;

551 
ut32_t
 
RESERVED10
[8];

552 
__IO
 
ut32_t
 
DMACHTDR
;

553 
__IO
 
ut32_t
 
DMACHRDR
;

554 
__IO
 
ut32_t
 
DMACHTBAR
;

555 
__IO
 
ut32_t
 
DMACHRBAR
;

556 } 
	tETH_TyDef
;

564 
__IO
 
ut32_t
 
IMR
;

565 
__IO
 
ut32_t
 
EMR
;

566 
__IO
 
ut32_t
 
RTSR
;

567 
__IO
 
ut32_t
 
FTSR
;

568 
__IO
 
ut32_t
 
SWIER
;

569 
__IO
 
ut32_t
 
PR
;

570 } 
	tEXTI_TyDef
;

578 
__IO
 
ut32_t
 
ACR
;

579 
__IO
 
ut32_t
 
KEYR
;

580 
__IO
 
ut32_t
 
OPTKEYR
;

581 
__IO
 
ut32_t
 
SR
;

582 
__IO
 
ut32_t
 
CR
;

583 
__IO
 
ut32_t
 
OPTCR
;

584 } 
	tFLASH_TyDef
;

592 
__IO
 
ut32_t
 
BTCR
[8];

593 } 
	tFSMC_Bk1_TyDef
;

601 
__IO
 
ut32_t
 
BWTR
[7];

602 } 
	tFSMC_Bk1E_TyDef
;

610 
__IO
 
ut32_t
 
PCR2
;

611 
__IO
 
ut32_t
 
SR2
;

612 
__IO
 
ut32_t
 
PMEM2
;

613 
__IO
 
ut32_t
 
PATT2
;

614 
ut32_t
 
RESERVED0
;

615 
__IO
 
ut32_t
 
ECCR2
;

616 } 
	tFSMC_Bk2_TyDef
;

624 
__IO
 
ut32_t
 
PCR3
;

625 
__IO
 
ut32_t
 
SR3
;

626 
__IO
 
ut32_t
 
PMEM3
;

627 
__IO
 
ut32_t
 
PATT3
;

628 
ut32_t
 
RESERVED0
;

629 
__IO
 
ut32_t
 
ECCR3
;

630 } 
	tFSMC_Bk3_TyDef
;

638 
__IO
 
ut32_t
 
PCR4
;

639 
__IO
 
ut32_t
 
SR4
;

640 
__IO
 
ut32_t
 
PMEM4
;

641 
__IO
 
ut32_t
 
PATT4
;

642 
__IO
 
ut32_t
 
PIO4
;

643 } 
	tFSMC_Bk4_TyDef
;

651 
__IO
 
ut32_t
 
MODER
;

652 
__IO
 
ut32_t
 
OTYPER
;

653 
__IO
 
ut32_t
 
OSPEEDR
;

654 
__IO
 
ut32_t
 
PUPDR
;

655 
__IO
 
ut32_t
 
IDR
;

656 
__IO
 
ut32_t
 
ODR
;

657 
__IO
 
ut16_t
 
BSRRL
;

658 
__IO
 
ut16_t
 
BSRRH
;

659 
__IO
 
ut32_t
 
LCKR
;

660 
__IO
 
ut32_t
 
AFR
[2];

661 } 
	tGPIO_TyDef
;

669 
__IO
 
ut32_t
 
MEMRMP
;

670 
__IO
 
ut32_t
 
PMC
;

671 
__IO
 
ut32_t
 
EXTICR
[4];

672 
ut32_t
 
RESERVED
[2];

673 
__IO
 
ut32_t
 
CMPCR
;

674 } 
	tSYSCFG_TyDef
;

682 
__IO
 
ut16_t
 
CR1
;

683 
ut16_t
 
RESERVED0
;

684 
__IO
 
ut16_t
 
CR2
;

685 
ut16_t
 
RESERVED1
;

686 
__IO
 
ut16_t
 
OAR1
;

687 
ut16_t
 
RESERVED2
;

688 
__IO
 
ut16_t
 
OAR2
;

689 
ut16_t
 
RESERVED3
;

690 
__IO
 
ut16_t
 
DR
;

691 
ut16_t
 
RESERVED4
;

692 
__IO
 
ut16_t
 
SR1
;

693 
ut16_t
 
RESERVED5
;

694 
__IO
 
ut16_t
 
SR2
;

695 
ut16_t
 
RESERVED6
;

696 
__IO
 
ut16_t
 
CCR
;

697 
ut16_t
 
RESERVED7
;

698 
__IO
 
ut16_t
 
TRISE
;

699 
ut16_t
 
RESERVED8
;

700 } 
	tI2C_TyDef
;

708 
__IO
 
ut32_t
 
KR
;

709 
__IO
 
ut32_t
 
PR
;

710 
__IO
 
ut32_t
 
RLR
;

711 
__IO
 
ut32_t
 
SR
;

712 } 
	tIWDG_TyDef
;

720 
__IO
 
ut32_t
 
CR
;

721 
__IO
 
ut32_t
 
CSR
;

722 } 
	tPWR_TyDef
;

730 
__IO
 
ut32_t
 
CR
;

731 
__IO
 
ut32_t
 
PLLCFGR
;

732 
__IO
 
ut32_t
 
CFGR
;

733 
__IO
 
ut32_t
 
CIR
;

734 
__IO
 
ut32_t
 
AHB1RSTR
;

735 
__IO
 
ut32_t
 
AHB2RSTR
;

736 
__IO
 
ut32_t
 
AHB3RSTR
;

737 
ut32_t
 
RESERVED0
;

738 
__IO
 
ut32_t
 
APB1RSTR
;

739 
__IO
 
ut32_t
 
APB2RSTR
;

740 
ut32_t
 
RESERVED1
[2];

741 
__IO
 
ut32_t
 
AHB1ENR
;

742 
__IO
 
ut32_t
 
AHB2ENR
;

743 
__IO
 
ut32_t
 
AHB3ENR
;

744 
ut32_t
 
RESERVED2
;

745 
__IO
 
ut32_t
 
APB1ENR
;

746 
__IO
 
ut32_t
 
APB2ENR
;

747 
ut32_t
 
RESERVED3
[2];

748 
__IO
 
ut32_t
 
AHB1LPENR
;

749 
__IO
 
ut32_t
 
AHB2LPENR
;

750 
__IO
 
ut32_t
 
AHB3LPENR
;

751 
ut32_t
 
RESERVED4
;

752 
__IO
 
ut32_t
 
APB1LPENR
;

753 
__IO
 
ut32_t
 
APB2LPENR
;

754 
ut32_t
 
RESERVED5
[2];

755 
__IO
 
ut32_t
 
BDCR
;

756 
__IO
 
ut32_t
 
CSR
;

757 
ut32_t
 
RESERVED6
[2];

758 
__IO
 
ut32_t
 
SSCGR
;

759 
__IO
 
ut32_t
 
PLLI2SCFGR
;

760 } 
	tRCC_TyDef
;

768 
__IO
 
ut32_t
 
TR
;

769 
__IO
 
ut32_t
 
DR
;

770 
__IO
 
ut32_t
 
CR
;

771 
__IO
 
ut32_t
 
ISR
;

772 
__IO
 
ut32_t
 
PRER
;

773 
__IO
 
ut32_t
 
WUTR
;

774 
__IO
 
ut32_t
 
CALIBR
;

775 
__IO
 
ut32_t
 
ALRMAR
;

776 
__IO
 
ut32_t
 
ALRMBR
;

777 
__IO
 
ut32_t
 
WPR
;

778 
__IO
 
ut32_t
 
SSR
;

779 
__IO
 
ut32_t
 
SHIFTR
;

780 
__IO
 
ut32_t
 
TSTR
;

781 
__IO
 
ut32_t
 
TSDR
;

782 
__IO
 
ut32_t
 
TSSSR
;

783 
__IO
 
ut32_t
 
CALR
;

784 
__IO
 
ut32_t
 
TAFCR
;

785 
__IO
 
ut32_t
 
ALRMASSR
;

786 
__IO
 
ut32_t
 
ALRMBSSR
;

787 
ut32_t
 
RESERVED7
;

788 
__IO
 
ut32_t
 
BKP0R
;

789 
__IO
 
ut32_t
 
BKP1R
;

790 
__IO
 
ut32_t
 
BKP2R
;

791 
__IO
 
ut32_t
 
BKP3R
;

792 
__IO
 
ut32_t
 
BKP4R
;

793 
__IO
 
ut32_t
 
BKP5R
;

794 
__IO
 
ut32_t
 
BKP6R
;

795 
__IO
 
ut32_t
 
BKP7R
;

796 
__IO
 
ut32_t
 
BKP8R
;

797 
__IO
 
ut32_t
 
BKP9R
;

798 
__IO
 
ut32_t
 
BKP10R
;

799 
__IO
 
ut32_t
 
BKP11R
;

800 
__IO
 
ut32_t
 
BKP12R
;

801 
__IO
 
ut32_t
 
BKP13R
;

802 
__IO
 
ut32_t
 
BKP14R
;

803 
__IO
 
ut32_t
 
BKP15R
;

804 
__IO
 
ut32_t
 
BKP16R
;

805 
__IO
 
ut32_t
 
BKP17R
;

806 
__IO
 
ut32_t
 
BKP18R
;

807 
__IO
 
ut32_t
 
BKP19R
;

808 } 
	tRTC_TyDef
;

816 
__IO
 
ut32_t
 
POWER
;

817 
__IO
 
ut32_t
 
CLKCR
;

818 
__IO
 
ut32_t
 
ARG
;

819 
__IO
 
ut32_t
 
CMD
;

820 
__I
 
ut32_t
 
RESPCMD
;

821 
__I
 
ut32_t
 
RESP1
;

822 
__I
 
ut32_t
 
RESP2
;

823 
__I
 
ut32_t
 
RESP3
;

824 
__I
 
ut32_t
 
RESP4
;

825 
__IO
 
ut32_t
 
DTIMER
;

826 
__IO
 
ut32_t
 
DLEN
;

827 
__IO
 
ut32_t
 
DCTRL
;

828 
__I
 
ut32_t
 
DCOUNT
;

829 
__I
 
ut32_t
 
STA
;

830 
__IO
 
ut32_t
 
ICR
;

831 
__IO
 
ut32_t
 
MASK
;

832 
ut32_t
 
RESERVED0
[2];

833 
__I
 
ut32_t
 
FIFOCNT
;

834 
ut32_t
 
RESERVED1
[13];

835 
__IO
 
ut32_t
 
FIFO
;

836 } 
	tSDIO_TyDef
;

844 
__IO
 
ut16_t
 
CR1
;

845 
ut16_t
 
RESERVED0
;

846 
__IO
 
ut16_t
 
CR2
;

847 
ut16_t
 
RESERVED1
;

848 
__IO
 
ut16_t
 
SR
;

849 
ut16_t
 
RESERVED2
;

850 
__IO
 
ut16_t
 
DR
;

851 
ut16_t
 
RESERVED3
;

852 
__IO
 
ut16_t
 
CRCPR
;

853 
ut16_t
 
RESERVED4
;

854 
__IO
 
ut16_t
 
RXCRCR
;

855 
ut16_t
 
RESERVED5
;

856 
__IO
 
ut16_t
 
TXCRCR
;

857 
ut16_t
 
RESERVED6
;

858 
__IO
 
ut16_t
 
I2SCFGR
;

859 
ut16_t
 
RESERVED7
;

860 
__IO
 
ut16_t
 
I2SPR
;

861 
ut16_t
 
RESERVED8
;

862 } 
	tSPI_TyDef
;

870 
__IO
 
ut16_t
 
CR1
;

871 
ut16_t
 
RESERVED0
;

872 
__IO
 
ut16_t
 
CR2
;

873 
ut16_t
 
RESERVED1
;

874 
__IO
 
ut16_t
 
SMCR
;

875 
ut16_t
 
RESERVED2
;

876 
__IO
 
ut16_t
 
DIER
;

877 
ut16_t
 
RESERVED3
;

878 
__IO
 
ut16_t
 
SR
;

879 
ut16_t
 
RESERVED4
;

880 
__IO
 
ut16_t
 
EGR
;

881 
ut16_t
 
RESERVED5
;

882 
__IO
 
ut16_t
 
CCMR1
;

883 
ut16_t
 
RESERVED6
;

884 
__IO
 
ut16_t
 
CCMR2
;

885 
ut16_t
 
RESERVED7
;

886 
__IO
 
ut16_t
 
CCER
;

887 
ut16_t
 
RESERVED8
;

888 
__IO
 
ut32_t
 
CNT
;

889 
__IO
 
ut16_t
 
PSC
;

890 
ut16_t
 
RESERVED9
;

891 
__IO
 
ut32_t
 
ARR
;

892 
__IO
 
ut16_t
 
RCR
;

893 
ut16_t
 
RESERVED10
;

894 
__IO
 
ut32_t
 
CCR1
;

895 
__IO
 
ut32_t
 
CCR2
;

896 
__IO
 
ut32_t
 
CCR3
;

897 
__IO
 
ut32_t
 
CCR4
;

898 
__IO
 
ut16_t
 
BDTR
;

899 
ut16_t
 
RESERVED11
;

900 
__IO
 
ut16_t
 
DCR
;

901 
ut16_t
 
RESERVED12
;

902 
__IO
 
ut16_t
 
DMAR
;

903 
ut16_t
 
RESERVED13
;

904 
__IO
 
ut16_t
 
OR
;

905 
ut16_t
 
RESERVED14
;

906 } 
	tTIM_TyDef
;

914 
__IO
 
ut16_t
 
SR
;

915 
ut16_t
 
RESERVED0
;

916 
__IO
 
ut16_t
 
DR
;

917 
ut16_t
 
RESERVED1
;

918 
__IO
 
ut16_t
 
BRR
;

919 
ut16_t
 
RESERVED2
;

920 
__IO
 
ut16_t
 
CR1
;

921 
ut16_t
 
RESERVED3
;

922 
__IO
 
ut16_t
 
CR2
;

923 
ut16_t
 
RESERVED4
;

924 
__IO
 
ut16_t
 
CR3
;

925 
ut16_t
 
RESERVED5
;

926 
__IO
 
ut16_t
 
GTPR
;

927 
ut16_t
 
RESERVED6
;

928 } 
	tUSART_TyDef
;

936 
__IO
 
ut32_t
 
CR
;

937 
__IO
 
ut32_t
 
CFR
;

938 
__IO
 
ut32_t
 
SR
;

939 } 
	tWWDG_TyDef
;

947 
__IO
 
ut32_t
 
CR
;

948 
__IO
 
ut32_t
 
SR
;

949 
__IO
 
ut32_t
 
DR
;

950 
__IO
 
ut32_t
 
DOUT
;

951 
__IO
 
ut32_t
 
DMACR
;

952 
__IO
 
ut32_t
 
IMSCR
;

953 
__IO
 
ut32_t
 
RISR
;

954 
__IO
 
ut32_t
 
MISR
;

955 
__IO
 
ut32_t
 
K0LR
;

956 
__IO
 
ut32_t
 
K0RR
;

957 
__IO
 
ut32_t
 
K1LR
;

958 
__IO
 
ut32_t
 
K1RR
;

959 
__IO
 
ut32_t
 
K2LR
;

960 
__IO
 
ut32_t
 
K2RR
;

961 
__IO
 
ut32_t
 
K3LR
;

962 
__IO
 
ut32_t
 
K3RR
;

963 
__IO
 
ut32_t
 
IV0LR
;

964 
__IO
 
ut32_t
 
IV0RR
;

965 
__IO
 
ut32_t
 
IV1LR
;

966 
__IO
 
ut32_t
 
IV1RR
;

967 } 
	tCRYP_TyDef
;

975 
__IO
 
ut32_t
 
CR
;

976 
__IO
 
ut32_t
 
DIN
;

977 
__IO
 
ut32_t
 
STR
;

978 
__IO
 
ut32_t
 
HR
[5];

979 
__IO
 
ut32_t
 
IMR
;

980 
__IO
 
ut32_t
 
SR
;

981 
ut32_t
 
RESERVED
[52];

982 
__IO
 
ut32_t
 
CSR
[51];

983 } 
	tHASH_TyDef
;

991 
__IO
 
ut32_t
 
CR
;

992 
__IO
 
ut32_t
 
SR
;

993 
__IO
 
ut32_t
 
DR
;

994 } 
	tRNG_TyDef
;

1002 
__IO
 
ut32_t
 
GOTGCTL
;

1003 
__IO
 
ut32_t
 
GOTGINT
;

1004 
__IO
 
ut32_t
 
GAHBCFG
;

1005 
__IO
 
ut32_t
 
GUSBCFG
;

1006 
__IO
 
ut32_t
 
GRSTCTL
;

1007 
__IO
 
ut32_t
 
GINTSTS
;

1008 
__IO
 
ut32_t
 
GINTMSK
;

1009 
__IO
 
ut32_t
 
GRXSTSR
;

1010 
__IO
 
ut32_t
 
GRXSTSP
;

1011 
__IO
 
ut32_t
 
GRXFSIZ
;

1013 
__IO
 
ut32_t
 
HNPTXFSIZ
;

1014 
__IO
 
ut32_t
 
DIEPTXF0
;

1016 
__IO
 
ut32_t
 
HNPTXSTS
;

1017 
__IO
 
ut32_t
 
GI2CCTL
;

1018 
ut32_t
 
RESERVED0
;

1019 
__IO
 
ut32_t
 
GCCFG
;

1020 
__IO
 
ut32_t
 
CID
;

1021 
ut32_t
 
RESERVED1
[48];

1022 
__IO
 
ut32_t
 
HPTXFSIZ
;

1023 
__IO
 
ut32_t
 
DIEPTXF1
;

1024 
__IO
 
ut32_t
 
DIEPTXF2
;

1025 
__IO
 
ut32_t
 
DIEPTXF3
;

1026 
__IO
 
ut32_t
 
DIEPTXF4
;

1027 
__IO
 
ut32_t
 
DIEPTXF5
;

1028 
__IO
 
ut32_t
 
DIEPTXF6
;

1029 
__IO
 
ut32_t
 
DIEPTXF7
;

1030 
__IO
 
ut32_t
 
DIEPTXF8
;

1031 
__IO
 
ut32_t
 
DIEPTXF9
;

1032 
__IO
 
ut32_t
 
DIEPTXF10
;

1033 
__IO
 
ut32_t
 
DIEPTXF11
;

1034 
__IO
 
ut32_t
 
DIEPTXF12
;

1035 
__IO
 
ut32_t
 
DIEPTXF13
;

1036 
__IO
 
ut32_t
 
DIEPTXF14
;

1037 
__IO
 
ut32_t
 
DIEPTXF15
;

1038 
ut32_t
 
RESERVED2
[176];

1039 
__IO
 
ut32_t
 
HCFG
;

1040 
__IO
 
ut32_t
 
HFIR
;

1041 
__IO
 
ut32_t
 
HFNUM
;

1042 
ut32_t
 
RESERVED3
;

1043 
__IO
 
ut32_t
 
HPTXSTS
;

1044 
__IO
 
ut32_t
 
HAINT
;

1045 
__IO
 
ut32_t
 
HAINTMSK
;

1046 
ut32_t
 
RESERVED4
[9];

1047 
__IO
 
ut32_t
 
HPRT
;

1048 
ut32_t
 
RESERVED5
[47];

1049 
__IO
 
ut32_t
 
HCCHAR0
;

1050 
ut32_t
 
RESERVED6
;

1051 
__IO
 
ut32_t
 
HCINT0
;

1052 
__IO
 
ut32_t
 
HCINTMSK0
;

1053 
__IO
 
ut32_t
 
HCTSIZ0
;

1054 
ut32_t
 
RESERVED7
[3];

1055 
__IO
 
ut32_t
 
HCCHAR1
;

1056 
ut32_t
 
RESERVED8
;

1057 
__IO
 
ut32_t
 
HCINT1
;

1058 
__IO
 
ut32_t
 
HCINTMSK1
;

1059 
__IO
 
ut32_t
 
HCTSIZ1
;

1060 
ut32_t
 
RESERVED9
[3];

1061 
__IO
 
ut32_t
 
HCCHAR2
;

1062 
ut32_t
 
RESERVED10
;

1063 
__IO
 
ut32_t
 
HCINT2
;

1064 
__IO
 
ut32_t
 
HCINTMSK2
;

1065 
__IO
 
ut32_t
 
HCTSIZ2
;

1066 
ut32_t
 
RESERVED11
[3];

1067 
__IO
 
ut32_t
 
HCCHR3
;

1068 
ut32_t
 
RESERVED12
;

1069 
__IO
 
ut32_t
 
HCINT3
;

1070 
__IO
 
ut32_t
 
HCINTMSK3
;

1071 
__IO
 
ut32_t
 
HCTSIZ3
;

1072 
ut32_t
 
RESERVED13
[3];

1073 
__IO
 
ut32_t
 
HCCHR4
;

1074 
ut32_t
 
RESERVED14
;

1075 
__IO
 
ut32_t
 
HCINT4
;

1076 
__IO
 
ut32_t
 
HCINTMSK4
;

1077 
__IO
 
ut32_t
 
HCTSIZ4
;

1078 
ut32_t
 
RESERVED15
[3];

1079 
__IO
 
ut32_t
 
HCCHR5
;

1080 
ut32_t
 
RESERVED16
;

1081 
__IO
 
ut32_t
 
HCINT5
;

1082 
__IO
 
ut32_t
 
HCINTMSK5
;

1083 
__IO
 
ut32_t
 
HCTSIZ5
;

1084 
ut32_t
 
RESERVED17
[3];

1085 
__IO
 
ut32_t
 
HCCHR6
;

1086 
ut32_t
 
RESERVED18
;

1087 
__IO
 
ut32_t
 
HCINT6
;

1088 
__IO
 
ut32_t
 
HCINTMSK6
;

1089 
__IO
 
ut32_t
 
HCTSIZ6
;

1090 
ut32_t
 
RESERVED19
[3];

1091 
__IO
 
ut32_t
 
HCCHR7
;

1092 
ut32_t
 
RESERVED20
;

1093 
__IO
 
ut32_t
 
HCINT7
;

1094 
__IO
 
ut32_t
 
HCINTMSK7
;

1095 
__IO
 
ut32_t
 
HCTSIZ7
;

1096 
ut32_t
 
RESERVED21
[3];

1097 
__IO
 
ut32_t
 
HCCHR8
;

1098 
ut32_t
 
RESERVED22
;

1099 
__IO
 
ut32_t
 
HCINT8
;

1100 
__IO
 
ut32_t
 
HCINTMSK8
;

1101 
__IO
 
ut32_t
 
HCTSIZ8
;

1102 
ut32_t
 
RESERVED23
[3];

1103 
__IO
 
ut32_t
 
HCCHR9
;

1104 
ut32_t
 
RESERVED24
;

1105 
__IO
 
ut32_t
 
HCINT9
;

1106 
__IO
 
ut32_t
 
HCINTMSK9
;

1107 
__IO
 
ut32_t
 
HCTSIZ9
;

1108 
ut32_t
 
RESERVED25
[3];

1109 
__IO
 
ut32_t
 
HCCHR10
;

1110 
ut32_t
 
RESERVED26
;

1111 
__IO
 
ut32_t
 
HCINT10
;

1112 
__IO
 
ut32_t
 
HCINTMSK10
;

1113 
__IO
 
ut32_t
 
HCTSIZ10
;

1114 
ut32_t
 
RESERVED27
[3];

1115 
__IO
 
ut32_t
 
HCCHR11
;

1116 
ut32_t
 
RESERVED28
;

1117 
__IO
 
ut32_t
 
HCINT11
;

1118 
__IO
 
ut32_t
 
HCINTMSK11
;

1119 
__IO
 
ut32_t
 
HCTSIZ11
;

1120 
ut32_t
 
RESERVED29
[3];

1121 
__IO
 
ut32_t
 
HCCHR12
;

1122 
ut32_t
 
RESERVED30
;

1123 
__IO
 
ut32_t
 
HCINT12
;

1124 
__IO
 
ut32_t
 
HCINTMSK12
;

1125 
__IO
 
ut32_t
 
HCTSIZ12
;

1126 
ut32_t
 
RESERVED31
[3];

1127 
__IO
 
ut32_t
 
HCCHR13
;

1128 
ut32_t
 
RESERVED32
;

1129 
__IO
 
ut32_t
 
HCINT13
;

1130 
__IO
 
ut32_t
 
HCINTMSK13
;

1131 
__IO
 
ut32_t
 
HCTSIZ13
;

1132 
ut32_t
 
RESERVED33
[3];

1133 
__IO
 
ut32_t
 
HCCHR14
;

1134 
ut32_t
 
RESERVED34
;

1135 
__IO
 
ut32_t
 
HCINT14
;

1136 
__IO
 
ut32_t
 
HCINTMSK14
;

1137 
__IO
 
ut32_t
 
HCTSIZ14
;

1138 
ut32_t
 
RESERVED35
[3];

1139 
__IO
 
ut32_t
 
HCCHR15
;

1140 
ut32_t
 
RESERVED36
;

1141 
__IO
 
ut32_t
 
HCINT15
;

1142 
__IO
 
ut32_t
 
HCINTMSK15
;

1143 
__IO
 
ut32_t
 
HCTSIZ15
;

1144 
ut32_t
 
RESERVED37
[3];

1145 
ut32_t
 
RESERVED38
[64];

1146 
__IO
 
ut32_t
 
DCFG
;

1147 
__IO
 
ut32_t
 
DCTL
;

1148 
__IO
 
ut32_t
 
DSTS
;

1149 
ut32_t
 
RESERVED39
;

1150 
__IO
 
ut32_t
 
DIEPMSK
;

1151 
__IO
 
ut32_t
 
DOEPMSK
;

1152 
__IO
 
ut32_t
 
DAINT
;

1153 
__IO
 
ut32_t
 
DAINTMSK
;

1154 
ut32_t
 
RESERVED40
[2];

1155 
__IO
 
ut32_t
 
DVBUSDIS
;

1156 
__IO
 
ut32_t
 
DVBUSPULSE
;

1157 
ut32_t
 
RESERVED41
;

1158 
__IO
 
ut32_t
 
DIEPEMPMSK
;

1159 
ut32_t
 
RESERVED42
[50];

1160 
__IO
 
ut32_t
 
DIEPCTL0
;

1161 
ut32_t
 
RESERVED43
;

1162 
__IO
 
ut32_t
 
DIEPINT0
;

1163 
ut32_t
 
RESERVED44
;

1164 
__IO
 
ut32_t
 
DIEPTSIZ0
;

1165 
ut32_t
 
RESERVED45
;

1166 
__IO
 
ut32_t
 
DTXFSTS0
;

1167 
ut32_t
 
RESERVED46
;

1168 
__IO
 
ut32_t
 
DIEPCTL1
;

1169 
ut32_t
 
RESERVED47
;

1170 
__IO
 
ut32_t
 
DIEPINT1
;

1171 
ut32_t
 
RESERVED48
;

1172 
__IO
 
ut32_t
 
DIEPTSIZ1
;

1173 
ut32_t
 
RESERVED49
;

1174 
__IO
 
ut32_t
 
DTXFSTS1
;

1175 
ut32_t
 
RESERVED50
;

1176 
__IO
 
ut32_t
 
DIEPCTL2
;

1177 
ut32_t
 
RESERVED51
;

1178 
__IO
 
ut32_t
 
DIEPINT2
;

1179 
ut32_t
 
RESERVED52
;

1180 
__IO
 
ut32_t
 
DIEPTSIZ2
;

1181 
ut32_t
 
RESERVED53
;

1182 
__IO
 
ut32_t
 
DTXFSTS2
;

1183 
ut32_t
 
RESERVED54
;

1184 
__IO
 
ut32_t
 
DIEPCTL3
;

1185 
ut32_t
 
RESERVED55
;

1186 
__IO
 
ut32_t
 
DIEPINT3
;

1187 
ut32_t
 
RESERVED56
;

1188 
__IO
 
ut32_t
 
DIEPTSIZ3
;

1189 
ut32_t
 
RESERVED57
;

1190 
__IO
 
ut32_t
 
DTXFSTS3
;

1191 
ut32_t
 
RESERVED58
;

1192 
__IO
 
ut32_t
 
DIEPCTL4
;

1193 
ut32_t
 
RESERVED59
;

1194 
__IO
 
ut32_t
 
DIEPINT4
;

1195 
ut32_t
 
RESERVED60
;

1196 
__IO
 
ut32_t
 
DIEPTSIZ4
;

1197 
ut32_t
 
RESERVED61
;

1198 
__IO
 
ut32_t
 
DTXFSTS4
;

1199 
ut32_t
 
RESERVED62
;

1200 
__IO
 
ut32_t
 
DIEPCTL5
;

1201 
ut32_t
 
RESERVED63
;

1202 
__IO
 
ut32_t
 
DIEPINT5
;

1203 
ut32_t
 
RESERVED64
;

1204 
__IO
 
ut32_t
 
DIEPTSIZ5
;

1205 
ut32_t
 
RESERVED65
[3];

1206 
__IO
 
ut32_t
 
DIEPCTL6
;

1207 
ut32_t
 
RESERVED66
;

1208 
__IO
 
ut32_t
 
DIEPINT6
;

1209 
ut32_t
 
RESERVED67
;

1210 
__IO
 
ut32_t
 
DIEPTSIZ6
;

1211 
ut32_t
 
RESERVED68
[3];

1212 
__IO
 
ut32_t
 
DIEPCTL7
;

1213 
ut32_t
 
RESERVED69
;

1214 
__IO
 
ut32_t
 
DIEPINT7
;

1215 
ut32_t
 
RESERVED70
;

1216 
__IO
 
ut32_t
 
DIEPTSIZ7
;

1217 
ut32_t
 
RESERVED71
[3];

1218 
__IO
 
ut32_t
 
DIEPCTL8
;

1219 
ut32_t
 
RESERVED72
;

1220 
__IO
 
ut32_t
 
DIEPINT8
;

1221 
ut32_t
 
RESERVED73
;

1222 
__IO
 
ut32_t
 
DIEPTSIZ8
;

1223 
ut32_t
 
RESERVED74
[3];

1224 
__IO
 
ut32_t
 
DIEPCTL9
;

1225 
ut32_t
 
RESERVED75
;

1226 
__IO
 
ut32_t
 
DIEPINT9
;

1227 
ut32_t
 
RESERVED76
;

1228 
__IO
 
ut32_t
 
DIEPTSIZ9
;

1229 
ut32_t
 
RESERVED77
[3];

1230 
__IO
 
ut32_t
 
DIEPCTL10
;

1231 
ut32_t
 
RESERVED78
;

1232 
__IO
 
ut32_t
 
DIEPINT10
;

1233 
ut32_t
 
RESERVED79
;

1234 
__IO
 
ut32_t
 
DIEPTSIZ10
;

1235 
ut32_t
 
RESERVED80
[3];

1236 
__IO
 
ut32_t
 
DIEPCTL11
;

1237 
ut32_t
 
RESERVED81
;

1238 
__IO
 
ut32_t
 
DIEPINT11
;

1239 
ut32_t
 
RESERVED82
;

1240 
__IO
 
ut32_t
 
DIEPTSIZ11
;

1241 
ut32_t
 
RESERVED83
[3];

1242 
__IO
 
ut32_t
 
DIEPCTL12
;

1243 
ut32_t
 
RESERVED84
;

1244 
__IO
 
ut32_t
 
DIEPINT12
;

1245 
ut32_t
 
RESERVED85
;

1246 
__IO
 
ut32_t
 
DIEPTSIZ86
;

1247 
ut32_t
 
RESERVED86
[3];

1248 
__IO
 
ut32_t
 
DIEPCTL13
;

1249 
ut32_t
 
RESERVED87
;

1250 
__IO
 
ut32_t
 
DIEPINT13
;

1251 
ut32_t
 
RESERVED88
;

1252 
__IO
 
ut32_t
 
DIEPTSIZ13
;

1253 
ut32_t
 
RESERVED89
[3];

1254 
__IO
 
ut32_t
 
DIEPCTL14
;

1255 
ut32_t
 
RESERVED90
;

1256 
__IO
 
ut32_t
 
DIEPINT14
;

1257 
ut32_t
 
RESERVED91
;

1258 
__IO
 
ut32_t
 
DIEPTSIZ14
;

1259 
ut32_t
 
RESERVED92
[3];

1260 
__IO
 
ut32_t
 
DIEPCTL15
;

1261 
ut32_t
 
RESERVED93
;

1262 
__IO
 
ut32_t
 
DIEPINT15
;

1263 
ut32_t
 
RESERVED94
;

1264 
__IO
 
ut32_t
 
DIEPTSIZ15
;

1265 
ut32_t
 
RESERVED95
[3];

1266 
__IO
 
ut32_t
 
DOEPCTL0
;

1267 
ut32_t
 
RESERVED96
;

1268 
__IO
 
ut32_t
 
DOEPINT0
;

1269 
ut32_t
 
RESERVED97
;

1270 
__IO
 
ut32_t
 
DOEPTSIZ0
;

1271 
ut32_t
 
RESERVED98
[3];

1272 
__IO
 
ut32_t
 
DOEPCTL1
;

1273 
ut32_t
 
RESERVED99
;

1274 
__IO
 
ut32_t
 
DOEPINT1
;

1275 
ut32_t
 
RESERVED100
;

1276 
__IO
 
ut32_t
 
DOEPTSIZ1
;

1277 
ut32_t
 
RESERVED101
[3];

1278 
__IO
 
ut32_t
 
DOEPCTL2
;

1279 
ut32_t
 
RESERVED102
;

1280 
__IO
 
ut32_t
 
DOEPINT2
;

1281 
ut32_t
 
RESERVED103
;

1282 
__IO
 
ut32_t
 
DOEPTSIZ2
;

1283 
ut32_t
 
RESERVED104
[3];

1284 
__IO
 
ut32_t
 
DOEPCTL3
;

1285 
ut32_t
 
RESERVED105
;

1286 
__IO
 
ut32_t
 
DOEPINT3
;

1287 
ut32_t
 
RESERVED106
;

1288 
__IO
 
ut32_t
 
DOEPTSIZ3
;

1289 
ut32_t
 
RESERVED107
[3];

1290 
__IO
 
ut32_t
 
DOEPCTL4
;

1291 
ut32_t
 
RESERVED108
;

1292 
__IO
 
ut32_t
 
DOEPINT4
;

1293 
ut32_t
 
RESERVED109
;

1294 
__IO
 
ut32_t
 
DOEPTSIZ4
;

1295 
ut32_t
 
RESERVED110
[3];

1296 
__IO
 
ut32_t
 
DOEPCTL5
;

1297 
ut32_t
 
RESERVED111
;

1298 
__IO
 
ut32_t
 
DOEPINT5
;

1299 
ut32_t
 
RESERVED112
;

1300 
__IO
 
ut32_t
 
DOEPTSIZ5
;

1301 
ut32_t
 
RESERVED113
[3];

1302 
__IO
 
ut32_t
 
DOEPCTL6
;

1303 
ut32_t
 
RESERVED114
;

1304 
__IO
 
ut32_t
 
DOEPINT6
;

1305 
ut32_t
 
RESERVED115
;

1306 
__IO
 
ut32_t
 
DOEPTSIZ6
;

1307 
ut32_t
 
RESERVED116
[3];

1308 
__IO
 
ut32_t
 
DOEPCTL7
;

1309 
ut32_t
 
RESERVED117
;

1310 
__IO
 
ut32_t
 
DOEPINT7
;

1311 
ut32_t
 
RESERVED118
;

1312 
__IO
 
ut32_t
 
DOEPTSIZ7
;

1313 
ut32_t
 
RESERVED119
[3];

1314 
__IO
 
ut32_t
 
DOEPCTL8
;

1315 
ut32_t
 
RESERVED120
;

1316 
__IO
 
ut32_t
 
DOEPINT8
;

1317 
ut32_t
 
RESERVED121
;

1318 
__IO
 
ut32_t
 
DOEPTSIZ8
;

1319 
ut32_t
 
RESERVED122
[3];

1320 
__IO
 
ut32_t
 
DOEPCTL9
;

1321 
ut32_t
 
RESERVED123
;

1322 
__IO
 
ut32_t
 
DOEPINT9
;

1323 
ut32_t
 
RESERVED124
;

1324 
__IO
 
ut32_t
 
DOEPTSIZ9
;

1325 
ut32_t
 
RESERVED125
[3];

1326 
__IO
 
ut32_t
 
DOEPCTL10
;

1327 
ut32_t
 
RESERVED126
;

1328 
__IO
 
ut32_t
 
DOEPINT10
;

1329 
ut32_t
 
RESERVED127
;

1330 
__IO
 
ut32_t
 
DOEPTSIZ10
;

1331 
ut32_t
 
RESERVED128
[3];

1332 
__IO
 
ut32_t
 
DOEPCTL11
;

1333 
ut32_t
 
RESERVED129
;

1334 
__IO
 
ut32_t
 
DOEPINT11
;

1335 
ut32_t
 
RESERVED130
;

1336 
__IO
 
ut32_t
 
DOEPTSIZ11
;

1337 
ut32_t
 
RESERVED131
[3];

1338 
__IO
 
ut32_t
 
DOEPCTL12
;

1339 
ut32_t
 
RESERVED132
;

1340 
__IO
 
ut32_t
 
DOEPINT12
;

1341 
ut32_t
 
RESERVED133
;

1342 
__IO
 
ut32_t
 
DOEPTSIZ12
;

1343 
ut32_t
 
RESERVED134
[3];

1344 
__IO
 
ut32_t
 
DOEPCTL13
;

1345 
ut32_t
 
RESERVED135
;

1346 
__IO
 
ut32_t
 
DOEPINT13
;

1347 
ut32_t
 
RESERVED136
;

1348 
__IO
 
ut32_t
 
DOEPTSIZ13
;

1349 
ut32_t
 
RESERVED137
[3];

1350 
__IO
 
ut32_t
 
DOEPCTL14
;

1351 
ut32_t
 
RESERVED138
;

1352 
__IO
 
ut32_t
 
DOEPINT14
;

1353 
ut32_t
 
RESERVED139
;

1354 
__IO
 
ut32_t
 
DOEPTSIZ14
;

1355 
ut32_t
 
RESERVED140
[3];

1356 
__IO
 
ut32_t
 
DOEPCTL15
;

1357 
ut32_t
 
RESERVED141
;

1358 
__IO
 
ut32_t
 
DOEPINT15
;

1359 
ut32_t
 
RESERVED142
;

1360 
__IO
 
ut32_t
 
DOEPTSIZ15
;

1361 
ut32_t
 
RESERVED143
[3];

1362 
ut32_t
 
RESERVED144
[64];

1363 
__IO
 
ut32_t
 
PCGCCTL
;

1364 } 
	tOTG_FS_TyDef
;

1372 
__IO
 
ut32_t
 
GOTGCTL
;

1373 
__IO
 
ut32_t
 
GOTGINT
;

1374 
__IO
 
ut32_t
 
GAHBCFG
;

1375 
__IO
 
ut32_t
 
GUSBCFG
;

1376 
__IO
 
ut32_t
 
GRSTCTL
;

1377 
__IO
 
ut32_t
 
GINTSTS
;

1378 
__IO
 
ut32_t
 
GINTMSK
;

1379 
__IO
 
ut32_t
 
GRXSTSR
;

1380 
__IO
 
ut32_t
 
GRXSTSP
;

1381 
__IO
 
ut32_t
 
GRXFSIZ
;

1383 
__IO
 
ut32_t
 
GNPTXFSIZ
;

1384 
__IO
 
ut32_t
 
TX0FSIZ
;

1386 
__IO
 
ut32_t
 
GNPTXSTS
;

1387 
__IO
 
ut32_t
 
GI2CCTL
;

1388 
ut32_t
 
RESERVED0
;

1389 
__IO
 
ut32_t
 
GCCFG
;

1390 
__IO
 
ut32_t
 
CID
;

1391 
ut32_t
 
RESERVED1
[48];

1392 
__IO
 
ut32_t
 
HPTXFSIZ
;

1393 
__IO
 
ut32_t
 
DIEPTXF1
;

1394 
__IO
 
ut32_t
 
DIEPTXF2
;

1395 
__IO
 
ut32_t
 
DIEPTXF3
;

1396 
__IO
 
ut32_t
 
DIEPTXF4
;

1397 
__IO
 
ut32_t
 
DIEPTXF5
;

1398 
__IO
 
ut32_t
 
DIEPTXF6
;

1399 
__IO
 
ut32_t
 
DIEPTXF7
;

1400 
__IO
 
ut32_t
 
DIEPTXF8
;

1401 
__IO
 
ut32_t
 
DIEPTXF9
;

1402 
__IO
 
ut32_t
 
DIEPTXF10
;

1403 
__IO
 
ut32_t
 
DIEPTXF11
;

1404 
__IO
 
ut32_t
 
DIEPTXF12
;

1405 
__IO
 
ut32_t
 
DIEPTXF13
;

1406 
__IO
 
ut32_t
 
DIEPTXF14
;

1407 
__IO
 
ut32_t
 
DIEPTXF15
;

1408 
ut32_t
 
RESERVED2
[176];

1409 
__IO
 
ut32_t
 
HCFG
;

1410 
__IO
 
ut32_t
 
HFIR
;

1411 
__IO
 
ut32_t
 
HFNUM
;

1412 
ut32_t
 
RESERVED3
;

1413 
__IO
 
ut32_t
 
HPTXSTS
;

1414 
__IO
 
ut32_t
 
HAINT
;

1415 
__IO
 
ut32_t
 
HAINTMSK
;

1416 
ut32_t
 
RESERVED4
[9];

1417 
__IO
 
ut32_t
 
HPRT
;

1418 
ut32_t
 
RESERVED5
[47];

1419 
__IO
 
ut32_t
 
HCCHAR0
;

1420 
__IO
 
ut32_t
 
HCSPLT0
;

1421 
__IO
 
ut32_t
 
HCINT0
;

1422 
__IO
 
ut32_t
 
HCINTMSK0
;

1423 
__IO
 
ut32_t
 
HCTSIZ0
;

1424 
__IO
 
ut32_t
 
HCDMA0
;

1425 
ut32_t
 
RESERVED6
[2];

1426 
__IO
 
ut32_t
 
HCCHAR1
;

1427 
__IO
 
ut32_t
 
HCSPLT1
;

1428 
__IO
 
ut32_t
 
HCINT1
;

1429 
__IO
 
ut32_t
 
HCINTMSK1
;

1430 
__IO
 
ut32_t
 
HCTSIZ1
;

1431 
__IO
 
ut32_t
 
HCDMA1
;

1432 
ut32_t
 
RESERVED7
[2];

1433 
__IO
 
ut32_t
 
HCCHAR2
;

1434 
__IO
 
ut32_t
 
HCSPLT2
;

1435 
__IO
 
ut32_t
 
HCINT2
;

1436 
__IO
 
ut32_t
 
HCINTMSK2
;

1437 
__IO
 
ut32_t
 
HCTSIZ2
;

1438 
__IO
 
ut32_t
 
HCDMA2
;

1439 
ut32_t
 
RESERVED8
[2];

1440 
__IO
 
ut32_t
 
HCCHAR3
;

1441 
__IO
 
ut32_t
 
HCSPLT3
;

1442 
__IO
 
ut32_t
 
HCINT3
;

1443 
__IO
 
ut32_t
 
HCINTMSK3
;

1444 
__IO
 
ut32_t
 
HCTSIZ3
;

1445 
__IO
 
ut32_t
 
HCDMA3
;

1446 
ut32_t
 
RESERVED9
[2];

1447 
__IO
 
ut32_t
 
HCCHAR4
;

1448 
__IO
 
ut32_t
 
HCSPLT4
;

1449 
__IO
 
ut32_t
 
HCINT4
;

1450 
__IO
 
ut32_t
 
HCINTMSK4
;

1451 
__IO
 
ut32_t
 
HCTSIZ4
;

1452 
__IO
 
ut32_t
 
HCDMA4
;

1453 
ut32_t
 
RESERVED10
[2];

1454 
__IO
 
ut32_t
 
HCCHAR5
;

1455 
__IO
 
ut32_t
 
HCSPLT5
;

1456 
__IO
 
ut32_t
 
HCINT5
;

1457 
__IO
 
ut32_t
 
HCINTMSK5
;

1458 
__IO
 
ut32_t
 
HCTSIZ5
;

1459 
__IO
 
ut32_t
 
HCDMA5
;

1460 
ut32_t
 
RESERVED11
[2];

1461 
__IO
 
ut32_t
 
HCCHAR6
;

1462 
__IO
 
ut32_t
 
HCSPLT6
;

1463 
__IO
 
ut32_t
 
HCINT6
;

1464 
__IO
 
ut32_t
 
HCINTMSK6
;

1465 
__IO
 
ut32_t
 
HCTSIZ6
;

1466 
__IO
 
ut32_t
 
HCDMA6
;

1467 
ut32_t
 
RESERVED12
[2];

1468 
__IO
 
ut32_t
 
HCCHAR7
;

1469 
__IO
 
ut32_t
 
HCSPLT7
;

1470 
__IO
 
ut32_t
 
HCINT7
;

1471 
__IO
 
ut32_t
 
HCINTMSK7
;

1472 
__IO
 
ut32_t
 
HCTSIZ7
;

1473 
__IO
 
ut32_t
 
HCDMA7
;

1474 
ut32_t
 
RESERVED13
[2];

1475 
__IO
 
ut32_t
 
HCCHAR8
;

1476 
__IO
 
ut32_t
 
HCSPLT8
;

1477 
__IO
 
ut32_t
 
HCINT8
;

1478 
__IO
 
ut32_t
 
HCINTMSK8
;

1479 
__IO
 
ut32_t
 
HCTSIZ8
;

1480 
__IO
 
ut32_t
 
HCDMA8
;

1481 
ut32_t
 
RESERVED14
[2];

1482 
__IO
 
ut32_t
 
HCCHAR9
;

1483 
__IO
 
ut32_t
 
HCSPLT9
;

1484 
__IO
 
ut32_t
 
HCINT9
;

1485 
__IO
 
ut32_t
 
HCINTMSK9
;

1486 
__IO
 
ut32_t
 
HCTSIZ9
;

1487 
__IO
 
ut32_t
 
HCDMA9
;

1488 
ut32_t
 
RESERVED15
[2];

1489 
__IO
 
ut32_t
 
HCCHAR10
;

1490 
__IO
 
ut32_t
 
HCSPLT10
;

1491 
__IO
 
ut32_t
 
HCINT10
;

1492 
__IO
 
ut32_t
 
HCINTMSK10
;

1493 
__IO
 
ut32_t
 
HCTSIZ10
;

1494 
__IO
 
ut32_t
 
HCDMA10
;

1495 
ut32_t
 
RESERVED16
[2];

1496 
__IO
 
ut32_t
 
HCCHAR11
;

1497 
__IO
 
ut32_t
 
HCSPLT11
;

1498 
__IO
 
ut32_t
 
HCINT11
;

1499 
__IO
 
ut32_t
 
HCINTMSK11
;

1500 
__IO
 
ut32_t
 
HCTSIZ11
;

1501 
__IO
 
ut32_t
 
HCDMA11
;

1502 
ut32_t
 
RESERVED17
[2];

1503 
__IO
 
ut32_t
 
HCCHAR12
;

1504 
__IO
 
ut32_t
 
HCSPLT12
;

1505 
__IO
 
ut32_t
 
HCINT12
;

1506 
__IO
 
ut32_t
 
HCINTMSK12
;

1507 
__IO
 
ut32_t
 
HCTSIZ12
;

1508 
__IO
 
ut32_t
 
HCDMA12
;

1509 
ut32_t
 
RESERVED18
[2];

1510 
__IO
 
ut32_t
 
HCCHAR13
;

1511 
__IO
 
ut32_t
 
HCSPLT13
;

1512 
__IO
 
ut32_t
 
HCINT13
;

1513 
__IO
 
ut32_t
 
HCINTMSK13
;

1514 
__IO
 
ut32_t
 
HCTSIZ13
;

1515 
__IO
 
ut32_t
 
HCDMA13
;

1516 
ut32_t
 
RESERVED19
[2];

1517 
__IO
 
ut32_t
 
HCCHAR14
;

1518 
__IO
 
ut32_t
 
HCSPLT14
;

1519 
__IO
 
ut32_t
 
HCINT14
;

1520 
__IO
 
ut32_t
 
HCINTMSK14
;

1521 
__IO
 
ut32_t
 
HCTSIZ14
;

1522 
__IO
 
ut32_t
 
HCDMA14
;

1523 
ut32_t
 
RESERVED20
[2];

1524 
__IO
 
ut32_t
 
HCCHAR15
;

1525 
__IO
 
ut32_t
 
HCSPLT15
;

1526 
__IO
 
ut32_t
 
HCINT15
;

1527 
__IO
 
ut32_t
 
HCINTMSK15
;

1528 
__IO
 
ut32_t
 
HCTSIZ15
;

1529 
__IO
 
ut32_t
 
HCDMA15
;

1530 
ut32_t
 
RESERVED21
[2];

1531 
ut32_t
 
RESERVED22
[64];

1532 
__IO
 
ut32_t
 
DCFG
;

1533 
__IO
 
ut32_t
 
DCTL
;

1534 
__IO
 
ut32_t
 
DSTS
;

1535 
ut32_t
 
RESERVED23
;

1536 
__IO
 
ut32_t
 
DIEPMSK
;

1537 
__IO
 
ut32_t
 
DOEPMSK
;

1538 
__IO
 
ut32_t
 
DAINT
;

1539 
__IO
 
ut32_t
 
DAINTMSK
;

1540 
ut32_t
 
RESERVED24
[2];

1541 
__IO
 
ut32_t
 
DVBUSDIS
;

1542 
__IO
 
ut32_t
 
DVBUSPULSE
;

1543 
ut32_t
 
RESERVED25
;

1544 
__IO
 
ut32_t
 
DIEPEMPMSK
;

1545 
__IO
 
ut32_t
 
EACHHINT
;

1546 
__IO
 
ut32_t
 
EACHHINTMSK
;

1547 
__IO
 
ut32_t
 
DIEPEACHMSK1
;

1548 
ut32_t
 
RESERVED26
[15];

1549 
__IO
 
ut32_t
 
DOEPEACHMSK1
;

1550 
ut32_t
 
RESERVED27
[31];

1551 
__IO
 
ut32_t
 
DIEPCTL0
;

1552 
ut32_t
 
RESERVED28
;

1553 
__IO
 
ut32_t
 
DIEPINT0
;

1554 
ut32_t
 
RESERVED29
;

1555 
__IO
 
ut32_t
 
DIEPTSIZ0
;

1556 
__IO
 
ut32_t
 
DIEPDMA0
;

1557 
__IO
 
ut32_t
 
DTXFSTS0
;

1558 
ut32_t
 
RESERVED30
;

1559 
__IO
 
ut32_t
 
DIEPCTL1
;

1560 
ut32_t
 
RESERVED31
;

1561 
__IO
 
ut32_t
 
DIEPINT1
;

1562 
ut32_t
 
RESERVED32
;

1563 
__IO
 
ut32_t
 
DIEPTSIZ1
;

1564 
__IO
 
ut32_t
 
DIEPDMA1
;

1565 
__IO
 
ut32_t
 
DTXFSTS1
;

1566 
ut32_t
 
RESERVED33
;

1567 
__IO
 
ut32_t
 
DIEPCTL2
;

1568 
ut32_t
 
RESERVED34
;

1569 
__IO
 
ut32_t
 
DIEPINT2
;

1570 
ut32_t
 
RESERVED35
;

1571 
__IO
 
ut32_t
 
DIEPTSIZ2
;

1572 
__IO
 
ut32_t
 
DIEPDMA2
;

1573 
__IO
 
ut32_t
 
DTXFSTS2
;

1574 
ut32_t
 
RESERVED36
;

1575 
__IO
 
ut32_t
 
DIEPCTL3
;

1576 
ut32_t
 
RESERVED37
;

1577 
__IO
 
ut32_t
 
DIEPINT3
;

1578 
ut32_t
 
RESERVED38
;

1579 
__IO
 
ut32_t
 
DIEPTSIZ3
;

1580 
__IO
 
ut32_t
 
DIEPDMA3
;

1581 
__IO
 
ut32_t
 
DTXFSTS3
;

1582 
ut32_t
 
RESERVED39
;

1583 
__IO
 
ut32_t
 
DIEPCTL4
;

1584 
ut32_t
 
RESERVED40
;

1585 
__IO
 
ut32_t
 
DIEPINT4
;

1586 
ut32_t
 
RESERVED41
;

1587 
__IO
 
ut32_t
 
DIEPTSIZ4
;

1588 
__IO
 
ut32_t
 
DIEPDMA4
;

1589 
__IO
 
ut32_t
 
DTXFSTS4
;

1590 
ut32_t
 
RESERVED42
;

1591 
__IO
 
ut32_t
 
DIEPCTL5
;

1592 
ut32_t
 
RESERVED43
;

1593 
__IO
 
ut32_t
 
DIEPINT5
;

1594 
ut32_t
 
RESERVED44
;

1595 
__IO
 
ut32_t
 
DIEPTSIZ5
;

1596 
__IO
 
ut32_t
 
DIEPDMA5
;

1597 
__IO
 
ut32_t
 
DTXFSTS5
;

1598 
ut32_t
 
RESERVED45
;

1599 
__IO
 
ut32_t
 
DIEPCTL6
;

1600 
ut32_t
 
RESERVED46
;

1601 
__IO
 
ut32_t
 
DIEPINT6
;

1602 
ut32_t
 
RESERVED47
;

1603 
__IO
 
ut32_t
 
DIEPTSIZ6
;

1604 
__IO
 
ut32_t
 
DIEPDMA6
;

1605 
__IO
 
ut32_t
 
DTXFSTS6
;

1606 
ut32_t
 
RESERVED48
;

1607 
__IO
 
ut32_t
 
DIEPCTL7
;

1608 
ut32_t
 
RESERVED49
;

1609 
__IO
 
ut32_t
 
DIEPINT7
;

1610 
ut32_t
 
RESERVED50
;

1611 
__IO
 
ut32_t
 
DIEPTSIZ7
;

1612 
__IO
 
ut32_t
 
DIEPDMA7
;

1613 
__IO
 
ut32_t
 
DTXFSTS7
;

1614 
ut32_t
 
RESERVED51
;

1615 
__IO
 
ut32_t
 
DIEPCTL8
;

1616 
ut32_t
 
RESERVED52
;

1617 
__IO
 
ut32_t
 
DIEPINT8
;

1618 
ut32_t
 
RESERVED53
;

1619 
__IO
 
ut32_t
 
DIEPTSIZ8
;

1620 
__IO
 
ut32_t
 
DIEPDMA8
;

1621 
__IO
 
ut32_t
 
DTXFSTS8
;

1622 
ut32_t
 
RESERVED54
;

1623 
__IO
 
ut32_t
 
DIEPCTL9
;

1624 
ut32_t
 
RESERVED55
;

1625 
__IO
 
ut32_t
 
DIEPINT9
;

1626 
ut32_t
 
RESERVED56
;

1627 
__IO
 
ut32_t
 
DIEPTSIZ9
;

1628 
__IO
 
ut32_t
 
DIEPDMA9
;

1629 
__IO
 
ut32_t
 
DTXFSTS9
;

1630 
ut32_t
 
RESERVED57
;

1631 
__IO
 
ut32_t
 
DIEPCTL10
;

1632 
ut32_t
 
RESERVED58
;

1633 
__IO
 
ut32_t
 
DIEPINT10
;

1634 
ut32_t
 
RESERVED59
;

1635 
__IO
 
ut32_t
 
DIEPTSIZ10
;

1636 
__IO
 
ut32_t
 
DIEPDMA10
;

1637 
__IO
 
ut32_t
 
DTXFSTS10
;

1638 
ut32_t
 
RESERVED60
;

1639 
__IO
 
ut32_t
 
DIEPCTL11
;

1640 
ut32_t
 
RESERVED61
;

1641 
__IO
 
ut32_t
 
DIEPINT11
;

1642 
ut32_t
 
RESERVED62
;

1643 
__IO
 
ut32_t
 
DIEPTSIZ11
;

1644 
__IO
 
ut32_t
 
DIEPDMA11
;

1645 
__IO
 
ut32_t
 
DTXFSTS11
;

1646 
ut32_t
 
RESERVED63
;

1647 
__IO
 
ut32_t
 
DIEPCTL12
;

1648 
ut32_t
 
RESERVED64
;

1649 
__IO
 
ut32_t
 
DIEPINT12
;

1650 
ut32_t
 
RESERVED65
;

1651 
__IO
 
ut32_t
 
DIEPTSIZ12
;

1652 
__IO
 
ut32_t
 
DIEPDMA12
;

1653 
__IO
 
ut32_t
 
DTXFSTS12
;

1654 
ut32_t
 
RESERVED66
;

1655 
__IO
 
ut32_t
 
DIEPCTL13
;

1656 
ut32_t
 
RESERVED67
;

1657 
__IO
 
ut32_t
 
DIEPINT13
;

1658 
ut32_t
 
RESERVED68
;

1659 
__IO
 
ut32_t
 
DIEPTSIZ13
;

1660 
__IO
 
ut32_t
 
DIEPDMA13
;

1661 
__IO
 
ut32_t
 
DTXFSTS13
;

1662 
ut32_t
 
RESERVED69
;

1663 
__IO
 
ut32_t
 
DIEPCTL14
;

1664 
ut32_t
 
RESERVED70
;

1665 
__IO
 
ut32_t
 
DIEPINT14
;

1666 
ut32_t
 
RESERVED71
;

1667 
__IO
 
ut32_t
 
DIEPTSIZ14
;

1668 
__IO
 
ut32_t
 
DIEPDMA14
;

1669 
__IO
 
ut32_t
 
DTXFSTS14
;

1670 
ut32_t
 
RESERVED72
;

1671 
__IO
 
ut32_t
 
DIEPCTL15
;

1672 
ut32_t
 
RESERVED73
;

1673 
__IO
 
ut32_t
 
DIEPINT15
;

1674 
ut32_t
 
RESERVED74
;

1675 
__IO
 
ut32_t
 
DIEPTSIZ15
;

1676 
__IO
 
ut32_t
 
DIEPDMA15
;

1677 
__IO
 
ut32_t
 
DTXFSTS15
;

1678 
ut32_t
 
RESERVED75
;

1679 
__IO
 
ut32_t
 
DOEPCTL0
;

1680 
ut32_t
 
RESERVED76
;

1681 
__IO
 
ut32_t
 
DOEPINT0
;

1682 
ut32_t
 
RESERVED77
;

1683 
__IO
 
ut32_t
 
DOEPTSIZ0
;

1684 
__IO
 
ut32_t
 
DOEPDMAB0
;

1685 
ut32_t
 
RESERVED78
[2];

1686 
__IO
 
ut32_t
 
DOEPCTL1
;

1687 
ut32_t
 
RESERVED79
;

1688 
__IO
 
ut32_t
 
DOEPINT1
;

1689 
ut32_t
 
RESERVED80
;

1690 
__IO
 
ut32_t
 
DOEPTSIZ1
;

1691 
__IO
 
ut32_t
 
DOEPDMAB1
;

1692 
ut32_t
 
RESERVED81
[2];

1693 
__IO
 
ut32_t
 
DOEPCTL2
;

1694 
ut32_t
 
RESERVED82
;

1695 
__IO
 
ut32_t
 
DOEPINT2
;

1696 
ut32_t
 
RESERVED83
;

1697 
__IO
 
ut32_t
 
DOEPTSIZ2
;

1698 
__IO
 
ut32_t
 
DOEPDMAB2
;

1699 
ut32_t
 
RESERVED84
[2];

1700 
__IO
 
ut32_t
 
DOEPCTL3
;

1701 
ut32_t
 
RESERVED85
;

1702 
__IO
 
ut32_t
 
DOEPINT3
;

1703 
ut32_t
 
RESERVED86
;

1704 
__IO
 
ut32_t
 
DOEPTSIZ3
;

1705 
__IO
 
ut32_t
 
DOEPDMAB3
;

1706 
ut32_t
 
RESERVED87
[2];

1707 
__IO
 
ut32_t
 
DOEPCTL4
;

1708 
ut32_t
 
RESERVED88
;

1709 
__IO
 
ut32_t
 
DOEPINT4
;

1710 
ut32_t
 
RESERVED89
;

1711 
__IO
 
ut32_t
 
DOEPTSIZ4
;

1712 
__IO
 
ut32_t
 
DOEPDMAB4
;

1713 
ut32_t
 
RESERVED90
[2];

1714 
__IO
 
ut32_t
 
DOEPCTL5
;

1715 
ut32_t
 
RESERVED91
;

1716 
__IO
 
ut32_t
 
DOEPINT5
;

1717 
ut32_t
 
RESERVED92
;

1718 
__IO
 
ut32_t
 
DOEPTSIZ5
;

1719 
__IO
 
ut32_t
 
DOEPDMAB5
;

1720 
ut32_t
 
RESERVED93
[2];

1721 
__IO
 
ut32_t
 
DOEPCTL6
;

1722 
ut32_t
 
RESERVED94
;

1723 
__IO
 
ut32_t
 
DOEPINT6
;

1724 
ut32_t
 
RESERVED95
;

1725 
__IO
 
ut32_t
 
DOEPTSIZ6
;

1726 
__IO
 
ut32_t
 
DOEPDMAB6
;

1727 
ut32_t
 
RESERVED96
[2];

1728 
__IO
 
ut32_t
 
DOEPCTL7
;

1729 
ut32_t
 
RESERVED97
;

1730 
__IO
 
ut32_t
 
DOEPINT7
;

1731 
ut32_t
 
RESERVED98
;

1732 
__IO
 
ut32_t
 
DOEPTSIZ7
;

1733 
__IO
 
ut32_t
 
DOEPDMAB7
;

1734 
ut32_t
 
RESERVED99
[2];

1735 
__IO
 
ut32_t
 
DOEPCTL8
;

1736 
ut32_t
 
RESERVED100
;

1737 
__IO
 
ut32_t
 
DOEPINT8
;

1738 
ut32_t
 
RESERVED101
;

1739 
__IO
 
ut32_t
 
DOEPTSIZ8
;

1740 
__IO
 
ut32_t
 
DOEPDMAB8
;

1741 
ut32_t
 
RESERVED102
[2];

1742 
__IO
 
ut32_t
 
DOEPCTL9
;

1743 
ut32_t
 
RESERVED103
;

1744 
__IO
 
ut32_t
 
DOEPINT9
;

1745 
ut32_t
 
RESERVED104
;

1746 
__IO
 
ut32_t
 
DOEPTSIZ9
;

1747 
__IO
 
ut32_t
 
DOEPDMAB9
;

1748 
ut32_t
 
RESERVED105
[2];

1749 
__IO
 
ut32_t
 
DOEPCTL10
;

1750 
ut32_t
 
RESERVED106
;

1751 
__IO
 
ut32_t
 
DOEPINT10
;

1752 
ut32_t
 
RESERVED107
;

1753 
__IO
 
ut32_t
 
DOEPTSIZ10
;

1754 
__IO
 
ut32_t
 
DOEPDMAB10
;

1755 
ut32_t
 
RESERVED108
[2];

1756 
__IO
 
ut32_t
 
DOEPCTL11
;

1757 
ut32_t
 
RESERVED109
;

1758 
__IO
 
ut32_t
 
DOEPINT11
;

1759 
ut32_t
 
RESERVED110
;

1760 
__IO
 
ut32_t
 
DOEPTSIZ11
;

1761 
__IO
 
ut32_t
 
DOEPDMAB11
;

1762 
ut32_t
 
RESERVED111
[2];

1763 
__IO
 
ut32_t
 
DOEPCTL12
;

1764 
ut32_t
 
RESERVED112
;

1765 
__IO
 
ut32_t
 
DOEPINT12
;

1766 
ut32_t
 
RESERVED113
;

1767 
__IO
 
ut32_t
 
DOEPTSIZ12
;

1768 
__IO
 
ut32_t
 
DOEPDMAB12
;

1769 
ut32_t
 
RESERVED114
[2];

1770 
__IO
 
ut32_t
 
DOEPCTL13
;

1771 
ut32_t
 
RESERVED115
;

1772 
__IO
 
ut32_t
 
DOEPINT13
;

1773 
ut32_t
 
RESERVED116
;

1774 
__IO
 
ut32_t
 
DOEPTSIZ13
;

1775 
__IO
 
ut32_t
 
DOEPDMAB13
;

1776 
ut32_t
 
RESERVED117
[2];

1777 
__IO
 
ut32_t
 
DOEPCTL14
;

1778 
ut32_t
 
RESERVED118
;

1779 
__IO
 
ut32_t
 
DOEPINT14
;

1780 
ut32_t
 
RESERVED119
;

1781 
__IO
 
ut32_t
 
DOEPTSIZ14
;

1782 
__IO
 
ut32_t
 
DOEPDMAB14
;

1783 
ut32_t
 
RESERVED120
[2];

1784 
__IO
 
ut32_t
 
DOEPCTL15
;

1785 
ut32_t
 
RESERVED121
;

1786 
__IO
 
ut32_t
 
DOEPINT15
;

1787 
ut32_t
 
RESERVED122
;

1788 
__IO
 
ut32_t
 
DOEPTSIZ15
;

1789 
__IO
 
ut32_t
 
DOEPDMAB15
;

1790 
ut32_t
 
RESERVED123
[2];

1791 
ut32_t
 
RESERVED143
[64];

1792 
__IO
 
ut32_t
 
PCGCCTL
;

1793 } 
	tOTG_HS_TyDef
;

1802 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

1803 
	#CCMDATARAM_BASE
 ((
ut32_t
)0x10000000

	)

1804 
	#SRAM1_BASE
 ((
ut32_t
)0x20000000

	)

1805 
	#SRAM2_BASE
 ((
ut32_t
)0x2001C000

	)

1806 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

1807 
	#BKPSRAM_BASE
 ((
ut32_t
)0x40024000

	)

1808 
	#FSMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1810 
	#CCMDATARAM_BB_BASE
 ((
ut32_t
)0x12000000

	)

1811 
	#SRAM1_BB_BASE
 ((
ut32_t
)0x22000000

	)

1812 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x2201C000

	)

1813 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

1814 
	#BKPSRAM_BB_BASE
 ((
ut32_t
)0x42024000

	)

1817 
	#SRAM_BASE
 
SRAM1_BASE


	)

1818 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1822 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1823 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1824 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1825 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1828 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1829 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1830 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1831 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1832 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1833 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1834 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1835 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1836 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1837 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1838 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1839 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1840 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1841 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1842 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1843 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1844 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1845 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1846 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1847 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1848 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1849 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1850 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1851 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1852 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1853 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1854 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1857 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1858 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1859 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1860 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1861 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1862 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1863 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1864 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1865 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1866 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1867 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1868 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1869 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1870 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1871 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1874 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1875 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1876 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1877 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1878 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1879 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1880 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1881 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1882 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1883 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1884 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1885 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1886 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1887 
	#DMA1_Sm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1888 
	#DMA1_Sm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1889 
	#DMA1_Sm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1890 
	#DMA1_Sm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1891 
	#DMA1_Sm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1892 
	#DMA1_Sm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1893 
	#DMA1_Sm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1894 
	#DMA1_Sm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1895 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1896 
	#DMA2_Sm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1897 
	#DMA2_Sm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1898 
	#DMA2_Sm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1899 
	#DMA2_Sm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1900 
	#DMA2_Sm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1901 
	#DMA2_Sm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1902 
	#DMA2_Sm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1903 
	#DMA2_Sm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1904 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1905 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1906 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1907 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1908 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1909 
	#OTG_HS_BASE
 (
AHB1PERIPH_BASE
 + 0x20000)

	)

1910 
	#OTG_HS_DFIFO0_BASE
 (
OTG_HS_BASE
 + 0x01000)

	)

1911 
	#OTG_HS_DFIFO1_BASE
 (
OTG_HS_BASE
 + 0x02000)

	)

1912 
	#OTG_HS_DFIFO2_BASE
 (
OTG_HS_BASE
 + 0x03000)

	)

1913 
	#OTG_HS_DFIFO3_BASE
 (
OTG_HS_BASE
 + 0x04000)

	)

1914 
	#OTG_HS_DFIFO4_BASE
 (
OTG_HS_BASE
 + 0x05000)

	)

1915 
	#OTG_HS_DFIFO5_BASE
 (
OTG_HS_BASE
 + 0x06000)

	)

1916 
	#OTG_HS_DFIFO6_BASE
 (
OTG_HS_BASE
 + 0x07000)

	)

1917 
	#OTG_HS_DFIFO7_BASE
 (
OTG_HS_BASE
 + 0x08000)

	)

1918 
	#OTG_HS_DFIFO8_BASE
 (
OTG_HS_BASE
 + 0x09000)

	)

1919 
	#OTG_HS_DFIFO9_BASE
 (
OTG_HS_BASE
 + 0x0A000)

	)

1920 
	#OTG_HS_DFIFO10_BASE
 (
OTG_HS_BASE
 + 0x0B000)

	)

1921 
	#OTG_HS_DFIFO11_BASE
 (
OTG_HS_BASE
 + 0x0C000)

	)

1922 
	#OTG_HS_DFIFO12_BASE
 (
OTG_HS_BASE
 + 0x0D000)

	)

1923 
	#OTG_HS_DFIFO13_BASE
 (
OTG_HS_BASE
 + 0x0E000)

	)

1924 
	#OTG_HS_DFIFO14_BASE
 (
OTG_HS_BASE
 + 0x0F000)

	)

1925 
	#OTG_HS_DFIFO15_BASE
 (
OTG_HS_BASE
 + 0x10000)

	)

1928 
	#OTG_FS_BASE
 (
AHB2PERIPH_BASE
 + 0x00000)

	)

1929 
	#OTG_FS_DFIFO0_BASE
 (
OTG_FS_BASE
 + 0x01000)

	)

1930 
	#OTG_FS_DFIFO1_BASE
 (
OTG_FS_BASE
 + 0x02000)

	)

1931 
	#OTG_FS_DFIFO2_BASE
 (
OTG_FS_BASE
 + 0x03000)

	)

1932 
	#OTG_FS_DFIFO3_BASE
 (
OTG_FS_BASE
 + 0x04000)

	)

1933 
	#OTG_FS_DFIFO4_BASE
 (
OTG_FS_BASE
 + 0x05000)

	)

1934 
	#OTG_FS_DFIFO5_BASE
 (
OTG_FS_BASE
 + 0x06000)

	)

1935 
	#OTG_FS_DFIFO6_BASE
 (
OTG_FS_BASE
 + 0x07000)

	)

1936 
	#OTG_FS_DFIFO7_BASE
 (
OTG_FS_BASE
 + 0x08000)

	)

1937 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

1938 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

1939 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

1940 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

1943 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

1944 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

1945 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

1946 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

1947 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

1950 
	#DBGMCU_BASE
 ((
ut32_t
 )0xE0042000)

	)

1959 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

1960 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

1961 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

1962 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

1963 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

1964 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

1965 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

1966 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

1967 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

1968 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

1969 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

1970 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

1971 
	#I2S2ext
 ((
SPI_TyDef
 *
I2S2ext_BASE
)

	)

1972 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

1973 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

1974 
	#I2S3ext
 ((
SPI_TyDef
 *
I2S3ext_BASE
)

	)

1975 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

1976 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

1977 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

1978 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

1979 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

1980 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

1981 
	#I2C3
 ((
I2C_TyDef
 *
I2C3_BASE
)

	)

1982 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

1983 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

1984 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

1985 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

1986 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

1987 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

1988 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

1989 
	#USART6
 ((
USART_TyDef
 *
USART6_BASE
)

	)

1990 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

1991 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

1992 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

1993 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

1994 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

1995 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

1996 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

1997 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

1998 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

1999 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

2000 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

2001 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

2002 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

2003 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

2004 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

2005 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

2006 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

2007 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

2008 
	#GPIOH
 ((
GPIO_TyDef
 *
GPIOH_BASE
)

	)

2009 
	#GPIOI
 ((
GPIO_TyDef
 *
GPIOI_BASE
)

	)

2010 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

2011 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

2012 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

2013 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

2014 
	#DMA1_Sm0
 ((
DMA_Sm_TyDef
 *
DMA1_Sm0_BASE
)

	)

2015 
	#DMA1_Sm1
 ((
DMA_Sm_TyDef
 *
DMA1_Sm1_BASE
)

	)

2016 
	#DMA1_Sm2
 ((
DMA_Sm_TyDef
 *
DMA1_Sm2_BASE
)

	)

2017 
	#DMA1_Sm3
 ((
DMA_Sm_TyDef
 *
DMA1_Sm3_BASE
)

	)

2018 
	#DMA1_Sm4
 ((
DMA_Sm_TyDef
 *
DMA1_Sm4_BASE
)

	)

2019 
	#DMA1_Sm5
 ((
DMA_Sm_TyDef
 *
DMA1_Sm5_BASE
)

	)

2020 
	#DMA1_Sm6
 ((
DMA_Sm_TyDef
 *
DMA1_Sm6_BASE
)

	)

2021 
	#DMA1_Sm7
 ((
DMA_Sm_TyDef
 *
DMA1_Sm7_BASE
)

	)

2022 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

2023 
	#DMA2_Sm0
 ((
DMA_Sm_TyDef
 *
DMA2_Sm0_BASE
)

	)

2024 
	#DMA2_Sm1
 ((
DMA_Sm_TyDef
 *
DMA2_Sm1_BASE
)

	)

2025 
	#DMA2_Sm2
 ((
DMA_Sm_TyDef
 *
DMA2_Sm2_BASE
)

	)

2026 
	#DMA2_Sm3
 ((
DMA_Sm_TyDef
 *
DMA2_Sm3_BASE
)

	)

2027 
	#DMA2_Sm4
 ((
DMA_Sm_TyDef
 *
DMA2_Sm4_BASE
)

	)

2028 
	#DMA2_Sm5
 ((
DMA_Sm_TyDef
 *
DMA2_Sm5_BASE
)

	)

2029 
	#DMA2_Sm6
 ((
DMA_Sm_TyDef
 *
DMA2_Sm6_BASE
)

	)

2030 
	#DMA2_Sm7
 ((
DMA_Sm_TyDef
 *
DMA2_Sm7_BASE
)

	)

2031 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

2032 
	#OTG_HS
 ((
OTG_HS_TyDef
 *
OTG_HS_BASE
)

	)

2033 
	#OTG_HS_DFIFO0
 (((
U32
 *
OTG_HS_DFIFO0_BASE
)

	)

2034 
	#OTG_HS_DFIFO1
 (((
U32
 *
OTG_HS_DFIFO1_BASE
)

	)

2035 
	#OTG_HS_DFIFO2
 (((
U32
 *
OTG_HS_DFIFO2_BASE
)

	)

2036 
	#OTG_HS_DFIFO3
 (((
U32
 *
OTG_HS_DFIFO3_BASE
)

	)

2037 
	#OTG_HS_DFIFO4
 (((
U32
 *
OTG_HS_DFIFO4_BASE
)

	)

2038 
	#OTG_HS_DFIFO5
 (((
U32
 *
OTG_HS_DFIFO5_BASE
)

	)

2039 
	#OTG_HS_DFIFO6
 (((
U32
 *
OTG_HS_DFIFO6_BASE
)

	)

2040 
	#OTG_HS_DFIFO7
 (((
U32
 *
OTG_HS_DFIFO7_BASE
)

	)

2041 
	#OTG_HS_DFIFO8
 (((
U32
 *
OTG_HS_DFIFO8_BASE
)

	)

2042 
	#OTG_HS_DFIFO9
 (((
U32
 *
OTG_HS_DFIFO9_BASE
)

	)

2043 
	#OTG_HS_DFIFO10
 (((
U32
 *
OTG_HS_DFIFO10_BASE
)

	)

2044 
	#OTG_HS_DFIFO11
 (((
U32
 *
OTG_HS_DFIFO11_BASE
)

	)

2045 
	#OTG_HS_DFIFO12
 (((
U32
 *
OTG_HS_DFIFO12_BASE
)

	)

2046 
	#OTG_HS_DFIFO13
 (((
U32
 *
OTG_HS_DFIFO13_BASE
)

	)

2047 
	#OTG_HS_DFIFO14
 (((
U32
 *
OTG_HS_DFIFO14_BASE
)

	)

2048 
	#OTG_HS_DFIFO15
 (((
U32
 *
OTG_HS_DFIFO15_BASE
)

	)

2049 
	#OTG_FS
 ((
OTG_FS_TyDef
 *
OTG_FS_BASE
)

	)

2050 
	#OTG_FS_DFIFO0
 (((
U32
 *
OTG_FS_DFIFO0_BASE
)

	)

2051 
	#OTG_FS_DFIFO1
 (((
U32
 *
OTG_FS_DFIFO1_BASE
)

	)

2052 
	#OTG_FS_DFIFO2
 (((
U32
 *
OTG_FS_DFIFO2_BASE
)

	)

2053 
	#OTG_FS_DFIFO3
 (((
U32
 *
OTG_FS_DFIFO3_BASE
)

	)

2054 
	#OTG_FS_DFIFO4
 (((
U32
 *
OTG_FS_DFIFO4_BASE
)

	)

2055 
	#OTG_FS_DFIFO5
 (((
U32
 *
OTG_FS_DFIFO5_BASE
)

	)

2056 
	#OTG_FS_DFIFO6
 (((
U32
 *
OTG_FS_DFIFO6_BASE
)

	)

2057 
	#OTG_FS_DFIFO7
 (((
U32
 *
OTG_FS_DFIFO7_BASE
)

	)

2058 
	#DCMI
 ((
DCMI_TyDef
 *
DCMI_BASE
)

	)

2059 
	#CRYP
 ((
CRYP_TyDef
 *
CRYP_BASE
)

	)

2060 
	#HASH
 ((
HASH_TyDef
 *
HASH_BASE
)

	)

2061 
	#RNG
 ((
RNG_TyDef
 *
RNG_BASE
)

	)

2062 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

2063 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

2064 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

2065 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

2066 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

2067 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

2091 
	#ADC_SR_AWD
 ((
ut8_t
)0x01

	)

2092 
	#ADC_SR_EOC
 ((
ut8_t
)0x02

	)

2093 
	#ADC_SR_JEOC
 ((
ut8_t
)0x04

	)

2094 
	#ADC_SR_JSTRT
 ((
ut8_t
)0x08

	)

2095 
	#ADC_SR_STRT
 ((
ut8_t
)0x10

	)

2096 
	#ADC_SR_OVR
 ((
ut8_t
)0x20

	)

2099 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

2100 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

2101 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

2102 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

2103 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

2104 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

2105 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

2106 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

2107 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

2108 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

2109 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

2110 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

2111 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

2112 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

2113 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

2114 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

2115 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

2116 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

2117 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

2118 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

2119 
	#ADC_CR1_RES
 ((
ut32_t
)0x03000000

	)

2120 
	#ADC_CR1_RES_0
 ((
ut32_t
)0x01000000

	)

2121 
	#ADC_CR1_RES_1
 ((
ut32_t
)0x02000000

	)

2122 
	#ADC_CR1_OVRIE
 ((
ut32_t
)0x04000000

	)

2125 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

2126 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

2127 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

2128 
	#ADC_CR2_DDS
 ((
ut32_t
)0x00000200

	)

2129 
	#ADC_CR2_EOCS
 ((
ut32_t
)0x00000400

	)

2130 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

2131 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x000F0000

	)

2132 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00010000

	)

2133 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00020000

	)

2134 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00040000

	)

2135 
	#ADC_CR2_JEXTSEL_3
 ((
ut32_t
)0x00080000

	)

2136 
	#ADC_CR2_JEXTEN
 ((
ut32_t
)0x00300000

	)

2137 
	#ADC_CR2_JEXTEN_0
 ((
ut32_t
)0x00100000

	)

2138 
	#ADC_CR2_JEXTEN_1
 ((
ut32_t
)0x00200000

	)

2139 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00400000

	)

2140 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x0F000000

	)

2141 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x01000000

	)

2142 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x02000000

	)

2143 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x04000000

	)

2144 
	#ADC_CR2_EXTSEL_3
 ((
ut32_t
)0x08000000

	)

2145 
	#ADC_CR2_EXTEN
 ((
ut32_t
)0x30000000

	)

2146 
	#ADC_CR2_EXTEN_0
 ((
ut32_t
)0x10000000

	)

2147 
	#ADC_CR2_EXTEN_1
 ((
ut32_t
)0x20000000

	)

2148 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x40000000

	)

2151 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

2152 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

2153 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

2154 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

2155 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

2156 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

2157 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

2158 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

2159 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

2160 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

2161 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

2162 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

2163 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

2164 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

2165 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

2166 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

2167 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

2168 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

2169 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

2170 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

2171 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

2172 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

2173 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

2174 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

2175 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

2176 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

2177 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

2178 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

2179 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

2180 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

2181 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

2182 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

2183 
	#ADC_SMPR1_SMP18
 ((
ut32_t
)0x07000000

	)

2184 
	#ADC_SMPR1_SMP18_0
 ((
ut32_t
)0x01000000

	)

2185 
	#ADC_SMPR1_SMP18_1
 ((
ut32_t
)0x02000000

	)

2186 
	#ADC_SMPR1_SMP18_2
 ((
ut32_t
)0x04000000

	)

2189 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

2190 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

2191 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

2192 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

2193 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

2194 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

2195 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

2196 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

2197 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

2198 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

2199 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

2200 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

2201 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

2202 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

2203 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

2204 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

2205 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

2206 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

2207 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

2208 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

2209 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

2210 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

2211 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

2212 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

2213 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

2214 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

2215 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

2216 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

2217 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

2218 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

2219 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

2220 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

2221 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

2222 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

2223 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

2224 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

2225 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

2226 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

2227 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

2228 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

2231 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

2234 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

2237 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

2240 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

2243 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

2246 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

2249 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

2250 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

2251 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

2252 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

2253 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

2254 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

2255 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

2256 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

2257 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

2258 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

2259 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

2260 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

2261 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

2262 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

2263 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

2264 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

2265 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

2266 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

2267 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

2268 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

2269 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

2270 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

2271 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

2272 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

2273 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

2274 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

2275 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

2276 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

2277 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

2280 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

2281 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

2282 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

2283 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

2284 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

2285 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

2286 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

2287 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

2288 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

2289 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

2290 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

2291 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

2292 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

2293 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

2294 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

2295 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

2296 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

2297 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

2298 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

2299 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

2300 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

2301 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

2302 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

2303 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

2304 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

2305 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

2306 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

2307 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

2308 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

2309 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

2310 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

2311 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

2312 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

2313 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

2314 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

2315 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

2318 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

2319 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

2320 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

2321 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

2322 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

2323 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

2324 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

2325 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

2326 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

2327 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

2328 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

2329 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

2330 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

2331 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

2332 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

2333 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

2334 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

2335 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

2336 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

2337 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

2338 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

2339 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

2340 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

2341 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

2342 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

2343 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

2344 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

2345 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

2346 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

2347 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

2348 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

2349 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

2350 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

2351 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

2352 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

2353 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

2356 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

2357 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

2358 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

2359 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

2360 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

2361 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

2362 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

2363 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

2364 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

2365 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

2366 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

2367 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

2368 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

2369 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

2370 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

2371 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

2372 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

2373 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

2374 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

2375 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

2376 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

2377 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

2378 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

2379 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

2380 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

2381 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

2382 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

2385 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

2388 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

2391 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

2394 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

2397 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

2398 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

2401 
	#ADC_CSR_AWD1
 ((
ut32_t
)0x00000001

	)

2402 
	#ADC_CSR_EOC1
 ((
ut32_t
)0x00000002

	)

2403 
	#ADC_CSR_JEOC1
 ((
ut32_t
)0x00000004

	)

2404 
	#ADC_CSR_JSTRT1
 ((
ut32_t
)0x00000008

	)

2405 
	#ADC_CSR_STRT1
 ((
ut32_t
)0x00000010

	)

2406 
	#ADC_CSR_DOVR1
 ((
ut32_t
)0x00000020

	)

2407 
	#ADC_CSR_AWD2
 ((
ut32_t
)0x00000100

	)

2408 
	#ADC_CSR_EOC2
 ((
ut32_t
)0x00000200

	)

2409 
	#ADC_CSR_JEOC2
 ((
ut32_t
)0x00000400

	)

2410 
	#ADC_CSR_JSTRT2
 ((
ut32_t
)0x00000800

	)

2411 
	#ADC_CSR_STRT2
 ((
ut32_t
)0x00001000

	)

2412 
	#ADC_CSR_DOVR2
 ((
ut32_t
)0x00002000

	)

2413 
	#ADC_CSR_AWD3
 ((
ut32_t
)0x00010000

	)

2414 
	#ADC_CSR_EOC3
 ((
ut32_t
)0x00020000

	)

2415 
	#ADC_CSR_JEOC3
 ((
ut32_t
)0x00040000

	)

2416 
	#ADC_CSR_JSTRT3
 ((
ut32_t
)0x00080000

	)

2417 
	#ADC_CSR_STRT3
 ((
ut32_t
)0x00100000

	)

2418 
	#ADC_CSR_DOVR3
 ((
ut32_t
)0x00200000

	)

2421 
	#ADC_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

2422 
	#ADC_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

2423 
	#ADC_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

2424 
	#ADC_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

2425 
	#ADC_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

2426 
	#ADC_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

2427 
	#ADC_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

2428 
	#ADC_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

2429 
	#ADC_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

2430 
	#ADC_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

2431 
	#ADC_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

2432 
	#ADC_CCR_DDS
 ((
ut32_t
)0x00002000

	)

2433 
	#ADC_CCR_DMA
 ((
ut32_t
)0x0000C000

	)

2434 
	#ADC_CCR_DMA_0
 ((
ut32_t
)0x00004000

	)

2435 
	#ADC_CCR_DMA_1
 ((
ut32_t
)0x00008000

	)

2436 
	#ADC_CCR_ADCPRE
 ((
ut32_t
)0x00030000

	)

2437 
	#ADC_CCR_ADCPRE_0
 ((
ut32_t
)0x00010000

	)

2438 
	#ADC_CCR_ADCPRE_1
 ((
ut32_t
)0x00020000

	)

2439 
	#ADC_CCR_VBATE
 ((
ut32_t
)0x00400000

	)

2440 
	#ADC_CCR_TSVREFE
 ((
ut32_t
)0x00800000

	)

2443 
	#ADC_CDR_DATA1
 ((
ut32_t
)0x0000FFFF

	)

2444 
	#ADC_CDR_DATA2
 ((
ut32_t
)0xFFFF0000

	)

2453 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

2454 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

2455 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

2456 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

2457 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

2458 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

2459 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

2460 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

2461 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

2464 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

2465 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

2466 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

2467 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

2468 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

2469 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

2470 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

2471 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

2472 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

2475 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

2476 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

2477 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

2478 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

2479 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

2480 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

2481 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

2482 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

2483 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

2484 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

2485 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

2486 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

2487 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

2488 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

2489 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

2490 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

2492 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

2493 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

2494 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

2495 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

2497 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

2498 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

2499 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

2500 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

2503 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

2504 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

2505 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

2506 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

2509 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

2510 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

2511 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

2512 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

2515 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

2516 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

2517 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

2518 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

2519 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

2520 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

2521 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

2522 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

2523 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

2524 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

2525 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

2526 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

2527 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

2528 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

2531 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

2532 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

2533 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

2535 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

2536 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

2537 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

2538 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

2540 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

2541 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

2544 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

2545 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

2546 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

2547 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

2548 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

2549 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

2553 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

2554 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

2555 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

2556 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2557 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2560 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2561 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

2562 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2565 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2566 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2567 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2568 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2571 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2572 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2573 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2574 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2577 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

2578 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

2579 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

2580 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2581 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2584 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2585 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

2586 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2589 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2590 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2591 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2592 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2595 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2596 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2597 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2598 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2601 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

2602 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

2603 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

2604 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2605 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

2608 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

2609 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

2610 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2613 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

2614 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2615 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2616 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

2619 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

2620 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2621 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2622 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

2625 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

2626 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

2627 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2628 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2631 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2632 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

2633 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2636 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2637 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2638 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2639 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2642 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2643 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2644 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2645 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2648 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

2649 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

2650 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2651 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2654 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2655 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

2656 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2659 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2660 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2661 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2662 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2665 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2666 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2667 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2668 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2672 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

2675 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

2676 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

2677 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

2678 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

2679 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

2680 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

2681 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

2682 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

2683 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

2684 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

2685 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

2686 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

2687 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

2688 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

2689 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

2692 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

2693 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

2694 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

2695 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

2696 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

2697 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

2698 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

2699 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

2700 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

2701 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

2702 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

2703 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

2704 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

2705 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

2706 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

2709 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

2710 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

2711 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

2712 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

2713 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

2714 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

2715 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

2716 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

2717 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

2718 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

2719 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

2720 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

2721 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

2722 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

2723 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

2726 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

2727 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

2728 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

2729 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

2730 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

2731 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

2732 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

2733 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

2734 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

2735 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

2736 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

2737 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

2738 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

2739 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

2740 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

2743 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

2744 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

2745 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

2746 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

2747 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

2748 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

2749 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

2750 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

2751 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

2752 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

2753 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

2754 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

2755 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

2756 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

2757 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

2758 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

2759 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

2760 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

2761 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

2762 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

2763 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

2764 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

2765 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

2766 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

2767 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

2768 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

2769 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

2770 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

2771 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

2772 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

2773 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

2774 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

2777 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

2778 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

2779 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

2780 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

2781 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

2782 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

2783 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

2784 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

2785 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

2786 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

2787 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

2788 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

2789 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

2790 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

2791 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

2792 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

2793 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

2794 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

2795 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

2796 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

2797 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

2798 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

2799 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

2800 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

2801 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

2802 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

2803 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

2804 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

2805 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

2806 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

2807 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

2808 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

2811 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

2812 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

2813 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

2814 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

2815 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

2816 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

2817 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

2818 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

2819 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

2820 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

2821 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

2822 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

2823 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

2824 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

2825 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

2826 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

2827 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

2828 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

2829 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

2830 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

2831 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

2832 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

2833 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

2834 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

2835 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

2836 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

2837 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

2838 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

2839 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

2840 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

2841 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

2842 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

2845 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

2846 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

2847 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

2848 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

2849 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

2850 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

2851 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

2852 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

2853 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

2854 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

2855 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

2856 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

2857 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

2858 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

2859 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

2860 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

2861 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

2862 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

2863 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

2864 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

2865 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

2866 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

2867 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

2868 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

2869 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

2870 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

2871 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

2872 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

2873 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

2874 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

2875 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

2876 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

2879 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

2880 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

2881 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

2882 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

2883 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

2884 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

2885 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

2886 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

2887 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

2888 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

2889 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

2890 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

2891 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

2892 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

2893 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

2894 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

2895 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

2896 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

2897 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

2898 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

2899 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

2900 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

2901 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

2902 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

2903 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

2904 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

2905 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

2906 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

2907 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

2908 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

2909 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

2910 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

2913 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

2914 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

2915 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

2916 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

2917 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

2918 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

2919 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

2920 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

2921 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

2922 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

2923 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

2924 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

2925 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

2926 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

2927 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

2928 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

2929 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

2930 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

2931 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

2932 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

2933 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

2934 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

2935 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

2936 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

2937 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

2938 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

2939 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

2940 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

2941 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

2942 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

2943 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

2944 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

2947 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

2948 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

2949 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

2950 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

2951 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

2952 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

2953 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

2954 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

2955 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

2956 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

2957 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

2958 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

2959 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

2960 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

2961 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

2962 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

2963 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

2964 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

2965 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

2966 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

2967 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

2968 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

2969 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

2970 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

2971 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

2972 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

2973 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

2974 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

2975 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

2976 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

2977 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

2978 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

2981 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

2982 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

2983 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

2984 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

2985 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

2986 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

2987 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

2988 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

2989 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

2990 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

2991 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

2992 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

2993 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

2994 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

2995 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

2996 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

2997 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

2998 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

2999 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

3000 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

3001 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

3002 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

3003 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

3004 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

3005 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

3006 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

3007 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

3008 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

3009 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

3010 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

3011 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

3012 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

3015 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

3016 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

3017 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

3018 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

3019 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

3020 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

3021 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

3022 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

3023 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

3024 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

3025 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

3026 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

3027 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

3028 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

3029 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

3030 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

3031 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

3032 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

3033 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

3034 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

3035 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

3036 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

3037 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

3038 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

3039 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

3040 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

3041 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

3042 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

3043 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

3044 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

3045 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

3046 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

3049 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

3050 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

3051 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

3052 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

3053 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

3054 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

3055 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

3056 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

3057 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

3058 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

3059 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

3060 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

3061 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

3062 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

3063 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

3064 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

3065 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

3066 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

3067 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

3068 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

3069 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

3070 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

3071 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

3072 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

3073 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

3074 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

3075 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

3076 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

3077 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

3078 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

3079 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

3080 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

3083 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

3084 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

3085 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

3086 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

3087 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

3088 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

3089 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

3090 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

3091 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

3092 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

3093 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

3094 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

3095 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

3096 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

3097 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

3098 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

3099 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

3100 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

3101 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

3102 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

3103 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

3104 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

3105 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

3106 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

3107 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

3108 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

3109 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

3110 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

3111 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

3112 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

3113 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

3114 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

3117 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

3118 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

3119 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

3120 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

3121 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

3122 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

3123 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

3124 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

3125 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

3126 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

3127 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

3128 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

3129 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

3130 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

3131 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

3132 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

3133 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

3134 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

3135 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

3136 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

3137 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

3138 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

3139 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

3140 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

3141 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

3142 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

3143 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

3144 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

3145 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

3146 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

3147 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

3148 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

3151 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

3152 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

3153 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

3154 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

3155 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

3156 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

3157 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

3158 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

3159 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

3160 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

3161 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

3162 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

3163 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

3164 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

3165 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

3166 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

3167 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

3168 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

3169 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

3170 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

3171 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

3172 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

3173 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

3174 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

3175 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

3176 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

3177 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

3178 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

3179 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

3180 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

3181 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

3182 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

3185 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

3186 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

3187 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

3188 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

3189 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

3190 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

3191 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

3192 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

3193 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

3194 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

3195 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

3196 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

3197 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

3198 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

3199 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

3200 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

3201 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

3202 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

3203 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

3204 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

3205 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

3206 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

3207 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

3208 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

3209 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

3210 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

3211 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

3212 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

3213 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

3214 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

3215 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

3216 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

3219 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

3220 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

3221 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

3222 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

3223 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

3224 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

3225 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

3226 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

3227 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

3228 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

3229 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

3230 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

3231 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

3232 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

3233 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

3234 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

3235 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

3236 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

3237 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

3238 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

3239 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

3240 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

3241 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

3242 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

3243 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

3244 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

3245 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

3246 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

3247 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

3248 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

3249 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

3250 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

3253 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

3254 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

3255 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

3256 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

3257 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

3258 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

3259 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

3260 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

3261 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

3262 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

3263 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

3264 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

3265 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

3266 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

3267 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

3268 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

3269 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

3270 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

3271 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

3272 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

3273 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

3274 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

3275 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

3276 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

3277 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

3278 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

3279 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

3280 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

3281 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

3282 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

3283 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

3284 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

3287 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

3288 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

3289 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

3290 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

3291 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

3292 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

3293 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

3294 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

3295 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

3296 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

3297 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

3298 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

3299 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

3300 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

3301 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

3302 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

3303 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

3304 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

3305 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

3306 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

3307 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

3308 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

3309 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

3310 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

3311 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

3312 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

3313 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

3314 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

3315 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

3316 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

3317 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

3318 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

3321 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

3322 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

3323 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

3324 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

3325 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

3326 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

3327 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

3328 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

3329 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

3330 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

3331 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

3332 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

3333 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

3334 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

3335 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

3336 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

3337 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

3338 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

3339 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

3340 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

3341 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

3342 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

3343 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

3344 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

3345 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

3346 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

3347 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

3348 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

3349 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

3350 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

3351 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

3352 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

3355 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

3356 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

3357 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

3358 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

3359 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

3360 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

3361 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

3362 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

3363 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

3364 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

3365 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

3366 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

3367 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

3368 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

3369 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

3370 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

3371 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

3372 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

3373 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

3374 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

3375 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

3376 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

3377 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

3378 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

3379 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

3380 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

3381 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

3382 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

3383 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

3384 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

3385 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

3386 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

3389 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

3390 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

3391 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

3392 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

3393 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

3394 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

3395 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

3396 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

3397 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

3398 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

3399 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

3400 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

3401 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

3402 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

3403 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

3404 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

3405 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

3406 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

3407 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

3408 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

3409 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

3410 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

3411 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

3412 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

3413 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

3414 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

3415 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

3416 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

3417 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

3418 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

3419 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

3420 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

3423 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

3424 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

3425 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

3426 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

3427 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

3428 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

3429 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

3430 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

3431 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

3432 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

3433 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

3434 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

3435 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

3436 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

3437 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

3438 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

3439 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

3440 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

3441 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

3442 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

3443 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

3444 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

3445 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

3446 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

3447 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

3448 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

3449 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

3450 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

3451 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

3452 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

3453 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

3454 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

3457 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

3458 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

3459 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

3460 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

3461 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

3462 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

3463 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

3464 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

3465 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

3466 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

3467 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

3468 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

3469 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

3470 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

3471 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

3472 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

3473 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

3474 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

3475 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

3476 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

3477 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

3478 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

3479 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

3480 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

3481 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

3482 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

3483 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

3484 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

3485 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

3486 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

3487 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

3488 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

3491 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

3492 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

3493 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

3494 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

3495 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

3496 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

3497 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

3498 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

3499 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

3500 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

3501 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

3502 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

3503 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

3504 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

3505 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

3506 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

3507 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

3508 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

3509 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

3510 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

3511 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

3512 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

3513 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

3514 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

3515 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

3516 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

3517 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

3518 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

3519 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

3520 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

3521 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

3522 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

3525 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

3526 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

3527 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

3528 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

3529 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

3530 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

3531 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

3532 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

3533 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

3534 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

3535 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

3536 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

3537 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

3538 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

3539 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

3540 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

3541 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

3542 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

3543 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

3544 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

3545 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

3546 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

3547 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

3548 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

3549 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

3550 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

3551 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

3552 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

3553 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

3554 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

3555 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

3556 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

3559 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

3560 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

3561 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

3562 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

3563 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

3564 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

3565 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

3566 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

3567 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

3568 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

3569 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

3570 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

3571 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

3572 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

3573 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

3574 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

3575 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

3576 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

3577 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

3578 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

3579 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

3580 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

3581 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

3582 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

3583 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

3584 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

3585 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

3586 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

3587 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

3588 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

3589 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

3590 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

3593 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

3594 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

3595 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

3596 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

3597 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

3598 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

3599 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

3600 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

3601 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

3602 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

3603 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

3604 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

3605 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

3606 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

3607 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

3608 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

3609 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

3610 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

3611 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

3612 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

3613 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

3614 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

3615 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

3616 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

3617 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

3618 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

3619 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

3620 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

3621 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

3622 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

3623 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

3624 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

3627 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

3628 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

3629 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

3630 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

3631 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

3632 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

3633 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

3634 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

3635 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

3636 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

3637 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

3638 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

3639 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

3640 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

3641 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

3642 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

3643 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

3644 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

3645 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

3646 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

3647 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

3648 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

3649 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

3650 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

3651 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

3652 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

3653 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

3654 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

3655 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

3656 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

3657 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

3658 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

3661 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

3662 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

3663 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

3664 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

3665 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

3666 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

3667 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

3668 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

3669 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

3670 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

3671 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

3672 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

3673 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

3674 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

3675 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

3676 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

3677 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

3678 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

3679 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

3680 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

3681 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

3682 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

3683 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

3684 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

3685 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

3686 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

3687 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

3688 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

3689 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

3690 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

3691 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

3692 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

3700 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

3704 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

3708 
	#CRC_CR_RESET
 ((
ut8_t
)0x01

	)

3716 
	#CRYP_CR_ALGODIR
 ((
ut32_t
)0x00000004)

	)

3718 
	#CRYP_CR_ALGOMODE
 ((
ut32_t
)0x00000038)

	)

3719 
	#CRYP_CR_ALGOMODE_0
 ((
ut32_t
)0x00000008)

	)

3720 
	#CRYP_CR_ALGOMODE_1
 ((
ut32_t
)0x00000010)

	)

3721 
	#CRYP_CR_ALGOMODE_2
 ((
ut32_t
)0x00000020)

	)

3722 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

3723 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

3724 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ut32_t
)0x00000010)

	)

3725 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ut32_t
)0x00000018)

	)

3726 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ut32_t
)0x00000020)

	)

3727 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ut32_t
)0x00000028)

	)

3728 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ut32_t
)0x00000030)

	)

3729 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ut32_t
)0x00000038)

	)

3731 
	#CRYP_CR_DATATYPE
 ((
ut32_t
)0x000000C0)

	)

3732 
	#CRYP_CR_DATATYPE_0
 ((
ut32_t
)0x00000040)

	)

3733 
	#CRYP_CR_DATATYPE_1
 ((
ut32_t
)0x00000080)

	)

3734 
	#CRYP_CR_KEYSIZE
 ((
ut32_t
)0x00000300)

	)

3735 
	#CRYP_CR_KEYSIZE_0
 ((
ut32_t
)0x00000100)

	)

3736 
	#CRYP_CR_KEYSIZE_1
 ((
ut32_t
)0x00000200)

	)

3737 
	#CRYP_CR_FFLUSH
 ((
ut32_t
)0x00004000)

	)

3738 
	#CRYP_CR_CRYPEN
 ((
ut32_t
)0x00008000)

	)

3740 
	#CRYP_SR_IFEM
 ((
ut32_t
)0x00000001)

	)

3741 
	#CRYP_SR_IFNF
 ((
ut32_t
)0x00000002)

	)

3742 
	#CRYP_SR_OFNE
 ((
ut32_t
)0x00000004)

	)

3743 
	#CRYP_SR_OFFU
 ((
ut32_t
)0x00000008)

	)

3744 
	#CRYP_SR_BUSY
 ((
ut32_t
)0x00000010)

	)

3746 
	#CRYP_DMACR_DIEN
 ((
ut32_t
)0x00000001)

	)

3747 
	#CRYP_DMACR_DOEN
 ((
ut32_t
)0x00000002)

	)

3749 
	#CRYP_IMSCR_INIM
 ((
ut32_t
)0x00000001)

	)

3750 
	#CRYP_IMSCR_OUTIM
 ((
ut32_t
)0x00000002)

	)

3752 
	#CRYP_RISR_OUTRIS
 ((
ut32_t
)0x00000001)

	)

3753 
	#CRYP_RISR_INRIS
 ((
ut32_t
)0x00000002)

	)

3755 
	#CRYP_MISR_INMIS
 ((
ut32_t
)0x00000001)

	)

3756 
	#CRYP_MISR_OUTMIS
 ((
ut32_t
)0x00000002)

	)

3764 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

3765 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

3766 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

3768 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

3769 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

3770 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

3771 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

3773 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

3774 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

3775 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

3777 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

3778 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

3779 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

3780 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

3781 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

3783 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

3784 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

3785 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

3786 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

3788 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

3789 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

3790 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

3791 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

3793 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

3794 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

3795 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

3797 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

3798 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

3799 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

3800 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

3801 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

3803 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

3806 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

3807 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

3810 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

3813 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

3816 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

3819 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

3822 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

3825 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

3828 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

3829 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

3832 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

3833 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

3836 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

3837 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

3840 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

3843 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

3846 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

3847 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

3861 
	#DCMI_CR_CAPTURE
 ((
ut32_t
)0x00000001)

	)

3862 
	#DCMI_CR_CM
 ((
ut32_t
)0x00000002)

	)

3863 
	#DCMI_CR_CROP
 ((
ut32_t
)0x00000004)

	)

3864 
	#DCMI_CR_JPEG
 ((
ut32_t
)0x00000008)

	)

3865 
	#DCMI_CR_ESS
 ((
ut32_t
)0x00000010)

	)

3866 
	#DCMI_CR_PCKPOL
 ((
ut32_t
)0x00000020)

	)

3867 
	#DCMI_CR_HSPOL
 ((
ut32_t
)0x00000040)

	)

3868 
	#DCMI_CR_VSPOL
 ((
ut32_t
)0x00000080)

	)

3869 
	#DCMI_CR_FCRC_0
 ((
ut32_t
)0x00000100)

	)

3870 
	#DCMI_CR_FCRC_1
 ((
ut32_t
)0x00000200)

	)

3871 
	#DCMI_CR_EDM_0
 ((
ut32_t
)0x00000400)

	)

3872 
	#DCMI_CR_EDM_1
 ((
ut32_t
)0x00000800)

	)

3873 
	#DCMI_CR_CRE
 ((
ut32_t
)0x00001000)

	)

3874 
	#DCMI_CR_ENABLE
 ((
ut32_t
)0x00004000)

	)

3877 
	#DCMI_SR_HSYNC
 ((
ut32_t
)0x00000001)

	)

3878 
	#DCMI_SR_VSYNC
 ((
ut32_t
)0x00000002)

	)

3879 
	#DCMI_SR_FNE
 ((
ut32_t
)0x00000004)

	)

3882 
	#DCMI_RISR_FRAME_RIS
 ((
ut32_t
)0x00000001)

	)

3883 
	#DCMI_RISR_OVF_RIS
 ((
ut32_t
)0x00000002)

	)

3884 
	#DCMI_RISR_ERR_RIS
 ((
ut32_t
)0x00000004)

	)

3885 
	#DCMI_RISR_VSYNC_RIS
 ((
ut32_t
)0x00000008)

	)

3886 
	#DCMI_RISR_LINE_RIS
 ((
ut32_t
)0x00000010)

	)

3889 
	#DCMI_IER_FRAME_IE
 ((
ut32_t
)0x00000001)

	)

3890 
	#DCMI_IER_OVF_IE
 ((
ut32_t
)0x00000002)

	)

3891 
	#DCMI_IER_ERR_IE
 ((
ut32_t
)0x00000004)

	)

3892 
	#DCMI_IER_VSYNC_IE
 ((
ut32_t
)0x00000008)

	)

3893 
	#DCMI_IER_LINE_IE
 ((
ut32_t
)0x00000010)

	)

3896 
	#DCMI_MISR_FRAME_MIS
 ((
ut32_t
)0x00000001)

	)

3897 
	#DCMI_MISR_OVF_MIS
 ((
ut32_t
)0x00000002)

	)

3898 
	#DCMI_MISR_ERR_MIS
 ((
ut32_t
)0x00000004)

	)

3899 
	#DCMI_MISR_VSYNC_MIS
 ((
ut32_t
)0x00000008)

	)

3900 
	#DCMI_MISR_LINE_MIS
 ((
ut32_t
)0x00000010)

	)

3903 
	#DCMI_ICR_FRAME_ISC
 ((
ut32_t
)0x00000001)

	)

3904 
	#DCMI_ICR_OVF_ISC
 ((
ut32_t
)0x00000002)

	)

3905 
	#DCMI_ICR_ERR_ISC
 ((
ut32_t
)0x00000004)

	)

3906 
	#DCMI_ICR_VSYNC_ISC
 ((
ut32_t
)0x00000008)

	)

3907 
	#DCMI_ICR_LINE_ISC
 ((
ut32_t
)0x00000010)

	)

3915 
	#DMA_SxCR_CHSEL
 ((
ut32_t
)0x0E000000)

	)

3916 
	#DMA_SxCR_CHSEL_0
 ((
ut32_t
)0x02000000)

	)

3917 
	#DMA_SxCR_CHSEL_1
 ((
ut32_t
)0x04000000)

	)

3918 
	#DMA_SxCR_CHSEL_2
 ((
ut32_t
)0x08000000)

	)

3919 
	#DMA_SxCR_MBURST
 ((
ut32_t
)0x01800000)

	)

3920 
	#DMA_SxCR_MBURST_0
 ((
ut32_t
)0x00800000)

	)

3921 
	#DMA_SxCR_MBURST_1
 ((
ut32_t
)0x01000000)

	)

3922 
	#DMA_SxCR_PBURST
 ((
ut32_t
)0x00600000)

	)

3923 
	#DMA_SxCR_PBURST_0
 ((
ut32_t
)0x00200000)

	)

3924 
	#DMA_SxCR_PBURST_1
 ((
ut32_t
)0x00400000)

	)

3925 
	#DMA_SxCR_ACK
 ((
ut32_t
)0x00100000)

	)

3926 
	#DMA_SxCR_CT
 ((
ut32_t
)0x00080000)

	)

3927 
	#DMA_SxCR_DBM
 ((
ut32_t
)0x00040000)

	)

3928 
	#DMA_SxCR_PL
 ((
ut32_t
)0x00030000)

	)

3929 
	#DMA_SxCR_PL_0
 ((
ut32_t
)0x00010000)

	)

3930 
	#DMA_SxCR_PL_1
 ((
ut32_t
)0x00020000)

	)

3931 
	#DMA_SxCR_PINCOS
 ((
ut32_t
)0x00008000)

	)

3932 
	#DMA_SxCR_MSIZE
 ((
ut32_t
)0x00006000)

	)

3933 
	#DMA_SxCR_MSIZE_0
 ((
ut32_t
)0x00002000)

	)

3934 
	#DMA_SxCR_MSIZE_1
 ((
ut32_t
)0x00004000)

	)

3935 
	#DMA_SxCR_PSIZE
 ((
ut32_t
)0x00001800)

	)

3936 
	#DMA_SxCR_PSIZE_0
 ((
ut32_t
)0x00000800)

	)

3937 
	#DMA_SxCR_PSIZE_1
 ((
ut32_t
)0x00001000)

	)

3938 
	#DMA_SxCR_MINC
 ((
ut32_t
)0x00000400)

	)

3939 
	#DMA_SxCR_PINC
 ((
ut32_t
)0x00000200)

	)

3940 
	#DMA_SxCR_CIRC
 ((
ut32_t
)0x00000100)

	)

3941 
	#DMA_SxCR_DIR
 ((
ut32_t
)0x000000C0)

	)

3942 
	#DMA_SxCR_DIR_0
 ((
ut32_t
)0x00000040)

	)

3943 
	#DMA_SxCR_DIR_1
 ((
ut32_t
)0x00000080)

	)

3944 
	#DMA_SxCR_PFCTRL
 ((
ut32_t
)0x00000020)

	)

3945 
	#DMA_SxCR_TCIE
 ((
ut32_t
)0x00000010)

	)

3946 
	#DMA_SxCR_HTIE
 ((
ut32_t
)0x00000008)

	)

3947 
	#DMA_SxCR_TEIE
 ((
ut32_t
)0x00000004)

	)

3948 
	#DMA_SxCR_DMEIE
 ((
ut32_t
)0x00000002)

	)

3949 
	#DMA_SxCR_EN
 ((
ut32_t
)0x00000001)

	)

3952 
	#DMA_SxNDT
 ((
ut32_t
)0x0000FFFF)

	)

3953 
	#DMA_SxNDT_0
 ((
ut32_t
)0x00000001)

	)

3954 
	#DMA_SxNDT_1
 ((
ut32_t
)0x00000002)

	)

3955 
	#DMA_SxNDT_2
 ((
ut32_t
)0x00000004)

	)

3956 
	#DMA_SxNDT_3
 ((
ut32_t
)0x00000008)

	)

3957 
	#DMA_SxNDT_4
 ((
ut32_t
)0x00000010)

	)

3958 
	#DMA_SxNDT_5
 ((
ut32_t
)0x00000020)

	)

3959 
	#DMA_SxNDT_6
 ((
ut32_t
)0x00000040)

	)

3960 
	#DMA_SxNDT_7
 ((
ut32_t
)0x00000080)

	)

3961 
	#DMA_SxNDT_8
 ((
ut32_t
)0x00000100)

	)

3962 
	#DMA_SxNDT_9
 ((
ut32_t
)0x00000200)

	)

3963 
	#DMA_SxNDT_10
 ((
ut32_t
)0x00000400)

	)

3964 
	#DMA_SxNDT_11
 ((
ut32_t
)0x00000800)

	)

3965 
	#DMA_SxNDT_12
 ((
ut32_t
)0x00001000)

	)

3966 
	#DMA_SxNDT_13
 ((
ut32_t
)0x00002000)

	)

3967 
	#DMA_SxNDT_14
 ((
ut32_t
)0x00004000)

	)

3968 
	#DMA_SxNDT_15
 ((
ut32_t
)0x00008000)

	)

3971 
	#DMA_SxFCR_FEIE
 ((
ut32_t
)0x00000080)

	)

3972 
	#DMA_SxFCR_FS
 ((
ut32_t
)0x00000038)

	)

3973 
	#DMA_SxFCR_FS_0
 ((
ut32_t
)0x00000008)

	)

3974 
	#DMA_SxFCR_FS_1
 ((
ut32_t
)0x00000010)

	)

3975 
	#DMA_SxFCR_FS_2
 ((
ut32_t
)0x00000020)

	)

3976 
	#DMA_SxFCR_DMDIS
 ((
ut32_t
)0x00000004)

	)

3977 
	#DMA_SxFCR_FTH
 ((
ut32_t
)0x00000003)

	)

3978 
	#DMA_SxFCR_FTH_0
 ((
ut32_t
)0x00000001)

	)

3979 
	#DMA_SxFCR_FTH_1
 ((
ut32_t
)0x00000002)

	)

3982 
	#DMA_LISR_TCIF3
 ((
ut32_t
)0x08000000)

	)

3983 
	#DMA_LISR_HTIF3
 ((
ut32_t
)0x04000000)

	)

3984 
	#DMA_LISR_TEIF3
 ((
ut32_t
)0x02000000)

	)

3985 
	#DMA_LISR_DMEIF3
 ((
ut32_t
)0x01000000)

	)

3986 
	#DMA_LISR_FEIF3
 ((
ut32_t
)0x00400000)

	)

3987 
	#DMA_LISR_TCIF2
 ((
ut32_t
)0x00200000)

	)

3988 
	#DMA_LISR_HTIF2
 ((
ut32_t
)0x00100000)

	)

3989 
	#DMA_LISR_TEIF2
 ((
ut32_t
)0x00080000)

	)

3990 
	#DMA_LISR_DMEIF2
 ((
ut32_t
)0x00040000)

	)

3991 
	#DMA_LISR_FEIF2
 ((
ut32_t
)0x00010000)

	)

3992 
	#DMA_LISR_TCIF1
 ((
ut32_t
)0x00000800)

	)

3993 
	#DMA_LISR_HTIF1
 ((
ut32_t
)0x00000400)

	)

3994 
	#DMA_LISR_TEIF1
 ((
ut32_t
)0x00000200)

	)

3995 
	#DMA_LISR_DMEIF1
 ((
ut32_t
)0x00000100)

	)

3996 
	#DMA_LISR_FEIF1
 ((
ut32_t
)0x00000040)

	)

3997 
	#DMA_LISR_TCIF0
 ((
ut32_t
)0x00000020)

	)

3998 
	#DMA_LISR_HTIF0
 ((
ut32_t
)0x00000010)

	)

3999 
	#DMA_LISR_TEIF0
 ((
ut32_t
)0x00000008)

	)

4000 
	#DMA_LISR_DMEIF0
 ((
ut32_t
)0x00000004)

	)

4001 
	#DMA_LISR_FEIF0
 ((
ut32_t
)0x00000001)

	)

4004 
	#DMA_HISR_TCIF7
 ((
ut32_t
)0x08000000)

	)

4005 
	#DMA_HISR_HTIF7
 ((
ut32_t
)0x04000000)

	)

4006 
	#DMA_HISR_TEIF7
 ((
ut32_t
)0x02000000)

	)

4007 
	#DMA_HISR_DMEIF7
 ((
ut32_t
)0x01000000)

	)

4008 
	#DMA_HISR_FEIF7
 ((
ut32_t
)0x00400000)

	)

4009 
	#DMA_HISR_TCIF6
 ((
ut32_t
)0x00200000)

	)

4010 
	#DMA_HISR_HTIF6
 ((
ut32_t
)0x00100000)

	)

4011 
	#DMA_HISR_TEIF6
 ((
ut32_t
)0x00080000)

	)

4012 
	#DMA_HISR_DMEIF6
 ((
ut32_t
)0x00040000)

	)

4013 
	#DMA_HISR_FEIF6
 ((
ut32_t
)0x00010000)

	)

4014 
	#DMA_HISR_TCIF5
 ((
ut32_t
)0x00000800)

	)

4015 
	#DMA_HISR_HTIF5
 ((
ut32_t
)0x00000400)

	)

4016 
	#DMA_HISR_TEIF5
 ((
ut32_t
)0x00000200)

	)

4017 
	#DMA_HISR_DMEIF5
 ((
ut32_t
)0x00000100)

	)

4018 
	#DMA_HISR_FEIF5
 ((
ut32_t
)0x00000040)

	)

4019 
	#DMA_HISR_TCIF4
 ((
ut32_t
)0x00000020)

	)

4020 
	#DMA_HISR_HTIF4
 ((
ut32_t
)0x00000010)

	)

4021 
	#DMA_HISR_TEIF4
 ((
ut32_t
)0x00000008)

	)

4022 
	#DMA_HISR_DMEIF4
 ((
ut32_t
)0x00000004)

	)

4023 
	#DMA_HISR_FEIF4
 ((
ut32_t
)0x00000001)

	)

4026 
	#DMA_LIFCR_CTCIF3
 ((
ut32_t
)0x08000000)

	)

4027 
	#DMA_LIFCR_CHTIF3
 ((
ut32_t
)0x04000000)

	)

4028 
	#DMA_LIFCR_CTEIF3
 ((
ut32_t
)0x02000000)

	)

4029 
	#DMA_LIFCR_CDMEIF3
 ((
ut32_t
)0x01000000)

	)

4030 
	#DMA_LIFCR_CFEIF3
 ((
ut32_t
)0x00400000)

	)

4031 
	#DMA_LIFCR_CTCIF2
 ((
ut32_t
)0x00200000)

	)

4032 
	#DMA_LIFCR_CHTIF2
 ((
ut32_t
)0x00100000)

	)

4033 
	#DMA_LIFCR_CTEIF2
 ((
ut32_t
)0x00080000)

	)

4034 
	#DMA_LIFCR_CDMEIF2
 ((
ut32_t
)0x00040000)

	)

4035 
	#DMA_LIFCR_CFEIF2
 ((
ut32_t
)0x00010000)

	)

4036 
	#DMA_LIFCR_CTCIF1
 ((
ut32_t
)0x00000800)

	)

4037 
	#DMA_LIFCR_CHTIF1
 ((
ut32_t
)0x00000400)

	)

4038 
	#DMA_LIFCR_CTEIF1
 ((
ut32_t
)0x00000200)

	)

4039 
	#DMA_LIFCR_CDMEIF1
 ((
ut32_t
)0x00000100)

	)

4040 
	#DMA_LIFCR_CFEIF1
 ((
ut32_t
)0x00000040)

	)

4041 
	#DMA_LIFCR_CTCIF0
 ((
ut32_t
)0x00000020)

	)

4042 
	#DMA_LIFCR_CHTIF0
 ((
ut32_t
)0x00000010)

	)

4043 
	#DMA_LIFCR_CTEIF0
 ((
ut32_t
)0x00000008)

	)

4044 
	#DMA_LIFCR_CDMEIF0
 ((
ut32_t
)0x00000004)

	)

4045 
	#DMA_LIFCR_CFEIF0
 ((
ut32_t
)0x00000001)

	)

4048 
	#DMA_HIFCR_CTCIF7
 ((
ut32_t
)0x08000000)

	)

4049 
	#DMA_HIFCR_CHTIF7
 ((
ut32_t
)0x04000000)

	)

4050 
	#DMA_HIFCR_CTEIF7
 ((
ut32_t
)0x02000000)

	)

4051 
	#DMA_HIFCR_CDMEIF7
 ((
ut32_t
)0x01000000)

	)

4052 
	#DMA_HIFCR_CFEIF7
 ((
ut32_t
)0x00400000)

	)

4053 
	#DMA_HIFCR_CTCIF6
 ((
ut32_t
)0x00200000)

	)

4054 
	#DMA_HIFCR_CHTIF6
 ((
ut32_t
)0x00100000)

	)

4055 
	#DMA_HIFCR_CTEIF6
 ((
ut32_t
)0x00080000)

	)

4056 
	#DMA_HIFCR_CDMEIF6
 ((
ut32_t
)0x00040000)

	)

4057 
	#DMA_HIFCR_CFEIF6
 ((
ut32_t
)0x00010000)

	)

4058 
	#DMA_HIFCR_CTCIF5
 ((
ut32_t
)0x00000800)

	)

4059 
	#DMA_HIFCR_CHTIF5
 ((
ut32_t
)0x00000400)

	)

4060 
	#DMA_HIFCR_CTEIF5
 ((
ut32_t
)0x00000200)

	)

4061 
	#DMA_HIFCR_CDMEIF5
 ((
ut32_t
)0x00000100)

	)

4062 
	#DMA_HIFCR_CFEIF5
 ((
ut32_t
)0x00000040)

	)

4063 
	#DMA_HIFCR_CTCIF4
 ((
ut32_t
)0x00000020)

	)

4064 
	#DMA_HIFCR_CHTIF4
 ((
ut32_t
)0x00000010)

	)

4065 
	#DMA_HIFCR_CTEIF4
 ((
ut32_t
)0x00000008)

	)

4066 
	#DMA_HIFCR_CDMEIF4
 ((
ut32_t
)0x00000004)

	)

4067 
	#DMA_HIFCR_CFEIF4
 ((
ut32_t
)0x00000001)

	)

4075 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

4076 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

4077 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

4078 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

4079 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

4080 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

4081 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

4082 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

4083 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

4084 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

4085 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

4086 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

4087 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

4088 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

4089 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

4090 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

4091 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

4092 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

4093 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

4094 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

4097 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

4098 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

4099 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

4100 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

4101 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

4102 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

4103 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

4104 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

4105 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

4106 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

4107 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

4108 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

4109 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

4110 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

4111 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

4112 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

4113 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

4114 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

4115 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

4116 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

4119 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

4120 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

4121 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

4122 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

4123 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

4124 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

4125 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

4126 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

4127 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

4128 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

4129 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

4130 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

4131 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

4132 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

4133 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

4134 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

4135 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

4136 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

4137 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

4138 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

4141 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

4142 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

4143 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

4144 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

4145 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

4146 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

4147 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

4148 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

4149 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

4150 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

4151 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

4152 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

4153 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

4154 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

4155 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

4156 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

4157 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

4158 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

4159 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

4160 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

4163 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

4164 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

4165 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

4166 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

4167 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

4168 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

4169 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

4170 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

4171 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

4172 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

4173 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

4174 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

4175 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

4176 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

4177 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

4178 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

4179 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

4180 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

4181 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

4182 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

4185 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

4186 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

4187 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

4188 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

4189 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

4190 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

4191 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

4192 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

4193 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

4194 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

4195 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

4196 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

4197 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

4198 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

4199 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

4200 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

4201 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

4202 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

4203 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

4204 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

4212 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x00000007)

	)

4213 
	#FLASH_ACR_LATENCY_0WS
 ((
ut32_t
)0x00000000)

	)

4214 
	#FLASH_ACR_LATENCY_1WS
 ((
ut32_t
)0x00000001)

	)

4215 
	#FLASH_ACR_LATENCY_2WS
 ((
ut32_t
)0x00000002)

	)

4216 
	#FLASH_ACR_LATENCY_3WS
 ((
ut32_t
)0x00000003)

	)

4217 
	#FLASH_ACR_LATENCY_4WS
 ((
ut32_t
)0x00000004)

	)

4218 
	#FLASH_ACR_LATENCY_5WS
 ((
ut32_t
)0x00000005)

	)

4219 
	#FLASH_ACR_LATENCY_6WS
 ((
ut32_t
)0x00000006)

	)

4220 
	#FLASH_ACR_LATENCY_7WS
 ((
ut32_t
)0x00000007)

	)

4222 
	#FLASH_ACR_PRFTEN
 ((
ut32_t
)0x00000100)

	)

4223 
	#FLASH_ACR_ICEN
 ((
ut32_t
)0x00000200)

	)

4224 
	#FLASH_ACR_DCEN
 ((
ut32_t
)0x00000400)

	)

4225 
	#FLASH_ACR_ICRST
 ((
ut32_t
)0x00000800)

	)

4226 
	#FLASH_ACR_DCRST
 ((
ut32_t
)0x00001000)

	)

4227 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

4228 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C03)

	)

4231 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000001)

	)

4232 
	#FLASH_SR_SOP
 ((
ut32_t
)0x00000002)

	)

4233 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010)

	)

4234 
	#FLASH_SR_PGAERR
 ((
ut32_t
)0x00000020)

	)

4235 
	#FLASH_SR_PGPERR
 ((
ut32_t
)0x00000040)

	)

4236 
	#FLASH_SR_PGSERR
 ((
ut32_t
)0x00000080)

	)

4237 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00010000)

	)

4240 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001)

	)

4241 
	#FLASH_CR_SER
 ((
ut32_t
)0x00000002)

	)

4242 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004)

	)

4243 
	#FLASH_CR_SNB_0
 ((
ut32_t
)0x00000008)

	)

4244 
	#FLASH_CR_SNB_1
 ((
ut32_t
)0x00000010)

	)

4245 
	#FLASH_CR_SNB_2
 ((
ut32_t
)0x00000020)

	)

4246 
	#FLASH_CR_SNB_3
 ((
ut32_t
)0x00000040)

	)

4247 
	#FLASH_CR_PSIZE_0
 ((
ut32_t
)0x00000100)

	)

4248 
	#FLASH_CR_PSIZE_1
 ((
ut32_t
)0x00000200)

	)

4249 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00010000)

	)

4250 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x01000000)

	)

4251 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x80000000)

	)

4254 
	#FLASH_OPTCR_OPTLOCK
 ((
ut32_t
)0x00000001)

	)

4255 
	#FLASH_OPTCR_OPTSTRT
 ((
ut32_t
)0x00000002)

	)

4256 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ut32_t
)0x00000004)

	)

4257 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ut32_t
)0x00000008)

	)

4258 
	#FLASH_OPTCR_BOR_LEV
 ((
ut32_t
)0x0000000C)

	)

4259 
	#FLASH_OPTCR_WDG_SW
 ((
ut32_t
)0x00000020)

	)

4260 
	#FLASH_OPTCR_nRST_STOP
 ((
ut32_t
)0x00000040)

	)

4261 
	#FLASH_OPTCR_nRST_STDBY
 ((
ut32_t
)0x00000080)

	)

4262 
	#FLASH_OPTCR_RDP_0
 ((
ut32_t
)0x00000100)

	)

4263 
	#FLASH_OPTCR_RDP_1
 ((
ut32_t
)0x00000200)

	)

4264 
	#FLASH_OPTCR_RDP_2
 ((
ut32_t
)0x00000400)

	)

4265 
	#FLASH_OPTCR_RDP_3
 ((
ut32_t
)0x00000800)

	)

4266 
	#FLASH_OPTCR_RDP_4
 ((
ut32_t
)0x00001000)

	)

4267 
	#FLASH_OPTCR_RDP_5
 ((
ut32_t
)0x00002000)

	)

4268 
	#FLASH_OPTCR_RDP_6
 ((
ut32_t
)0x00004000)

	)

4269 
	#FLASH_OPTCR_RDP_7
 ((
ut32_t
)0x00008000)

	)

4270 
	#FLASH_OPTCR_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4271 
	#FLASH_OPTCR_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4272 
	#FLASH_OPTCR_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4273 
	#FLASH_OPTCR_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4274 
	#FLASH_OPTCR_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4275 
	#FLASH_OPTCR_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4276 
	#FLASH_OPTCR_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4277 
	#FLASH_OPTCR_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4278 
	#FLASH_OPTCR_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4279 
	#FLASH_OPTCR_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4280 
	#FLASH_OPTCR_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4281 
	#FLASH_OPTCR_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4289 
	#FSMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

4290 
	#FSMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

4292 
	#FSMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

4293 
	#FSMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

4294 
	#FSMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

4296 
	#FSMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

4297 
	#FSMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

4298 
	#FSMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

4300 
	#FSMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

4301 
	#FSMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

4302 
	#FSMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

4303 
	#FSMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4304 
	#FSMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

4305 
	#FSMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

4306 
	#FSMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

4307 
	#FSMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

4308 
	#FSMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4309 
	#FSMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4312 
	#FSMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

4313 
	#FSMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

4315 
	#FSMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

4316 
	#FSMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

4317 
	#FSMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

4319 
	#FSMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

4320 
	#FSMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

4321 
	#FSMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

4323 
	#FSMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

4324 
	#FSMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

4325 
	#FSMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

4326 
	#FSMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4327 
	#FSMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

4328 
	#FSMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

4329 
	#FSMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

4330 
	#FSMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

4331 
	#FSMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4332 
	#FSMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4335 
	#FSMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

4336 
	#FSMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

4338 
	#FSMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

4339 
	#FSMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

4340 
	#FSMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

4342 
	#FSMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

4343 
	#FSMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

4344 
	#FSMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

4346 
	#FSMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

4347 
	#FSMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

4348 
	#FSMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

4349 
	#FSMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4350 
	#FSMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

4351 
	#FSMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

4352 
	#FSMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

4353 
	#FSMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

4354 
	#FSMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4355 
	#FSMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4358 
	#FSMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

4359 
	#FSMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

4361 
	#FSMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

4362 
	#FSMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

4363 
	#FSMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

4365 
	#FSMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

4366 
	#FSMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

4367 
	#FSMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

4369 
	#FSMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

4370 
	#FSMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

4371 
	#FSMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

4372 
	#FSMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4373 
	#FSMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

4374 
	#FSMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

4375 
	#FSMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

4376 
	#FSMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

4377 
	#FSMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4378 
	#FSMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4381 
	#FSMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4382 
	#FSMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4383 
	#FSMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4384 
	#FSMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4385 
	#FSMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4387 
	#FSMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4388 
	#FSMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4389 
	#FSMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4390 
	#FSMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4391 
	#FSMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4393 
	#FSMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4394 
	#FSMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4395 
	#FSMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4396 
	#FSMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4397 
	#FSMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4399 
	#FSMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4400 
	#FSMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4401 
	#FSMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4402 
	#FSMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4403 
	#FSMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4405 
	#FSMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4406 
	#FSMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4407 
	#FSMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4408 
	#FSMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4409 
	#FSMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4411 
	#FSMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4412 
	#FSMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4413 
	#FSMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4414 
	#FSMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4415 
	#FSMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4417 
	#FSMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4418 
	#FSMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4419 
	#FSMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4422 
	#FSMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4423 
	#FSMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4424 
	#FSMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4425 
	#FSMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4426 
	#FSMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4428 
	#FSMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4429 
	#FSMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4430 
	#FSMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4431 
	#FSMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4432 
	#FSMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4434 
	#FSMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4435 
	#FSMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4436 
	#FSMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4437 
	#FSMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4438 
	#FSMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4440 
	#FSMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4441 
	#FSMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4442 
	#FSMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4443 
	#FSMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4444 
	#FSMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4446 
	#FSMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4447 
	#FSMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4448 
	#FSMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4449 
	#FSMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4450 
	#FSMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4452 
	#FSMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4453 
	#FSMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4454 
	#FSMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4455 
	#FSMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4456 
	#FSMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4458 
	#FSMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4459 
	#FSMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4460 
	#FSMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4463 
	#FSMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4464 
	#FSMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4465 
	#FSMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4466 
	#FSMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4467 
	#FSMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4469 
	#FSMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4470 
	#FSMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4471 
	#FSMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4472 
	#FSMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4473 
	#FSMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4475 
	#FSMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4476 
	#FSMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4477 
	#FSMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4478 
	#FSMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4479 
	#FSMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4481 
	#FSMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4482 
	#FSMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4483 
	#FSMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4484 
	#FSMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4485 
	#FSMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4487 
	#FSMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4488 
	#FSMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4489 
	#FSMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4490 
	#FSMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4491 
	#FSMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4493 
	#FSMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4494 
	#FSMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4495 
	#FSMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4496 
	#FSMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4497 
	#FSMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4499 
	#FSMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4500 
	#FSMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4501 
	#FSMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4504 
	#FSMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4505 
	#FSMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4506 
	#FSMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4507 
	#FSMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4508 
	#FSMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4510 
	#FSMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4511 
	#FSMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4512 
	#FSMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4513 
	#FSMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4514 
	#FSMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4516 
	#FSMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4517 
	#FSMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4518 
	#FSMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4519 
	#FSMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4520 
	#FSMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4522 
	#FSMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4523 
	#FSMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4524 
	#FSMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4525 
	#FSMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4526 
	#FSMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4528 
	#FSMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4529 
	#FSMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4530 
	#FSMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4531 
	#FSMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4532 
	#FSMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4534 
	#FSMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4535 
	#FSMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4536 
	#FSMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4537 
	#FSMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4538 
	#FSMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4540 
	#FSMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4541 
	#FSMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4542 
	#FSMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4545 
	#FSMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4546 
	#FSMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4547 
	#FSMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4548 
	#FSMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4549 
	#FSMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4551 
	#FSMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4552 
	#FSMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4553 
	#FSMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4554 
	#FSMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4555 
	#FSMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4557 
	#FSMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4558 
	#FSMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4559 
	#FSMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4560 
	#FSMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4561 
	#FSMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4563 
	#FSMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4564 
	#FSMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4565 
	#FSMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4566 
	#FSMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4567 
	#FSMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4569 
	#FSMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4570 
	#FSMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4571 
	#FSMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4572 
	#FSMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4573 
	#FSMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4575 
	#FSMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4576 
	#FSMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4577 
	#FSMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4580 
	#FSMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4581 
	#FSMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4582 
	#FSMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4583 
	#FSMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4584 
	#FSMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4586 
	#FSMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4587 
	#FSMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4588 
	#FSMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4589 
	#FSMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4590 
	#FSMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4592 
	#FSMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4593 
	#FSMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4594 
	#FSMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4595 
	#FSMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4596 
	#FSMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4598 
	#FSMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4599 
	#FSMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4600 
	#FSMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4601 
	#FSMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4602 
	#FSMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4604 
	#FSMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4605 
	#FSMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4606 
	#FSMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4607 
	#FSMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4608 
	#FSMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4610 
	#FSMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4611 
	#FSMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4612 
	#FSMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4615 
	#FSMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4616 
	#FSMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4617 
	#FSMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4618 
	#FSMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4619 
	#FSMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4621 
	#FSMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4622 
	#FSMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4623 
	#FSMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4624 
	#FSMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4625 
	#FSMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4627 
	#FSMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4628 
	#FSMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4629 
	#FSMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4630 
	#FSMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4631 
	#FSMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4633 
	#FSMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4634 
	#FSMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4635 
	#FSMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4636 
	#FSMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4637 
	#FSMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4639 
	#FSMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4640 
	#FSMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4641 
	#FSMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4642 
	#FSMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4643 
	#FSMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4645 
	#FSMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4646 
	#FSMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4647 
	#FSMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4650 
	#FSMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4651 
	#FSMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4652 
	#FSMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4653 
	#FSMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4654 
	#FSMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4656 
	#FSMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4657 
	#FSMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4658 
	#FSMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4659 
	#FSMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4660 
	#FSMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4662 
	#FSMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4663 
	#FSMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4664 
	#FSMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4665 
	#FSMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4666 
	#FSMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4668 
	#FSMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4669 
	#FSMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4670 
	#FSMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4671 
	#FSMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4672 
	#FSMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4674 
	#FSMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4675 
	#FSMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4676 
	#FSMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4677 
	#FSMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4678 
	#FSMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4680 
	#FSMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4681 
	#FSMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4682 
	#FSMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4685 
	#FSMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

4686 
	#FSMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

4687 
	#FSMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

4689 
	#FSMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

4690 
	#FSMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

4691 
	#FSMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

4693 
	#FSMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

4695 
	#FSMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

4696 
	#FSMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

4697 
	#FSMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

4698 
	#FSMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

4699 
	#FSMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

4701 
	#FSMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

4702 
	#FSMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

4703 
	#FSMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

4704 
	#FSMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

4705 
	#FSMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

4707 
	#FSMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

4708 
	#FSMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4709 
	#FSMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4710 
	#FSMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4713 
	#FSMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

4714 
	#FSMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

4715 
	#FSMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

4717 
	#FSMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

4718 
	#FSMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

4719 
	#FSMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

4721 
	#FSMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

4723 
	#FSMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

4724 
	#FSMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

4725 
	#FSMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

4726 
	#FSMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

4727 
	#FSMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

4729 
	#FSMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

4730 
	#FSMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

4731 
	#FSMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

4732 
	#FSMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

4733 
	#FSMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

4735 
	#FSMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

4736 
	#FSMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4737 
	#FSMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4738 
	#FSMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4741 
	#FSMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

4742 
	#FSMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

4743 
	#FSMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

4745 
	#FSMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

4746 
	#FSMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

4747 
	#FSMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

4749 
	#FSMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

4751 
	#FSMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

4752 
	#FSMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

4753 
	#FSMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

4754 
	#FSMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

4755 
	#FSMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

4757 
	#FSMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

4758 
	#FSMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

4759 
	#FSMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

4760 
	#FSMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

4761 
	#FSMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

4763 
	#FSMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

4764 
	#FSMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4765 
	#FSMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4766 
	#FSMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4769 
	#FSMC_SR2_IRS
 ((
ut8_t
)0x01

	)

4770 
	#FSMC_SR2_ILS
 ((
ut8_t
)0x02

	)

4771 
	#FSMC_SR2_IFS
 ((
ut8_t
)0x04

	)

4772 
	#FSMC_SR2_IREN
 ((
ut8_t
)0x08

	)

4773 
	#FSMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

4774 
	#FSMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

4775 
	#FSMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

4778 
	#FSMC_SR3_IRS
 ((
ut8_t
)0x01

	)

4779 
	#FSMC_SR3_ILS
 ((
ut8_t
)0x02

	)

4780 
	#FSMC_SR3_IFS
 ((
ut8_t
)0x04

	)

4781 
	#FSMC_SR3_IREN
 ((
ut8_t
)0x08

	)

4782 
	#FSMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

4783 
	#FSMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

4784 
	#FSMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

4787 
	#FSMC_SR4_IRS
 ((
ut8_t
)0x01

	)

4788 
	#FSMC_SR4_ILS
 ((
ut8_t
)0x02

	)

4789 
	#FSMC_SR4_IFS
 ((
ut8_t
)0x04

	)

4790 
	#FSMC_SR4_IREN
 ((
ut8_t
)0x08

	)

4791 
	#FSMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

4792 
	#FSMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

4793 
	#FSMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

4796 
	#FSMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

4797 
	#FSMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

4798 
	#FSMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

4799 
	#FSMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

4800 
	#FSMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

4801 
	#FSMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

4802 
	#FSMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

4803 
	#FSMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

4804 
	#FSMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

4806 
	#FSMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

4807 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

4808 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

4809 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

4810 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

4811 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

4812 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

4813 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

4814 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

4816 
	#FSMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

4817 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

4818 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

4819 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

4820 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

4821 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

4822 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

4823 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

4824 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

4826 
	#FSMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

4827 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

4828 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

4829 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

4830 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

4831 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

4832 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

4833 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

4834 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

4837 
	#FSMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

4838 
	#FSMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

4839 
	#FSMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

4840 
	#FSMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

4841 
	#FSMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

4842 
	#FSMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

4843 
	#FSMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

4844 
	#FSMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

4845 
	#FSMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

4847 
	#FSMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

4848 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

4849 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

4850 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

4851 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

4852 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

4853 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

4854 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

4855 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

4857 
	#FSMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

4858 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

4859 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

4860 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

4861 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

4862 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

4863 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

4864 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

4865 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

4867 
	#FSMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

4868 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

4869 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

4870 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

4871 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

4872 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

4873 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

4874 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

4875 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

4878 
	#FSMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

4879 
	#FSMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

4880 
	#FSMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

4881 
	#FSMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

4882 
	#FSMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

4883 
	#FSMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

4884 
	#FSMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

4885 
	#FSMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

4886 
	#FSMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

4888 
	#FSMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

4889 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

4890 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

4891 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

4892 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

4893 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

4894 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

4895 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

4896 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

4898 
	#FSMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

4899 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

4900 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

4901 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

4902 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

4903 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

4904 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

4905 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

4906 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

4908 
	#FSMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

4909 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

4910 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

4911 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

4912 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

4913 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

4914 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

4915 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

4916 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

4919 
	#FSMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

4920 
	#FSMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

4921 
	#FSMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

4922 
	#FSMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

4923 
	#FSMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

4924 
	#FSMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

4925 
	#FSMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

4926 
	#FSMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

4927 
	#FSMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

4929 
	#FSMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

4930 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

4931 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

4932 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

4933 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

4934 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

4935 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

4936 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

4937 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

4939 
	#FSMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

4940 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

4941 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

4942 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

4943 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

4944 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

4945 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

4946 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

4947 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

4949 
	#FSMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

4950 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

4951 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

4952 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

4953 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

4954 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

4955 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

4956 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

4957 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

4960 
	#FSMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

4961 
	#FSMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

4962 
	#FSMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

4963 
	#FSMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

4964 
	#FSMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

4965 
	#FSMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

4966 
	#FSMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

4967 
	#FSMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

4968 
	#FSMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

4970 
	#FSMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

4971 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

4972 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

4973 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

4974 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

4975 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

4976 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

4977 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

4978 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

4980 
	#FSMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

4981 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

4982 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

4983 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

4984 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

4985 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

4986 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

4987 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

4988 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

4990 
	#FSMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

4991 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

4992 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

4993 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

4994 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

4995 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

4996 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

4997 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

4998 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

5001 
	#FSMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

5002 
	#FSMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

5003 
	#FSMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

5004 
	#FSMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

5005 
	#FSMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

5006 
	#FSMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

5007 
	#FSMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

5008 
	#FSMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

5009 
	#FSMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

5011 
	#FSMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

5012 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

5013 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

5014 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

5015 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

5016 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

5017 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

5018 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

5019 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

5021 
	#FSMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

5022 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

5023 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

5024 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

5025 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

5026 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

5027 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

5028 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

5029 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

5031 
	#FSMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

5032 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

5033 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

5034 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

5035 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

5036 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

5037 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

5038 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

5039 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

5042 
	#FSMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

5043 
	#FSMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

5044 
	#FSMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

5045 
	#FSMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

5046 
	#FSMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

5047 
	#FSMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

5048 
	#FSMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

5049 
	#FSMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

5050 
	#FSMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

5052 
	#FSMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

5053 
	#FSMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

5054 
	#FSMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

5055 
	#FSMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

5056 
	#FSMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

5057 
	#FSMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

5058 
	#FSMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

5059 
	#FSMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

5060 
	#FSMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

5062 
	#FSMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

5063 
	#FSMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

5064 
	#FSMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

5065 
	#FSMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

5066 
	#FSMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

5067 
	#FSMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

5068 
	#FSMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

5069 
	#FSMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

5070 
	#FSMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

5072 
	#FSMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

5073 
	#FSMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

5074 
	#FSMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

5075 
	#FSMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

5076 
	#FSMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

5077 
	#FSMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

5078 
	#FSMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

5079 
	#FSMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

5080 
	#FSMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

5083 
	#FSMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

5086 
	#FSMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

5094 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

5095 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

5096 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

5098 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

5099 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

5100 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

5102 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

5103 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

5104 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

5106 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

5107 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

5108 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

5110 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

5111 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

5112 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

5114 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

5115 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

5116 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

5118 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

5119 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

5120 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

5122 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

5123 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

5124 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

5126 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

5127 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

5128 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

5130 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

5131 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

5132 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

5134 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

5135 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

5136 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

5138 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

5139 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

5140 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

5142 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

5143 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

5144 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

5146 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

5147 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

5148 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

5150 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

5151 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

5152 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

5154 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

5155 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

5156 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

5159 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

5160 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

5161 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

5162 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

5163 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

5164 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

5165 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

5166 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

5167 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

5168 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

5169 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

5170 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

5171 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

5172 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

5173 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

5174 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

5177 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

5178 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

5179 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

5181 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

5182 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

5183 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

5185 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

5186 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

5187 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

5189 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

5190 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

5191 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

5193 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

5194 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

5195 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

5197 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

5198 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

5199 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

5201 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

5202 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

5203 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

5205 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

5206 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

5207 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

5209 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

5210 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

5211 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

5213 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

5214 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

5215 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

5217 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

5218 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

5219 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

5221 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

5222 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

5223 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

5225 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

5226 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

5227 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

5229 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

5230 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

5231 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

5233 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

5234 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

5235 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

5237 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

5238 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

5239 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

5242 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

5243 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

5244 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

5246 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

5247 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

5248 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

5250 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

5251 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

5252 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

5254 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

5255 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

5256 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

5258 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

5259 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

5260 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

5262 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

5263 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

5264 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

5266 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

5267 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

5268 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

5270 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

5271 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

5272 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

5274 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

5275 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

5276 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

5278 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

5279 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

5280 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

5282 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

5283 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

5284 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

5286 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

5287 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

5288 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

5290 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

5291 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

5292 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

5294 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

5295 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

5296 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

5298 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

5299 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

5300 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

5302 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

5303 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

5304 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

5307 
	#GPIO_IDR_IDR_0
 ((
ut32_t
)0x00000001)

	)

5308 
	#GPIO_IDR_IDR_1
 ((
ut32_t
)0x00000002)

	)

5309 
	#GPIO_IDR_IDR_2
 ((
ut32_t
)0x00000004)

	)

5310 
	#GPIO_IDR_IDR_3
 ((
ut32_t
)0x00000008)

	)

5311 
	#GPIO_IDR_IDR_4
 ((
ut32_t
)0x00000010)

	)

5312 
	#GPIO_IDR_IDR_5
 ((
ut32_t
)0x00000020)

	)

5313 
	#GPIO_IDR_IDR_6
 ((
ut32_t
)0x00000040)

	)

5314 
	#GPIO_IDR_IDR_7
 ((
ut32_t
)0x00000080)

	)

5315 
	#GPIO_IDR_IDR_8
 ((
ut32_t
)0x00000100)

	)

5316 
	#GPIO_IDR_IDR_9
 ((
ut32_t
)0x00000200)

	)

5317 
	#GPIO_IDR_IDR_10
 ((
ut32_t
)0x00000400)

	)

5318 
	#GPIO_IDR_IDR_11
 ((
ut32_t
)0x00000800)

	)

5319 
	#GPIO_IDR_IDR_12
 ((
ut32_t
)0x00001000)

	)

5320 
	#GPIO_IDR_IDR_13
 ((
ut32_t
)0x00002000)

	)

5321 
	#GPIO_IDR_IDR_14
 ((
ut32_t
)0x00004000)

	)

5322 
	#GPIO_IDR_IDR_15
 ((
ut32_t
)0x00008000)

	)

5324 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

5325 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

5326 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

5327 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

5328 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

5329 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

5330 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

5331 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

5332 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

5333 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

5334 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

5335 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

5336 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

5337 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

5338 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

5339 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

5342 
	#GPIO_ODR_ODR_0
 ((
ut32_t
)0x00000001)

	)

5343 
	#GPIO_ODR_ODR_1
 ((
ut32_t
)0x00000002)

	)

5344 
	#GPIO_ODR_ODR_2
 ((
ut32_t
)0x00000004)

	)

5345 
	#GPIO_ODR_ODR_3
 ((
ut32_t
)0x00000008)

	)

5346 
	#GPIO_ODR_ODR_4
 ((
ut32_t
)0x00000010)

	)

5347 
	#GPIO_ODR_ODR_5
 ((
ut32_t
)0x00000020)

	)

5348 
	#GPIO_ODR_ODR_6
 ((
ut32_t
)0x00000040)

	)

5349 
	#GPIO_ODR_ODR_7
 ((
ut32_t
)0x00000080)

	)

5350 
	#GPIO_ODR_ODR_8
 ((
ut32_t
)0x00000100)

	)

5351 
	#GPIO_ODR_ODR_9
 ((
ut32_t
)0x00000200)

	)

5352 
	#GPIO_ODR_ODR_10
 ((
ut32_t
)0x00000400)

	)

5353 
	#GPIO_ODR_ODR_11
 ((
ut32_t
)0x00000800)

	)

5354 
	#GPIO_ODR_ODR_12
 ((
ut32_t
)0x00001000)

	)

5355 
	#GPIO_ODR_ODR_13
 ((
ut32_t
)0x00002000)

	)

5356 
	#GPIO_ODR_ODR_14
 ((
ut32_t
)0x00004000)

	)

5357 
	#GPIO_ODR_ODR_15
 ((
ut32_t
)0x00008000)

	)

5359 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

5360 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

5361 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

5362 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

5363 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

5364 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

5365 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

5366 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

5367 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

5368 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

5369 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

5370 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

5371 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

5372 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

5373 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

5374 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

5377 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

5378 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

5379 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

5380 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

5381 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

5382 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

5383 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

5384 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

5385 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

5386 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

5387 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

5388 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

5389 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

5390 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

5391 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

5392 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

5393 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

5394 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

5395 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

5396 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

5397 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

5398 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

5399 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

5400 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

5401 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

5402 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

5403 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

5404 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

5405 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

5406 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

5407 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

5408 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

5416 
	#HASH_CR_INIT
 ((
ut32_t
)0x00000004)

	)

5417 
	#HASH_CR_DMAE
 ((
ut32_t
)0x00000008)

	)

5418 
	#HASH_CR_DATATYPE
 ((
ut32_t
)0x00000030)

	)

5419 
	#HASH_CR_DATATYPE_0
 ((
ut32_t
)0x00000010)

	)

5420 
	#HASH_CR_DATATYPE_1
 ((
ut32_t
)0x00000020)

	)

5421 
	#HASH_CR_MODE
 ((
ut32_t
)0x00000040)

	)

5422 
	#HASH_CR_ALGO
 ((
ut32_t
)0x00000080)

	)

5423 
	#HASH_CR_NBW
 ((
ut32_t
)0x00000F00)

	)

5424 
	#HASH_CR_NBW_0
 ((
ut32_t
)0x00000100)

	)

5425 
	#HASH_CR_NBW_1
 ((
ut32_t
)0x00000200)

	)

5426 
	#HASH_CR_NBW_2
 ((
ut32_t
)0x00000400)

	)

5427 
	#HASH_CR_NBW_3
 ((
ut32_t
)0x00000800)

	)

5428 
	#HASH_CR_DINNE
 ((
ut32_t
)0x00001000)

	)

5429 
	#HASH_CR_LKEY
 ((
ut32_t
)0x00010000)

	)

5432 
	#HASH_STR_NBW
 ((
ut32_t
)0x0000001F)

	)

5433 
	#HASH_STR_NBW_0
 ((
ut32_t
)0x00000001)

	)

5434 
	#HASH_STR_NBW_1
 ((
ut32_t
)0x00000002)

	)

5435 
	#HASH_STR_NBW_2
 ((
ut32_t
)0x00000004)

	)

5436 
	#HASH_STR_NBW_3
 ((
ut32_t
)0x00000008)

	)

5437 
	#HASH_STR_NBW_4
 ((
ut32_t
)0x00000010)

	)

5438 
	#HASH_STR_DCAL
 ((
ut32_t
)0x00000100)

	)

5441 
	#HASH_IMR_DINIM
 ((
ut32_t
)0x00000001)

	)

5442 
	#HASH_IMR_DCIM
 ((
ut32_t
)0x00000002)

	)

5445 
	#HASH_SR_DINIS
 ((
ut32_t
)0x00000001)

	)

5446 
	#HASH_SR_DCIS
 ((
ut32_t
)0x00000002)

	)

5447 
	#HASH_SR_DMAS
 ((
ut32_t
)0x00000004)

	)

5448 
	#HASH_SR_BUSY
 ((
ut32_t
)0x00000008)

	)

5456 
	#I2C_CR1_PE
 ((
ut16_t
)0x0001

	)

5457 
	#I2C_CR1_SMBUS
 ((
ut16_t
)0x0002

	)

5458 
	#I2C_CR1_SMBTYPE
 ((
ut16_t
)0x0008

	)

5459 
	#I2C_CR1_ENARP
 ((
ut16_t
)0x0010

	)

5460 
	#I2C_CR1_ENPEC
 ((
ut16_t
)0x0020

	)

5461 
	#I2C_CR1_ENGC
 ((
ut16_t
)0x0040

	)

5462 
	#I2C_CR1_NOSTRETCH
 ((
ut16_t
)0x0080

	)

5463 
	#I2C_CR1_START
 ((
ut16_t
)0x0100

	)

5464 
	#I2C_CR1_STOP
 ((
ut16_t
)0x0200

	)

5465 
	#I2C_CR1_ACK
 ((
ut16_t
)0x0400

	)

5466 
	#I2C_CR1_POS
 ((
ut16_t
)0x0800

	)

5467 
	#I2C_CR1_PEC
 ((
ut16_t
)0x1000

	)

5468 
	#I2C_CR1_ALERT
 ((
ut16_t
)0x2000

	)

5469 
	#I2C_CR1_SWRST
 ((
ut16_t
)0x8000

	)

5472 
	#I2C_CR2_FREQ
 ((
ut16_t
)0x003F

	)

5473 
	#I2C_CR2_FREQ_0
 ((
ut16_t
)0x0001

	)

5474 
	#I2C_CR2_FREQ_1
 ((
ut16_t
)0x0002

	)

5475 
	#I2C_CR2_FREQ_2
 ((
ut16_t
)0x0004

	)

5476 
	#I2C_CR2_FREQ_3
 ((
ut16_t
)0x0008

	)

5477 
	#I2C_CR2_FREQ_4
 ((
ut16_t
)0x0010

	)

5478 
	#I2C_CR2_FREQ_5
 ((
ut16_t
)0x0020

	)

5480 
	#I2C_CR2_ITERREN
 ((
ut16_t
)0x0100

	)

5481 
	#I2C_CR2_ITEVTEN
 ((
ut16_t
)0x0200

	)

5482 
	#I2C_CR2_ITBUFEN
 ((
ut16_t
)0x0400

	)

5483 
	#I2C_CR2_DMAEN
 ((
ut16_t
)0x0800

	)

5484 
	#I2C_CR2_LAST
 ((
ut16_t
)0x1000

	)

5487 
	#I2C_OAR1_ADD1_7
 ((
ut16_t
)0x00FE

	)

5488 
	#I2C_OAR1_ADD8_9
 ((
ut16_t
)0x0300

	)

5490 
	#I2C_OAR1_ADD0
 ((
ut16_t
)0x0001

	)

5491 
	#I2C_OAR1_ADD1
 ((
ut16_t
)0x0002

	)

5492 
	#I2C_OAR1_ADD2
 ((
ut16_t
)0x0004

	)

5493 
	#I2C_OAR1_ADD3
 ((
ut16_t
)0x0008

	)

5494 
	#I2C_OAR1_ADD4
 ((
ut16_t
)0x0010

	)

5495 
	#I2C_OAR1_ADD5
 ((
ut16_t
)0x0020

	)

5496 
	#I2C_OAR1_ADD6
 ((
ut16_t
)0x0040

	)

5497 
	#I2C_OAR1_ADD7
 ((
ut16_t
)0x0080

	)

5498 
	#I2C_OAR1_ADD8
 ((
ut16_t
)0x0100

	)

5499 
	#I2C_OAR1_ADD9
 ((
ut16_t
)0x0200

	)

5501 
	#I2C_OAR1_ADDMODE
 ((
ut16_t
)0x8000

	)

5504 
	#I2C_OAR2_ENDUAL
 ((
ut8_t
)0x01

	)

5505 
	#I2C_OAR2_ADD2
 ((
ut8_t
)0xFE

	)

5508 
	#I2C_DR_DR
 ((
ut8_t
)0xFF

	)

5511 
	#I2C_SR1_SB
 ((
ut16_t
)0x0001

	)

5512 
	#I2C_SR1_ADDR
 ((
ut16_t
)0x0002

	)

5513 
	#I2C_SR1_BTF
 ((
ut16_t
)0x0004

	)

5514 
	#I2C_SR1_ADD10
 ((
ut16_t
)0x0008

	)

5515 
	#I2C_SR1_STOPF
 ((
ut16_t
)0x0010

	)

5516 
	#I2C_SR1_RXNE
 ((
ut16_t
)0x0040

	)

5517 
	#I2C_SR1_TXE
 ((
ut16_t
)0x0080

	)

5518 
	#I2C_SR1_BERR
 ((
ut16_t
)0x0100

	)

5519 
	#I2C_SR1_ARLO
 ((
ut16_t
)0x0200

	)

5520 
	#I2C_SR1_AF
 ((
ut16_t
)0x0400

	)

5521 
	#I2C_SR1_OVR
 ((
ut16_t
)0x0800

	)

5522 
	#I2C_SR1_PECERR
 ((
ut16_t
)0x1000

	)

5523 
	#I2C_SR1_TIMEOUT
 ((
ut16_t
)0x4000

	)

5524 
	#I2C_SR1_SMBALERT
 ((
ut16_t
)0x8000

	)

5527 
	#I2C_SR2_MSL
 ((
ut16_t
)0x0001

	)

5528 
	#I2C_SR2_BUSY
 ((
ut16_t
)0x0002

	)

5529 
	#I2C_SR2_TRA
 ((
ut16_t
)0x0004

	)

5530 
	#I2C_SR2_GENCALL
 ((
ut16_t
)0x0010

	)

5531 
	#I2C_SR2_SMBDEFAULT
 ((
ut16_t
)0x0020

	)

5532 
	#I2C_SR2_SMBHOST
 ((
ut16_t
)0x0040

	)

5533 
	#I2C_SR2_DUALF
 ((
ut16_t
)0x0080

	)

5534 
	#I2C_SR2_PEC
 ((
ut16_t
)0xFF00

	)

5537 
	#I2C_CCR_CCR
 ((
ut16_t
)0x0FFF

	)

5538 
	#I2C_CCR_DUTY
 ((
ut16_t
)0x4000

	)

5539 
	#I2C_CCR_FS
 ((
ut16_t
)0x8000

	)

5542 
	#I2C_TRISE_TRISE
 ((
ut8_t
)0x3F

	)

5550 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

5553 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

5554 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

5555 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

5556 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

5559 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

5562 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

5563 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

5571 
	#PWR_CR_LPDS
 ((
ut16_t
)0x0001

	)

5572 
	#PWR_CR_PDDS
 ((
ut16_t
)0x0002

	)

5573 
	#PWR_CR_CWUF
 ((
ut16_t
)0x0004

	)

5574 
	#PWR_CR_CSBF
 ((
ut16_t
)0x0008

	)

5575 
	#PWR_CR_PVDE
 ((
ut16_t
)0x0010

	)

5577 
	#PWR_CR_PLS
 ((
ut16_t
)0x00E0

	)

5578 
	#PWR_CR_PLS_0
 ((
ut16_t
)0x0020

	)

5579 
	#PWR_CR_PLS_1
 ((
ut16_t
)0x0040

	)

5580 
	#PWR_CR_PLS_2
 ((
ut16_t
)0x0080

	)

5584 
	#PWR_CR_PLS_LEV0
 ((
ut16_t
)0x0000

	)

5585 
	#PWR_CR_PLS_LEV1
 ((
ut16_t
)0x0020

	)

5586 
	#PWR_CR_PLS_LEV2
 ((
ut16_t
)0x0040

	)

5587 
	#PWR_CR_PLS_LEV3
 ((
ut16_t
)0x0060

	)

5588 
	#PWR_CR_PLS_LEV4
 ((
ut16_t
)0x0080

	)

5589 
	#PWR_CR_PLS_LEV5
 ((
ut16_t
)0x00A0

	)

5590 
	#PWR_CR_PLS_LEV6
 ((
ut16_t
)0x00C0

	)

5591 
	#PWR_CR_PLS_LEV7
 ((
ut16_t
)0x00E0

	)

5593 
	#PWR_CR_DBP
 ((
ut16_t
)0x0100

	)

5594 
	#PWR_CR_FPDS
 ((
ut16_t
)0x0200

	)

5595 
	#PWR_CR_VOS
 ((
ut16_t
)0x4000

	)

5597 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

5600 
	#PWR_CSR_WUF
 ((
ut16_t
)0x0001

	)

5601 
	#PWR_CSR_SBF
 ((
ut16_t
)0x0002

	)

5602 
	#PWR_CSR_PVDO
 ((
ut16_t
)0x0004

	)

5603 
	#PWR_CSR_BRR
 ((
ut16_t
)0x0008

	)

5604 
	#PWR_CSR_EWUP
 ((
ut16_t
)0x0100

	)

5605 
	#PWR_CSR_BRE
 ((
ut16_t
)0x0200

	)

5606 
	#PWR_CSR_VOSRDY
 ((
ut16_t
)0x4000

	)

5608 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

5616 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

5617 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

5619 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

5620 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

5621 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

5622 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

5623 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

5624 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

5626 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

5627 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

5628 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

5629 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

5630 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

5631 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

5632 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

5633 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

5634 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

5636 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

5637 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

5638 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

5639 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

5640 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

5641 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

5642 
	#RCC_CR_PLLI2SON
 ((
ut32_t
)0x04000000)

	)

5643 
	#RCC_CR_PLLI2SRDY
 ((
ut32_t
)0x08000000)

	)

5646 
	#RCC_PLLCFGR_PLLM
 ((
ut32_t
)0x0000003F)

	)

5647 
	#RCC_PLLCFGR_PLLM_0
 ((
ut32_t
)0x00000001)

	)

5648 
	#RCC_PLLCFGR_PLLM_1
 ((
ut32_t
)0x00000002)

	)

5649 
	#RCC_PLLCFGR_PLLM_2
 ((
ut32_t
)0x00000004)

	)

5650 
	#RCC_PLLCFGR_PLLM_3
 ((
ut32_t
)0x00000008)

	)

5651 
	#RCC_PLLCFGR_PLLM_4
 ((
ut32_t
)0x00000010)

	)

5652 
	#RCC_PLLCFGR_PLLM_5
 ((
ut32_t
)0x00000020)

	)

5654 
	#RCC_PLLCFGR_PLLN
 ((
ut32_t
)0x00007FC0)

	)

5655 
	#RCC_PLLCFGR_PLLN_0
 ((
ut32_t
)0x00000040)

	)

5656 
	#RCC_PLLCFGR_PLLN_1
 ((
ut32_t
)0x00000080)

	)

5657 
	#RCC_PLLCFGR_PLLN_2
 ((
ut32_t
)0x00000100)

	)

5658 
	#RCC_PLLCFGR_PLLN_3
 ((
ut32_t
)0x00000200)

	)

5659 
	#RCC_PLLCFGR_PLLN_4
 ((
ut32_t
)0x00000400)

	)

5660 
	#RCC_PLLCFGR_PLLN_5
 ((
ut32_t
)0x00000800)

	)

5661 
	#RCC_PLLCFGR_PLLN_6
 ((
ut32_t
)0x00001000)

	)

5662 
	#RCC_PLLCFGR_PLLN_7
 ((
ut32_t
)0x00002000)

	)

5663 
	#RCC_PLLCFGR_PLLN_8
 ((
ut32_t
)0x00004000)

	)

5665 
	#RCC_PLLCFGR_PLLP
 ((
ut32_t
)0x00030000)

	)

5666 
	#RCC_PLLCFGR_PLLP_0
 ((
ut32_t
)0x00010000)

	)

5667 
	#RCC_PLLCFGR_PLLP_1
 ((
ut32_t
)0x00020000)

	)

5669 
	#RCC_PLLCFGR_PLLSRC
 ((
ut32_t
)0x00400000)

	)

5670 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ut32_t
)0x00400000)

	)

5671 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ut32_t
)0x00000000)

	)

5673 
	#RCC_PLLCFGR_PLLQ
 ((
ut32_t
)0x0F000000)

	)

5674 
	#RCC_PLLCFGR_PLLQ_0
 ((
ut32_t
)0x01000000)

	)

5675 
	#RCC_PLLCFGR_PLLQ_1
 ((
ut32_t
)0x02000000)

	)

5676 
	#RCC_PLLCFGR_PLLQ_2
 ((
ut32_t
)0x04000000)

	)

5677 
	#RCC_PLLCFGR_PLLQ_3
 ((
ut32_t
)0x08000000)

	)

5681 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

5682 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

5683 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

5685 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

5686 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

5687 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

5690 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

5691 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

5692 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

5694 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

5695 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

5696 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

5699 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

5700 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

5701 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

5702 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

5703 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

5705 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

5706 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

5707 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

5708 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

5709 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

5710 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

5711 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

5712 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

5713 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

5716 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00001C00

	)

5717 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000400

	)

5718 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000800

	)

5719 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00001000

	)

5721 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

5722 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00001000

	)

5723 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00001400

	)

5724 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00001800

	)

5725 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00001C00

	)

5728 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x0000E000

	)

5729 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00002000

	)

5730 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00004000

	)

5731 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00008000

	)

5733 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

5734 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00008000

	)

5735 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x0000A000

	)

5736 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x0000C000

	)

5737 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x0000E000

	)

5740 
	#RCC_CFGR_RTCPRE
 ((
ut32_t
)0x001F0000)

	)

5741 
	#RCC_CFGR_RTCPRE_0
 ((
ut32_t
)0x00010000)

	)

5742 
	#RCC_CFGR_RTCPRE_1
 ((
ut32_t
)0x00020000)

	)

5743 
	#RCC_CFGR_RTCPRE_2
 ((
ut32_t
)0x00040000)

	)

5744 
	#RCC_CFGR_RTCPRE_3
 ((
ut32_t
)0x00080000)

	)

5745 
	#RCC_CFGR_RTCPRE_4
 ((
ut32_t
)0x00100000)

	)

5748 
	#RCC_CFGR_MCO1
 ((
ut32_t
)0x00600000)

	)

5749 
	#RCC_CFGR_MCO1_0
 ((
ut32_t
)0x00200000)

	)

5750 
	#RCC_CFGR_MCO1_1
 ((
ut32_t
)0x00400000)

	)

5752 
	#RCC_CFGR_I2SSRC
 ((
ut32_t
)0x00800000)

	)

5754 
	#RCC_CFGR_MCO1PRE
 ((
ut32_t
)0x07000000)

	)

5755 
	#RCC_CFGR_MCO1PRE_0
 ((
ut32_t
)0x01000000)

	)

5756 
	#RCC_CFGR_MCO1PRE_1
 ((
ut32_t
)0x02000000)

	)

5757 
	#RCC_CFGR_MCO1PRE_2
 ((
ut32_t
)0x04000000)

	)

5759 
	#RCC_CFGR_MCO2PRE
 ((
ut32_t
)0x38000000)

	)

5760 
	#RCC_CFGR_MCO2PRE_0
 ((
ut32_t
)0x08000000)

	)

5761 
	#RCC_CFGR_MCO2PRE_1
 ((
ut32_t
)0x10000000)

	)

5762 
	#RCC_CFGR_MCO2PRE_2
 ((
ut32_t
)0x20000000)

	)

5764 
	#RCC_CFGR_MCO2
 ((
ut32_t
)0xC0000000)

	)

5765 
	#RCC_CFGR_MCO2_0
 ((
ut32_t
)0x40000000)

	)

5766 
	#RCC_CFGR_MCO2_1
 ((
ut32_t
)0x80000000)

	)

5769 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001)

	)

5770 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002)

	)

5771 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004)

	)

5772 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008)

	)

5773 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010)

	)

5774 
	#RCC_CIR_PLLI2SRDYF
 ((
ut32_t
)0x00000020)

	)

5775 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080)

	)

5776 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100)

	)

5777 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200)

	)

5778 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400)

	)

5779 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800)

	)

5780 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000)

	)

5781 
	#RCC_CIR_PLLI2SRDYIE
 ((
ut32_t
)0x00002000)

	)

5782 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000)

	)

5783 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000)

	)

5784 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000)

	)

5785 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000)

	)

5786 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000)

	)

5787 
	#RCC_CIR_PLLI2SRDYC
 ((
ut32_t
)0x00200000)

	)

5788 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000)

	)

5791 
	#RCC_AHB1RSTR_GPIOARST
 ((
ut32_t
)0x00000001)

	)

5792 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ut32_t
)0x00000002)

	)

5793 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ut32_t
)0x00000004)

	)

5794 
	#RCC_AHB1RSTR_GPIODRST
 ((
ut32_t
)0x00000008)

	)

5795 
	#RCC_AHB1RSTR_GPIOERST
 ((
ut32_t
)0x00000010)

	)

5796 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ut32_t
)0x00000020)

	)

5797 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ut32_t
)0x00000040)

	)

5798 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ut32_t
)0x00000080)

	)

5799 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ut32_t
)0x00000100)

	)

5800 
	#RCC_AHB1RSTR_CRCRST
 ((
ut32_t
)0x00001000)

	)

5801 
	#RCC_AHB1RSTR_DMA1RST
 ((
ut32_t
)0x00200000)

	)

5802 
	#RCC_AHB1RSTR_DMA2RST
 ((
ut32_t
)0x00400000)

	)

5803 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ut32_t
)0x02000000)

	)

5804 
	#RCC_AHB1RSTR_OTGHRST
 ((
ut32_t
)0x10000000)

	)

5807 
	#RCC_AHB2RSTR_DCMIRST
 ((
ut32_t
)0x00000001)

	)

5808 
	#RCC_AHB2RSTR_CRYPRST
 ((
ut32_t
)0x00000010)

	)

5809 
	#RCC_AHB2RSTR_HSAHRST
 ((
ut32_t
)0x00000020)

	)

5810 
	#RCC_AHB2RSTR_RNGRST
 ((
ut32_t
)0x00000040)

	)

5811 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ut32_t
)0x00000080)

	)

5814 
	#RCC_AHB3RSTR_FSMCRST
 ((
ut32_t
)0x00000001)

	)

5817 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001)

	)

5818 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002)

	)

5819 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004)

	)

5820 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008)

	)

5821 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010)

	)

5822 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020)

	)

5823 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040)

	)

5824 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080)

	)

5825 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100)

	)

5826 
	#RCC_APB1RSTR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

5827 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00008000)

	)

5828 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00010000)

	)

5829 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000)

	)

5830 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000)

	)

5831 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000)

	)

5832 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000)

	)

5833 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000)

	)

5834 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000)

	)

5835 
	#RCC_APB1RSTR_I2C3RST
 ((
ut32_t
)0x00800000)

	)

5836 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000)

	)

5837 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000)

	)

5838 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000)

	)

5839 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000)

	)

5842 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000001)

	)

5843 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00000002)

	)

5844 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00000010)

	)

5845 
	#RCC_APB2RSTR_USART6RST
 ((
ut32_t
)0x00000020)

	)

5846 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000100)

	)

5847 
	#RCC_APB2RSTR_SDIORST
 ((
ut32_t
)0x00000800)

	)

5848 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000)

	)

5849 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00004000)

	)

5850 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00010000)

	)

5851 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00020000)

	)

5852 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00040000)

	)

5854 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

5857 
	#RCC_AHB1ENR_GPIOAEN
 ((
ut32_t
)0x00000001)

	)

5858 
	#RCC_AHB1ENR_GPIOBEN
 ((
ut32_t
)0x00000002)

	)

5859 
	#RCC_AHB1ENR_GPIOCEN
 ((
ut32_t
)0x00000004)

	)

5860 
	#RCC_AHB1ENR_GPIODEN
 ((
ut32_t
)0x00000008)

	)

5861 
	#RCC_AHB1ENR_GPIOEEN
 ((
ut32_t
)0x00000010)

	)

5862 
	#RCC_AHB1ENR_GPIOFEN
 ((
ut32_t
)0x00000020)

	)

5863 
	#RCC_AHB1ENR_GPIOGEN
 ((
ut32_t
)0x00000040)

	)

5864 
	#RCC_AHB1ENR_GPIOHEN
 ((
ut32_t
)0x00000080)

	)

5865 
	#RCC_AHB1ENR_GPIOIEN
 ((
ut32_t
)0x00000100)

	)

5866 
	#RCC_AHB1ENR_CRCEN
 ((
ut32_t
)0x00001000)

	)

5867 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ut32_t
)0x00040000)

	)

5868 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

5869 
	#RCC_AHB1ENR_DMA1EN
 ((
ut32_t
)0x00200000)

	)

5870 
	#RCC_AHB1ENR_DMA2EN
 ((
ut32_t
)0x00400000)

	)

5871 
	#RCC_AHB1ENR_ETHMACEN
 ((
ut32_t
)0x02000000)

	)

5872 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ut32_t
)0x04000000)

	)

5873 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ut32_t
)0x08000000)

	)

5874 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ut32_t
)0x10000000)

	)

5875 
	#RCC_AHB1ENR_OTGHSEN
 ((
ut32_t
)0x20000000)

	)

5876 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ut32_t
)0x40000000)

	)

5879 
	#RCC_AHB2ENR_DCMIEN
 ((
ut32_t
)0x00000001)

	)

5880 
	#RCC_AHB2ENR_CRYPEN
 ((
ut32_t
)0x00000010)

	)

5881 
	#RCC_AHB2ENR_HASHEN
 ((
ut32_t
)0x00000020)

	)

5882 
	#RCC_AHB2ENR_RNGEN
 ((
ut32_t
)0x00000040)

	)

5883 
	#RCC_AHB2ENR_OTGFSEN
 ((
ut32_t
)0x00000080)

	)

5886 
	#RCC_AHB3ENR_FSMCEN
 ((
ut32_t
)0x00000001)

	)

5889 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001)

	)

5890 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002)

	)

5891 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004)

	)

5892 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008)

	)

5893 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010)

	)

5894 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020)

	)

5895 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040)

	)

5896 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080)

	)

5897 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100)

	)

5898 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

5899 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000)

	)

5900 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000)

	)

5901 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000)

	)

5902 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000)

	)

5903 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000)

	)

5904 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000)

	)

5905 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000)

	)

5906 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000)

	)

5907 
	#RCC_APB1ENR_I2C3EN
 ((
ut32_t
)0x00800000)

	)

5908 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000)

	)

5909 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000)

	)

5910 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000)

	)

5911 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000)

	)

5914 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000001)

	)

5915 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00000002)

	)

5916 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00000010)

	)

5917 
	#RCC_APB2ENR_USART6EN
 ((
ut32_t
)0x00000020)

	)

5918 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000100)

	)

5919 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000200)

	)

5920 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00000400)

	)

5921 
	#RCC_APB2ENR_SDIOEN
 ((
ut32_t
)0x00000800)

	)

5922 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000)

	)

5923 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00004000)

	)

5924 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00040000)

	)

5925 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00020000)

	)

5926 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00010000)

	)

5929 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ut32_t
)0x00000001)

	)

5930 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ut32_t
)0x00000002)

	)

5931 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ut32_t
)0x00000004)

	)

5932 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ut32_t
)0x00000008)

	)

5933 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ut32_t
)0x00000010)

	)

5934 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ut32_t
)0x00000020)

	)

5935 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ut32_t
)0x00000040)

	)

5936 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ut32_t
)0x00000080)

	)

5937 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ut32_t
)0x00000100)

	)

5938 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ut32_t
)0x00001000)

	)

5939 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ut32_t
)0x00008000)

	)

5940 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ut32_t
)0x00010000)

	)

5941 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ut32_t
)0x00020000)

	)

5942 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ut32_t
)0x00040000)

	)

5943 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ut32_t
)0x00200000)

	)

5944 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ut32_t
)0x00400000)

	)

5945 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ut32_t
)0x02000000)

	)

5946 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ut32_t
)0x04000000)

	)

5947 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ut32_t
)0x08000000)

	)

5948 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ut32_t
)0x10000000)

	)

5949 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ut32_t
)0x20000000)

	)

5950 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ut32_t
)0x40000000)

	)

5953 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ut32_t
)0x00000001)

	)

5954 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ut32_t
)0x00000010)

	)

5955 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ut32_t
)0x00000020)

	)

5956 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ut32_t
)0x00000040)

	)

5957 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ut32_t
)0x00000080)

	)

5960 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ut32_t
)0x00000001)

	)

5963 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ut32_t
)0x00000001)

	)

5964 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ut32_t
)0x00000002)

	)

5965 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ut32_t
)0x00000004)

	)

5966 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ut32_t
)0x00000008)

	)

5967 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ut32_t
)0x00000010)

	)

5968 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ut32_t
)0x00000020)

	)

5969 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ut32_t
)0x00000040)

	)

5970 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ut32_t
)0x00000080)

	)

5971 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ut32_t
)0x00000100)

	)

5972 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ut32_t
)0x00000800)

	)

5973 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ut32_t
)0x00004000)

	)

5974 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ut32_t
)0x00008000)

	)

5975 
	#RCC_APB1LPENR_USART2LPEN
 ((
ut32_t
)0x00020000)

	)

5976 
	#RCC_APB1LPENR_USART3LPEN
 ((
ut32_t
)0x00040000)

	)

5977 
	#RCC_APB1LPENR_UART4LPEN
 ((
ut32_t
)0x00080000)

	)

5978 
	#RCC_APB1LPENR_UART5LPEN
 ((
ut32_t
)0x00100000)

	)

5979 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ut32_t
)0x00200000)

	)

5980 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ut32_t
)0x00400000)

	)

5981 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ut32_t
)0x00800000)

	)

5982 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ut32_t
)0x02000000)

	)

5983 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ut32_t
)0x04000000)

	)

5984 
	#RCC_APB1LPENR_PWRLPEN
 ((
ut32_t
)0x10000000)

	)

5985 
	#RCC_APB1LPENR_DACLPEN
 ((
ut32_t
)0x20000000)

	)

5988 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ut32_t
)0x00000001)

	)

5989 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ut32_t
)0x00000002)

	)

5990 
	#RCC_APB2LPENR_USART1LPEN
 ((
ut32_t
)0x00000010)

	)

5991 
	#RCC_APB2LPENR_USART6LPEN
 ((
ut32_t
)0x00000020)

	)

5992 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ut32_t
)0x00000100)

	)

5993 
	#RCC_APB2LPENR_ADC2PEN
 ((
ut32_t
)0x00000200)

	)

5994 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ut32_t
)0x00000400)

	)

5995 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ut32_t
)0x00000800)

	)

5996 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ut32_t
)0x00001000)

	)

5997 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ut32_t
)0x00004000)

	)

5998 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ut32_t
)0x00010000)

	)

5999 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ut32_t
)0x00020000)

	)

6000 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ut32_t
)0x00040000)

	)

6003 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001)

	)

6004 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002)

	)

6005 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004)

	)

6007 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300)

	)

6008 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100)

	)

6009 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200)

	)

6011 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000)

	)

6012 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000)

	)

6015 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001)

	)

6016 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002)

	)

6017 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000)

	)

6018 
	#RCC_CSR_BORRSTF
 ((
ut32_t
)0x02000000)

	)

6019 
	#RCC_CSR_PADRSTF
 ((
ut32_t
)0x04000000)

	)

6020 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000)

	)

6021 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000)

	)

6022 
	#RCC_CSR_WDGRSTF
 ((
ut32_t
)0x20000000)

	)

6023 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000)

	)

6024 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000)

	)

6027 
	#RCC_SSCGR_MODPER
 ((
ut32_t
)0x00001FFF)

	)

6028 
	#RCC_SSCGR_INCSTEP
 ((
ut32_t
)0x0FFFE000)

	)

6029 
	#RCC_SSCGR_SPREADSEL
 ((
ut32_t
)0x40000000)

	)

6030 
	#RCC_SSCGR_SSCGEN
 ((
ut32_t
)0x80000000)

	)

6033 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

6034 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

6042 
	#RNG_CR_RNGEN
 ((
ut32_t
)0x00000004)

	)

6043 
	#RNG_CR_IE
 ((
ut32_t
)0x00000008)

	)

6046 
	#RNG_SR_DRDY
 ((
ut32_t
)0x00000001)

	)

6047 
	#RNG_SR_CECS
 ((
ut32_t
)0x00000002)

	)

6048 
	#RNG_SR_SECS
 ((
ut32_t
)0x00000004)

	)

6049 
	#RNG_SR_CEIS
 ((
ut32_t
)0x00000020)

	)

6050 
	#RNG_SR_SEIS
 ((
ut32_t
)0x00000040)

	)

6058 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

6059 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

6060 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

6061 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

6062 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

6063 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

6064 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

6065 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

6066 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

6067 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

6068 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

6069 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

6070 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

6071 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

6072 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

6073 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

6074 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

6075 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

6076 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

6077 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

6078 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

6079 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

6080 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

6081 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

6082 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

6083 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

6084 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

6087 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

6088 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

6089 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

6090 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

6091 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

6092 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

6093 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

6094 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

6095 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

6096 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

6097 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

6098 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

6099 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

6100 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

6101 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

6102 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

6103 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

6104 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

6105 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

6106 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

6107 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

6108 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

6109 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

6110 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

6111 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

6112 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

6113 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

6114 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

6117 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

6118 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

6119 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

6120 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

6121 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

6122 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

6123 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

6124 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

6125 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

6126 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

6127 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

6128 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

6129 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

6130 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

6131 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

6132 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

6133 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

6134 
	#RTC_CR_DCE
 ((
ut32_t
)0x00000080)

	)

6135 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

6136 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

6137 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

6138 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

6139 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

6140 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

6141 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

6142 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

6145 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

6146 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

6147 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

6148 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

6149 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

6150 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

6151 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

6152 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

6153 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

6154 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

6155 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

6156 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

6157 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

6158 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

6159 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

6162 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

6163 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00001FFF)

	)

6166 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

6169 
	#RTC_CALIBR_DCS
 ((
ut32_t
)0x00000080)

	)

6170 
	#RTC_CALIBR_DC
 ((
ut32_t
)0x0000001F)

	)

6173 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

6174 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

6175 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

6176 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

6177 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

6178 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

6179 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

6180 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

6181 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

6182 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

6183 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

6184 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

6185 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

6186 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

6187 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

6188 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

6189 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

6190 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

6191 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

6192 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

6193 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

6194 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

6195 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

6196 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

6197 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

6198 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

6199 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

6200 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

6201 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

6202 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

6203 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

6204 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

6205 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

6206 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

6207 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

6208 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

6209 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

6210 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

6211 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

6212 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

6215 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

6216 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

6217 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

6218 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

6219 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

6220 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

6221 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

6222 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

6223 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

6224 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

6225 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

6226 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

6227 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

6228 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

6229 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

6230 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

6231 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

6232 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

6233 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

6234 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

6235 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

6236 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

6237 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

6238 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

6239 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

6240 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

6241 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

6242 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

6243 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

6244 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

6245 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

6246 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

6247 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

6248 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

6249 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

6250 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

6251 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

6252 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

6253 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

6254 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

6257 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

6260 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

6263 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

6264 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

6267 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

6268 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

6269 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

6270 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

6271 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

6272 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

6273 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

6274 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

6275 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

6276 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

6277 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

6278 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

6279 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

6280 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

6281 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

6282 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

6283 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

6284 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

6285 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

6286 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

6287 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

6288 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

6289 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

6290 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

6291 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

6292 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

6293 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

6296 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

6297 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

6298 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

6299 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

6300 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

6301 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

6302 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

6303 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

6304 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

6305 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

6306 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

6307 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

6308 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

6309 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

6310 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

6311 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

6312 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

6313 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

6316 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

6319 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

6320 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

6321 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

6322 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

6323 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

6324 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

6325 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

6326 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

6327 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

6328 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

6329 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

6330 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

6331 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

6334 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

6335 
	#RTC_TAFCR_TSINSEL
 ((
ut32_t
)0x00020000)

	)

6336 
	#RTC_TAFCR_TAMPINSEL
 ((
ut32_t
)0x00010000)

	)

6337 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

6338 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

6339 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

6340 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

6341 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

6342 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

6343 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

6344 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

6345 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

6346 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

6347 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

6348 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

6349 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

6350 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

6351 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

6354 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

6355 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

6356 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

6357 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

6358 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

6359 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

6362 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

6363 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

6364 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

6365 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

6366 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

6367 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

6370 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

6373 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

6376 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

6379 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

6382 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

6385 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

6388 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

6391 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

6394 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

6397 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

6400 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

6403 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

6406 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

6409 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

6412 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

6415 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

6418 
	#RTC_BKP16R
 ((
ut32_t
)0xFFFFFFFF)

	)

6421 
	#RTC_BKP17R
 ((
ut32_t
)0xFFFFFFFF)

	)

6424 
	#RTC_BKP18R
 ((
ut32_t
)0xFFFFFFFF)

	)

6427 
	#RTC_BKP19R
 ((
ut32_t
)0xFFFFFFFF)

	)

6435 
	#SDIO_POWER_PWRCTRL
 ((
ut8_t
)0x03

	)

6436 
	#SDIO_POWER_PWRCTRL_0
 ((
ut8_t
)0x01

	)

6437 
	#SDIO_POWER_PWRCTRL_1
 ((
ut8_t
)0x02

	)

6440 
	#SDIO_CLKCR_CLKDIV
 ((
ut16_t
)0x00FF

	)

6441 
	#SDIO_CLKCR_CLKEN
 ((
ut16_t
)0x0100

	)

6442 
	#SDIO_CLKCR_PWRSAV
 ((
ut16_t
)0x0200

	)

6443 
	#SDIO_CLKCR_BYPASS
 ((
ut16_t
)0x0400

	)

6445 
	#SDIO_CLKCR_WIDBUS
 ((
ut16_t
)0x1800

	)

6446 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut16_t
)0x0800

	)

6447 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut16_t
)0x1000

	)

6449 
	#SDIO_CLKCR_NEGEDGE
 ((
ut16_t
)0x2000

	)

6450 
	#SDIO_CLKCR_HWFC_EN
 ((
ut16_t
)0x4000

	)

6453 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

6456 
	#SDIO_CMD_CMDINDEX
 ((
ut16_t
)0x003F

	)

6458 
	#SDIO_CMD_WAITRESP
 ((
ut16_t
)0x00C0

	)

6459 
	#SDIO_CMD_WAITRESP_0
 ((
ut16_t
)0x0040

	)

6460 
	#SDIO_CMD_WAITRESP_1
 ((
ut16_t
)0x0080

	)

6462 
	#SDIO_CMD_WAITINT
 ((
ut16_t
)0x0100

	)

6463 
	#SDIO_CMD_WAITPEND
 ((
ut16_t
)0x0200

	)

6464 
	#SDIO_CMD_CPSMEN
 ((
ut16_t
)0x0400

	)

6465 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut16_t
)0x0800

	)

6466 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut16_t
)0x1000

	)

6467 
	#SDIO_CMD_NIEN
 ((
ut16_t
)0x2000

	)

6468 
	#SDIO_CMD_CEATACMD
 ((
ut16_t
)0x4000

	)

6471 
	#SDIO_RESPCMD_RESPCMD
 ((
ut8_t
)0x3F

	)

6474 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

6477 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

6480 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

6483 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

6486 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

6489 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

6492 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

6495 
	#SDIO_DCTRL_DTEN
 ((
ut16_t
)0x0001

	)

6496 
	#SDIO_DCTRL_DTDIR
 ((
ut16_t
)0x0002

	)

6497 
	#SDIO_DCTRL_DTMODE
 ((
ut16_t
)0x0004

	)

6498 
	#SDIO_DCTRL_DMAEN
 ((
ut16_t
)0x0008

	)

6500 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut16_t
)0x00F0

	)

6501 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut16_t
)0x0010

	)

6502 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut16_t
)0x0020

	)

6503 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut16_t
)0x0040

	)

6504 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut16_t
)0x0080

	)

6506 
	#SDIO_DCTRL_RWSTART
 ((
ut16_t
)0x0100

	)

6507 
	#SDIO_DCTRL_RWSTOP
 ((
ut16_t
)0x0200

	)

6508 
	#SDIO_DCTRL_RWMOD
 ((
ut16_t
)0x0400

	)

6509 
	#SDIO_DCTRL_SDIOEN
 ((
ut16_t
)0x0800

	)

6512 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

6515 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

6516 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

6517 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

6518 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

6519 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

6520 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

6521 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

6522 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

6523 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

6524 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

6525 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

6526 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

6527 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

6528 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

6529 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

6530 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

6531 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

6532 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

6533 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

6534 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

6535 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

6536 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

6537 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

6538 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

6541 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

6542 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

6543 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

6544 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

6545 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

6546 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

6547 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

6548 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

6549 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

6550 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

6551 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

6552 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

6553 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

6556 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

6557 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

6558 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

6559 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

6560 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

6561 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

6562 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

6563 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

6564 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

6565 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

6566 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

6567 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

6568 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

6569 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

6570 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

6571 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

6572 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

6573 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

6574 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

6575 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

6576 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

6577 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

6578 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

6579 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

6582 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

6585 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

6593 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

6594 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

6595 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

6597 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

6598 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

6599 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

6600 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

6602 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

6603 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

6604 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

6605 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

6606 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

6607 
	#SPI_CR1_DFF
 ((
ut16_t
)0x0800

	)

6608 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

6609 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

6610 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

6611 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

6614 
	#SPI_CR2_RXDMAEN
 ((
ut8_t
)0x01

	)

6615 
	#SPI_CR2_TXDMAEN
 ((
ut8_t
)0x02

	)

6616 
	#SPI_CR2_SSOE
 ((
ut8_t
)0x04

	)

6617 
	#SPI_CR2_ERRIE
 ((
ut8_t
)0x20

	)

6618 
	#SPI_CR2_RXNEIE
 ((
ut8_t
)0x40

	)

6619 
	#SPI_CR2_TXEIE
 ((
ut8_t
)0x80

	)

6622 
	#SPI_SR_RXNE
 ((
ut8_t
)0x01

	)

6623 
	#SPI_SR_TXE
 ((
ut8_t
)0x02

	)

6624 
	#SPI_SR_CHSIDE
 ((
ut8_t
)0x04

	)

6625 
	#SPI_SR_UDR
 ((
ut8_t
)0x08

	)

6626 
	#SPI_SR_CRCERR
 ((
ut8_t
)0x10

	)

6627 
	#SPI_SR_MODF
 ((
ut8_t
)0x20

	)

6628 
	#SPI_SR_OVR
 ((
ut8_t
)0x40

	)

6629 
	#SPI_SR_BSY
 ((
ut8_t
)0x80

	)

6632 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

6635 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

6638 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

6641 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

6644 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

6646 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

6647 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

6648 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

6650 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

6652 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

6653 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

6654 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

6656 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

6658 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

6659 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

6660 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

6662 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

6663 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

6666 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

6667 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

6668 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

6676 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ut32_t
)0x00000003

	)

6677 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ut32_t
)0x00000001)

	)

6678 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ut32_t
)0x00000002)

	)

6681 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

6683 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

6686 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

6687 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

6688 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

6689 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

6693 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

6694 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

6695 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

6696 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

6697 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

6698 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

6699 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ut16_t
)0x0006

	)

6700 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ut16_t
)0x0007

	)

6701 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ut16_t
)0x0008

	)

6705 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

6706 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

6707 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

6708 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

6709 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

6710 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

6711 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ut16_t
)0x0060

	)

6712 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ut16_t
)0x0070

	)

6713 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ut16_t
)0x0080

	)

6717 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

6718 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

6719 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

6720 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

6721 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

6722 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

6723 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ut16_t
)0x0600

	)

6724 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ut16_t
)0x0700

	)

6725 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ut16_t
)0x0800

	)

6729 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

6730 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

6731 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

6732 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

6733 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

6734 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

6735 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ut16_t
)0x6000

	)

6736 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ut16_t
)0x7000

	)

6737 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ut16_t
)0x8000

	)

6740 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

6741 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

6742 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

6743 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

6747 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

6748 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

6749 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

6750 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

6751 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

6752 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

6753 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ut16_t
)0x0006

	)

6754 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ut16_t
)0x0007

	)

6755 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ut16_t
)0x0008

	)

6759 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

6760 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

6761 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

6762 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

6763 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

6764 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

6765 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ut16_t
)0x0060

	)

6766 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ut16_t
)0x0070

	)

6767 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ut16_t
)0x0080

	)

6771 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

6772 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

6773 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

6774 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

6775 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

6776 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

6777 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ut16_t
)0x0600

	)

6778 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ut16_t
)0x0700

	)

6779 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ut16_t
)0x0800

	)

6783 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

6784 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

6785 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

6786 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

6787 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

6788 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

6789 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ut16_t
)0x6000

	)

6790 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ut16_t
)0x7000

	)

6791 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ut16_t
)0x8000

	)

6794 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

6795 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

6796 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

6797 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

6802 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

6803 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

6804 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

6805 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

6806 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

6807 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

6808 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ut16_t
)0x0006

	)

6809 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ut16_t
)0x0007

	)

6810 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ut16_t
)0x0008

	)

6814 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

6815 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

6816 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

6817 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

6818 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

6819 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

6820 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ut16_t
)0x0060

	)

6821 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ut16_t
)0x0070

	)

6822 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ut16_t
)0x0080

	)

6826 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

6827 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

6828 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

6829 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

6830 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

6831 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

6832 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ut16_t
)0x0600

	)

6833 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ut16_t
)0x0700

	)

6834 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ut16_t
)0x0800

	)

6838 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

6839 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

6840 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

6841 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

6842 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

6843 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

6844 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ut16_t
)0x6000

	)

6845 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ut16_t
)0x7000

	)

6846 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ut16_t
)0x8000

	)

6849 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

6850 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

6851 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

6852 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

6856 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

6857 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

6858 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

6859 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

6860 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

6861 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

6862 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ut16_t
)0x0006

	)

6863 
	#SYSCFG_EXTICR3_EXTI12_PH
 ((
ut16_t
)0x0007

	)

6867 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

6868 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

6869 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

6870 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

6871 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

6872 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

6873 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ut16_t
)0x0060

	)

6874 
	#SYSCFG_EXTICR3_EXTI13_PH
 ((
ut16_t
)0x0070

	)

6878 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

6879 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

6880 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

6881 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

6882 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

6883 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

6884 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ut16_t
)0x0600

	)

6885 
	#SYSCFG_EXTICR3_EXTI14_PH
 ((
ut16_t
)0x0700

	)

6889 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

6890 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

6891 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

6892 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

6893 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

6894 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

6895 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ut16_t
)0x6000

	)

6896 
	#SYSCFG_EXTICR3_EXTI15_PH
 ((
ut16_t
)0x7000

	)

6899 
	#SYSCFG_CMPCR_CMP_PD
 ((
ut32_t
)0x00000001

	)

6900 
	#SYSCFG_CMPCR_READY
 ((
ut32_t
)0x00000100

	)

6908 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

6909 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

6910 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

6911 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

6912 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

6914 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

6915 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

6916 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

6918 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

6920 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

6921 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

6922 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

6925 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

6926 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

6927 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

6929 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

6930 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

6931 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

6932 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

6934 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

6935 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

6936 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

6937 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

6938 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

6939 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

6940 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

6941 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

6944 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

6945 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

6946 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

6947 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

6949 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

6950 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

6951 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

6952 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

6954 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

6956 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

6957 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

6958 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

6959 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

6960 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

6962 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

6963 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

6964 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

6966 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

6967 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

6970 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

6971 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

6972 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

6973 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

6974 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

6975 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

6976 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

6977 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

6978 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

6979 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

6980 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

6981 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

6982 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

6983 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

6984 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

6987 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

6988 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

6989 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

6990 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

6991 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

6992 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

6993 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

6994 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

6995 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

6996 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

6997 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

6998 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

7001 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

7002 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

7003 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

7004 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

7005 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

7006 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

7007 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

7008 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

7011 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

7012 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

7013 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

7015 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

7016 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

7018 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

7019 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

7020 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

7021 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

7023 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

7025 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

7026 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

7027 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

7029 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

7030 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

7032 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

7033 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

7034 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

7035 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

7037 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

7041 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

7042 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

7043 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

7045 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

7046 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

7047 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

7048 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

7049 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

7051 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

7052 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

7053 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

7055 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

7056 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

7057 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

7058 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

7059 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

7062 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

7063 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

7064 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

7066 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

7067 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

7069 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

7070 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

7071 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

7072 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

7074 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

7076 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

7077 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

7078 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

7080 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

7081 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

7083 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

7084 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

7085 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

7086 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

7088 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

7092 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

7093 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

7094 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

7096 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

7097 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

7098 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

7099 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

7100 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

7102 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

7103 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

7104 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

7106 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

7107 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

7108 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

7109 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

7110 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

7113 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

7114 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

7115 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

7116 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

7117 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

7118 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

7119 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

7120 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

7121 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

7122 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

7123 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

7124 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

7125 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

7126 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

7127 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

7130 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

7133 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

7136 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

7139 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

7142 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

7145 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

7148 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

7151 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

7154 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

7155 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

7156 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

7157 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

7158 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

7159 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

7160 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

7161 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

7162 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

7164 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

7165 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

7166 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

7168 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

7169 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

7170 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

7171 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

7172 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

7173 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

7176 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

7177 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

7178 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

7179 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

7180 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

7181 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

7183 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

7184 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

7185 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

7186 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

7187 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

7188 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

7191 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

7194 
	#TIM_OR_TI4_RMP
 ((
ut16_t
)0x00C0

	)

7195 
	#TIM_OR_TI4_RMP_0
 ((
ut16_t
)0x0040

	)

7196 
	#TIM_OR_TI4_RMP_1
 ((
ut16_t
)0x0080

	)

7197 
	#TIM_OR_ITR1_RMP
 ((
ut16_t
)0x0C00

	)

7198 
	#TIM_OR_ITR1_RMP_0
 ((
ut16_t
)0x0400

	)

7199 
	#TIM_OR_ITR1_RMP_1
 ((
ut16_t
)0x0800

	)

7208 
	#USART_SR_PE
 ((
ut16_t
)0x0001

	)

7209 
	#USART_SR_FE
 ((
ut16_t
)0x0002

	)

7210 
	#USART_SR_NE
 ((
ut16_t
)0x0004

	)

7211 
	#USART_SR_ORE
 ((
ut16_t
)0x0008

	)

7212 
	#USART_SR_IDLE
 ((
ut16_t
)0x0010

	)

7213 
	#USART_SR_RXNE
 ((
ut16_t
)0x0020

	)

7214 
	#USART_SR_TC
 ((
ut16_t
)0x0040

	)

7215 
	#USART_SR_TXE
 ((
ut16_t
)0x0080

	)

7216 
	#USART_SR_LBD
 ((
ut16_t
)0x0100

	)

7217 
	#USART_SR_CTS
 ((
ut16_t
)0x0200

	)

7220 
	#USART_DR_DR
 ((
ut16_t
)0x01FF

	)

7223 
	#USART_BRR_DIV_Fi
 ((
ut16_t
)0x000F

	)

7224 
	#USART_BRR_DIV_Mtis
 ((
ut16_t
)0xFFF0

	)

7227 
	#USART_CR1_SBK
 ((
ut16_t
)0x0001

	)

7228 
	#USART_CR1_RWU
 ((
ut16_t
)0x0002

	)

7229 
	#USART_CR1_RE
 ((
ut16_t
)0x0004

	)

7230 
	#USART_CR1_TE
 ((
ut16_t
)0x0008

	)

7231 
	#USART_CR1_IDLEIE
 ((
ut16_t
)0x0010

	)

7232 
	#USART_CR1_RXNEIE
 ((
ut16_t
)0x0020

	)

7233 
	#USART_CR1_TCIE
 ((
ut16_t
)0x0040

	)

7234 
	#USART_CR1_TXEIE
 ((
ut16_t
)0x0080

	)

7235 
	#USART_CR1_PEIE
 ((
ut16_t
)0x0100

	)

7236 
	#USART_CR1_PS
 ((
ut16_t
)0x0200

	)

7237 
	#USART_CR1_PCE
 ((
ut16_t
)0x0400

	)

7238 
	#USART_CR1_WAKE
 ((
ut16_t
)0x0800

	)

7239 
	#USART_CR1_M
 ((
ut16_t
)0x1000

	)

7240 
	#USART_CR1_UE
 ((
ut16_t
)0x2000

	)

7241 
	#USART_CR1_OVER8
 ((
ut16_t
)0x8000

	)

7244 
	#USART_CR2_ADD
 ((
ut16_t
)0x000F

	)

7245 
	#USART_CR2_LBDL
 ((
ut16_t
)0x0020

	)

7246 
	#USART_CR2_LBDIE
 ((
ut16_t
)0x0040

	)

7247 
	#USART_CR2_LBCL
 ((
ut16_t
)0x0100

	)

7248 
	#USART_CR2_CPHA
 ((
ut16_t
)0x0200

	)

7249 
	#USART_CR2_CPOL
 ((
ut16_t
)0x0400

	)

7250 
	#USART_CR2_CLKEN
 ((
ut16_t
)0x0800

	)

7252 
	#USART_CR2_STOP
 ((
ut16_t
)0x3000

	)

7253 
	#USART_CR2_STOP_0
 ((
ut16_t
)0x1000

	)

7254 
	#USART_CR2_STOP_1
 ((
ut16_t
)0x2000

	)

7256 
	#USART_CR2_LINEN
 ((
ut16_t
)0x4000

	)

7259 
	#USART_CR3_EIE
 ((
ut16_t
)0x0001

	)

7260 
	#USART_CR3_IREN
 ((
ut16_t
)0x0002

	)

7261 
	#USART_CR3_IRLP
 ((
ut16_t
)0x0004

	)

7262 
	#USART_CR3_HDSEL
 ((
ut16_t
)0x0008

	)

7263 
	#USART_CR3_NACK
 ((
ut16_t
)0x0010

	)

7264 
	#USART_CR3_SCEN
 ((
ut16_t
)0x0020

	)

7265 
	#USART_CR3_DMAR
 ((
ut16_t
)0x0040

	)

7266 
	#USART_CR3_DMAT
 ((
ut16_t
)0x0080

	)

7267 
	#USART_CR3_RTSE
 ((
ut16_t
)0x0100

	)

7268 
	#USART_CR3_CTSE
 ((
ut16_t
)0x0200

	)

7269 
	#USART_CR3_CTSIE
 ((
ut16_t
)0x0400

	)

7270 
	#USART_CR3_ONEBIT
 ((
ut16_t
)0x0800

	)

7273 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

7274 
	#USART_GTPR_PSC_0
 ((
ut16_t
)0x0001

	)

7275 
	#USART_GTPR_PSC_1
 ((
ut16_t
)0x0002

	)

7276 
	#USART_GTPR_PSC_2
 ((
ut16_t
)0x0004

	)

7277 
	#USART_GTPR_PSC_3
 ((
ut16_t
)0x0008

	)

7278 
	#USART_GTPR_PSC_4
 ((
ut16_t
)0x0010

	)

7279 
	#USART_GTPR_PSC_5
 ((
ut16_t
)0x0020

	)

7280 
	#USART_GTPR_PSC_6
 ((
ut16_t
)0x0040

	)

7281 
	#USART_GTPR_PSC_7
 ((
ut16_t
)0x0080

	)

7283 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

7291 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

7292 
	#WWDG_CR_T0
 ((
ut8_t
)0x01

	)

7293 
	#WWDG_CR_T1
 ((
ut8_t
)0x02

	)

7294 
	#WWDG_CR_T2
 ((
ut8_t
)0x04

	)

7295 
	#WWDG_CR_T3
 ((
ut8_t
)0x08

	)

7296 
	#WWDG_CR_T4
 ((
ut8_t
)0x10

	)

7297 
	#WWDG_CR_T5
 ((
ut8_t
)0x20

	)

7298 
	#WWDG_CR_T6
 ((
ut8_t
)0x40

	)

7300 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

7303 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

7304 
	#WWDG_CFR_W0
 ((
ut16_t
)0x0001

	)

7305 
	#WWDG_CFR_W1
 ((
ut16_t
)0x0002

	)

7306 
	#WWDG_CFR_W2
 ((
ut16_t
)0x0004

	)

7307 
	#WWDG_CFR_W3
 ((
ut16_t
)0x0008

	)

7308 
	#WWDG_CFR_W4
 ((
ut16_t
)0x0010

	)

7309 
	#WWDG_CFR_W5
 ((
ut16_t
)0x0020

	)

7310 
	#WWDG_CFR_W6
 ((
ut16_t
)0x0040

	)

7312 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

7313 
	#WWDG_CFR_WDGTB0
 ((
ut16_t
)0x0080

	)

7314 
	#WWDG_CFR_WDGTB1
 ((
ut16_t
)0x0100

	)

7316 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

7319 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

7328 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

7329 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

7332 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

7333 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

7334 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

7335 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020)

	)

7337 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0)

	)

7338 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040)

	)

7339 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080)

	)

7342 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

7343 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

7344 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

7345 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

7346 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

7347 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

7348 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

7349 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

7350 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

7351 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

7352 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

7353 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

7354 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

7355 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

7356 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

7357 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

7358 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

7360 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

7363 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

7364 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

7365 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

7366 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

7367 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

7375 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

7376 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

7377 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

7378 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

7379 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

7380 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

7381 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

7382 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

7383 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

7384 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

7385 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

7386 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

7387 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

7388 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

7389 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

7390 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

7391 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

7392 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

7393 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

7394 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

7396 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

7397 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

7398 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

7399 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

7400 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

7401 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

7402 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

7405 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

7406 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

7407 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

7408 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

7409 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

7410 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

7411 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

7412 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

7413 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

7414 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

7415 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

7416 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

7417 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

7418 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

7421 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

7424 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

7427 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

7428 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

7429 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

7430 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

7431 
	#ETH_MACMIIAR_CR_Div62
 ((
ut32_t
)0x00000004

	)

7432 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

7433 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

7434 
	#ETH_MACMIIAR_CR_Div102
 ((
ut32_t
)0x00000010

	)

7435 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

7436 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

7439 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

7442 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

7443 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

7444 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

7445 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

7446 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

7447 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

7448 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

7449 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

7450 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

7451 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

7452 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

7455 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

7456 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

7459 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

7473 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

7474 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

7475 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

7476 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

7477 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

7478 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

7479 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

7482 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

7483 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

7484 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

7485 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

7486 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

7489 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

7490 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

7493 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

7496 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

7499 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

7500 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

7501 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

7502 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

7503 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

7504 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

7505 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

7506 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

7507 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

7508 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

7511 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

7514 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

7515 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

7516 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

7517 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

7518 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

7519 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

7520 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

7521 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

7522 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

7523 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

7526 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

7529 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

7530 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

7531 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

7532 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

7533 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

7534 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

7535 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

7536 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

7537 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

7538 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

7541 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

7548 
	#ETH_MMCCR_MCFHP
 ((
ut32_t
)0x00000020

	)

7549 
	#ETH_MMCCR_MCP
 ((
ut32_t
)0x00000010

	)

7550 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

7551 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

7552 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

7553 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

7556 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

7557 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

7558 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

7561 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

7562 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

7563 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

7566 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

7567 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

7568 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

7571 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

7572 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

7573 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

7576 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

7579 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

7582 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

7585 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

7588 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

7591 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

7598 
	#ETH_PTPTSCR_TSCNT
 ((
ut32_t
)0x00030000

	)

7599 
	#ETH_PTPTSSR_TSSMRME
 ((
ut32_t
)0x00008000

	)

7600 
	#ETH_PTPTSSR_TSSEME
 ((
ut32_t
)0x00004000

	)

7601 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ut32_t
)0x00002000

	)

7602 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ut32_t
)0x00001000

	)

7603 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ut32_t
)0x00000800

	)

7604 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ut32_t
)0x00000400

	)

7605 
	#ETH_PTPTSSR_TSSSR
 ((
ut32_t
)0x00000200

	)

7606 
	#ETH_PTPTSSR_TSSARFE
 ((
ut32_t
)0x00000100

	)

7608 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

7609 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

7610 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

7611 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

7612 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

7613 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

7616 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

7619 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

7622 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

7623 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

7626 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

7629 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

7630 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

7633 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

7636 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

7639 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

7642 
	#ETH_PTPTSSR_TSTTR
 ((
ut32_t
)0x00000020

	)

7643 
	#ETH_PTPTSSR_TSSO
 ((
ut32_t
)0x00000010

	)

7650 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

7651 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

7652 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

7653 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

7654 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

7655 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

7656 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

7657 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

7658 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

7659 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

7660 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

7661 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

7662 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

7663 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

7664 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

7665 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

7666 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

7667 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

7668 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

7669 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

7670 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

7671 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

7672 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

7673 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

7674 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

7675 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

7676 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

7677 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

7678 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

7679 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

7680 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

7681 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

7682 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

7683 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

7684 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

7685 
	#ETH_DMABMR_EDE
 ((
ut32_t
)0x00000080

	)

7686 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

7687 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

7688 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

7691 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

7694 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

7697 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

7700 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

7703 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

7704 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

7705 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

7706 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

7708 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

7709 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

7710 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

7711 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

7712 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

7713 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

7714 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

7715 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

7716 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

7717 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

7718 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

7719 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

7720 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

7721 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

7722 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

7723 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

7724 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

7725 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

7726 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

7727 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

7728 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

7729 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

7730 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

7731 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

7732 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

7733 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

7734 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

7735 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

7736 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

7737 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

7738 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

7739 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

7742 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

7743 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

7744 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

7745 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

7746 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

7747 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

7748 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

7749 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

7750 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

7751 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

7752 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

7753 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

7754 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

7755 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

7756 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

7757 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

7758 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

7759 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

7760 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

7761 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

7762 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

7763 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

7764 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

7765 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

7768 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

7769 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

7770 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

7771 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

7772 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

7773 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

7774 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

7775 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

7776 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

7777 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

7778 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

7779 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

7780 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

7781 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

7782 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

7785 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

7786 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

7787 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

7788 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

7791 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

7794 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

7797 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

7800 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

7810 #ifde
USE_STDPERIPH_DRIVER


7811 
	~"m32f4xx_cf.h
"

7818 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

7820 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

7822 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

7824 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

7826 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

7828 
	#READ_REG
(
REG
((REG))

	)

7830 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

7836 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\inc\stm32f4xx_conf.h

27 #ide
__STM32F4xx_CONF_H


28 
	#__STM32F4xx_CONF_H


	)

32 
	~"m32f4xx_adc.h
"

33 
	~"m32f4xx_n.h
"

34 
	~"m32f4xx_c.h
"

35 
	~"m32f4xx_yp.h
"

36 
	~"m32f4xx_dac.h
"

37 
	~"m32f4xx_dbgmcu.h
"

38 
	~"m32f4xx_dcmi.h
"

39 
	~"m32f4xx_dma.h
"

40 
	~"m32f4xx_exti.h
"

41 
	~"m32f4xx_ash.h
"

42 
	~"m32f4xx_fsmc.h
"

43 
	~"m32f4xx_hash.h
"

44 
	~"m32f4xx_gpio.h
"

45 
	~"m32f4xx_i2c.h
"

46 
	~"m32f4xx_iwdg.h
"

47 
	~"m32f4xx_pwr.h
"

48 
	~"m32f4xx_rcc.h
"

49 
	~"m32f4xx_g.h
"

50 
	~"m32f4xx_c.h
"

51 
	~"m32f4xx_sdio.h
"

52 
	~"m32f4xx_i.h
"

53 
	~"m32f4xx_syscfg.h
"

54 
	~"m32f4xx_tim.h
"

55 
	~"m32f4xx_u.h
"

56 
	~"m32f4xx_wwdg.h
"

57 
	~"misc.h
"

73 #ifde 
USE_FULL_ASSERT


83 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

85 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

87 
	#as_m
(
ex
(()0)

	)

	@C:\work\RadioDSP_CortexM4\inc\system_stm32f4xx.h

33 #ide
__SYSTEM_STM32F4XX_H


34 
	#__SYSTEM_STM32F4XX_H


	)

36 #ifde
__lulus


53 
ut32_t
 
SyemCeClock
;

80 
SyemIn
();

81 
SyemCeClockUpde
();

86 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\src\io_routines.c

14 
	~"io_routes.h
"

25 
t32_t
 
	$putCvt
(
ut16_t
 
put
){

26  (((
t32_t
)
put
*3.2)/1024) - 1.6;

27 
	}
}

29 
ut16_t
 
	$ouutCvt
(
t32_t
 
put
){

30 ((
put
 + 1.6) *1024)/3.2;

31 
	}
}

38 
	$ADC1_CH6_DMA_Cfig
()

40 
ADC_InTyDef
 
ADC_InSuu
;

41 
ADC_CommInTyDef
 
ADC_CommInSuu
;

42 
DMA_InTyDef
 
DMA_InSuu
;

43 
GPIO_InTyDef
 
GPIO_InSuu
;

44 
NVIC_InTyDef
 
NVIC_InSuu
;

46 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_DMA2
 | 
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

47 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_ADC1
, 
ENABLE
);

50 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_6
;

51 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AN
;

52 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

53 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

55 
	`DMA_DeIn
(
DMA2_Sm0
);

57 
DMA_InSuu
.
DMA_Chl
 = 
DMA_Chl_0
;

58 
DMA_InSuu
.
DMA_PhBaAddr
 = (
ut32_t
)
ADC1_DR_Addss
;

59 
DMA_InSuu
.
DMA_Memy0BaAddr
 = (
ut32_t
)&
ADC_CvdVue
[0][0];

60 
DMA_InSuu
.
DMA_DIR
 = 
DMA_DIR_PhToMemy
;

61 
DMA_InSuu
.
DMA_BufrSize
 = 
BLOCK_SIZE
;

62 
DMA_InSuu
.
DMA_PhInc
 = 
DMA_PhInc_Dib
;

63 
DMA_InSuu
.
DMA_MemyInc
 = 
DMA_MemyInc_Eb
;

64 
DMA_InSuu
.
DMA_PhDaSize
 = 
DMA_PhDaSize_HfWd
;

65 
DMA_InSuu
.
DMA_MemyDaSize
 = 
DMA_MemyDaSize_HfWd
;

66 
DMA_InSuu
.
DMA_Mode
 = 
DMA_Mode_Ccur
;

67 
DMA_InSuu
.
DMA_Priܙy
 = 
DMA_Priܙy_High
;

68 
DMA_InSuu
.
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

69 
DMA_InSuu
.
DMA_FIFOThshd
 = 
DMA_FIFOThshd_HfFu
;

70 
DMA_InSuu
.
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

71 
DMA_InSuu
.
DMA_PhBur
 = 
DMA_PhBur_Sg
;

72 
	`DMA_DoubBufrModeCfig
(
DMA2_Sm0
,(
ut32_t
)&
ADC_CvdVue
[1][0],
DMA_Memy_1
);

73 
	`DMA_DoubBufrModeCmd
(
DMA2_Sm0
,
ENABLE
);

74 
	`DMA_In
(
DMA2_Sm0
, &
DMA_InSuu
);

76 
	`DMA_ITCfig
(
DMA2_Sm0
, 
DMA_IT_TC
, 
ENABLE
);

78 
	`DMA_Cmd
(
DMA2_Sm0
, 
ENABLE
);

81 
ADC_CommInSuu
.
ADC_Mode
 = 
ADC_Mode_Inddt
;

82 
ADC_CommInSuu
.
ADC_Psr
 = 
ADC_Psr_Div2
;

83 
ADC_CommInSuu
.
ADC_DMAAcssMode
 = 
ADC_DMAAcssMode_Dibd
;

84 
ADC_CommInSuu
.
ADC_TwoSamgDay
 = 
ADC_TwoSamgDay_5Cyes
;

86 
	`ADC_CommIn
(&
ADC_CommInSuu
);

89 
ADC_InSuu
.
ADC_Resuti
 = 
ADC_Resuti_12b
;

90 
ADC_InSuu
.
ADC_SnCvMode
 = 
DISABLE
;

91 
ADC_InSuu
.
ADC_CtuousCvMode
 = 
DISABLE
;

92 
ADC_InSuu
.
ADC_ExTrigCvEdge
 = 
ADC_ExTrigCvEdge_Risg
;

94 
ADC_InSuu
.
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T2_TRGO
;

97 
ADC_InSuu
.
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

100 
ADC_InSuu
.
ADC_NbrOfCvsi
 = 1;

103 
	`ADC_In
(
ADC1
, &
ADC_InSuu
);

106 
	`ADC_RegurChlCfig
(
ADC1
, 
ADC_Chl_6
, 1, 
ADC_SameTime_3Cyes
);

109 
	`ADC_DMARequeALaTnsrCmd
(
ADC1
, 
ENABLE
);

112 
	`ADC_DMACmd
(
ADC1
, 
ENABLE
);

115 
	`ADC_Cmd
(
ADC1
, 
ENABLE
);

117 
NVIC_InSuu
.
NVIC_IRQChl
 = 
DMA2_Sm0_IRQn
;

119 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

120 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 5;

121 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

122 
	`NVIC_In
(&
NVIC_InSuu
);

124 
	}
}

139 
	$TIM2_Cfig
()

141 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

144 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

146 
	`TIM_TimeBaSuIn
(&
TIM_TimeBaSuu
);

147 
TIM_TimeBaSuu
.
TIM_Piod
 = 1908;

148 
TIM_TimeBaSuu
.
TIM_Psr
 = 0;

149 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

150 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

151 
	`TIM_TimeBaIn
(
TIM2
, &
TIM_TimeBaSuu
);

154 
	`TIM_SeOuutTrigg
(
TIM2
, 
TIM_TRGOSour_Upde
);

157 
	`TIM_Cmd
(
TIM2
, 
ENABLE
);

158 
	}
}

165 
	$DAC1_Cfig
()

167 
GPIO_InTyDef
 
GPIO_InSuu
;

168 
DAC_InTyDef
 
DAC_InSuu
;

169 
DMA_InTyDef
 
DMA_InSuu
;

172 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

175 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

176 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_DMA1
, 
ENABLE
);

179 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_4
;

180 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AN
;

181 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

182 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

185 
DAC_InSuu
.
DAC_Trigg
 = 
DAC_Trigg_T2_TRGO
;

186 
DAC_InSuu
.
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

187 
DAC_InSuu
.
DAC_LFSRUnmask_TrngAmude
 = 
DAC_TrngAmude_2047
;

189 
DAC_InSuu
.
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

191 
	`DAC_In
(
DAC_Chl_1
, &
DAC_InSuu
);

193 
	`DMA_DeIn
(
DMA1_Sm5
);

194 
DMA_InSuu
.
DMA_Chl
 = 
DMA_Chl_7
;

195 
DMA_InSuu
.
DMA_PhBaAddr
 = 
DAC_DHR12R1_ADDRESS
;

196 
DMA_InSuu
.
DMA_Memy0BaAddr
 = (
ut32_t
)&
OuutBufr
[0][0];

197 
DMA_InSuu
.
DMA_DIR
 = 
DMA_DIR_MemyToPh
;

198 
DMA_InSuu
.
DMA_BufrSize
 = 
BLOCK_SIZE
;

199 
DMA_InSuu
.
DMA_PhInc
 = 
DMA_PhInc_Dib
;

200 
DMA_InSuu
.
DMA_MemyInc
 = 
DMA_MemyInc_Eb
;

201 
DMA_InSuu
.
DMA_PhDaSize
 = 
DMA_PhDaSize_HfWd
;

202 
DMA_InSuu
.
DMA_MemyDaSize
 = 
DMA_MemyDaSize_HfWd
;

203 
DMA_InSuu
.
DMA_Mode
 = 
DMA_Mode_Ccur
;

204 
DMA_InSuu
.
DMA_Priܙy
 = 
DMA_Priܙy_High
;

205 
DMA_InSuu
.
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

206 
DMA_InSuu
.
DMA_FIFOThshd
 = 
DMA_FIFOThshd_HfFu
;

207 
DMA_InSuu
.
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

208 
DMA_InSuu
.
DMA_PhBur
 = 
DMA_PhBur_Sg
;

209 
	`DMA_DoubBufrModeCfig
(
DMA1_Sm5
,(
ut32_t
)&
OuutBufr
[1][0],
DMA_Memy_1
);

210 
	`DMA_DoubBufrModeCmd
(
DMA1_Sm5
,
ENABLE
);

211 
	`DMA_In
(
DMA1_Sm5
, &
DMA_InSuu
);

214 
	`DMA_Cmd
(
DMA1_Sm5
, 
ENABLE
);

215 
	`DAC_DMACmd
(
DAC_Chl_1
, 
ENABLE
);

216 
	`DAC_Cmd
(
DAC_Chl_1
,
ENABLE
);

218 
	}
}

	@C:\work\RadioDSP_CortexM4\src\main.c

14 
	~"m32f4xx_cf.h
"

15 
	~"io_routes.h
"

16 
	~"m_mh.h
"

17 
	~<mh.h
>

19 
	~"defes.h
"

20 
	~"tm_m32f4_day.h
"

21 
	~"tm_m32f4_disco.h
"

22 
	~"tm_m32f4_i.h
"

23 
	~"tm_m32f4_i9341.h
"

24 
	~"tm_m32f4_fts.h
"

25 
	~<dio.h
>

29 
	giCurBuffIdx
 =0;

30 
	#MAX_FILTER_BUF
 100

	)

32 
	gbufr
[
MAX_FILTER_BUF
];

38 
	#NUM_TAPS
 71

	)

39 cڡ 
t32_t
 
	gfCffs32
[
NUM_TAPS
] ={0.000004,

112 
t32_t
 
	gfSF32
[
BLOCK_SIZE
 + 
NUM_TAPS
 - 1];

114 
m_f__f32
 
	gS
,
	gS2
;

116 
	goutwk_
 = 0;

118 
	#NUM_TAPS_2
 11

	)

120 cڡ 
t32_t
 
	gfCffs32_2
[
NUM_TAPS_2
] = {

134 
t32_t
 
	gfSF32_2
[
BLOCK_SIZE
 + 
NUM_TAPS_2
 - 1];

138 
	$rFr_n_Avage
(
wk
 ,
ut16_t
 
n
)

141 
idx_max_buf
;

142 i(
n
==1
idx_max_buf
 = 8;

143 i(
n
==2
idx_max_buf
 = 16;

144 i(
n
==3
idx_max_buf
 = 24;

145 i(
n
==4
idx_max_buf
 = 32;

146 i(
n
==5
idx_max_buf
 = 48;

148 
i
;

149 
ut16_t
 
su
;

150 
out
;

152 
i
 = (
idx_max_buf
-1); i > 0; i--)

154 
bufr
[
i
] = buffer[i-1];

155 
out
+=
bufr
[
i
];

157 
bufr
[0] = 
wk
;

158 
out
+=
wk
;

160 
out
=(out/
idx_max_buf
)*1;

162  
out
;

163 
	}
}

166 
m_cf_dix4__f32
 
	gSf
,
	gSf2
;

168 
ut32_t
 
	gfSize
 = 
BLOCK_SIZE
;

173 
	#NUMTAPS
 32

	)

177 
	#MU
 0.00005f

	)

180 
t32_t
 
	glmsSF32
[
NUMTAPS
 + 
BLOCK_SIZE
];

182 
t32_t
 
	gpCffs
[
NUMTAPS
];

184 
m_lms__f32
 
	gSl
;

185 
m_f__f32
 
	gS2
;

193 
	$TIM3_Cfig
()

195 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

197 
TIM_TimeBaInTyDef
 
timInSuu
;

198 
timInSuu
.
TIM_Psr
 = 40000;

199 
timInSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

200 
timInSuu
.
TIM_Piod
 = 1000;

201 
timInSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

202 
timInSuu
.
TIM_RiCou
 = 0;

203 
	`TIM_TimeBaIn
(
TIM3
, &
timInSuu
);

204 
	`TIM_Cmd
(
TIM3
, 
ENABLE
);

206 
	}
}

210 
	$EbTimIru
()

212 
NVIC_InTyDef
 
nvicSuu
;

213 
nvicSuu
.
NVIC_IRQChl
 = 
TIM3_IRQn
;

215 
nvicSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

216 
nvicSuu
.
NVIC_IRQChlSubPriܙy
 = 7;

217 
nvicSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

218 
	`NVIC_In
(&
nvicSuu
);

220 
	`TIM_ITCfig
 (
TIM3
, 
TIM_IT_Upde
, 
ENABLE
);

221 
	}
}

224 
	$ma
()

230 
	`SyemIn
();

244 
m_us
 
us
;

245 
t32_t
 
maxVue
;

246 
us
 = 
ARM_MATH_SUCCESS
;

250 
	`m_f__f32
(&
S2
, 
NUM_TAPS_2
, (
t32_t
 *)&
fCffs32_2
[0], &
fSF32_2
[0], 
BLOCK_SIZE
);

253 
	`m_cf_dix4__f32
(&
Sf
, 
fSize
, 0, 1);

254 
	`m_cf_dix4__f32
(&
Sf2
, 
fSize
, 1, 1);

256 
	`m_lms__f32
 (&
Sl
,
NUMTAPS
,
pCffs
,
lmsSF32
,
MU
,
BLOCK_SIZE
);

258 
	`ADC1_CH6_DMA_Cfig
();

259 
	`DAC1_Cfig
();

263 
	`SyemIn
();

265 
	`TM_ILI9341_In
();

267 
	`TM_ILI9341_R٩e
(
TM_ILI9341_Ori_Lds_2
);

269 
	`TM_ILI9341_Fl
(
ILI9341_COLOR_MAGENTA
);

273 
	`TIM2_Cfig
();

275 
	`TIM3_Cfig
();

276 
	`EbTimIru
();

291 
	}
}

293 
	gi
 = 0;

295 
	$TIM3_IRQHdr
()

297 i(
	`TIM_GITStus
(
TIM3
, 
TIM_IT_Upde
!
RESET
)

299 
	`TIM_CˬITPdgB
(
TIM3
, 
TIM_IT_Upde
);

300 if(
i
%2 == 0){

302 
	`TM_ILI9341_Puts
(200, 22, "********************************", &
TM_Ft_7x10
, 
ILI9341_COLOR_BLACK
, 
ILI9341_COLOR_GREEN
);

304 
	`TM_ILI9341_Puts
(200, 22, " ********** ", &
TM_Ft_7x10
, 
ILI9341_COLOR_BLACK
, 
ILI9341_COLOR_GREEN
);

308 
i
++;

312 
	}
}

402 
ut32_t
 
	gifFg
 = 0;

403 
ut32_t
 
	gdoBRev
 = 1;

405 
t32_t
 
	gFFTBufrOut
[
BLOCK_SIZE
*2];

407 
t32_t
 
	gFFTBufrOut2
[
BLOCK_SIZE
*2];

408 
t32_t
 
	gFFTBufrDoi
[
BLOCK_SIZE
*2];

409 
t32_t
 
	gFFTBufrMag
[
BLOCK_SIZE
*2];

474 
t32_t
 
	grOuut
[
BLOCK_SIZE
];

477 
t32_t
 
	gLMSBufrOut
[
BLOCK_SIZE
];

478 
t32_t
 
	gDayBufr
[
BLOCK_SIZE
];

479 
t32_t
 
	gga
 =8;

482 
	$DMA2_Sm0_IRQHdr
()

484 
iCurBuffIdx
=!iCurBuffIdx;

486 
	`m_q15_to_t
(&
ADC_CvdVue
[
iCurBuffIdx
][0],&
FIRBufrIn
[0],
BLOCK_SIZE
);

489 
i
 =0; i< 
BLOCK_SIZE
; i++)

491 
FIRBufrIn
[
i
] = FIRBufrIn[i]*
ga
;

494 
	`m_f_f32
(&
S2
,&
FIRBufrIn
[0],&
FIRBufrOut
[0],
BLOCK_SIZE
);

495 
	`m_lms_f32
 (&
Sl
,&
DayBufr
[0],&
FIRBufrOut
[0], &
LMSBufrOut
[0], &
rOuut
[0],
BLOCK_SIZE
);

497 
i
 =0; i< 
BLOCK_SIZE
; i++)

499 
DayBufr
[
i
] = 
FIRBufrOut
[i];

502 
	`m_t_to_q15
(&
LMSBufrOut
[0],&
OuutBufr
[
iCurBuffIdx
][0],
BLOCK_SIZE
);

503 
	`DMA_CˬFg
(
DMA2_Sm0
, 
DMA_IT_TC
);

506 
	}
}

510 
	$DMA2_Sm0_IRQHdr_FOR_FFT
()

512 
iCurBuffIdx
=!iCurBuffIdx;

513 
idx_max_buf
 = 
BLOCK_SIZE
;

514 
i
;

515 
t32_t
 
out
;

517 
	`m_q15_to_t
(&
ADC_CvdVue
[
iCurBuffIdx
][0],&
FIRBufrIn
[0],
BLOCK_SIZE
);

520 
j
 =0;

521 
i
 =0; i< 
idx_max_buf
; i++)

524 
FFTBufrOut
[
j
] = 
FIRBufrIn
[
i
];

525 
j
++;

526 
FFTBufrOut
[
j
]=0;

527 
j
++;

532 
	`m_cf_dix4_f32
(&
Sf
, &
FFTBufrOut
[0]);

536 
j
 =0; j< 
idx_max_buf
*2; j++)

539 
FFTBufrDoi
[
j
] = 
FFTBufrOut
[j];

549 
	`m_cmx_mag_f32
(&
FFTBufrDoi
[0], &
FFTBufrMag
[0], 
fSize
);

552 
	`m_cf_dix4_f32
(&
Sf2
, &
FFTBufrDoi
[0]);

554 
j
 =0;

555 
i
 =0; i< 
idx_max_buf
; i++)

558 
FFTBufrOut2
[
i
] = 
FFTBufrDoi
[
j
];

559 
j
++;

560 
j
++;

568 
	`m_t_to_q15
(&
FFTBufrOut2
[0],&
OuutBufr
[
iCurBuffIdx
][0],
BLOCK_SIZE
);

574 
	`DMA_CˬFg
(
DMA2_Sm0
, 
DMA_IT_TC
);

575 
	}
}

	@C:\work\RadioDSP_CortexM4\src\startup_stm32f4xx.S

32 .
syax
 
	gunifd


33 .
ch
 
	gmv7
-
	gm


35 .
	gi
 .
	gack


36 .
	gign
 3

37 #ifde
__STACK_SIZE


38 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSck_Size
, 0x400

42 .
globl
 
	g__SckT


43 .
globl
 
__SckLim


44 
	g__SckLim
:

45 .
a
 
Sck_Size


46 .
size
 
__SckLim
, . - __StackLimit

47 
	g__SckT
:

48 .
size
 
__SckT
, . - 
	g__SckT


50 .
	gi
 .
	ghp


51 .
	gign
 3

52 #ifde
__HEAP_SIZE


53 .
equ
 
	gHp_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gHp_Size
, 0xC00

57 .
globl
 
	g__HpBa


58 .
globl
 
__HpLim


59 
	g__HpBa
:

60 .
Hp_Size


61 .
a
 
Hp_Size


62 .
dif


63 .
size
 
__HpBa
, . - __HeapBase

64 
	g__HpLim
:

65 .
size
 
__HpLim
, . - 
	g__HpLim


67 .
	gi
 .
	gi_ve


68 .
	gign
 2

69 .
globl
 
__i_ve


70 
	g__i_ve
:

71 .
__SckT


72 .
Ret_Hdr


73 .
NMI_Hdr


74 .
HdFau_Hdr


75 .
MemMage_Hdr


76 .
BusFau_Hdr


77 .
UgeFau_Hdr


82 .
SVC_Hdr


83 .
DebugM_Hdr


85 .
PdSV_Hdr


86 .
SysTick_Hdr


89 .
WWDG_IRQHdr


90 .
PVD_IRQHdr


91 .
TAMP_STAMP_IRQHdr


92 .
RTC_WKUP_IRQHdr


93 .
FLASH_IRQHdr


94 .
RCC_IRQHdr


95 .
EXTI0_IRQHdr


96 .
EXTI1_IRQHdr


97 .
EXTI2_IRQHdr


98 .
EXTI3_IRQHdr


99 .
EXTI4_IRQHdr


100 .
DMA1_Sm0_IRQHdr


101 .
DMA1_Sm1_IRQHdr


102 .
DMA1_Sm2_IRQHdr


103 .
DMA1_Sm3_IRQHdr


104 .
DMA1_Sm4_IRQHdr


105 .
DMA1_Sm5_IRQHdr


106 .
DMA1_Sm6_IRQHdr


107 .
ADC_IRQHdr


108 .
CAN1_TX_IRQHdr


109 .
CAN1_RX0_IRQHdr


110 .
CAN1_RX1_IRQHdr


111 .
CAN1_SCE_IRQHdr


112 .
EXTI9_5_IRQHdr


113 .
TIM1_BRK_TIM9_IRQHdr


114 .
TIM1_UP_TIM10_IRQHdr


115 .
TIM1_TRG_COM_TIM11_IRQHdr


116 .
TIM1_CC_IRQHdr


117 .
TIM2_IRQHdr


118 .
TIM3_IRQHdr


119 .
TIM4_IRQHdr


120 .
I2C1_EV_IRQHdr


121 .
I2C1_ER_IRQHdr


122 .
I2C2_EV_IRQHdr


123 .
I2C2_ER_IRQHdr


124 .
SPI1_IRQHdr


125 .
SPI2_IRQHdr


126 .
USART1_IRQHdr


127 .
USART2_IRQHdr


128 .
USART3_IRQHdr


129 .
EXTI15_10_IRQHdr


130 .
RTC_Arm_IRQHdr


131 .
OTG_FS_WKUP_IRQHdr


132 .
TIM8_BRK_TIM12_IRQHdr


133 .
TIM8_UP_TIM13_IRQHdr


134 .
TIM8_TRG_COM_TIM14_IRQHdr


135 .
TIM8_CC_IRQHdr


136 .
DMA1_Sm7_IRQHdr


137 .
FSMC_IRQHdr


138 .
SDIO_IRQHdr


139 .
TIM5_IRQHdr


140 .
SPI3_IRQHdr


141 .
UART4_IRQHdr


142 .
UART5_IRQHdr


143 .
TIM6_DAC_IRQHdr


144 .
TIM7_IRQHdr


145 .
DMA2_Sm0_IRQHdr


146 .
DMA2_Sm1_IRQHdr


147 .
DMA2_Sm2_IRQHdr


148 .
DMA2_Sm3_IRQHdr


149 .
DMA2_Sm4_IRQHdr


150 .
ETH_IRQHdr


151 .
ETH_WKUP_IRQHdr


152 .
CAN2_TX_IRQHdr


153 .
CAN2_RX0_IRQHdr


154 .
CAN2_RX1_IRQHdr


155 .
CAN2_SCE_IRQHdr


156 .
OTG_FS_IRQHdr


157 .
DMA2_Sm5_IRQHdr


158 .
DMA2_Sm6_IRQHdr


159 .
DMA2_Sm7_IRQHdr


160 .
USART6_IRQHdr


161 .
I2C3_EV_IRQHdr


162 .
I2C3_ER_IRQHdr


163 .
OTG_HS_EP1_OUT_IRQHdr


164 .
OTG_HS_EP1_IN_IRQHdr


165 .
OTG_HS_WKUP_IRQHdr


166 .
OTG_HS_IRQHdr


167 .
DCMI_IRQHdr


168 .
CRYP_IRQHdr


169 .
HASH_RNG_IRQHdr


170 .
FPU_IRQHdr


172 .
size
 
__i_ve
, . - 
	g__i_ve


174 .
	gxt


175 .
	gthumb


176 .
	gthumb_func


177 .
	gign
 2

178 .
globl
 
	gRet_Hdr


179 .
ty
 
	gRet_Hdr
, %
funi


180 
	gRet_Hdr
:

188 
ldr
 
r1
, =
__ext


189 
ldr
 
r2
, =
__da_t__


190 
ldr
 
r3
, =
__da_d__


196 .
ash_to_m_lo
:

197 
cmp
 
r2
, 
r3


198 

 



199 
ldt
 
	gr0
, [
r1
], #4

200 
t
 
	gr0
, [
r2
], #4

201 
	gb
 .
	gash_to_m_lo


203 
subs
 
	gr3
, 
r2


204 
	gb
 .
	gash_to_m_lo_d


205 .
	gash_to_m_lo
:

206 
subs
 
r3
, #4

207 
ldr
 
	gr0
, [
r1
, 
r3
]

208 
r
 
	gr0
, [
r2
, 
r3
]

209 
	gbgt
 .
	gash_to_m_lo


210 .
	gash_to_m_lo_d
:

213 #ide
__NO_SYSTEM_INIT


214 
ldr
 
r0
, =
SyemIn


215 
blx
 
r0


218 
ldr
 
r0
, =
_t


219 
bx
 
r0


220 .
po


221 .
size
 
Ret_Hdr
, . - 
	gRet_Hdr


226 .
	gign
 1

227 .
	gthumb_func


228 .
wk
 
	g_t


229 .
ty
 
	g_t
, %
funi


230 
	g_t
:

233 
ldr
 
r1
, = 
__bss_t__


234 
ldr
 
r2
, = 
__bss_d__


235 
movs
 
r3
, #0

236 
	gb
 .
	gfl_zo_bss


237 .
	glo_zo_bss
:

238 
r
 
r3
, [
r1
], #4

240 .
	gfl_zo_bss
:

241 
cmp
 
r1
, 
r2


242 
	gbcc
 .
lo_zo_bss


245 
bl
 
ma


246 
	gb
 .

247 .
size
 
	g_t
, . - _start

252 .
mao
 
def_q_hdr
 
	ghdr_me


253 .
	gign
 1

254 .
	gthumb_func


255 .
	gwk
 \
	ghdr_me


256 .
	gty
 \
	ghdr_me
, %
	gfuni


257 \
	ghdr_me
 :

258 
b
 .

259 .
size
 \
hdr_me
, . - \
	ghdr_me


260 .
dm


262 
def_q_hdr
 
NMI_Hdr


263 
def_q_hdr
 
HdFau_Hdr


264 
def_q_hdr
 
MemMage_Hdr


265 
def_q_hdr
 
BusFau_Hdr


266 
def_q_hdr
 
UgeFau_Hdr


267 
def_q_hdr
 
SVC_Hdr


268 
def_q_hdr
 
DebugM_Hdr


269 
def_q_hdr
 
PdSV_Hdr


270 
def_q_hdr
 
SysTick_Hdr


271 
def_q_hdr
 
Deu_Hdr


274 
def_q_hdr
 
WWDG_IRQHdr


275 
def_q_hdr
 
PVD_IRQHdr


276 
def_q_hdr
 
TAMP_STAMP_IRQHdr


277 
def_q_hdr
 
RTC_WKUP_IRQHdr


278 
def_q_hdr
 
FLASH_IRQHdr


279 
def_q_hdr
 
RCC_IRQHdr


280 
def_q_hdr
 
EXTI0_IRQHdr


281 
def_q_hdr
 
EXTI1_IRQHdr


282 
def_q_hdr
 
EXTI2_IRQHdr


283 
def_q_hdr
 
EXTI3_IRQHdr


284 
def_q_hdr
 
EXTI4_IRQHdr


285 
def_q_hdr
 
DMA1_Sm0_IRQHdr


286 
def_q_hdr
 
DMA1_Sm1_IRQHdr


287 
def_q_hdr
 
DMA1_Sm2_IRQHdr


288 
def_q_hdr
 
DMA1_Sm3_IRQHdr


289 
def_q_hdr
 
DMA1_Sm4_IRQHdr


290 
def_q_hdr
 
DMA1_Sm5_IRQHdr


291 
def_q_hdr
 
DMA1_Sm6_IRQHdr


292 
def_q_hdr
 
ADC_IRQHdr


293 
def_q_hdr
 
CAN1_TX_IRQHdr


294 
def_q_hdr
 
CAN1_RX0_IRQHdr


295 
def_q_hdr
 
CAN1_RX1_IRQHdr


296 
def_q_hdr
 
CAN1_SCE_IRQHdr


297 
def_q_hdr
 
EXTI9_5_IRQHdr


298 
def_q_hdr
 
TIM1_BRK_TIM9_IRQHdr


299 
def_q_hdr
 
TIM1_UP_TIM10_IRQHdr


300 
def_q_hdr
 
TIM1_TRG_COM_TIM11_IRQHdr


301 
def_q_hdr
 
TIM1_CC_IRQHdr


302 
def_q_hdr
 
TIM2_IRQHdr


303 
def_q_hdr
 
TIM3_IRQHdr


304 
def_q_hdr
 
TIM4_IRQHdr


305 
def_q_hdr
 
I2C1_EV_IRQHdr


306 
def_q_hdr
 
I2C1_ER_IRQHdr


307 
def_q_hdr
 
I2C2_EV_IRQHdr


308 
def_q_hdr
 
I2C2_ER_IRQHdr


309 
def_q_hdr
 
SPI1_IRQHdr


310 
def_q_hdr
 
SPI2_IRQHdr


311 
def_q_hdr
 
USART1_IRQHdr


312 
def_q_hdr
 
USART2_IRQHdr


313 
def_q_hdr
 
USART3_IRQHdr


314 
def_q_hdr
 
EXTI15_10_IRQHdr


315 
def_q_hdr
 
RTC_Arm_IRQHdr


316 
def_q_hdr
 
OTG_FS_WKUP_IRQHdr


317 
def_q_hdr
 
TIM8_BRK_TIM12_IRQHdr


318 
def_q_hdr
 
TIM8_UP_TIM13_IRQHdr


319 
def_q_hdr
 
TIM8_TRG_COM_TIM14_IRQHdr


320 
def_q_hdr
 
TIM8_CC_IRQHdr


321 
def_q_hdr
 
DMA1_Sm7_IRQHdr


322 
def_q_hdr
 
FSMC_IRQHdr


323 
def_q_hdr
 
SDIO_IRQHdr


324 
def_q_hdr
 
TIM5_IRQHdr


325 
def_q_hdr
 
SPI3_IRQHdr


326 
def_q_hdr
 
UART4_IRQHdr


327 
def_q_hdr
 
UART5_IRQHdr


328 
def_q_hdr
 
TIM6_DAC_IRQHdr


329 
def_q_hdr
 
TIM7_IRQHdr


330 
def_q_hdr
 
DMA2_Sm0_IRQHdr


331 
def_q_hdr
 
DMA2_Sm1_IRQHdr


332 
def_q_hdr
 
DMA2_Sm2_IRQHdr


333 
def_q_hdr
 
DMA2_Sm3_IRQHdr


334 
def_q_hdr
 
DMA2_Sm4_IRQHdr


335 
def_q_hdr
 
ETH_IRQHdr


336 
def_q_hdr
 
ETH_WKUP_IRQHdr


337 
def_q_hdr
 
CAN2_TX_IRQHdr


338 
def_q_hdr
 
CAN2_RX0_IRQHdr


339 
def_q_hdr
 
CAN2_RX1_IRQHdr


340 
def_q_hdr
 
CAN2_SCE_IRQHdr


341 
def_q_hdr
 
OTG_FS_IRQHdr


342 
def_q_hdr
 
DMA2_Sm5_IRQHdr


343 
def_q_hdr
 
DMA2_Sm6_IRQHdr


344 
def_q_hdr
 
DMA2_Sm7_IRQHdr


345 
def_q_hdr
 
USART6_IRQHdr


346 
def_q_hdr
 
I2C3_EV_IRQHdr


347 
def_q_hdr
 
I2C3_ER_IRQHdr


348 
def_q_hdr
 
OTG_HS_EP1_OUT_IRQHdr


349 
def_q_hdr
 
OTG_HS_EP1_IN_IRQHdr


350 
def_q_hdr
 
OTG_HS_WKUP_IRQHdr


351 
def_q_hdr
 
OTG_HS_IRQHdr


352 
def_q_hdr
 
DCMI_IRQHdr


353 
def_q_hdr
 
CRYP_IRQHdr


354 
def_q_hdr
 
HASH_RNG_IRQHdr


355 
def_q_hdr
 
	gFPU_IRQHdr


357 .
	gd


	@C:\work\RadioDSP_CortexM4\src\system_stm32f4xx.c

123 
	~"m32f4xx.h
"

150 
	#VECT_TAB_OFFSET
 0x00

	)

156 
	#PLL_M
 25

	)

157 
	#PLL_N
 336

	)

160 
	#PLL_P
 2

	)

163 
	#PLL_Q
 7

	)

183 
ut32_t
 
	gSyemCeClock
 = 168000000;

185 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

195 
SSysClock
();

196 #i
defed
 (
DATA_IN_ExtSRAM
|| defed (
DATA_IN_ExtSDRAM
)

197 
SyemIn_ExtMemC
();

215 
	$SyemIn
()

218 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

219 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

223 
RCC
->
CR
 |(
ut32_t
)0x00000001;

226 
RCC
->
CFGR
 = 0x00000000;

229 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

232 
RCC
->
PLLCFGR
 = 0x24003010;

235 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

238 
RCC
->
CIR
 = 0x00000000;

240 #i
	`defed
 (
DATA_IN_ExtSRAM
|| defed (
DATA_IN_ExtSDRAM
)

241 
	`SyemIn_ExtMemC
();

246 
	`SSysClock
();

249 #ifde
VECT_TAB_SRAM


250 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

252 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

254 
	}
}

292 
	$SyemCeClockUpde
()

294 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

297 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

299 
tmp
)

302 
SyemCeClock
 = 
HSI_VALUE
;

305 
SyemCeClock
 = 
HSE_VALUE
;

312 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

313 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

315 i(
lsour
 != 0)

318 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

323 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

326 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

327 
SyemCeClock
 = 
lvco
/

;

330 
SyemCeClock
 = 
HSI_VALUE
;

335 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

337 
SyemCeClock
 >>
tmp
;

338 
	}
}

348 
	$SSysClock
()

353 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

356 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

361 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

362 
SUpCou
++;

363 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

365 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

367 
HSEStus
 = (
ut32_t
)0x01;

371 
HSEStus
 = (
ut32_t
)0x00;

374 i(
HSEStus
 =(
ut32_t
)0x01)

377 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

378 
PWR
->
CR
 |
PWR_CR_VOS
;

381 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

384 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

387 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

390 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

391 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

394 
RCC
->
CR
 |
RCC_CR_PLLON
;

397 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

402 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

405 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

406 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

409 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

418 
	}
}

426 #ifde
DATA_IN_ExtSRAM


435 
	$SyemIn_ExtMemC
()

458 
RCC
->
AHB1ENR
 |= 0x00000078;

461 
GPIOD
->
AFR
[0] = 0x00cc00cc;

462 
GPIOD
->
AFR
[1] = 0xcccccccc;

464 
GPIOD
->
MODER
 = 0xaaaa0a0a;

466 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

468 
GPIOD
->
OTYPER
 = 0x00000000;

470 
GPIOD
->
PUPDR
 = 0x00000000;

473 
GPIOE
->
AFR
[0] = 0xcccccccc;

474 
GPIOE
->
AFR
[1] = 0xcccccccc;

476 
GPIOE
->
MODER
 = 0xaaaaaaaa;

478 
GPIOE
->
OSPEEDR
 = 0xffffffff;

480 
GPIOE
->
OTYPER
 = 0x00000000;

482 
GPIOE
->
PUPDR
 = 0x00000000;

485 
GPIOF
->
AFR
[0] = 0x00cccccc;

486 
GPIOF
->
AFR
[1] = 0xcccc0000;

488 
GPIOF
->
MODER
 = 0xaa000aaa;

490 
GPIOF
->
OSPEEDR
 = 0xff000fff;

492 
GPIOF
->
OTYPER
 = 0x00000000;

494 
GPIOF
->
PUPDR
 = 0x00000000;

497 
GPIOG
->
AFR
[0] = 0x00cccccc;

498 
GPIOG
->
AFR
[1] = 0x000000c0;

500 
GPIOG
->
MODER
 = 0x00080aaa;

502 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

504 
GPIOG
->
OTYPER
 = 0x00000000;

506 
GPIOG
->
PUPDR
 = 0x00000000;

510 
RCC
->
AHB3ENR
 |= 0x00000001;

513 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

514 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

515 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

545 
	}
}

548 #ifde
DATA_IN_ExtSDRAM


557 
	$SyemIn_ExtMemC
()

559 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

560 
ut32_t
 
dex
;

564 
RCC
->
AHB1ENR
 |= 0x000001FC;

567 
GPIOC
->
AFR
[0] = 0x0000000c;

568 
GPIOC
->
AFR
[1] = 0x00007700;

570 
GPIOC
->
MODER
 = 0x00a00002;

572 
GPIOC
->
OSPEEDR
 = 0x00a00002;

574 
GPIOC
->
OTYPER
 = 0x00000000;

576 
GPIOC
->
PUPDR
 = 0x00500000;

579 
GPIOD
->
AFR
[0] = 0x000000CC;

580 
GPIOD
->
AFR
[1] = 0xCC000CCC;

582 
GPIOD
->
MODER
 = 0xA02A000A;

584 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

586 
GPIOD
->
OTYPER
 = 0x00000000;

588 
GPIOD
->
PUPDR
 = 0x00000000;

591 
GPIOE
->
AFR
[0] = 0xC00000CC;

592 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

594 
GPIOE
->
MODER
 = 0xAAAA800A;

596 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

598 
GPIOE
->
OTYPER
 = 0x00000000;

600 
GPIOE
->
PUPDR
 = 0x00000000;

603 
GPIOF
->
AFR
[0] = 0xcccccccc;

604 
GPIOF
->
AFR
[1] = 0xcccccccc;

606 
GPIOF
->
MODER
 = 0xAA800AAA;

608 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

610 
GPIOF
->
OTYPER
 = 0x00000000;

612 
GPIOF
->
PUPDR
 = 0x00000000;

615 
GPIOG
->
AFR
[0] = 0xcccccccc;

616 
GPIOG
->
AFR
[1] = 0xcccccccc;

618 
GPIOG
->
MODER
 = 0xaaaaaaaa;

620 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

622 
GPIOG
->
OTYPER
 = 0x00000000;

624 
GPIOG
->
PUPDR
 = 0x00000000;

627 
GPIOH
->
AFR
[0] = 0x00C0CC00;

628 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

630 
GPIOH
->
MODER
 = 0xAAAA08A0;

632 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

634 
GPIOH
->
OTYPER
 = 0x00000000;

636 
GPIOH
->
PUPDR
 = 0x00000000;

639 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

640 
GPIOI
->
AFR
[1] = 0x00000CC0;

642 
GPIOI
->
MODER
 = 0x0028AAAA;

644 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

646 
GPIOI
->
OTYPER
 = 0x00000000;

648 
GPIOI
->
PUPDR
 = 0x00000000;

652 
RCC
->
AHB3ENR
 |= 0x00000001;

655 
FMC_Bk5_6
->
SDCR
[0] = 0x000029D0;

656 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

660 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

661 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

662 (
tmeg
 !0& (
timeout
-- > 0))

664 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

668 
dex
 = 0; index<1000; index++);

671 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

672 
timeout
 = 0xFFFF;

673 (
tmeg
 !0& (
timeout
-- > 0))

675 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

679 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

680 
timeout
 = 0xFFFF;

681 (
tmeg
 !0& (
timeout
-- > 0))

683 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

687 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

688 
timeout
 = 0xFFFF;

689 (
tmeg
 !0& (
timeout
-- > 0))

691 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

695 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

696 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

699 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

700 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

726 
	}
}

	@C:\work\RadioDSP_CortexM4\src\tm_spi\attributes.h

31 #ide
TM_ATTRIBUTES_H


32 
	#TM_ATTRIBUTES_H


	)

35 #i
defed
 (
__GNUC__
)

36 #ide
__wk


37 
	#__wk
 
	`__ibu__
((
wk
))

	)

39 #ide
__cked


40 
	#__cked
 
	`__ibu__
((
__cked__
))

	)

	@C:\work\RadioDSP_CortexM4\src\tm_spi\defines.h

42 #ide
TM_DEFINES_H


43 
	#TM_DEFINES_H


	)

45 
	#STM32F407VG


	)

50 
	#ILI9341_SPI
 
SPI3


51 
	#ILI9341_SPI_PINS
 
TM_SPI_PsPack_1


	)

57 
	#ILI9341_CS_PORT
 
GPIOC


	)

58 
	#ILI9341_CS_PIN
 
GPIO_PIN_12


	)

60 
	#ILI9341_WRX_PORT
 
GPIOD


	)

61 
	#ILI9341_WRX_PIN
 
GPIO_PIN_5


	)

63 
	#ILI9341_RST_PORT
 
GPIOD


	)

64 
	#ILI9341_RST_PIN
 
GPIO_PIN_4


	)

67 
	#TM_SPI3_PRESCALER
 
SPI_BaudRePsr_32


	)

	@C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_delay.c

19 
	~"tm_m32f4_day.h
"

21 
__IO
 
ut32_t
 
	gTM_TimgDay
 = 0;

22 
__IO
 
ut32_t
 
	gTM_Time
 = 0;

23 
__IO
 
ut32_t
 
	gTM_Time2
 = 0;

24 
ut8_t
 
	gTM_DELAY_Inlized
 = 0;

25 vީ
ut32_t
 
	gmu
;

27 #i
defed
(
TM_DELAY_TIM
)

28 
TM_DELAY_INT_InTIM
();

31 #i
defed
(
TM_DELAY_TIM
)

32 
	$TM_DELAY_TIM_IRQ_HANDLER
() {

33 
	`TIM_CˬITPdgB
(
TM_DELAY_TIM
, 
TIM_IT_Upde
);

34 #i
	`defed
(
KEIL_IDE
)

35 
	$TimgDay_Deemt
() {

37 
	$SysTick_Hdr
() {

39 
TM_Time
++;

40 i(
TM_Time2
 != 0x00) {

41 
TM_Time2
--;

45 
	`TM_DELAY_1msHdr
();

46 
	}
}

48 
	$TM_DELAY_In
() {

50 i(
TM_DELAY_Inlized
) {

55 
	`RCC_HSECfig
(
RCC_HSE_ON
);

58 !
	`RCC_WaFHSESUp
());

60 #i
	`defed
(
TM_DELAY_TIM
)

61 
	`TM_DELAY_INT_InTIM
();

64 i(
	`SysTick_Cfig
(
SyemCeClock
 / 1000)) {

69 #ifde
__GNUC__


71 
mu
 = 
SyemCeClock
 / 7000000;

74 
mu
 = 
SyemCeClock
 / 3000000;

79 
TM_DELAY_Inlized
 = 1;

80 
	}
}

82 
	$TM_DELAY_EbDayTim
() {

84 i(!
TM_DELAY_Inlized
) {

88 #i
	`defed
(
TM_DELAY_TIM
)

90 
	`TIM_Cmd
(
TM_DELAY_TIM
, 
ENABLE
);

93 
SysTick
->
CTRL
 |
SysTick_CTRL_TICKINT_Msk
;

95 
	}
}

97 
	$TM_DELAY_DibDayTim
() {

98 #i
	`defed
(
TM_DELAY_TIM
)

100 
	`TIM_Cmd
(
TM_DELAY_TIM
, 
DISABLE
);

103 
SysTick
->
CTRL
 &~
SysTick_CTRL_TICKINT_Msk
;

105 
	}
}

108 #i
defed
(
TM_DELAY_TIM
)

109 
	$TM_DELAY_INT_InTIM
() {

110 
TIM_TimeBaInTyDef
 
TIM_TimeBaSu
;

111 
NVIC_InTyDef
 
NVIC_InSu
;

112 
TM_TIMER_PROPERTIES_t
 
TIM_Da
;

115 
	`TM_TIMER_PROPERTIES_GTimPrݔts
(
TM_DELAY_TIM
, &
TIM_Da
);

118 
	`TM_TIMER_PROPERTIES_GeDaFWkgFqucy
(&
TIM_Da
, 1000000);

121 
	`TM_TIMER_PROPERTIES_EbClock
(
TM_DELAY_TIM
);

124 
TIM_TimeBaSu
.
TIM_ClockDivisi
 = 0;

125 
TIM_TimeBaSu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

126 
TIM_TimeBaSu
.
TIM_Piod
 = 999;

127 
TIM_TimeBaSu
.
TIM_Psr
 = 
SyemCeClock
 / (1000000 * (SyemCeClock / 
TIM_Da
.
TimFqucy
)) - 1;

128 
TIM_TimeBaSu
.
TIM_RiCou
 = 0;

131 
	`TIM_TimeBaIn
(
TM_DELAY_TIM
, &
TIM_TimeBaSu
);

134 
	`TIM_ITCfig
(
TM_DELAY_TIM
, 
TIM_IT_Upde
, 
ENABLE
);

137 
NVIC_InSu
.
NVIC_IRQChl
 = 
TM_DELAY_TIM_IRQ
;

138 
NVIC_InSu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

139 
NVIC_InSu
.
NVIC_IRQChlPemiPriܙy
 = 0;

140 
NVIC_InSu
.
NVIC_IRQChlSubPriܙy
 = 0;

142 
	`NVIC_In
(&
NVIC_InSu
);

145 
	`TIM_Cmd
(
TM_DELAY_TIM
, 
ENABLE
);

146 
	}
}

	@C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_delay.h

89 #ide
TM_DELAY_H


90 
	#TM_DELAY_H
 210

	)

104 
	~"m32f4xx.h
"

105 
	~"m32f4xx_rcc.h
"

106 
	~"defes.h
"

107 
	~"ibus.h
"

109 #i
defed
(
TM_DELAY_TIM
)

110 
	~"misc.h
"

111 
	~"m32f4xx_tim.h
"

112 
	~"tm_m32f4_tim_ݔts.h
"

119 
__IO
 
ut32_t
 
TM_Time
;

120 
__IO
 
ut32_t
 
TM_Time2
;

121 
__IO
 
ut32_t
 
mu
;

185 
TM_DELAY_In
();

192 
	#TM_DELAY_Time
((
TM_Time
)

	)

201 
	#TM_DELAY_STime
(
time
(
TM_Time
 = (time))

	)

209 
TM_DELAY_EbDayTim
();

216 
TM_DELAY_DibDayTim
();

225 
	#TM_DELAY_Time2
((
TM_Time2
)

	)

236 
	#TM_DELAY_STime2
(
time
(
TM_Time2
 = (time))

	)

243 
__wk
 
TM_DELAY_1msHdr
();

	@C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_disco.c

19 
	~"tm_m32f4_disco.h
"

22 vީ
ut8_t
 
	gTM_INT_DISCO_BuPsd
 = 0;

24 
	$TM_DISCO_LedIn
() {

26 
	`TM_GPIO_In
(
TM_DISCO_LED_PORT
, 
LED_ALL
, 
TM_GPIO_Mode_OUT
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
);

27 
	}
}

29 
	$TM_DISCO_BuIn
() {

31 
	`TM_GPIO_In
(
TM_DISCO_BUTTON_PORT
, 
TM_DISCO_BUTTON_PIN
, 
TM_GPIO_Mode_IN
, 
TM_GPIO_OTy_PP
, 
TM_DISCO_BUTTON_PULL
, 
TM_GPIO_Sed_Low
);

32 
	}
}

34 
ut8_t
 
	$TM_DISCO_BuOnPsd
() {

36 i(
	`TM_DISCO_BuPsd
()) {

37 i(!
TM_INT_DISCO_BuPsd
) {

39 
TM_INT_DISCO_BuPsd
 = 1;

46 
TM_INT_DISCO_BuPsd
 = 0;

51 
	}
}

53 
ut8_t
 
	$TM_DISCO_BuOnRd
() {

55 i(!
	`TM_DISCO_BuPsd
()) {

56 i(
TM_INT_DISCO_BuPsd
) {

58 
TM_INT_DISCO_BuPsd
 = 0;

65 
TM_INT_DISCO_BuPsd
 = 1;

70 
	}
}

	@C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_disco.h

118 #ide
TM_DISCO_H


119 
	#TM_DISCO_H
 1100

	)

130 
	~"m32f4xx.h
"

131 
	~"defes.h
"

132 
	~"tm_m32f4_gpio.h
"

136 #i
defed
(
STM32F429_439xx
|| defed(
STM32F429ZI
)

138 #ide
TM_DISCO_STM32F429_DISCOVERY


139 
	#TM_DISCO_STM32F429_DISCOVERY


	)

141 #i
defed
(
STM32F407VG
|| defed(
STM32F401VC
)

143 #ide
TM_DISCO_STM32F4_DISCOVERY


144 
	#TM_DISCO_STM32F4_DISCOVERY


	)

146 #i
defed
 (
STM32F401xx
|| defed(
STM32F401RE
|| defed(
STM32F401RB
)

148 #ide
TM_DISCO_NUCLEO_F401


149 
	#TM_DISCO_NUCLEO_F401


	)

151 #i
defed
 (
STM32F411xx
|| defed(
STM32F411RE
|| defed(
STM32F411RB
)

153 #ide
TM_DISCO_NUCLEO_F411


154 
	#TM_DISCO_NUCLEO_F411


	)

162 #i
defed
(
TM_DISCO_STM32F429_DISCOVERY
)

163 
	#LED_GREEN
 
GPIO_PIN_13


	)

164 
	#LED_RED
 
GPIO_PIN_14


	)

165 
	#LED_ORANGE
 0

	)

166 
	#LED_BLUE
 0

	)

167 
	#LED_ALL
 
LED_GREEN
 | 
LED_RED


	)

169 
	#TM_DISCO_LED_PORT
 
GPIOG


	)

170 
	#TM_DISCO_LED_PINS
 
LED_GREEN
 | 
LED_RED


	)

172 
	#TM_DISCO_BUTTON_PORT
 
GPIOA


	)

173 
	#TM_DISCO_BUTTON_PIN
 
GPIO_PIN_0


	)

174 
	#TM_DISCO_BUTTON_PRESSED
 1

	)

175 
	#TM_DISCO_BUTTON_PULL
 
TM_GPIO_PuPd_DOWN


	)

177 #i
defed
(
TM_DISCO_STM32F4_DISCOVERY
|| defed(
TM_DISCO_STM32F401_DISCOVERY
|| defed(
TM_DISCO_STM32F411_DISCOVERY
)

178 
	#LED_GREEN
 
GPIO_PIN_12


	)

179 
	#LED_ORANGE
 
GPIO_PIN_13


	)

180 
	#LED_RED
 
GPIO_PIN_14


	)

181 
	#LED_BLUE
 
GPIO_PIN_15


	)

182 
	#LED_ALL
 
LED_GREEN
 | 
LED_RED
 | 
LED_ORANGE
 | 
LED_BLUE


	)

184 
	#TM_DISCO_LED_PORT
 
GPIOD


	)

185 
	#TM_DISCO_LED_PINS
 
LED_GREEN
 | 
LED_RED
 | 
LED_ORANGE
 | 
LED_BLUE


	)

187 
	#TM_DISCO_BUTTON_PORT
 
GPIOA


	)

188 
	#TM_DISCO_BUTTON_PIN
 
GPIO_PIN_0


	)

189 
	#TM_DISCO_BUTTON_PRESSED
 1

	)

190 
	#TM_DISCO_BUTTON_PULL
 
TM_GPIO_PuPd_DOWN


	)

192 #i
defed
(
TM_DISCO_NUCLEO_F401
|| defed(
TM_DISCO_NUCLEO_F411
)

193 
	#LED_GREEN
 
GPIO_P_5


	)

194 
	#LED_RED
 0

	)

195 
	#LED_ORANGE
 0

	)

196 
	#LED_BLUE
 0

	)

197 
	#LED_ALL
 
LED_GREEN


	)

199 
	#TM_DISCO_LED_PORT
 
GPIOA


	)

200 
	#TM_DISCO_LED_PINS
 
LED_GREEN


	)

202 
	#TM_DISCO_BUTTON_PORT
 
GPIOC


	)

203 
	#TM_DISCO_BUTTON_PIN
 
GPIO_PIN_13


	)

204 
	#TM_DISCO_BUTTON_PRESSED
 0

	)

205 
	#TM_DISCO_BUTTON_PULL
 
TM_GPIO_PuPd_UP


	)

214 
TM_DISCO_LedIn
();

220 
TM_DISCO_BuIn
();

233 
	#TM_DISCO_LedOn
(
d

	`TM_GPIO_SPHigh
(
TM_DISCO_LED_PORT
, (d))

	)

246 
	#TM_DISCO_LedOff
(
d

	`TM_GPIO_SPLow
(
TM_DISCO_LED_PORT
, (d))

	)

259 
	#TM_DISCO_LedTogg
(
d

	`TM_GPIO_ToggPVue
(
TM_DISCO_LED_PORT
, (d))

	)

273 
	#TM_DISCO_LedIsOn
(
d

	`TM_GPIO_GOuutPVue
(
TM_DISCO_LED_PORT
, (d))

	)

290 
	#TM_DISCO_SLed
(
d
, 
e
((e? 
	`TM_DISCO_LedOn
ed): 
	`TM_DISCO_LedOff
ed))

	)

297 
	#TM_DISCO_BuPsd
(((
	`TM_GPIO_GIutPVue
(
TM_DISCO_BUTTON_PORT
, 
TM_DISCO_BUTTON_PIN
=0!
TM_DISCO_BUTTON_PRESSED
)

	)

306 
ut8_t
 
TM_DISCO_BuOnPsd
();

315 
ut8_t
 
TM_DISCO_BuOnRd
();

	@C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_fonts.c

19 
	~"tm_m32f4_fts.h
"

21 cڡ 
ut16_t
 
	gTM_Ft7x10
 [] = {

119 cڡ 
ut16_t
 
	gTM_Ft11x18
 [] = {

217 cڡ 
ut16_t
 
	gTM_Ft16x26
 [] = {

316 
TM_FtDef_t
 
	gTM_Ft_7x10
 = {

319 
TM_Ft7x10


322 
TM_FtDef_t
 
	gTM_Ft_11x18
 = {

325 
TM_Ft11x18


328 
TM_FtDef_t
 
	gTM_Ft_16x26
 = {

331 
TM_Ft16x26


	@C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_fonts.h

23 #ide
TM_FONTS_H


24 
	#TM_FONTS_H


	)

26 
	~"m32f4xx.h
"

27 
	~"defes.h
"

32 
ut8_t
 
	mFtWidth
;

33 
ut8_t
 
	mFtHeight
;

34 cڡ 
ut16_t
 *
	mda
;

35 } 
	tTM_FtDef_t
;

	@C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_gpio.c

19 
	~"tm_m32f4_gpio.h
"

22 
GPIO_InTyDef
 
	gGPIO_InSu
;

25 
TM_GPIO_INT_EbClock
(
GPIO_TyDef
* 
GPIOx
);

26 
TM_GPIO_INT_DibClock
(
GPIO_TyDef
* 
GPIOx
);

28 
	$TM_GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
TM_GPIO_Mode_t
 
GPIO_Mode
, 
TM_GPIO_OTy_t
 
GPIO_OTy
, 
TM_GPIO_PuPd_t
 
GPIO_PuPd
, 
TM_GPIO_Sed_t
 
GPIO_Sed
) {

30 i(
GPIO_P
 == 0x00) {

35 
	`TM_GPIO_INT_EbClock
(
GPIOx
);

38 
GPIO_InSu
.
GPIO_Mode
 = (
GPIOMode_TyDef
) GPIO_Mode;

39 
GPIO_InSu
.
GPIO_OTy
 = (
GPIOOTy_TyDef
) GPIO_OType;

40 
GPIO_InSu
.
GPIO_P
 = GPIO_Pin;

41 
GPIO_InSu
.
GPIO_PuPd
 = (
GPIOPuPd_TyDef
) GPIO_PuPd;

42 
GPIO_InSu
.
GPIO_Sed
 = (
GPIOSed_TyDef
) GPIO_Speed;

45 
	`GPIO_In
(
GPIOx
, &
GPIO_InSu
);

46 
	}
}

48 
	$TM_GPIO_InAɔǋ
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
TM_GPIO_OTy_t
 
GPIO_OTy
, 
TM_GPIO_PuPd_t
 
GPIO_PuPd
, 
TM_GPIO_Sed_t
 
GPIO_Sed
, 
ut8_t
 
Aɔǋ
) {

49 
ut32_t
 
psour
 = 0, 
ppos
, 
p
;

52 i(
GPIO_P
 == 0x00) {

57 
	`TM_GPIO_INT_EbClock
(
GPIOx
);

60 
ppos
 = 0;inpos < 0x10;inpos++) {

62 i((
GPIO_P
 & (1 << 
ppos
)) == 0) {

67 
psour
 = 0;

68 
p
 = 1 << 
ppos
;in > 1;in >>= 1) {

69 
psour
++;

73 
	`GPIO_PAFCfig
(
GPIOx
, 
psour
, 
Aɔǋ
);

77 
GPIO_InSu
.
GPIO_Mode
 = (
GPIOMode_TyDef

TM_GPIO_Mode_AF
;

78 
GPIO_InSu
.
GPIO_OTy
 = (
GPIOOTy_TyDef
) GPIO_OType;

79 
GPIO_InSu
.
GPIO_P
 = GPIO_Pin;

80 
GPIO_InSu
.
GPIO_PuPd
 = (
GPIOPuPd_TyDef
) GPIO_PuPd;

81 
GPIO_InSu
.
GPIO_Sed
 = (
GPIOSed_TyDef
) GPIO_Speed;

84 
	`GPIO_In
(
GPIOx
, &
GPIO_InSu
);

85 
	}
}

87 
	$TM_GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
) {

88 
ut8_t
 
i
;

90 
i
 = 0x00; i < 0x10; i++) {

92 i(
GPIO_P
 & (1 << 
i
)) {

94 
GPIOx
->
MODER
 |(0x03 << (2 * 
i
));

97 
	}
}

99 
	$TM_GPIO_SPAsIut
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
) {

100 
ut8_t
 
i
;

102 
i
 = 0x00; i < 0x10; i++) {

104 i(
GPIO_P
 & (1 << 
i
)) {

106 
GPIOx
->
MODER
 &~(0x03 << (2 * 
i
));

109 
	}
}

111 
	$TM_GPIO_SPAsOuut
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
) {

112 
ut8_t
 
i
;

114 
i
 = 0x00; i < 0x10; i++) {

116 i(
GPIO_P
 & (1 << 
i
)) {

118 
GPIOx
->
MODER
 = (GPIOx->MODER & ~(0x03 << (2 * 
i
))) | (0x01 << (2 * i));

121 
	}
}

123 
ut16_t
 
	$TM_GPIO_GPtSour
(
GPIO_TyDef
* 
GPIOx
) {

124 
ut8_t
 
ptsour
 = 0;

125 #ifde
GPIOA


126 i(
GPIOx
 =
GPIOA
) {

127 
ptsour
 = 0x00;

130 #ifde
GPIOB


131 i(
GPIOx
 =
GPIOB
) {

132 
ptsour
 = 0x01;

135 #ifde
GPIOC


136 i(
GPIOx
 =
GPIOC
) {

137 
ptsour
 = 0x02;

140 #ifde
GPIOD


141 i(
GPIOx
 =
GPIOD
) {

142 
ptsour
 = 0x03;

145 #ifde
GPIOE


146 i(
GPIOx
 =
GPIOE
) {

147 
ptsour
 = 0x04;

150 #ifde
GPIOF


151 i(
GPIOx
 =
GPIOF
) {

152 
ptsour
 = 0x05;

155 #ifde
GPIOG


156 i(
GPIOx
 =
GPIOG
) {

157 
ptsour
 = 0x06;

160 #ifde
GPIOH


161 i(
GPIOx
 =
GPIOH
) {

162 
ptsour
 = 0x07;

165 #ifde
GPIOI


166 i(
GPIOx
 =
GPIOI
) {

167 
ptsour
 = 0x08;

170 #ifde
GPIOJ


171 i(
GPIOx
 =
GPIOJ
) {

172 
ptsour
 = 0x09;

175 #ifde
GPIOK


176 i(
GPIOx
 =
GPIOK
) {

177 
ptsour
 = 0x0A;

182  
ptsour
;

183 
	}
}

185 
ut16_t
 
	$TM_GPIO_GPSour
(
ut16_t
 
GPIO_P
) {

186 
ut16_t
 
psour
 = 0;

189 
GPIO_P
 > 1) {

191 
psour
++;

193 
GPIO_P
 >>= 1;

197  
psour
;

198 
	}
}

201 
	$TM_GPIO_INT_EbClock
(
GPIO_TyDef
* 
GPIOx
) {

202 #ifde
GPIOA


203 i(
GPIOx
 =
GPIOA
) {

204 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOAEN
;

207 #ifde
GPIOB


208 i(
GPIOx
 =
GPIOB
) {

209 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOBEN
;

212 #ifde
GPIOC


213 i(
GPIOx
 =
GPIOC
) {

214 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOCEN
;

217 #ifde
GPIOD


218 i(
GPIOx
 =
GPIOD
) {

219 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIODEN
;

222 #ifde
GPIOE


223 i(
GPIOx
 =
GPIOE
) {

224 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOEEN
;

227 #ifde
GPIOF


228 i(
GPIOx
 =
GPIOF
) {

229 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOFEN
;

232 #ifde
GPIOG


233 i(
GPIOx
 =
GPIOG
) {

234 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOGEN
;

237 #ifde
GPIOH


238 i(
GPIOx
 =
GPIOH
) {

239 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOHEN
;

242 #ifde
GPIOI


243 i(
GPIOx
 =
GPIOI
) {

244 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOIEN
;

247 #ifde
GPIOJ


248 i(
GPIOx
 =
GPIOJ
) {

249 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOJEN
;

252 #ifde
GPIOK


253 i(
GPIOx
 =
GPIOK
) {

254 
RCC
->
AHB1ENR
 |
RCC_AHB1ENR_GPIOKEN
;

257 
	}
}

259 
	$TM_GPIO_INT_DibClock
(
GPIO_TyDef
* 
GPIOx
) {

260 #ifde
GPIOA


261 i(
GPIOx
 =
GPIOA
) {

262 
RCC
->
AHB1ENR
 &~
RCC_AHB1ENR_GPIOAEN
;

265 #ifde
GPIOB


266 i(
GPIOx
 =
GPIOB
) {

267 
RCC
->
AHB1ENR
 &~
RCC_AHB1ENR_GPIOBEN
;

270 #ifde
GPIOC


271 i(
GPIOx
 =
GPIOC
) {

272 
RCC
->
AHB1ENR
 &~
RCC_AHB1ENR_GPIOCEN
;

275 #ifde
GPIOD


276 i(
GPIOx
 =
GPIOD
) {

277 
RCC
->
AHB1ENR
 &~
RCC_AHB1ENR_GPIODEN
;

280 #ifde
GPIOE


281 i(
GPIOx
 =
GPIOE
) {

282 
RCC
->
AHB1ENR
 &~
RCC_AHB1ENR_GPIOEEN
;

285 #ifde
GPIOF


286 i(
GPIOx
 =
GPIOF
) {

287 
RCC
->
AHB1ENR
 &~
RCC_AHB1ENR_GPIOFEN
;

290 #ifde
GPIOG


291 i(
GPIOx
 =
GPIOG
) {

292 
RCC
->
AHB1ENR
 &~
RCC_AHB1ENR_GPIOGEN
;

295 #ifde
GPIOH


296 i(
GPIOx
 =
GPIOH
) {

297 
RCC
->
AHB1ENR
 &~
RCC_AHB1ENR_GPIOHEN
;

300 #ifde
GPIOI


301 i(
GPIOx
 =
GPIOI
) {

302 
RCC
->
AHB1ENR
 &~
RCC_AHB1ENR_GPIOIEN
;

305 #ifde
GPIOJ


306 i(
GPIOx
 =
GPIOJ
) {

307 
RCC
->
AHB1ENR
 &~
RCC_AHB1ENR_GPIOJEN
;

310 #ifde
GPIOK


311 i(
GPIOx
 =
GPIOK
) {

312 
RCC
->
AHB1ENR
 &~
RCC_AHB1ENR_GPIOKEN
;

315 
	}
}

	@C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_gpio.h

38 #ide
TM_GPIO_H


39 
	#TM_GPIO_H
 120

	)

42 #ifde
__lulus


43 
C
 {

56 
	~"m32f4xx.h
"

57 
	~"m32f4xx_rcc.h
"

58 
	~"m32f4xx_gpio.h
"

59 
	~"defes.h
"

63 #ide
GPIO_PIN_0


64 
	#GPIO_PIN_0
 ((
ut16_t
)0x0001)

	)

65 
	#GPIO_PIN_1
 ((
ut16_t
)0x0002)

	)

66 
	#GPIO_PIN_2
 ((
ut16_t
)0x0004)

	)

67 
	#GPIO_PIN_3
 ((
ut16_t
)0x0008)

	)

68 
	#GPIO_PIN_4
 ((
ut16_t
)0x0010)

	)

69 
	#GPIO_PIN_5
 ((
ut16_t
)0x0020)

	)

70 
	#GPIO_PIN_6
 ((
ut16_t
)0x0040)

	)

71 
	#GPIO_PIN_7
 ((
ut16_t
)0x0080)

	)

72 
	#GPIO_PIN_8
 ((
ut16_t
)0x0100)

	)

73 
	#GPIO_PIN_9
 ((
ut16_t
)0x0200)

	)

74 
	#GPIO_PIN_10
 ((
ut16_t
)0x0400)

	)

75 
	#GPIO_PIN_11
 ((
ut16_t
)0x0800)

	)

76 
	#GPIO_PIN_12
 ((
ut16_t
)0x1000)

	)

77 
	#GPIO_PIN_13
 ((
ut16_t
)0x2000)

	)

78 
	#GPIO_PIN_14
 ((
ut16_t
)0x4000)

	)

79 
	#GPIO_PIN_15
 ((
ut16_t
)0x8000)

	)

80 
	#GPIO_PIN_ALL
 ((
ut16_t
)0x8000)

	)

84 #ide
GPIO_P_0


85 
	#GPIO_P_0
 ((
ut16_t
)0x0001)

	)

86 
	#GPIO_P_1
 ((
ut16_t
)0x0002)

	)

87 
	#GPIO_P_2
 ((
ut16_t
)0x0004)

	)

88 
	#GPIO_P_3
 ((
ut16_t
)0x0008)

	)

89 
	#GPIO_P_4
 ((
ut16_t
)0x0010)

	)

90 
	#GPIO_P_5
 ((
ut16_t
)0x0020)

	)

91 
	#GPIO_P_6
 ((
ut16_t
)0x0040)

	)

92 
	#GPIO_P_7
 ((
ut16_t
)0x0080)

	)

93 
	#GPIO_P_8
 ((
ut16_t
)0x0100)

	)

94 
	#GPIO_P_9
 ((
ut16_t
)0x0200)

	)

95 
	#GPIO_P_10
 ((
ut16_t
)0x0400)

	)

96 
	#GPIO_P_11
 ((
ut16_t
)0x0800)

	)

97 
	#GPIO_P_12
 ((
ut16_t
)0x1000)

	)

98 
	#GPIO_P_13
 ((
ut16_t
)0x2000)

	)

99 
	#GPIO_P_14
 ((
ut16_t
)0x4000)

	)

100 
	#GPIO_P_15
 ((
ut16_t
)0x8000)

	)

101 
	#GPIO_P_A
 ((
ut16_t
)0x8000)

	)

118 
TM_GPIO_Mode_IN
 = 0x00,

119 
TM_GPIO_Mode_OUT
 = 0x01,

120 
TM_GPIO_Mode_AF
 = 0x02,

121 
TM_GPIO_Mode_AN
 = 0x03,

122 } 
	tTM_GPIO_Mode_t
;

134 
TM_GPIO_OTy_PP
 = 0x00,

135 
TM_GPIO_OTy_OD
 = 0x01

136 } 
	tTM_GPIO_OTy_t
;

149 
TM_GPIO_Sed_Low
 = 0x00,

150 
TM_GPIO_Sed_Medium
 = 0x01,

151 
TM_GPIO_Sed_Fa
 = 0x02,

152 
TM_GPIO_Sed_High
 = 0x03

153 } 
	tTM_GPIO_Sed_t
;

167 
TM_GPIO_PuPd_NOPULL
 = 0x00,

168 
TM_GPIO_PuPd_UP
 = 0x01,

169 
TM_GPIO_PuPd_DOWN
 = 0x02

170 } 
	tTM_GPIO_PuPd_t
;

193 
TM_GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
TM_GPIO_Mode_t
 
GPIO_Mode
, 
TM_GPIO_OTy_t
 
GPIO_OTy
, 
TM_GPIO_PuPd_t
 
GPIO_PuPd
, 
TM_GPIO_Sed_t
 
GPIO_Sed
);

214 
TM_GPIO_InAɔǋ
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
TM_GPIO_OTy_t
 
GPIO_OTy
, 
TM_GPIO_PuPd_t
 
GPIO_PuPd
, 
TM_GPIO_Sed_t
 
GPIO_Sed
, 
ut8_t
 
Aɔǋ
);

229 
TM_GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

244 
TM_GPIO_SPAsIut
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

259 
TM_GPIO_SPAsOuut
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

272 
	#TM_GPIO_SPLow
(
GPIOx
, 
GPIO_P
((GPIOx)->
BSRRH
 = (GPIO_P))

	)

285 
	#TM_GPIO_SPHigh
(
GPIOx
, 
GPIO_P
((GPIOx)->
BSRRL
 = (GPIO_P))

	)

300 
	#TM_GPIO_SPVue
(
GPIOx
, 
GPIO_P
, 
v
((v? 
	`TM_GPIO_SPHigh
(GPIOx, GPIO_P: 
	`TM_GPIO_SPLow
(GPIOx, GPIO_P))

	)

315 
	#TM_GPIO_ToggPVue
(
GPIOx
, 
GPIO_P
((GPIOx)->
ODR
 ^(GPIO_P))

	)

328 
	#TM_GPIO_SPtVue
(
GPIOx
, 
vue
((GPIOx)->
ODR
 = (vue))

	)

345 
	#TM_GPIO_GIutPVue
(
GPIOx
, 
GPIO_P
(((GPIOx)->
IDR
 & (GPIO_P)=0 ? 0 : 1)

	)

362 
	#TM_GPIO_GOuutPVue
(
GPIOx
, 
GPIO_P
(((GPIOx)->
ODR
 & (GPIO_P)=0 ? 0 : 1)

	)

375 
	#TM_GPIO_GPtIutVue
(
GPIOx
((GPIOx)->
IDR
)

	)

388 
	#TM_GPIO_GPtOuutVue
(
GPIOx
((GPIOx)->
ODR
)

	)

401 
ut16_t
 
TM_GPIO_GPtSour
(
GPIO_TyDef
* 
GPIOx
);

414 
ut16_t
 
TM_GPIO_GPSour
(ut16_
GPIO_P
);

417 #ifde
__lulus


	@C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_ili9341.c

19 
	~"tm_m32f4_i9341.h
"

20 
	~"tm_m32f4_fts.h
"

22 
ut16_t
 
	gILI9341_x
;

23 
ut16_t
 
	gILI9341_y
;

24 
TM_ILI931_Ois_t
 
	gILI9341_Os
;

25 
ut8_t
 
	gILI9341_INT_CdFromPuts
 = 0;

28 
TM_ILI9341_InLCD
();

29 
TM_ILI9341_SdDa
(
ut8_t
 
da
);

30 
TM_ILI9341_SdCommd
(
ut8_t
 
da
);

31 
TM_ILI9341_Day
(vީ
day
);

32 
TM_ILI9341_SCursPosi
(
ut16_t
 
x1
, ut16_
y1
, ut16_
x2
, ut16_
y2
);

34 
	$TM_ILI9341_In
() {

36 
	`TM_GPIO_In
(
ILI9341_WRX_PORT
, 
ILI9341_WRX_PIN
, 
TM_GPIO_Mode_OUT
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_Medium
);

39 
	`TM_GPIO_In
(
ILI9341_CS_PORT
, 
ILI9341_CS_PIN
, 
TM_GPIO_Mode_OUT
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_Medium
);

42 
	`TM_GPIO_In
(
ILI9341_RST_PORT
, 
ILI9341_RST_PIN
, 
TM_GPIO_Mode_OUT
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_UP
, 
TM_GPIO_Sed_Low
);

45 
ILI9341_CS_SET
;

48 
	`TM_SPI_In
(
ILI9341_SPI
, 
ILI9341_SPI_PINS
);

51 
	`TM_ILI9341_InLCD
();

54 
ILI9341_x
 = 
ILI9341_y
 = 0;

55 
ILI9341_Os
.
width
 = 
ILI9341_WIDTH
;

56 
ILI9341_Os
.
height
 = 
ILI9341_HEIGHT
;

57 
ILI9341_Os
.
ܛi
 = 
TM_ILI9341_P܌a
;

60 
	`TM_ILI9341_Fl
(
ILI9341_COLOR_WHITE
);

61 
	}
}

63 
	$TM_ILI9341_InLCD
() {

65 
ILI9341_RST_SET
;

67 
	`TM_ILI9341_SdCommd
(
ILI9341_RESET
);

68 
	`TM_ILI9341_Day
(2000000);

70 
	`TM_ILI9341_SdCommd
(
ILI9341_POWERA
);

71 
	`TM_ILI9341_SdDa
(0x39);

72 
	`TM_ILI9341_SdDa
(0x2C);

73 
	`TM_ILI9341_SdDa
(0x00);

74 
	`TM_ILI9341_SdDa
(0x34);

75 
	`TM_ILI9341_SdDa
(0x02);

76 
	`TM_ILI9341_SdCommd
(
ILI9341_POWERB
);

77 
	`TM_ILI9341_SdDa
(0x00);

78 
	`TM_ILI9341_SdDa
(0xC1);

79 
	`TM_ILI9341_SdDa
(0x30);

80 
	`TM_ILI9341_SdCommd
(
ILI9341_DTCA
);

81 
	`TM_ILI9341_SdDa
(0x85);

82 
	`TM_ILI9341_SdDa
(0x00);

83 
	`TM_ILI9341_SdDa
(0x78);

84 
	`TM_ILI9341_SdCommd
(
ILI9341_DTCB
);

85 
	`TM_ILI9341_SdDa
(0x00);

86 
	`TM_ILI9341_SdDa
(0x00);

87 
	`TM_ILI9341_SdCommd
(
ILI9341_POWER_SEQ
);

88 
	`TM_ILI9341_SdDa
(0x64);

89 
	`TM_ILI9341_SdDa
(0x03);

90 
	`TM_ILI9341_SdDa
(0x12);

91 
	`TM_ILI9341_SdDa
(0x81);

92 
	`TM_ILI9341_SdCommd
(
ILI9341_PRC
);

93 
	`TM_ILI9341_SdDa
(0x20);

94 
	`TM_ILI9341_SdCommd
(
ILI9341_POWER1
);

95 
	`TM_ILI9341_SdDa
(0x23);

96 
	`TM_ILI9341_SdCommd
(
ILI9341_POWER2
);

97 
	`TM_ILI9341_SdDa
(0x10);

98 
	`TM_ILI9341_SdCommd
(
ILI9341_VCOM1
);

99 
	`TM_ILI9341_SdDa
(0x3E);

100 
	`TM_ILI9341_SdDa
(0x28);

101 
	`TM_ILI9341_SdCommd
(
ILI9341_VCOM2
);

102 
	`TM_ILI9341_SdDa
(0x86);

103 
	`TM_ILI9341_SdCommd
(
ILI9341_MAC
);

104 
	`TM_ILI9341_SdDa
(0x48);

105 
	`TM_ILI9341_SdCommd
(
ILI9341_PIXEL_FORMAT
);

106 
	`TM_ILI9341_SdDa
(0x55);

107 
	`TM_ILI9341_SdCommd
(
ILI9341_FRC
);

108 
	`TM_ILI9341_SdDa
(0x00);

109 
	`TM_ILI9341_SdDa
(0x18);

110 
	`TM_ILI9341_SdCommd
(
ILI9341_DFC
);

111 
	`TM_ILI9341_SdDa
(0x08);

112 
	`TM_ILI9341_SdDa
(0x82);

113 
	`TM_ILI9341_SdDa
(0x27);

114 
	`TM_ILI9341_SdCommd
(
ILI9341_3GAMMA_EN
);

115 
	`TM_ILI9341_SdDa
(0x00);

116 
	`TM_ILI9341_SdCommd
(
ILI9341_COLUMN_ADDR
);

117 
	`TM_ILI9341_SdDa
(0x00);

118 
	`TM_ILI9341_SdDa
(0x00);

119 
	`TM_ILI9341_SdDa
(0x00);

120 
	`TM_ILI9341_SdDa
(0xEF);

121 
	`TM_ILI9341_SdCommd
(
ILI9341_PAGE_ADDR
);

122 
	`TM_ILI9341_SdDa
(0x00);

123 
	`TM_ILI9341_SdDa
(0x00);

124 
	`TM_ILI9341_SdDa
(0x01);

125 
	`TM_ILI9341_SdDa
(0x3F);

126 
	`TM_ILI9341_SdCommd
(
ILI9341_GAMMA
);

127 
	`TM_ILI9341_SdDa
(0x01);

128 
	`TM_ILI9341_SdCommd
(
ILI9341_PGAMMA
);

129 
	`TM_ILI9341_SdDa
(0x0F);

130 
	`TM_ILI9341_SdDa
(0x31);

131 
	`TM_ILI9341_SdDa
(0x2B);

132 
	`TM_ILI9341_SdDa
(0x0C);

133 
	`TM_ILI9341_SdDa
(0x0E);

134 
	`TM_ILI9341_SdDa
(0x08);

135 
	`TM_ILI9341_SdDa
(0x4E);

136 
	`TM_ILI9341_SdDa
(0xF1);

137 
	`TM_ILI9341_SdDa
(0x37);

138 
	`TM_ILI9341_SdDa
(0x07);

139 
	`TM_ILI9341_SdDa
(0x10);

140 
	`TM_ILI9341_SdDa
(0x03);

141 
	`TM_ILI9341_SdDa
(0x0E);

142 
	`TM_ILI9341_SdDa
(0x09);

143 
	`TM_ILI9341_SdDa
(0x00);

144 
	`TM_ILI9341_SdCommd
(
ILI9341_NGAMMA
);

145 
	`TM_ILI9341_SdDa
(0x00);

146 
	`TM_ILI9341_SdDa
(0x0E);

147 
	`TM_ILI9341_SdDa
(0x14);

148 
	`TM_ILI9341_SdDa
(0x03);

149 
	`TM_ILI9341_SdDa
(0x11);

150 
	`TM_ILI9341_SdDa
(0x07);

151 
	`TM_ILI9341_SdDa
(0x31);

152 
	`TM_ILI9341_SdDa
(0xC1);

153 
	`TM_ILI9341_SdDa
(0x48);

154 
	`TM_ILI9341_SdDa
(0x08);

155 
	`TM_ILI9341_SdDa
(0x0F);

156 
	`TM_ILI9341_SdDa
(0x0C);

157 
	`TM_ILI9341_SdDa
(0x31);

158 
	`TM_ILI9341_SdDa
(0x36);

159 
	`TM_ILI9341_SdDa
(0x0F);

160 
	`TM_ILI9341_SdCommd
(
ILI9341_SLEEP_OUT
);

162 
	`TM_ILI9341_Day
(1000000);

164 
	`TM_ILI9341_SdCommd
(
ILI9341_DISPLAY_ON
);

165 
	`TM_ILI9341_SdCommd
(
ILI9341_GRAM
);

166 
	}
}

168 
	$TM_ILI9341_DiyOn
() {

169 
	`TM_ILI9341_SdCommd
(
ILI9341_DISPLAY_ON
);

170 
	}
}

172 
	$TM_ILI9341_DiyOff
() {

173 
	`TM_ILI9341_SdCommd
(
ILI9341_DISPLAY_OFF
);

174 
	}
}

176 
	$TM_ILI9341_SdCommd
(
ut8_t
 
da
) {

177 
ILI9341_WRX_RESET
;

178 
ILI9341_CS_RESET
;

179 
	`TM_SPI_Sd
(
ILI9341_SPI
, 
da
);

180 
ILI9341_CS_SET
;

181 
	}
}

183 
	$TM_ILI9341_SdDa
(
ut8_t
 
da
) {

184 
ILI9341_WRX_SET
;

185 
ILI9341_CS_RESET
;

186 
	`TM_SPI_Sd
(
ILI9341_SPI
, 
da
);

187 
ILI9341_CS_SET
;

188 
	}
}

190 
	$TM_ILI9341_DwPix
(
ut16_t
 
x
, ut16_
y
, 
ut32_t
 
c
) {

191 
	`TM_ILI9341_SCursPosi
(
x
, 
y
, x, y);

193 
	`TM_ILI9341_SdCommd
(
ILI9341_GRAM
);

194 
	`TM_ILI9341_SdDa
(
c
 >> 8);

195 
	`TM_ILI9341_SdDa
(
c
 & 0xFF);

196 
	}
}

199 
	$TM_ILI9341_SCursPosi
(
ut16_t
 
x1
, ut16_
y1
, ut16_
x2
, ut16_
y2
) {

200 
	`TM_ILI9341_SdCommd
(
ILI9341_COLUMN_ADDR
);

201 
	`TM_ILI9341_SdDa
(
x1
 >> 8);

202 
	`TM_ILI9341_SdDa
(
x1
 & 0xFF);

203 
	`TM_ILI9341_SdDa
(
x2
 >> 8);

204 
	`TM_ILI9341_SdDa
(
x2
 & 0xFF);

206 
	`TM_ILI9341_SdCommd
(
ILI9341_PAGE_ADDR
);

207 
	`TM_ILI9341_SdDa
(
y1
 >> 8);

208 
	`TM_ILI9341_SdDa
(
y1
 & 0xFF);

209 
	`TM_ILI9341_SdDa
(
y2
 >> 8);

210 
	`TM_ILI9341_SdDa
(
y2
 & 0xFF);

211 
	}
}

213 
	$TM_ILI9341_Fl
(
ut32_t
 
c
) {

214 
n
, 
i
, 
j
;

215 
i
 = 
c
 >> 8;

216 
j
 = 
c
 & 0xFF;

217 
	`TM_ILI9341_SCursPosi
(0, 0, 
ILI9341_Os
.
width
 - 1, ILI9341_Os.
height
 - 1);

219 
	`TM_ILI9341_SdCommd
(
ILI9341_GRAM
);

221 
n
 = 0; < 
ILI9341_PIXEL
;++) {

222 
	`TM_ILI9341_SdDa
(
i
);

223 
	`TM_ILI9341_SdDa
(
j
);

225 
	}
}

227 
	$TM_ILI9341_Day
(vީ
day
) {

228 ; 
day
 != 0; delay--);

229 
	}
}

231 
	$TM_ILI9341_R٩e
(
TM_ILI9341_Ori_t
 
ܛi
) {

232 
	`TM_ILI9341_SdCommd
(
ILI9341_MAC
);

233 i(
ܛi
 =
TM_ILI9341_Ori_P܌a_1
) {

234 
	`TM_ILI9341_SdDa
(0x58);

235 } i(
ܛi
 =
TM_ILI9341_Ori_P܌a_2
) {

236 
	`TM_ILI9341_SdDa
(0x88);

237 } i(
ܛi
 =
TM_ILI9341_Ori_Lds_1
) {

238 
	`TM_ILI9341_SdDa
(0x28);

239 } i(
ܛi
 =
TM_ILI9341_Ori_Lds_2
) {

240 
	`TM_ILI9341_SdDa
(0xE8);

243 i(
ܛi
 =
TM_ILI9341_Ori_P܌a_1
 || ori =
TM_ILI9341_Ori_P܌a_2
) {

244 
ILI9341_Os
.
width
 = 
ILI9341_WIDTH
;

245 
ILI9341_Os
.
height
 = 
ILI9341_HEIGHT
;

246 
ILI9341_Os
.
ܛi
 = 
TM_ILI9341_P܌a
;

248 
ILI9341_Os
.
width
 = 
ILI9341_HEIGHT
;

249 
ILI9341_Os
.
height
 = 
ILI9341_WIDTH
;

250 
ILI9341_Os
.
ܛi
 = 
TM_ILI9341_Lds
;

252 
	}
}

254 
	$TM_ILI9341_Puts
(
ut16_t
 
x
, ut16_
y
, *
r
, 
TM_FtDef_t
 *
ft
, 
ut32_t
 
feground
, ut32_
background
) {

255 
ut16_t
 
tX
 = 
x
;

258 
ILI9341_x
 = 
x
;

259 
ILI9341_y
 = 
y
;

261 *
r
) {

263 i(*
r
 == '\n') {

264 
ILI9341_y
 +
ft
->
FtHeight
 + 1;

266 i(*(
r
 + 1) == '\r') {

267 
ILI9341_x
 = 0;

268 
r
++;

270 
ILI9341_x
 = 
tX
;

272 
r
++;

274 } i(*
r
 == '\r') {

275 
r
++;

279 
	`TM_ILI9341_Putc
(
ILI9341_x
, 
ILI9341_y
, *
r
++, 
ft
, 
feground
, 
background
);

281 
	}
}

283 
	$TM_ILI9341_GSgSize
(*
r
, 
TM_FtDef_t
 *
ft
, 
ut16_t
 *
width
, ut16_*
height
) {

284 
ut16_t
 
w
 = 0;

285 *
height
 = 
ft
->
FtHeight
;

286 *
r
++) {

287 
w
 +
ft
->
FtWidth
;

289 *
width
 = 
w
;

290 
	}
}

292 
	$TM_ILI9341_Putc
(
ut16_t
 
x
, ut16_
y
, 
c
, 
TM_FtDef_t
 *
ft
, 
ut32_t
 
feground
, ut32_
background
) {

293 
ut32_t
 
i
, 
b
, 
j
;

295 
ILI9341_x
 = 
x
;

296 
ILI9341_y
 = 
y
;

297 i((
ILI9341_x
 + 
ft
->
FtWidth
> 
ILI9341_Os
.
width
) {

299 
ILI9341_y
 +
ft
->
FtHeight
;

300 
ILI9341_x
 = 0;

302 
i
 = 0; i < 
ft
->
FtHeight
; i++) {

303 
b
 = 
ft
->
da
[(
c
 - 32* ft->
FtHeight
 + 
i
];

304 
j
 = 0; j < 
ft
->
FtWidth
; j++) {

305 i((
b
 << 
j
) & 0x8000) {

306 
	`TM_ILI9341_DwPix
(
ILI9341_x
 + 
j
, (
ILI9341_y
 + 
i
), 
feground
);

307 } i((
background
 & 
ILI9341_TRANSPARENT
) == 0) {

308 
	`TM_ILI9341_DwPix
(
ILI9341_x
 + 
j
, (
ILI9341_y
 + 
i
), 
background
);

312 
ILI9341_x
 +
ft
->
FtWidth
;

313 
	}
}

316 
	$TM_ILI9341_DwLe
(
ut16_t
 
x0
, ut16_
y0
, ut16_
x1
, ut16_
y1
, 
ut32_t
 
c
) {

319 
t16_t
 
dx
, 
dy
, 
sx
, 
sy
, 
r
, 
e2
;

322 i(
x0
 >
ILI9341_Os
.
width
) {

323 
x0
 = 
ILI9341_Os
.
width
 - 1;

325 i(
x1
 >
ILI9341_Os
.
width
) {

326 
x1
 = 
ILI9341_Os
.
width
 - 1;

328 i(
y0
 >
ILI9341_Os
.
height
) {

329 
y0
 = 
ILI9341_Os
.
height
 - 1;

331 i(
y1
 >
ILI9341_Os
.
height
) {

332 
y1
 = 
ILI9341_Os
.
height
 - 1;

335 
dx
 = (
x0
 < 
x1
) ? (x1 - x0) : (x0 - x1);

336 
dy
 = (
y0
 < 
y1
) ? (y1 - y0) : (y0 - y1);

337 
sx
 = (
x0
 < 
x1
) ? 1 : -1;

338 
sy
 = (
y0
 < 
y1
) ? 1 : -1;

339 
r
 = ((
dx
 > 
dy
) ? dx : -dy) / 2;

342 
	`TM_ILI9341_DwPix
(
x0
, 
y0
, 
c
);

343 i(
x0
 =
x1
 && 
y0
 =
y1
) {

346 
e2
 = 
r
;

347 i(
e2
 > -
dx
) {

348 
r
 -
dy
;

349 
x0
 +
sx
;

351 i(
e2
 < 
dy
) {

352 
r
 +
dx
;

353 
y0
 +
sy
;

356 
	}
}

358 
	$TM_ILI9341_DwReg
(
ut16_t
 
x0
, ut16_
y0
, ut16_
x1
, ut16_
y1
, 
ut32_t
 
c
) {

359 
	`TM_ILI9341_DwLe
(
x0
, 
y0
, 
x1
, y0, 
c
);

360 
	`TM_ILI9341_DwLe
(
x0
, 
y0
, x0, 
y1
, 
c
);

361 
	`TM_ILI9341_DwLe
(
x1
, 
y0
, x1, 
y1
, 
c
);

362 
	`TM_ILI9341_DwLe
(
x0
, 
y1
, 
x1
, y1, 
c
);

363 
	}
}

365 
	$TM_ILI9341_DwFdReg
(
ut16_t
 
x0
, ut16_
y0
, ut16_
x1
, ut16_
y1
, 
ut32_t
 
c
) {

366 ; 
y0
 < 
y1
; y0++) {

367 
	`TM_ILI9341_DwLe
(
x0
, 
y0
, 
x1
, y0, 
c
);

369 
	}
}

371 
	$TM_ILI9341_DwCe
(
t16_t
 
x0
, i16_
y0
, i16_
r
, 
ut32_t
 
c
) {

372 
t16_t
 
f
 = 1 - 
r
;

373 
t16_t
 
ddF_x
 = 1;

374 
t16_t
 
ddF_y
 = -2 * 
r
;

375 
t16_t
 
x
 = 0;

376 
t16_t
 
y
 = 
r
;

378 
	`TM_ILI9341_DwPix
(
x0
, 
y0
 + 
r
, 
c
);

379 
	`TM_ILI9341_DwPix
(
x0
, 
y0
 - 
r
, 
c
);

380 
	`TM_ILI9341_DwPix
(
x0
 + 
r
, 
y0
, 
c
);

381 
	`TM_ILI9341_DwPix
(
x0
 - 
r
, 
y0
, 
c
);

383 
x
 < 
y
) {

384 i(
f
 >= 0) {

385 
y
--;

386 
ddF_y
 += 2;

387 
f
 +
ddF_y
;

389 
x
++;

390 
ddF_x
 += 2;

391 
f
 +
ddF_x
;

393 
	`TM_ILI9341_DwPix
(
x0
 + 
x
, 
y0
 + 
y
, 
c
);

394 
	`TM_ILI9341_DwPix
(
x0
 - 
x
, 
y0
 + 
y
, 
c
);

395 
	`TM_ILI9341_DwPix
(
x0
 + 
x
, 
y0
 - 
y
, 
c
);

396 
	`TM_ILI9341_DwPix
(
x0
 - 
x
, 
y0
 - 
y
, 
c
);

398 
	`TM_ILI9341_DwPix
(
x0
 + 
y
, 
y0
 + 
x
, 
c
);

399 
	`TM_ILI9341_DwPix
(
x0
 - 
y
, 
y0
 + 
x
, 
c
);

400 
	`TM_ILI9341_DwPix
(
x0
 + 
y
, 
y0
 - 
x
, 
c
);

401 
	`TM_ILI9341_DwPix
(
x0
 - 
y
, 
y0
 - 
x
, 
c
);

403 
	}
}

405 
	$TM_ILI9341_DwFdCe
(
t16_t
 
x0
, i16_
y0
, i16_
r
, 
ut32_t
 
c
) {

406 
t16_t
 
f
 = 1 - 
r
;

407 
t16_t
 
ddF_x
 = 1;

408 
t16_t
 
ddF_y
 = -2 * 
r
;

409 
t16_t
 
x
 = 0;

410 
t16_t
 
y
 = 
r
;

412 
	`TM_ILI9341_DwPix
(
x0
, 
y0
 + 
r
, 
c
);

413 
	`TM_ILI9341_DwPix
(
x0
, 
y0
 - 
r
, 
c
);

414 
	`TM_ILI9341_DwPix
(
x0
 + 
r
, 
y0
, 
c
);

415 
	`TM_ILI9341_DwPix
(
x0
 - 
r
, 
y0
, 
c
);

416 
	`TM_ILI9341_DwLe
(
x0
 - 
r
, 
y0
, x0 +, y0, 
c
);

418 
x
 < 
y
) {

419 i(
f
 >= 0) {

420 
y
--;

421 
ddF_y
 += 2;

422 
f
 +
ddF_y
;

424 
x
++;

425 
ddF_x
 += 2;

426 
f
 +
ddF_x
;

428 
	`TM_ILI9341_DwLe
(
x0
 - 
x
, 
y0
 + 
y
, x0 + x, y0 + y, 
c
);

429 
	`TM_ILI9341_DwLe
(
x0
 + 
x
, 
y0
 - 
y
, x0 - x, y0 - y, 
c
);

431 
	`TM_ILI9341_DwLe
(
x0
 + 
y
, 
y0
 + 
x
, x0 - y, y0 + x, 
c
);

432 
	`TM_ILI9341_DwLe
(
x0
 + 
y
, 
y0
 - 
x
, x0 - y, y0 - x, 
c
);

434 
	}
}

	@C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_ili9341.h

76 #ide
TM_ILI9341_H


77 
	#TM_ILI9341_H
 120

	)

93 
	~"m32f4xx.h
"

94 
	~"m32f4xx_rcc.h
"

95 
	~"m32f4xx_gpio.h
"

96 
	~"defes.h
"

97 
	~"tm_m32f4_i.h
"

98 
	~"tm_m32f4_fts.h
"

99 
	~"tm_m32f4_gpio.h
"

103 #ide
ILI9341_SPI


104 
	#ILI9341_SPI
 
SPI5


	)

105 
	#ILI9341_SPI_PINS
 
TM_SPI_PsPack_1


	)

109 #ide
ILI9341_CS_PIN


110 
	#ILI9341_CS_PORT
 
GPIOC


	)

111 
	#ILI9341_CS_PIN
 
GPIO_PIN_2


	)

115 #ide
ILI9341_WRX_PIN


116 
	#ILI9341_WRX_PORT
 
GPIOD


	)

117 
	#ILI9341_WRX_PIN
 
GPIO_PIN_13


	)

121 #ide
ILI9341_RST_PIN


122 
	#ILI9341_RST_PORT
 
GPIOD


	)

123 
	#ILI9341_RST_PIN
 
GPIO_PIN_12


	)

127 
	#ILI9341_RST_SET
 
	`GPIO_SBs
(
ILI9341_RST_PORT
, 
ILI9341_RST_PIN
)

	)

128 
	#ILI9341_RST_RESET
 
	`GPIO_RetBs
(
ILI9341_RST_PORT
, 
ILI9341_RST_PIN
)

	)

129 
	#ILI9341_CS_SET
 
	`GPIO_SBs
(
ILI9341_CS_PORT
, 
ILI9341_CS_PIN
)

	)

130 
	#ILI9341_CS_RESET
 
	`GPIO_RetBs
(
ILI9341_CS_PORT
, 
ILI9341_CS_PIN
)

	)

131 
	#ILI9341_WRX_SET
 
	`GPIO_SBs
(
ILI9341_WRX_PORT
, 
ILI9341_WRX_PIN
)

	)

132 
	#ILI9341_WRX_RESET
 
	`GPIO_RetBs
(
ILI9341_WRX_PORT
, 
ILI9341_WRX_PIN
)

	)

135 
	#ILI9341_WIDTH
 240

	)

136 
	#ILI9341_HEIGHT
 320

	)

137 
	#ILI9341_PIXEL
 76800

	)

140 
	#ILI9341_COLOR_WHITE
 0xFFFF

	)

141 
	#ILI9341_COLOR_BLACK
 0x0000

	)

142 
	#ILI9341_COLOR_RED
 0xF800

	)

143 
	#ILI9341_COLOR_GREEN
 0x07E0

	)

144 
	#ILI9341_COLOR_GREEN2
 0xB723

	)

145 
	#ILI9341_COLOR_BLUE
 0x001F

	)

146 
	#ILI9341_COLOR_BLUE2
 0x051D

	)

147 
	#ILI9341_COLOR_YELLOW
 0xFFE0

	)

148 
	#ILI9341_COLOR_ORANGE
 0xFBE4

	)

149 
	#ILI9341_COLOR_CYAN
 0x07FF

	)

150 
	#ILI9341_COLOR_MAGENTA
 0xA254

	)

151 
	#ILI9341_COLOR_GRAY
 0x7BEF

152 
	#ILI9341_COLOR_BROWN
 0xBBCA

	)

155 
	#ILI9341_TRANSPARENT
 0x80000000

	)

158 
	#ILI9341_RESET
 0x01

	)

159 
	#ILI9341_SLEEP_OUT
 0x11

	)

160 
	#ILI9341_GAMMA
 0x26

	)

161 
	#ILI9341_DISPLAY_OFF
 0x28

	)

162 
	#ILI9341_DISPLAY_ON
 0x29

	)

163 
	#ILI9341_COLUMN_ADDR
 0x2A

	)

164 
	#ILI9341_PAGE_ADDR
 0x2B

	)

165 
	#ILI9341_GRAM
 0x2C

	)

166 
	#ILI9341_MAC
 0x36

	)

167 
	#ILI9341_PIXEL_FORMAT
 0x3A

	)

168 
	#ILI9341_WDB
 0x51

	)

169 
	#ILI9341_WCD
 0x53

	)

170 
	#ILI9341_RGB_INTERFACE
 0xB0

	)

171 
	#ILI9341_FRC
 0xB1

	)

172 
	#ILI9341_BPC
 0xB5

	)

173 
	#ILI9341_DFC
 0xB6

	)

174 
	#ILI9341_POWER1
 0xC0

	)

175 
	#ILI9341_POWER2
 0xC1

	)

176 
	#ILI9341_VCOM1
 0xC5

	)

177 
	#ILI9341_VCOM2
 0xC7

	)

178 
	#ILI9341_POWERA
 0xCB

	)

179 
	#ILI9341_POWERB
 0xCF

	)

180 
	#ILI9341_PGAMMA
 0xE0

	)

181 
	#ILI9341_NGAMMA
 0xE1

	)

182 
	#ILI9341_DTCA
 0xE8

	)

183 
	#ILI9341_DTCB
 0xEA

	)

184 
	#ILI9341_POWER_SEQ
 0xED

	)

185 
	#ILI9341_3GAMMA_EN
 0xF2

	)

186 
	#ILI9341_INTERFACE
 0xF6

	)

187 
	#ILI9341_PRC
 0xF7

	)

195 
	mTM_ILI9341_Ori_P܌a_1
,

196 
	mTM_ILI9341_Ori_P܌a_2
,

197 
	mTM_ILI9341_Ori_Lds_1
,

198 
	mTM_ILI9341_Ori_Lds_2


199 } 
	tTM_ILI9341_Ori_t
;

206 
	mTM_ILI9341_Lds
,

207 
	mTM_ILI9341_P܌a


208 } 
	tTM_ILI9341_Ori
;

215 
ut16_t
 
	mwidth
;

216 
ut16_t
 
	mheight
;

217 
TM_ILI9341_Ori
 
	mܛi
;

218 } 
	tTM_ILI931_Ois_t
;

224 
TM_FtDef_t
 
TM_Ft_7x10
;

225 
TM_FtDef_t
 
TM_Ft_11x18
;

226 
TM_FtDef_t
 
TM_Ft_16x26
;

232 
TM_ILI9341_In
();

242 
TM_ILI9341_DwPix
(
ut16_t
 
x
, ut16_
y
, 
ut32_t
 
c
);

250 
TM_ILI9341_Fl
(
ut32_t
 
c
);

263 
TM_ILI9341_R٩e
(
TM_ILI9341_Ori_t
 
ܛi
);

276 
TM_ILI9341_Putc
(
ut16_t
 
x
, ut16_
y
, 
c
, 
TM_FtDef_t
 *
ft
, 
ut32_t
 
feground
, ut32_
background
);

289 
TM_ILI9341_Puts
(
ut16_t
 
x
, ut16_
y
, *
r
, 
TM_FtDef_t
 *
ft
, 
ut32_t
 
feground
, ut32_
background
);

300 
TM_ILI9341_GSgSize
(*
r
, 
TM_FtDef_t
 *
ft
, 
ut16_t
 *
width
, ut16_*
height
);

312 
TM_ILI9341_DwLe
(
ut16_t
 
x0
, ut16_
y0
, ut16_
x1
, ut16_
y1
, 
ut32_t
 
c
);

324 
TM_ILI9341_DwReg
(
ut16_t
 
x0
, ut16_
y0
, ut16_
x1
, ut16_
y1
, 
ut32_t
 
c
);

336 
TM_ILI9341_DwFdReg
(
ut16_t
 
x0
, ut16_
y0
, ut16_
x1
, ut16_
y1
, 
ut32_t
 
c
);

347 
TM_ILI9341_DwCe
(
t16_t
 
x0
, i16_
y0
, i16_
r
, 
ut32_t
 
c
);

358 
TM_ILI9341_DwFdCe
(
t16_t
 
x0
, i16_
y0
, i16_
r
, 
ut32_t
 
c
);

365 
TM_ILI9341_DiyOn
();

371 
TM_ILI9341_DiyOff
();

	@C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_spi.c

19 
	~"tm_m32f4_i.h
"

22 
TM_SPIx_In
(
SPI_TyDef
* 
SPIx
, 
TM_SPI_PsPack_t
 
pack
, 
TM_SPI_Mode_t
 
SPI_Mode
, 
ut16_t
 
SPI_BaudRePsr
, ut16_
SPI_MaSve
, ut16_
SPI_FB
);

23 
TM_SPI1_INT_InPs
(
TM_SPI_PsPack_t
 
pack
);

24 
TM_SPI2_INT_InPs
(
TM_SPI_PsPack_t
 
pack
);

25 
TM_SPI3_INT_InPs
(
TM_SPI_PsPack_t
 
pack
);

26 
TM_SPI4_INT_InPs
(
TM_SPI_PsPack_t
 
pack
);

27 
TM_SPI5_INT_InPs
(
TM_SPI_PsPack_t
 
pack
);

28 
TM_SPI6_INT_InPs
(
TM_SPI_PsPack_t
 
pack
);

30 
	$TM_SPI_In
(
SPI_TyDef
* 
SPIx
, 
TM_SPI_PsPack_t
 
pack
) {

32 #ifde
USE_SPI1


33 i(
SPIx
 =
SPI1
) {

34 
	`TM_SPIx_In
(
SPI1
, 
pack
, 
TM_SPI1_MODE
, 
TM_SPI1_PRESCALER
, 
TM_SPI1_MASTERSLAVE
, 
TM_SPI1_FIRSTBIT
);

37 #ifde
USE_SPI2


38 i(
SPIx
 =
SPI2
) {

39 
	`TM_SPIx_In
(
SPI2
, 
pack
, 
TM_SPI2_MODE
, 
TM_SPI2_PRESCALER
, 
TM_SPI2_MASTERSLAVE
, 
TM_SPI2_FIRSTBIT
);

42 #ifde
USE_SPI3


43 i(
SPIx
 =
SPI3
) {

44 
	`TM_SPIx_In
(
SPI3
, 
pack
, 
TM_SPI3_MODE
, 
TM_SPI3_PRESCALER
, 
TM_SPI3_MASTERSLAVE
, 
TM_SPI3_FIRSTBIT
);

47 #ifde
USE_SPI4


48 i(
SPIx
 =
SPI4
) {

49 
	`TM_SPIx_In
(
SPI4
, 
pack
, 
TM_SPI4_MODE
, 
TM_SPI4_PRESCALER
, 
TM_SPI4_MASTERSLAVE
, 
TM_SPI4_FIRSTBIT
);

52 #ifde
USE_SPI5


53 i(
SPIx
 =
SPI5
) {

54 
	`TM_SPIx_In
(
SPI5
, 
pack
, 
TM_SPI5_MODE
, 
TM_SPI5_PRESCALER
, 
TM_SPI5_MASTERSLAVE
, 
TM_SPI5_FIRSTBIT
);

57 #ifde
USE_SPI6


58 i(
SPIx
 =
SPI6
) {

59 
	`TM_SPIx_In
(
SPI6
, 
pack
, 
TM_SPI6_MODE
, 
TM_SPI6_PRESCALER
, 
TM_SPI6_MASTERSLAVE
, 
TM_SPI6_FIRSTBIT
);

62 
	}
}

64 
	$TM_SPI_InWhMode
(
SPI_TyDef
* 
SPIx
, 
TM_SPI_PsPack_t
 
pack
, 
TM_SPI_Mode_t
 
SPI_Mode
) {

66 #ifde
USE_SPI1


67 i(
SPIx
 =
SPI1
) {

68 
	`TM_SPIx_In
(
SPI1
, 
pack
, 
SPI_Mode
, 
TM_SPI1_PRESCALER
, 
TM_SPI1_MASTERSLAVE
, 
TM_SPI1_FIRSTBIT
);

71 #ifde
USE_SPI2


72 i(
SPIx
 =
SPI2
) {

73 
	`TM_SPIx_In
(
SPI2
, 
pack
, 
SPI_Mode
, 
TM_SPI2_PRESCALER
, 
TM_SPI2_MASTERSLAVE
, 
TM_SPI2_FIRSTBIT
);

76 #ifde
USE_SPI3


77 i(
SPIx
 =
SPI3
) {

78 
	`TM_SPIx_In
(
SPI3
, 
pack
, 
SPI_Mode
, 
TM_SPI3_PRESCALER
, 
TM_SPI3_MASTERSLAVE
, 
TM_SPI3_FIRSTBIT
);

81 #ifde
USE_SPI4


82 i(
SPIx
 =
SPI4
) {

83 
	`TM_SPIx_In
(
SPI4
, 
pack
, 
SPI_Mode
, 
TM_SPI4_PRESCALER
, 
TM_SPI4_MASTERSLAVE
, 
TM_SPI4_FIRSTBIT
);

86 #ifde
USE_SPI5


87 i(
SPIx
 =
SPI5
) {

88 
	`TM_SPIx_In
(
SPI5
, 
pack
, 
SPI_Mode
, 
TM_SPI5_PRESCALER
, 
TM_SPI5_MASTERSLAVE
, 
TM_SPI5_FIRSTBIT
);

91 #ifde
USE_SPI6


92 i(
SPIx
 =
SPI6
) {

93 
	`TM_SPIx_In
(
SPI6
, 
pack
, 
SPI_Mode
, 
TM_SPI6_PRESCALER
, 
TM_SPI6_MASTERSLAVE
, 
TM_SPI6_FIRSTBIT
);

96 
	}
}

98 
TM_SPI_InFu
(

99 
SPI_TyDef
* 
SPIx
, \

100 
TM_SPI_PsPack_t
 
pack
, \

101 
ut16_t
 
SPI_BaudRePsr
, \

102 
TM_SPI_Mode_t
 
SPI_Mode_t
, \

103 
ut16_t
 
SPI_Mode
, \

104 
ut16_t
 
SPI_FB
 \

107 #ifde
USE_SPI1


108 i(
	gSPIx
 =
SPI1
) {

109 
TM_SPIx_In
(
SPI1
, 
pack
, 
SPI_Mode_t
, 
SPI_BaudRePsr
, 
SPI_Mode
, 
SPI_FB
);

112 #ifde
USE_SPI2


113 i(
	gSPIx
 =
SPI2
) {

114 
TM_SPIx_In
(
SPI2
, 
pack
, 
SPI_Mode_t
, 
SPI_BaudRePsr
, 
SPI_Mode
, 
SPI_FB
);

117 #ifde
USE_SPI3


118 i(
	gSPIx
 =
SPI3
) {

119 
TM_SPIx_In
(
SPI3
, 
pack
, 
SPI_Mode_t
, 
SPI_BaudRePsr
, 
SPI_Mode
, 
SPI_FB
);

122 #ifde
USE_SPI4


123 i(
	gSPIx
 =
SPI4
) {

124 
TM_SPIx_In
(
SPI4
, 
pack
, 
SPI_Mode_t
, 
SPI_BaudRePsr
, 
SPI_Mode
, 
SPI_FB
);

127 #ifde
USE_SPI5


128 i(
	gSPIx
 =
SPI5
) {

129 
TM_SPIx_In
(
SPI5
, 
pack
, 
SPI_Mode_t
, 
SPI_BaudRePsr
, 
SPI_Mode
, 
SPI_FB
);

132 #ifde
USE_SPI6


133 i(
	gSPIx
 =
SPI6
) {

134 
TM_SPIx_In
(
SPI6
, 
pack
, 
SPI_Mode_t
, 
SPI_BaudRePsr
, 
SPI_Mode
, 
SPI_FB
);

139 
ut16_t
 
	$TM_SPI_GPsrFromMaxFqucy
(
SPI_TyDef
* 
SPIx
, 
ut32_t
 
MAX_SPI_Fqucy
) {

140 
RCC_ClocksTyDef
 
RCC_Clocks
;

141 
ut32_t
 
APB_Fqucy
;

142 
ut8_t
 
i
;

145 i(
MAX_SPI_Fqucy
 == 0) {

146  
SPI_BaudRePsr_256
;

150 
	`RCC_GClocksFq
(&
RCC_Clocks
);

154 #ifde
USE_SPI1


155 || 
SPIx
 =
SPI1


157 #ifde
USE_SPI4


158 || 
SPIx
 =
SPI4


160 #ifde
USE_SPI5


161 || 
SPIx
 =
SPI5


163 #ifde
USE_SPI6


164 || 
SPIx
 =
SPI6


167 
APB_Fqucy
 = 
RCC_Clocks
.
PCLK2_Fqucy
;

169 
APB_Fqucy
 = 
RCC_Clocks
.
PCLK1_Fqucy
;

175 
i
 = 0; i < 8; i++) {

176 i(
APB_Fqucy
 / (1 << (
i
 + 1)<
MAX_SPI_Fqucy
) {

178  (
i
 << 3);

183  
SPI_BaudRePsr_256
;

184 
	}
}

186 
TM_SPI_DaSize_t
 
	$TM_SPI_SDaSize
(
SPI_TyDef
* 
SPIx
, 
TM_SPI_DaSize_t
 
DaSize
) {

187 
TM_SPI_DaSize_t
 
us
 = (
SPIx
->
CR1
 & 
SPI_CR1_DFF
? 
TM_SPI_DaSize_16b
 : 
TM_SPI_DaSize_8b
;

190 
SPIx
->
CR1
 &~
SPI_CR1_SPE
;

193 i(
DaSize
 =
TM_SPI_DaSize_16b
) {

195 
SPIx
->
CR1
 |
SPI_CR1_DFF
;

198 
SPIx
->
CR1
 &~
SPI_CR1_DFF
;

202 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

205  
us
;

206 
	}
}

208 
	$TM_SPI_SdMui
(
SPI_TyDef
* 
SPIx
, 
ut8_t
* 
daOut
, ut8_t* 
daIn
, 
ut32_t
 
cou
) {

209 
ut32_t
 
i
;

212 
	`SPI_CHECK_ENABLED
(
SPIx
);

215 
	`SPI_WAIT
(
SPIx
);

217 
i
 = 0; i < 
cou
; i++) {

219 
SPIx
->
DR
 = 
daOut
[
i
];

222 
	`SPI_WAIT
(
SPIx
);

225 
daIn
[
i
] = 
SPIx
->
DR
;

227 
	}
}

229 
	$TM_SPI_WreMui
(
SPI_TyDef
* 
SPIx
, 
ut8_t
* 
daOut
, 
ut32_t
 
cou
) {

230 
ut32_t
 
i
;

233 
	`SPI_CHECK_ENABLED
(
SPIx
);

236 
	`SPI_WAIT
(
SPIx
);

238 
i
 = 0; i < 
cou
; i++) {

240 
SPIx
->
DR
 = 
daOut
[
i
];

243 
	`SPI_WAIT
(
SPIx
);

246 ()
SPIx
->
DR
;

248 
	}
}

250 
	$TM_SPI_RdMui
(
SPI_TyDef
* 
SPIx
, 
ut8_t
* 
daIn
, ut8_
dummy
, 
ut32_t
 
cou
) {

251 
ut32_t
 
i
;

254 
	`SPI_CHECK_ENABLED
(
SPIx
);

257 
	`SPI_WAIT
(
SPIx
);

259 
i
 = 0; i < 
cou
; i++) {

261 
SPIx
->
DR
 = 
dummy
;

264 
	`SPI_WAIT
(
SPIx
);

267 
daIn
[
i
] = 
SPIx
->
DR
;

269 
	}
}

271 
	$TM_SPI_SdMui16
(
SPI_TyDef
* 
SPIx
, 
ut16_t
* 
daOut
, ut16_t* 
daIn
, 
ut32_t
 
cou
) {

272 
ut32_t
 
i
;

275 
	`SPI_CHECK_ENABLED
(
SPIx
);

278 
	`SPI_WAIT
(
SPIx
);

280 
i
 = 0; i < 
cou
; i++) {

282 
SPIx
->
DR
 = 
daOut
[
i
];

285 
	`SPI_WAIT
(
SPIx
);

288 
daIn
[
i
] = 
SPIx
->
DR
;

290 
	}
}

292 
	$TM_SPI_WreMui16
(
SPI_TyDef
* 
SPIx
, 
ut16_t
* 
daOut
, 
ut32_t
 
cou
) {

293 
ut32_t
 
i
;

296 
	`SPI_CHECK_ENABLED
(
SPIx
);

299 
	`SPI_WAIT
(
SPIx
);

301 
i
 = 0; i < 
cou
; i++) {

303 
SPIx
->
DR
 = 
daOut
[
i
];

306 
	`SPI_WAIT
(
SPIx
);

309 ()
SPIx
->
DR
;

311 
	}
}

313 
	$TM_SPI_RdMui16
(
SPI_TyDef
* 
SPIx
, 
ut16_t
* 
daIn
, ut16_
dummy
, 
ut32_t
 
cou
) {

314 
ut32_t
 
i
;

317 
	`SPI_CHECK_ENABLED
(
SPIx
);

320 
	`SPI_WAIT
(
SPIx
);

322 
i
 = 0; i < 
cou
; i++) {

324 
SPIx
->
DR
 = 
dummy
;

327 
	`SPI_WAIT
(
SPIx
);

330 
daIn
[
i
] = 
SPIx
->
DR
;

332 
	}
}

334 
__wk
 
	$TM_SPI_InCuomPsClback
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
AɔǋFuni
) {

337 
	}
}

340 
	$TM_SPIx_In
(
SPI_TyDef
* 
SPIx
, 
TM_SPI_PsPack_t
 
pack
, 
TM_SPI_Mode_t
 
SPI_Mode
, 
ut16_t
 
SPI_BaudRePsr
, ut16_
SPI_MaSve
, ut16_
SPI_FB
) {

341 
SPI_InTyDef
 
SPI_InSu
;

344 
	`SPI_SuIn
(&
SPI_InSu
);

345 #ifde
USE_SPI1


346 i(
SPIx
 =
SPI1
) {

348 
RCC
->
APB2ENR
 |
RCC_APB2ENR_SPI1EN
;

351 
	`TM_SPI1_INT_InPs
(
pack
);

354 
SPI_InSu
.
SPI_DaSize
 = 
TM_SPI1_DATASIZE
;

357 #ifde
USE_SPI2


358 i(
SPIx
 =
SPI2
) {

360 
RCC
->
APB1ENR
 |
RCC_APB1ENR_SPI2EN
;

363 
	`TM_SPI2_INT_InPs
(
pack
);

366 
SPI_InSu
.
SPI_DaSize
 = 
TM_SPI2_DATASIZE
;

369 #ifde
USE_SPI3


370 i(
SPIx
 =
SPI3
) {

372 
RCC
->
APB1ENR
 |
RCC_APB1ENR_SPI3EN
;

375 
	`TM_SPI3_INT_InPs
(
pack
);

378 
SPI_InSu
.
SPI_DaSize
 = 
TM_SPI3_DATASIZE
;

382 #ifde
USE_SPI4


383 i(
SPIx
 =
SPI4
) {

385 
RCC
->
APB2ENR
 |
RCC_APB2ENR_SPI4EN
;

388 
	`TM_SPI4_INT_InPs
(
pack
);

391 
SPI_InSu
.
SPI_DaSize
 = 
TM_SPI4_DATASIZE
;

394 #ifde
USE_SPI5


395 i(
SPIx
 =
SPI5
) {

397 
RCC
->
APB2ENR
 |
RCC_APB2ENR_SPI5EN
;

400 
	`TM_SPI5_INT_InPs
(
pack
);

403 
SPI_InSu
.
SPI_DaSize
 = 
TM_SPI5_DATASIZE
;

406 #ifde
USE_SPI6


407 i(
SPIx
 =
SPI6
) {

409 
RCC
->
APB2ENR
 |
RCC_APB2ENR_SPI6EN
;

412 
	`TM_SPI6_INT_InPs
(
pack
);

415 
SPI_InSu
.
SPI_DaSize
 = 
TM_SPI6_DATASIZE
;

420 
SPI_InSu
.
SPI_BaudRePsr
 = SPI_BaudRatePrescaler;

421 
SPI_InSu
.
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

422 
SPI_InSu
.
SPI_FB
 = SPI_FirstBit;

423 
SPI_InSu
.
SPI_Mode
 = 
SPI_MaSve
;

424 
SPI_InSu
.
SPI_NSS
 = 
SPI_NSS_So
;

428 i(
SPI_Mode
 =
TM_SPI_Mode_0
) {

429 
SPI_InSu
.
SPI_CPOL
 = 
SPI_CPOL_Low
;

430 
SPI_InSu
.
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

431 } i(
SPI_Mode
 =
TM_SPI_Mode_1
) {

432 
SPI_InSu
.
SPI_CPOL
 = 
SPI_CPOL_Low
;

433 
SPI_InSu
.
SPI_CPHA
 = 
SPI_CPHA_2Edge
;

434 } i(
SPI_Mode
 =
TM_SPI_Mode_2
) {

435 
SPI_InSu
.
SPI_CPOL
 = 
SPI_CPOL_High
;

436 
SPI_InSu
.
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

437 } i(
SPI_Mode
 =
TM_SPI_Mode_3
) {

438 
SPI_InSu
.
SPI_CPOL
 = 
SPI_CPOL_High
;

439 
SPI_InSu
.
SPI_CPHA
 = 
SPI_CPHA_2Edge
;

443 
SPIx
->
CR1
 &~
SPI_CR1_SPE
;

446 
	`SPI_In
(
SPIx
, &
SPI_InSu
);

449 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

450 
	}
}

453 #ifde
USE_SPI1


454 
	$TM_SPI1_INT_InPs
(
TM_SPI_PsPack_t
 
pack
) {

456 #i
	`defed
(
GPIOA
)

457 i(
pack
 =
TM_SPI_PsPack_1
) {

458 
	`TM_GPIO_InAɔǋ
(
GPIOA
, 
GPIO_PIN_5
 | 
GPIO_PIN_6
 | 
GPIO_PIN_7
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI1
);

461 #i
	`defed
(
GPIOB
)

462 i(
pack
 =
TM_SPI_PsPack_2
) {

463 
	`TM_GPIO_InAɔǋ
(
GPIOB
, 
GPIO_PIN_3
 | 
GPIO_PIN_4
 | 
GPIO_PIN_5
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI1
);

466 i(
pack
 =
TM_SPI_PsPack_Cuom
) {

468 
	`TM_SPI_InCuomPsClback
(
SPI1
, 
GPIO_AF_SPI1
);

470 
	}
}

473 #ifde
USE_SPI2


474 
	$TM_SPI2_INT_InPs
(
TM_SPI_PsPack_t
 
pack
) {

476 #i
	`defed
(
GPIOB
&& defed(
GPIOC
)

477 i(
pack
 =
TM_SPI_PsPack_1
) {

478 
	`TM_GPIO_InAɔǋ
(
GPIOB
, 
GPIO_PIN_10
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI2
);

479 
	`TM_GPIO_InAɔǋ
(
GPIOC
, 
GPIO_PIN_2
 | 
GPIO_PIN_3
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI2
);

482 #i
	`defed
(
GPIOB
)

483 i(
pack
 =
TM_SPI_PsPack_2
) {

484 
	`TM_GPIO_InAɔǋ
(
GPIOB
, 
GPIO_PIN_13
 | 
GPIO_PIN_14
 | 
GPIO_PIN_15
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI2
);

487 #i
	`defed
(
GPIOI
)

488 i(
pack
 =
TM_SPI_PsPack_3
) {

489 
	`TM_GPIO_InAɔǋ
(
GPIOI
, 
GPIO_PIN_0
 | 
GPIO_PIN_2
 | 
GPIO_PIN_3
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI2
);

492 i(
pack
 =
TM_SPI_PsPack_Cuom
) {

494 
	`TM_SPI_InCuomPsClback
(
SPI2
, 
GPIO_AF_SPI2
);

496 
	}
}

499 #ifde
USE_SPI3


500 
	$TM_SPI3_INT_InPs
(
TM_SPI_PsPack_t
 
pack
) {

502 #i
	`defed
(
GPIOB
)

503 i(
pack
 =
TM_SPI_PsPack_1
) {

504 
	`TM_GPIO_InAɔǋ
(
GPIOB
, 
GPIO_PIN_3
 | 
GPIO_PIN_4
 | 
GPIO_PIN_5
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI3
);

507 #i
	`defed
(
GPIOC
)

508 i(
pack
 =
TM_SPI_PsPack_2
) {

509 
	`TM_GPIO_InAɔǋ
(
GPIOC
, 
GPIO_PIN_10
 | 
GPIO_PIN_11
 | 
GPIO_PIN_12
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI3
);

512 i(
pack
 =
TM_SPI_PsPack_Cuom
) {

514 
	`TM_SPI_InCuomPsClback
(
SPI3
, 
GPIO_AF_SPI3
);

516 
	}
}

519 #ifde
USE_SPI4


520 
	$TM_SPI4_INT_InPs
(
TM_SPI_PsPack_t
 
pack
) {

522 #i
	`defed
(
GPIOE
)

523 i(
pack
 =
TM_SPI_PsPack_1
) {

524 
	`TM_GPIO_InAɔǋ
(
GPIOE
, 
GPIO_PIN_2
 | 
GPIO_PIN_5
 | 
GPIO_PIN_6
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI4
);

527 #i
	`defed
(
GPIOE
)

528 i(
pack
 =
TM_SPI_PsPack_2
) {

529 
	`TM_GPIO_InAɔǋ
(
GPIOE
, 
GPIO_PIN_12
 | 
GPIO_PIN_13
 | 
GPIO_PIN_14
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI4
);

532 i(
pack
 =
TM_SPI_PsPack_Cuom
) {

534 
	`TM_SPI_InCuomPsClback
(
SPI4
, 
GPIO_AF_SPI4
);

536 
	}
}

539 #ifde
USE_SPI5


540 
	$TM_SPI5_INT_InPs
(
TM_SPI_PsPack_t
 
pack
) {

542 #i
	`defed
(
GPIOF
)

543 i(
pack
 =
TM_SPI_PsPack_1
) {

544 
	`TM_GPIO_InAɔǋ
(
GPIOF
, 
GPIO_PIN_7
 | 
GPIO_PIN_8
 | 
GPIO_PIN_9
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI5
);

547 #i
	`defed
(
GPIOF
&& defed(
GPIOH
)

548 i(
pack
 =
TM_SPI_PsPack_2
) {

549 
	`TM_GPIO_InAɔǋ
(
GPIOF
, 
GPIO_PIN_11
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI5
);

550 
	`TM_GPIO_InAɔǋ
(
GPIOH
, 
GPIO_PIN_6
 | 
GPIO_PIN_7
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI5
);

553 i(
pack
 =
TM_SPI_PsPack_Cuom
) {

555 
	`TM_SPI_InCuomPsClback
(
SPI5
, 
GPIO_AF_SPI5
);

557 
	}
}

560 #ifde
USE_SPI6


561 
	$TM_SPI6_INT_InPs
(
TM_SPI_PsPack_t
 
pack
) {

562 #i
	`defed
(
GPIOG
)

563 i(
pack
 =
TM_SPI_PsPack_1
) {

565 
	`TM_GPIO_InAɔǋ
(
GPIOG
, 
GPIO_PIN_12
 | 
GPIO_PIN_13
 | 
GPIO_PIN_14
, 
TM_GPIO_OTy_PP
, 
TM_GPIO_PuPd_NOPULL
, 
TM_GPIO_Sed_High
, 
GPIO_AF_SPI6
);

568 i(
pack
 =
TM_SPI_PsPack_Cuom
) {

570 
	`TM_SPI_InCuomPsClback
(
SPI6
, 
GPIO_AF_SPI6
);

572 
	}
}

	@C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_spi.h

29 #ide
TM_SPI_H


30 
	#TM_SPI_H
 200

	)

33 #ifde
__lulus


147 
	~"m32f4xx.h
"

148 
	~"m32f4xx_rcc.h
"

149 
	~"m32f4xx_gpio.h
"

150 
	~"m32f4xx_i.h
"

151 
	~"defes.h
"

152 
	~"ibus.h
"

153 
	~"tm_m32f4_gpio.h
"

165 
TM_SPI_Mode_0
,

166 
TM_SPI_Mode_1
,

167 
TM_SPI_Mode_2
,

168 
TM_SPI_Mode_3


169 } 
	tTM_SPI_Mode_t
;

175 
TM_SPI_PsPack_1
,

176 
TM_SPI_PsPack_2
,

177 
TM_SPI_PsPack_3
,

178 
TM_SPI_PsPack_Cuom


179 } 
	tTM_SPI_PsPack_t
;

185 
TM_SPI_DaSize_8b
,

186 
TM_SPI_DaSize_16b


187 } 
	tTM_SPI_DaSize_t
;

202 
	#USE_SPI1


	)

203 
	#USE_SPI2


	)

204 
	#USE_SPI3


	)

205 #ifde
SPI4


206 
	#USE_SPI4


	)

210 #ifde
SPI5


211 
	#USE_SPI5


	)

215 #ifde
SPI6


216 
	#USE_SPI6


	)

223 #ide
TM_SPI1_PRESCALER


224 
	#TM_SPI1_PRESCALER
 
SPI_BaudRePsr_32


	)

227 #ide
TM_SPI1_DATASIZE


228 
	#TM_SPI1_DATASIZE
 
SPI_DaSize_8b


	)

231 #ide
TM_SPI1_FIRSTBIT


232 
	#TM_SPI1_FIRSTBIT
 
SPI_FB_MSB


	)

235 #ide
TM_SPI1_MASTERSLAVE


236 
	#TM_SPI1_MASTERSLAVE
 
SPI_Mode_Ma


	)

239 #ide
TM_SPI1_MODE


240 
	#TM_SPI1_MODE
 
TM_SPI_Mode_0


	)

246 #ide
TM_SPI2_PRESCALER


247 
	#TM_SPI2_PRESCALER
 
SPI_BaudRePsr_32


	)

250 #ide
TM_SPI2_DATASIZE


251 
	#TM_SPI2_DATASIZE
 
SPI_DaSize_8b


	)

254 #ide
TM_SPI2_FIRSTBIT


255 
	#TM_SPI2_FIRSTBIT
 
SPI_FB_MSB


	)

258 #ide
TM_SPI2_MASTERSLAVE


259 
	#TM_SPI2_MASTERSLAVE
 
SPI_Mode_Ma


	)

262 #ide
TM_SPI2_MODE


263 
	#TM_SPI2_MODE
 
TM_SPI_Mode_0


	)

269 #ide
TM_SPI3_PRESCALER


270 
	#TM_SPI3_PRESCALER
 
SPI_BaudRePsr_32


	)

273 #ide
TM_SPI3_DATASIZE


274 
	#TM_SPI3_DATASIZE
 
SPI_DaSize_8b


	)

277 #ide
TM_SPI3_FIRSTBIT


278 
	#TM_SPI3_FIRSTBIT
 
SPI_FB_MSB


	)

281 #ide
TM_SPI3_MASTERSLAVE


282 
	#TM_SPI3_MASTERSLAVE
 
SPI_Mode_Ma


	)

285 #ide
TM_SPI3_MODE


286 
	#TM_SPI3_MODE
 
TM_SPI_Mode_0


	)

292 #ide
TM_SPI4_PRESCALER


293 
	#TM_SPI4_PRESCALER
 
SPI_BaudRePsr_32


	)

296 #ide
TM_SPI4_DATASIZE


297 
	#TM_SPI4_DATASIZE
 
SPI_DaSize_8b


	)

300 #ide
TM_SPI4_FIRSTBIT


301 
	#TM_SPI4_FIRSTBIT
 
SPI_FB_MSB


	)

304 #ide
TM_SPI4_MASTERSLAVE


305 
	#TM_SPI4_MASTERSLAVE
 
SPI_Mode_Ma


	)

308 #ide
TM_SPI4_MODE


309 
	#TM_SPI4_MODE
 
TM_SPI_Mode_0


	)

315 #ide
TM_SPI5_PRESCALER


316 
	#TM_SPI5_PRESCALER
 
SPI_BaudRePsr_32


	)

319 #ide
TM_SPI5_DATASIZE


320 
	#TM_SPI5_DATASIZE
 
SPI_DaSize_8b


	)

323 #ide
TM_SPI5_FIRSTBIT


324 
	#TM_SPI5_FIRSTBIT
 
SPI_FB_MSB


	)

327 #ide
TM_SPI5_MASTERSLAVE


328 
	#TM_SPI5_MASTERSLAVE
 
SPI_Mode_Ma


	)

331 #ide
TM_SPI5_MODE


332 
	#TM_SPI5_MODE
 
TM_SPI_Mode_0


	)

338 #ide
TM_SPI6_PRESCALER


339 
	#TM_SPI6_PRESCALER
 
SPI_BaudRePsr_32


	)

342 #ide
TM_SPI6_DATASIZE


343 
	#TM_SPI6_DATASIZE
 
SPI_DaSize_8b


	)

346 #ide
TM_SPI6_FIRSTBIT


347 
	#TM_SPI6_FIRSTBIT
 
SPI_FB_MSB


	)

350 #ide
TM_SPI6_MASTERSLAVE


351 
	#TM_SPI6_MASTERSLAVE
 
SPI_Mode_Ma


	)

354 #ide
TM_SPI6_MODE


355 
	#TM_SPI6_MODE
 
TM_SPI_Mode_0


	)

362 
	#SPI_IS_BUSY
(
SPIx
(((SPIx)->
SR
 & (
SPI_SR_TXE
 | 
SPI_SR_RXNE
)=0 || ((SPIx)->SR & 
SPI_SR_BSY
))

	)

367 
	#SPI_WAIT
(
SPIx

	`SPI_IS_BUSY
(SPIx))

	)

372 
	#SPI_CHECK_ENABLED
(
SPIx
i(!((SPIx)->
CR1
 & 
SPI_CR1_SPE
){;}

	)

377 
	#SPI_CHECK_ENABLED_RESP
(
SPIx
, 
v
i(!((SPIx)->
CR1
 & 
SPI_CR1_SPE
){ (v);}

	)

395 
TM_SPI_In
(
SPI_TyDef
* 
SPIx
, 
TM_SPI_PsPack_t
 
pack
);

404 
TM_SPI_InWhMode
(
SPI_TyDef
* 
SPIx
, 
TM_SPI_PsPack_t
 
pack
, 
TM_SPI_Mode_t
 
SPI_Mode
);

420 
TM_SPI_InFu
(
SPI_TyDef
* 
SPIx
, 
TM_SPI_PsPack_t
 
pack
, 
ut16_t
 
SPI_BaudRePsr
, 
TM_SPI_Mode_t
 
SPI_Mode_t
, ut16_
SPI_Mode
, ut16_
SPI_FB
);

437 
ut16_t
 
TM_SPI_GPsrFromMaxFqucy
(
SPI_TyDef
* 
SPIx
, 
ut32_t
 
MAX_SPI_Fqucy
);

446 
TM_SPI_DaSize_t
 
TM_SPI_SDaSize
(
SPI_TyDef
* 
SPIx
, TM_SPI_DaSize_
DaSize
);

454 
__INLINE
 
ut8_t
 
TM_SPI_Sd
(
SPI_TyDef
* 
SPIx
, ut8_
da
) {

456 
SPI_CHECK_ENABLED_RESP
(
SPIx
, 0);

459 
SPI_WAIT
(
SPIx
);

462 
SPIx
->
DR
 = 
da
;

465 
SPI_WAIT
(
SPIx
);

468  
SPIx
->
DR
;

479 
TM_SPI_SdMui
(
SPI_TyDef
* 
SPIx
, 
ut8_t
* 
daOut
, ut8_t* 
daIn
, 
ut32_t
 
cou
);

488 
TM_SPI_WreMui
(
SPI_TyDef
* 
SPIx
, 
ut8_t
* 
daOut
, 
ut32_t
 
cou
);

499 
TM_SPI_RdMui
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 *
daIn
, ut8_
dummy
, 
ut32_t
 
cou
);

508 
__INLINE
 
ut16_t
 
TM_SPI_Sd16
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
da
) {

510 
SPI_CHECK_ENABLED_RESP
(
SPIx
, 0);

513 
SPI_WAIT
(
SPIx
);

516 
SPIx
->
DR
 = 
da
;

519 
SPI_WAIT
(
SPIx
);

522  
SPIx
->
DR
;

534 
TM_SPI_SdMui16
(
SPI_TyDef
* 
SPIx
, 
ut16_t
* 
daOut
, ut16_t* 
daIn
, 
ut32_t
 
cou
);

544 
TM_SPI_WreMui16
(
SPI_TyDef
* 
SPIx
, 
ut16_t
* 
daOut
, 
ut32_t
 
cou
);

555 
TM_SPI_RdMui16
(
SPI_TyDef
* 
SPIx
, 
ut16_t
* 
daIn
, ut16_
dummy
, 
ut32_t
 
cou
);

569 
TM_SPI_InCuomPsClback
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
AɔǋFuni
);

584 #ifde
__lulus


	@
1
.
0
85
4305
C:\work\RadioDSP_CortexM4\SPL\inc\misc.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_adc.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_can.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_crc.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_cryp.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_dac.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_dbgmcu.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_dcmi.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_dma.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_exti.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_flash.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_fsmc.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_gpio.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_hash.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_i2c.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_iwdg.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_pwr.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_rcc.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_rng.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_rtc.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_sdio.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_spi.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_syscfg.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_tim.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_usart.h
C:\work\RadioDSP_CortexM4\SPL\inc\stm32f4xx_wwdg.h
C:\work\RadioDSP_CortexM4\SPL\src\misc.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_adc.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_can.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_crc.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_cryp.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_cryp_aes.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_cryp_des.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_cryp_tdes.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_dac.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_dbgmcu.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_dcmi.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_dma.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_exti.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_flash.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_fsmc.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_gpio.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_hash.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_hash_md5.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_hash_sha1.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_i2c.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_iwdg.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_pwr.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_rcc.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_rng.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_rtc.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_sdio.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_spi.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_syscfg.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_tim.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_usart.c
C:\work\RadioDSP_CortexM4\SPL\src\stm32f4xx_wwdg.c
C:\work\RadioDSP_CortexM4\cmsis\arm_common_tables.h
C:\work\RadioDSP_CortexM4\cmsis\arm_math.h
C:\work\RadioDSP_CortexM4\cmsis\core_cm4.h
C:\work\RadioDSP_CortexM4\cmsis\core_cm4_simd.h
C:\work\RadioDSP_CortexM4\cmsis\core_cmFunc.h
C:\work\RadioDSP_CortexM4\cmsis\core_cmInstr.h
C:\work\RadioDSP_CortexM4\inc\io_routines.h
C:\work\RadioDSP_CortexM4\inc\stm32f4xx.h
C:\work\RadioDSP_CortexM4\inc\stm32f4xx_conf.h
C:\work\RadioDSP_CortexM4\inc\system_stm32f4xx.h
C:\work\RadioDSP_CortexM4\src\io_routines.c
C:\work\RadioDSP_CortexM4\src\main.c
C:\work\RadioDSP_CortexM4\src\startup_stm32f4xx.S
C:\work\RadioDSP_CortexM4\src\system_stm32f4xx.c
C:\work\RadioDSP_CortexM4\src\tm_spi\attributes.h
C:\work\RadioDSP_CortexM4\src\tm_spi\defines.h
C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_delay.c
C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_delay.h
C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_disco.c
C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_disco.h
C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_fonts.c
C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_fonts.h
C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_gpio.c
C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_gpio.h
C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_ili9341.c
C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_ili9341.h
C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_spi.c
C:\work\RadioDSP_CortexM4\src\tm_spi\tm_stm32f4_spi.h
