module ID_EX_rigister(
input wire reset,
input wire clk,
input wire[2:0] ID_ALUsel,       //IDé˜¶æ®µçš„æŒ‡ä»¤è¿ç®—ç±»å?
input wire[7:0] ID_ALUop,        //IDé˜¶æ®µæŒ‡ä»¤è¿ç®—çš„å­ç±»å‹
input wire[31:0] reg_operation1_ID,  //IDé˜¶æ®µä¼ è¿‡æ¥çš„æºæ“ä½œæ•°1
input wire[31:0] reg_operation2_ID,  //IDé˜¶æ®µä¼ è¿‡æ¥çš„æºæ“ä½œæ•°2
input wire[4:0]  write_regAddress_ID,   //IDé˜¶æ®µè¦å†™å…¥çš„å¯„å­˜å™¨åœ°å?
input wire is_write_ID,                              //æ˜¯å¦å†™å…¥ç›®çš„å¯„å­˜å™?

//IDé˜¶æ®µå»¶è¿Ÿæ§?
input wire id_is_inDelaySlot,
input wire[31:0] id_link_returnAddr,
input wire id_next_instIsInDelaySlot_i,


//æ¥æºäºIDé˜¶æ®µçš„æŒ‡ä»?
input wire[31:0] id_instruction,

(* dont_touch = "true"*)input wire[5:0] stall,             //é˜»å¡æŒ‡ä»¤æ·»åŠ 

output reg ex_is_inDelaySlot,         //EXé˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤ï¼Œæ ¹æ®æ‰“å…¥çš„id_is_inDelaySlotåˆ¤æ–­
output reg[31:0] ex_link_returnAddr,
output reg is_in_delaySlot_o,      //å¤„äºè¯‘ç é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤ï¼Œæ ¹æ®æ‰“å…¥çš„id_next_instIsInDelaySlot_iåˆ¤æ–­å¹¶åé¦ˆç»™IDæ®?

//å°†è¦ä¼ åˆ°EXé˜¶æ®µçš„ä¿¡æ?
output reg[2:0] EX_ALUsel,
output reg[7:0] EX_ALUop,
output reg[31:0] reg_operation1_EX,
output reg[31:0] reg_operation2_EX,
output reg[4:0] write_regAddress_EX,
output reg is_write_EX,

(* dont_touch = "true"*)output reg[31:0] ex_instruction
);
	always @(posedge clk)
	begin
		if(reset == 1'b1)
		begin
			EX_ALUsel<=0;
			EX_ALUop<=0;
			reg_operation1_EX<=0;
			reg_operation2_EX<=0;
			write_regAddress_EX<=0;
			is_write_EX<=0;
			
			ex_is_inDelaySlot<=0;
			ex_link_returnAddr<=0;
			is_in_delaySlot_o<=0;
			ex_instruction<=0;
		end
		else if((stall[2] == 1'b1)&&(stall[3] == 1'b0))
		begin
			EX_ALUsel<=3'b000;
			EX_ALUop<=8'b00000000;
			reg_operation1_EX<=0;
			reg_operation2_EX<=0;
			write_regAddress_EX<=0;
			is_write_EX<=0;
			
			ex_is_inDelaySlot<=0;
			ex_link_returnAddr<=0;
			is_in_delaySlot_o<=0;
			ex_instruction<=0;
		end
		
		
		
		else if(stall[2] == 1'b0)
		begin
			EX_ALUsel<=ID_ALUsel;
			EX_ALUop<=ID_ALUop;
			reg_operation1_EX<=reg_operation1_ID;
			reg_operation2_EX<=reg_operation2_ID;
			write_regAddress_EX<=write_regAddress_ID;
			is_write_EX<=is_write_ID;
			
			ex_is_inDelaySlot<=id_is_inDelaySlot;
			ex_link_returnAddr<=id_link_returnAddr;
			is_in_delaySlot_o<=id_next_instIsInDelaySlot_i;
			ex_instruction<=id_instruction;

		end
			
	end


endmodule