#-----------------------------------------------------------
# PlanAhead v14.6
# Build 269223 by xbuild on Wed Jun  5 11:17:50 MDT 2013
# Start of session at: Wed Apr 22 19:45:01 2015
# Process ID: 5672
# Log file: C:/Users/ulab/Desktop/project_6/planAhead.log
# Journal file: C:/Users/ulab/Desktop/project_6\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
open_project {C:\Users\ulab\Desktop\project_6\project_6.ppr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'C:/Xilinx/14.6/ISE_DS/ISE/'
open_project: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 451.715 ; gain = 90.023
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 19:46:33 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 19:47:52 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus data_in[11 : 3] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus write_data<4 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 61828 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 663 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Wed Apr 22 19:48:47 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:22 . Memory (MB): peak = 661.203 ; gain = 156.684
launch_runs impl_1 -to_step Bitgen
[Wed Apr 22 19:52:32 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 19:58:39 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus data_in[11 : 3] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus write_data<4 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 61700 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 663 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Wed Apr 22 19:59:26 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 661.641 ; gain = 0.438
launch_runs impl_1 -to_step Bitgen
[Wed Apr 22 20:03:06 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 20:09:24 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 20:11:12 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus data_in[11 : 3] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus write_data<4 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 61060 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 663 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Wed Apr 22 20:11:58 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 662.070 ; gain = 0.430
launch_runs impl_1 -to_step Bitgen
[Wed Apr 22 20:15:32 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 20:27:26 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 20:28:29 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Result<31 : 1> on block top_level is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 62084 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 695 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Wed Apr 22 20:29:16 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 664.766 ; gain = 2.695
launch_runs impl_1 -to_step Bitgen
[Wed Apr 22 20:32:55 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
close [ open C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/new/color_change.vhd w ]
add_files C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/new/color_change.vhd
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 20:56:08 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 20:56:49 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 20:57:24 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 20:58:43 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 61764 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 693 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Wed Apr 22 20:59:29 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 674.246 ; gain = 9.480
launch_runs impl_1 -to_step Bitgen
[Wed Apr 22 21:03:10 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 21:12:42 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 62084 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 692 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Wed Apr 22 21:13:27 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 680.570 ; gain = 6.324
launch_runs impl_1 -to_step Bitgen
[Wed Apr 22 21:17:07 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
import_files -norecurse {{C:/Users/ulab/Desktop/import VHDL/PWMcontroller.vhd}}
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 21:36:32 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 21:38:34 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus counter<8 : 0> on block PSRAM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus registerPointer[2]_Decoder_17_OUT<5 : 0>
   on block color_change is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus coorData<33 : 17> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 61188 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 746 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Wed Apr 22 21:39:19 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 684.742 ; gain = 4.172
launch_runs impl_1 -to_step Bitgen
[Wed Apr 22 21:43:00 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 21:47:17 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus counter<8 : 0> on block PSRAM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus registerPointer[2]_Decoder_17_OUT<5 : 0>
   on block color_change is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus coorData<33 : 17> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 62084 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 746 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Wed Apr 22 21:48:08 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 689.684 ; gain = 4.941
launch_runs impl_1 -to_step Bitgen
[Wed Apr 22 21:52:02 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 22:07:17 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 22:10:15 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus counter<8 : 0> on block PSRAM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus registerPointer[2]_Decoder_17_OUT<5 : 0>
   on block color_change is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus coorData<33 : 17> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 62084 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Wed Apr 22 22:11:07 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 689.684 ; gain = 0.000
launch_runs impl_1 -to_step Bitgen
[Wed Apr 22 22:15:21 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 22:21:30 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 22:22:06 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus counter<8 : 0> on block PSRAM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus registerPointer[2]_Decoder_17_OUT<5 : 0>
   on block color_change is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus coorData<33 : 17> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 62084 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 728 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Wed Apr 22 22:22:58 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 689.684 ; gain = 0.000
launch_runs impl_1 -to_step Bitgen
[Wed Apr 22 22:26:53 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
close [ open C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/new/width_change.vhd w ]
add_files C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/new/width_change.vhd
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 23:09:56 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Wed Apr 22 23:10:33 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus counter<8 : 0> on block PSRAM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus registerPointer[2]_Decoder_17_OUT<5 : 0>
   on block color_change is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus coorData<33 : 17> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 61380 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 728 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Wed Apr 22 23:11:24 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 689.684 ; gain = 0.000
launch_runs impl_1 -to_step Bitgen
[Wed Apr 22 23:15:23 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting PlanAhead at Wed Apr 22 23:18:10 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
