

================================================================
== Vivado HLS Report for 'toThreshold_GaussianBlur'
================================================================
* Date:           Fri Jun 26 18:10:54 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        threshold_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.67|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  478|  2112662|  478|  2112662|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+---------+-----+---------+---------+
        |                                |                      |    Latency    |    Interval   | Pipeline|
        |            Instance            |        Module        | min |   max   | min |   max   |   Type  |
        +--------------------------------+----------------------+-----+---------+-----+---------+---------+
        |grp_toThreshold_Filter2D_fu_37  |toThreshold_Filter2D  |  477|  2112661|  477|  2112661|   none  |
        +--------------------------------+----------------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        5|     23|    2167|   3462|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      3|
|Register         |        -|      -|       4|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|     23|    2171|   3466|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     10|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+----------------------+---------+-------+------+------+
    |grp_toThreshold_Filter2D_fu_37  |toThreshold_Filter2D  |        5|     23|  2167|  3462|
    +--------------------------------+----------------------+---------+-------+------+------+
    |Total                           |                      |        5|     23|  2167|  3462|
    +--------------------------------+----------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_43  |    or    |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   1|          3|    1|          3|
    |p_dst_data_stream_V_write  |   1|          2|    1|          2|
    |p_src_data_stream_V_read   |   1|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |   3|          7|    3|          7|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  2|   0|    2|          0|
    |ap_done_reg                                           |  1|   0|    1|          0|
    |grp_toThreshold_Filter2D_fu_37_ap_start_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 |  4|   0|    4|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | toThreshold_GaussianBlur | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | toThreshold_GaussianBlur | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | toThreshold_GaussianBlur | return value |
|ap_done                      | out |    1| ap_ctrl_hs | toThreshold_GaussianBlur | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | toThreshold_GaussianBlur | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | toThreshold_GaussianBlur | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | toThreshold_GaussianBlur | return value |
|p_src_rows_V_read            |  in |   12|   ap_none  |     p_src_rows_V_read    |    scalar    |
|p_src_cols_V_read            |  in |   12|   ap_none  |     p_src_cols_V_read    |    scalar    |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |    p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |    p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |    p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |    p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |    p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |    p_dst_data_stream_V   |    pointer   |
+-----------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 1.84ns
ST_1: p_src_cols_V_read_5 [1/1] 0.00ns
:2  %p_src_cols_V_read_5 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_5 [1/1] 0.00ns
:3  %p_src_rows_V_read_5 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: stg_5 [2/2] 1.84ns
:4  call fastcc void @toThreshold_Filter2D(i12 %p_src_rows_V_read_5, i12 %p_src_cols_V_read_5, i8* %p_src_data_stream_V, i8* %p_dst_data_stream_V)


 <State 2>: 0.00ns
ST_2: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @str236, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str237, [1 x i8]* @str237, [8 x i8]* @str236)

ST_2: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @str232, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str233, [1 x i8]* @str233, [8 x i8]* @str232)

ST_2: stg_8 [1/2] 0.00ns
:4  call fastcc void @toThreshold_Filter2D(i12 %p_src_rows_V_read_5, i12 %p_src_cols_V_read_5, i8* %p_src_data_stream_V, i8* %p_dst_data_stream_V)

ST_2: stg_9 [1/1] 0.00ns
:5  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x100ecfc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x100ecf30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x111b7450; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x111b72a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_src_cols_V_read_5 (read         ) [ 001]
p_src_rows_V_read_5 (read         ) [ 001]
stg_6               (specinterface) [ 000]
stg_7               (specinterface) [ 000]
stg_8               (call         ) [ 000]
stg_9               (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toThreshold_Filter2D"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str236"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str237"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str232"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str233"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="p_src_cols_V_read_5_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="12" slack="0"/>
<pin id="26" dir="0" index="1" bw="12" slack="0"/>
<pin id="27" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_5/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="p_src_rows_V_read_5_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="12" slack="0"/>
<pin id="32" dir="0" index="1" bw="12" slack="0"/>
<pin id="33" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_5/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_toThreshold_Filter2D_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="0" slack="0"/>
<pin id="39" dir="0" index="1" bw="12" slack="0"/>
<pin id="40" dir="0" index="2" bw="12" slack="0"/>
<pin id="41" dir="0" index="3" bw="8" slack="0"/>
<pin id="42" dir="0" index="4" bw="8" slack="0"/>
<pin id="43" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_5/1 "/>
</bind>
</comp>

<comp id="49" class="1005" name="p_src_cols_V_read_5_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="12" slack="1"/>
<pin id="51" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_5 "/>
</bind>
</comp>

<comp id="54" class="1005" name="p_src_rows_V_read_5_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="12" slack="1"/>
<pin id="56" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="8" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="45"><net_src comp="30" pin="2"/><net_sink comp="37" pin=1"/></net>

<net id="46"><net_src comp="24" pin="2"/><net_sink comp="37" pin=2"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="37" pin=3"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="37" pin=4"/></net>

<net id="52"><net_src comp="24" pin="2"/><net_sink comp="49" pin=0"/></net>

<net id="53"><net_src comp="49" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="57"><net_src comp="30" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="58"><net_src comp="54" pin="1"/><net_sink comp="37" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_toThreshold_Filter2D_fu_37 |    5    |    7    |  7.855  |   2063  |   3263  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   read   | p_src_cols_V_read_5_read_fu_24 |    0    |    0    |    0    |    0    |    0    |
|          | p_src_rows_V_read_5_read_fu_30 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    5    |    7    |  7.855  |   2063  |   3263  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|p_src_cols_V_read_5_reg_49|   12   |
|p_src_rows_V_read_5_reg_54|   12   |
+--------------------------+--------+
|           Total          |   24   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_toThreshold_Filter2D_fu_37 |  p1  |   2  |  12  |   24   ||    12   |
| grp_toThreshold_Filter2D_fu_37 |  p2  |   2  |  12  |   24   ||    12   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   48   ||  3.142  ||    24   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    5   |    7   |    7   |  2063  |  3263  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   24   |
|  Register |    -   |    -   |    -   |   24   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   10   |  2087  |  3287  |
+-----------+--------+--------+--------+--------+--------+
