--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Dec 17 23:03:49 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets CIC_out_clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 10.142ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \HP_IIR1/Multiplier1/FF_21  (from CIC_out_clk_c +)
   Destination:    FD1P3DX    D              \HP_IIR1/Multiplier1/FF_2  (to CIC_out_clk_c +)

   Delay:                  14.982ns  (32.6% logic, 67.4% route), 10 logic levels.

 Constraint Details:

     14.982ns data_path \HP_IIR1/Multiplier1/FF_21 to \HP_IIR1/Multiplier1/FF_2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 10.142ns

 Path Details: \HP_IIR1/Multiplier1/FF_21 to \HP_IIR1/Multiplier1/FF_2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HP_IIR1/Multiplier1/FF_21 (from CIC_out_clk_c)
Route         9   e 1.632                                  \HP_IIR1/Multiplier1/regb_b_2
LUT4        ---     0.493              B to Z              \HP_IIR1/Multiplier1/AND2_t14
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/Multiplier_0_pp_1_2
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Cadd_Multiplier_0_0_1
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/co_Multiplier_0_0_1
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Multiplier_0_add_0_2
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/Multiplier_0_pp_0_5
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Multiplier_0_add_0_3
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/co_t_Multiplier_0_2_1
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/t_Multiplier_0_add_2_2
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/co_t_Multiplier_0_2_2
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/t_Multiplier_0_add_2_3
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/co_t_Multiplier_0_2_3
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/t_Multiplier_0_add_2_4
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/co_t_Multiplier_0_2_4
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/t_Multiplier_0_add_2_5
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/s_Multiplier_0_1_14
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/t_Multiplier_0_add_2_6
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/rego_o_13
                  --------
                   14.982  (32.6% logic, 67.4% route), 10 logic levels.


Error:  The following path violates requirements by 10.142ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \HP_IIR1/Multiplier1/FF_21  (from CIC_out_clk_c +)
   Destination:    FD1P3DX    D              \HP_IIR1/Multiplier1/FF_2  (to CIC_out_clk_c +)

   Delay:                  14.982ns  (32.6% logic, 67.4% route), 10 logic levels.

 Constraint Details:

     14.982ns data_path \HP_IIR1/Multiplier1/FF_21 to \HP_IIR1/Multiplier1/FF_2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 10.142ns

 Path Details: \HP_IIR1/Multiplier1/FF_21 to \HP_IIR1/Multiplier1/FF_2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HP_IIR1/Multiplier1/FF_21 (from CIC_out_clk_c)
Route         9   e 1.632                                  \HP_IIR1/Multiplier1/regb_b_2
LUT4        ---     0.493              B to Z              \HP_IIR1/Multiplier1/AND2_t14
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/Multiplier_0_pp_1_2
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Cadd_Multiplier_0_0_1
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/co_Multiplier_0_0_1
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Multiplier_0_add_0_2
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/Multiplier_0_pp_0_5
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Multiplier_0_add_0_3
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/co_Multiplier_0_0_3
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Multiplier_0_add_0_4
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/Multiplier_0_pp_1_9
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Multiplier_0_add_0_5
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/Multiplier_0_pp_1_11
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Multiplier_0_add_0_6
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/co_Multiplier_0_0_6
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Cadd_Multiplier_0_0_7
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/s_Multiplier_0_1_14
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/t_Multiplier_0_add_2_6
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/rego_o_13
                  --------
                   14.982  (32.6% logic, 67.4% route), 10 logic levels.


Error:  The following path violates requirements by 10.142ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \HP_IIR1/Multiplier1/FF_21  (from CIC_out_clk_c +)
   Destination:    FD1P3DX    D              \HP_IIR1/Multiplier1/FF_2  (to CIC_out_clk_c +)

   Delay:                  14.982ns  (32.6% logic, 67.4% route), 10 logic levels.

 Constraint Details:

     14.982ns data_path \HP_IIR1/Multiplier1/FF_21 to \HP_IIR1/Multiplier1/FF_2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 10.142ns

 Path Details: \HP_IIR1/Multiplier1/FF_21 to \HP_IIR1/Multiplier1/FF_2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HP_IIR1/Multiplier1/FF_21 (from CIC_out_clk_c)
Route         9   e 1.632                                  \HP_IIR1/Multiplier1/regb_b_2
LUT4        ---     0.493              B to Z              \HP_IIR1/Multiplier1/AND2_t14
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/Multiplier_0_pp_1_2
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Cadd_Multiplier_0_0_1
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/co_Multiplier_0_0_1
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Multiplier_0_add_0_2
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/Multiplier_0_pp_0_5
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Multiplier_0_add_0_3
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/co_Multiplier_0_0_3
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Multiplier_0_add_0_4
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/Multiplier_0_pp_1_9
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Multiplier_0_add_0_5
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/Multiplier_0_pp_1_11
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/Multiplier_0_add_0_6
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/co_t_Multiplier_0_2_4
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/t_Multiplier_0_add_2_5
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/s_Multiplier_0_1_14
LUT4        ---     0.493                to                \HP_IIR1/Multiplier1/t_Multiplier_0_add_2_6
Route         1   e 0.941                                  \HP_IIR1/Multiplier1/rego_o_13
                  --------
                   14.982  (32.6% logic, 67.4% route), 10 logic levels.

Warning: 15.142 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            244 items scored, 244 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.447ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \Mixer1/MixerOutSin_i8  (from osc_clk +)
   Destination:    FD1S3AX    D              \CIC1/d1_i66  (to osc_clk +)

   Delay:                  10.287ns  (62.4% logic, 37.6% route), 32 logic levels.

 Constraint Details:

     10.287ns data_path \Mixer1/MixerOutSin_i8 to \CIC1/d1_i66 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.447ns

 Path Details: \Mixer1/MixerOutSin_i8 to \CIC1/d1_i66

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \Mixer1/MixerOutSin_i8 (from osc_clk)
Route        62   e 2.324                                  MixerOutSin_c_7
A1_TO_FCO   ---     0.827           A[2] to COUT           \CIC1/add_3_8
Route         1   e 0.020                                  \CIC1/n510
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_10
Route         1   e 0.020                                  \CIC1/n511
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_12
Route         1   e 0.020                                  \CIC1/n512
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_14
Route         1   e 0.020                                  \CIC1/n513
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_16
Route         1   e 0.020                                  \CIC1/n514
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_18
Route         1   e 0.020                                  \CIC1/n515
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_20
Route         1   e 0.020                                  \CIC1/n516
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_22
Route         1   e 0.020                                  \CIC1/n517
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_24
Route         1   e 0.020                                  \CIC1/n518
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_26
Route         1   e 0.020                                  \CIC1/n519
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_28
Route         1   e 0.020                                  \CIC1/n520
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_30
Route         1   e 0.020                                  \CIC1/n521
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_32
Route         1   e 0.020                                  \CIC1/n522
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_34
Route         1   e 0.020                                  \CIC1/n523
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_36
Route         1   e 0.020                                  \CIC1/n524
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_38
Route         1   e 0.020                                  \CIC1/n525
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_40
Route         1   e 0.020                                  \CIC1/n526
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_42
Route         1   e 0.020                                  \CIC1/n527
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_44
Route         1   e 0.020                                  \CIC1/n528
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_46
Route         1   e 0.020                                  \CIC1/n529
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_48
Route         1   e 0.020                                  \CIC1/n530
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_50
Route         1   e 0.020                                  \CIC1/n531
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_52
Route         1   e 0.020                                  \CIC1/n532
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_54
Route         1   e 0.020                                  \CIC1/n533
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_56
Route         1   e 0.020                                  \CIC1/n534
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_58
Route         1   e 0.020                                  \CIC1/n535
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_60
Route         1   e 0.020                                  \CIC1/n536
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_62
Route         1   e 0.020                                  \CIC1/n537
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_64
Route         1   e 0.020                                  \CIC1/n538
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_66
Route         1   e 0.020                                  \CIC1/n539
FCI_TO_F    ---     0.598            CIN to S[2]           \CIC1/add_3_68
Route         1   e 0.941                                  \CIC1/d1_67__N_1213[66]
                  --------
                   10.287  (62.4% logic, 37.6% route), 32 logic levels.


Error:  The following path violates requirements by 5.447ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \Mixer1/MixerOutSin_i8  (from osc_clk +)
   Destination:    FD1S3AX    D              \CIC1/d1_i67  (to osc_clk +)

   Delay:                  10.287ns  (62.4% logic, 37.6% route), 32 logic levels.

 Constraint Details:

     10.287ns data_path \Mixer1/MixerOutSin_i8 to \CIC1/d1_i67 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.447ns

 Path Details: \Mixer1/MixerOutSin_i8 to \CIC1/d1_i67

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \Mixer1/MixerOutSin_i8 (from osc_clk)
Route        62   e 2.324                                  MixerOutSin_c_7
A1_TO_FCO   ---     0.827           A[2] to COUT           \CIC1/add_3_8
Route         1   e 0.020                                  \CIC1/n510
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_10
Route         1   e 0.020                                  \CIC1/n511
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_12
Route         1   e 0.020                                  \CIC1/n512
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_14
Route         1   e 0.020                                  \CIC1/n513
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_16
Route         1   e 0.020                                  \CIC1/n514
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_18
Route         1   e 0.020                                  \CIC1/n515
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_20
Route         1   e 0.020                                  \CIC1/n516
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_22
Route         1   e 0.020                                  \CIC1/n517
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_24
Route         1   e 0.020                                  \CIC1/n518
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_26
Route         1   e 0.020                                  \CIC1/n519
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_28
Route         1   e 0.020                                  \CIC1/n520
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_30
Route         1   e 0.020                                  \CIC1/n521
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_32
Route         1   e 0.020                                  \CIC1/n522
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_34
Route         1   e 0.020                                  \CIC1/n523
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_36
Route         1   e 0.020                                  \CIC1/n524
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_38
Route         1   e 0.020                                  \CIC1/n525
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_40
Route         1   e 0.020                                  \CIC1/n526
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_42
Route         1   e 0.020                                  \CIC1/n527
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_44
Route         1   e 0.020                                  \CIC1/n528
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_46
Route         1   e 0.020                                  \CIC1/n529
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_48
Route         1   e 0.020                                  \CIC1/n530
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_50
Route         1   e 0.020                                  \CIC1/n531
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_52
Route         1   e 0.020                                  \CIC1/n532
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_54
Route         1   e 0.020                                  \CIC1/n533
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_56
Route         1   e 0.020                                  \CIC1/n534
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_58
Route         1   e 0.020                                  \CIC1/n535
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_60
Route         1   e 0.020                                  \CIC1/n536
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_62
Route         1   e 0.020                                  \CIC1/n537
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_64
Route         1   e 0.020                                  \CIC1/n538
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_66
Route         1   e 0.020                                  \CIC1/n539
FCI_TO_F    ---     0.598            CIN to S[2]           \CIC1/add_3_68
Route         1   e 0.941                                  \CIC1/d1_67__N_1213[67]
                  --------
                   10.287  (62.4% logic, 37.6% route), 32 logic levels.


Error:  The following path violates requirements by 5.270ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \Mixer1/MixerOutSin_i8  (from osc_clk +)
   Destination:    FD1S3AX    D              \CIC1/d1_i64  (to osc_clk +)

   Delay:                  10.110ns  (62.0% logic, 38.0% route), 31 logic levels.

 Constraint Details:

     10.110ns data_path \Mixer1/MixerOutSin_i8 to \CIC1/d1_i64 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.270ns

 Path Details: \Mixer1/MixerOutSin_i8 to \CIC1/d1_i64

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \Mixer1/MixerOutSin_i8 (from osc_clk)
Route        62   e 2.324                                  MixerOutSin_c_7
A1_TO_FCO   ---     0.827           A[2] to COUT           \CIC1/add_3_8
Route         1   e 0.020                                  \CIC1/n510
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_10
Route         1   e 0.020                                  \CIC1/n511
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_12
Route         1   e 0.020                                  \CIC1/n512
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_14
Route         1   e 0.020                                  \CIC1/n513
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_16
Route         1   e 0.020                                  \CIC1/n514
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_18
Route         1   e 0.020                                  \CIC1/n515
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_20
Route         1   e 0.020                                  \CIC1/n516
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_22
Route         1   e 0.020                                  \CIC1/n517
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_24
Route         1   e 0.020                                  \CIC1/n518
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_26
Route         1   e 0.020                                  \CIC1/n519
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_28
Route         1   e 0.020                                  \CIC1/n520
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_30
Route         1   e 0.020                                  \CIC1/n521
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_32
Route         1   e 0.020                                  \CIC1/n522
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_34
Route         1   e 0.020                                  \CIC1/n523
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_36
Route         1   e 0.020                                  \CIC1/n524
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_38
Route         1   e 0.020                                  \CIC1/n525
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_40
Route         1   e 0.020                                  \CIC1/n526
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_42
Route         1   e 0.020                                  \CIC1/n527
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_44
Route         1   e 0.020                                  \CIC1/n528
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_46
Route         1   e 0.020                                  \CIC1/n529
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_48
Route         1   e 0.020                                  \CIC1/n530
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_50
Route         1   e 0.020                                  \CIC1/n531
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_52
Route         1   e 0.020                                  \CIC1/n532
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_54
Route         1   e 0.020                                  \CIC1/n533
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_56
Route         1   e 0.020                                  \CIC1/n534
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_58
Route         1   e 0.020                                  \CIC1/n535
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_60
Route         1   e 0.020                                  \CIC1/n536
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_62
Route         1   e 0.020                                  \CIC1/n537
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_64
Route         1   e 0.020                                  \CIC1/n538
FCI_TO_F    ---     0.598            CIN to S[2]           \CIC1/add_3_66
Route         1   e 0.941                                  \CIC1/d1_67__N_1213[64]
                  --------
                   10.110  (62.0% logic, 38.0% route), 31 logic levels.

Warning: 10.447 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets CIC_out_clk_c]           |     5.000 ns|    15.142 ns|    10 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|    10.447 ns|    32 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\HP_IIR1/Multiplier1/co_t_Multiplier_0_2|        |        |
_4                                      |       1|    3391|     78.13%
                                        |        |        |
\HP_IIR1/Multiplier1/rega_a_4           |       8|    3245|     74.77%
                                        |        |        |
\HP_IIR1/Multiplier1/co_t_Multiplier_0_2|        |        |
_3                                      |       1|    2829|     65.18%
                                        |        |        |
\HP_IIR1/Multiplier1/co_Multiplier_0_0_3|       1|    2725|     62.79%
                                        |        |        |
\HP_IIR1/Multiplier1/mco                |       1|    2447|     56.38%
                                        |        |        |
\HP_IIR1/Multiplier1/Multiplier_0_pp_0_5|       1|    2409|     55.51%
                                        |        |        |
\HP_IIR1/Multiplier1/Multiplier_0_pp_1_9|       1|    2225|     51.27%
                                        |        |        |
\HP_IIR1/Multiplier1/regb_b_1           |       8|    1912|     44.06%
                                        |        |        |
\HP_IIR1/Multiplier1/rego_o_13          |       1|    1745|     40.21%
                                        |        |        |
\HP_IIR1/Multiplier1/s_Multiplier_0_1_14|       1|    1745|     40.21%
                                        |        |        |
\HP_IIR1/Multiplier1/co_t_Multiplier_0_2|        |        |
_2                                      |       1|    1715|     39.52%
                                        |        |        |
\HP_IIR1/Multiplier1/co_Multiplier_0_0_1|       1|    1407|     32.42%
                                        |        |        |
\HP_IIR1/Multiplier1/Multiplier_0_pp_1_1|        |        |
1                                       |       1|    1197|     27.58%
                                        |        |        |
\HP_IIR1/Multiplier1/rega_a_1           |       8|    1173|     27.03%
                                        |        |        |
\HP_IIR1/Multiplier1/rego_o_11          |       1|     954|     21.98%
                                        |        |        |
\HP_IIR1/Multiplier1/rego_o_12          |       1|     953|     21.96%
                                        |        |        |
\HP_IIR1/Multiplier1/mco_2              |       1|     839|     19.33%
                                        |        |        |
\HP_IIR1/Multiplier1/co_t_Multiplier_0_2|        |        |
_1                                      |       1|     801|     18.46%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4340  Score: 35219993

Constraints cover  65260 paths, 2435 nets, and 4251 connections (77.6% coverage)


Peak memory: 82706432 bytes, TRCE: 10940416 bytes, DLYMAN: 335872 bytes
CPU_TIME_REPORT: 0 secs 
