static inline T_1 F_1 ( T_2 V_1 , struct V_2 * V_3 , T_1 * V_4 )\r\n{\r\nT_1 V_5 ;\r\nasm volatile (\r\n" .insn rxy,0xe300000000d0,%[req],%[fib]\n"\r\n" ipm %[cc]\n"\r\n" srl %[cc],28\n"\r\n: [cc] "=d" (cc), [req] "+d" (req), [fib] "+Q" (*fib)\r\n: : "cc");\r\n* V_4 = V_1 >> 24 & 0xff ;\r\nreturn V_5 ;\r\n}\r\nint F_2 ( T_2 V_1 , struct V_2 * V_3 )\r\n{\r\nT_1 V_5 , V_4 ;\r\ndo {\r\nV_5 = F_1 ( V_1 , V_3 , & V_4 ) ;\r\nif ( V_5 == 2 )\r\nF_3 ( V_6 ) ;\r\n} while ( V_5 == 2 );\r\nif ( V_5 )\r\nF_4 ( V_7 L_1 ,\r\nV_8 , V_5 , V_4 ) ;\r\nreturn ( V_5 ) ? - V_9 : 0 ;\r\n}\r\nstatic inline T_1 F_5 ( T_2 V_10 , T_2 V_11 , T_2 V_12 , T_1 * V_4 )\r\n{\r\nregister T_2 T_3 V_13 ( L_2 ) = V_11 ;\r\nregister T_2 T_4 V_13 ( L_3 ) = V_12 ;\r\nT_1 V_5 ;\r\nasm volatile (\r\n" .insn rre,0xb9d30000,%[fn],%[addr]\n"\r\n" ipm %[cc]\n"\r\n" srl %[cc],28\n"\r\n: [cc] "=d" (cc), [fn] "+d" (fn)\r\n: [addr] "d" (__addr), "d" (__range)\r\n: "cc");\r\n* V_4 = V_10 >> 24 & 0xff ;\r\nreturn V_5 ;\r\n}\r\nint F_6 ( T_2 V_10 , T_2 V_11 , T_2 V_12 )\r\n{\r\nT_1 V_5 , V_4 ;\r\ndo {\r\nV_5 = F_5 ( V_10 , V_11 , V_12 , & V_4 ) ;\r\nif ( V_5 == 2 )\r\nF_7 ( V_6 ) ;\r\n} while ( V_5 == 2 );\r\nif ( V_5 )\r\nF_4 ( V_7 L_4 ,\r\nV_8 , V_5 , V_4 , V_11 , V_12 ) ;\r\nreturn ( V_5 ) ? - V_9 : 0 ;\r\n}\r\nvoid F_8 ( T_5 V_14 , char * V_15 , T_1 V_16 )\r\n{\r\nasm volatile (\r\n" .insn rsy,0xeb00000000d1,%[ctl],%[isc],%[u]\n"\r\n: : [ctl] "d" (ctl), [isc] "d" (isc << 27), [u] "Q" (*unused));\r\n}\r\nstatic inline int F_9 ( T_2 * V_17 , T_2 V_1 , T_2 V_18 , T_1 * V_4 )\r\n{\r\nregister T_2 T_6 V_13 ( L_2 ) = V_1 ;\r\nregister T_2 T_7 V_13 ( L_3 ) = V_18 ;\r\nint V_5 = - V_19 ;\r\nT_2 V_20 ;\r\nasm volatile (\r\n" .insn rre,0xb9d20000,%[data],%[req]\n"\r\n"0: ipm %[cc]\n"\r\n" srl %[cc],28\n"\r\n"1:\n"\r\nEX_TABLE(0b, 1b)\r\n: [cc] "+d" (cc), [data] "=d" (__data), [req] "+d" (__req)\r\n: "d" (__offset)\r\n: "cc");\r\n* V_4 = T_6 >> 24 & 0xff ;\r\nif ( ! V_5 )\r\n* V_17 = V_20 ;\r\nreturn V_5 ;\r\n}\r\nint F_10 ( T_2 * V_17 , T_2 V_1 , T_2 V_18 )\r\n{\r\nT_1 V_4 ;\r\nint V_5 ;\r\ndo {\r\nV_5 = F_9 ( V_17 , V_1 , V_18 , & V_4 ) ;\r\nif ( V_5 == 2 )\r\nF_7 ( V_6 ) ;\r\n} while ( V_5 == 2 );\r\nif ( V_5 )\r\nF_4 ( V_7 L_5 ,\r\nV_8 , V_5 , V_4 , V_1 , V_18 ) ;\r\nreturn ( V_5 > 0 ) ? - V_9 : V_5 ;\r\n}\r\nstatic inline int F_11 ( T_2 V_17 , T_2 V_1 , T_2 V_18 , T_1 * V_4 )\r\n{\r\nregister T_2 T_6 V_13 ( L_2 ) = V_1 ;\r\nregister T_2 T_7 V_13 ( L_3 ) = V_18 ;\r\nint V_5 = - V_19 ;\r\nasm volatile (\r\n" .insn rre,0xb9d00000,%[data],%[req]\n"\r\n"0: ipm %[cc]\n"\r\n" srl %[cc],28\n"\r\n"1:\n"\r\nEX_TABLE(0b, 1b)\r\n: [cc] "+d" (cc), [req] "+d" (__req)\r\n: "d" (__offset), [data] "d" (data)\r\n: "cc");\r\n* V_4 = T_6 >> 24 & 0xff ;\r\nreturn V_5 ;\r\n}\r\nint F_12 ( T_2 V_17 , T_2 V_1 , T_2 V_18 )\r\n{\r\nT_1 V_4 ;\r\nint V_5 ;\r\ndo {\r\nV_5 = F_11 ( V_17 , V_1 , V_18 , & V_4 ) ;\r\nif ( V_5 == 2 )\r\nF_7 ( V_6 ) ;\r\n} while ( V_5 == 2 );\r\nif ( V_5 )\r\nF_4 ( V_7 L_5 ,\r\nV_8 , V_5 , V_4 , V_1 , V_18 ) ;\r\nreturn ( V_5 > 0 ) ? - V_9 : V_5 ;\r\n}\r\nstatic inline int F_13 ( const T_2 * V_17 , T_2 V_1 , T_2 V_18 , T_1 * V_4 )\r\n{\r\nint V_5 = - V_19 ;\r\nasm volatile (\r\n" .insn rsy,0xeb00000000d0,%[req],%[offset],%[data]\n"\r\n"0: ipm %[cc]\n"\r\n" srl %[cc],28\n"\r\n"1:\n"\r\nEX_TABLE(0b, 1b)\r\n: [cc] "+d" (cc), [req] "+d" (req)\r\n: [offset] "d" (offset), [data] "Q" (*data)\r\n: "cc");\r\n* V_4 = V_1 >> 24 & 0xff ;\r\nreturn V_5 ;\r\n}\r\nint F_14 ( const T_2 * V_17 , T_2 V_1 , T_2 V_18 )\r\n{\r\nT_1 V_4 ;\r\nint V_5 ;\r\ndo {\r\nV_5 = F_13 ( V_17 , V_1 , V_18 , & V_4 ) ;\r\nif ( V_5 == 2 )\r\nF_7 ( V_6 ) ;\r\n} while ( V_5 == 2 );\r\nif ( V_5 )\r\nF_4 ( V_7 L_5 ,\r\nV_8 , V_5 , V_4 , V_1 , V_18 ) ;\r\nreturn ( V_5 > 0 ) ? - V_9 : V_5 ;\r\n}
