INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/mux_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sources_1/new/register_file_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/prana/Documents/Projects/FPGA-Soc/riscv/riscv.srcs/sim_1/new/tb_register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register_file
