;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-134
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 30, 9
	SUB 0, 4
	SPL 0, <802
	SUB -207, <-134
	SPL @270, @0
	ADD 30, 9
	SUB 124, 106
	SUB 20, @13
	SUB @124, 106
	JMN 70, 200
	SPL 300, 390
	JMN 20, <13
	JMN 20, <13
	MOV -4, <-0
	MOV -4, <-0
	SPL 300, 90
	CMP #270, <1
	DAT <0, #-60
	JMN 20, <13
	DJN @270, @0
	SUB 184, 306
	JMP -884, 306
	SUB 184, 306
	DAT <-0, #-60
	JMN 600, 0
	SUB 40, @8
	SLT 20, @13
	SUB 40, @8
	ADD 250, 30
	SUB <0, <2
	MOV -4, <-0
	ADD #840, 60
	SUB 840, 61
	SUB 840, 61
	SLT 250, 30
	MOV -4, <509
	MOV -4, <509
	JMN 20, <13
	JMN 20, <13
	JMN 20, <13
	SPL 0, <802
	DJN 20, <13
	SLT @600, @0
	SUB @121, 106
	DAT <0, <2
	ADD 250, 30
	MOV -1, <-20
