Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: openmips_min_sopc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "openmips_min_sopc.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "openmips_min_sopc"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : openmips_min_sopc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"code"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\regfile.v\" into library work
Parsing verilog file "E:\Workspace\ISE\OpenMIPS\code\/defines.v" included at line 22.
Parsing module <regfile>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\pc_reg.v\" into library work
Parsing verilog file "E:\Workspace\ISE\OpenMIPS\code\/defines.v" included at line 22.
Parsing module <pc_reg>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\mem_wb.v\" into library work
Parsing verilog file "E:\Workspace\ISE\OpenMIPS\code\/defines.v" included at line 21.
Parsing module <mem_wb>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\mem.v\" into library work
Parsing verilog file "E:\Workspace\ISE\OpenMIPS\code\/defines.v" included at line 22.
Parsing module <mem>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\if_id.v\" into library work
Parsing verilog file "E:\Workspace\ISE\OpenMIPS\code\/defines.v" included at line 22.
Parsing module <if_id>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\id_ex.v\" into library work
Parsing verilog file "E:\Workspace\ISE\OpenMIPS\code\/defines.v" included at line 22.
Parsing module <id_ex>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\id.v\" into library work
Parsing verilog file "E:\Workspace\ISE\OpenMIPS\code\/defines.v" included at line 22.
Parsing module <id>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\ex_mem.v\" into library work
Parsing verilog file "E:\Workspace\ISE\OpenMIPS\code\/defines.v" included at line 22.
Parsing module <ex_mem>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\ex.v\" into library work
Parsing verilog file "E:\Workspace\ISE\OpenMIPS\code\/defines.v" included at line 22.
Parsing module <ex>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\openmips.v\" into library work
Parsing verilog file "E:\Workspace\ISE\OpenMIPS\code\/defines.v" included at line 22.
Parsing module <openmips>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\mux8t1_4.v\" into library work
Parsing module <mux8t1_4>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\mux4t1_4.v\" into library work
Parsing module <mux4t1_4>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\inst_rom.v\" into library work
Parsing module <inst_rom>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\decoder_7seg.v\" into library work
Parsing module <decoder_7seg>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\clk_div.v\" into library work
Parsing module <clk_div>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\anti_jitter.v\" into library work
Parsing module <anti_jitter>.
Analyzing Verilog file \"E:\Workspace\ISE\OpenMIPS\code\openmips_min_sopc.v\" into library work
Parsing verilog file "E:\Workspace\ISE\OpenMIPS\code\/defines.v" included at line 21.
Parsing module <openmips_min_sopc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <openmips_min_sopc>.

Elaborating module <openmips>.

Elaborating module <pc_reg>.

Elaborating module <if_id>.

Elaborating module <id>.

Elaborating module <regfile>.

Elaborating module <id_ex>.

Elaborating module <ex>.

Elaborating module <ex_mem>.

Elaborating module <mem>.

Elaborating module <mem_wb>.
WARNING:HDLCompiler:189 - "E:\Workspace\ISE\OpenMIPS\code\openmips.v" Line 168: Size mismatch in connection of port <wb_wd>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\Workspace\ISE\OpenMIPS\code\openmips.v" Line 168: Assignment to wd_wd_i ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\Workspace\ISE\OpenMIPS\code\openmips.v" Line 50: Net <wb_wd_i[4]> does not have a driver.
WARNING:HDLCompiler:1127 - "E:\Workspace\ISE\OpenMIPS\code\openmips_min_sopc.v" Line 53: Assignment to rom_ce ignored, since the identifier is never used

Elaborating module <inst_rom>.
WARNING:HDLCompiler:1499 - "E:\Workspace\ISE\OpenMIPS\code\inst_rom.v" Line 39: Empty module <inst_rom> remains a black box.

Elaborating module <decoder_7seg>.

Elaborating module <mux8t1_4>.

Elaborating module <mux4t1_4>.

Elaborating module <anti_jitter>.
WARNING:HDLCompiler:189 - "E:\Workspace\ISE\OpenMIPS\code\openmips_min_sopc.v" Line 87: Size mismatch in connection of port <btn>. Formal port size is 5-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "E:\Workspace\ISE\OpenMIPS\code\openmips_min_sopc.v" Line 90: Size mismatch in connection of port <btn_out>. Formal port size is 5-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:1127 - "E:\Workspace\ISE\OpenMIPS\code\openmips_min_sopc.v" Line 90: Assignment to btn_out ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "E:\Workspace\ISE\OpenMIPS\code\openmips_min_sopc.v" Line 91: Size mismatch in connection of port <btn_pulse>. Formal port size is 5-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:1127 - "E:\Workspace\ISE\OpenMIPS\code\openmips_min_sopc.v" Line 91: Assignment to btn_pulse ignored, since the identifier is never used

Elaborating module <clk_div>.
WARNING:HDLCompiler:1127 - "E:\Workspace\ISE\OpenMIPS\code\openmips_min_sopc.v" Line 98: Assignment to clk_cpu ignored, since the identifier is never used
WARNING:HDLCompiler:532 - "E:\Workspace\ISE\OpenMIPS\code\openmips_min_sopc.v" Line 110: Index <5> is out of range [4:0] for signal <btn>.
WARNING:Xst:2972 - "e:/workspace/ise/openmips/code/openmips.v" line 77. All outputs of instance <if_id> of block <if_id> are unconnected in block <openmips>. Underlying logic will be removed.
WARNING:Xst:2972 - "e:/workspace/ise/openmips/code/openmips.v" line 85. All outputs of instance <id> of block <id> are unconnected in block <openmips>. Underlying logic will be removed.
WARNING:Xst:2972 - "e:/workspace/ise/openmips/code/openmips.v" line 102. All outputs of instance <regfile> of block <regfile> are unconnected in block <openmips>. Underlying logic will be removed.
WARNING:Xst:2972 - "e:/workspace/ise/openmips/code/openmips.v" line 115. All outputs of instance <id_ex> of block <id_ex> are unconnected in block <openmips>. Underlying logic will be removed.
WARNING:Xst:2972 - "e:/workspace/ise/openmips/code/openmips.v" line 131. All outputs of instance <ex> of block <ex> are unconnected in block <openmips>. Underlying logic will be removed.
WARNING:Xst:2972 - "e:/workspace/ise/openmips/code/openmips.v" line 143. All outputs of instance <ex_mem> of block <ex_mem> are unconnected in block <openmips>. Underlying logic will be removed.
WARNING:Xst:2972 - "e:/workspace/ise/openmips/code/openmips.v" line 153. All outputs of instance <mem> of block <mem> are unconnected in block <openmips>. Underlying logic will be removed.
WARNING:Xst:2972 - "e:/workspace/ise/openmips/code/openmips.v" line 162. All outputs of instance <mem_wb> of block <mem_wb> are unconnected in block <openmips>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <openmips_min_sopc>.
    Related source file is "e:/workspace/ise/openmips/code/openmips_min_sopc.v".
INFO:Xst:3210 - "e:/workspace/ise/openmips/code/openmips_min_sopc.v" line 48: Output port <rom_ce_o> of the instance <openmips> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/workspace/ise/openmips/code/openmips_min_sopc.v" line 85: Output port <btn_out> of the instance <anti_jitter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/workspace/ise/openmips/code/openmips_min_sopc.v" line 85: Output port <btn_pulse> of the instance <anti_jitter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/workspace/ise/openmips/code/openmips_min_sopc.v" line 94: Output port <clk_cpu> of the instance <clk_div> is unconnected or connected to loadless signal.
    Found 8-bit 4-to-1 multiplexer for signal <led> created at line 105.
    Summary:
	inferred   1 Multiplexer(s).
Unit <openmips_min_sopc> synthesized.

Synthesizing Unit <openmips>.
    Related source file is "e:/workspace/ise/openmips/code/openmips.v".
INFO:Xst:3210 - "e:/workspace/ise/openmips/code/openmips.v" line 162: Output port <wb_wd> of the instance <mem_wb> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_wd_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <openmips> synthesized.

Synthesizing Unit <pc_reg>.
    Related source file is "e:/workspace/ise/openmips/code/pc_reg.v".
    Found 32-bit register for signal <pc>.
    Found 1-bit register for signal <ce>.
    Found 32-bit adder for signal <pc[31]_GND_3_o_add_4_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <pc_reg> synthesized.

Synthesizing Unit <decoder_7seg>.
    Related source file is "e:/workspace/ise/openmips/code/decoder_7seg.v".
    Found 16x8-bit Read Only RAM for signal <segment>
    Summary:
	inferred   1 RAM(s).
Unit <decoder_7seg> synthesized.

Synthesizing Unit <mux8t1_4>.
    Related source file is "e:/workspace/ise/openmips/code/mux8t1_4.v".
    Found 4-bit 8-to-1 multiplexer for signal <o> created at line 28.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux8t1_4> synthesized.

Synthesizing Unit <mux4t1_4>.
    Related source file is "e:/workspace/ise/openmips/code/mux4t1_4.v".
    Found 4x4-bit Read Only RAM for signal <o>
    Summary:
	inferred   1 RAM(s).
Unit <mux4t1_4> synthesized.

Synthesizing Unit <anti_jitter>.
    Related source file is "e:/workspace/ise/openmips/code/anti_jitter.v".
    Found 8-bit register for signal <sw_temp>.
    Found 32-bit register for signal <counter>.
    Found 32-bit register for signal <rst_counter>.
    Found 1-bit register for signal <pulse>.
    Found 5-bit register for signal <btn_out>.
    Found 8-bit register for signal <sw_ok>.
    Found 5-bit register for signal <btn_pulse>.
    Found 1-bit register for signal <rst>.
    Found 5-bit register for signal <btn_temp>.
    Found 32-bit adder for signal <counter[31]_GND_80_o_add_4_OUT> created at line 43.
    Found 32-bit adder for signal <rst_counter[31]_GND_80_o_add_7_OUT> created at line 54.
    Found 5-bit comparator not equal for signal <n0000> created at line 38
    Found 8-bit comparator not equal for signal <n0002> created at line 38
    Found 32-bit comparator greater for signal <counter[31]_GND_80_o_LessThan_4_o> created at line 42
    Found 32-bit comparator greater for signal <rst_counter[31]_GND_80_o_LessThan_7_o> created at line 53
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <anti_jitter> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "e:/workspace/ise/openmips/code/clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_81_o_add_0_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Registers                                            : 12
 1-bit register                                        : 3
 32-bit register                                       : 4
 5-bit register                                        : 3
 8-bit register                                        : 2
# Comparators                                          : 4
 32-bit comparator greater                             : 2
 5-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <code/inst_rom.ngc>.
Loading core <inst_rom> for timing and area information for instance <inst_rom>.
WARNING:Xst:1710 - FF/Latch <btn_temp_4> (without init value) has a constant value of 0 in block <anti_jitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sw_ok_0> of sequential type is unconnected in block <anti_jitter>.
WARNING:Xst:2677 - Node <sw_ok_2> of sequential type is unconnected in block <anti_jitter>.
WARNING:Xst:2677 - Node <sw_ok_3> of sequential type is unconnected in block <anti_jitter>.
WARNING:Xst:2677 - Node <sw_ok_4> of sequential type is unconnected in block <anti_jitter>.
WARNING:Xst:2677 - Node <sw_ok_5> of sequential type is unconnected in block <anti_jitter>.

Synthesizing (advanced) Unit <anti_jitter>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <rst_counter>: 1 register on signal <rst_counter>.
Unit <anti_jitter> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <decoder_7seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segment> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segment>       |          |
    -----------------------------------------------------------------------
Unit <decoder_7seg> synthesized (advanced).

Synthesizing (advanced) Unit <mux4t1_4>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <o>             |          |
    -----------------------------------------------------------------------
Unit <mux4t1_4> synthesized (advanced).

Synthesizing (advanced) Unit <pc_reg>.
The following registers are absorbed into accumulator <pc>: 1 register on signal <pc>.
Unit <pc_reg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 3
 32-bit up counter                                     : 3
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 4
 32-bit comparator greater                             : 2
 5-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 2
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <btn_temp_4> (without init value) has a constant value of 0 in block <anti_jitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <btn_out_4> (without init value) has a constant value of 0 in block <anti_jitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <btn_pulse_4> (without init value) has a constant value of 0 in block <anti_jitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <openmips/pc_reg/pc_0> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips/pc_reg/pc_1> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clk_div/clkdiv_20> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_21> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_22> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_23> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_24> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_25> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_26> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_27> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_28> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_29> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_30> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <clk_div/clkdiv_31> of sequential type is unconnected in block <openmips_min_sopc>.

Optimizing unit <openmips_min_sopc> ...

Optimizing unit <anti_jitter> ...
WARNING:Xst:2677 - Node <anti_jitter/pulse> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/sw_ok_5> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/sw_ok_4> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/sw_ok_3> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/sw_ok_2> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/sw_ok_0> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/btn_pulse_3> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/btn_pulse_2> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/btn_pulse_1> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/btn_pulse_0> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/btn_out_3> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/btn_out_2> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/btn_out_1> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <anti_jitter/btn_out_0> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:1710 - FF/Latch <anti_jitter/rst_counter_28> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/rst_counter_29> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/rst_counter_30> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/rst_counter_31> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_17> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_18> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_19> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_20> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_21> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_22> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_23> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_24> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_25> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_26> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_27> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_28> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_29> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_30> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anti_jitter/counter_31> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block openmips_min_sopc, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : openmips_min_sopc.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 397
#      GND                         : 2
#      INV                         : 4
#      LUT1                        : 91
#      LUT2                        : 5
#      LUT3                        : 21
#      LUT4                        : 43
#      LUT5                        : 12
#      LUT6                        : 16
#      MUXCY                       : 102
#      MUXF7                       : 4
#      VCC                         : 2
#      XORCY                       : 95
# FlipFlops/Latches                : 112
#      FD                          : 12
#      FDC                         : 20
#      FDE                         : 4
#      FDR                         : 48
#      FDRE                        : 28
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 33
#      IBUF                        : 13
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             112  out of  18224     0%  
 Number of Slice LUTs:                  192  out of   9112     2%  
    Number used as Logic:               192  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    202
   Number with an unused Flip Flop:      90  out of    202    44%  
   Number with an unused LUT:            10  out of    202     4%  
   Number of fully used LUT-FF pairs:   102  out of    202    50%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    232    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                             | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
btn<4>                             | BUFGP                                                                                                                             | 33    |
clk_100mhz                         | BUFGP                                                                                                                             | 81    |
inst_rom/N1                        | NONE(inst_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.322ns (Maximum Frequency: 231.351MHz)
   Minimum input arrival time before clock: 5.944ns
   Maximum output required time after clock: 7.393ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<4>'
  Clock period: 2.322ns (frequency: 430.746MHz)
  Total number of paths / destination ports: 515 / 80
-------------------------------------------------------------------------
Delay:               2.322ns (Levels of Logic = 31)
  Source:            openmips/pc_reg/pc_2 (FF)
  Destination:       openmips/pc_reg/pc_31 (FF)
  Source Clock:      btn<4> rising
  Destination Clock: btn<4> rising

  Data Path: openmips/pc_reg/pc_2 to openmips/pc_reg/pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.683  openmips/pc_reg/pc_2 (openmips/pc_reg/pc_2)
     INV:I->O              1   0.206   0.000  openmips/pc_reg/Maccum_pc_lut<2>_INV_0 (openmips/pc_reg/Maccum_pc_lut<2>)
     MUXCY:S->O            1   0.172   0.000  openmips/pc_reg/Maccum_pc_cy<2> (openmips/pc_reg/Maccum_pc_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<3> (openmips/pc_reg/Maccum_pc_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<4> (openmips/pc_reg/Maccum_pc_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<5> (openmips/pc_reg/Maccum_pc_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<6> (openmips/pc_reg/Maccum_pc_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<7> (openmips/pc_reg/Maccum_pc_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<8> (openmips/pc_reg/Maccum_pc_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<9> (openmips/pc_reg/Maccum_pc_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<10> (openmips/pc_reg/Maccum_pc_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<11> (openmips/pc_reg/Maccum_pc_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<12> (openmips/pc_reg/Maccum_pc_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<13> (openmips/pc_reg/Maccum_pc_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<14> (openmips/pc_reg/Maccum_pc_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<15> (openmips/pc_reg/Maccum_pc_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<16> (openmips/pc_reg/Maccum_pc_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<17> (openmips/pc_reg/Maccum_pc_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<18> (openmips/pc_reg/Maccum_pc_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<19> (openmips/pc_reg/Maccum_pc_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<20> (openmips/pc_reg/Maccum_pc_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<21> (openmips/pc_reg/Maccum_pc_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<22> (openmips/pc_reg/Maccum_pc_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<23> (openmips/pc_reg/Maccum_pc_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<24> (openmips/pc_reg/Maccum_pc_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<25> (openmips/pc_reg/Maccum_pc_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<26> (openmips/pc_reg/Maccum_pc_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<27> (openmips/pc_reg/Maccum_pc_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<28> (openmips/pc_reg/Maccum_pc_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<29> (openmips/pc_reg/Maccum_pc_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  openmips/pc_reg/Maccum_pc_cy<30> (openmips/pc_reg/Maccum_pc_cy<30>)
     XORCY:CI->O           1   0.180   0.000  openmips/pc_reg/Maccum_pc_xor<31> (Result<31>)
     FDR:D                     0.102          openmips/pc_reg/pc_31
    ----------------------------------------
    Total                      2.322ns (1.639ns logic, 0.683ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 4.322ns (frequency: 231.351MHz)
  Total number of paths / destination ports: 3521 / 166
-------------------------------------------------------------------------
Delay:               4.322ns (Levels of Logic = 2)
  Source:            anti_jitter/btn_temp_0 (FF)
  Destination:       anti_jitter/rst_counter_27 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: anti_jitter/btn_temp_0 to anti_jitter/rst_counter_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.808  anti_jitter/btn_temp_0 (anti_jitter/btn_temp_0)
     LUT6:I3->O            3   0.205   0.995  anti_jitter/btn_temp[4]_sw_temp[7]_OR_63_o5 (anti_jitter/btn_temp[4]_sw_temp[7]_OR_63_o5)
     LUT6:I1->O           28   0.203   1.234  anti_jitter/btn_temp[4]_sw_temp[7]_OR_63_o7 (anti_jitter/btn_temp[4]_sw_temp[7]_OR_63_o)
     FDRE:R                    0.430          anti_jitter/rst_counter_0
    ----------------------------------------
    Total                      4.322ns (1.285ns logic, 3.037ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'btn<4>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       openmips/pc_reg/ce (FF)
  Destination Clock: btn<4> rising

  Data Path: rst to openmips/pc_reg/ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_IBUF (rst_IBUF)
     FDR:R                     0.430          openmips/pc_reg/ce
    ----------------------------------------
    Total                      2.231ns (1.652ns logic, 0.579ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 877 / 93
-------------------------------------------------------------------------
Offset:              5.944ns (Levels of Logic = 3)
  Source:            btn<3> (PAD)
  Destination:       anti_jitter/rst_counter_27 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: btn<3> to anti_jitter/rst_counter_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.656  btn_3_IBUF (btn_3_IBUF)
     LUT6:I0->O            3   0.203   0.995  anti_jitter/btn_temp[4]_sw_temp[7]_OR_63_o5 (anti_jitter/btn_temp[4]_sw_temp[7]_OR_63_o5)
     LUT6:I1->O           28   0.203   1.234  anti_jitter/btn_temp[4]_sw_temp[7]_OR_63_o7 (anti_jitter/btn_temp[4]_sw_temp[7]_OR_63_o)
     FDRE:R                    0.430          anti_jitter/rst_counter_0
    ----------------------------------------
    Total                      5.944ns (2.058ns logic, 3.886ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 164 / 19
-------------------------------------------------------------------------
Offset:              6.461ns (Levels of Logic = 4)
  Source:            clk_div/clkdiv_19 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: clk_div/clkdiv_19 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.297  clk_div/clkdiv_19 (clk_div/clkdiv_19)
     LUT6:I0->O            1   0.203   0.000  mux8t1_4/Mmux_o_3 (mux8t1_4/Mmux_o_3)
     MUXF7:I1->O           7   0.140   1.021  mux8t1_4/Mmux_o_2_f7 (digit<0>)
     LUT4:I0->O            1   0.203   0.579  decoder_7seg/Mram_segment21 (seg_2_OBUF)
     OBUF:I->O                 2.571          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      6.461ns (3.564ns logic, 2.897ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btn<4>'
  Total number of paths / destination ports: 246 / 15
-------------------------------------------------------------------------
Offset:              7.393ns (Levels of Logic = 5)
  Source:            inst_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       seg<6> (PAD)
  Source Clock:      btn<4> rising

  Data Path: inst_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA8    1   1.850   0.827  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (douta<25>)
     end scope: 'inst_rom:douta<25>'
     LUT6:I2->O            1   0.203   0.000  mux8t1_4/Mmux_o_31 (mux8t1_4/Mmux_o_31)
     MUXF7:I1->O           7   0.140   1.021  mux8t1_4/Mmux_o_2_f7_0 (digit<1>)
     LUT4:I0->O            1   0.203   0.579  decoder_7seg/Mram_segment11 (seg_0_OBUF)
     OBUF:I->O                 2.571          seg_0_OBUF (seg<0>)
    ----------------------------------------
    Total                      7.393ns (4.967ns logic, 2.426ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock btn<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<4>         |    2.322|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.322|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.21 secs
 
--> 

Total memory usage is 232392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   77 (   0 filtered)
Number of infos    :    8 (   0 filtered)

