Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 15 13:07:25 2023
| Host         : DESKTOP-M3IS96G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  244         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (244)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (536)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (244)
--------------------------
 There are 135 register/latch pins with no clock driven by root clock pin: GCLK (HIGH)

 There are 109 register/latch pins with no clock driven by root clock pin: Timer_connections/my_clock_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (536)
--------------------------------------------------
 There are 536 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  540          inf        0.000                      0                  540           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           540 Endpoints
Min Delay           540 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Timer_connections/my_clock_out_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.749ns  (logic 4.121ns (47.104%)  route 4.628ns (52.896%))
  Logic Levels:           3  (BUFG=1 FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDSE                         0.000     0.000 r  Timer_connections/my_clock_out_reg/C
    SLICE_X62Y62         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  Timer_connections/my_clock_out_reg/Q
                         net (fo=2, routed)           1.444     1.962    LD7_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.063 r  LD7_OBUF_BUFG_inst/O
                         net (fo=110, routed)         3.184     5.247    LD7_OBUF_BUFG
    U14                  OBUF (Prop_obuf_I_O)         3.502     8.749 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     8.749    LD7
    U14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/state_iterator_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/state_iterator_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.428ns  (logic 3.254ns (43.806%)  route 4.174ns (56.194%))
  Logic Levels:           12  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE                         0.000     0.000 r  LED_Driver_connections/state_iterator_reg[1]/C
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_Driver_connections/state_iterator_reg[1]/Q
                         net (fo=4, routed)           0.844     1.362    LED_Driver_connections/state_iterator[1]
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.999 r  LED_Driver_connections/state_iterator2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.999    LED_Driver_connections/state_iterator2_carry_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.116 r  LED_Driver_connections/state_iterator2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    LED_Driver_connections/state_iterator2_carry__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.233 r  LED_Driver_connections/state_iterator2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.233    LED_Driver_connections/state_iterator2_carry__1_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  LED_Driver_connections/state_iterator2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.350    LED_Driver_connections/state_iterator2_carry__2_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  LED_Driver_connections/state_iterator2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.467    LED_Driver_connections/state_iterator2_carry__3_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.584 r  LED_Driver_connections/state_iterator2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.584    LED_Driver_connections/state_iterator2_carry__4_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.701 r  LED_Driver_connections/state_iterator2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.701    LED_Driver_connections/state_iterator2_carry__5_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.920 f  LED_Driver_connections/state_iterator2_carry__6/O[0]
                         net (fo=5, routed)           1.024     3.943    LED_Driver_connections/state_iterator2_carry__6_n_7
    SLICE_X106Y92        LUT2 (Prop_lut2_I1_O)        0.295     4.238 r  LED_Driver_connections/state_iterator1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.238    LED_Driver_connections/state_iterator1_carry__2_i_5_n_0
    SLICE_X106Y92        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.808 f  LED_Driver_connections/state_iterator1_carry__2/CO[2]
                         net (fo=34, routed)          1.654     6.462    LED_Driver_connections/state_iterator1_carry__2_n_1
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.313     6.775 r  LED_Driver_connections/state_iterator[1]_i_1/O
                         net (fo=1, routed)           0.653     7.428    LED_Driver_connections/state_iterator[1]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  LED_Driver_connections/state_iterator_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/state_iterator_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.402ns  (logic 3.614ns (48.826%)  route 3.788ns (51.174%))
  Logic Levels:           13  (CARRY4=9 FDRE=1 LUT2=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE                         0.000     0.000 r  LED_Driver_connections/state_iterator_reg[1]/C
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_Driver_connections/state_iterator_reg[1]/Q
                         net (fo=4, routed)           0.844     1.362    LED_Driver_connections/state_iterator[1]
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.999 r  LED_Driver_connections/state_iterator2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.999    LED_Driver_connections/state_iterator2_carry_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.116 r  LED_Driver_connections/state_iterator2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    LED_Driver_connections/state_iterator2_carry__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.233 r  LED_Driver_connections/state_iterator2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.233    LED_Driver_connections/state_iterator2_carry__1_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  LED_Driver_connections/state_iterator2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.350    LED_Driver_connections/state_iterator2_carry__2_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  LED_Driver_connections/state_iterator2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.467    LED_Driver_connections/state_iterator2_carry__3_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.584 r  LED_Driver_connections/state_iterator2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.584    LED_Driver_connections/state_iterator2_carry__4_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.701 r  LED_Driver_connections/state_iterator2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.701    LED_Driver_connections/state_iterator2_carry__5_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.920 f  LED_Driver_connections/state_iterator2_carry__6/O[0]
                         net (fo=5, routed)           1.024     3.943    LED_Driver_connections/state_iterator2_carry__6_n_7
    SLICE_X106Y92        LUT2 (Prop_lut2_I1_O)        0.295     4.238 r  LED_Driver_connections/state_iterator1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.238    LED_Driver_connections/state_iterator1_carry__2_i_5_n_0
    SLICE_X106Y92        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.808 r  LED_Driver_connections/state_iterator1_carry__2/CO[2]
                         net (fo=34, routed)          1.654     6.462    LED_Driver_connections/state_iterator1_carry__2_n_1
    SLICE_X107Y87        LUT5 (Prop_lut5_I0_O)        0.341     6.803 r  LED_Driver_connections/state[0]_i_2/O
                         net (fo=1, routed)           0.267     7.070    LED_Driver_connections/p_1_in[0]
    SLICE_X107Y87        LUT5 (Prop_lut5_I3_O)        0.332     7.402 r  LED_Driver_connections/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.402    LED_Driver_connections/state[0]_i_1_n_0
    SLICE_X107Y87        FDRE                                         r  LED_Driver_connections/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/state_iterator_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 3.378ns (46.083%)  route 3.952ns (53.917%))
  Logic Levels:           13  (CARRY4=9 FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE                         0.000     0.000 r  LED_Driver_connections/state_iterator_reg[1]/C
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_Driver_connections/state_iterator_reg[1]/Q
                         net (fo=4, routed)           0.844     1.362    LED_Driver_connections/state_iterator[1]
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.999 r  LED_Driver_connections/state_iterator2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.999    LED_Driver_connections/state_iterator2_carry_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.116 r  LED_Driver_connections/state_iterator2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    LED_Driver_connections/state_iterator2_carry__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.233 r  LED_Driver_connections/state_iterator2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.233    LED_Driver_connections/state_iterator2_carry__1_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  LED_Driver_connections/state_iterator2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.350    LED_Driver_connections/state_iterator2_carry__2_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  LED_Driver_connections/state_iterator2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.467    LED_Driver_connections/state_iterator2_carry__3_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.584 r  LED_Driver_connections/state_iterator2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.584    LED_Driver_connections/state_iterator2_carry__4_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.701 r  LED_Driver_connections/state_iterator2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.701    LED_Driver_connections/state_iterator2_carry__5_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.920 f  LED_Driver_connections/state_iterator2_carry__6/O[0]
                         net (fo=5, routed)           1.024     3.943    LED_Driver_connections/state_iterator2_carry__6_n_7
    SLICE_X106Y92        LUT2 (Prop_lut2_I1_O)        0.295     4.238 r  LED_Driver_connections/state_iterator1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.238    LED_Driver_connections/state_iterator1_carry__2_i_5_n_0
    SLICE_X106Y92        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.808 r  LED_Driver_connections/state_iterator1_carry__2/CO[2]
                         net (fo=34, routed)          1.420     6.228    LED_Driver_connections/state_iterator1_carry__2_n_1
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.313     6.541 r  LED_Driver_connections/state[2]_i_2/O
                         net (fo=1, routed)           0.665     7.206    LED_Driver_connections/p_1_in[2]
    SLICE_X107Y87        LUT5 (Prop_lut5_I3_O)        0.124     7.330 r  LED_Driver_connections/state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.330    LED_Driver_connections/state[2]_i_1_n_0
    SLICE_X107Y87        FDRE                                         r  LED_Driver_connections/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/PWM_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 3.978ns (56.481%)  route 3.065ns (43.519%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y80        FDRE                         0.000     0.000 r  LED_Driver_connections/PWM_1_reg/C
    SLICE_X106Y80        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_Driver_connections/PWM_1_reg/Q
                         net (fo=1, routed)           3.065     3.521    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522     7.044 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     7.044    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/state_iterator_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/state_iterator_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.020ns  (logic 3.254ns (46.355%)  route 3.766ns (53.645%))
  Logic Levels:           12  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE                         0.000     0.000 r  LED_Driver_connections/state_iterator_reg[1]/C
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_Driver_connections/state_iterator_reg[1]/Q
                         net (fo=4, routed)           0.844     1.362    LED_Driver_connections/state_iterator[1]
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.999 r  LED_Driver_connections/state_iterator2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.999    LED_Driver_connections/state_iterator2_carry_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.116 r  LED_Driver_connections/state_iterator2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    LED_Driver_connections/state_iterator2_carry__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.233 r  LED_Driver_connections/state_iterator2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.233    LED_Driver_connections/state_iterator2_carry__1_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  LED_Driver_connections/state_iterator2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.350    LED_Driver_connections/state_iterator2_carry__2_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  LED_Driver_connections/state_iterator2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.467    LED_Driver_connections/state_iterator2_carry__3_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.584 r  LED_Driver_connections/state_iterator2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.584    LED_Driver_connections/state_iterator2_carry__4_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.701 r  LED_Driver_connections/state_iterator2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.701    LED_Driver_connections/state_iterator2_carry__5_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.920 f  LED_Driver_connections/state_iterator2_carry__6/O[0]
                         net (fo=5, routed)           1.024     3.943    LED_Driver_connections/state_iterator2_carry__6_n_7
    SLICE_X106Y92        LUT2 (Prop_lut2_I1_O)        0.295     4.238 r  LED_Driver_connections/state_iterator1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.238    LED_Driver_connections/state_iterator1_carry__2_i_5_n_0
    SLICE_X106Y92        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.808 f  LED_Driver_connections/state_iterator1_carry__2/CO[2]
                         net (fo=34, routed)          1.491     6.299    LED_Driver_connections/state_iterator1_carry__2_n_1
    SLICE_X107Y86        LUT3 (Prop_lut3_I0_O)        0.313     6.612 r  LED_Driver_connections/state_iterator[0]_i_1/O
                         net (fo=1, routed)           0.407     7.020    LED_Driver_connections/state_iterator[0]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  LED_Driver_connections/state_iterator_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/PWM_3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 4.049ns (58.613%)  route 2.859ns (41.387%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE                         0.000     0.000 r  LED_Driver_connections/PWM_3_reg/C
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_Driver_connections/PWM_3_reg/Q
                         net (fo=1, routed)           2.859     3.377    LD2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531     6.908 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     6.908    LD2
    U22                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/state_iterator_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/state_iterator_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 2.923ns (42.432%)  route 3.966ns (57.568%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE                         0.000     0.000 r  LED_Driver_connections/state_iterator_reg[1]/C
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_Driver_connections/state_iterator_reg[1]/Q
                         net (fo=4, routed)           0.844     1.362    LED_Driver_connections/state_iterator[1]
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.999 r  LED_Driver_connections/state_iterator2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.999    LED_Driver_connections/state_iterator2_carry_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.116 r  LED_Driver_connections/state_iterator2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    LED_Driver_connections/state_iterator2_carry__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.233 r  LED_Driver_connections/state_iterator2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.233    LED_Driver_connections/state_iterator2_carry__1_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  LED_Driver_connections/state_iterator2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.350    LED_Driver_connections/state_iterator2_carry__2_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.673 f  LED_Driver_connections/state_iterator2_carry__3/O[1]
                         net (fo=5, routed)           0.971     3.644    LED_Driver_connections/state_iterator2_carry__3_n_6
    SLICE_X107Y91        LUT2 (Prop_lut2_I0_O)        0.306     3.950 r  LED_Driver_connections/state_iterator0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.950    LED_Driver_connections/state_iterator0_carry__1_i_7_n_0
    SLICE_X107Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.500 r  LED_Driver_connections/state_iterator0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.500    LED_Driver_connections/state_iterator0_carry__1_n_0
    SLICE_X107Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  LED_Driver_connections/state_iterator0_carry__2/CO[3]
                         net (fo=1, routed)           1.099     5.713    LED_Driver_connections/state_iterator0_carry__2_n_0
    SLICE_X109Y92        LUT4 (Prop_lut4_I2_O)        0.124     5.837 r  LED_Driver_connections/state_iterator[31]_i_1/O
                         net (fo=32, routed)          1.052     6.889    LED_Driver_connections/state_iterator[31]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  LED_Driver_connections/state_iterator_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/state_iterator_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/state_iterator_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 2.923ns (42.432%)  route 3.966ns (57.568%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE                         0.000     0.000 r  LED_Driver_connections/state_iterator_reg[1]/C
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_Driver_connections/state_iterator_reg[1]/Q
                         net (fo=4, routed)           0.844     1.362    LED_Driver_connections/state_iterator[1]
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.999 r  LED_Driver_connections/state_iterator2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.999    LED_Driver_connections/state_iterator2_carry_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.116 r  LED_Driver_connections/state_iterator2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    LED_Driver_connections/state_iterator2_carry__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.233 r  LED_Driver_connections/state_iterator2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.233    LED_Driver_connections/state_iterator2_carry__1_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  LED_Driver_connections/state_iterator2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.350    LED_Driver_connections/state_iterator2_carry__2_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.673 f  LED_Driver_connections/state_iterator2_carry__3/O[1]
                         net (fo=5, routed)           0.971     3.644    LED_Driver_connections/state_iterator2_carry__3_n_6
    SLICE_X107Y91        LUT2 (Prop_lut2_I0_O)        0.306     3.950 r  LED_Driver_connections/state_iterator0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.950    LED_Driver_connections/state_iterator0_carry__1_i_7_n_0
    SLICE_X107Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.500 r  LED_Driver_connections/state_iterator0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.500    LED_Driver_connections/state_iterator0_carry__1_n_0
    SLICE_X107Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  LED_Driver_connections/state_iterator0_carry__2/CO[3]
                         net (fo=1, routed)           1.099     5.713    LED_Driver_connections/state_iterator0_carry__2_n_0
    SLICE_X109Y92        LUT4 (Prop_lut4_I2_O)        0.124     5.837 r  LED_Driver_connections/state_iterator[31]_i_1/O
                         net (fo=32, routed)          1.052     6.889    LED_Driver_connections/state_iterator[31]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  LED_Driver_connections/state_iterator_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/state_iterator_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/state_iterator_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 2.923ns (42.432%)  route 3.966ns (57.568%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE                         0.000     0.000 r  LED_Driver_connections/state_iterator_reg[1]/C
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_Driver_connections/state_iterator_reg[1]/Q
                         net (fo=4, routed)           0.844     1.362    LED_Driver_connections/state_iterator[1]
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.999 r  LED_Driver_connections/state_iterator2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.999    LED_Driver_connections/state_iterator2_carry_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.116 r  LED_Driver_connections/state_iterator2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    LED_Driver_connections/state_iterator2_carry__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.233 r  LED_Driver_connections/state_iterator2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.233    LED_Driver_connections/state_iterator2_carry__1_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  LED_Driver_connections/state_iterator2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.350    LED_Driver_connections/state_iterator2_carry__2_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.673 f  LED_Driver_connections/state_iterator2_carry__3/O[1]
                         net (fo=5, routed)           0.971     3.644    LED_Driver_connections/state_iterator2_carry__3_n_6
    SLICE_X107Y91        LUT2 (Prop_lut2_I0_O)        0.306     3.950 r  LED_Driver_connections/state_iterator0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.950    LED_Driver_connections/state_iterator0_carry__1_i_7_n_0
    SLICE_X107Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.500 r  LED_Driver_connections/state_iterator0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.500    LED_Driver_connections/state_iterator0_carry__1_n_0
    SLICE_X107Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  LED_Driver_connections/state_iterator0_carry__2/CO[3]
                         net (fo=1, routed)           1.099     5.713    LED_Driver_connections/state_iterator0_carry__2_n_0
    SLICE_X109Y92        LUT4 (Prop_lut4_I2_O)        0.124     5.837 r  LED_Driver_connections/state_iterator[31]_i_1/O
                         net (fo=32, routed)          1.052     6.889    LED_Driver_connections/state_iterator[31]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  LED_Driver_connections/state_iterator_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_Driver_connections/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/duty_cycle_2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.779%)  route 0.125ns (40.221%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDRE                         0.000     0.000 r  LED_Driver_connections/state_reg[0]/C
    SLICE_X107Y87        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  LED_Driver_connections/state_reg[0]/Q
                         net (fo=6, routed)           0.125     0.266    LED_Driver_connections/state_reg_n_0_[0]
    SLICE_X107Y86        LUT3 (Prop_lut3_I0_O)        0.045     0.311 r  LED_Driver_connections/duty_cycle_2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.311    LED_Driver_connections/duty_cycle_2[7]_i_1_n_0
    SLICE_X107Y86        FDRE                                         r  LED_Driver_connections/duty_cycle_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDRE                         0.000     0.000 r  LED_Driver_connections/state_reg[2]/C
    SLICE_X107Y87        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_Driver_connections/state_reg[2]/Q
                         net (fo=6, routed)           0.168     0.309    LED_Driver_connections/state_reg_n_0_[2]
    SLICE_X107Y87        LUT5 (Prop_lut5_I0_O)        0.045     0.354 r  LED_Driver_connections/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    LED_Driver_connections/state[2]_i_1_n_0
    SLICE_X107Y87        FDRE                                         r  LED_Driver_connections/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/duty_cycle_3_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.186%)  route 0.170ns (47.814%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE                         0.000     0.000 r  LED_Driver_connections/state_reg[1]/C
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_Driver_connections/state_reg[1]/Q
                         net (fo=6, routed)           0.170     0.311    LED_Driver_connections/state_reg_n_0_[1]
    SLICE_X107Y86        LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  LED_Driver_connections/duty_cycle_3[6]_i_1/O
                         net (fo=1, routed)           0.000     0.356    LED_Driver_connections/duty_cycle_3[6]_i_1_n_0
    SLICE_X107Y86        FDRE                                         r  LED_Driver_connections/duty_cycle_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/duty_cycle_3_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.190ns (52.717%)  route 0.170ns (47.283%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE                         0.000     0.000 r  LED_Driver_connections/state_reg[1]/C
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_Driver_connections/state_reg[1]/Q
                         net (fo=6, routed)           0.170     0.311    LED_Driver_connections/state_reg_n_0_[1]
    SLICE_X107Y86        LUT3 (Prop_lut3_I2_O)        0.049     0.360 r  LED_Driver_connections/duty_cycle_3[7]_i_1/O
                         net (fo=1, routed)           0.000     0.360    LED_Driver_connections/duty_cycle_3[7]_i_1_n_0
    SLICE_X107Y86        FDRE                                         r  LED_Driver_connections/duty_cycle_3_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/duty_cycle_1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.804%)  route 0.180ns (49.196%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDRE                         0.000     0.000 r  LED_Driver_connections/state_reg[2]/C
    SLICE_X107Y87        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_Driver_connections/state_reg[2]/Q
                         net (fo=6, routed)           0.180     0.321    LED_Driver_connections/state_reg_n_0_[2]
    SLICE_X106Y86        LUT3 (Prop_lut3_I2_O)        0.045     0.366 r  LED_Driver_connections/duty_cycle_1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.366    LED_Driver_connections/duty_cycle_1[6]_i_1_n_0
    SLICE_X106Y86        FDRE                                         r  LED_Driver_connections/duty_cycle_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/speed_counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/speed_counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE                         0.000     0.000 r  LED_Driver_connections/speed_counter_reg[27]/C
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_Driver_connections/speed_counter_reg[27]/Q
                         net (fo=3, routed)           0.118     0.259    LED_Driver_connections/speed_counter_reg[27]
    SLICE_X111Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  LED_Driver_connections/speed_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    LED_Driver_connections/speed_counter_reg[24]_i_1_n_4
    SLICE_X111Y91        FDRE                                         r  LED_Driver_connections/speed_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[27]/C
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Timer_connections/clock_counter_reg[27]/Q
                         net (fo=4, routed)           0.118     0.259    Timer_connections/clock_counter_reg[27]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  Timer_connections/clock_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    Timer_connections/clock_counter_reg[24]_i_1_n_4
    SLICE_X65Y68         FDRE                                         r  Timer_connections/clock_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE                         0.000     0.000 r  LED_Driver_connections/state_reg[1]/C
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_Driver_connections/state_reg[1]/Q
                         net (fo=6, routed)           0.181     0.322    LED_Driver_connections/state_reg_n_0_[1]
    SLICE_X107Y86        LUT6 (Prop_lut6_I0_O)        0.045     0.367 r  LED_Driver_connections/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    LED_Driver_connections/state[1]_i_1_n_0
    SLICE_X107Y86        FDRE                                         r  LED_Driver_connections/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/speed_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/speed_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE                         0.000     0.000 r  LED_Driver_connections/speed_counter_reg[15]/C
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_Driver_connections/speed_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     0.260    LED_Driver_connections/speed_counter_reg[15]
    SLICE_X111Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  LED_Driver_connections/speed_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    LED_Driver_connections/speed_counter_reg[12]_i_1_n_4
    SLICE_X111Y88        FDRE                                         r  LED_Driver_connections/speed_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_Driver_connections/speed_counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_Driver_connections/speed_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE                         0.000     0.000 r  LED_Driver_connections/speed_counter_reg[19]/C
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_Driver_connections/speed_counter_reg[19]/Q
                         net (fo=3, routed)           0.119     0.260    LED_Driver_connections/speed_counter_reg[19]
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  LED_Driver_connections/speed_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    LED_Driver_connections/speed_counter_reg[16]_i_1_n_4
    SLICE_X111Y89        FDRE                                         r  LED_Driver_connections/speed_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------





