; ModuleID = '/llk/IR/drivers/clk/spear/spear1340_clock.c_pt.bc'
source_filename = "../drivers/clk/spear/spear1340_clock.c"
target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armv7-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.spinlock = type { %union.anon }
%union.anon = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t }
%struct.arch_spinlock_t = type { %union.anon.0 }
%union.anon.0 = type { i32 }
%struct.pll_rate_tbl = type { i8, i16, i8, i8 }
%struct.frac_rate_tbl = type { i32 }
%struct.aux_rate_tbl = type { i16, i16, i8 }
%struct.aux_clk_masks = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }

@.str = private unnamed_addr constant [12 x i8] c"osc_32k_clk\00", align 1
@.str.1 = private unnamed_addr constant [12 x i8] c"osc_24m_clk\00", align 1
@.str.2 = private unnamed_addr constant [12 x i8] c"osc_25m_clk\00", align 1
@.str.3 = private unnamed_addr constant [13 x i8] c"gmii_pad_clk\00", align 1
@.str.4 = private unnamed_addr constant [16 x i8] c"i2s_src_pad_clk\00", align 1
@.str.5 = private unnamed_addr constant [10 x i8] c"rtc-spear\00", align 1
@_lock = internal global %struct.spinlock zeroinitializer, align 4
@.str.6 = private unnamed_addr constant [13 x i8] c"e0580000.rtc\00", align 1
@.str.7 = private unnamed_addr constant [10 x i8] c"vco1_mclk\00", align 1
@vco_parents = internal global [2 x ptr] [ptr @.str.1, ptr @.str.2], align 4
@.str.8 = private unnamed_addr constant [9 x i8] c"vco1_clk\00", align 1
@.str.9 = private unnamed_addr constant [9 x i8] c"pll1_clk\00", align 1
@pll_rtbl = internal global [8 x %struct.pll_rate_tbl] [%struct.pll_rate_tbl { i8 0, i16 131, i8 4, i8 5 }, %struct.pll_rate_tbl { i8 0, i16 125, i8 6, i8 3 }, %struct.pll_rate_tbl { i8 0, i16 100, i8 6, i8 1 }, %struct.pll_rate_tbl { i8 0, i16 125, i8 6, i8 1 }, %struct.pll_rate_tbl { i8 0, i16 166, i8 6, i8 1 }, %struct.pll_rate_tbl { i8 0, i16 200, i8 6, i8 1 }, %struct.pll_rate_tbl { i8 0, i16 125, i8 6, i8 0 }, %struct.pll_rate_tbl { i8 0, i16 150, i8 6, i8 0 }], align 2
@.str.10 = private unnamed_addr constant [10 x i8] c"vco2_mclk\00", align 1
@.str.11 = private unnamed_addr constant [9 x i8] c"vco2_clk\00", align 1
@.str.12 = private unnamed_addr constant [9 x i8] c"pll2_clk\00", align 1
@.str.13 = private unnamed_addr constant [10 x i8] c"vco3_mclk\00", align 1
@.str.14 = private unnamed_addr constant [9 x i8] c"vco3_clk\00", align 1
@.str.15 = private unnamed_addr constant [9 x i8] c"pll3_clk\00", align 1
@.str.16 = private unnamed_addr constant [9 x i8] c"vco4_clk\00", align 1
@.str.17 = private unnamed_addr constant [9 x i8] c"pll4_clk\00", align 1
@pll4_rtbl = internal global [4 x %struct.pll_rate_tbl] [%struct.pll_rate_tbl { i8 0, i16 125, i8 6, i8 2 }, %struct.pll_rate_tbl { i8 0, i16 166, i8 6, i8 2 }, %struct.pll_rate_tbl { i8 0, i16 200, i8 6, i8 2 }, %struct.pll_rate_tbl { i8 0, i16 125, i8 6, i8 0 }], align 2
@.str.18 = private unnamed_addr constant [9 x i8] c"pll5_clk\00", align 1
@.str.19 = private unnamed_addr constant [9 x i8] c"pll6_clk\00", align 1
@.str.20 = private unnamed_addr constant [13 x i8] c"vco1div2_clk\00", align 1
@.str.21 = private unnamed_addr constant [13 x i8] c"vco1div4_clk\00", align 1
@.str.22 = private unnamed_addr constant [13 x i8] c"vco2div2_clk\00", align 1
@.str.23 = private unnamed_addr constant [13 x i8] c"vco3div2_clk\00", align 1
@.str.24 = private unnamed_addr constant [12 x i8] c"thermal_clk\00", align 1
@.str.25 = private unnamed_addr constant [13 x i8] c"thermal_gclk\00", align 1
@.str.26 = private unnamed_addr constant [17 x i8] c"e07008c4.thermal\00", align 1
@.str.27 = private unnamed_addr constant [8 x i8] c"ddr_clk\00", align 1
@.str.28 = private unnamed_addr constant [12 x i8] c"sys_syn_clk\00", align 1
@sys_synth_rtbl = internal global [19 x %struct.frac_rate_tbl] [%struct.frac_rate_tbl { i32 32768 }, %struct.frac_rate_tbl { i32 27192 }, %struct.frac_rate_tbl { i32 26214 }, %struct.frac_rate_tbl { i32 24576 }, %struct.frac_rate_tbl { i32 21757 }, %struct.frac_rate_tbl { i32 20480 }, %struct.frac_rate_tbl { i32 19736 }, %struct.frac_rate_tbl { i32 19662 }, %struct.frac_rate_tbl { i32 16384 }, %struct.frac_rate_tbl { i32 14805 }, %struct.frac_rate_tbl { i32 13598 }, %struct.frac_rate_tbl { i32 13107 }, %struct.frac_rate_tbl { i32 12337 }, %struct.frac_rate_tbl { i32 12288 }, %struct.frac_rate_tbl { i32 10878 }, %struct.frac_rate_tbl { i32 10240 }, %struct.frac_rate_tbl { i32 9869 }, %struct.frac_rate_tbl { i32 9830 }, %struct.frac_rate_tbl { i32 8192 }], align 4
@.str.29 = private unnamed_addr constant [13 x i8] c"amba_syn_clk\00", align 1
@amba_synth_rtbl = internal global [6 x %struct.frac_rate_tbl] [%struct.frac_rate_tbl { i32 29608 }, %struct.frac_rate_tbl { i32 24674 }, %struct.frac_rate_tbl { i32 19739 }, %struct.frac_rate_tbl { i32 16384 }, %struct.frac_rate_tbl { i32 12337 }, %struct.frac_rate_tbl { i32 9869 }], align 4
@.str.30 = private unnamed_addr constant [9 x i8] c"sys_mclk\00", align 1
@sys_parents = internal global [8 x ptr] [ptr @.str.9, ptr @.str.9, ptr @.str.9, ptr @.str.9, ptr @.str.28, ptr @.str.28, ptr @.str.12, ptr @.str.15], align 4
@.str.31 = private unnamed_addr constant [8 x i8] c"cpu_clk\00", align 1
@.str.32 = private unnamed_addr constant [13 x i8] c"cpu_div3_clk\00", align 1
@.str.33 = private unnamed_addr constant [8 x i8] c"wdt_clk\00", align 1
@.str.34 = private unnamed_addr constant [13 x i8] c"ec800620.wdt\00", align 1
@.str.35 = private unnamed_addr constant [12 x i8] c"smp_twd_clk\00", align 1
@.str.36 = private unnamed_addr constant [8 x i8] c"smp_twd\00", align 1
@.str.37 = private unnamed_addr constant [8 x i8] c"ahb_clk\00", align 1
@ahb_parents = internal global [2 x ptr] [ptr @.str.32, ptr @.str.29], align 4
@.str.38 = private unnamed_addr constant [8 x i8] c"apb_clk\00", align 1
@.str.39 = private unnamed_addr constant [10 x i8] c"gpt0_mclk\00", align 1
@gpt_parents = internal global [2 x ptr] [ptr @.str.1, ptr @.str.38], align 4
@.str.40 = private unnamed_addr constant [9 x i8] c"gpt0_clk\00", align 1
@.str.41 = private unnamed_addr constant [5 x i8] c"gpt0\00", align 1
@.str.42 = private unnamed_addr constant [10 x i8] c"gpt1_mclk\00", align 1
@.str.43 = private unnamed_addr constant [9 x i8] c"gpt1_clk\00", align 1
@.str.44 = private unnamed_addr constant [5 x i8] c"gpt1\00", align 1
@.str.45 = private unnamed_addr constant [10 x i8] c"gpt2_mclk\00", align 1
@.str.46 = private unnamed_addr constant [9 x i8] c"gpt2_clk\00", align 1
@.str.47 = private unnamed_addr constant [5 x i8] c"gpt2\00", align 1
@.str.48 = private unnamed_addr constant [10 x i8] c"gpt3_mclk\00", align 1
@.str.49 = private unnamed_addr constant [9 x i8] c"gpt3_clk\00", align 1
@.str.50 = private unnamed_addr constant [5 x i8] c"gpt3\00", align 1
@.str.51 = private unnamed_addr constant [14 x i8] c"uart0_syn_clk\00", align 1
@.str.52 = private unnamed_addr constant [15 x i8] c"uart0_syn_gclk\00", align 1
@aux_rtbl = internal global [12 x %struct.aux_rate_tbl] [%struct.aux_rate_tbl { i16 5, i16 122, i8 0 }, %struct.aux_rate_tbl { i16 10, i16 204, i8 0 }, %struct.aux_rate_tbl { i16 4, i16 25, i8 0 }, %struct.aux_rate_tbl { i16 4, i16 21, i8 0 }, %struct.aux_rate_tbl { i16 5, i16 18, i8 0 }, %struct.aux_rate_tbl { i16 2, i16 6, i8 0 }, %struct.aux_rate_tbl { i16 5, i16 12, i8 0 }, %struct.aux_rate_tbl { i16 2, i16 4, i8 0 }, %struct.aux_rate_tbl { i16 5, i16 18, i8 1 }, %struct.aux_rate_tbl { i16 1, i16 3, i8 1 }, %struct.aux_rate_tbl { i16 5, i16 12, i8 1 }, %struct.aux_rate_tbl { i16 1, i16 2, i8 1 }], align 2
@.str.53 = private unnamed_addr constant [11 x i8] c"uart0_mclk\00", align 1
@uart0_parents = internal global [3 x ptr] [ptr @.str.18, ptr @.str.1, ptr @.str.52], align 4
@.str.54 = private unnamed_addr constant [10 x i8] c"uart0_clk\00", align 1
@.str.55 = private unnamed_addr constant [16 x i8] c"e0000000.serial\00", align 1
@.str.56 = private unnamed_addr constant [14 x i8] c"uart1_syn_clk\00", align 1
@.str.57 = private unnamed_addr constant [15 x i8] c"uart1_syn_gclk\00", align 1
@.str.58 = private unnamed_addr constant [11 x i8] c"uart1_mclk\00", align 1
@uart1_parents = internal global [3 x ptr] [ptr @.str.18, ptr @.str.1, ptr @.str.57], align 4
@.str.59 = private unnamed_addr constant [10 x i8] c"uart1_clk\00", align 1
@.str.60 = private unnamed_addr constant [16 x i8] c"b4100000.serial\00", align 1
@.str.61 = private unnamed_addr constant [14 x i8] c"sdhci_syn_clk\00", align 1
@.str.62 = private unnamed_addr constant [15 x i8] c"sdhci_syn_gclk\00", align 1
@.str.63 = private unnamed_addr constant [10 x i8] c"sdhci_clk\00", align 1
@.str.64 = private unnamed_addr constant [15 x i8] c"b3000000.sdhci\00", align 1
@.str.65 = private unnamed_addr constant [13 x i8] c"cfxd_syn_clk\00", align 1
@.str.66 = private unnamed_addr constant [14 x i8] c"cfxd_syn_gclk\00", align 1
@.str.67 = private unnamed_addr constant [9 x i8] c"cfxd_clk\00", align 1
@.str.68 = private unnamed_addr constant [12 x i8] c"b2800000.cf\00", align 1
@.str.69 = private unnamed_addr constant [10 x i8] c"arasan_xd\00", align 1
@.str.70 = private unnamed_addr constant [11 x i8] c"c3_syn_clk\00", align 1
@.str.71 = private unnamed_addr constant [12 x i8] c"c3_syn_gclk\00", align 1
@.str.72 = private unnamed_addr constant [8 x i8] c"c3_mclk\00", align 1
@c3_parents = internal global [2 x ptr] [ptr @.str.18, ptr @.str.71], align 4
@.str.73 = private unnamed_addr constant [7 x i8] c"c3_clk\00", align 1
@.str.74 = private unnamed_addr constant [12 x i8] c"e1800000.c3\00", align 1
@.str.75 = private unnamed_addr constant [15 x i8] c"phy_input_mclk\00", align 1
@gmac_phy_input_parents = internal global [3 x ptr] [ptr @.str.3, ptr @.str.12, ptr @.str.2], align 4
@.str.76 = private unnamed_addr constant [12 x i8] c"phy_syn_clk\00", align 1
@.str.77 = private unnamed_addr constant [13 x i8] c"phy_syn_gclk\00", align 1
@gmac_rtbl = internal global [4 x %struct.aux_rate_tbl] [%struct.aux_rate_tbl { i16 2, i16 6, i8 0 }, %struct.aux_rate_tbl { i16 2, i16 4, i8 0 }, %struct.aux_rate_tbl { i16 1, i16 3, i8 1 }, %struct.aux_rate_tbl { i16 1, i16 2, i8 1 }], align 2
@.str.78 = private unnamed_addr constant [9 x i8] c"phy_mclk\00", align 1
@gmac_phy_parents = internal global [2 x ptr] [ptr @.str.75, ptr @.str.77], align 4
@.str.79 = private unnamed_addr constant [12 x i8] c"stmmacphy.0\00", align 1
@.str.80 = private unnamed_addr constant [14 x i8] c"clcd_syn_mclk\00", align 1
@clcd_synth_parents = internal global [2 x ptr] [ptr @.str.21, ptr @.str.12], align 4
@.str.81 = private unnamed_addr constant [13 x i8] c"clcd_syn_clk\00", align 1
@clcd_rtbl = internal global [20 x %struct.frac_rate_tbl] [%struct.frac_rate_tbl { i32 98304 }, %struct.frac_rate_tbl { i32 91022 }, %struct.frac_rate_tbl { i32 81920 }, %struct.frac_rate_tbl { i32 75851 }, %struct.frac_rate_tbl { i32 55507 }, %struct.frac_rate_tbl { i32 46892 }, %struct.frac_rate_tbl { i32 42372 }, %struct.frac_rate_tbl { i32 37809 }, %struct.frac_rate_tbl { i32 35310 }, %struct.frac_rate_tbl { i32 33210 }, %struct.frac_rate_tbl { i32 31648 }, %struct.frac_rate_tbl { i32 28444 }, %struct.frac_rate_tbl { i32 28248 }, %struct.frac_rate_tbl { i32 27675 }, %struct.frac_rate_tbl { i32 22755 }, %struct.frac_rate_tbl { i32 18962 }, %struct.frac_rate_tbl { i32 16549 }, %struct.frac_rate_tbl { i32 14222 }, %struct.frac_rate_tbl { i32 13837 }, %struct.frac_rate_tbl { i32 13792 }], align 4
@.str.82 = private unnamed_addr constant [16 x i8] c"clcd_pixel_mclk\00", align 1
@clcd_pixel_parents = internal global [2 x ptr] [ptr @.str.18, ptr @.str.81], align 4
@.str.83 = private unnamed_addr constant [9 x i8] c"clcd_clk\00", align 1
@.str.84 = private unnamed_addr constant [14 x i8] c"e1000000.clcd\00", align 1
@.str.85 = private unnamed_addr constant [13 x i8] c"i2s_src_mclk\00", align 1
@i2s_src_parents = internal global [4 x ptr] [ptr @.str.20, ptr @.str.12, ptr @.str.15, ptr @.str.4], align 4
@.str.86 = private unnamed_addr constant [13 x i8] c"i2s_prs1_clk\00", align 1
@i2s_prs1_masks = internal constant %struct.aux_clk_masks { i32 1, i32 3, i32 0, i32 1, i32 255, i32 12, i32 255, i32 4, i32 0 }, align 4
@i2s_prs1_rtbl = internal global [7 x %struct.aux_rate_tbl] [%struct.aux_rate_tbl { i16 1, i16 12, i8 0 }, %struct.aux_rate_tbl { i16 11, i16 96, i8 0 }, %struct.aux_rate_tbl { i16 1, i16 6, i8 0 }, %struct.aux_rate_tbl { i16 11, i16 48, i8 0 }, %struct.aux_rate_tbl { i16 1, i16 3, i8 0 }, %struct.aux_rate_tbl { i16 17, i16 37, i8 0 }, %struct.aux_rate_tbl { i16 1, i16 2, i8 0 }], align 2
@.str.87 = private unnamed_addr constant [13 x i8] c"i2s_ref_mclk\00", align 1
@i2s_ref_parents = internal global [2 x ptr] [ptr @.str.85, ptr @.str.86], align 4
@.str.88 = private unnamed_addr constant [16 x i8] c"i2s_ref_pad_clk\00", align 1
@.str.89 = private unnamed_addr constant [13 x i8] c"i2s_sclk_clk\00", align 1
@.str.90 = private unnamed_addr constant [14 x i8] c"i2s_sclk_gclk\00", align 1
@i2s_sclk_masks = internal constant %struct.aux_clk_masks { i32 1, i32 21, i32 0, i32 1, i32 31, i32 27, i32 31, i32 22, i32 20 }, align 4
@i2s_sclk_rtbl = internal global [2 x %struct.aux_rate_tbl] [%struct.aux_rate_tbl { i16 1, i16 4, i8 0 }, %struct.aux_rate_tbl { i16 1, i16 2, i8 0 }], align 2
@.str.91 = private unnamed_addr constant [9 x i8] c"i2c0_clk\00", align 1
@.str.92 = private unnamed_addr constant [13 x i8] c"e0280000.i2c\00", align 1
@.str.93 = private unnamed_addr constant [9 x i8] c"i2c1_clk\00", align 1
@.str.94 = private unnamed_addr constant [13 x i8] c"b4000000.i2c\00", align 1
@.str.95 = private unnamed_addr constant [8 x i8] c"dma_clk\00", align 1
@.str.96 = private unnamed_addr constant [13 x i8] c"ea800000.dma\00", align 1
@.str.97 = private unnamed_addr constant [13 x i8] c"eb000000.dma\00", align 1
@.str.98 = private unnamed_addr constant [9 x i8] c"gmac_clk\00", align 1
@.str.99 = private unnamed_addr constant [13 x i8] c"e2000000.eth\00", align 1
@.str.100 = private unnamed_addr constant [9 x i8] c"fsmc_clk\00", align 1
@.str.101 = private unnamed_addr constant [15 x i8] c"b0000000.flash\00", align 1
@.str.102 = private unnamed_addr constant [8 x i8] c"smi_clk\00", align 1
@.str.103 = private unnamed_addr constant [15 x i8] c"ea000000.flash\00", align 1
@.str.104 = private unnamed_addr constant [10 x i8] c"usbh0_clk\00", align 1
@.str.105 = private unnamed_addr constant [14 x i8] c"e4000000.ohci\00", align 1
@.str.106 = private unnamed_addr constant [14 x i8] c"e4800000.ehci\00", align 1
@.str.107 = private unnamed_addr constant [10 x i8] c"usbh1_clk\00", align 1
@.str.108 = private unnamed_addr constant [14 x i8] c"e5000000.ohci\00", align 1
@.str.109 = private unnamed_addr constant [14 x i8] c"e5800000.ehci\00", align 1
@.str.110 = private unnamed_addr constant [8 x i8] c"uoc_clk\00", align 1
@.str.111 = private unnamed_addr constant [13 x i8] c"e3800000.otg\00", align 1
@.str.112 = private unnamed_addr constant [14 x i8] c"pcie_sata_clk\00", align 1
@.str.113 = private unnamed_addr constant [14 x i8] c"b1000000.pcie\00", align 1
@.str.114 = private unnamed_addr constant [14 x i8] c"b1000000.ahci\00", align 1
@.str.115 = private unnamed_addr constant [12 x i8] c"sysram0_clk\00", align 1
@.str.116 = private unnamed_addr constant [12 x i8] c"sysram1_clk\00", align 1
@.str.117 = private unnamed_addr constant [12 x i8] c"adc_syn_clk\00", align 1
@.str.118 = private unnamed_addr constant [13 x i8] c"adc_syn_gclk\00", align 1
@adc_rtbl = internal global [4 x %struct.aux_rate_tbl] [%struct.aux_rate_tbl { i16 1, i16 31, i8 0 }, %struct.aux_rate_tbl { i16 2, i16 21, i8 0 }, %struct.aux_rate_tbl { i16 4, i16 21, i8 0 }, %struct.aux_rate_tbl { i16 10, i16 42, i8 0 }], align 2
@.str.119 = private unnamed_addr constant [8 x i8] c"adc_clk\00", align 1
@.str.120 = private unnamed_addr constant [13 x i8] c"e0080000.adc\00", align 1
@.str.121 = private unnamed_addr constant [8 x i8] c"ssp_clk\00", align 1
@.str.122 = private unnamed_addr constant [13 x i8] c"e0100000.spi\00", align 1
@.str.123 = private unnamed_addr constant [10 x i8] c"gpio0_clk\00", align 1
@.str.124 = private unnamed_addr constant [14 x i8] c"e0600000.gpio\00", align 1
@.str.125 = private unnamed_addr constant [10 x i8] c"gpio1_clk\00", align 1
@.str.126 = private unnamed_addr constant [14 x i8] c"e0680000.gpio\00", align 1
@.str.127 = private unnamed_addr constant [13 x i8] c"i2s_play_clk\00", align 1
@.str.128 = private unnamed_addr constant [18 x i8] c"b2400000.i2s-play\00", align 1
@.str.129 = private unnamed_addr constant [12 x i8] c"i2s_rec_clk\00", align 1
@.str.130 = private unnamed_addr constant [17 x i8] c"b2000000.i2s-rec\00", align 1
@.str.131 = private unnamed_addr constant [8 x i8] c"kbd_clk\00", align 1
@.str.132 = private unnamed_addr constant [13 x i8] c"e0300000.kbd\00", align 1
@.str.133 = private unnamed_addr constant [16 x i8] c"gen_syn0_1_mclk\00", align 1
@gen_synth0_1_parents = internal global [3 x ptr] [ptr @.str.21, ptr @.str.23, ptr @.str.15], align 4
@.str.134 = private unnamed_addr constant [16 x i8] c"gen_syn2_3_mclk\00", align 1
@gen_synth2_3_parents = internal global [3 x ptr] [ptr @.str.21, ptr @.str.22, ptr @.str.12], align 4
@.str.135 = private unnamed_addr constant [13 x i8] c"gen_syn0_clk\00", align 1
@gen_rtbl = internal global [25 x %struct.frac_rate_tbl] [%struct.frac_rate_tbl { i32 108843 }, %struct.frac_rate_tbl { i32 100000 }, %struct.frac_rate_tbl { i32 98304 }, %struct.frac_rate_tbl { i32 90702 }, %struct.frac_rate_tbl { i32 83333 }, %struct.frac_rate_tbl { i32 81920 }, %struct.frac_rate_tbl { i32 54421 }, %struct.frac_rate_tbl { i32 49152 }, %struct.frac_rate_tbl { i32 45351 }, %struct.frac_rate_tbl { i32 40960 }, %struct.frac_rate_tbl { i32 30000 }, %struct.frac_rate_tbl { i32 25000 }, %struct.frac_rate_tbl { i32 24576 }, %struct.frac_rate_tbl { i32 20480 }, %struct.frac_rate_tbl { i32 12288 }, %struct.frac_rate_tbl { i32 11702 }, %struct.frac_rate_tbl { i32 11170 }, %struct.frac_rate_tbl { i32 10685 }, %struct.frac_rate_tbl { i32 10240 }, %struct.frac_rate_tbl { i32 9830 }, %struct.frac_rate_tbl { i32 9760 }, %struct.frac_rate_tbl { i32 9312 }, %struct.frac_rate_tbl { i32 8896 }, %struct.frac_rate_tbl { i32 8544 }, %struct.frac_rate_tbl { i32 8192 }], align 4
@.str.136 = private unnamed_addr constant [13 x i8] c"gen_syn1_clk\00", align 1
@.str.137 = private unnamed_addr constant [13 x i8] c"gen_syn2_clk\00", align 1
@.str.138 = private unnamed_addr constant [13 x i8] c"gen_syn3_clk\00", align 1
@.str.139 = private unnamed_addr constant [9 x i8] c"mali_clk\00", align 1
@.str.140 = private unnamed_addr constant [5 x i8] c"mali\00", align 1
@.str.141 = private unnamed_addr constant [9 x i8] c"cec0_clk\00", align 1
@.str.142 = private unnamed_addr constant [12 x i8] c"spear_cec.0\00", align 1
@.str.143 = private unnamed_addr constant [9 x i8] c"cec1_clk\00", align 1
@.str.144 = private unnamed_addr constant [12 x i8] c"spear_cec.1\00", align 1
@.str.145 = private unnamed_addr constant [15 x i8] c"spdif_out_mclk\00", align 1
@spdif_out_parents = internal global [2 x ptr] [ptr @.str.4, ptr @.str.137], align 4
@.str.146 = private unnamed_addr constant [14 x i8] c"spdif_out_clk\00", align 1
@.str.147 = private unnamed_addr constant [19 x i8] c"d0000000.spdif-out\00", align 1
@.str.148 = private unnamed_addr constant [14 x i8] c"spdif_in_mclk\00", align 1
@spdif_in_parents = internal global [2 x ptr] [ptr @.str.12, ptr @.str.138], align 4
@.str.149 = private unnamed_addr constant [13 x i8] c"spdif_in_clk\00", align 1
@.str.150 = private unnamed_addr constant [18 x i8] c"d0100000.spdif-in\00", align 1
@.str.151 = private unnamed_addr constant [8 x i8] c"acp_clk\00", align 1
@.str.152 = private unnamed_addr constant [11 x i8] c"plgpio_clk\00", align 1
@.str.153 = private unnamed_addr constant [14 x i8] c"e2800000.gpio\00", align 1
@.str.154 = private unnamed_addr constant [14 x i8] c"video_dec_clk\00", align 1
@.str.155 = private unnamed_addr constant [10 x i8] c"video_dec\00", align 1
@.str.156 = private unnamed_addr constant [14 x i8] c"video_enc_clk\00", align 1
@.str.157 = private unnamed_addr constant [10 x i8] c"video_enc\00", align 1
@.str.158 = private unnamed_addr constant [13 x i8] c"video_in_clk\00", align 1
@.str.159 = private unnamed_addr constant [10 x i8] c"spear_vip\00", align 1
@.str.160 = private unnamed_addr constant [9 x i8] c"cam0_clk\00", align 1
@.str.161 = private unnamed_addr constant [14 x i8] c"d0200000.cam0\00", align 1
@.str.162 = private unnamed_addr constant [9 x i8] c"cam1_clk\00", align 1
@.str.163 = private unnamed_addr constant [14 x i8] c"d0300000.cam1\00", align 1
@.str.164 = private unnamed_addr constant [9 x i8] c"cam2_clk\00", align 1
@.str.165 = private unnamed_addr constant [14 x i8] c"d0400000.cam2\00", align 1
@.str.166 = private unnamed_addr constant [9 x i8] c"cam3_clk\00", align 1
@.str.167 = private unnamed_addr constant [14 x i8] c"d0500000.cam3\00", align 1
@.str.168 = private unnamed_addr constant [8 x i8] c"pwm_clk\00", align 1
@.str.169 = private unnamed_addr constant [13 x i8] c"e0180000.pwm\00", align 1

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define dso_local void @spear1340_clk_init(ptr noundef %0) local_unnamed_addr #0 section ".init.text" {
  %2 = alloca ptr, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %2) #3
  store ptr null, ptr %2, align 4, !annotation !8
  %3 = tail call ptr @clk_register_fixed_rate(ptr noundef null, ptr noundef nonnull @.str, ptr noundef null, i32 noundef 0, i32 noundef 32000) #3
  %4 = tail call i32 @clk_register_clkdev(ptr noundef %3, ptr noundef nonnull @.str, ptr noundef null) #3
  %5 = tail call ptr @clk_register_fixed_rate(ptr noundef null, ptr noundef nonnull @.str.1, ptr noundef null, i32 noundef 0, i32 noundef 24000000) #3
  %6 = tail call i32 @clk_register_clkdev(ptr noundef %5, ptr noundef nonnull @.str.1, ptr noundef null) #3
  %7 = tail call ptr @clk_register_fixed_rate(ptr noundef null, ptr noundef nonnull @.str.2, ptr noundef null, i32 noundef 0, i32 noundef 25000000) #3
  %8 = tail call i32 @clk_register_clkdev(ptr noundef %7, ptr noundef nonnull @.str.2, ptr noundef null) #3
  %9 = tail call ptr @clk_register_fixed_rate(ptr noundef null, ptr noundef nonnull @.str.3, ptr noundef null, i32 noundef 0, i32 noundef 125000000) #3
  %10 = tail call i32 @clk_register_clkdev(ptr noundef %9, ptr noundef nonnull @.str.3, ptr noundef null) #3
  %11 = tail call ptr @clk_register_fixed_rate(ptr noundef null, ptr noundef nonnull @.str.4, ptr noundef null, i32 noundef 0, i32 noundef 12288000) #3
  %12 = tail call i32 @clk_register_clkdev(ptr noundef %11, ptr noundef nonnull @.str.4, ptr noundef null) #3
  %13 = getelementptr i8, ptr %0, i32 780
  %14 = tail call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.5, ptr noundef nonnull @.str, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 31, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %15 = tail call i32 @clk_register_clkdev(ptr noundef %14, ptr noundef null, ptr noundef nonnull @.str.6) #3
  %16 = getelementptr i8, ptr %0, i32 528
  %17 = tail call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.7, ptr noundef nonnull @vco_parents, i8 noundef zeroext 2, i32 noundef 128, ptr noundef %16, i8 noundef zeroext 20, i32 noundef 3, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %18 = tail call i32 @clk_register_clkdev(ptr noundef %17, ptr noundef nonnull @.str.7, ptr noundef null) #3
  %19 = getelementptr i8, ptr %0, i32 532
  %20 = getelementptr i8, ptr %0, i32 536
  %21 = call ptr @clk_register_vco_pll(ptr noundef nonnull @.str.8, ptr noundef nonnull @.str.9, ptr noundef null, ptr noundef nonnull @.str.7, i32 noundef 0, ptr noundef %19, ptr noundef %20, ptr noundef nonnull @pll_rtbl, i8 noundef zeroext 8, ptr noundef nonnull @_lock, ptr noundef nonnull %2, ptr noundef null) #3
  %22 = call i32 @clk_register_clkdev(ptr noundef %21, ptr noundef nonnull @.str.8, ptr noundef null) #3
  %23 = load ptr, ptr %2, align 4
  %24 = call i32 @clk_register_clkdev(ptr noundef %23, ptr noundef nonnull @.str.9, ptr noundef null) #3
  %25 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.10, ptr noundef nonnull @vco_parents, i8 noundef zeroext 2, i32 noundef 128, ptr noundef %16, i8 noundef zeroext 22, i32 noundef 3, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %26 = call i32 @clk_register_clkdev(ptr noundef %25, ptr noundef nonnull @.str.10, ptr noundef null) #3
  %27 = getelementptr i8, ptr %0, i32 544
  %28 = getelementptr i8, ptr %0, i32 548
  %29 = call ptr @clk_register_vco_pll(ptr noundef nonnull @.str.11, ptr noundef nonnull @.str.12, ptr noundef null, ptr noundef nonnull @.str.10, i32 noundef 0, ptr noundef %27, ptr noundef %28, ptr noundef nonnull @pll_rtbl, i8 noundef zeroext 8, ptr noundef nonnull @_lock, ptr noundef nonnull %2, ptr noundef null) #3
  %30 = call i32 @clk_register_clkdev(ptr noundef %29, ptr noundef nonnull @.str.11, ptr noundef null) #3
  %31 = load ptr, ptr %2, align 4
  %32 = call i32 @clk_register_clkdev(ptr noundef %31, ptr noundef nonnull @.str.12, ptr noundef null) #3
  %33 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.13, ptr noundef nonnull @vco_parents, i8 noundef zeroext 2, i32 noundef 128, ptr noundef %16, i8 noundef zeroext 24, i32 noundef 3, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %34 = call i32 @clk_register_clkdev(ptr noundef %33, ptr noundef nonnull @.str.13, ptr noundef null) #3
  %35 = getelementptr i8, ptr %0, i32 556
  %36 = getelementptr i8, ptr %0, i32 560
  %37 = call ptr @clk_register_vco_pll(ptr noundef nonnull @.str.14, ptr noundef nonnull @.str.15, ptr noundef null, ptr noundef nonnull @.str.13, i32 noundef 0, ptr noundef %35, ptr noundef %36, ptr noundef nonnull @pll_rtbl, i8 noundef zeroext 8, ptr noundef nonnull @_lock, ptr noundef nonnull %2, ptr noundef null) #3
  %38 = call i32 @clk_register_clkdev(ptr noundef %37, ptr noundef nonnull @.str.14, ptr noundef null) #3
  %39 = load ptr, ptr %2, align 4
  %40 = call i32 @clk_register_clkdev(ptr noundef %39, ptr noundef nonnull @.str.15, ptr noundef null) #3
  %41 = getelementptr i8, ptr %0, i32 568
  %42 = getelementptr i8, ptr %0, i32 572
  %43 = call ptr @clk_register_vco_pll(ptr noundef nonnull @.str.16, ptr noundef nonnull @.str.17, ptr noundef null, ptr noundef nonnull @.str.1, i32 noundef 0, ptr noundef %41, ptr noundef %42, ptr noundef nonnull @pll4_rtbl, i8 noundef zeroext 4, ptr noundef nonnull @_lock, ptr noundef nonnull %2, ptr noundef null) #3
  %44 = call i32 @clk_register_clkdev(ptr noundef %43, ptr noundef nonnull @.str.16, ptr noundef null) #3
  %45 = load ptr, ptr %2, align 4
  %46 = call i32 @clk_register_clkdev(ptr noundef %45, ptr noundef nonnull @.str.17, ptr noundef null) #3
  %47 = call ptr @clk_register_fixed_rate(ptr noundef null, ptr noundef nonnull @.str.18, ptr noundef nonnull @.str.1, i32 noundef 0, i32 noundef 48000000) #3
  %48 = call i32 @clk_register_clkdev(ptr noundef %47, ptr noundef nonnull @.str.18, ptr noundef null) #3
  %49 = call ptr @clk_register_fixed_rate(ptr noundef null, ptr noundef nonnull @.str.19, ptr noundef nonnull @.str.2, i32 noundef 0, i32 noundef 25000000) #3
  %50 = call i32 @clk_register_clkdev(ptr noundef %49, ptr noundef nonnull @.str.19, ptr noundef null) #3
  %51 = call ptr @clk_register_fixed_factor(ptr noundef null, ptr noundef nonnull @.str.20, ptr noundef nonnull @.str.8, i32 noundef 0, i32 noundef 1, i32 noundef 2) #3
  %52 = call i32 @clk_register_clkdev(ptr noundef %51, ptr noundef nonnull @.str.20, ptr noundef null) #3
  %53 = call ptr @clk_register_fixed_factor(ptr noundef null, ptr noundef nonnull @.str.21, ptr noundef nonnull @.str.8, i32 noundef 0, i32 noundef 1, i32 noundef 4) #3
  %54 = call i32 @clk_register_clkdev(ptr noundef %53, ptr noundef nonnull @.str.21, ptr noundef null) #3
  %55 = call ptr @clk_register_fixed_factor(ptr noundef null, ptr noundef nonnull @.str.22, ptr noundef nonnull @.str.11, i32 noundef 0, i32 noundef 1, i32 noundef 2) #3
  %56 = call i32 @clk_register_clkdev(ptr noundef %55, ptr noundef nonnull @.str.22, ptr noundef null) #3
  %57 = call ptr @clk_register_fixed_factor(ptr noundef null, ptr noundef nonnull @.str.23, ptr noundef nonnull @.str.14, i32 noundef 0, i32 noundef 1, i32 noundef 2) #3
  %58 = call i32 @clk_register_clkdev(ptr noundef %57, ptr noundef nonnull @.str.23, ptr noundef null) #3
  %59 = call ptr @clk_register_fixed_factor(ptr noundef null, ptr noundef nonnull @.str.24, ptr noundef nonnull @.str.1, i32 noundef 0, i32 noundef 1, i32 noundef 128) #3
  %60 = getelementptr i8, ptr %0, i32 784
  %61 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.25, ptr noundef nonnull @.str.24, i32 noundef 0, ptr noundef %60, i8 noundef zeroext 8, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %62 = call i32 @clk_register_clkdev(ptr noundef %61, ptr noundef null, ptr noundef nonnull @.str.26) #3
  %63 = call ptr @clk_register_fixed_factor(ptr noundef null, ptr noundef nonnull @.str.27, ptr noundef nonnull @.str.17, i32 noundef 0, i32 noundef 1, i32 noundef 1) #3
  %64 = call i32 @clk_register_clkdev(ptr noundef %63, ptr noundef nonnull @.str.27, ptr noundef null) #3
  %65 = getelementptr i8, ptr %0, i32 644
  %66 = call ptr @clk_register_frac(ptr noundef nonnull @.str.28, ptr noundef nonnull @.str.20, i32 noundef 0, ptr noundef %65, ptr noundef nonnull @sys_synth_rtbl, i8 noundef zeroext 19, ptr noundef nonnull @_lock) #3
  %67 = call i32 @clk_register_clkdev(ptr noundef %66, ptr noundef nonnull @.str.28, ptr noundef null) #3
  %68 = getelementptr i8, ptr %0, i32 628
  %69 = call ptr @clk_register_frac(ptr noundef nonnull @.str.29, ptr noundef nonnull @.str.20, i32 noundef 0, ptr noundef %68, ptr noundef nonnull @amba_synth_rtbl, i8 noundef zeroext 6, ptr noundef nonnull @_lock) #3
  %70 = call i32 @clk_register_clkdev(ptr noundef %69, ptr noundef nonnull @.str.29, ptr noundef null) #3
  %71 = getelementptr i8, ptr %0, i32 512
  %72 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.30, ptr noundef nonnull @sys_parents, i8 noundef zeroext 8, i32 noundef 128, ptr noundef %71, i8 noundef zeroext 23, i32 noundef 7, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %73 = call i32 @clk_register_clkdev(ptr noundef %72, ptr noundef nonnull @.str.30, ptr noundef null) #3
  %74 = call ptr @clk_register_fixed_factor(ptr noundef null, ptr noundef nonnull @.str.31, ptr noundef nonnull @.str.30, i32 noundef 0, i32 noundef 1, i32 noundef 2) #3
  %75 = call i32 @clk_register_clkdev(ptr noundef %74, ptr noundef nonnull @.str.31, ptr noundef null) #3
  %76 = call ptr @clk_register_fixed_factor(ptr noundef null, ptr noundef nonnull @.str.32, ptr noundef nonnull @.str.31, i32 noundef 0, i32 noundef 1, i32 noundef 3) #3
  %77 = call i32 @clk_register_clkdev(ptr noundef %76, ptr noundef nonnull @.str.32, ptr noundef null) #3
  %78 = call ptr @clk_register_fixed_factor(ptr noundef null, ptr noundef nonnull @.str.33, ptr noundef nonnull @.str.31, i32 noundef 0, i32 noundef 1, i32 noundef 2) #3
  %79 = call i32 @clk_register_clkdev(ptr noundef %78, ptr noundef null, ptr noundef nonnull @.str.34) #3
  %80 = call ptr @clk_register_fixed_factor(ptr noundef null, ptr noundef nonnull @.str.35, ptr noundef nonnull @.str.31, i32 noundef 0, i32 noundef 1, i32 noundef 2) #3
  %81 = call i32 @clk_register_clkdev(ptr noundef %80, ptr noundef null, ptr noundef nonnull @.str.36) #3
  %82 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.37, ptr noundef nonnull @ahb_parents, i8 noundef zeroext 2, i32 noundef 128, ptr noundef %71, i8 noundef zeroext 27, i32 noundef 1, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %83 = call i32 @clk_register_clkdev(ptr noundef %82, ptr noundef nonnull @.str.37, ptr noundef null) #3
  %84 = call ptr @clk_register_fixed_factor(ptr noundef null, ptr noundef nonnull @.str.38, ptr noundef nonnull @.str.37, i32 noundef 0, i32 noundef 1, i32 noundef 2) #3
  %85 = call i32 @clk_register_clkdev(ptr noundef %84, ptr noundef nonnull @.str.38, ptr noundef null) #3
  %86 = getelementptr i8, ptr %0, i32 580
  %87 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.39, ptr noundef nonnull @gpt_parents, i8 noundef zeroext 2, i32 noundef 128, ptr noundef %86, i8 noundef zeroext 8, i32 noundef 1, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %88 = call i32 @clk_register_clkdev(ptr noundef %87, ptr noundef nonnull @.str.39, ptr noundef null) #3
  %89 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.40, ptr noundef nonnull @.str.39, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 21, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %90 = call i32 @clk_register_clkdev(ptr noundef %89, ptr noundef null, ptr noundef nonnull @.str.41) #3
  %91 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.42, ptr noundef nonnull @gpt_parents, i8 noundef zeroext 2, i32 noundef 128, ptr noundef %86, i8 noundef zeroext 9, i32 noundef 1, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %92 = call i32 @clk_register_clkdev(ptr noundef %91, ptr noundef nonnull @.str.42, ptr noundef null) #3
  %93 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.43, ptr noundef nonnull @.str.42, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 22, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %94 = call i32 @clk_register_clkdev(ptr noundef %93, ptr noundef null, ptr noundef nonnull @.str.44) #3
  %95 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.45, ptr noundef nonnull @gpt_parents, i8 noundef zeroext 2, i32 noundef 128, ptr noundef %86, i8 noundef zeroext 12, i32 noundef 1, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %96 = call i32 @clk_register_clkdev(ptr noundef %95, ptr noundef nonnull @.str.45, ptr noundef null) #3
  %97 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.46, ptr noundef nonnull @.str.45, i32 noundef 0, ptr noundef %60, i8 noundef zeroext 4, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %98 = call i32 @clk_register_clkdev(ptr noundef %97, ptr noundef null, ptr noundef nonnull @.str.47) #3
  %99 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.48, ptr noundef nonnull @gpt_parents, i8 noundef zeroext 2, i32 noundef 128, ptr noundef %86, i8 noundef zeroext 13, i32 noundef 1, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %100 = call i32 @clk_register_clkdev(ptr noundef %99, ptr noundef nonnull @.str.48, ptr noundef null) #3
  %101 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.49, ptr noundef nonnull @.str.48, i32 noundef 0, ptr noundef %60, i8 noundef zeroext 5, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %102 = call i32 @clk_register_clkdev(ptr noundef %101, ptr noundef null, ptr noundef nonnull @.str.50) #3
  %103 = getelementptr i8, ptr %0, i32 596
  %104 = call ptr @clk_register_aux(ptr noundef nonnull @.str.51, ptr noundef nonnull @.str.52, ptr noundef nonnull @.str.20, i32 noundef 0, ptr noundef %103, ptr noundef null, ptr noundef nonnull @aux_rtbl, i8 noundef zeroext 12, ptr noundef nonnull @_lock, ptr noundef nonnull %2) #3
  %105 = call i32 @clk_register_clkdev(ptr noundef %104, ptr noundef nonnull @.str.51, ptr noundef null) #3
  %106 = load ptr, ptr %2, align 4
  %107 = call i32 @clk_register_clkdev(ptr noundef %106, ptr noundef nonnull @.str.52, ptr noundef null) #3
  %108 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.53, ptr noundef nonnull @uart0_parents, i8 noundef zeroext 3, i32 noundef 132, ptr noundef %86, i8 noundef zeroext 4, i32 noundef 3, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %109 = call i32 @clk_register_clkdev(ptr noundef %108, ptr noundef nonnull @.str.53, ptr noundef null) #3
  %110 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.54, ptr noundef nonnull @.str.53, i32 noundef 4, ptr noundef %13, i8 noundef zeroext 15, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %111 = call i32 @clk_register_clkdev(ptr noundef %110, ptr noundef null, ptr noundef nonnull @.str.55) #3
  %112 = getelementptr i8, ptr %0, i32 600
  %113 = call ptr @clk_register_aux(ptr noundef nonnull @.str.56, ptr noundef nonnull @.str.57, ptr noundef nonnull @.str.20, i32 noundef 0, ptr noundef %112, ptr noundef null, ptr noundef nonnull @aux_rtbl, i8 noundef zeroext 12, ptr noundef nonnull @_lock, ptr noundef nonnull %2) #3
  %114 = call i32 @clk_register_clkdev(ptr noundef %113, ptr noundef nonnull @.str.56, ptr noundef null) #3
  %115 = load ptr, ptr %2, align 4
  %116 = call i32 @clk_register_clkdev(ptr noundef %115, ptr noundef nonnull @.str.57, ptr noundef null) #3
  %117 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.58, ptr noundef nonnull @uart1_parents, i8 noundef zeroext 3, i32 noundef 128, ptr noundef %86, i8 noundef zeroext 6, i32 noundef 3, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %118 = call i32 @clk_register_clkdev(ptr noundef %117, ptr noundef nonnull @.str.58, ptr noundef null) #3
  %119 = getelementptr i8, ptr %0, i32 788
  %120 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.59, ptr noundef nonnull @.str.58, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 1, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %121 = call i32 @clk_register_clkdev(ptr noundef %120, ptr noundef null, ptr noundef nonnull @.str.60) #3
  %122 = getelementptr i8, ptr %0, i32 608
  %123 = call ptr @clk_register_aux(ptr noundef nonnull @.str.61, ptr noundef nonnull @.str.62, ptr noundef nonnull @.str.20, i32 noundef 0, ptr noundef %122, ptr noundef null, ptr noundef nonnull @aux_rtbl, i8 noundef zeroext 12, ptr noundef nonnull @_lock, ptr noundef nonnull %2) #3
  %124 = call i32 @clk_register_clkdev(ptr noundef %123, ptr noundef nonnull @.str.61, ptr noundef null) #3
  %125 = load ptr, ptr %2, align 4
  %126 = call i32 @clk_register_clkdev(ptr noundef %125, ptr noundef nonnull @.str.62, ptr noundef null) #3
  %127 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.63, ptr noundef nonnull @.str.62, i32 noundef 4, ptr noundef %13, i8 noundef zeroext 6, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %128 = call i32 @clk_register_clkdev(ptr noundef %127, ptr noundef null, ptr noundef nonnull @.str.64) #3
  %129 = getelementptr i8, ptr %0, i32 612
  %130 = call ptr @clk_register_aux(ptr noundef nonnull @.str.65, ptr noundef nonnull @.str.66, ptr noundef nonnull @.str.20, i32 noundef 0, ptr noundef %129, ptr noundef null, ptr noundef nonnull @aux_rtbl, i8 noundef zeroext 12, ptr noundef nonnull @_lock, ptr noundef nonnull %2) #3
  %131 = call i32 @clk_register_clkdev(ptr noundef %130, ptr noundef nonnull @.str.65, ptr noundef null) #3
  %132 = load ptr, ptr %2, align 4
  %133 = call i32 @clk_register_clkdev(ptr noundef %132, ptr noundef nonnull @.str.66, ptr noundef null) #3
  %134 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.67, ptr noundef nonnull @.str.66, i32 noundef 4, ptr noundef %13, i8 noundef zeroext 7, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %135 = call i32 @clk_register_clkdev(ptr noundef %134, ptr noundef null, ptr noundef nonnull @.str.68) #3
  %136 = call i32 @clk_register_clkdev(ptr noundef %134, ptr noundef null, ptr noundef nonnull @.str.69) #3
  %137 = getelementptr i8, ptr %0, i32 592
  %138 = call ptr @clk_register_aux(ptr noundef nonnull @.str.70, ptr noundef nonnull @.str.71, ptr noundef nonnull @.str.20, i32 noundef 0, ptr noundef %137, ptr noundef null, ptr noundef nonnull @aux_rtbl, i8 noundef zeroext 12, ptr noundef nonnull @_lock, ptr noundef nonnull %2) #3
  %139 = call i32 @clk_register_clkdev(ptr noundef %138, ptr noundef nonnull @.str.70, ptr noundef null) #3
  %140 = load ptr, ptr %2, align 4
  %141 = call i32 @clk_register_clkdev(ptr noundef %140, ptr noundef nonnull @.str.71, ptr noundef null) #3
  %142 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.72, ptr noundef nonnull @c3_parents, i8 noundef zeroext 2, i32 noundef 132, ptr noundef %86, i8 noundef zeroext 1, i32 noundef 1, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %143 = call i32 @clk_register_clkdev(ptr noundef %142, ptr noundef nonnull @.str.72, ptr noundef null) #3
  %144 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.73, ptr noundef nonnull @.str.72, i32 noundef 4, ptr noundef %13, i8 noundef zeroext 29, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %145 = call i32 @clk_register_clkdev(ptr noundef %144, ptr noundef null, ptr noundef nonnull @.str.74) #3
  %146 = getelementptr i8, ptr %0, i32 584
  %147 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.75, ptr noundef nonnull @gmac_phy_input_parents, i8 noundef zeroext 3, i32 noundef 128, ptr noundef %146, i8 noundef zeroext 0, i32 noundef 3, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %148 = call i32 @clk_register_clkdev(ptr noundef %147, ptr noundef nonnull @.str.75, ptr noundef null) #3
  %149 = getelementptr i8, ptr %0, i32 604
  %150 = call ptr @clk_register_aux(ptr noundef nonnull @.str.76, ptr noundef nonnull @.str.77, ptr noundef nonnull @.str.75, i32 noundef 0, ptr noundef %149, ptr noundef null, ptr noundef nonnull @gmac_rtbl, i8 noundef zeroext 4, ptr noundef nonnull @_lock, ptr noundef nonnull %2) #3
  %151 = call i32 @clk_register_clkdev(ptr noundef %150, ptr noundef nonnull @.str.76, ptr noundef null) #3
  %152 = load ptr, ptr %2, align 4
  %153 = call i32 @clk_register_clkdev(ptr noundef %152, ptr noundef nonnull @.str.77, ptr noundef null) #3
  %154 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.78, ptr noundef nonnull @gmac_phy_parents, i8 noundef zeroext 2, i32 noundef 128, ptr noundef %86, i8 noundef zeroext 2, i32 noundef 1, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %155 = call i32 @clk_register_clkdev(ptr noundef %154, ptr noundef nonnull @.str.79, ptr noundef null) #3
  %156 = getelementptr i8, ptr %0, i32 636
  %157 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.80, ptr noundef nonnull @clcd_synth_parents, i8 noundef zeroext 2, i32 noundef 128, ptr noundef %156, i8 noundef zeroext 31, i32 noundef 1, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %158 = call i32 @clk_register_clkdev(ptr noundef %157, ptr noundef nonnull @.str.80, ptr noundef null) #3
  %159 = call ptr @clk_register_frac(ptr noundef nonnull @.str.81, ptr noundef nonnull @.str.80, i32 noundef 0, ptr noundef %156, ptr noundef nonnull @clcd_rtbl, i8 noundef zeroext 20, ptr noundef nonnull @_lock) #3
  %160 = call i32 @clk_register_clkdev(ptr noundef %159, ptr noundef nonnull @.str.81, ptr noundef null) #3
  %161 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.82, ptr noundef nonnull @clcd_pixel_parents, i8 noundef zeroext 2, i32 noundef 132, ptr noundef %86, i8 noundef zeroext 2, i32 noundef 3, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %162 = call i32 @clk_register_clkdev(ptr noundef %161, ptr noundef nonnull @.str.82, ptr noundef null) #3
  %163 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.83, ptr noundef nonnull @.str.82, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 27, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %164 = call i32 @clk_register_clkdev(ptr noundef %163, ptr noundef null, ptr noundef nonnull @.str.84) #3
  %165 = getelementptr i8, ptr %0, i32 588
  %166 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.85, ptr noundef nonnull @i2s_src_parents, i8 noundef zeroext 4, i32 noundef 128, ptr noundef %165, i8 noundef zeroext 0, i32 noundef 3, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %167 = call i32 @clk_register_clkdev(ptr noundef %166, ptr noundef nonnull @.str.85, ptr noundef null) #3
  %168 = call ptr @clk_register_aux(ptr noundef nonnull @.str.86, ptr noundef null, ptr noundef nonnull @.str.85, i32 noundef 4, ptr noundef %165, ptr noundef nonnull @i2s_prs1_masks, ptr noundef nonnull @i2s_prs1_rtbl, i8 noundef zeroext 7, ptr noundef nonnull @_lock, ptr noundef null) #3
  %169 = call i32 @clk_register_clkdev(ptr noundef %168, ptr noundef nonnull @.str.86, ptr noundef null) #3
  %170 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.87, ptr noundef nonnull @i2s_ref_parents, i8 noundef zeroext 2, i32 noundef 132, ptr noundef %165, i8 noundef zeroext 2, i32 noundef 1, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %171 = call i32 @clk_register_clkdev(ptr noundef %170, ptr noundef nonnull @.str.87, ptr noundef null) #3
  %172 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.88, ptr noundef nonnull @.str.87, i32 noundef 0, ptr noundef %60, i8 noundef zeroext 7, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %173 = call i32 @clk_register_clkdev(ptr noundef %172, ptr noundef nonnull @.str.88, ptr noundef null) #3
  %174 = call ptr @clk_register_aux(ptr noundef nonnull @.str.89, ptr noundef nonnull @.str.90, ptr noundef nonnull @.str.87, i32 noundef 0, ptr noundef %165, ptr noundef nonnull @i2s_sclk_masks, ptr noundef nonnull @i2s_sclk_rtbl, i8 noundef zeroext 2, ptr noundef nonnull @_lock, ptr noundef nonnull %2) #3
  %175 = call i32 @clk_register_clkdev(ptr noundef %174, ptr noundef nonnull @.str.89, ptr noundef null) #3
  %176 = load ptr, ptr %2, align 4
  %177 = call i32 @clk_register_clkdev(ptr noundef %176, ptr noundef nonnull @.str.90, ptr noundef null) #3
  %178 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.91, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 18, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %179 = call i32 @clk_register_clkdev(ptr noundef %178, ptr noundef null, ptr noundef nonnull @.str.92) #3
  %180 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.93, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 2, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %181 = call i32 @clk_register_clkdev(ptr noundef %180, ptr noundef null, ptr noundef nonnull @.str.94) #3
  %182 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.95, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 25, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %183 = call i32 @clk_register_clkdev(ptr noundef %182, ptr noundef null, ptr noundef nonnull @.str.96) #3
  %184 = call i32 @clk_register_clkdev(ptr noundef %182, ptr noundef null, ptr noundef nonnull @.str.97) #3
  %185 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.98, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 8, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %186 = call i32 @clk_register_clkdev(ptr noundef %185, ptr noundef null, ptr noundef nonnull @.str.99) #3
  %187 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.100, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 4, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %188 = call i32 @clk_register_clkdev(ptr noundef %187, ptr noundef null, ptr noundef nonnull @.str.101) #3
  %189 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.102, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 5, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %190 = call i32 @clk_register_clkdev(ptr noundef %189, ptr noundef null, ptr noundef nonnull @.str.103) #3
  %191 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.104, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 9, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %192 = call i32 @clk_register_clkdev(ptr noundef %191, ptr noundef null, ptr noundef nonnull @.str.105) #3
  %193 = call i32 @clk_register_clkdev(ptr noundef %191, ptr noundef null, ptr noundef nonnull @.str.106) #3
  %194 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.107, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 10, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %195 = call i32 @clk_register_clkdev(ptr noundef %194, ptr noundef null, ptr noundef nonnull @.str.108) #3
  %196 = call i32 @clk_register_clkdev(ptr noundef %194, ptr noundef null, ptr noundef nonnull @.str.109) #3
  %197 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.110, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 11, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %198 = call i32 @clk_register_clkdev(ptr noundef %197, ptr noundef null, ptr noundef nonnull @.str.111) #3
  %199 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.112, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 12, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %200 = call i32 @clk_register_clkdev(ptr noundef %199, ptr noundef null, ptr noundef nonnull @.str.113) #3
  %201 = call i32 @clk_register_clkdev(ptr noundef %199, ptr noundef null, ptr noundef nonnull @.str.114) #3
  %202 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.115, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 3, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %203 = call i32 @clk_register_clkdev(ptr noundef %202, ptr noundef nonnull @.str.115, ptr noundef null) #3
  %204 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.116, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 2, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %205 = call i32 @clk_register_clkdev(ptr noundef %204, ptr noundef nonnull @.str.116, ptr noundef null) #3
  %206 = getelementptr i8, ptr %0, i32 624
  %207 = call ptr @clk_register_aux(ptr noundef nonnull @.str.117, ptr noundef nonnull @.str.118, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %206, ptr noundef null, ptr noundef nonnull @adc_rtbl, i8 noundef zeroext 4, ptr noundef nonnull @_lock, ptr noundef nonnull %2) #3
  %208 = call i32 @clk_register_clkdev(ptr noundef %207, ptr noundef nonnull @.str.117, ptr noundef null) #3
  %209 = load ptr, ptr %2, align 4
  %210 = call i32 @clk_register_clkdev(ptr noundef %209, ptr noundef nonnull @.str.118, ptr noundef null) #3
  %211 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.119, ptr noundef nonnull @.str.118, i32 noundef 4, ptr noundef %13, i8 noundef zeroext 30, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %212 = call i32 @clk_register_clkdev(ptr noundef %211, ptr noundef null, ptr noundef nonnull @.str.120) #3
  %213 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.121, ptr noundef nonnull @.str.38, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 17, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %214 = call i32 @clk_register_clkdev(ptr noundef %213, ptr noundef null, ptr noundef nonnull @.str.122) #3
  %215 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.123, ptr noundef nonnull @.str.38, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 23, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %216 = call i32 @clk_register_clkdev(ptr noundef %215, ptr noundef null, ptr noundef nonnull @.str.124) #3
  %217 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.125, ptr noundef nonnull @.str.38, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 24, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %218 = call i32 @clk_register_clkdev(ptr noundef %217, ptr noundef null, ptr noundef nonnull @.str.126) #3
  %219 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.127, ptr noundef nonnull @.str.38, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 20, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %220 = call i32 @clk_register_clkdev(ptr noundef %219, ptr noundef null, ptr noundef nonnull @.str.128) #3
  %221 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.129, ptr noundef nonnull @.str.38, i32 noundef 0, ptr noundef %13, i8 noundef zeroext 19, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %222 = call i32 @clk_register_clkdev(ptr noundef %221, ptr noundef null, ptr noundef nonnull @.str.130) #3
  %223 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.131, ptr noundef nonnull @.str.38, i32 noundef 0, ptr noundef %60, i8 noundef zeroext 3, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %224 = call i32 @clk_register_clkdev(ptr noundef %223, ptr noundef null, ptr noundef nonnull @.str.132) #3
  %225 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.133, ptr noundef nonnull @gen_synth0_1_parents, i8 noundef zeroext 3, i32 noundef 128, ptr noundef %16, i8 noundef zeroext 27, i32 noundef 3, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %226 = call i32 @clk_register_clkdev(ptr noundef %225, ptr noundef nonnull @.str.133, ptr noundef null) #3
  %227 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.134, ptr noundef nonnull @gen_synth2_3_parents, i8 noundef zeroext 3, i32 noundef 128, ptr noundef %16, i8 noundef zeroext 29, i32 noundef 3, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %228 = call i32 @clk_register_clkdev(ptr noundef %227, ptr noundef nonnull @.str.134, ptr noundef null) #3
  %229 = getelementptr i8, ptr %0, i32 652
  %230 = call ptr @clk_register_frac(ptr noundef nonnull @.str.135, ptr noundef nonnull @.str.133, i32 noundef 0, ptr noundef %229, ptr noundef nonnull @gen_rtbl, i8 noundef zeroext 25, ptr noundef nonnull @_lock) #3
  %231 = call i32 @clk_register_clkdev(ptr noundef %230, ptr noundef nonnull @.str.135, ptr noundef null) #3
  %232 = getelementptr i8, ptr %0, i32 660
  %233 = call ptr @clk_register_frac(ptr noundef nonnull @.str.136, ptr noundef nonnull @.str.133, i32 noundef 0, ptr noundef %232, ptr noundef nonnull @gen_rtbl, i8 noundef zeroext 25, ptr noundef nonnull @_lock) #3
  %234 = call i32 @clk_register_clkdev(ptr noundef %233, ptr noundef nonnull @.str.136, ptr noundef null) #3
  %235 = getelementptr i8, ptr %0, i32 668
  %236 = call ptr @clk_register_frac(ptr noundef nonnull @.str.137, ptr noundef nonnull @.str.134, i32 noundef 0, ptr noundef %235, ptr noundef nonnull @gen_rtbl, i8 noundef zeroext 25, ptr noundef nonnull @_lock) #3
  %237 = call i32 @clk_register_clkdev(ptr noundef %236, ptr noundef nonnull @.str.137, ptr noundef null) #3
  %238 = getelementptr i8, ptr %0, i32 772
  %239 = call ptr @clk_register_frac(ptr noundef nonnull @.str.138, ptr noundef nonnull @.str.134, i32 noundef 0, ptr noundef %238, ptr noundef nonnull @gen_rtbl, i8 noundef zeroext 25, ptr noundef nonnull @_lock) #3
  %240 = call i32 @clk_register_clkdev(ptr noundef %239, ptr noundef nonnull @.str.138, ptr noundef null) #3
  %241 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.139, ptr noundef nonnull @.str.138, i32 noundef 4, ptr noundef %119, i8 noundef zeroext 6, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %242 = call i32 @clk_register_clkdev(ptr noundef %241, ptr noundef null, ptr noundef nonnull @.str.140) #3
  %243 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.141, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 5, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %244 = call i32 @clk_register_clkdev(ptr noundef %243, ptr noundef null, ptr noundef nonnull @.str.142) #3
  %245 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.143, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 4, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %246 = call i32 @clk_register_clkdev(ptr noundef %245, ptr noundef null, ptr noundef nonnull @.str.144) #3
  %247 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.145, ptr noundef nonnull @spdif_out_parents, i8 noundef zeroext 2, i32 noundef 132, ptr noundef %86, i8 noundef zeroext 15, i32 noundef 1, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %248 = call i32 @clk_register_clkdev(ptr noundef %247, ptr noundef nonnull @.str.145, ptr noundef null) #3
  %249 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.146, ptr noundef nonnull @.str.145, i32 noundef 4, ptr noundef %119, i8 noundef zeroext 13, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %250 = call i32 @clk_register_clkdev(ptr noundef %249, ptr noundef null, ptr noundef nonnull @.str.147) #3
  %251 = call ptr @clk_register_mux_table(ptr noundef null, ptr noundef nonnull @.str.148, ptr noundef nonnull @spdif_in_parents, i8 noundef zeroext 2, i32 noundef 132, ptr noundef %86, i8 noundef zeroext 14, i32 noundef 1, i8 noundef zeroext 0, ptr noundef null, ptr noundef nonnull @_lock) #3
  %252 = call i32 @clk_register_clkdev(ptr noundef %251, ptr noundef nonnull @.str.148, ptr noundef null) #3
  %253 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.149, ptr noundef nonnull @.str.148, i32 noundef 4, ptr noundef %119, i8 noundef zeroext 12, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %254 = call i32 @clk_register_clkdev(ptr noundef %253, ptr noundef null, ptr noundef nonnull @.str.150) #3
  %255 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.151, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %60, i8 noundef zeroext 6, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %256 = call i32 @clk_register_clkdev(ptr noundef %255, ptr noundef null, ptr noundef nonnull @.str.151) #3
  %257 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.152, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 18, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %258 = call i32 @clk_register_clkdev(ptr noundef %257, ptr noundef null, ptr noundef nonnull @.str.153) #3
  %259 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.154, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 16, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %260 = call i32 @clk_register_clkdev(ptr noundef %259, ptr noundef null, ptr noundef nonnull @.str.155) #3
  %261 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.156, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 15, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %262 = call i32 @clk_register_clkdev(ptr noundef %261, ptr noundef null, ptr noundef nonnull @.str.157) #3
  %263 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.158, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 11, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %264 = call i32 @clk_register_clkdev(ptr noundef %263, ptr noundef null, ptr noundef nonnull @.str.159) #3
  %265 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.160, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 10, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %266 = call i32 @clk_register_clkdev(ptr noundef %265, ptr noundef null, ptr noundef nonnull @.str.161) #3
  %267 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.162, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 9, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %268 = call i32 @clk_register_clkdev(ptr noundef %267, ptr noundef null, ptr noundef nonnull @.str.163) #3
  %269 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.164, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 8, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %270 = call i32 @clk_register_clkdev(ptr noundef %269, ptr noundef null, ptr noundef nonnull @.str.165) #3
  %271 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.166, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 7, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %272 = call i32 @clk_register_clkdev(ptr noundef %271, ptr noundef null, ptr noundef nonnull @.str.167) #3
  %273 = call ptr @clk_register_gate(ptr noundef null, ptr noundef nonnull @.str.168, ptr noundef nonnull @.str.37, i32 noundef 0, ptr noundef %119, i8 noundef zeroext 3, i8 noundef zeroext 0, ptr noundef nonnull @_lock) #3
  %274 = call i32 @clk_register_clkdev(ptr noundef %273, ptr noundef null, ptr noundef nonnull @.str.169) #3
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %2) #3
  ret void
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_fixed_rate(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_register_clkdev(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_gate(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, i8 noundef zeroext, i8 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_mux_table(ptr noundef, ptr noundef, ptr noundef, i8 noundef zeroext, i32 noundef, ptr noundef, i8 noundef zeroext, i32 noundef, i8 noundef zeroext, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_vco_pll(ptr noundef, ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef, i8 noundef zeroext, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_fixed_factor(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_frac(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef, i8 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_aux(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef, i8 noundef zeroext, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

attributes #0 = { cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4, !5, !6}
!llvm.ident = !{!7}

!0 = !{i32 1, !"wchar_size", i32 2}
!1 = !{i32 1, !"min_enum_size", i32 4}
!2 = !{i32 8, !"branch-target-enforcement", i32 0}
!3 = !{i32 8, !"sign-return-address", i32 0}
!4 = !{i32 8, !"sign-return-address-all", i32 0}
!5 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!6 = !{i32 7, !"uwtable", i32 1}
!7 = !{!"clang version 15.0.0 (/llk/llvm-project-main/clang 126a1f78513fb688819156df98cf7ea83b5e8c18)"}
!8 = !{!"auto-init"}
