Loading plugins phase: Elapsed time ==> 1s.353ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.830ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.058ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Camera Trigger.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -dcpsoc3 Camera Trigger.v -verilog
======================================================================

======================================================================
Compiling:  Camera Trigger.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -dcpsoc3 Camera Trigger.v -verilog
======================================================================

======================================================================
Compiling:  Camera Trigger.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -dcpsoc3 -verilog Camera Trigger.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Sep 23 17:16:38 2021


======================================================================
Compiling:  Camera Trigger.v
Program  :   vpp
Options  :    -yv2 -q10 Camera Trigger.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Sep 23 17:16:39 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Camera Trigger.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Camera Trigger.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -dcpsoc3 -verilog Camera Trigger.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Sep 23 17:16:39 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\codegentemp\Camera Trigger.ctl'.
Linking 'C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\codegentemp\Camera Trigger.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Camera Trigger.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -dcpsoc3 -verilog Camera Trigger.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Sep 23 17:16:41 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\codegentemp\Camera Trigger.ctl'.
Linking 'C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\codegentemp\Camera Trigger.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_44
	\Trigger_Count:Net_82\
	\Trigger_Count:Net_95\
	\Trigger_Count:Net_91\
	\Trigger_Count:Net_102\
	\Trigger_Count:CounterUDB:ctrl_cmod_2\
	\Trigger_Count:CounterUDB:ctrl_cmod_1\
	\Trigger_Count:CounterUDB:ctrl_cmod_0\
	Net_42
	\Trigger_Count:CounterUDB:reload_tc\
	\Frame_Period_Timer:Net_260\
	\Frame_Period_Timer:TimerUDB:ctrl_ten\
	\Frame_Period_Timer:TimerUDB:ctrl_cmode_0\
	\Frame_Period_Timer:TimerUDB:ctrl_tmode_1\
	\Frame_Period_Timer:TimerUDB:ctrl_tmode_0\
	\Frame_Period_Timer:TimerUDB:ctrl_ic_1\
	\Frame_Period_Timer:TimerUDB:ctrl_ic_0\
	Net_252
	\Frame_Period_Timer:Net_102\
	\Frame_Period_Timer:Net_266\
	\TRIG_PERIOD:Net_260\
	Net_197
	Net_198
	\TRIG_PERIOD:Net_53\
	\TRIG_PERIOD:TimerUDB:ctrl_enable\
	\TRIG_PERIOD:TimerUDB:ctrl_ten\
	\TRIG_PERIOD:TimerUDB:control_7\
	\TRIG_PERIOD:TimerUDB:control_6\
	\TRIG_PERIOD:TimerUDB:control_5\
	\TRIG_PERIOD:TimerUDB:control_4\
	\TRIG_PERIOD:TimerUDB:control_3\
	\TRIG_PERIOD:TimerUDB:control_2\
	\TRIG_PERIOD:TimerUDB:control_1\
	\TRIG_PERIOD:TimerUDB:control_0\
	\TRIG_PERIOD:TimerUDB:ctrl_cmode_0\
	\TRIG_PERIOD:TimerUDB:ctrl_tmode_1\
	\TRIG_PERIOD:TimerUDB:ctrl_tmode_0\
	\TRIG_PERIOD:TimerUDB:ctrl_ic_1\
	\TRIG_PERIOD:TimerUDB:ctrl_ic_0\
	Net_196
	\TRIG_PERIOD:Net_102\
	\TRIG_PERIOD:Net_266\
	Net_223
	Net_224
	Net_225
	Net_227
	Net_228
	Net_229
	Net_230
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\
	Net_382
	Net_383
	Net_384
	Net_386
	Net_387
	Net_388
	Net_389
	Net_403
	\STROBE:Net_82\
	\STROBE:Net_95\
	\STROBE:Net_91\
	\STROBE:Net_102\
	\STROBE:CounterUDB:ctrl_cmod_2\
	\STROBE:CounterUDB:ctrl_cmod_1\
	\STROBE:CounterUDB:ctrl_cmod_0\
	Net_399
	\STROBE:CounterUDB:reload_tc\
	Net_418
	Net_419
	Net_420
	Net_422
	Net_423
	Net_424
	Net_427


Deleted 89 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD_Char:tmpOE__LCDPort_net_5\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_4\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_3\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_2\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_1\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_0\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing one to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing Net_288 to zero
Aliasing \Trigger_Count:Net_89\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \Trigger_Count:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Trigger_Count:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Trigger_Count:CounterUDB:capt_rising\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:trigger_enable\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \Frame_Period_Timer:TimerUDB:status_6\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:status_5\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:status_4\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:status_0\ to \Frame_Period_Timer:TimerUDB:tc_i\
Aliasing tmpOE__CMRA_RDY_IN_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing tmpOE__TRG_OUT_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \TRIG_PERIOD:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:trigger_enable\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \TRIG_PERIOD:TimerUDB:status_6\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:status_5\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:status_4\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:status_0\ to \TRIG_PERIOD:TimerUDB:tc_i\
Aliasing \RESET_RDY_TIMER:clk\ to zero
Aliasing \RESET_RDY_TIMER:rst\ to zero
Aliasing tmpOE__STROBE_OUT_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \USBFS:tmpOE__Dm_net_0\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \USBFS:tmpOE__Dp_net_0\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \SOFT_TRIG_Reg:clk\ to zero
Aliasing \SOFT_TRIG_Reg:rst\ to zero
Aliasing \STROBE:Net_89\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \STROBE:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \STROBE:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \STROBE:CounterUDB:capt_rising\ to zero
Aliasing \STAGE_TRIGG_ENABLE:clk\ to zero
Aliasing \STAGE_TRIGG_ENABLE:rst\ to zero
Aliasing tmpOE__STAGE_TRIGG_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \Trigger_Count:CounterUDB:prevCapture\\D\ to zero
Aliasing \Trigger_Count:CounterUDB:cmp_out_reg_i\\D\ to \Trigger_Count:CounterUDB:prevCompare\\D\
Aliasing \Frame_Period_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:hwEnable_reg\\D\ to \Frame_Period_Timer:TimerUDB:run_mode\
Aliasing \Frame_Period_Timer:TimerUDB:capture_out_reg_i\\D\ to \Frame_Period_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \TRIG_PERIOD:TimerUDB:capture_last\\D\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:hwEnable_reg\\D\ to \TRIG_PERIOD:TimerUDB:run_mode\
Aliasing \TRIG_PERIOD:TimerUDB:capture_out_reg_i\\D\ to \TRIG_PERIOD:TimerUDB:capt_fifo_load_int\
Aliasing \STROBE:CounterUDB:prevCapture\\D\ to zero
Aliasing \STROBE:CounterUDB:cmp_out_reg_i\\D\ to \STROBE:CounterUDB:prevCompare\\D\
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_5\[2] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_4\[3] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_3\[4] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_2\[5] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_1\[6] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_0\[7] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire Net_288[26] = zero[8]
Removing Lhs of wire Net_376[30] = cydff_1[28]
Removing Rhs of wire Net_277[33] = \Trigger_Count:Net_49\[34]
Removing Rhs of wire Net_277[33] = \Trigger_Count:CounterUDB:tc_reg_i\[90]
Removing Lhs of wire \Trigger_Count:Net_89\[36] = one[24]
Removing Lhs of wire \Trigger_Count:CounterUDB:ctrl_capmode_1\[45] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:ctrl_capmode_0\[46] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:ctrl_enable\[58] = \Trigger_Count:CounterUDB:control_7\[50]
Removing Lhs of wire \Trigger_Count:CounterUDB:capt_rising\[60] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:capt_falling\[61] = \Trigger_Count:CounterUDB:prevCapture\[59]
Removing Lhs of wire \Trigger_Count:CounterUDB:reload\[64] = Net_417[65]
Removing Rhs of wire Net_417[65] = \Frame_Period_Timer:Net_53\[136]
Removing Rhs of wire Net_417[65] = \Frame_Period_Timer:TimerUDB:tc_reg_i\[168]
Removing Lhs of wire \Trigger_Count:CounterUDB:final_enable\[66] = \Trigger_Count:CounterUDB:control_7\[50]
Removing Rhs of wire \Trigger_Count:CounterUDB:status_0\[71] = \Trigger_Count:CounterUDB:cmp_out_status\[72]
Removing Rhs of wire \Trigger_Count:CounterUDB:status_1\[73] = \Trigger_Count:CounterUDB:per_zero\[74]
Removing Lhs of wire \Trigger_Count:CounterUDB:status_2\[75] = \Trigger_Count:CounterUDB:overflow_status\[68]
Removing Lhs of wire \Trigger_Count:CounterUDB:status_3\[76] = \Trigger_Count:CounterUDB:underflow_status\[69]
Removing Lhs of wire \Trigger_Count:CounterUDB:status_4\[77] = \Trigger_Count:CounterUDB:hwCapture\[63]
Removing Rhs of wire \Trigger_Count:CounterUDB:status_5\[78] = \Trigger_Count:CounterUDB:fifo_full\[79]
Removing Rhs of wire \Trigger_Count:CounterUDB:status_6\[80] = \Trigger_Count:CounterUDB:fifo_nempty\[81]
Removing Lhs of wire \Trigger_Count:CounterUDB:dp_dir\[84] = one[24]
Removing Rhs of wire \Trigger_Count:CounterUDB:cmp_out_i\[91] = \Trigger_Count:CounterUDB:cmp_less\[92]
Removing Lhs of wire \Trigger_Count:CounterUDB:cs_addr_2\[100] = one[24]
Removing Lhs of wire \Trigger_Count:CounterUDB:cs_addr_1\[101] = \Trigger_Count:CounterUDB:count_enable\[98]
Removing Lhs of wire \Trigger_Count:CounterUDB:cs_addr_0\[102] = Net_417[65]
Removing Rhs of wire Net_292[134] = \Frame_Period_Timer:Net_55\[135]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:ctrl_enable\[150] = \Frame_Period_Timer:TimerUDB:control_7\[142]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:ctrl_cmode_1\[152] = zero[8]
Removing Rhs of wire \Frame_Period_Timer:TimerUDB:timer_enable\[161] = \Frame_Period_Timer:TimerUDB:runmode_enable\[173]
Removing Rhs of wire \Frame_Period_Timer:TimerUDB:run_mode\[162] = \Frame_Period_Timer:TimerUDB:hwEnable\[163]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:run_mode\[162] = \Frame_Period_Timer:TimerUDB:control_7\[142]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:trigger_enable\[165] = one[24]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:tc_i\[167] = \Frame_Period_Timer:TimerUDB:status_tc\[164]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:capt_fifo_load_int\[172] = \Frame_Period_Timer:TimerUDB:capt_fifo_load\[160]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:status_6\[175] = zero[8]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:status_5\[176] = zero[8]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:status_4\[177] = zero[8]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:status_0\[178] = \Frame_Period_Timer:TimerUDB:status_tc\[164]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:status_1\[179] = \Frame_Period_Timer:TimerUDB:capt_fifo_load\[160]
Removing Rhs of wire \Frame_Period_Timer:TimerUDB:status_2\[180] = \Frame_Period_Timer:TimerUDB:fifo_full\[181]
Removing Rhs of wire \Frame_Period_Timer:TimerUDB:status_3\[182] = \Frame_Period_Timer:TimerUDB:fifo_nempty\[183]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:cs_addr_2\[185] = zero[8]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:cs_addr_1\[186] = \Frame_Period_Timer:TimerUDB:trig_reg\[174]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:cs_addr_0\[187] = \Frame_Period_Timer:TimerUDB:per_zero\[166]
Removing Lhs of wire tmpOE__CMRA_RDY_IN_net_0[365] = one[24]
Removing Lhs of wire tmpOE__TRG_OUT_net_0[370] = one[24]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:ctrl_cmode_1\[395] = zero[8]
Removing Rhs of wire \TRIG_PERIOD:TimerUDB:timer_enable\[404] = \TRIG_PERIOD:TimerUDB:runmode_enable\[417]
Removing Rhs of wire \TRIG_PERIOD:TimerUDB:run_mode\[405] = \TRIG_PERIOD:TimerUDB:hwEnable\[406]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:run_mode\[405] = Net_322[413]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:trigger_enable\[408] = one[24]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:tc_i\[410] = \TRIG_PERIOD:TimerUDB:status_tc\[407]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:capt_fifo_load_int\[416] = \TRIG_PERIOD:TimerUDB:capt_fifo_load\[403]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:status_6\[419] = zero[8]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:status_5\[420] = zero[8]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:status_4\[421] = zero[8]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:status_0\[422] = \TRIG_PERIOD:TimerUDB:status_tc\[407]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:status_1\[423] = \TRIG_PERIOD:TimerUDB:capt_fifo_load\[403]
Removing Rhs of wire \TRIG_PERIOD:TimerUDB:status_2\[424] = \TRIG_PERIOD:TimerUDB:fifo_full\[425]
Removing Rhs of wire \TRIG_PERIOD:TimerUDB:status_3\[426] = \TRIG_PERIOD:TimerUDB:fifo_nempty\[427]
Removing Rhs of wire Net_167[429] = \RESET_RDY_TIMER:control_out_0\[614]
Removing Rhs of wire Net_167[429] = \RESET_RDY_TIMER:control_0\[637]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:cs_addr_2\[430] = Net_167[429]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:cs_addr_1\[431] = \TRIG_PERIOD:TimerUDB:trig_reg\[418]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:cs_addr_0\[432] = \TRIG_PERIOD:TimerUDB:per_zero\[409]
Removing Lhs of wire \RESET_RDY_TIMER:clk\[612] = zero[8]
Removing Lhs of wire \RESET_RDY_TIMER:rst\[613] = zero[8]
Removing Rhs of wire Net_408[640] = \STROBE:Net_49\[740]
Removing Rhs of wire Net_408[640] = \STROBE:CounterUDB:tc_reg_i\[796]
Removing Lhs of wire tmpOE__STROBE_OUT_net_0[642] = one[24]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[657] = one[24]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[664] = one[24]
Removing Lhs of wire \SOFT_TRIG_Reg:clk\[711] = zero[8]
Removing Lhs of wire \SOFT_TRIG_Reg:rst\[712] = zero[8]
Removing Rhs of wire Net_394[713] = \SOFT_TRIG_Reg:control_out_0\[714]
Removing Rhs of wire Net_394[713] = \SOFT_TRIG_Reg:control_0\[737]
Removing Lhs of wire \STROBE:Net_89\[742] = one[24]
Removing Lhs of wire \STROBE:CounterUDB:ctrl_capmode_1\[752] = zero[8]
Removing Lhs of wire \STROBE:CounterUDB:ctrl_capmode_0\[753] = zero[8]
Removing Lhs of wire \STROBE:CounterUDB:ctrl_enable\[765] = \STROBE:CounterUDB:control_7\[757]
Removing Lhs of wire \STROBE:CounterUDB:capt_rising\[767] = zero[8]
Removing Lhs of wire \STROBE:CounterUDB:capt_falling\[768] = \STROBE:CounterUDB:prevCapture\[766]
Removing Lhs of wire \STROBE:CounterUDB:reload\[771] = Net_414[639]
Removing Lhs of wire \STROBE:CounterUDB:final_enable\[772] = \STROBE:CounterUDB:control_7\[757]
Removing Rhs of wire \STROBE:CounterUDB:status_0\[777] = \STROBE:CounterUDB:cmp_out_status\[778]
Removing Rhs of wire \STROBE:CounterUDB:status_1\[779] = \STROBE:CounterUDB:per_zero\[780]
Removing Lhs of wire \STROBE:CounterUDB:status_2\[781] = \STROBE:CounterUDB:overflow_status\[774]
Removing Lhs of wire \STROBE:CounterUDB:status_3\[782] = \STROBE:CounterUDB:underflow_status\[775]
Removing Lhs of wire \STROBE:CounterUDB:status_4\[783] = \STROBE:CounterUDB:hwCapture\[770]
Removing Rhs of wire \STROBE:CounterUDB:status_5\[784] = \STROBE:CounterUDB:fifo_full\[785]
Removing Rhs of wire \STROBE:CounterUDB:status_6\[786] = \STROBE:CounterUDB:fifo_nempty\[787]
Removing Lhs of wire \STROBE:CounterUDB:dp_dir\[790] = one[24]
Removing Rhs of wire \STROBE:CounterUDB:cmp_out_i\[797] = \STROBE:CounterUDB:cmp_less\[798]
Removing Lhs of wire \STROBE:CounterUDB:cs_addr_2\[805] = one[24]
Removing Lhs of wire \STROBE:CounterUDB:cs_addr_1\[806] = \STROBE:CounterUDB:count_enable\[803]
Removing Lhs of wire \STROBE:CounterUDB:cs_addr_0\[807] = Net_414[639]
Removing Lhs of wire \STAGE_TRIGG_ENABLE:clk\[837] = zero[8]
Removing Lhs of wire \STAGE_TRIGG_ENABLE:rst\[838] = zero[8]
Removing Rhs of wire Net_428[839] = \STAGE_TRIGG_ENABLE:control_out_0\[840]
Removing Rhs of wire Net_428[839] = \STAGE_TRIGG_ENABLE:control_0\[863]
Removing Lhs of wire tmpOE__STAGE_TRIGG_net_0[866] = one[24]
Removing Lhs of wire cydff_1D[872] = Net_113[29]
Removing Lhs of wire \Trigger_Count:CounterUDB:prevCapture\\D\[873] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:overflow_reg_i\\D\[875] = \Trigger_Count:CounterUDB:overflow\[83]
Removing Lhs of wire \Trigger_Count:CounterUDB:underflow_reg_i\\D\[876] = \Trigger_Count:CounterUDB:underflow\[86]
Removing Lhs of wire \Trigger_Count:CounterUDB:tc_reg_i\\D\[877] = \Trigger_Count:CounterUDB:tc_i\[89]
Removing Lhs of wire \Trigger_Count:CounterUDB:prevCompare\\D\[878] = \Trigger_Count:CounterUDB:cmp_out_i\[91]
Removing Lhs of wire \Trigger_Count:CounterUDB:cmp_out_reg_i\\D\[879] = \Trigger_Count:CounterUDB:cmp_out_i\[91]
Removing Lhs of wire \Trigger_Count:CounterUDB:count_stored_i\\D\[880] = Net_295[97]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:capture_last\\D\[881] = zero[8]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:tc_reg_i\\D\[882] = \Frame_Period_Timer:TimerUDB:status_tc\[164]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:hwEnable_reg\\D\[883] = \Frame_Period_Timer:TimerUDB:control_7\[142]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:capture_out_reg_i\\D\[884] = \Frame_Period_Timer:TimerUDB:capt_fifo_load\[160]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:capture_last\\D\[885] = zero[8]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:tc_reg_i\\D\[886] = \TRIG_PERIOD:TimerUDB:status_tc\[407]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:hwEnable_reg\\D\[887] = Net_322[413]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:capture_out_reg_i\\D\[888] = \TRIG_PERIOD:TimerUDB:capt_fifo_load\[403]
Removing Lhs of wire \STROBE:CounterUDB:prevCapture\\D\[889] = zero[8]
Removing Lhs of wire \STROBE:CounterUDB:overflow_reg_i\\D\[891] = \STROBE:CounterUDB:overflow\[789]
Removing Lhs of wire \STROBE:CounterUDB:underflow_reg_i\\D\[892] = \STROBE:CounterUDB:underflow\[792]
Removing Lhs of wire \STROBE:CounterUDB:tc_reg_i\\D\[893] = \STROBE:CounterUDB:tc_i\[795]
Removing Lhs of wire \STROBE:CounterUDB:prevCompare\\D\[894] = \STROBE:CounterUDB:cmp_out_i\[797]
Removing Lhs of wire \STROBE:CounterUDB:cmp_out_reg_i\\D\[895] = \STROBE:CounterUDB:cmp_out_i\[797]
Removing Lhs of wire \STROBE:CounterUDB:count_stored_i\\D\[896] = Net_311[610]

------------------------------------------------------
Aliased 0 equations, 132 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Trigger_Count:CounterUDB:capt_either_edge\' (cost = 0):
\Trigger_Count:CounterUDB:capt_either_edge\ <= (\Trigger_Count:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Trigger_Count:CounterUDB:overflow\' (cost = 0):
\Trigger_Count:CounterUDB:overflow\ <= (\Trigger_Count:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Trigger_Count:CounterUDB:underflow\' (cost = 0):
\Trigger_Count:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Trigger_Count:CounterUDB:counter_enable\' (cost = 1):
\Trigger_Count:CounterUDB:counter_enable\ <= ((not \Trigger_Count:CounterUDB:disable_run_i\ and \Trigger_Count:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\Frame_Period_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Frame_Period_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Frame_Period_Timer:TimerUDB:timer_enable\' (cost = 0):
\Frame_Period_Timer:TimerUDB:timer_enable\ <= (\Frame_Period_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for 'Net_393' (cost = 1):
Net_393 <= ((cydff_1 and Net_394));

Note:  Expanding virtual equation for '\TRIG_PERIOD:TimerUDB:fifo_load_polarized\' (cost = 0):
\TRIG_PERIOD:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_311' (cost = 0):
Net_311 <= (not Net_277);

Note:  Expanding virtual equation for 'Net_414' (cost = 6):
Net_414 <= ((Net_277 and Net_408));

Note:  Expanding virtual equation for '\STROBE:CounterUDB:capt_either_edge\' (cost = 0):
\STROBE:CounterUDB:capt_either_edge\ <= (\STROBE:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\STROBE:CounterUDB:overflow\' (cost = 0):
\STROBE:CounterUDB:overflow\ <= (\STROBE:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\STROBE:CounterUDB:underflow\' (cost = 0):
\STROBE:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\STROBE:CounterUDB:counter_enable\' (cost = 1):
\STROBE:CounterUDB:counter_enable\ <= ((not \STROBE:CounterUDB:disable_run_i\ and \STROBE:CounterUDB:control_7\));

Note:  Expanding virtual equation for 'Net_432' (cost = 2):
Net_432 <= ((cydff_1 and Net_428));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Trigger_Count:CounterUDB:overflow_status\' (cost = 1):
\Trigger_Count:CounterUDB:overflow_status\ <= ((not \Trigger_Count:CounterUDB:overflow_reg_i\ and \Trigger_Count:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Trigger_Count:CounterUDB:underflow_status\' (cost = 0):
\Trigger_Count:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_381' (cost = 3):
Net_381 <= ((not Net_277 and cydff_1));

Note:  Expanding virtual equation for 'Net_322' (cost = 4):
Net_322 <= (not cydff_1
	OR Net_277);

Note:  Expanding virtual equation for '\STROBE:CounterUDB:overflow_status\' (cost = 2):
\STROBE:CounterUDB:overflow_status\ <= ((not \STROBE:CounterUDB:overflow_reg_i\ and \STROBE:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\STROBE:CounterUDB:underflow_status\' (cost = 0):
\STROBE:CounterUDB:underflow_status\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\TRIG_PERIOD:TimerUDB:timer_enable\' (cost = 2):
\TRIG_PERIOD:TimerUDB:timer_enable\ <= (not cydff_1
	OR Net_277);


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 24 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Trigger_Count:CounterUDB:hwCapture\ to zero
Aliasing \Trigger_Count:CounterUDB:underflow_status\ to zero
Aliasing \Trigger_Count:CounterUDB:underflow\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:capt_fifo_load\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:trig_reg\ to Net_322
Aliasing \STROBE:CounterUDB:hwCapture\ to zero
Aliasing \STROBE:CounterUDB:underflow_status\ to zero
Aliasing \STROBE:CounterUDB:underflow\ to zero
Removing Lhs of wire \Trigger_Count:CounterUDB:hwCapture\[63] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:underflow_status\[69] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:underflow\[86] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:tc_i\[89] = \Trigger_Count:CounterUDB:per_equal\[85]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:capt_fifo_load\[160] = zero[8]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:trig_reg\[174] = \Frame_Period_Timer:TimerUDB:control_7\[142]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:capt_fifo_load\[403] = zero[8]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:trig_reg\[418] = Net_322[413]
Removing Lhs of wire \STROBE:CounterUDB:hwCapture\[770] = zero[8]
Removing Lhs of wire \STROBE:CounterUDB:underflow_status\[775] = zero[8]
Removing Lhs of wire \STROBE:CounterUDB:underflow\[792] = zero[8]
Removing Lhs of wire \STROBE:CounterUDB:tc_i\[795] = \STROBE:CounterUDB:per_equal\[791]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj" -dcpsoc3 "Camera Trigger.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.381ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 23 September 2021 17:16:41
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -d CY8C5888LTI-LP097 Camera Trigger.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Trigger_Count:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Trigger_Count:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Frame_Period_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Frame_Period_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \TRIG_PERIOD:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \TRIG_PERIOD:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \STROBE:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \STROBE:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_295
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Trigger_Count:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Trigger_Count:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Frame_Period_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Frame_Period_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TRIG_PERIOD:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \STROBE:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \STROBE:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBFS:Dm(0)\, \USBFS:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_408, Duplicate of \STROBE:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_408, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STROBE:CounterUDB:per_equal\
        );
        Output = Net_408 (fanout=3)

    Removing Net_277, Duplicate of \Trigger_Count:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_277, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:per_equal\
        );
        Output = Net_277 (fanout=8)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD_Char:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(0)\__PA ,
            pad => \LCD_Char:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(1)\__PA ,
            pad => \LCD_Char:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(2)\__PA ,
            pad => \LCD_Char:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(3)\__PA ,
            pad => \LCD_Char:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(4)\__PA ,
            pad => \LCD_Char:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(5)\__PA ,
            pad => \LCD_Char:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(6)\__PA ,
            pad => \LCD_Char:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CMRA_RDY_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CMRA_RDY_IN(0)__PA ,
            fb => Net_113 ,
            pad => CMRA_RDY_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TRG_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRG_OUT(0)__PA ,
            pin_input => Net_380 ,
            pad => TRG_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = STROBE_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STROBE_OUT(0)__PA ,
            pin_input => \STROBE:CounterUDB:overflow_reg_i\ ,
            pad => STROBE_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );

    Pin : Name = STAGE_TRIGG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STAGE_TRIGG(0)__PA ,
            pin_input => Net_430 ,
            pad => STAGE_TRIGG(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Trigger_Count:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:cmp_out_i\ * 
              !\Trigger_Count:CounterUDB:prevCompare\
        );
        Output = \Trigger_Count:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Trigger_Count:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:per_equal\ * 
              !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = \Trigger_Count:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Trigger_Count:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:control_7\ * 
              !\Trigger_Count:CounterUDB:disable_run_i\ * 
              !\Trigger_Count:CounterUDB:count_stored_i\ * Net_295_local
        );
        Output = \Trigger_Count:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Frame_Period_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Frame_Period_Timer:TimerUDB:control_7\ * 
              \Frame_Period_Timer:TimerUDB:per_zero\
        );
        Output = \Frame_Period_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\TRIG_PERIOD:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_1 * \TRIG_PERIOD:TimerUDB:per_zero\
            + \Trigger_Count:CounterUDB:overflow_reg_i\ * 
              \TRIG_PERIOD:TimerUDB:per_zero\
        );
        Output = \TRIG_PERIOD:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_381, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = Net_381 (fanout=1)

    MacroCell: Name=Net_322, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = Net_322 (fanout=4)

    MacroCell: Name=Net_414, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:overflow_reg_i\ * 
              \STROBE:CounterUDB:overflow_reg_i\
        );
        Output = Net_414 (fanout=2)

    MacroCell: Name=Net_380, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\
            + cydff_1 * Net_394
        );
        Output = Net_380 (fanout=1)

    MacroCell: Name=\STROBE:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STROBE:CounterUDB:cmp_out_i\ * 
              !\STROBE:CounterUDB:prevCompare\
        );
        Output = \STROBE:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\STROBE:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STROBE:CounterUDB:per_equal\ * 
              !\STROBE:CounterUDB:overflow_reg_i\
        );
        Output = \STROBE:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\STROBE:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Trigger_Count:CounterUDB:overflow_reg_i\ * 
              \STROBE:CounterUDB:control_7\ * 
              !\STROBE:CounterUDB:disable_run_i\ * 
              !\STROBE:CounterUDB:count_stored_i\
        );
        Output = \STROBE:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_430, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_1 * Net_428
        );
        Output = Net_430 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113
        );
        Output = cydff_1 (fanout=5)

    MacroCell: Name=\Trigger_Count:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_417 * \Trigger_Count:CounterUDB:disable_run_i\
            + !Net_417 * \Trigger_Count:CounterUDB:per_equal\ * 
              !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = \Trigger_Count:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Trigger_Count:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:per_equal\
        );
        Output = \Trigger_Count:CounterUDB:overflow_reg_i\ (fanout=10)

    MacroCell: Name=\Trigger_Count:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:cmp_out_i\
        );
        Output = \Trigger_Count:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Trigger_Count:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295_local
        );
        Output = \Trigger_Count:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_417, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Frame_Period_Timer:TimerUDB:control_7\ * 
              \Frame_Period_Timer:TimerUDB:per_zero\
        );
        Output = Net_417 (fanout=3)

    MacroCell: Name=\STROBE:CounterUDB:disable_run_i\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Trigger_Count:CounterUDB:overflow_reg_i\ * 
              \STROBE:CounterUDB:disable_run_i\ * 
              \STROBE:CounterUDB:overflow_reg_i\
            + !\STROBE:CounterUDB:disable_run_i\ * 
              \STROBE:CounterUDB:per_equal\ * 
              !\STROBE:CounterUDB:overflow_reg_i\
        );
        Output = \STROBE:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\STROBE:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STROBE:CounterUDB:per_equal\
        );
        Output = \STROBE:CounterUDB:overflow_reg_i\ (fanout=4)

    MacroCell: Name=\STROBE:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STROBE:CounterUDB:cmp_out_i\
        );
        Output = \STROBE:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\STROBE:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = \STROBE:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Trigger_Count:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Trigger_Count:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_417 ,
            ce0_comb => \Trigger_Count:CounterUDB:per_equal\ ,
            z0_comb => \Trigger_Count:CounterUDB:status_1\ ,
            cl1_comb => \Trigger_Count:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Trigger_Count:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Trigger_Count:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
            chain_out => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
            chain_in => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
            chain_in => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Frame_Period_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Frame_Period_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Frame_Period_Timer:TimerUDB:status_2\ ,
            chain_in => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_167 ,
            cs_addr_1 => Net_322 ,
            cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
            chain_out => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_167 ,
            cs_addr_1 => Net_322 ,
            cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
            chain_in => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u0\
        Next in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_167 ,
            cs_addr_1 => Net_322 ,
            cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
            chain_in => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u1\
        Next in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_167 ,
            cs_addr_1 => Net_322 ,
            cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
            z0_comb => \TRIG_PERIOD:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TRIG_PERIOD:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TRIG_PERIOD:TimerUDB:status_2\ ,
            chain_in => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\STROBE:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \STROBE:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_414 ,
            ce0_comb => \STROBE:CounterUDB:per_equal\ ,
            z0_comb => \STROBE:CounterUDB:status_1\ ,
            cl1_comb => \STROBE:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \STROBE:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \STROBE:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Trigger_Count:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_417 ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Trigger_Count:CounterUDB:status_6\ ,
            status_5 => \Trigger_Count:CounterUDB:status_5\ ,
            status_2 => \Trigger_Count:CounterUDB:overflow_status\ ,
            status_1 => \Trigger_Count:CounterUDB:status_1\ ,
            status_0 => \Trigger_Count:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Frame_Period_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Frame_Period_Timer:TimerUDB:status_3\ ,
            status_2 => \Frame_Period_Timer:TimerUDB:status_2\ ,
            status_0 => \Frame_Period_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_292 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TRIG_PERIOD:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_167 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \TRIG_PERIOD:TimerUDB:status_3\ ,
            status_2 => \TRIG_PERIOD:TimerUDB:status_2\ ,
            status_0 => \TRIG_PERIOD:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\STROBE:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_414 ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \STROBE:CounterUDB:status_6\ ,
            status_5 => \STROBE:CounterUDB:status_5\ ,
            status_2 => \STROBE:CounterUDB:overflow_status\ ,
            status_1 => \STROBE:CounterUDB:status_1\ ,
            status_0 => \STROBE:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Trigger_Count:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Trigger_Count:CounterUDB:control_7\ ,
            control_6 => \Trigger_Count:CounterUDB:control_6\ ,
            control_5 => \Trigger_Count:CounterUDB:control_5\ ,
            control_4 => \Trigger_Count:CounterUDB:control_4\ ,
            control_3 => \Trigger_Count:CounterUDB:control_3\ ,
            control_2 => \Trigger_Count:CounterUDB:control_2\ ,
            control_1 => \Trigger_Count:CounterUDB:control_1\ ,
            control_0 => \Trigger_Count:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Frame_Period_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Frame_Period_Timer:TimerUDB:control_7\ ,
            control_6 => \Frame_Period_Timer:TimerUDB:control_6\ ,
            control_5 => \Frame_Period_Timer:TimerUDB:control_5\ ,
            control_4 => \Frame_Period_Timer:TimerUDB:control_4\ ,
            control_3 => \Frame_Period_Timer:TimerUDB:control_3\ ,
            control_2 => \Frame_Period_Timer:TimerUDB:control_2\ ,
            control_1 => \Frame_Period_Timer:TimerUDB:control_1\ ,
            control_0 => \Frame_Period_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RESET_RDY_TIMER:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_RDY_TIMER:control_7\ ,
            control_6 => \RESET_RDY_TIMER:control_6\ ,
            control_5 => \RESET_RDY_TIMER:control_5\ ,
            control_4 => \RESET_RDY_TIMER:control_4\ ,
            control_3 => \RESET_RDY_TIMER:control_3\ ,
            control_2 => \RESET_RDY_TIMER:control_2\ ,
            control_1 => \RESET_RDY_TIMER:control_1\ ,
            control_0 => Net_167 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SOFT_TRIG_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SOFT_TRIG_Reg:control_7\ ,
            control_6 => \SOFT_TRIG_Reg:control_6\ ,
            control_5 => \SOFT_TRIG_Reg:control_5\ ,
            control_4 => \SOFT_TRIG_Reg:control_4\ ,
            control_3 => \SOFT_TRIG_Reg:control_3\ ,
            control_2 => \SOFT_TRIG_Reg:control_2\ ,
            control_1 => \SOFT_TRIG_Reg:control_1\ ,
            control_0 => Net_394 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STROBE:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \STROBE:CounterUDB:control_7\ ,
            control_6 => \STROBE:CounterUDB:control_6\ ,
            control_5 => \STROBE:CounterUDB:control_5\ ,
            control_4 => \STROBE:CounterUDB:control_4\ ,
            control_3 => \STROBE:CounterUDB:control_3\ ,
            control_2 => \STROBE:CounterUDB:control_2\ ,
            control_1 => \STROBE:CounterUDB:control_1\ ,
            control_0 => \STROBE:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\STAGE_TRIGG_ENABLE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \STAGE_TRIGG_ENABLE:control_7\ ,
            control_6 => \STAGE_TRIGG_ENABLE:control_6\ ,
            control_5 => \STAGE_TRIGG_ENABLE:control_5\ ,
            control_4 => \STAGE_TRIGG_ENABLE:control_4\ ,
            control_3 => \STAGE_TRIGG_ENABLE:control_3\ ,
            control_2 => \STAGE_TRIGG_ENABLE:control_2\ ,
            control_1 => \STAGE_TRIGG_ENABLE:control_1\ ,
            control_0 => Net_428 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_request_1\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep1\
        PORT MAP (
            dmareq => \USBFS:dma_request_0\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =PERIOD_ISR
        PORT MAP (
            interrupt => Net_381 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =TRIG_ISR
        PORT MAP (
            interrupt => Net_292 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   16 :   32 :   48 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   24 :  168 :  192 : 12.50 %
  Unique P-terms              :   24 :  360 :  384 :  6.25 %
  Total P-terms               :   27 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    4 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    6 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.174ms
Tech Mapping phase: Elapsed time ==> 0s.262ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(1)][IoId=(5)] : CMRA_RDY_IN(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : STAGE_TRIGG(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : STROBE_OUT(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : TRG_OUT(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Analog Placement phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.349ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.31
                   Pterms :            1.92
               Macrocells :            1.85
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       3.09 :       2.18
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_381, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = Net_381 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_167 ,
        cs_addr_1 => Net_322 ,
        cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
        chain_in => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u1\
    Next in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_322, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = Net_322 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113
        );
        Output = cydff_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_380, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\
            + cydff_1 * Net_394
        );
        Output = Net_380 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Trigger_Count:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:cmp_out_i\ * 
              !\Trigger_Count:CounterUDB:prevCompare\
        );
        Output = \Trigger_Count:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Trigger_Count:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:cmp_out_i\
        );
        Output = \Trigger_Count:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_167 ,
        cs_addr_1 => Net_322 ,
        cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
        chain_in => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u0\
    Next in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\SOFT_TRIG_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SOFT_TRIG_Reg:control_7\ ,
        control_6 => \SOFT_TRIG_Reg:control_6\ ,
        control_5 => \SOFT_TRIG_Reg:control_5\ ,
        control_4 => \SOFT_TRIG_Reg:control_4\ ,
        control_3 => \SOFT_TRIG_Reg:control_3\ ,
        control_2 => \SOFT_TRIG_Reg:control_2\ ,
        control_1 => \SOFT_TRIG_Reg:control_1\ ,
        control_0 => Net_394 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Trigger_Count:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:per_equal\ * 
              !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = \Trigger_Count:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Trigger_Count:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Trigger_Count:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_417 ,
        ce0_comb => \Trigger_Count:CounterUDB:per_equal\ ,
        z0_comb => \Trigger_Count:CounterUDB:status_1\ ,
        cl1_comb => \Trigger_Count:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Trigger_Count:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Trigger_Count:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Trigger_Count:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_417 ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Trigger_Count:CounterUDB:status_6\ ,
        status_5 => \Trigger_Count:CounterUDB:status_5\ ,
        status_2 => \Trigger_Count:CounterUDB:overflow_status\ ,
        status_1 => \Trigger_Count:CounterUDB:status_1\ ,
        status_0 => \Trigger_Count:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
        chain_in => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\Frame_Period_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Frame_Period_Timer:TimerUDB:control_7\ ,
        control_6 => \Frame_Period_Timer:TimerUDB:control_6\ ,
        control_5 => \Frame_Period_Timer:TimerUDB:control_5\ ,
        control_4 => \Frame_Period_Timer:TimerUDB:control_4\ ,
        control_3 => \Frame_Period_Timer:TimerUDB:control_3\ ,
        control_2 => \Frame_Period_Timer:TimerUDB:control_2\ ,
        control_1 => \Frame_Period_Timer:TimerUDB:control_1\ ,
        control_0 => \Frame_Period_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
        chain_in => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\TRIG_PERIOD:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_1 * \TRIG_PERIOD:TimerUDB:per_zero\
            + \Trigger_Count:CounterUDB:overflow_reg_i\ * 
              \TRIG_PERIOD:TimerUDB:per_zero\
        );
        Output = \TRIG_PERIOD:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_430, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_1 * Net_428
        );
        Output = Net_430 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\STROBE:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = \STROBE:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_167 ,
        cs_addr_1 => Net_322 ,
        cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
        z0_comb => \TRIG_PERIOD:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TRIG_PERIOD:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TRIG_PERIOD:TimerUDB:status_2\ ,
        chain_in => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\TRIG_PERIOD:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_167 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \TRIG_PERIOD:TimerUDB:status_3\ ,
        status_2 => \TRIG_PERIOD:TimerUDB:status_2\ ,
        status_0 => \TRIG_PERIOD:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\STAGE_TRIGG_ENABLE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \STAGE_TRIGG_ENABLE:control_7\ ,
        control_6 => \STAGE_TRIGG_ENABLE:control_6\ ,
        control_5 => \STAGE_TRIGG_ENABLE:control_5\ ,
        control_4 => \STAGE_TRIGG_ENABLE:control_4\ ,
        control_3 => \STAGE_TRIGG_ENABLE:control_3\ ,
        control_2 => \STAGE_TRIGG_ENABLE:control_2\ ,
        control_1 => \STAGE_TRIGG_ENABLE:control_1\ ,
        control_0 => Net_428 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Trigger_Count:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:per_equal\
        );
        Output = \Trigger_Count:CounterUDB:overflow_reg_i\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_167 ,
        cs_addr_1 => Net_322 ,
        cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
        chain_out => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\RESET_RDY_TIMER:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_RDY_TIMER:control_7\ ,
        control_6 => \RESET_RDY_TIMER:control_6\ ,
        control_5 => \RESET_RDY_TIMER:control_5\ ,
        control_4 => \RESET_RDY_TIMER:control_4\ ,
        control_3 => \RESET_RDY_TIMER:control_3\ ,
        control_2 => \RESET_RDY_TIMER:control_2\ ,
        control_1 => \RESET_RDY_TIMER:control_1\ ,
        control_0 => Net_167 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Frame_Period_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Frame_Period_Timer:TimerUDB:control_7\ * 
              \Frame_Period_Timer:TimerUDB:per_zero\
        );
        Output = \Frame_Period_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_417, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Frame_Period_Timer:TimerUDB:control_7\ * 
              \Frame_Period_Timer:TimerUDB:per_zero\
        );
        Output = Net_417 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Trigger_Count:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_417 * \Trigger_Count:CounterUDB:disable_run_i\
            + !Net_417 * \Trigger_Count:CounterUDB:per_equal\ * 
              !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = \Trigger_Count:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Trigger_Count:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:control_7\ * 
              !\Trigger_Count:CounterUDB:disable_run_i\ * 
              !\Trigger_Count:CounterUDB:count_stored_i\ * Net_295_local
        );
        Output = \Trigger_Count:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Trigger_Count:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295_local
        );
        Output = \Trigger_Count:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_414, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:overflow_reg_i\ * 
              \STROBE:CounterUDB:overflow_reg_i\
        );
        Output = Net_414 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\STROBE:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \STROBE:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_414 ,
        ce0_comb => \STROBE:CounterUDB:per_equal\ ,
        z0_comb => \STROBE:CounterUDB:status_1\ ,
        cl1_comb => \STROBE:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \STROBE:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \STROBE:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\STROBE:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_414 ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \STROBE:CounterUDB:status_6\ ,
        status_5 => \STROBE:CounterUDB:status_5\ ,
        status_2 => \STROBE:CounterUDB:overflow_status\ ,
        status_1 => \STROBE:CounterUDB:status_1\ ,
        status_0 => \STROBE:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Trigger_Count:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Trigger_Count:CounterUDB:control_7\ ,
        control_6 => \Trigger_Count:CounterUDB:control_6\ ,
        control_5 => \Trigger_Count:CounterUDB:control_5\ ,
        control_4 => \Trigger_Count:CounterUDB:control_4\ ,
        control_3 => \Trigger_Count:CounterUDB:control_3\ ,
        control_2 => \Trigger_Count:CounterUDB:control_2\ ,
        control_1 => \Trigger_Count:CounterUDB:control_1\ ,
        control_0 => \Trigger_Count:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\STROBE:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Trigger_Count:CounterUDB:overflow_reg_i\ * 
              \STROBE:CounterUDB:control_7\ * 
              !\STROBE:CounterUDB:disable_run_i\ * 
              !\STROBE:CounterUDB:count_stored_i\
        );
        Output = \STROBE:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\STROBE:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STROBE:CounterUDB:per_equal\ * 
              !\STROBE:CounterUDB:overflow_reg_i\
        );
        Output = \STROBE:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\STROBE:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STROBE:CounterUDB:cmp_out_i\ * 
              !\STROBE:CounterUDB:prevCompare\
        );
        Output = \STROBE:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\STROBE:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STROBE:CounterUDB:cmp_out_i\
        );
        Output = \STROBE:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\STROBE:CounterUDB:disable_run_i\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Trigger_Count:CounterUDB:overflow_reg_i\ * 
              \STROBE:CounterUDB:disable_run_i\ * 
              \STROBE:CounterUDB:overflow_reg_i\
            + !\STROBE:CounterUDB:disable_run_i\ * 
              \STROBE:CounterUDB:per_equal\ * 
              !\STROBE:CounterUDB:overflow_reg_i\
        );
        Output = \STROBE:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
        chain_out => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\STROBE:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \STROBE:CounterUDB:control_7\ ,
        control_6 => \STROBE:CounterUDB:control_6\ ,
        control_5 => \STROBE:CounterUDB:control_5\ ,
        control_4 => \STROBE:CounterUDB:control_4\ ,
        control_3 => \STROBE:CounterUDB:control_3\ ,
        control_2 => \STROBE:CounterUDB:control_2\ ,
        control_1 => \STROBE:CounterUDB:control_1\ ,
        control_0 => \STROBE:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\STROBE:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STROBE:CounterUDB:per_equal\
        );
        Output = \STROBE:CounterUDB:overflow_reg_i\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Frame_Period_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Frame_Period_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Frame_Period_Timer:TimerUDB:status_2\ ,
        chain_in => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Frame_Period_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Frame_Period_Timer:TimerUDB:status_3\ ,
        status_2 => \Frame_Period_Timer:TimerUDB:status_2\ ,
        status_0 => \Frame_Period_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_292 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =PERIOD_ISR
        PORT MAP (
            interrupt => Net_381 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =TRIG_ISR
        PORT MAP (
            interrupt => Net_292 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\USBFS:ep1\
        PORT MAP (
            dmareq => \USBFS:dma_request_0\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_request_1\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = TRG_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRG_OUT(0)__PA ,
        pin_input => Net_380 ,
        pad => TRG_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CMRA_RDY_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CMRA_RDY_IN(0)__PA ,
        fb => Net_113 ,
        pad => CMRA_RDY_IN(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(0)\__PA ,
        pad => \LCD_Char:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(1)\__PA ,
        pad => \LCD_Char:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(2)\__PA ,
        pad => \LCD_Char:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(3)\__PA ,
        pad => \LCD_Char:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(4)\__PA ,
        pad => \LCD_Char:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(5)\__PA ,
        pad => \LCD_Char:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(6)\__PA ,
        pad => \LCD_Char:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=5]: 
Pin : Name = STROBE_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STROBE_OUT(0)__PA ,
        pin_input => \STROBE:CounterUDB:overflow_reg_i\ ,
        pad => STROBE_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = STAGE_TRIGG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STAGE_TRIGG(0)__PA ,
        pin_input => Net_430 ,
        pad => STAGE_TRIGG(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "f87de44a-b6a5-4e65-943a-d331f174d302/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_295 ,
            dclk_0 => Net_295_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_373 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+---------------------------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |            TRG_OUT(0) | In(Net_380)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        CMRA_RDY_IN(0) | FB(Net_113)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------------------
  12 |   5 |     * |      NONE |         CMOS_OUT |         STROBE_OUT(0) | In(\STROBE:CounterUDB:overflow_reg_i\)
     |   6 |     * |      NONE |         CMOS_OUT |        STAGE_TRIGG(0) | In(Net_430)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |         \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |         \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.070ms
Digital Placement phase: Elapsed time ==> 1s.714ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Camera Trigger_r.vh2" --pcf-path "Camera Trigger.pco" --des-name "Camera Trigger" --dsf-path "Camera Trigger.dsf" --sdc-path "Camera Trigger.sdc" --lib-path "Camera Trigger_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.680ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Camera Trigger_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_2(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\Mr Machine\GIT\M25_basler\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger_timing.html)
Timing report is in Camera Trigger_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.443ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.221ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.031ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.032ms
API generation phase: Elapsed time ==> 2s.855ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
