module b2g_tb();
reg[3:0]b;
wire[3:0]g;
b2g uut(.b(b),.g(g));
initial begin
#10;b[3]=1;
#10;b[2]=0;
#10;b[1]=0;
#10;b[0]=1;
end
endmodule
