Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun May 19 08:44:19 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_pe_wrapper_timing_summary_routed.rpt -pb fir_pe_wrapper_timing_summary_routed.pb -rpx fir_pe_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_pe_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    493.632        0.000                      0                  120        0.055        0.000                      0                  120        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       498.546        0.000                      0                   16        0.288        0.000                      0                   16        4.500        0.000                       0                    26  
emu_clk_pin       498.009        0.000                      0                   40        0.055        0.000                      0                   40        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       493.632        0.000                      0                   40        0.170        0.000                      0                   40  
dut_clk_pin   emu_clk_pin       497.108        0.000                      0                   24        0.162        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        dut_clk_pin                 
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      498.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             498.546ns  (required time - arrival time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _054_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.434ns (34.522%)  route 0.823ns (65.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 504.940 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.763 r  _152_/P[14]
                         net (fo=1, routed)           0.823     6.586    u_fir_pe.y[14]
    SLICE_X11Y96         FDRE                                         r  _054_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.527   504.940    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _054_/C
                         clock pessimism              0.275   505.215    
                         clock uncertainty           -0.035   505.179    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)       -0.047   505.132    _054_
  -------------------------------------------------------------------
                         required time                        505.132    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                498.546    

Slack (MET) :             498.559ns  (required time - arrival time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _045_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.434ns (35.275%)  route 0.796ns (64.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.763 r  _152_/P[5]
                         net (fo=1, routed)           0.796     6.560    u_fir_pe.y[5]
    SLICE_X12Y98         FDRE                                         r  _045_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _045_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.043   505.118    _045_
  -------------------------------------------------------------------
                         required time                        505.118    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                498.559    

Slack (MET) :             498.639ns  (required time - arrival time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _053_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.434ns (37.300%)  route 0.730ns (62.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434     5.763 r  _152_/P[13]
                         net (fo=1, routed)           0.730     6.493    u_fir_pe.y[13]
    SLICE_X12Y98         FDRE                                         r  _053_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _053_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.030   505.131    _053_
  -------------------------------------------------------------------
                         required time                        505.131    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                498.639    

Slack (MET) :             498.673ns  (required time - arrival time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _046_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.434ns (40.093%)  route 0.648ns (59.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 504.940 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     5.763 r  _152_/P[6]
                         net (fo=1, routed)           0.648     6.412    u_fir_pe.y[6]
    SLICE_X11Y96         FDRE                                         r  _046_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.527   504.940    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _046_/C
                         clock pessimism              0.275   505.215    
                         clock uncertainty           -0.035   505.179    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)       -0.095   505.084    _046_
  -------------------------------------------------------------------
                         required time                        505.084    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                498.673    

Slack (MET) :             498.676ns  (required time - arrival time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _042_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.434ns (39.128%)  route 0.675ns (60.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.763 r  _152_/P[2]
                         net (fo=1, routed)           0.675     6.438    u_fir_pe.y[2]
    SLICE_X12Y98         FDRE                                         r  _042_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _042_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.047   505.114    _042_
  -------------------------------------------------------------------
                         required time                        505.114    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                498.676    

Slack (MET) :             498.686ns  (required time - arrival time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _040_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.434ns (38.866%)  route 0.683ns (61.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 504.940 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.763 r  _152_/P[0]
                         net (fo=1, routed)           0.683     6.446    u_fir_pe.y[0]
    SLICE_X10Y95         FDRE                                         r  _040_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.527   504.940    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _040_/C
                         clock pessimism              0.275   505.215    
                         clock uncertainty           -0.035   505.179    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)       -0.047   505.132    _040_
  -------------------------------------------------------------------
                         required time                        505.132    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                498.686    

Slack (MET) :             498.688ns  (required time - arrival time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _051_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.434ns (39.476%)  route 0.665ns (60.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     5.763 r  _152_/P[11]
                         net (fo=1, routed)           0.665     6.429    u_fir_pe.y[11]
    SLICE_X12Y98         FDRE                                         r  _051_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _051_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.045   505.116    _051_
  -------------------------------------------------------------------
                         required time                        505.116    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                498.688    

Slack (MET) :             498.691ns  (required time - arrival time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _048_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.434ns (40.695%)  route 0.632ns (59.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 504.940 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.763 r  _152_/P[8]
                         net (fo=1, routed)           0.632     6.396    u_fir_pe.y[8]
    SLICE_X11Y96         FDRE                                         r  _048_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.527   504.940    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _048_/C
                         clock pessimism              0.275   505.215    
                         clock uncertainty           -0.035   505.179    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)       -0.093   505.086    _048_
  -------------------------------------------------------------------
                         required time                        505.086    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                498.691    

Slack (MET) :             498.699ns  (required time - arrival time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _052_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.434ns (38.849%)  route 0.683ns (61.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.434     5.763 r  _152_/P[12]
                         net (fo=1, routed)           0.683     6.446    u_fir_pe.y[12]
    SLICE_X12Y98         FDRE                                         r  _052_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _052_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.016   505.145    _052_
  -------------------------------------------------------------------
                         required time                        505.145    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                498.699    

Slack (MET) :             498.703ns  (required time - arrival time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _047_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.434ns (41.168%)  route 0.620ns (58.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 504.940 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     5.763 r  _152_/P[7]
                         net (fo=1, routed)           0.620     6.383    u_fir_pe.y[7]
    SLICE_X11Y96         FDRE                                         r  _047_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.527   504.940    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _047_/C
                         clock pessimism              0.275   505.215    
                         clock uncertainty           -0.035   505.179    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)       -0.093   505.086    _047_
  -------------------------------------------------------------------
                         required time                        505.086    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                498.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _050_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.126ns (40.258%)  route 0.187ns (59.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     1.700 r  _152_/P[10]
                         net (fo=1, routed)           0.187     1.887    u_fir_pe.y[10]
    SLICE_X12Y98         FDRE                                         r  _050_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _050_/C
                         clock pessimism             -0.479     1.522    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.076     1.598    _050_
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _044_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.126ns (43.387%)  route 0.164ns (56.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.700 r  _152_/P[4]
                         net (fo=1, routed)           0.164     1.864    u_fir_pe.y[4]
    SLICE_X10Y95         FDRE                                         r  _044_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.846     2.001    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _044_/C
                         clock pessimism             -0.500     1.500    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.063     1.563    _044_
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _049_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.126ns (43.966%)  route 0.161ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     1.700 r  _152_/P[9]
                         net (fo=1, routed)           0.161     1.861    u_fir_pe.y[9]
    SLICE_X11Y96         FDRE                                         r  _049_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.846     2.001    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _049_/C
                         clock pessimism             -0.500     1.500    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.047     1.547    _049_
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _041_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.126ns (36.577%)  route 0.218ns (63.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     1.700 r  _152_/P[1]
                         net (fo=1, routed)           0.218     1.918    u_fir_pe.y[1]
    SLICE_X10Y95         FDRE                                         r  _041_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.846     2.001    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _041_/C
                         clock pessimism             -0.500     1.500    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.076     1.576    _041_
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _051_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.126ns (34.110%)  route 0.243ns (65.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.700 r  _152_/P[11]
                         net (fo=1, routed)           0.243     1.943    u_fir_pe.y[11]
    SLICE_X12Y98         FDRE                                         r  _051_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _051_/C
                         clock pessimism             -0.479     1.522    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.076     1.598    _051_
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _040_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.126ns (35.830%)  route 0.226ns (64.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     1.700 r  _152_/P[0]
                         net (fo=1, routed)           0.226     1.926    u_fir_pe.y[0]
    SLICE_X10Y95         FDRE                                         r  _040_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.846     2.001    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _040_/C
                         clock pessimism             -0.500     1.500    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.075     1.575    _040_
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _042_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.126ns (33.583%)  route 0.249ns (66.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     1.700 r  _152_/P[2]
                         net (fo=1, routed)           0.249     1.949    u_fir_pe.y[2]
    SLICE_X12Y98         FDRE                                         r  _042_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _042_/C
                         clock pessimism             -0.479     1.522    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.075     1.597    _042_
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _055_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.126ns (33.990%)  route 0.245ns (66.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     1.700 r  _152_/P[15]
                         net (fo=1, routed)           0.245     1.945    u_fir_pe.y[15]
    SLICE_X12Y98         FDRE                                         r  _055_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _055_/C
                         clock pessimism             -0.479     1.522    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.064     1.586    _055_
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _052_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.126ns (33.950%)  route 0.245ns (66.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     1.700 r  _152_/P[12]
                         net (fo=1, routed)           0.245     1.945    u_fir_pe.y[12]
    SLICE_X12Y98         FDRE                                         r  _052_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _052_/C
                         clock pessimism             -0.479     1.522    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.060     1.582    _052_
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 _152_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _047_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.126ns (37.144%)  route 0.213ns (62.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     1.700 r  _152_/P[7]
                         net (fo=1, routed)           0.213     1.913    u_fir_pe.y[7]
    SLICE_X11Y96         FDRE                                         r  _047_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.846     2.001    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _047_/C
                         clock pessimism             -0.500     1.500    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.047     1.547    _047_
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _031_/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y38     _152_/CLK
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y95    _040_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y95    _041_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X12Y98    _042_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y95    _043_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y95    _044_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X12Y98    _045_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X11Y96    _046_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X11Y96    _047_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _040_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _040_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _041_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _041_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y98    _042_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y98    _042_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _043_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _043_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _044_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _044_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _040_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _040_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _041_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _041_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y98    _042_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y98    _042_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _043_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _043_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _044_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _044_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      498.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             498.009ns  (required time - arrival time)
  Source:                 _144_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _128_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.642ns (33.793%)  route 1.258ns (66.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 504.940 - 500.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.648     5.257    _013_
    SLICE_X10Y98         FDRE                                         r  _144_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518     5.775 r  _144_/Q
                         net (fo=1, routed)           1.258     7.032    vectOut[1][0]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.124     7.156 r  _018_/O
                         net (fo=1, routed)           0.000     7.156    _008_[0]
    SLICE_X10Y100        FDRE                                         r  _128_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.512   504.940    _013_
    SLICE_X10Y100        FDRE                                         r  _128_/C
                         clock pessimism              0.180   505.120    
                         clock uncertainty           -0.035   505.084    
    SLICE_X10Y100        FDRE (Setup_fdre_C_D)        0.081   505.165    _128_
  -------------------------------------------------------------------
                         required time                        505.165    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                498.009    

Slack (MET) :             498.313ns  (required time - arrival time)
  Source:                 _148_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _132_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.642ns (40.322%)  route 0.950ns (59.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 504.940 - 500.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.648     5.257    _013_
    SLICE_X10Y99         FDRE                                         r  _148_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.775 r  _148_/Q
                         net (fo=1, routed)           0.950     6.725    vectOut[1][4]
    SLICE_X10Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.849 r  _022_/O
                         net (fo=1, routed)           0.000     6.849    _008_[4]
    SLICE_X10Y100        FDRE                                         r  _132_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.512   504.940    _013_
    SLICE_X10Y100        FDRE                                         r  _132_/C
                         clock pessimism              0.180   505.120    
                         clock uncertainty           -0.035   505.084    
    SLICE_X10Y100        FDRE (Setup_fdre_C_D)        0.077   505.161    _132_
  -------------------------------------------------------------------
                         required time                        505.161    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                498.313    

Slack (MET) :             498.415ns  (required time - arrival time)
  Source:                 _141_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _133_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.580ns (37.744%)  route 0.957ns (62.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.648     5.257    _013_
    SLICE_X11Y98         FDRE                                         r  _141_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.456     5.713 r  _141_/Q
                         net (fo=1, routed)           0.957     6.669    vectOut[0][5]
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.793 r  _023_/O
                         net (fo=1, routed)           0.000     6.793    _008_[5]
    SLICE_X13Y99         FDRE                                         r  _133_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.525   504.953    _013_
    SLICE_X13Y99         FDRE                                         r  _133_/C
                         clock pessimism              0.259   505.213    
                         clock uncertainty           -0.035   505.177    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.031   505.208    _133_
  -------------------------------------------------------------------
                         required time                        505.208    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                498.415    

Slack (MET) :             498.442ns  (required time - arrival time)
  Source:                 _066_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _130_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.580ns (37.982%)  route 0.947ns (62.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.647     5.256    _013_
    SLICE_X13Y98         FDRE                                         r  _066_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _066_/Q
                         net (fo=1, routed)           0.947     6.659    vectOut[2][2]
    SLICE_X13Y99         LUT5 (Prop_lut5_I2_O)        0.124     6.783 r  _020_/O
                         net (fo=1, routed)           0.000     6.783    _008_[2]
    SLICE_X13Y99         FDRE                                         r  _130_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.525   504.953    _013_
    SLICE_X13Y99         FDRE                                         r  _130_/C
                         clock pessimism              0.277   505.231    
                         clock uncertainty           -0.035   505.195    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.029   505.224    _130_
  -------------------------------------------------------------------
                         required time                        505.224    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                498.442    

Slack (MET) :             498.492ns  (required time - arrival time)
  Source:                 _143_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _135_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.716ns (46.811%)  route 0.814ns (53.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.648     5.257    _013_
    SLICE_X11Y97         FDRE                                         r  _143_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.419     5.676 r  _143_/Q
                         net (fo=1, routed)           0.814     6.489    vectOut[0][7]
    SLICE_X10Y97         LUT5 (Prop_lut5_I0_O)        0.297     6.786 r  _025_/O
                         net (fo=1, routed)           0.000     6.786    _008_[7]
    SLICE_X10Y97         FDRE                                         r  _135_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.528   504.956    _013_
    SLICE_X10Y97         FDRE                                         r  _135_/C
                         clock pessimism              0.278   505.235    
                         clock uncertainty           -0.035   505.199    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.079   505.278    _135_
  -------------------------------------------------------------------
                         required time                        505.278    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                498.492    

Slack (MET) :             498.506ns  (required time - arrival time)
  Source:                 _127_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _103_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.419ns (34.388%)  route 0.799ns (65.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.646     5.255    _013_
    SLICE_X13Y95         FDRE                                         r  _127_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.419     5.674 r  _127_/Q
                         net (fo=1, routed)           0.799     6.473    stimIn[3][7]
    SLICE_X13Y96         FDRE                                         r  _103_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.524   504.952    _013_
    SLICE_X13Y96         FDRE                                         r  _103_/C
                         clock pessimism              0.277   505.230    
                         clock uncertainty           -0.035   505.194    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.215   504.979    _103_
  -------------------------------------------------------------------
                         required time                        504.979    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                498.506    

Slack (MET) :             498.567ns  (required time - arrival time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _131_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.642ns (44.179%)  route 0.811ns (55.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.648     5.257    _013_
    SLICE_X10Y98         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518     5.775 r  _147_/Q
                         net (fo=1, routed)           0.811     6.586    vectOut[1][3]
    SLICE_X10Y97         LUT5 (Prop_lut5_I1_O)        0.124     6.710 r  _021_/O
                         net (fo=1, routed)           0.000     6.710    _008_[3]
    SLICE_X10Y97         FDRE                                         r  _131_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.528   504.956    _013_
    SLICE_X10Y97         FDRE                                         r  _131_/C
                         clock pessimism              0.275   505.232    
                         clock uncertainty           -0.035   505.196    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.081   505.277    _131_
  -------------------------------------------------------------------
                         required time                        505.277    
                         arrival time                          -6.710    
  -------------------------------------------------------------------
                         slack                                498.567    

Slack (MET) :             498.685ns  (required time - arrival time)
  Source:                 _111_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _095_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.419ns (39.186%)  route 0.650ns (60.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.647     5.256    _013_
    SLICE_X13Y97         FDRE                                         r  _111_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.419     5.675 r  _111_/Q
                         net (fo=1, routed)           0.650     6.325    stimIn[2][7]
    SLICE_X12Y97         FDRE                                         r  _095_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.525   504.953    _013_
    SLICE_X12Y97         FDRE                                         r  _095_/C
                         clock pessimism              0.280   505.234    
                         clock uncertainty           -0.035   505.198    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)       -0.188   505.010    _095_
  -------------------------------------------------------------------
                         required time                        505.010    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                498.685    

Slack (MET) :             498.702ns  (required time - arrival time)
  Source:                 _126_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _102_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.032%)  route 0.602ns (58.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.646     5.255    _013_
    SLICE_X13Y95         FDRE                                         r  _126_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.419     5.674 r  _126_/Q
                         net (fo=1, routed)           0.602     6.276    stimIn[3][6]
    SLICE_X13Y96         FDRE                                         r  _102_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.524   504.952    _013_
    SLICE_X13Y96         FDRE                                         r  _102_/C
                         clock pessimism              0.277   505.230    
                         clock uncertainty           -0.035   505.194    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.216   504.978    _102_
  -------------------------------------------------------------------
                         required time                        504.978    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                498.702    

Slack (MET) :             498.712ns  (required time - arrival time)
  Source:                 _065_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _129_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.642ns (49.189%)  route 0.663ns (50.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.647     5.256    _013_
    SLICE_X10Y96         FDRE                                         r  _065_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _065_/Q
                         net (fo=1, routed)           0.663     6.437    _014_[2]
    SLICE_X10Y97         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  _019_/O
                         net (fo=1, routed)           0.000     6.561    _008_[1]
    SLICE_X10Y97         FDRE                                         r  _129_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.528   504.956    _013_
    SLICE_X10Y97         FDRE                                         r  _129_/C
                         clock pessimism              0.275   505.232    
                         clock uncertainty           -0.035   505.196    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.077   505.273    _129_
  -------------------------------------------------------------------
                         required time                        505.273    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                498.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 _140_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _132_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.529%)  route 0.231ns (52.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.576     1.501    _013_
    SLICE_X10Y99         FDRE                                         r  _140_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _140_/Q
                         net (fo=1, routed)           0.231     1.896    vectOut[0][4]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.941 r  _022_/O
                         net (fo=1, routed)           0.000     1.941    _008_[4]
    SLICE_X10Y100        FDRE                                         r  _132_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.841     2.012    _013_
    SLICE_X10Y100        FDRE                                         r  _132_/C
                         clock pessimism             -0.246     1.766    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.120     1.886    _132_
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 _071_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _135_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.576     1.501    _013_
    SLICE_X11Y97         FDRE                                         r  _071_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _071_/Q
                         net (fo=1, routed)           0.052     1.694    vectOut[2][7]
    SLICE_X10Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.739 r  _025_/O
                         net (fo=1, routed)           0.000     1.739    _008_[7]
    SLICE_X10Y97         FDRE                                         r  _135_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.847     2.018    _013_
    SLICE_X10Y97         FDRE                                         r  _135_/C
                         clock pessimism             -0.504     1.514    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.121     1.635    _135_
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 _105_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _089_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.576     1.501    _013_
    SLICE_X13Y97         FDRE                                         r  _105_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _105_/Q
                         net (fo=1, routed)           0.054     1.696    stimIn[2][1]
    SLICE_X12Y97         FDRE                                         r  _089_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.847     2.018    _013_
    SLICE_X12Y97         FDRE                                         r  _089_/C
                         clock pessimism             -0.504     1.514    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.076     1.590    _089_
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 _121_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _097_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X13Y95         FDRE                                         r  _121_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _121_/Q
                         net (fo=1, routed)           0.110     1.751    stimIn[3][1]
    SLICE_X13Y96         FDRE                                         r  _097_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X13Y96         FDRE                                         r  _097_/C
                         clock pessimism             -0.501     1.516    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.075     1.591    _097_
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 _125_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _101_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X13Y95         FDRE                                         r  _125_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  _125_/Q
                         net (fo=1, routed)           0.059     1.687    stimIn[3][5]
    SLICE_X12Y95         FDRE                                         r  _101_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X12Y95         FDRE                                         r  _101_/C
                         clock pessimism             -0.504     1.513    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.011     1.524    _101_
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 _124_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _100_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X13Y95         FDRE                                         r  _124_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  _124_/Q
                         net (fo=1, routed)           0.059     1.687    stimIn[3][4]
    SLICE_X12Y95         FDRE                                         r  _100_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X12Y95         FDRE                                         r  _100_/C
                         clock pessimism             -0.504     1.513    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.010     1.523    _100_
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 _122_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _098_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X13Y95         FDRE                                         r  _122_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _122_/Q
                         net (fo=1, routed)           0.110     1.751    stimIn[3][2]
    SLICE_X12Y94         FDRE                                         r  _098_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X12Y94         FDRE                                         r  _098_/C
                         clock pessimism             -0.501     1.516    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.063     1.579    _098_
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 _107_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _091_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.576     1.501    _013_
    SLICE_X13Y97         FDRE                                         r  _107_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _107_/Q
                         net (fo=1, routed)           0.112     1.754    stimIn[2][3]
    SLICE_X12Y97         FDRE                                         r  _091_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.847     2.018    _013_
    SLICE_X12Y97         FDRE                                         r  _091_/C
                         clock pessimism             -0.504     1.514    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.060     1.574    _091_
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _145_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _129_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X10Y96         FDRE                                         r  _145_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _145_/Q
                         net (fo=1, routed)           0.112     1.776    _014_[1]
    SLICE_X10Y97         LUT5 (Prop_lut5_I1_O)        0.045     1.821 r  _019_/O
                         net (fo=1, routed)           0.000     1.821    _008_[1]
    SLICE_X10Y97         FDRE                                         r  _129_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.847     2.018    _013_
    SLICE_X10Y97         FDRE                                         r  _129_/C
                         clock pessimism             -0.501     1.517    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.120     1.637    _129_
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 _033_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _073_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X12Y96         FDRE                                         r  _033_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _033_/Q
                         net (fo=1, routed)           0.112     1.776    stimIn[0][1]
    SLICE_X12Y95         FDRE                                         r  _073_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X12Y95         FDRE                                         r  _073_/C
                         clock pessimism             -0.501     1.516    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.075     1.591    _073_
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _030_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X14Y94    _032_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y96    _033_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y96    _034_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y96    _035_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y96    _036_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y96    _037_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y96    _038_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y96    _039_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X10Y98    _064_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X14Y94    _032_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X14Y94    _032_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y96    _033_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y96    _033_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y96    _034_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y96    _034_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y96    _035_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y96    _035_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y96    _036_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y96    _036_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y94    _032_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y94    _032_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96    _033_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96    _033_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96    _034_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96    _034_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96    _035_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96    _035_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96    _036_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y96    _036_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      493.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             493.632ns  (required time - arrival time)
  Source:                 _081_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.456ns (19.125%)  route 1.928ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.647     5.256    _013_
    SLICE_X11Y95         FDRE                                         r  _081_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _081_/Q
                         net (fo=2, routed)           1.928     7.640    Xin[1]
    DSP48_X0Y38          DSP48E1                                      r  _152_/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722   501.272    _152_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                493.632    

Slack (MET) :             493.822ns  (required time - arrival time)
  Source:                 _087_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.419ns (20.751%)  route 1.600ns (79.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.647     5.256    _013_
    SLICE_X11Y95         FDRE                                         r  _087_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.419     5.675 r  _087_/Q
                         net (fo=2, routed)           1.600     7.275    Xin[7]
    DSP48_X0Y38          DSP48E1                                      r  _152_/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.897   501.097    _152_
  -------------------------------------------------------------------
                         required time                        501.097    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                493.822    

Slack (MET) :             493.874ns  (required time - arrival time)
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.456ns (21.285%)  route 1.686ns (78.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.647     5.256    _013_
    SLICE_X11Y95         FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _086_/Q
                         net (fo=2, routed)           1.686     7.398    Xin[6]
    DSP48_X0Y38          DSP48E1                                      r  _152_/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722   501.272    _152_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                493.874    

Slack (MET) :             494.066ns  (required time - arrival time)
  Source:                 _083_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.456ns (23.385%)  route 1.494ns (76.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.647     5.256    _013_
    SLICE_X11Y95         FDRE                                         r  _083_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _083_/Q
                         net (fo=2, routed)           1.494     7.205    Xin[3]
    DSP48_X0Y38          DSP48E1                                      r  _152_/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722   501.272    _152_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                494.066    

Slack (MET) :             494.803ns  (required time - arrival time)
  Source:                 _080_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.518ns (42.671%)  route 0.696ns (57.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.646     5.255    _013_
    SLICE_X12Y94         FDRE                                         r  _080_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.518     5.773 r  _080_/Q
                         net (fo=2, routed)           0.696     6.468    Xin[0]
    DSP48_X0Y38          DSP48E1                                      r  _152_/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722   501.272    _152_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                494.803    

Slack (MET) :             494.988ns  (required time - arrival time)
  Source:                 _079_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.518ns (42.665%)  route 0.696ns (57.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.647     5.256    _013_
    SLICE_X12Y97         FDRE                                         r  _079_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _079_/Q
                         net (fo=1, routed)           0.696     6.470    Cin[7]
    DSP48_X0Y38          DSP48E1                                      r  _152_/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536   501.458    _152_
  -------------------------------------------------------------------
                         required time                        501.458    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                494.988    

Slack (MET) :             495.000ns  (required time - arrival time)
  Source:                 _082_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.813%)  route 0.562ns (55.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.646     5.255    _013_
    SLICE_X13Y96         FDRE                                         r  _082_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  _082_/Q
                         net (fo=2, routed)           0.562     6.272    Xin[2]
    DSP48_X0Y38          DSP48E1                                      r  _152_/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722   501.272    _152_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                495.000    

Slack (MET) :             495.011ns  (required time - arrival time)
  Source:                 _076_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.456ns (38.258%)  route 0.736ns (61.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.646     5.255    _013_
    SLICE_X13Y96         FDRE                                         r  _076_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  _076_/Q
                         net (fo=1, routed)           0.736     6.446    Cin[4]
    DSP48_X0Y38          DSP48E1                                      r  _152_/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536   501.458    _152_
  -------------------------------------------------------------------
                         required time                        501.458    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                495.011    

Slack (MET) :             495.028ns  (required time - arrival time)
  Source:                 _084_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.456ns (46.136%)  route 0.532ns (53.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.647     5.256    _013_
    SLICE_X11Y95         FDRE                                         r  _084_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _084_/Q
                         net (fo=2, routed)           0.532     6.244    Xin[4]
    DSP48_X0Y38          DSP48E1                                      r  _152_/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722   501.272    _152_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                495.028    

Slack (MET) :             495.076ns  (required time - arrival time)
  Source:                 _085_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.518ns (55.079%)  route 0.422ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.647     5.256    _013_
    SLICE_X12Y97         FDRE                                         r  _085_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _085_/Q
                         net (fo=2, routed)           0.422     6.196    Xin[5]
    DSP48_X0Y38          DSP48E1                                      r  _152_/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _178_/O
                         net (fo=1, routed)           1.920   503.321    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _031_/O
                         net (fo=26, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722   501.272    _152_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                495.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 _073_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.422%)  route 0.214ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X12Y95         FDRE                                         r  _073_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _073_/Q
                         net (fo=1, routed)           0.214     1.878    Cin[1]
    DSP48_X0Y38          DSP48E1                                      r  _152_/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                     -0.418     1.708    _152_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 _074_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.422%)  route 0.214ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X12Y95         FDRE                                         r  _074_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _074_/Q
                         net (fo=1, routed)           0.214     1.878    Cin[2]
    DSP48_X0Y38          DSP48E1                                      r  _152_/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                     -0.418     1.708    _152_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _062_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.732%)  route 0.654ns (82.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X11Y95         FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _086_/Q
                         net (fo=2, routed)           0.654     2.295    Xin[6]
    SLICE_X11Y96         FDRE                                         r  _062_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.846     2.001    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _062_/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.035     2.036    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.076     2.112    _062_
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 _084_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _060_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.796%)  route 0.651ns (82.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X11Y95         FDRE                                         r  _084_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _084_/Q
                         net (fo=2, routed)           0.651     2.292    Xin[4]
    SLICE_X11Y99         FDRE                                         r  _060_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X11Y99         FDRE                                         r  _060_/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.070     2.107    _060_
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 _080_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _056_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.164ns (20.588%)  route 0.633ns (79.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X12Y94         FDRE                                         r  _080_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _080_/Q
                         net (fo=2, routed)           0.633     2.297    Xin[0]
    SLICE_X10Y95         FDRE                                         r  _056_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.846     2.001    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _056_/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.035     2.036    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.060     2.096    _056_
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 _078_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.577%)  route 0.217ns (59.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X12Y95         FDRE                                         r  _078_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  _078_/Q
                         net (fo=1, routed)           0.217     1.865    Cin[6]
    DSP48_X0Y38          DSP48E1                                      r  _152_/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                     -0.471     1.655    _152_
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 _085_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.327%)  route 0.223ns (57.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.576     1.501    _013_
    SLICE_X12Y97         FDRE                                         r  _085_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _085_/Q
                         net (fo=2, routed)           0.223     1.889    Xin[5]
    DSP48_X0Y38          DSP48E1                                      r  _152_/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                     -0.455     1.671    _152_
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 _072_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.207%)  route 0.265ns (61.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X12Y94         FDRE                                         r  _072_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _072_/Q
                         net (fo=1, routed)           0.265     1.929    Cin[0]
    DSP48_X0Y38          DSP48E1                                      r  _152_/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                     -0.418     1.708    _152_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 _075_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.551%)  route 0.273ns (62.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X12Y95         FDRE                                         r  _075_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _075_/Q
                         net (fo=1, routed)           0.273     1.937    Cin[3]
    DSP48_X0Y38          DSP48E1                                      r  _152_/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                     -0.418     1.708    _152_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 _077_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.444%)  route 0.274ns (62.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.575     1.500    _013_
    SLICE_X12Y95         FDRE                                         r  _077_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _077_/Q
                         net (fo=1, routed)           0.274     1.938    Cin[5]
    DSP48_X0Y38          DSP48E1                                      r  _152_/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _178_/O
                         net (fo=1, routed)           0.699     1.126    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _031_/O
                         net (fo=26, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _152_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                     -0.418     1.708    _152_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      497.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.108ns  (required time - arrival time)
  Source:                 _055_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _151_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.478ns (20.241%)  route 1.884ns (79.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _055_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  _055_/Q
                         net (fo=1, routed)           1.884     7.601    Yout[15]
    SLICE_X11Y97         FDRE                                         r  _151_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.528   504.956    _013_
    SLICE_X11Y97         FDRE                                         r  _151_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)       -0.212   504.709    _151_
  -------------------------------------------------------------------
                         required time                        504.709    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                497.108    

Slack (MET) :             497.153ns  (required time - arrival time)
  Source:                 _052_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _148_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.478ns (20.668%)  route 1.835ns (79.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _052_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  _052_/Q
                         net (fo=1, routed)           1.835     7.552    Yout[12]
    SLICE_X10Y99         FDRE                                         r  _148_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.528   504.956    _013_
    SLICE_X10Y99         FDRE                                         r  _148_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X10Y99         FDRE (Setup_fdre_C_D)       -0.216   504.705    _148_
  -------------------------------------------------------------------
                         required time                        504.705    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                497.153    

Slack (MET) :             497.192ns  (required time - arrival time)
  Source:                 _048_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _144_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.456ns (18.529%)  route 2.005ns (81.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _048_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  _048_/Q
                         net (fo=1, routed)           2.005     7.701    Yout[8]
    SLICE_X10Y98         FDRE                                         r  _144_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.528   504.956    _013_
    SLICE_X10Y98         FDRE                                         r  _144_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)       -0.028   504.893    _144_
  -------------------------------------------------------------------
                         required time                        504.893    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                497.192    

Slack (MET) :             497.201ns  (required time - arrival time)
  Source:                 _040_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _064_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.518ns (21.148%)  route 1.931ns (78.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _040_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.758 r  _040_/Q
                         net (fo=1, routed)           1.931     7.689    Yout[0]
    SLICE_X10Y98         FDRE                                         r  _064_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.528   504.956    _013_
    SLICE_X10Y98         FDRE                                         r  _064_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)       -0.031   504.890    _064_
  -------------------------------------------------------------------
                         required time                        504.890    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                497.201    

Slack (MET) :             497.223ns  (required time - arrival time)
  Source:                 _050_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _146_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.518ns (21.637%)  route 1.876ns (78.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _050_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518     5.758 r  _050_/Q
                         net (fo=1, routed)           1.876     7.634    Yout[10]
    SLICE_X13Y98         FDRE                                         r  _146_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.525   504.953    _013_
    SLICE_X13Y98         FDRE                                         r  _146_/C
                         clock pessimism              0.000   504.953    
                         clock uncertainty           -0.035   504.918    
    SLICE_X13Y98         FDRE (Setup_fdre_C_D)       -0.061   504.857    _146_
  -------------------------------------------------------------------
                         required time                        504.857    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                497.223    

Slack (MET) :             497.304ns  (required time - arrival time)
  Source:                 _041_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _065_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.518ns (22.085%)  route 1.827ns (77.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 504.955 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _041_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.758 r  _041_/Q
                         net (fo=1, routed)           1.827     7.585    Yout[1]
    SLICE_X10Y96         FDRE                                         r  _065_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.527   504.955    _013_
    SLICE_X10Y96         FDRE                                         r  _065_/C
                         clock pessimism              0.000   504.955    
                         clock uncertainty           -0.035   504.920    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)       -0.031   504.889    _065_
  -------------------------------------------------------------------
                         required time                        504.889    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                497.304    

Slack (MET) :             497.341ns  (required time - arrival time)
  Source:                 _061_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _141_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.419ns (19.939%)  route 1.682ns (80.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _061_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.419     5.659 r  _061_/Q
                         net (fo=1, routed)           1.682     7.341    Xout[5]
    SLICE_X11Y98         FDRE                                         r  _141_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.528   504.956    _013_
    SLICE_X11Y98         FDRE                                         r  _141_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)       -0.239   504.682    _141_
  -------------------------------------------------------------------
                         required time                        504.682    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                497.341    

Slack (MET) :             497.365ns  (required time - arrival time)
  Source:                 _063_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _143_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.419ns (19.964%)  route 1.680ns (80.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _063_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.419     5.659 r  _063_/Q
                         net (fo=1, routed)           1.680     7.339    Xout[7]
    SLICE_X11Y97         FDRE                                         r  _143_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.528   504.956    _013_
    SLICE_X11Y97         FDRE                                         r  _143_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)       -0.218   504.703    _143_
  -------------------------------------------------------------------
                         required time                        504.703    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                497.365    

Slack (MET) :             497.372ns  (required time - arrival time)
  Source:                 _057_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _137_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.478ns (23.431%)  route 1.562ns (76.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _057_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  _057_/Q
                         net (fo=1, routed)           1.562     7.280    Xout[1]
    SLICE_X11Y97         FDRE                                         r  _137_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.528   504.956    _013_
    SLICE_X11Y97         FDRE                                         r  _137_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)       -0.269   504.652    _137_
  -------------------------------------------------------------------
                         required time                        504.652    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                497.372    

Slack (MET) :             497.375ns  (required time - arrival time)
  Source:                 _059_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _139_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.478ns (22.900%)  route 1.609ns (77.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _178_/O
                         net (fo=1, routed)           2.025     3.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _031_/O
                         net (fo=26, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _059_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  _059_/Q
                         net (fo=1, routed)           1.609     7.327    Xout[3]
    SLICE_X11Y97         FDRE                                         r  _139_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _179_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _030_/O
                         net (fo=96, routed)          1.528   504.956    _013_
    SLICE_X11Y97         FDRE                                         r  _139_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)       -0.219   504.702    _139_
  -------------------------------------------------------------------
                         required time                        504.702    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                497.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 _046_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _070_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.152%)  route 0.636ns (81.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.575     1.484    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _046_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  _046_/Q
                         net (fo=1, routed)           0.636     2.261    Yout[6]
    SLICE_X11Y97         FDRE                                         r  _070_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.847     2.018    _013_
    SLICE_X11Y97         FDRE                                         r  _070_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.046     2.099    _070_
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 _042_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _066_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.164ns (20.215%)  route 0.647ns (79.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _042_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  _042_/Q
                         net (fo=1, routed)           0.647     2.297    Yout[2]
    SLICE_X13Y98         FDRE                                         r  _066_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.847     2.018    _013_
    SLICE_X13Y98         FDRE                                         r  _066_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.070     2.123    _066_
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 _049_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _145_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.347%)  route 0.672ns (82.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.575     1.484    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _049_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  _049_/Q
                         net (fo=1, routed)           0.672     2.297    Yout[9]
    SLICE_X10Y96         FDRE                                         r  _145_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X10Y96         FDRE                                         r  _145_/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.063     2.115    _145_
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _053_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _149_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.148ns (19.752%)  route 0.601ns (80.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _053_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  _053_/Q
                         net (fo=1, routed)           0.601     2.235    Yout[13]
    SLICE_X12Y99         FDRE                                         r  _149_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.847     2.018    _013_
    SLICE_X12Y99         FDRE                                         r  _149_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)        -0.002     2.051    _149_
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 _043_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _067_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.164ns (20.190%)  route 0.648ns (79.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.575     1.484    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _043_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  _043_/Q
                         net (fo=1, routed)           0.648     2.297    Yout[3]
    SLICE_X10Y96         FDRE                                         r  _067_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X10Y96         FDRE                                         r  _067_/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.052     2.104    _067_
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 _058_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _138_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.148ns (19.123%)  route 0.626ns (80.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _058_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  _058_/Q
                         net (fo=1, routed)           0.626     2.259    Xout[2]
    SLICE_X13Y98         FDRE                                         r  _138_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.847     2.018    _013_
    SLICE_X13Y98         FDRE                                         r  _138_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.013     2.066    _138_
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 _062_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _142_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.128ns (16.389%)  route 0.653ns (83.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.575     1.484    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _062_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  _062_/Q
                         net (fo=1, routed)           0.653     2.265    Xout[6]
    SLICE_X11Y97         FDRE                                         r  _142_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.847     2.018    _013_
    SLICE_X11Y97         FDRE                                         r  _142_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.018     2.071    _142_
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 _051_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _147_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.164ns (19.834%)  route 0.663ns (80.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _051_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  _051_/Q
                         net (fo=1, routed)           0.663     2.312    Yout[11]
    SLICE_X10Y98         FDRE                                         r  _147_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.847     2.018    _013_
    SLICE_X10Y98         FDRE                                         r  _147_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.063     2.116    _147_
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 _045_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _069_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.164ns (19.918%)  route 0.659ns (80.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _045_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  _045_/Q
                         net (fo=1, routed)           0.659     2.309    Yout[5]
    SLICE_X12Y99         FDRE                                         r  _069_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.847     2.018    _013_
    SLICE_X12Y99         FDRE                                         r  _069_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.059     2.112    _069_
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 _054_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _150_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.128ns (15.959%)  route 0.674ns (84.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.575     1.484    u_fir_pe.clk
    SLICE_X11Y96         FDRE                                         r  _054_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  _054_/Q
                         net (fo=1, routed)           0.674     2.286    Yout[14]
    SLICE_X10Y96         FDRE                                         r  _150_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X10Y96         FDRE                                         r  _150_/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.009     2.061    _150_
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.226    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dut_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_dut
                            (clock source 'dut_clk_pin'  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 5.097ns (50.262%)  route 5.044ns (49.738%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin fall edge)
                                                      5.000     5.000 f  
    F4                                                0.000     5.000 f  clk_dut (IN)
                         net (fo=0)                   0.000     5.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     6.472 f  _178_/O
                         net (fo=1, routed)           2.025     8.496    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.592 f  _031_/O
                         net (fo=26, routed)          3.020    11.612    u_fir_pe.clk
    H5                   OBUF (Prop_obuf_I_O)         3.530    15.142 f  _177_/O
                         net (fo=0)                   0.000    15.142    clk_LED
    H5                                                                f  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_dut
                            (clock source 'dut_clk_pin'  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.897ns  (logic 1.496ns (51.652%)  route 1.401ns (48.348%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _178_/O
                         net (fo=1, routed)           0.644     0.884    _007_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _031_/O
                         net (fo=26, routed)          0.756     1.666    u_fir_pe.clk
    H5                   OBUF (Prop_obuf_I_O)         1.231     2.897 r  _177_/O
                         net (fo=0)                   0.000     2.897    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _130_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.012ns  (logic 3.994ns (56.962%)  route 3.018ns (43.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.647     5.256    _013_
    SLICE_X13Y99         FDRE                                         r  _130_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _130_/Q
                         net (fo=1, routed)           3.018     8.729    _012_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    12.268 r  _171_/O
                         net (fo=0)                   0.000    12.268    Data_Out[2]
    D15                                                               r  Data_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _131_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.851ns  (logic 4.057ns (59.218%)  route 2.794ns (40.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.648     5.257    _013_
    SLICE_X10Y97         FDRE                                         r  _131_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.518     5.775 r  _131_/Q
                         net (fo=1, routed)           2.794     8.568    _012_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    12.107 r  _172_/O
                         net (fo=0)                   0.000    12.107    Data_Out[3]
    C15                                                               r  Data_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _128_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.845ns  (logic 4.052ns (59.206%)  route 2.792ns (40.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.632     5.240    _013_
    SLICE_X10Y100        FDRE                                         r  _128_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.758 r  _128_/Q
                         net (fo=1, routed)           2.792     8.550    _012_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    12.085 r  _169_/O
                         net (fo=0)                   0.000    12.085    Data_Out[0]
    E15                                                               r  Data_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _129_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 4.064ns (59.855%)  route 2.726ns (40.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.648     5.257    _013_
    SLICE_X10Y97         FDRE                                         r  _129_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.518     5.775 r  _129_/Q
                         net (fo=1, routed)           2.726     8.500    _012_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    12.047 r  _170_/O
                         net (fo=0)                   0.000    12.047    Data_Out[1]
    E16                                                               r  Data_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _134_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 4.053ns (65.572%)  route 2.128ns (34.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.648     5.257    _013_
    SLICE_X10Y97         FDRE                                         r  _134_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.518     5.775 r  _134_/Q
                         net (fo=1, routed)           2.128     7.903    _012_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.438 r  _175_/O
                         net (fo=0)                   0.000    11.438    Data_Out[6]
    K15                                                               r  Data_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _135_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.172ns  (logic 4.050ns (65.627%)  route 2.121ns (34.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.648     5.257    _013_
    SLICE_X10Y97         FDRE                                         r  _135_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.518     5.775 r  _135_/Q
                         net (fo=1, routed)           2.121     7.896    _012_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.428 r  _176_/O
                         net (fo=0)                   0.000    11.428    Data_Out[7]
    J15                                                               r  Data_Out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _132_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.172ns  (logic 4.054ns (65.672%)  route 2.119ns (34.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.632     5.240    _013_
    SLICE_X10Y100        FDRE                                         r  _132_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.758 r  _132_/Q
                         net (fo=1, routed)           2.119     7.877    _012_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.412 r  _173_/O
                         net (fo=0)                   0.000    11.412    Data_Out[4]
    J17                                                               r  Data_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _133_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.147ns  (logic 3.992ns (64.936%)  route 2.155ns (35.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _179_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _030_/O
                         net (fo=96, routed)          1.647     5.256    _013_
    SLICE_X13Y99         FDRE                                         r  _133_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _133_/Q
                         net (fo=1, routed)           2.155     7.867    _012_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.402 r  _174_/O
                         net (fo=0)                   0.000    11.402    Data_Out[5]
    J18                                                               r  Data_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _132_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.400ns (71.367%)  route 0.562ns (28.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.570     1.495    _013_
    SLICE_X10Y100        FDRE                                         r  _132_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _132_/Q
                         net (fo=1, routed)           0.562     2.221    _012_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.457 r  _173_/O
                         net (fo=0)                   0.000     3.457    Data_Out[4]
    J17                                                               r  Data_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _134_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.400ns (71.534%)  route 0.557ns (28.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.576     1.501    _013_
    SLICE_X10Y97         FDRE                                         r  _134_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _134_/Q
                         net (fo=1, routed)           0.557     2.222    _012_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.458 r  _175_/O
                         net (fo=0)                   0.000     3.458    Data_Out[6]
    K15                                                               r  Data_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _135_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.397ns (71.226%)  route 0.564ns (28.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.576     1.501    _013_
    SLICE_X10Y97         FDRE                                         r  _135_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _135_/Q
                         net (fo=1, routed)           0.564     2.230    _012_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.463 r  _176_/O
                         net (fo=0)                   0.000     3.463    Data_Out[7]
    J15                                                               r  Data_Out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _133_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.377ns (69.822%)  route 0.595ns (30.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.576     1.501    _013_
    SLICE_X13Y99         FDRE                                         r  _133_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _133_/Q
                         net (fo=1, routed)           0.595     2.237    _012_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.474 r  _174_/O
                         net (fo=0)                   0.000     3.474    Data_Out[5]
    J18                                                               r  Data_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _129_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.411ns (62.937%)  route 0.831ns (37.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.576     1.501    _013_
    SLICE_X10Y97         FDRE                                         r  _129_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _129_/Q
                         net (fo=1, routed)           0.831     2.496    _012_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.743 r  _170_/O
                         net (fo=0)                   0.000     3.743    Data_Out[1]
    E16                                                               r  Data_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _128_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.399ns (61.629%)  route 0.871ns (38.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.570     1.495    _013_
    SLICE_X10Y100        FDRE                                         r  _128_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _128_/Q
                         net (fo=1, routed)           0.871     2.530    _012_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.766 r  _169_/O
                         net (fo=0)                   0.000     3.766    Data_Out[0]
    E15                                                               r  Data_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _131_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.404ns (61.659%)  route 0.873ns (38.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.576     1.501    _013_
    SLICE_X10Y97         FDRE                                         r  _131_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _131_/Q
                         net (fo=1, routed)           0.873     2.538    _012_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.778 r  _172_/O
                         net (fo=0)                   0.000     3.778    Data_Out[3]
    C15                                                               r  Data_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _130_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.380ns (58.207%)  route 0.991ns (41.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _179_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _030_/O
                         net (fo=96, routed)          0.576     1.501    _013_
    SLICE_X13Y99         FDRE                                         r  _130_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _130_/Q
                         net (fo=1, routed)           0.991     2.633    _012_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.872 r  _171_/O
                         net (fo=0)                   0.000     3.872    Data_Out[2]
    D15                                                               r  Data_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _129_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.899ns  (logic 1.624ns (23.546%)  route 5.275ns (76.454%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _181_/O
                         net (fo=38, routed)          4.207     5.707    _015_[1]
    SLICE_X14Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.831 r  _017_/O
                         net (fo=8, routed)           1.068     6.899    _001_
    SLICE_X10Y97         FDRE                                         r  _129_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _179_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _030_/O
                         net (fo=96, routed)          1.528     4.956    _013_
    SLICE_X10Y97         FDRE                                         r  _129_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _131_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.899ns  (logic 1.624ns (23.546%)  route 5.275ns (76.454%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _181_/O
                         net (fo=38, routed)          4.207     5.707    _015_[1]
    SLICE_X14Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.831 r  _017_/O
                         net (fo=8, routed)           1.068     6.899    _001_
    SLICE_X10Y97         FDRE                                         r  _131_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _179_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _030_/O
                         net (fo=96, routed)          1.528     4.956    _013_
    SLICE_X10Y97         FDRE                                         r  _131_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _134_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.899ns  (logic 1.624ns (23.546%)  route 5.275ns (76.454%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _181_/O
                         net (fo=38, routed)          4.207     5.707    _015_[1]
    SLICE_X14Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.831 r  _017_/O
                         net (fo=8, routed)           1.068     6.899    _001_
    SLICE_X10Y97         FDRE                                         r  _134_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _179_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _030_/O
                         net (fo=96, routed)          1.528     4.956    _013_
    SLICE_X10Y97         FDRE                                         r  _134_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _135_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.899ns  (logic 1.624ns (23.546%)  route 5.275ns (76.454%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _181_/O
                         net (fo=38, routed)          4.207     5.707    _015_[1]
    SLICE_X14Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.831 r  _017_/O
                         net (fo=8, routed)           1.068     6.899    _001_
    SLICE_X10Y97         FDRE                                         r  _135_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _179_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _030_/O
                         net (fo=96, routed)          1.528     4.956    _013_
    SLICE_X10Y97         FDRE                                         r  _135_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _120_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.650ns (24.270%)  route 5.150ns (75.730%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _181_/O
                         net (fo=38, routed)          4.346     5.847    _015_[1]
    SLICE_X14Y96         LUT4 (Prop_lut4_I1_O)        0.150     5.997 r  _028_/O
                         net (fo=8, routed)           0.804     6.801    _005_
    SLICE_X13Y95         FDRE                                         r  _120_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _179_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _030_/O
                         net (fo=96, routed)          1.524     4.952    _013_
    SLICE_X13Y95         FDRE                                         r  _120_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _121_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.650ns (24.270%)  route 5.150ns (75.730%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _181_/O
                         net (fo=38, routed)          4.346     5.847    _015_[1]
    SLICE_X14Y96         LUT4 (Prop_lut4_I1_O)        0.150     5.997 r  _028_/O
                         net (fo=8, routed)           0.804     6.801    _005_
    SLICE_X13Y95         FDRE                                         r  _121_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _179_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _030_/O
                         net (fo=96, routed)          1.524     4.952    _013_
    SLICE_X13Y95         FDRE                                         r  _121_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _122_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.650ns (24.270%)  route 5.150ns (75.730%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _181_/O
                         net (fo=38, routed)          4.346     5.847    _015_[1]
    SLICE_X14Y96         LUT4 (Prop_lut4_I1_O)        0.150     5.997 r  _028_/O
                         net (fo=8, routed)           0.804     6.801    _005_
    SLICE_X13Y95         FDRE                                         r  _122_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _179_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _030_/O
                         net (fo=96, routed)          1.524     4.952    _013_
    SLICE_X13Y95         FDRE                                         r  _122_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _123_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.650ns (24.270%)  route 5.150ns (75.730%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _181_/O
                         net (fo=38, routed)          4.346     5.847    _015_[1]
    SLICE_X14Y96         LUT4 (Prop_lut4_I1_O)        0.150     5.997 r  _028_/O
                         net (fo=8, routed)           0.804     6.801    _005_
    SLICE_X13Y95         FDRE                                         r  _123_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _179_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _030_/O
                         net (fo=96, routed)          1.524     4.952    _013_
    SLICE_X13Y95         FDRE                                         r  _123_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _124_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.650ns (24.270%)  route 5.150ns (75.730%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _181_/O
                         net (fo=38, routed)          4.346     5.847    _015_[1]
    SLICE_X14Y96         LUT4 (Prop_lut4_I1_O)        0.150     5.997 r  _028_/O
                         net (fo=8, routed)           0.804     6.801    _005_
    SLICE_X13Y95         FDRE                                         r  _124_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _179_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _030_/O
                         net (fo=96, routed)          1.524     4.952    _013_
    SLICE_X13Y95         FDRE                                         r  _124_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _125_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.650ns (24.270%)  route 5.150ns (75.730%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _181_/O
                         net (fo=38, routed)          4.346     5.847    _015_[1]
    SLICE_X14Y96         LUT4 (Prop_lut4_I1_O)        0.150     5.997 r  _028_/O
                         net (fo=8, routed)           0.804     6.801    _005_
    SLICE_X13Y95         FDRE                                         r  _125_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _179_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _030_/O
                         net (fo=96, routed)          1.524     4.952    _013_
    SLICE_X13Y95         FDRE                                         r  _125_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_In[7]
                            (input port)
  Destination:            _119_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.266ns (22.091%)  route 0.939ns (77.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Data_In[7] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[7]
    U13                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _168_/O
                         net (fo=4, routed)           0.939     1.205    _011_[7]
    SLICE_X11Y94         FDRE                                         r  _119_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X11Y94         FDRE                                         r  _119_/C

Slack:                    inf
  Source:                 Data_In[4]
                            (input port)
  Destination:            _116_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.265ns (21.693%)  route 0.958ns (78.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Data_In[4] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _165_/O
                         net (fo=4, routed)           0.958     1.223    _011_[4]
    SLICE_X11Y94         FDRE                                         r  _116_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X11Y94         FDRE                                         r  _116_/C

Slack:                    inf
  Source:                 Data_In[6]
                            (input port)
  Destination:            _118_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.270ns (21.660%)  route 0.975ns (78.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Data_In[6] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _167_/O
                         net (fo=4, routed)           0.975     1.245    _011_[6]
    SLICE_X11Y94         FDRE                                         r  _118_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X11Y94         FDRE                                         r  _118_/C

Slack:                    inf
  Source:                 Data_In[2]
                            (input port)
  Destination:            _122_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.292ns (22.665%)  route 0.995ns (77.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Data_In[2] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _163_/O
                         net (fo=4, routed)           0.995     1.286    _011_[2]
    SLICE_X13Y95         FDRE                                         r  _122_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X13Y95         FDRE                                         r  _122_/C

Slack:                    inf
  Source:                 Data_In[0]
                            (input port)
  Destination:            _112_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.291ns (22.299%)  route 1.013ns (77.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Data_In[0] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _161_/O
                         net (fo=4, routed)           1.013     1.304    _011_[0]
    SLICE_X13Y94         FDRE                                         r  _112_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X13Y94         FDRE                                         r  _112_/C

Slack:                    inf
  Source:                 Data_In[2]
                            (input port)
  Destination:            _034_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.292ns (22.346%)  route 1.013ns (77.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Data_In[2] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _163_/O
                         net (fo=4, routed)           1.013     1.305    _011_[2]
    SLICE_X12Y96         FDRE                                         r  _034_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X12Y96         FDRE                                         r  _034_/C

Slack:                    inf
  Source:                 Data_In[1]
                            (input port)
  Destination:            _113_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.283ns (21.630%)  route 1.025ns (78.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Data_In[1] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _162_/O
                         net (fo=4, routed)           1.025     1.308    _011_[1]
    SLICE_X10Y94         FDRE                                         r  _113_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X10Y94         FDRE                                         r  _113_/C

Slack:                    inf
  Source:                 Data_In[5]
                            (input port)
  Destination:            _125_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.267ns (20.387%)  route 1.043ns (79.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Data_In[5] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _166_/O
                         net (fo=4, routed)           1.043     1.310    _011_[5]
    SLICE_X13Y95         FDRE                                         r  _125_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X13Y95         FDRE                                         r  _125_/C

Slack:                    inf
  Source:                 Data_In[2]
                            (input port)
  Destination:            _114_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.292ns (21.587%)  route 1.059ns (78.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Data_In[2] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _163_/O
                         net (fo=4, routed)           1.059     1.350    _011_[2]
    SLICE_X14Y96         FDRE                                         r  _114_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X14Y96         FDRE                                         r  _114_/C

Slack:                    inf
  Source:                 Data_In[5]
                            (input port)
  Destination:            _117_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.267ns (19.753%)  route 1.085ns (80.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Data_In[5] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _166_/O
                         net (fo=4, routed)           1.085     1.352    _011_[5]
    SLICE_X14Y96         FDRE                                         r  _117_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _179_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _030_/O
                         net (fo=96, routed)          0.846     2.017    _013_
    SLICE_X14Y96         FDRE                                         r  _117_/C





