

================================================================
== Vivado HLS Report for 'Loop_2_proc226'
================================================================
* Date:           Mon Aug 22 13:43:05 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        axi_ii_1
* Solution:       example_par_1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.616 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122| 0.610 us | 0.610 us |  122|  122|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      120|      120|         2|          1|          1|   120|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %edge_attr_mat_s_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.60ns)   --->   "br label %.preheader83"   --->   Operation 57 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.59>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i16_0 = phi i7 [ %i, %hls_label_3 ], [ 0, %newFuncRoot ]"   --->   Operation 58 'phi' 'i16_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.59ns)   --->   "%icmp_ln142 = icmp eq i7 %i16_0, -8" [example.cpp:142]   --->   Operation 59 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.40ns)   --->   "%i = add i7 %i16_0, 1" [example.cpp:142]   --->   Operation 61 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln142, label %.preheader.exitStub, label %hls_label_3" [example.cpp:142]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str32)" [example.cpp:142]   --->   Operation 63 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:143]   --->   Operation 64 'specpipeline' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.45ns)   --->   "%tmp_V = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_0_V_V)" [example.cpp:149]   --->   Operation 65 'read' 'tmp_V' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i7 %i16_0 to i64" [example.cpp:149]   --->   Operation 66 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%edge_attr_0_0_V_ad = getelementptr [120 x i14]* %edge_attr_0_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 67 'getelementptr' 'edge_attr_0_0_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.15ns)   --->   "store i14 %tmp_V, i14* %edge_attr_0_0_V_ad, align 2" [example.cpp:149]   --->   Operation 68 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 69 [1/1] (1.45ns)   --->   "%tmp_V_26 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_1_V_V)" [example.cpp:149]   --->   Operation 69 'read' 'tmp_V_26' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%edge_attr_0_1_V_ad = getelementptr [120 x i14]* %edge_attr_0_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 70 'getelementptr' 'edge_attr_0_1_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.15ns)   --->   "store i14 %tmp_V_26, i14* %edge_attr_0_1_V_ad, align 2" [example.cpp:149]   --->   Operation 71 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 72 [1/1] (1.45ns)   --->   "%tmp_V_27 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_2_V_V)" [example.cpp:149]   --->   Operation 72 'read' 'tmp_V_27' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%edge_attr_0_2_V_ad = getelementptr [120 x i14]* %edge_attr_0_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 73 'getelementptr' 'edge_attr_0_2_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.15ns)   --->   "store i14 %tmp_V_27, i14* %edge_attr_0_2_V_ad, align 2" [example.cpp:149]   --->   Operation 74 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 75 [1/1] (1.45ns)   --->   "%tmp_V_28 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_3_V_V)" [example.cpp:149]   --->   Operation 75 'read' 'tmp_V_28' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%edge_attr_0_3_V_ad = getelementptr [120 x i14]* %edge_attr_0_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 76 'getelementptr' 'edge_attr_0_3_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.15ns)   --->   "store i14 %tmp_V_28, i14* %edge_attr_0_3_V_ad, align 2" [example.cpp:149]   --->   Operation 77 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 78 [1/1] (1.45ns)   --->   "%tmp_V_29 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_4_V_V)" [example.cpp:149]   --->   Operation 78 'read' 'tmp_V_29' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%edge_attr_1_0_V_ad = getelementptr [120 x i14]* %edge_attr_1_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 79 'getelementptr' 'edge_attr_1_0_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.15ns)   --->   "store i14 %tmp_V_29, i14* %edge_attr_1_0_V_ad, align 2" [example.cpp:149]   --->   Operation 80 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 81 [1/1] (1.45ns)   --->   "%tmp_V_30 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_5_V_V)" [example.cpp:149]   --->   Operation 81 'read' 'tmp_V_30' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%edge_attr_1_1_V_ad = getelementptr [120 x i14]* %edge_attr_1_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 82 'getelementptr' 'edge_attr_1_1_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.15ns)   --->   "store i14 %tmp_V_30, i14* %edge_attr_1_1_V_ad, align 2" [example.cpp:149]   --->   Operation 83 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 84 [1/1] (1.45ns)   --->   "%tmp_V_31 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_6_V_V)" [example.cpp:149]   --->   Operation 84 'read' 'tmp_V_31' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%edge_attr_1_2_V_ad = getelementptr [120 x i14]* %edge_attr_1_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 85 'getelementptr' 'edge_attr_1_2_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.15ns)   --->   "store i14 %tmp_V_31, i14* %edge_attr_1_2_V_ad, align 2" [example.cpp:149]   --->   Operation 86 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 87 [1/1] (1.45ns)   --->   "%tmp_V_32 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_7_V_V)" [example.cpp:149]   --->   Operation 87 'read' 'tmp_V_32' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%edge_attr_1_3_V_ad = getelementptr [120 x i14]* %edge_attr_1_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 88 'getelementptr' 'edge_attr_1_3_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.15ns)   --->   "store i14 %tmp_V_32, i14* %edge_attr_1_3_V_ad, align 2" [example.cpp:149]   --->   Operation 89 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 90 [1/1] (1.45ns)   --->   "%tmp_V_33 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_8_V_V)" [example.cpp:149]   --->   Operation 90 'read' 'tmp_V_33' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%edge_attr_2_0_V_ad = getelementptr [120 x i14]* %edge_attr_2_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 91 'getelementptr' 'edge_attr_2_0_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.15ns)   --->   "store i14 %tmp_V_33, i14* %edge_attr_2_0_V_ad, align 2" [example.cpp:149]   --->   Operation 92 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 93 [1/1] (1.45ns)   --->   "%tmp_V_34 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_9_V_V)" [example.cpp:149]   --->   Operation 93 'read' 'tmp_V_34' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%edge_attr_2_1_V_ad = getelementptr [120 x i14]* %edge_attr_2_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 94 'getelementptr' 'edge_attr_2_1_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.15ns)   --->   "store i14 %tmp_V_34, i14* %edge_attr_2_1_V_ad, align 2" [example.cpp:149]   --->   Operation 95 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 96 [1/1] (1.45ns)   --->   "%tmp_V_35 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_10_V_V)" [example.cpp:149]   --->   Operation 96 'read' 'tmp_V_35' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%edge_attr_2_2_V_ad = getelementptr [120 x i14]* %edge_attr_2_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 97 'getelementptr' 'edge_attr_2_2_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.15ns)   --->   "store i14 %tmp_V_35, i14* %edge_attr_2_2_V_ad, align 2" [example.cpp:149]   --->   Operation 98 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 99 [1/1] (1.45ns)   --->   "%tmp_V_36 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_11_V_V)" [example.cpp:149]   --->   Operation 99 'read' 'tmp_V_36' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%edge_attr_2_3_V_ad = getelementptr [120 x i14]* %edge_attr_2_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 100 'getelementptr' 'edge_attr_2_3_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.15ns)   --->   "store i14 %tmp_V_36, i14* %edge_attr_2_3_V_ad, align 2" [example.cpp:149]   --->   Operation 101 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 102 [1/1] (1.45ns)   --->   "%tmp_V_37 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_12_V_V)" [example.cpp:149]   --->   Operation 102 'read' 'tmp_V_37' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%edge_attr_3_0_V_ad = getelementptr [120 x i14]* %edge_attr_3_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 103 'getelementptr' 'edge_attr_3_0_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.15ns)   --->   "store i14 %tmp_V_37, i14* %edge_attr_3_0_V_ad, align 2" [example.cpp:149]   --->   Operation 104 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 105 [1/1] (1.45ns)   --->   "%tmp_V_38 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_13_V_V)" [example.cpp:149]   --->   Operation 105 'read' 'tmp_V_38' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%edge_attr_3_1_V_ad = getelementptr [120 x i14]* %edge_attr_3_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 106 'getelementptr' 'edge_attr_3_1_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.15ns)   --->   "store i14 %tmp_V_38, i14* %edge_attr_3_1_V_ad, align 2" [example.cpp:149]   --->   Operation 107 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 108 [1/1] (1.45ns)   --->   "%tmp_V_39 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_14_V_V)" [example.cpp:149]   --->   Operation 108 'read' 'tmp_V_39' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%edge_attr_3_2_V_ad = getelementptr [120 x i14]* %edge_attr_3_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 109 'getelementptr' 'edge_attr_3_2_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.15ns)   --->   "store i14 %tmp_V_39, i14* %edge_attr_3_2_V_ad, align 2" [example.cpp:149]   --->   Operation 110 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 111 [1/1] (1.45ns)   --->   "%tmp_V_40 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_15_V_V)" [example.cpp:149]   --->   Operation 111 'read' 'tmp_V_40' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%edge_attr_3_3_V_ad = getelementptr [120 x i14]* %edge_attr_3_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 112 'getelementptr' 'edge_attr_3_3_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.15ns)   --->   "store i14 %tmp_V_40, i14* %edge_attr_3_3_V_ad, align 2" [example.cpp:149]   --->   Operation 113 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 114 [1/1] (1.45ns)   --->   "%tmp_V_41 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_16_V_V)" [example.cpp:149]   --->   Operation 114 'read' 'tmp_V_41' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%edge_attr_4_0_V_ad = getelementptr [120 x i14]* %edge_attr_4_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 115 'getelementptr' 'edge_attr_4_0_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.15ns)   --->   "store i14 %tmp_V_41, i14* %edge_attr_4_0_V_ad, align 2" [example.cpp:149]   --->   Operation 116 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 117 [1/1] (1.45ns)   --->   "%tmp_V_42 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_17_V_V)" [example.cpp:149]   --->   Operation 117 'read' 'tmp_V_42' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%edge_attr_4_1_V_ad = getelementptr [120 x i14]* %edge_attr_4_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 118 'getelementptr' 'edge_attr_4_1_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.15ns)   --->   "store i14 %tmp_V_42, i14* %edge_attr_4_1_V_ad, align 2" [example.cpp:149]   --->   Operation 119 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 120 [1/1] (1.45ns)   --->   "%tmp_V_43 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_18_V_V)" [example.cpp:149]   --->   Operation 120 'read' 'tmp_V_43' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%edge_attr_4_2_V_ad = getelementptr [120 x i14]* %edge_attr_4_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 121 'getelementptr' 'edge_attr_4_2_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.15ns)   --->   "store i14 %tmp_V_43, i14* %edge_attr_4_2_V_ad, align 2" [example.cpp:149]   --->   Operation 122 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 123 [1/1] (1.45ns)   --->   "%tmp_V_44 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_19_V_V)" [example.cpp:149]   --->   Operation 123 'read' 'tmp_V_44' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%edge_attr_4_3_V_ad = getelementptr [120 x i14]* %edge_attr_4_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 124 'getelementptr' 'edge_attr_4_3_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.15ns)   --->   "store i14 %tmp_V_44, i14* %edge_attr_4_3_V_ad, align 2" [example.cpp:149]   --->   Operation 125 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 126 [1/1] (1.45ns)   --->   "%tmp_V_45 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_20_V_V)" [example.cpp:149]   --->   Operation 126 'read' 'tmp_V_45' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%edge_attr_5_0_V_ad = getelementptr [120 x i14]* %edge_attr_5_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 127 'getelementptr' 'edge_attr_5_0_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.15ns)   --->   "store i14 %tmp_V_45, i14* %edge_attr_5_0_V_ad, align 2" [example.cpp:149]   --->   Operation 128 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 129 [1/1] (1.45ns)   --->   "%tmp_V_46 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_21_V_V)" [example.cpp:149]   --->   Operation 129 'read' 'tmp_V_46' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%edge_attr_5_1_V_ad = getelementptr [120 x i14]* %edge_attr_5_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 130 'getelementptr' 'edge_attr_5_1_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.15ns)   --->   "store i14 %tmp_V_46, i14* %edge_attr_5_1_V_ad, align 2" [example.cpp:149]   --->   Operation 131 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 132 [1/1] (1.45ns)   --->   "%tmp_V_47 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_22_V_V)" [example.cpp:149]   --->   Operation 132 'read' 'tmp_V_47' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%edge_attr_5_2_V_ad = getelementptr [120 x i14]* %edge_attr_5_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 133 'getelementptr' 'edge_attr_5_2_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.15ns)   --->   "store i14 %tmp_V_47, i14* %edge_attr_5_2_V_ad, align 2" [example.cpp:149]   --->   Operation 134 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 135 [1/1] (1.45ns)   --->   "%tmp_V_48 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_23_V_V)" [example.cpp:149]   --->   Operation 135 'read' 'tmp_V_48' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%edge_attr_5_3_V_ad = getelementptr [120 x i14]* %edge_attr_5_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 136 'getelementptr' 'edge_attr_5_3_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.15ns)   --->   "store i14 %tmp_V_48, i14* %edge_attr_5_3_V_ad, align 2" [example.cpp:149]   --->   Operation 137 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 138 [1/1] (1.45ns)   --->   "%tmp_V_49 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_24_V_V)" [example.cpp:149]   --->   Operation 138 'read' 'tmp_V_49' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%edge_attr_6_0_V_ad = getelementptr [120 x i14]* %edge_attr_6_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 139 'getelementptr' 'edge_attr_6_0_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.15ns)   --->   "store i14 %tmp_V_49, i14* %edge_attr_6_0_V_ad, align 2" [example.cpp:149]   --->   Operation 140 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 141 [1/1] (1.45ns)   --->   "%tmp_V_50 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_25_V_V)" [example.cpp:149]   --->   Operation 141 'read' 'tmp_V_50' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%edge_attr_6_1_V_ad = getelementptr [120 x i14]* %edge_attr_6_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 142 'getelementptr' 'edge_attr_6_1_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.15ns)   --->   "store i14 %tmp_V_50, i14* %edge_attr_6_1_V_ad, align 2" [example.cpp:149]   --->   Operation 143 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 144 [1/1] (1.45ns)   --->   "%tmp_V_51 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_26_V_V)" [example.cpp:149]   --->   Operation 144 'read' 'tmp_V_51' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%edge_attr_6_2_V_ad = getelementptr [120 x i14]* %edge_attr_6_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 145 'getelementptr' 'edge_attr_6_2_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.15ns)   --->   "store i14 %tmp_V_51, i14* %edge_attr_6_2_V_ad, align 2" [example.cpp:149]   --->   Operation 146 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 147 [1/1] (1.45ns)   --->   "%tmp_V_52 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_27_V_V)" [example.cpp:149]   --->   Operation 147 'read' 'tmp_V_52' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%edge_attr_6_3_V_ad = getelementptr [120 x i14]* %edge_attr_6_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 148 'getelementptr' 'edge_attr_6_3_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.15ns)   --->   "store i14 %tmp_V_52, i14* %edge_attr_6_3_V_ad, align 2" [example.cpp:149]   --->   Operation 149 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 150 [1/1] (1.45ns)   --->   "%tmp_V_53 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_28_V_V)" [example.cpp:149]   --->   Operation 150 'read' 'tmp_V_53' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%edge_attr_7_0_V_ad = getelementptr [120 x i14]* %edge_attr_7_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 151 'getelementptr' 'edge_attr_7_0_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.15ns)   --->   "store i14 %tmp_V_53, i14* %edge_attr_7_0_V_ad, align 2" [example.cpp:149]   --->   Operation 152 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 153 [1/1] (1.45ns)   --->   "%tmp_V_54 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_29_V_V)" [example.cpp:149]   --->   Operation 153 'read' 'tmp_V_54' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%edge_attr_7_1_V_ad = getelementptr [120 x i14]* %edge_attr_7_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 154 'getelementptr' 'edge_attr_7_1_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.15ns)   --->   "store i14 %tmp_V_54, i14* %edge_attr_7_1_V_ad, align 2" [example.cpp:149]   --->   Operation 155 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 156 [1/1] (1.45ns)   --->   "%tmp_V_55 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_30_V_V)" [example.cpp:149]   --->   Operation 156 'read' 'tmp_V_55' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%edge_attr_7_2_V_ad = getelementptr [120 x i14]* %edge_attr_7_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 157 'getelementptr' 'edge_attr_7_2_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.15ns)   --->   "store i14 %tmp_V_55, i14* %edge_attr_7_2_V_ad, align 2" [example.cpp:149]   --->   Operation 158 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 159 [1/1] (1.45ns)   --->   "%tmp_V_56 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_31_V_V)" [example.cpp:149]   --->   Operation 159 'read' 'tmp_V_56' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%edge_attr_7_3_V_ad = getelementptr [120 x i14]* %edge_attr_7_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 160 'getelementptr' 'edge_attr_7_3_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.15ns)   --->   "store i14 %tmp_V_56, i14* %edge_attr_7_3_V_ad, align 2" [example.cpp:149]   --->   Operation 161 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 162 [1/1] (1.45ns)   --->   "%tmp_V_57 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_32_V_V)" [example.cpp:149]   --->   Operation 162 'read' 'tmp_V_57' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%edge_attr_8_0_V_ad = getelementptr [120 x i14]* %edge_attr_8_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 163 'getelementptr' 'edge_attr_8_0_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.15ns)   --->   "store i14 %tmp_V_57, i14* %edge_attr_8_0_V_ad, align 2" [example.cpp:149]   --->   Operation 164 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 165 [1/1] (1.45ns)   --->   "%tmp_V_58 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_33_V_V)" [example.cpp:149]   --->   Operation 165 'read' 'tmp_V_58' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%edge_attr_8_1_V_ad = getelementptr [120 x i14]* %edge_attr_8_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 166 'getelementptr' 'edge_attr_8_1_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.15ns)   --->   "store i14 %tmp_V_58, i14* %edge_attr_8_1_V_ad, align 2" [example.cpp:149]   --->   Operation 167 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 168 [1/1] (1.45ns)   --->   "%tmp_V_59 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_34_V_V)" [example.cpp:149]   --->   Operation 168 'read' 'tmp_V_59' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%edge_attr_8_2_V_ad = getelementptr [120 x i14]* %edge_attr_8_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 169 'getelementptr' 'edge_attr_8_2_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.15ns)   --->   "store i14 %tmp_V_59, i14* %edge_attr_8_2_V_ad, align 2" [example.cpp:149]   --->   Operation 170 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 171 [1/1] (1.45ns)   --->   "%tmp_V_60 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_35_V_V)" [example.cpp:149]   --->   Operation 171 'read' 'tmp_V_60' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%edge_attr_8_3_V_ad = getelementptr [120 x i14]* %edge_attr_8_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 172 'getelementptr' 'edge_attr_8_3_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (1.15ns)   --->   "store i14 %tmp_V_60, i14* %edge_attr_8_3_V_ad, align 2" [example.cpp:149]   --->   Operation 173 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 174 [1/1] (1.45ns)   --->   "%tmp_V_61 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_36_V_V)" [example.cpp:149]   --->   Operation 174 'read' 'tmp_V_61' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%edge_attr_9_0_V_ad = getelementptr [120 x i14]* %edge_attr_9_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 175 'getelementptr' 'edge_attr_9_0_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.15ns)   --->   "store i14 %tmp_V_61, i14* %edge_attr_9_0_V_ad, align 2" [example.cpp:149]   --->   Operation 176 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 177 [1/1] (1.45ns)   --->   "%tmp_V_62 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_37_V_V)" [example.cpp:149]   --->   Operation 177 'read' 'tmp_V_62' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%edge_attr_9_1_V_ad = getelementptr [120 x i14]* %edge_attr_9_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 178 'getelementptr' 'edge_attr_9_1_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.15ns)   --->   "store i14 %tmp_V_62, i14* %edge_attr_9_1_V_ad, align 2" [example.cpp:149]   --->   Operation 179 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 180 [1/1] (1.45ns)   --->   "%tmp_V_63 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_38_V_V)" [example.cpp:149]   --->   Operation 180 'read' 'tmp_V_63' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%edge_attr_9_2_V_ad = getelementptr [120 x i14]* %edge_attr_9_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 181 'getelementptr' 'edge_attr_9_2_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.15ns)   --->   "store i14 %tmp_V_63, i14* %edge_attr_9_2_V_ad, align 2" [example.cpp:149]   --->   Operation 182 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 183 [1/1] (1.45ns)   --->   "%tmp_V_64 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_39_V_V)" [example.cpp:149]   --->   Operation 183 'read' 'tmp_V_64' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%edge_attr_9_3_V_ad = getelementptr [120 x i14]* %edge_attr_9_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 184 'getelementptr' 'edge_attr_9_3_V_ad' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.15ns)   --->   "store i14 %tmp_V_64, i14* %edge_attr_9_3_V_ad, align 2" [example.cpp:149]   --->   Operation 185 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 186 [1/1] (1.45ns)   --->   "%tmp_V_65 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_40_V_V)" [example.cpp:149]   --->   Operation 186 'read' 'tmp_V_65' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%edge_attr_10_0_V_a = getelementptr [120 x i14]* %edge_attr_10_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 187 'getelementptr' 'edge_attr_10_0_V_a' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.15ns)   --->   "store i14 %tmp_V_65, i14* %edge_attr_10_0_V_a, align 2" [example.cpp:149]   --->   Operation 188 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 189 [1/1] (1.45ns)   --->   "%tmp_V_66 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_41_V_V)" [example.cpp:149]   --->   Operation 189 'read' 'tmp_V_66' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%edge_attr_10_1_V_a = getelementptr [120 x i14]* %edge_attr_10_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 190 'getelementptr' 'edge_attr_10_1_V_a' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (1.15ns)   --->   "store i14 %tmp_V_66, i14* %edge_attr_10_1_V_a, align 2" [example.cpp:149]   --->   Operation 191 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 192 [1/1] (1.45ns)   --->   "%tmp_V_67 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_42_V_V)" [example.cpp:149]   --->   Operation 192 'read' 'tmp_V_67' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%edge_attr_10_2_V_a = getelementptr [120 x i14]* %edge_attr_10_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 193 'getelementptr' 'edge_attr_10_2_V_a' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.15ns)   --->   "store i14 %tmp_V_67, i14* %edge_attr_10_2_V_a, align 2" [example.cpp:149]   --->   Operation 194 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 195 [1/1] (1.45ns)   --->   "%tmp_V_68 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_43_V_V)" [example.cpp:149]   --->   Operation 195 'read' 'tmp_V_68' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%edge_attr_10_3_V_a = getelementptr [120 x i14]* %edge_attr_10_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 196 'getelementptr' 'edge_attr_10_3_V_a' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.15ns)   --->   "store i14 %tmp_V_68, i14* %edge_attr_10_3_V_a, align 2" [example.cpp:149]   --->   Operation 197 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 198 [1/1] (1.45ns)   --->   "%tmp_V_69 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_44_V_V)" [example.cpp:149]   --->   Operation 198 'read' 'tmp_V_69' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%edge_attr_11_0_V_a = getelementptr [120 x i14]* %edge_attr_11_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 199 'getelementptr' 'edge_attr_11_0_V_a' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.15ns)   --->   "store i14 %tmp_V_69, i14* %edge_attr_11_0_V_a, align 2" [example.cpp:149]   --->   Operation 200 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 201 [1/1] (1.45ns)   --->   "%tmp_V_70 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_45_V_V)" [example.cpp:149]   --->   Operation 201 'read' 'tmp_V_70' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%edge_attr_11_1_V_a = getelementptr [120 x i14]* %edge_attr_11_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 202 'getelementptr' 'edge_attr_11_1_V_a' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (1.15ns)   --->   "store i14 %tmp_V_70, i14* %edge_attr_11_1_V_a, align 2" [example.cpp:149]   --->   Operation 203 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 204 [1/1] (1.45ns)   --->   "%tmp_V_71 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_46_V_V)" [example.cpp:149]   --->   Operation 204 'read' 'tmp_V_71' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%edge_attr_11_2_V_a = getelementptr [120 x i14]* %edge_attr_11_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 205 'getelementptr' 'edge_attr_11_2_V_a' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.15ns)   --->   "store i14 %tmp_V_71, i14* %edge_attr_11_2_V_a, align 2" [example.cpp:149]   --->   Operation 206 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 207 [1/1] (1.45ns)   --->   "%tmp_V_72 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_47_V_V)" [example.cpp:149]   --->   Operation 207 'read' 'tmp_V_72' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%edge_attr_11_3_V_a = getelementptr [120 x i14]* %edge_attr_11_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 208 'getelementptr' 'edge_attr_11_3_V_a' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.15ns)   --->   "store i14 %tmp_V_72, i14* %edge_attr_11_3_V_a, align 2" [example.cpp:149]   --->   Operation 209 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 210 [1/1] (1.45ns)   --->   "%tmp_V_73 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_48_V_V)" [example.cpp:149]   --->   Operation 210 'read' 'tmp_V_73' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%edge_attr_12_0_V_a = getelementptr [120 x i14]* %edge_attr_12_0_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 211 'getelementptr' 'edge_attr_12_0_V_a' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.15ns)   --->   "store i14 %tmp_V_73, i14* %edge_attr_12_0_V_a, align 2" [example.cpp:149]   --->   Operation 212 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 213 [1/1] (1.45ns)   --->   "%tmp_V_74 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_49_V_V)" [example.cpp:149]   --->   Operation 213 'read' 'tmp_V_74' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%edge_attr_12_1_V_a = getelementptr [120 x i14]* %edge_attr_12_1_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 214 'getelementptr' 'edge_attr_12_1_V_a' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (1.15ns)   --->   "store i14 %tmp_V_74, i14* %edge_attr_12_1_V_a, align 2" [example.cpp:149]   --->   Operation 215 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 216 [1/1] (1.45ns)   --->   "%tmp_V_75 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_50_V_V)" [example.cpp:149]   --->   Operation 216 'read' 'tmp_V_75' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%edge_attr_12_2_V_a = getelementptr [120 x i14]* %edge_attr_12_2_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 217 'getelementptr' 'edge_attr_12_2_V_a' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.15ns)   --->   "store i14 %tmp_V_75, i14* %edge_attr_12_2_V_a, align 2" [example.cpp:149]   --->   Operation 218 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 219 [1/1] (1.45ns)   --->   "%tmp_V_76 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %edge_attr_mat_s_51_V_V)" [example.cpp:149]   --->   Operation 219 'read' 'tmp_V_76' <Predicate = (!icmp_ln142)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%edge_attr_12_3_V_a = getelementptr [120 x i14]* %edge_attr_12_3_V, i64 0, i64 %zext_ln203_1" [example.cpp:149]   --->   Operation 220 'getelementptr' 'edge_attr_12_3_V_a' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (1.15ns)   --->   "store i14 %tmp_V_76, i14* %edge_attr_12_3_V_a, align 2" [example.cpp:149]   --->   Operation 221 'store' <Predicate = (!icmp_ln142)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 120> <RAM>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%empty_235 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str32, i32 %tmp_2)" [example.cpp:152]   --->   Operation 222 'specregionend' 'empty_235' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader83" [example.cpp:142]   --->   Operation 223 'br' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 224 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', example.cpp:142) [159]  (0.603 ns)

 <State 2>: 0.6ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', example.cpp:142) [159]  (0 ns)
	'icmp' operation ('icmp_ln142', example.cpp:142) [160]  (0.6 ns)

 <State 3>: 2.62ns
The critical path consists of the following:
	fifo read on port 'edge_attr_mat_s_0_V_V' (example.cpp:149) [167]  (1.46 ns)
	'store' operation ('store_ln149', example.cpp:149) of variable 'tmp.V', example.cpp:149 on array 'edge_attr_0_0_V' [170]  (1.16 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
