Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Sep 19 15:31:53 2016
| Host         : sindre-PC running 64-bit Ubuntu 15.10
| Command      : report_control_sets -verbose -file mega_adder_control_sets_placed.rpt
| Design       : mega_adder
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             387 |          100 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+-------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                         | u_adder_datapath/b_r_reg[114]_0 |                1 |              1 |
|  clk_IBUF_BUFG |                         | u_adder_datapath/a_r_reg[50]_0  |                1 |              1 |
|  clk_IBUF_BUFG |                         | u_adder_datapath/y_r_reg[32]_0  |                1 |              2 |
|  clk_IBUF_BUFG | u_adder_datapath/E[0]   | u_adder_datapath/a_r[1]_i_1_n_0 |                2 |              2 |
|  clk_IBUF_BUFG | u_adder_datapath/E[0]   | u_adder_datapath/y_r_reg[32]_0  |                5 |             21 |
|  clk_IBUF_BUFG | u_adder_controller/E[0] | u_adder_datapath/a_r[1]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG | u_adder_controller/E[0] | u_adder_datapath/y_r_reg[32]_0  |               24 |             96 |
|  clk_IBUF_BUFG | u_adder_datapath/E[0]   | u_adder_datapath/b_r_reg[114]_0 |               33 |            118 |
|  clk_IBUF_BUFG | u_adder_datapath/E[0]   | u_adder_datapath/a_r_reg[50]_0  |               28 |            118 |
+----------------+-------------------------+---------------------------------+------------------+----------------+


