23:48:20 INFO  : Platform repository initialization has completed.
23:48:20 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
23:48:20 INFO  : Registering command handlers for Vitis TCF services
23:48:22 INFO  : XSCT server has started successfully.
23:48:22 INFO  : plnx-install-location is set to ''
23:48:22 INFO  : Successfully done setting XSCT server connection channel  
23:48:22 INFO  : Successfully done query RDI_DATADIR 
23:48:22 INFO  : Successfully done setting workspace for the tool. 
23:49:49 INFO  : Result from executing command 'getProjects': TestHardware
23:49:49 INFO  : Result from executing command 'getPlatforms': 
00:22:27 INFO  : No changes in MSS file content so sources will not be generated.
00:25:09 INFO  : Result from executing command 'getProjects': TestHardware
00:25:09 INFO  : Result from executing command 'getPlatforms': TestHardware|/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/TestHardware.xpfm
00:37:42 INFO  : Result from executing command 'getProjects': TestHardware
00:37:42 INFO  : Result from executing command 'getPlatforms': 
00:37:55 INFO  : Result from executing command 'getProjects': TestHardware
00:37:55 INFO  : Result from executing command 'getPlatforms': TestHardware|/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/TestHardware.xpfm
00:41:59 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
21:17:58 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
21:17:59 INFO  : Platform repository initialization has completed.
21:18:00 INFO  : Registering command handlers for Vitis TCF services
21:18:01 INFO  : XSCT server has started successfully.
21:18:01 INFO  : plnx-install-location is set to ''
21:18:01 INFO  : Successfully done setting XSCT server connection channel  
21:18:01 INFO  : Successfully done setting workspace for the tool. 
21:18:01 INFO  : Successfully done query RDI_DATADIR 
21:19:06 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
21:19:08 INFO  : Platform repository initialization has completed.
21:19:08 INFO  : Registering command handlers for Vitis TCF services
21:19:09 INFO  : XSCT server has started successfully.
21:19:10 INFO  : plnx-install-location is set to ''
21:19:10 INFO  : Successfully done setting XSCT server connection channel  
21:19:10 INFO  : Successfully done query RDI_DATADIR 
21:19:10 INFO  : Successfully done setting workspace for the tool. 
21:12:45 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin
21:12:45 INFO  : Creating new bif file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/output.bif
21:12:47 INFO  : Bootgen command execution is done.
18:17:21 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
18:17:21 INFO  : Overwriting existing bif file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/output.bif
18:17:23 INFO  : Bootgen command execution is done.
15:05:11 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
15:05:13 INFO  : Platform repository initialization has completed.
15:05:13 INFO  : Registering command handlers for Vitis TCF services
15:05:14 INFO  : XSCT server has started successfully.
15:05:14 INFO  : Successfully done setting XSCT server connection channel  
15:05:15 INFO  : plnx-install-location is set to ''
15:05:15 INFO  : Successfully done setting workspace for the tool. 
15:05:15 INFO  : Successfully done query RDI_DATADIR 
15:05:29 INFO  : Hardware specification for platform project 'TestHardware' is updated.
15:05:47 INFO  : Result from executing command 'getProjects': TestHardware
15:05:47 INFO  : Result from executing command 'getPlatforms': TestHardware|/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/TestHardware.xpfm
15:19:33 INFO  : The hardware specification used by project 'TestIO' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:19:33 INFO  : The file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
15:19:33 INFO  : The updated bitstream files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream' in project 'TestIO'.
15:19:33 INFO  : The file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:19:38 INFO  : The updated ps init files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit' in project 'TestIO'.
15:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
15:19:38 INFO  : 'jtag frequency' command is executed.
15:19:38 INFO  : Context for 'APU' is selected.
15:19:38 INFO  : System reset is completed.
15:19:41 INFO  : 'after 3000' command is executed.
15:19:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
15:19:42 ERROR : couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
15:19:42 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
15:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:19:42 ERROR : couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
15:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
15:19:58 INFO  : 'jtag frequency' command is executed.
15:19:58 INFO  : Context for 'APU' is selected.
15:19:59 INFO  : System reset is completed.
15:20:02 INFO  : 'after 3000' command is executed.
15:20:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
15:20:02 ERROR : couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
15:20:02 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
15:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:20:02 ERROR : couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
15:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
15:20:09 INFO  : 'jtag frequency' command is executed.
15:20:09 INFO  : Context for 'APU' is selected.
15:20:09 INFO  : System reset is completed.
15:20:12 INFO  : 'after 3000' command is executed.
15:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
15:20:12 ERROR : couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
15:20:12 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
15:20:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:20:12 ERROR : couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
15:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
15:20:34 INFO  : 'jtag frequency' command is executed.
15:20:34 INFO  : Context for 'APU' is selected.
15:20:34 INFO  : System reset is completed.
15:20:37 INFO  : 'after 3000' command is executed.
15:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
15:20:37 ERROR : couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
15:20:37 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
15:20:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:20:37 ERROR : couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
15:21:29 INFO  : Result from executing command 'removePlatformRepo': 
15:21:57 INFO  : Hardware specification for platform project 'TestHardware' is updated.
15:22:29 INFO  : Result from executing command 'getProjects': TestHardware
15:22:29 INFO  : Result from executing command 'getPlatforms': 
15:22:36 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
15:22:38 INFO  : Updating application flags with new BSP settings...
15:22:38 INFO  : Successfully updated application flags for project TestIO.
15:22:39 INFO  : The hardware specification used by project 'TestIO' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:22:39 INFO  : The updated bitstream files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream' in project 'TestIO'.
15:22:39 INFO  : The file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:22:44 INFO  : The updated ps init files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit' in project 'TestIO'.
15:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
15:23:06 INFO  : 'jtag frequency' command is executed.
15:23:06 INFO  : Context for 'APU' is selected.
15:23:06 INFO  : System reset is completed.
15:23:09 INFO  : 'after 3000' command is executed.
15:23:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
15:23:12 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
15:23:12 INFO  : Context for 'APU' is selected.
15:23:12 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
15:23:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:12 INFO  : Context for 'APU' is selected.
15:23:12 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
15:23:12 INFO  : 'ps7_init' command is executed.
15:23:12 INFO  : 'ps7_post_config' command is executed.
15:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:12 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:12 INFO  : 'con' command is executed.
15:23:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:12 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
15:23:17 INFO  : Disconnected from the channel tcfchan#2.
15:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
15:23:17 INFO  : 'jtag frequency' command is executed.
15:23:17 INFO  : Context for 'APU' is selected.
15:23:17 INFO  : System reset is completed.
15:23:20 INFO  : 'after 3000' command is executed.
15:23:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
15:23:23 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
15:23:23 INFO  : Context for 'APU' is selected.
15:23:23 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
15:23:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:23 INFO  : Context for 'APU' is selected.
15:23:23 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
15:23:23 INFO  : 'ps7_init' command is executed.
15:23:23 INFO  : 'ps7_post_config' command is executed.
15:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:23 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:23 INFO  : 'con' command is executed.
15:23:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:23 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
15:23:32 INFO  : Disconnected from the channel tcfchan#6.
15:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
15:23:32 INFO  : 'jtag frequency' command is executed.
15:23:32 INFO  : Context for 'APU' is selected.
15:23:32 INFO  : System reset is completed.
15:23:35 INFO  : 'after 3000' command is executed.
15:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
15:23:37 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
15:23:37 INFO  : Context for 'APU' is selected.
15:23:37 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
15:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:37 INFO  : Context for 'APU' is selected.
15:23:37 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
15:23:38 INFO  : 'ps7_init' command is executed.
15:23:38 INFO  : 'ps7_post_config' command is executed.
15:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:38 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:38 INFO  : 'con' command is executed.
15:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:38 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
15:24:22 INFO  : Disconnected from the channel tcfchan#7.
15:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
15:24:22 INFO  : 'jtag frequency' command is executed.
15:24:22 INFO  : Context for 'APU' is selected.
15:24:22 INFO  : System reset is completed.
15:24:25 INFO  : 'after 3000' command is executed.
15:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
15:24:27 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
15:24:27 INFO  : Context for 'APU' is selected.
15:24:27 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
15:24:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:27 INFO  : Context for 'APU' is selected.
15:24:27 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
15:24:28 INFO  : 'ps7_init' command is executed.
15:24:28 INFO  : 'ps7_post_config' command is executed.
15:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:28 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:28 INFO  : 'con' command is executed.
15:24:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:24:28 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
15:46:29 INFO  : Disconnected from the channel tcfchan#8.
15:46:36 INFO  : Result from executing command 'removePlatformRepo': 
15:46:52 INFO  : Hardware specification for platform project 'TestHardware' is updated.
15:47:05 INFO  : Result from executing command 'getProjects': TestHardware
15:47:05 INFO  : Result from executing command 'getPlatforms': 
21:01:49 INFO  : Hardware specification for platform project 'TestHardware' is updated.
21:02:16 INFO  : Result from executing command 'getProjects': TestHardware
21:02:16 INFO  : Result from executing command 'getPlatforms': TestHardware|/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/TestHardware.xpfm
22:04:20 INFO  : Result from executing command 'removePlatformRepo': 
22:04:32 INFO  : Hardware specification for platform project 'TestHardware' is updated.
22:21:41 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
22:21:43 INFO  : XSCT server has started successfully.
22:21:43 ERROR : Failed to update hardware specification for project 'TestHardware'.
Reason: Failed to execute command 'platform config -updatehw {/home/jacob/Documents/CNCMillZybo/ZyboFPGA/project_1/design_1_wrapper.xsa}'. Click on details for more information.
22:23:18 INFO  : Hardware specification for platform project 'TestHardware' is updated.
22:46:34 INFO  : Hardware specification for platform project 'TestHardware' is updated.
22:55:51 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
22:55:51 ERROR : Failed to get platform details for the project 'TestIO'. Cannot sync application flags.
22:57:50 INFO  : Hardware specification for platform project 'TestHardware' is updated.
22:59:04 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
22:59:04 ERROR : Failed to get platform details for the project 'TestIO'. Cannot sync application flags.
23:03:20 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
23:03:20 WARN  : Failed to closehw "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa"
Reason: Cannot close hw design '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
Design is not opened in the current session.

23:03:22 INFO  : Updating application flags with new BSP settings...
23:03:22 ERROR : Failed to update application flags from BSP for 'TestIO'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:03:22 INFO  : The hardware specification used by project 'TestIO' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:03:22 INFO  : The file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
23:03:22 INFO  : The updated bitstream files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream' in project 'TestIO'.
23:03:22 INFO  : The file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' stored in project is removed.
23:03:26 INFO  : The updated ps init files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit' in project 'TestIO'.
23:03:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:03:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
23:05:29 INFO  : 'jtag frequency' command is executed.
23:05:29 INFO  : Context for 'APU' is selected.
23:05:29 INFO  : System reset is completed.
23:05:32 INFO  : 'after 3000' command is executed.
23:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
23:05:34 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
23:05:34 INFO  : Context for 'APU' is selected.
23:05:34 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
23:05:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:34 INFO  : Context for 'APU' is selected.
23:05:34 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
23:05:35 INFO  : 'ps7_init' command is executed.
23:05:35 INFO  : 'ps7_post_config' command is executed.
23:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:35 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:35 INFO  : 'con' command is executed.
23:05:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:05:35 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
23:40:38 INFO  : Disconnected from the channel tcfchan#13.
23:40:48 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
23:40:48 INFO  : Updating application flags with new BSP settings...
23:40:48 ERROR : Failed to update application flags from BSP for 'TestIO'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:43:25 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
23:43:25 INFO  : Updating application flags with new BSP settings...
23:43:25 ERROR : Failed to update application flags from BSP for 'TestIO'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:44:24 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
23:44:24 INFO  : Updating application flags with new BSP settings...
23:44:24 ERROR : Failed to update application flags from BSP for 'TestIO'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
23:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
23:44:33 INFO  : 'jtag frequency' command is executed.
23:44:33 INFO  : Context for 'APU' is selected.
23:44:33 INFO  : System reset is completed.
23:44:36 INFO  : 'after 3000' command is executed.
23:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
23:44:38 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
23:44:38 INFO  : Context for 'APU' is selected.
23:44:38 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
23:44:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:38 INFO  : Context for 'APU' is selected.
23:44:38 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
23:44:39 INFO  : 'ps7_init' command is executed.
23:44:39 INFO  : 'ps7_post_config' command is executed.
23:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:39 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:39 INFO  : 'con' command is executed.
23:44:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:44:39 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
23:45:31 INFO  : Disconnected from the channel tcfchan#15.
23:45:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
23:45:40 INFO  : 'jtag frequency' command is executed.
23:45:40 INFO  : Context for 'APU' is selected.
23:45:40 INFO  : System reset is completed.
23:45:43 INFO  : 'after 3000' command is executed.
23:45:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
23:45:46 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
23:45:46 INFO  : Context for 'APU' is selected.
23:45:46 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
23:45:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:46 INFO  : Context for 'APU' is selected.
23:45:46 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
23:45:46 INFO  : 'ps7_init' command is executed.
23:45:46 INFO  : 'ps7_post_config' command is executed.
23:45:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:47 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:47 INFO  : 'con' command is executed.
23:45:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:45:47 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
23:46:18 INFO  : Disconnected from the channel tcfchan#16.
19:52:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
19:52:33 INFO  : 'jtag frequency' command is executed.
19:52:33 INFO  : Context for 'APU' is selected.
19:52:33 INFO  : System reset is completed.
19:52:36 INFO  : 'after 3000' command is executed.
19:52:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
19:52:38 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
19:52:38 INFO  : Context for 'APU' is selected.
19:52:38 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
19:52:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:38 INFO  : Context for 'APU' is selected.
19:52:38 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
19:52:39 INFO  : 'ps7_init' command is executed.
19:52:39 INFO  : 'ps7_post_config' command is executed.
19:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:39 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:39 INFO  : 'con' command is executed.
19:52:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:52:39 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
19:53:52 INFO  : Disconnected from the channel tcfchan#17.
20:03:18 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
20:03:18 INFO  : Updating application flags with new BSP settings...
20:03:18 ERROR : Failed to update application flags from BSP for 'TestIO'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:03:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
20:03:28 INFO  : 'jtag frequency' command is executed.
20:03:28 INFO  : Context for 'APU' is selected.
20:03:28 INFO  : System reset is completed.
20:03:31 INFO  : 'after 3000' command is executed.
20:03:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
20:03:33 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
20:03:33 INFO  : Context for 'APU' is selected.
20:03:33 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
20:03:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:33 INFO  : Context for 'APU' is selected.
20:03:33 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
20:03:34 INFO  : 'ps7_init' command is executed.
20:03:34 INFO  : 'ps7_post_config' command is executed.
20:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:34 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:34 INFO  : 'con' command is executed.
20:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:03:34 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
20:52:01 INFO  : Disconnected from the channel tcfchan#19.
20:52:06 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
20:52:06 INFO  : Updating application flags with new BSP settings...
20:52:06 ERROR : Failed to update application flags from BSP for 'TestIO'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
20:52:19 INFO  : 'jtag frequency' command is executed.
20:52:19 INFO  : Context for 'APU' is selected.
20:52:19 INFO  : System reset is completed.
20:52:22 INFO  : 'after 3000' command is executed.
20:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
20:52:24 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
20:52:24 INFO  : Context for 'APU' is selected.
20:52:24 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
20:52:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:24 INFO  : Context for 'APU' is selected.
20:52:24 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
20:52:25 INFO  : 'ps7_init' command is executed.
20:52:25 INFO  : 'ps7_post_config' command is executed.
20:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:25 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:25 INFO  : 'con' command is executed.
20:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:25 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
20:53:18 INFO  : Disconnected from the channel tcfchan#21.
20:53:21 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
20:53:22 INFO  : Updating application flags with new BSP settings...
20:53:22 ERROR : Failed to update application flags from BSP for 'TestIO'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
20:53:30 INFO  : 'jtag frequency' command is executed.
20:53:30 INFO  : Context for 'APU' is selected.
20:53:30 INFO  : System reset is completed.
20:53:33 INFO  : 'after 3000' command is executed.
20:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
20:53:35 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
20:53:35 INFO  : Context for 'APU' is selected.
20:53:35 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
20:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:35 INFO  : Context for 'APU' is selected.
20:53:35 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
20:53:36 INFO  : 'ps7_init' command is executed.
20:53:36 INFO  : 'ps7_post_config' command is executed.
20:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:36 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:36 INFO  : 'con' command is executed.
20:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:36 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
21:12:10 INFO  : Disconnected from the channel tcfchan#25.
21:12:49 INFO  : Hardware specification for platform project 'TestHardware' is updated.
21:14:29 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
21:14:31 INFO  : Updating application flags with new BSP settings...
21:14:31 ERROR : Failed to update application flags from BSP for 'TestIO'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
21:14:31 INFO  : The hardware specification used by project 'TestIO' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:14:31 INFO  : The file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
21:14:31 INFO  : The updated bitstream files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream' in project 'TestIO'.
21:14:31 INFO  : The file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:14:36 INFO  : The updated ps init files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit' in project 'TestIO'.
21:14:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
21:14:43 INFO  : 'jtag frequency' command is executed.
21:14:43 INFO  : Context for 'APU' is selected.
21:14:43 INFO  : System reset is completed.
21:14:46 INFO  : 'after 3000' command is executed.
21:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
21:14:48 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
21:14:48 INFO  : Context for 'APU' is selected.
21:14:48 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
21:14:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:48 INFO  : Context for 'APU' is selected.
21:14:48 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
21:14:49 INFO  : 'ps7_init' command is executed.
21:14:49 INFO  : 'ps7_post_config' command is executed.
21:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:49 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:49 INFO  : 'con' command is executed.
21:14:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:14:49 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
21:23:59 INFO  : Disconnected from the channel tcfchan#31.
21:24:39 INFO  : Hardware specification for platform project 'TestHardware' is updated.
21:25:49 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
21:25:51 INFO  : Updating application flags with new BSP settings...
21:25:51 ERROR : Failed to update application flags from BSP for 'TestIO'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
21:25:52 INFO  : The hardware specification used by project 'TestIO' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:25:52 INFO  : The file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
21:25:52 INFO  : The updated bitstream files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream' in project 'TestIO'.
21:25:52 INFO  : The file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:25:56 INFO  : The updated ps init files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit' in project 'TestIO'.
21:26:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
21:26:03 INFO  : 'jtag frequency' command is executed.
21:26:03 INFO  : Context for 'APU' is selected.
21:26:03 INFO  : System reset is completed.
21:26:06 INFO  : 'after 3000' command is executed.
21:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
21:26:09 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
21:26:09 INFO  : Context for 'APU' is selected.
21:26:09 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
21:26:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:09 INFO  : Context for 'APU' is selected.
21:26:09 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
21:26:09 INFO  : 'ps7_init' command is executed.
21:26:09 INFO  : 'ps7_post_config' command is executed.
21:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:09 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:09 INFO  : 'con' command is executed.
21:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:09 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
21:28:22 INFO  : Disconnected from the channel tcfchan#37.
20:46:08 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
20:46:09 INFO  : Platform repository initialization has completed.
20:46:10 INFO  : Registering command handlers for Vitis TCF services
20:46:11 INFO  : XSCT server has started successfully.
20:46:11 INFO  : plnx-install-location is set to ''
20:46:11 INFO  : Successfully done setting XSCT server connection channel  
20:46:11 INFO  : Successfully done query RDI_DATADIR 
20:46:11 INFO  : Successfully done setting workspace for the tool. 
20:49:10 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
20:49:12 INFO  : Bootgen command execution is done.
21:10:01 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
21:10:02 INFO  : Platform repository initialization has completed.
21:10:03 INFO  : Registering command handlers for Vitis TCF services
21:10:04 INFO  : XSCT server has started successfully.
21:10:04 INFO  : Successfully done setting XSCT server connection channel  
21:10:04 INFO  : plnx-install-location is set to ''
21:10:04 INFO  : Successfully done query RDI_DATADIR 
21:10:04 INFO  : Successfully done setting workspace for the tool. 
21:18:58 INFO  : Result from executing command 'removePlatformRepo': 
21:19:21 INFO  : Hardware specification for platform project 'TestHardware' is updated.
21:19:36 INFO  : Result from executing command 'getProjects': TestHardware
21:19:36 INFO  : Result from executing command 'getPlatforms': 
21:32:59 INFO  : Result from executing command 'removePlatformRepo': 
21:33:26 INFO  : Hardware specification for platform project 'TestHardware' is updated.
21:33:39 INFO  : Result from executing command 'getProjects': TestHardware
21:33:39 INFO  : Result from executing command 'getPlatforms': 
21:33:55 INFO  : Result from executing command 'removePlatformRepo': 
21:34:32 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
21:34:46 INFO  : Successfully removed platform .
21:35:05 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
21:35:06 INFO  : Platform repository initialization has completed.
21:35:07 INFO  : Registering command handlers for Vitis TCF services
21:35:08 INFO  : XSCT server has started successfully.
21:35:08 INFO  : Successfully done setting XSCT server connection channel  
21:35:08 INFO  : plnx-install-location is set to ''
21:35:08 INFO  : Successfully done query RDI_DATADIR 
21:35:08 INFO  : Successfully done setting workspace for the tool. 
21:35:22 INFO  : Hardware specification for platform project 'TestHardware' is updated.
21:35:29 INFO  : Successfully removed platform .
21:35:54 INFO  : Result from executing command 'getProjects': TestHardware
21:35:54 INFO  : Result from executing command 'getPlatforms': 
21:37:13 INFO  : Result from executing command 'removePlatformRepo': 
21:37:55 INFO  : Hardware specification for platform project 'TestHardware' is updated.
21:38:20 INFO  : Result from executing command 'getProjects': TestHardware
21:38:20 INFO  : Result from executing command 'getPlatforms': 
21:39:55 INFO  : Result from executing command 'getProjects': TestHardware
21:39:55 INFO  : Result from executing command 'getPlatforms': TestHardware|/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/TestHardware.xpfm
21:47:25 INFO  : Result from executing command 'removePlatformRepo': 
21:48:06 INFO  : Hardware specification for platform project 'TestHardware' is updated.
21:49:41 INFO  : Hardware specification for platform project 'TestHardware' is updated.
21:57:25 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
21:57:48 INFO  : Hardware specification for platform project 'TestHardware' is updated.
22:04:14 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
22:04:42 INFO  : Hardware specification for platform project 'TestHardware' is updated.
22:08:49 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
22:09:02 INFO  : Hardware specification for platform project 'TestHardware' is updated.
22:09:40 INFO  : No changes in MSS file content so sources will not be generated.
22:15:36 INFO  : Hardware specification for platform project 'TestHardware' is updated.
22:17:01 INFO  : Result from executing command 'getProjects': TestHardware
22:17:01 INFO  : Result from executing command 'getPlatforms': 
22:25:18 INFO  : Result from executing command 'removePlatformRepo': 
22:25:55 INFO  : Hardware specification for platform project 'TestHardware' is updated.
22:33:01 INFO  : Hardware specification for platform project 'TestHardware' is updated.
22:34:22 INFO  : Result from executing command 'getProjects': TestHardware
22:34:22 INFO  : Result from executing command 'getPlatforms': 
22:35:52 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
22:35:53 INFO  : Updating application flags with new BSP settings...
22:35:53 INFO  : Successfully updated application flags for project TestIO.
22:35:54 INFO  : The hardware specification used by project 'TestIO' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:35:54 INFO  : The file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
22:35:54 INFO  : The updated bitstream files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream' in project 'TestIO'.
22:35:54 INFO  : The file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:35:58 INFO  : The updated ps init files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit' in project 'TestIO'.
22:44:10 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
22:44:34 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
22:44:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
22:44:56 INFO  : 'jtag frequency' command is executed.
22:44:56 INFO  : Context for 'APU' is selected.
22:44:56 INFO  : System reset is completed.
22:44:59 INFO  : 'after 3000' command is executed.
22:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
22:44:59 ERROR : couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
22:44:59 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
22:44:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

22:44:59 ERROR : couldn't open "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit": no such file or directory
22:45:47 INFO  : Result from executing command 'removePlatformRepo': 
22:46:00 INFO  : Hardware specification for platform project 'TestHardware' is updated.
22:46:15 INFO  : Result from executing command 'getProjects': TestHardware
22:46:15 INFO  : Result from executing command 'getPlatforms': 
22:46:32 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
22:46:34 INFO  : The hardware specification used by project 'TestIO' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:46:34 INFO  : The updated bitstream files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream' in project 'TestIO'.
22:46:34 INFO  : The file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:46:38 INFO  : The updated ps init files are copied from platform to folder '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit' in project 'TestIO'.
22:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
22:46:45 INFO  : 'jtag frequency' command is executed.
22:46:45 INFO  : Context for 'APU' is selected.
22:46:45 INFO  : System reset is completed.
22:46:48 INFO  : 'after 3000' command is executed.
22:46:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
22:46:50 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
22:46:50 INFO  : Context for 'APU' is selected.
22:46:50 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
22:46:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:50 INFO  : Context for 'APU' is selected.
22:46:50 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
22:46:51 INFO  : 'ps7_init' command is executed.
22:46:51 INFO  : 'ps7_post_config' command is executed.
22:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:51 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:51 INFO  : 'con' command is executed.
22:46:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:46:51 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
22:48:08 INFO  : Disconnected from the channel tcfchan#14.
22:49:13 INFO  : Checking for BSP changes to sync application flags for project 'TestIO'...
22:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7854EA' is selected.
22:49:23 INFO  : 'jtag frequency' command is executed.
22:49:23 INFO  : Context for 'APU' is selected.
22:49:23 INFO  : System reset is completed.
22:49:26 INFO  : 'after 3000' command is executed.
22:49:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}' command is executed.
22:49:28 INFO  : Device configured successfully with "/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit"
22:49:28 INFO  : Context for 'APU' is selected.
22:49:28 INFO  : Hardware design and registers information is loaded from '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa'.
22:49:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:28 INFO  : Context for 'APU' is selected.
22:49:28 INFO  : Sourcing of '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl' is done.
22:49:29 INFO  : 'ps7_init' command is executed.
22:49:29 INFO  : 'ps7_post_config' command is executed.
22:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:29 INFO  : The application '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7854EA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A7854EA-23727093-0"}
fpga -file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO/Debug/TestIO.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:29 INFO  : 'con' command is executed.
22:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:49:29 INFO  : Launch script is exported to file '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestIO_system/_ide/scripts/systemdebugger_testio_system_standalone.tcl'
22:50:57 INFO  : Disconnected from the channel tcfchan#19.
17:44:01 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
17:44:03 INFO  : Platform repository initialization has completed.
17:44:04 INFO  : Registering command handlers for Vitis TCF services
17:44:04 INFO  : XSCT server has started successfully.
17:44:04 INFO  : Successfully done setting XSCT server connection channel  
17:44:04 INFO  : plnx-install-location is set to ''
17:44:05 INFO  : Successfully done setting workspace for the tool. 
17:44:05 INFO  : Successfully done query RDI_DATADIR 
17:44:14 INFO  : Result from executing command 'removePlatformRepo': 
17:45:15 INFO  : Hardware specification for platform project 'TestHardware' is updated.
17:46:40 INFO  : Result from executing command 'getProjects': TestHardware
17:46:40 INFO  : Result from executing command 'getPlatforms': 
17:48:38 INFO  : Result from executing command 'getProjects': TestHardware
17:48:38 INFO  : Result from executing command 'getPlatforms': TestHardware|/home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/TestHardware/export/TestHardware/TestHardware.xpfm
18:01:52 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
18:01:53 INFO  : Platform repository initialization has completed.
18:01:54 INFO  : Registering command handlers for Vitis TCF services
18:01:55 INFO  : XSCT server has started successfully.
18:01:55 INFO  : Successfully done setting XSCT server connection channel  
18:01:55 INFO  : plnx-install-location is set to ''
18:01:55 INFO  : Successfully done setting workspace for the tool. 
18:01:55 INFO  : Successfully done query RDI_DATADIR 
18:02:38 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
18:02:40 INFO  : Bootgen command execution is done.
00:19:01 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
00:19:02 INFO  : Platform repository initialization has completed.
00:19:03 INFO  : Registering command handlers for Vitis TCF services
00:19:04 INFO  : XSCT server has started successfully.
00:19:04 INFO  : Successfully done setting XSCT server connection channel  
00:19:04 INFO  : plnx-install-location is set to ''
00:19:04 INFO  : Successfully done setting workspace for the tool. 
00:19:04 INFO  : Successfully done query RDI_DATADIR 
00:19:11 INFO  : Result from executing command 'removePlatformRepo': 
00:19:24 INFO  : Hardware specification for platform project 'TestHardware' is updated.
00:19:57 INFO  : Result from executing command 'getProjects': TestHardware
00:19:57 INFO  : Result from executing command 'getPlatforms': 
00:22:17 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
00:22:18 INFO  : Bootgen command execution is done.
17:02:28 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
17:02:29 INFO  : Bootgen command execution is done.
17:22:41 INFO  : Result from executing command 'removePlatformRepo': 
17:22:58 INFO  : Hardware specification for platform project 'TestHardware' is updated.
17:23:22 INFO  : Result from executing command 'getProjects': TestHardware
17:23:22 INFO  : Result from executing command 'getPlatforms': 
17:24:16 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
17:24:17 INFO  : Bootgen command execution is done.
20:45:10 INFO  : Result from executing command 'removePlatformRepo': 
20:45:24 INFO  : Hardware specification for platform project 'TestHardware' is updated.
20:45:55 INFO  : Result from executing command 'getProjects': TestHardware
20:45:55 INFO  : Result from executing command 'getPlatforms': 
20:48:05 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
20:48:07 INFO  : Bootgen command execution is done.
19:40:59 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
19:41:01 INFO  : Platform repository initialization has completed.
19:41:01 INFO  : Registering command handlers for Vitis TCF services
19:41:02 INFO  : XSCT server has started successfully.
19:41:02 INFO  : Successfully done setting XSCT server connection channel  
19:41:02 INFO  : plnx-install-location is set to ''
19:41:02 INFO  : Successfully done setting workspace for the tool. 
19:41:02 INFO  : Successfully done query RDI_DATADIR 
19:47:58 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
19:48:00 INFO  : Bootgen command execution is done.
22:07:31 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
22:07:32 INFO  : Bootgen command execution is done.
23:09:09 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
23:09:10 INFO  : Bootgen command execution is done.
22:01:11 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
22:01:12 INFO  : Platform repository initialization has completed.
22:01:13 INFO  : Registering command handlers for Vitis TCF services
22:01:13 INFO  : XSCT server has started successfully.
22:01:13 INFO  : plnx-install-location is set to ''
22:01:13 INFO  : Successfully done setting XSCT server connection channel  
22:01:13 INFO  : Successfully done query RDI_DATADIR 
22:01:13 INFO  : Successfully done setting workspace for the tool. 
22:04:11 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
22:04:13 INFO  : Bootgen command execution is done.
22:59:19 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
22:59:21 INFO  : Bootgen command execution is done.
23:14:19 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
23:14:20 INFO  : Bootgen command execution is done.
14:12:05 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
14:12:06 INFO  : Platform repository initialization has completed.
14:12:07 INFO  : Registering command handlers for Vitis TCF services
14:12:08 INFO  : XSCT server has started successfully.
14:12:08 INFO  : Successfully done setting XSCT server connection channel  
14:12:08 INFO  : plnx-install-location is set to ''
14:12:08 INFO  : Successfully done setting workspace for the tool. 
14:12:08 INFO  : Successfully done query RDI_DATADIR 
20:08:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/temp_xsdb_launch_script.tcl
20:08:18 INFO  : Platform repository initialization has completed.
20:08:19 INFO  : Registering command handlers for Vitis TCF services
20:08:20 INFO  : XSCT server has started successfully.
20:08:21 INFO  : Successfully done setting XSCT server connection channel  
20:08:21 INFO  : plnx-install-location is set to ''
20:08:21 INFO  : Successfully done query RDI_DATADIR 
20:08:21 INFO  : Successfully done setting workspace for the tool. 
20:08:31 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/jacob/Documents/CNCMillZybo/ZyboFPGA/SDK/BOOT.bin -w on
20:08:33 INFO  : Bootgen command execution is done.
