
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1742M, PVMEM - 2263M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1742M, PVMEM - 2263M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 547 movable and 191 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 40    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 184   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 0     | Passed  | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 78    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1781M, PVMEM - 2263M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1703M, PVMEM - 2263M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1703M, PVMEM - 2263M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1703M, PVMEM - 2263M, PRSS - 331M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition integrationMult (started at Tue Jan 3 02:04:03 2023)

Congestion ratio stats: min = 0.01, max = 0.36, mean = 0.19 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 331M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | none       | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '855' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition integrationMult with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 331M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Tue Jan 3 02:04:03 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 331M)
info Found 547 movable and 191 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 331M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
RRT info: Set routing priority of '8' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 50% 60% 70% 80% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 02:04:03 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 8          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 331M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 8
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (8) clock nets ...

info UI30: performing final routing on partition integrationMult (started at Tue Jan 3 02:04:03 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   34 with    136 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 8    | 199  | 
|-------------------+------+------|
| To be routed :    | 8    | 199  | 
|-------------------+------+------|
|   - signal        | 8    | 199  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 8    | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 4    | 
|-----------------------+------|
|   - clock + NDR       | 4    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 331M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
RRT info: Set routing priority of '8' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Tue Jan 3 02:04:03 2023
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | integrationMult            | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '192' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition integrationMult (started at Tue Jan 3 02:04:03 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small
Partition 'integrationMult' qualifies for soft timing-driven layer assignment.

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1218 of 1232 (99 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 570004 xStep 57000 colHi 11
 yOrig 0 yHi 574004 yStep 42000 rowHi 14

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'fb/result[26]' status: 'gr_small'
info GR11: Skipping net 'fb/result[22]' status: 'gr_small'
info GR11: Skipping net 'fb/result[31]' status: 'gr_small'
info GR11: Skipping net 'fb/result[10]' status: 'gr_small'
info GR11: Skipping net 'fb/result[25]' status: 'gr_small'
info GR11: Skipping net 'fb/result[8]' status: 'gr_small'
info GR11: Skipping net 'fb/result[23]' status: 'gr_small'
info GR11: Skipping net 'fb/result[4]' status: 'gr_small'
info GR11: Skipping net 'regA/out[0]' status: 'gr_small'
info GR11: Skipping net 'fb/drc_ipo_n9' status: 'gr_small'
info GR11: Skipping net 'fb/mult/out[27]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/exponent[7]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/exponent[5]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/exponent[8]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/productMantissa[22]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/exponent[4]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/exponent[0]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/productMantissa[20]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/productMantissa[18]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/productMantissa[16]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/productMantissa[21]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/productMantissa[19]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/productMantissa[14]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/productMantissa[15]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/productMantissa[12]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/productMantissa[1]' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/productMantissa[0]' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_0_5' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_0_9' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_0_6' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_0_8' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_0_12' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_14' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_1' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_9' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_15' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_0_14' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_0_22' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_0_20' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_0_23' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_0_35' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_0_39' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_18' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_17' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_20' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_23' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_25' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_24' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_31' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_33' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_37' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_28' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_30' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_1_6' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_1_8' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_34' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/n_5' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/n_7' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_1_3' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/n_13' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/n_15' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/n_17' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/n_21' status: 'gr_small'
info GR11: Skipping net 'fb/n_0_1_5' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_2' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/n_2' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_8' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/n_6' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/n_8' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/n_10' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_9/n_12' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_13' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_24' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_17' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_46' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_31' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_49' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_54' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_23' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_63' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_42' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_34' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_47' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_21' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_55' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_41' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_76' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_68' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_26' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_75' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_53' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_38' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_57' status: 'gr_small'
info GR11: Skipping net 'fb/i_0_2/n_60' status: 'gr_small'
info GR11: Skipping net 'fb/mult/drc_ipo_n18' status: 'gr_small'
info GR11: Skipping net 'fb/mult/i_0_1/p_0[3]' status: 'gr_small'
info GR11: Skipping net 'fb/mult/i_0_1/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'fb/mult/i_0_1/p_0[7]' status: 'gr_small'
info GR11: Skipping net 'fb/mult/i_0_1/p_0[13]' status: 'gr_small'
info GR11: Skipping net 'fb/mult/i_0_1/p_0[0]' status: 'gr_small'
Built 575 nets   (0 seconds elapsed)

Will perform 'repair' routing on 8 nets: 
          8 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 8 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Heap: 1G 691M 564k Elapsed Time: 464640:4:3 CPU Time: 0:0:47
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Tue Jan 3 02:04:03 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+------------+-------------+-----------+-------------|
|                | X          | Y           | Via       | Total       | 
|----------------+------------+-------------+-----------+-------------|
| Edge Count     | 560        | 572         | 1078      | 2210        | 
|----------------+------------+-------------+-----------+-------------|
| Overflow Edges | 0          | 0           | 0         | 0           | 
|----------------+------------+-------------+-----------+-------------|
| Overflow as %  | 0          | 0           | 0         | 0           | 
|----------------+------------+-------------+-----------+-------------|
| Worst          | 0.666667   | 1           | 0.345455  | 1           | 
|----------------+------------+-------------+-----------+-------------|
| Average        | 0.13447    | 0.0257313   | 0.0399873 | 0.0525644   | 
|----------------+------------+-------------+-----------+-------------|
| Overflow Nodes | 0          | 0           | -1        | 0           | 
|----------------+------------+-------------+-----------+-------------|
| Wire Length    | 3.1806e+07 | 2.67331e+07 | 2024      | 5.85391e+07 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Tue Jan 3 02:04:03 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 5.85   | 0.34   | 2.54   | 2.84   | 0.13   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 5.84   | 43.44  | 48.49  | 2.22   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 996.00 | 60.00  | 559.00 | 356.00 | 21.00  | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------
|                                             Vias statistics                                              |
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  (thousand) | 2.02   | 1.29   | 0.70   | 0.04   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 63.59  | 34.44  | 1.98   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition integrationMult (started at Tue Jan 3 02:04:03 2023)

Congestion ratio stats: min = 0.01, max = 0.36, mean = 0.19 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 280) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 331M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 1  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 3540 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1703M, PVMEM - 2263M, PRSS - 331M)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1703M, PVMEM - 2263M, PRSS - 349M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:04 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 349M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:04 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 349M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 349M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0760 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 349M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:04 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 349M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:04 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 349M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 349M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0760 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
------------------------------------------------------------------
| Property Name                | Property Value  | Property Type | 
|------------------------------+-----------------+---------------|
| name                         | sda root        | string        | 
|------------------------------+-----------------+---------------|
| top_hier                     | integrationMult | string        | 
|------------------------------+-----------------+---------------|
| auto_ideal_fanout_threshold* | 1024            | int           | 
|------------------------------+-----------------+---------------|
| mv_is_enabled*               | false           | bool          | 
|------------------------------+-----------------+---------------|
| mxdb.design_state.netlist*   | false           | bool          | 
------------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 349M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 349M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------
|                        | tr_opt_init                         | 
|------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 06m                             | 
|------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0005555555555555556d 00.0h 00.0m  | 
|------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1210                                | 
|------------------------+-------------------------------------|
| logic_utilization  (%) | 54.63                               | 
|------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| setup_viols            | 0                                   | 
|------------------------+-------------------------------------|
| hold_viols             | 0                                   | 
|------------------------+-------------------------------------|
| slew_viols             | 0                                   | 
|------------------------+-------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| total_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| overflow_edges         | 0                                   | 
|------------------------+-------------------------------------|
| overflow_nodes         | 0                                   | 
|------------------------+-------------------------------------|
| wire_len_total  (mm)   | 5.8                                 | 
|------------------------+-------------------------------------|
| via_count_total        | 2024                                | 
----------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 570000 574000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.301924 min: 0.000000 avg: 0.123779
info metal2 layer density max: 0.030382 min: 0.000000 avg: 0.012762
info metal3 layer density max: 0.070229 min: 0.000000 avg: 0.016726
info metal4 layer density max: 0.026400 min: 0.000000 avg: 0.015684
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.317817
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.006379
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 8 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 370M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 349M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 200 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 3540 pins
Running full-chip extraction...
info Full-chip area is (0 0 570000 574000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.301924 min: 0.000000 avg: 0.123779
info metal2 layer density max: 0.030382 min: 0.000000 avg: 0.012762
info metal3 layer density max: 0.070229 min: 0.000000 avg: 0.016726
info metal4 layer density max: 0.026400 min: 0.000000 avg: 0.015684
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.317817
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.006379
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 369M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 349M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 21       | 
|------------+----------|
| Count, %   | 2.45     | 
|------------+----------|
| Length, um | 506      | 
|------------+----------|
| Length, %  | 8.64     | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'true'

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 30    | 
|-------------------------------+-------|
| Total Sequential cells        | 184   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 7     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 7     | 
-----------------------------------------


Found 7 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 7 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 184 pre-existing "fixed" Sequential leaf cells of clock networks
 184 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition integrationMult (started at Tue Jan 3 02:04:04 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 885  | 2632 | 
|-----------------------+------+------|
| To be routed :        | 855  | 2426 | 
|-----------------------+------+------|
|   - signal            | 855  | 2426 | 
|-----------------------+------+------|
| To be skipped :       | 30   | 206  | 
|-----------------------+------+------|
|   - marked dont_route | 8    | 199  | 
|-----------------------+------+------|
|   - less 2 pins       | 21   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 567  | 
|-----------------------+------|
|   - no any wires      | 288  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   34 with     96 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 126 core library pins:
 Ideal   :   126 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 14 rows x 11 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 855 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 300X x 410Y
M2:   vertical grid 300X x 410Y
M3: horizontal grid 492X x 410Y
M4:   vertical grid 203X x 410Y
M5: horizontal grid 203X x 205Y
M6:   vertical grid 203X x 266Y
M7: horizontal grid 264X x 72Y
M8:   vertical grid 71X x 72Y
M9: horizontal grid 71X x 36Y
M10:   vertical grid 35X x 36Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 846
Fixed net vias 16291
Core cells 738
Core cells with unique orientation 89: pin objects 1206, obstructions 499
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 101, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 567 nets with global routing
Detected 288 nets without any routing
Detected 996 wires, 2024 vias
Detected 2426 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 0 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) ...
1.000 Changed     1335 of     3758 tested segments in    53 channels. Unresolved     1675 violations and       58 notes
1.001 Changed     1000 of     3268 tested segments in    65 channels. Unresolved     1245 violations and      107 notes
1.002 Changed      861 of     2864 tested segments in    77 channels. Unresolved      996 violations and      102 notes
1.003 Changed      711 of     2478 tested segments in    80 channels. Unresolved      826 violations and       85 notes
1.004 Changed      542 of     2053 tested segments in    79 channels. Unresolved      698 violations and       75 notes
1.005 Changed      472 of     1663 tested segments in    76 channels. Unresolved      625 violations and       82 notes
1.006 Changed      472 of     1502 tested segments in    76 channels. Unresolved      558 violations and       81 notes
1.007 Changed      424 of     1420 tested segments in    73 channels. Unresolved      517 violations and       78 notes
1.008 Changed      400 of     1379 tested segments in    71 channels. Unresolved      484 violations and       79 notes
1.009 Changed      380 of     1314 tested segments in    77 channels. Unresolved      437 violations and       81 notes
1.010 Changed      281 of     1133 tested segments in    74 channels. Unresolved      363 violations and       84 notes
1.011 Changed      273 of      915 tested segments in    66 channels. Unresolved      331 violations and       83 notes
1.012 Changed      237 of      907 tested segments in    71 channels. Unresolved      317 violations and       88 notes
1.013 Changed      230 of      824 tested segments in    64 channels. Unresolved      291 violations and       84 notes
1.014 Changed      206 of      740 tested segments in    63 channels. Unresolved      262 violations and       89 notes
1.015 Changed      195 of      705 tested segments in    64 channels. Unresolved      249 violations and       98 notes
1.016 Changed      184 of      708 tested segments in    59 channels. Unresolved      224 violations and      107 notes
1.017 Changed      156 of      642 tested segments in    59 channels. Unresolved      197 violations and      107 notes
1.018 Changed      129 of      563 tested segments in    56 channels. Unresolved      183 violations and      107 notes
1.019 Changed      130 of      531 tested segments in    57 channels. Unresolved      185 violations and      111 notes
1.020 Changed      137 of      485 tested segments in    55 channels. Unresolved      162 violations and      116 notes
1.021 Changed      126 of      496 tested segments in    54 channels. Unresolved      150 violations and      121 notes
1.022 Changed      115 of      481 tested segments in    52 channels. Unresolved      147 violations and      123 notes
1.023 Changed       96 of      433 tested segments in    61 channels. Unresolved      129 violations and      124 notes
1.024 Changed       81 of      363 tested segments in    54 channels. Unresolved      114 violations and      129 notes
1.025 Changed       68 of      301 tested segments in    47 channels. Unresolved       99 violations and      130 notes
1.026 Changed       57 of      282 tested segments in    44 channels. Unresolved       98 violations and      127 notes
1.027 Changed       64 of      264 tested segments in    45 channels. Unresolved       96 violations and      124 notes
1.028 Changed       44 of      255 tested segments in    45 channels. Unresolved       90 violations and      126 notes
1.029 Changed       40 of      220 tested segments in    42 channels. Unresolved       97 violations and      123 notes
1.030 Changed       50 of      212 tested segments in    40 channels. Unresolved       97 violations and      125 notes
1.031 Changed       52 of      209 tested segments in    41 channels. Unresolved       94 violations and      131 notes
1.032 Changed       25 of      158 tested segments in    36 channels. Unresolved       76 violations and      129 notes
1.033 Changed       11 of       90 tested segments in    33 channels. Unresolved       78 violations and      131 notes
1.034 Changed        8 of       34 tested segments in    16 channels. Unresolved       78 violations and      129 notes
1.035 Changed        5 of       24 tested segments in    10 channels. Unresolved       78 violations and      131 notes
1.036 Changed        4 of       17 tested segments in     7 channels. Unresolved       78 violations and      130 notes
1.037 Changed        6 of       18 tested segments in     9 channels. Unresolved       78 violations and      130 notes
1.038 Changed        3 of       18 tested segments in     8 channels. Unresolved       78 violations and      131 notes
1.039 Changed        5 of       18 tested segments in     7 channels. Unresolved       76 violations and      132 notes
1.040 Changed        4 of       18 tested segments in     6 channels. Unresolved       75 violations and      131 notes
1.041 Changed        2 of        7 tested segments in     4 channels. Unresolved       74 violations and      131 notes
1.042 Changed        1 of        6 tested segments in     3 channels. Unresolved       74 violations and      131 notes
1.043 Changed        0 of        5 tested segments in     3 channels. Unresolved       74 violations and      131 notes
1.044 Changed        1 of        5 tested segments in     3 channels. Unresolved       74 violations and      131 notes
1.045 Changed        1 of        5 tested segments in     3 channels. Unresolved       74 violations and      131 notes
1.046 Changed        0 of        5 tested segments in     3 channels. Unresolved       74 violations and      131 notes
1.047 Changed        0 of        0 tested segments in     0 channels. Unresolved       74 violations and      131 notes
Result=end(begin): viols=74(1675), notes=131(58)
Cpu time: 00:00:21, Elapsed time: 00:00:12, Memory: 1.7G

Run(2) ...
2.000 Changed       93 of     4134 tested segments in    77 channels. Unresolved       71 violations and      110 notes
2.001 Changed       79 of      409 tested segments in    61 channels. Unresolved       70 violations and      100 notes
2.002 Changed       60 of      334 tested segments in    54 channels. Unresolved       67 violations and      101 notes
2.003 Changed       55 of      215 tested segments in    41 channels. Unresolved       62 violations and      109 notes
2.004 Changed       29 of      159 tested segments in    41 channels. Unresolved       45 violations and      112 notes
2.005 Changed       20 of      113 tested segments in    34 channels. Unresolved       44 violations and      113 notes
2.006 Changed       28 of      111 tested segments in    37 channels. Unresolved       45 violations and      112 notes
2.007 Changed       36 of      110 tested segments in    34 channels. Unresolved       49 violations and      109 notes
2.008 Changed       53 of      146 tested segments in    34 channels. Unresolved       55 violations and      112 notes
2.009 Changed       45 of      184 tested segments in    41 channels. Unresolved       64 violations and      119 notes
2.010 Changed       43 of      177 tested segments in    42 channels. Unresolved       45 violations and      118 notes
2.011 Changed       37 of      143 tested segments in    36 channels. Unresolved       36 violations and      123 notes
2.012 Changed       35 of      111 tested segments in    34 channels. Unresolved       46 violations and      121 notes
2.013 Changed       35 of      121 tested segments in    30 channels. Unresolved       40 violations and      125 notes
2.014 Changed       32 of      127 tested segments in    32 channels. Unresolved       37 violations and      125 notes
2.015 Changed       16 of      109 tested segments in    31 channels. Unresolved       24 violations and      128 notes
2.016 Changed       15 of       78 tested segments in    23 channels. Unresolved       24 violations and      129 notes
2.017 Changed        8 of       74 tested segments in    24 channels. Unresolved       21 violations and      128 notes
2.018 Changed        8 of       54 tested segments in    21 channels. Unresolved       19 violations and      127 notes
2.019 Changed        8 of       60 tested segments in    20 channels. Unresolved       19 violations and      127 notes
2.020 Changed       10 of       53 tested segments in    18 channels. Unresolved       19 violations and      127 notes
2.021 Changed       11 of       56 tested segments in    21 channels. Unresolved       17 violations and      128 notes
2.022 Changed        8 of       59 tested segments in    21 channels. Unresolved       16 violations and      130 notes
2.023 Changed        9 of       43 tested segments in    19 channels. Unresolved       15 violations and      130 notes
2.024 Changed        6 of       51 tested segments in    20 channels. Unresolved       17 violations and      129 notes
2.025 Changed       12 of       53 tested segments in    22 channels. Unresolved       16 violations and      130 notes
2.026 Changed       13 of       61 tested segments in    23 channels. Unresolved       14 violations and      130 notes
2.027 Changed        4 of       55 tested segments in    20 channels. Unresolved       11 violations and      132 notes
2.028 Changed        5 of       35 tested segments in    19 channels. Unresolved       11 violations and      132 notes
2.029 Changed        5 of       36 tested segments in    17 channels. Unresolved       11 violations and      132 notes
2.030 Changed        7 of       40 tested segments in    22 channels. Unresolved       10 violations and      132 notes
2.031 Changed        6 of       37 tested segments in    17 channels. Unresolved        9 violations and      133 notes
2.032 Changed        4 of       37 tested segments in    20 channels. Unresolved        8 violations and      135 notes
2.033 Changed        1 of       32 tested segments in    17 channels. Unresolved        9 violations and      135 notes
2.034 Changed        1 of       20 tested segments in    13 channels. Unresolved        9 violations and      135 notes
2.035 Changed        1 of        4 tested segments in     4 channels. Unresolved        9 violations and      135 notes
2.036 Changed        0 of        2 tested segments in     2 channels. Unresolved        9 violations and      135 notes
2.037 Changed        0 of        0 tested segments in     0 channels. Unresolved        9 violations and      135 notes
Result=end(begin): viols=9(71), notes=135(110)
Cpu time: 00:00:04, Elapsed time: 00:00:04, Memory: 1.7G

Write routing ...
M1: 2509 vias and 284 wires with length 0.208 (0.004 in non-prefer direction)
M2: 3987 vias and 3593 wires with length 3.128 (0.111 in non-prefer direction)
M3: 194 vias and 2401 wires with length 4.550 (0.020 in non-prefer direction)
M4: 0 vias and 119 wires with length 0.255 (0.006 in non-prefer direction)
M5: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M6: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 6690 vias and 6397 wires with length 8.142 (0.141 in non-prefer direction)

Total 9 violated segments:
Viol: Stat short - 9

Total 135 notes:
Note: Wire in port - 1
Note: Offgrid - 65
Note: Fork - 5
Note: Split - 46
Note: Parallel length - 3
Note: Segment orientation - 15

Info: Via overhang - 15
Info: Detour - 4
info UI33: performed track routing for 16 sec (CPU time: 25 sec; MEM: RSS - 374M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 355M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 382M, CVMEM - 1703M, PVMEM - 2263M, PRSS - 363M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:22 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:22 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.1070 | 0.0000 | 0       | 0.1010 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   34 with     96 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 885  | 2632 | 
|-----------------------+------+------|
| To be routed :        | 855  | 2426 | 
|-----------------------+------+------|
|   - signal            | 855  | 2426 | 
|-----------------------+------+------|
| To be skipped :       | 30   | 206  | 
|-----------------------+------+------|
|   - marked dont_route | 8    | 199  | 
|-----------------------+------+------|
|   - less 2 pins       | 21   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 855  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 570000 574000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.301924 min: 0.000000 avg: 0.126907
info metal2 layer density max: 0.151094 min: 0.000000 avg: 0.057566
info metal3 layer density max: 0.275210 min: 0.000000 avg: 0.083249
info metal4 layer density max: 0.082371 min: 0.000000 avg: 0.022816
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.317817
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.006379
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 8 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:22 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:22 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.1070 | 0.0000 | 0       | 0.1010 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0             | 
|------------------------+-------------------------------------+-------------------------|
| elapsed_time  (min)    | 00h 06m                             | 00h 00m                 | 
|------------------------+-------------------------------------+-------------------------|
| cpu_time  (min)        | 0.0005555555555555556d 00.0h 00.0m  | 0.0003125d 00.0h 00.0m  | 
|------------------------+-------------------------------------+-------------------------|
| heap_memory  (Mb)      | 1210                                | 1210                    | 
|------------------------+-------------------------------------+-------------------------|
| logic_utilization  (%) | 54.63                               | 54.63                   | 
|------------------------+-------------------------------------+-------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                     | 
|------------------------+-------------------------------------+-------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                     | 
|------------------------+-------------------------------------+-------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                     | 
|------------------------+-------------------------------------+-------------------------|
| THS  (ns)              | 0.0                                 | 0.0                     | 
|------------------------+-------------------------------------+-------------------------|
| setup_viols            | 0                                   | 0                       | 
|------------------------+-------------------------------------+-------------------------|
| hold_viols             | 0                                   | 0                       | 
|------------------------+-------------------------------------+-------------------------|
| slew_viols             | 0                                   | 0                       | 
|------------------------+-------------------------------------+-------------------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                     | 
|------------------------+-------------------------------------+-------------------------|
| total_slew  (ps)       | 0.0                                 | 0.0                     | 
|------------------------+-------------------------------------+-------------------------|
| overflow_edges         | 0                                   |                         | 
|------------------------+-------------------------------------+-------------------------|
| overflow_nodes         | 0                                   |                         | 
|------------------------+-------------------------------------+-------------------------|
| wire_len_total  (mm)   | 5.8                                 | 9.2                     | 
|------------------------+-------------------------------------+-------------------------|
| via_count_total        | 2024                                | 7293                    | 
------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 17
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 42 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 17
3.11049 | 0
6.22098 | 0
9.33147 | 0
12.442  | 0
15.5525 | 0
18.6629 | 0
21.7734 | 0
24.8839 | 0
27.9944 | 0
31.1049 | 0
34.2154 | 0
37.3259 | 0
40.4364 | 0
43.5469 | 0
46.6574 |======== 2
49.7679 |================================ 8
52.8783 |==================== 5
55.9888 |======================== 6
59.0993 |================ 4
62.2098 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 02:04:22 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:22 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 02:04:22 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).

WNS:0 TNS:0 TNDD:-1093.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 AREA:1638.03

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-1093.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 AREA:1638.03

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:22 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0             | tr_opt_drc_0 | 
|------------------------+------------------------------------+-------------------------+--------------|
| elapsed_time  (min)    | 00h 06m                            | 00h 00m                 | 00h 00m      | 
|------------------------+------------------------------------+-------------------------+--------------|
| cpu_time  (min)        | 0.0005555555555555556d 00.0h00.0m  | 0.0003125d 00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------+--------------|
| heap_memory  (Mb)      | 1210                               | 1210                    | 1210         | 
|------------------------+------------------------------------+-------------------------+--------------|
| logic_utilization  (%) | 54.63                              | 54.63                   | 54.63        | 
|------------------------+------------------------------------+-------------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                     | 0.0          | 
|------------------------+------------------------------------+-------------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                     | 0.0          | 
|------------------------+------------------------------------+-------------------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                     | 0.0          | 
|------------------------+------------------------------------+-------------------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                     | 0.0          | 
|------------------------+------------------------------------+-------------------------+--------------|
| setup_viols            | 0                                  | 0                       | 0            | 
|------------------------+------------------------------------+-------------------------+--------------|
| hold_viols             | 0                                  | 0                       | 0            | 
|------------------------+------------------------------------+-------------------------+--------------|
| slew_viols             | 0                                  | 0                       | 0            | 
|------------------------+------------------------------------+-------------------------+--------------|
| worst_slew  (ps)       | 0.0                                | 0.0                     | 0.0          | 
|------------------------+------------------------------------+-------------------------+--------------|
| total_slew  (ps)       | 0.0                                | 0.0                     | 0.0          | 
|------------------------+------------------------------------+-------------------------+--------------|
| overflow_edges         | 0                                  |                         |              | 
|------------------------+------------------------------------+-------------------------+--------------|
| overflow_nodes         | 0                                  |                         |              | 
|------------------------+------------------------------------+-------------------------+--------------|
| wire_len_total  (mm)   | 5.8                                | 9.2                     | 9.2          | 
|------------------------+------------------------------------+-------------------------+--------------|
| via_count_total        | 2024                               | 7293                    | 7293         | 
--------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 02:04:23 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:23 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 02:04:23 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).

WNS:0 TNS:0 TNDD:-1093.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 AREA:1638.03

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-1093.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 AREA:1638.03

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:23 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 363M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0             | tr_opt_drc_0 | tr_opt_tns_0 | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| elapsed_time  (min)    | 00h 06m                            | 00h 00m                 | 00h 00m      | 00h 00m      | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| cpu_time  (min)        | 0.0005555555555555556d00.0h 00.0m  | 0.0003125d 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| heap_memory  (Mb)      | 1210                               | 1210                    | 1210         | 1210         | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| logic_utilization  (%) | 54.63                              | 54.63                   | 54.63        | 54.63        | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                     | 0.0          | 0.0          | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                     | 0.0          | 0.0          | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                     | 0.0          | 0.0          | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                     | 0.0          | 0.0          | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| setup_viols            | 0                                  | 0                       | 0            | 0            | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| hold_viols             | 0                                  | 0                       | 0            | 0            | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| slew_viols             | 0                                  | 0                       | 0            | 0            | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| worst_slew  (ps)       | 0.0                                | 0.0                     | 0.0          | 0.0          | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| total_slew  (ps)       | 0.0                                | 0.0                     | 0.0          | 0.0          | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| overflow_edges         | 0                                  |                         |              |              | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| overflow_nodes         | 0                                  |                         |              |              | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| wire_len_total  (mm)   | 5.8                                | 9.2                     | 9.2          | 9.2          | 
|------------------------+------------------------------------+-------------------------+--------------+--------------|
| via_count_total        | 2024                               | 7293                    | 7293         | 7293         | 
-----------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 02:04:23 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:23 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 02:04:23 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:23 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (SETUP) (nano)                                                   |
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|             | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**  |     | 1      |        | 0.3000    | 219       | 2                   | 0.91                  | -0.0920 | -0.1720 | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**     |     | 1      |        | 0.3000    | 219       | 2                   | 0.91                  | -0.0920 | -0.1720 | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **outputs** | *   | 1      | 0.1990 | 0.3000    | 35        | 2                   | 5.7                   | -0.0920 | -0.1720 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 365M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).

WNS:-92 TNS:-172 TNDD:-1093.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 AREA:1638.03

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
info OPT5: Optimizing objective DENSITY.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 74% within partition integrationMult.
info OPT225: Completed optimization in postroute mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1742M, PVMEM - 2263M)
WNS:-92 TNS:-172 TNDD:-1093.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 AREA:1638.03

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:23 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:23 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (SETUP) (nano)                                                   |
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|             | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**  |     | 1      |        | 0.3000    | 219       | 2                   | 0.91                  | -0.0920 | -0.1720 | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**     |     | 1      |        | 0.3000    | 219       | 2                   | 0.91                  | -0.0920 | -0.1720 | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **outputs** | *   | 1      | 0.1990 | 0.3000    | 35        | 2                   | 5.7                   | -0.0920 | -0.1720 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 365M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 365M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 10
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:23 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 365M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 365M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 365M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0            | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0 | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| elapsed_time  (min)    | 00h 06m                            | 00h 00m                | 00h 00m      | 00h 00m      | 00h 00m          | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| cpu_time  (min)        | 0.0005555555555555556d00.0h 00.0m  | 0.0003125d 00.0h00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m      | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| heap_memory  (Mb)      | 1210                               | 1210                   | 1210         | 1210         | 1210             | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| logic_utilization  (%) | 54.63                              | 54.63                  | 54.63        | 54.63        | 54.63            | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| WNS  (ps)              | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| TNS  (ns)              | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| WHS  (ps)              | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| THS  (ns)              | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| setup_viols            | 0                                  | 0                      | 0            | 0            | 0                | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| hold_viols             | 0                                  | 0                      | 0            | 0            | 0                | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| slew_viols             | 0                                  | 0                      | 0            | 0            | 0                | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| total_slew  (ps)       | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| overflow_edges         | 0                                  |                        |              |              |                  | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| overflow_nodes         | 0                                  |                        |              |              |                  | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| wire_len_total  (mm)   | 5.8                                | 9.2                    | 9.2          | 9.2          | 9.2              | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------|
| via_count_total        | 2024                               | 7293                   | 7293         | 7293         | 7293             | 
-----------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 02:04:23 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:23 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 02:04:23 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).

WNS:0 TNS:0 TNDD:-1093.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 AREA:1638.03

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-1093.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 AREA:1638.03

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:23 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 365M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 365M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 365M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0            | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0 | tr_opt_wns_0 | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| elapsed_time  (min)    | 00h 06m                            | 00h 00m                | 00h 00m      | 00h 00m      | 00h 00m          | 00h 00m      | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| cpu_time  (min)        | 0.0005555555555555556d00.0h 00.0m  | 0.0003125d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m      | 00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| heap_memory  (Mb)      | 1210                               | 1210                   | 1210         | 1210         | 1210             | 1210         | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| logic_utilization  (%) | 54.63                              | 54.63                  | 54.63        | 54.63        | 54.63            | 54.63        | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 0.0          | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 0.0          | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 0.0          | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 0.0          | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| setup_viols            | 0                                  | 0                      | 0            | 0            | 0                | 0            | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| hold_viols             | 0                                  | 0                      | 0            | 0            | 0                | 0            | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| slew_viols             | 0                                  | 0                      | 0            | 0            | 0                | 0            | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| worst_slew  (ps)       | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 0.0          | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| total_slew  (ps)       | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 0.0          | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| overflow_edges         | 0                                  |                        |              |              |                  |              | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| overflow_nodes         | 0                                  |                        |              |              |                  |              | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| wire_len_total  (mm)   | 5.8                                | 9.2                    | 9.2          | 9.2          | 9.2              | 9.2          | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------|
| via_count_total        | 2024                               | 7293                   | 7293         | 7293         | 7293             | 7293         | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 02:04:24 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:24 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 02:04:24 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).

WNS:0 TNS:0 TNDD:-1093.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 AREA:1638.03

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-1093.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 AREA:1638.03

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:24 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0            | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0 | tr_opt_wns_0 | tr_opt_hold_0 | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| elapsed_time  (min)    | 00h 06m                            | 00h 00m                | 00h 00m      | 00h 00m      | 00h 00m          | 00h 00m      | 00h 00m       | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| cpu_time  (min)        | 0.0005555555555555556d00.0h 00.0m  | 0.0003125d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m      | 00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| heap_memory  (Mb)      | 1210                               | 1210                   | 1210         | 1210         | 1210             | 1210         | 1210          | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| logic_utilization  (%) | 54.63                              | 54.63                  | 54.63        | 54.63        | 54.63            | 54.63        | 54.63         | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| WNS  (ps)              | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| TNS  (ns)              | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| WHS  (ps)              | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| THS  (ns)              | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| setup_viols            | 0                                  | 0                      | 0            | 0            | 0                | 0            | 0             | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| hold_viols             | 0                                  | 0                      | 0            | 0            | 0                | 0            | 0             | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| slew_viols             | 0                                  | 0                      | 0            | 0            | 0                | 0            | 0             | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| worst_slew  (ps)       | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| total_slew  (ps)       | 0.0                                | 0.0                    | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| overflow_edges         | 0                                  |                        |              |              |                  |              |               | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| overflow_nodes         | 0                                  |                        |              |              |                  |              |               | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| wire_len_total  (mm)   | 5.8                                | 9.2                    | 9.2          | 9.2          | 9.2              | 9.2          | 9.2           | 
|------------------------+------------------------------------+------------------------+--------------+--------------+------------------+--------------+---------------|
| via_count_total        | 2024                               | 7293                   | 7293         | 7293         | 7293             | 7293         | 7293          | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:24 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:24 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.1070 | 0.0000 | 0       | 0.1010 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Tue Jan 3 02:04:24 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 547 movable and 191 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 137 cut rows, with average utilization 36.7203%, utilization with cell bloats 36.7203%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 547, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 547                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 02:04:25 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 875        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 7    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 8          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 570000 574000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.301924 min: 0.000000 avg: 0.126907
info metal2 layer density max: 0.151094 min: 0.000000 avg: 0.057566
info metal3 layer density max: 0.275210 min: 0.000000 avg: 0.083249
info metal4 layer density max: 0.082371 min: 0.000000 avg: 0.022816
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.317817
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.006379
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 8 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 387M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 387M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 387M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:25 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 387M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:25 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 387M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 387M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.1070 | 0.0000 | 0       | 0.1010 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 3540 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 387M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 366M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 21        | 
|------------+-----------|
| Count, %   | 2.45      | 
|------------+-----------|
| Length, um | 1363      | 
|------------+-----------|
| Length, %  | 16.74     | 
--------------------------


----------------------
| ALL critical nets  |
|------------+-------|
| Count      | 21    | 
|------------+-------|
| Count, %   | 2.45  | 
|------------+-------|
| Length, um | 1363  | 
|------------+-------|
| Length, %  | 16.74 | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'true'

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 30    | 
|-------------------------------+-------|
| Total Sequential cells        | 184   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 7     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 7     | 
-----------------------------------------


Found 7 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 7 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 184 pre-existing "fixed" Sequential leaf cells of clock networks
 184 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition integrationMult (started at Tue Jan 3 02:04:25 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 885  | 2632 | 
|-----------------------+------+------|
| To be routed :        | 855  | 2426 | 
|-----------------------+------+------|
|   - signal            | 855  | 2426 | 
|-----------------------+------+------|
| To be skipped :       | 30   | 206  | 
|-----------------------+------+------|
|   - marked dont_route | 8    | 199  | 
|-----------------------+------+------|
|   - less 2 pins       | 21   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 855  | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 855  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   34 with    136 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 126 core library pins:
 Ideal   :   126 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 14 rows x 11 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 855 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 300X x 410Y
M2:   vertical grid 300X x 410Y
M3: horizontal grid 492X x 410Y
M4:   vertical grid 203X x 410Y
M5: horizontal grid 203X x 205Y
M6:   vertical grid 203X x 266Y
M7: horizontal grid 264X x 72Y
M8:   vertical grid 71X x 72Y
M9: horizontal grid 71X x 36Y
M10:   vertical grid 35X x 36Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 846
Fixed net vias 16291
Core cells 738
Core cells with unique orientation 89: pin objects 1206, obstructions 499
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 101, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 288 nets with detail routing
Detected 567 nets with mixed global and detail routing
Detected 7393 wires, 8714 vias
Detected 2426 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 2 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 70% 80% 90% 100%
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) ...
1.000 Changed        0 of     6293 tested segments in    87 channels. Unresolved       12 violations and      154 notes
1.001 Changed        0 of      181 tested segments in    51 channels. Unresolved       12 violations and      154 notes
1.002 Changed        1 of       29 tested segments in    19 channels. Unresolved       10 violations and      153 notes
1.003 Changed        2 of       26 tested segments in    17 channels. Unresolved        9 violations and      152 notes
1.004 Changed        3 of       24 tested segments in    15 channels. Unresolved        9 violations and      152 notes
1.005 Changed        2 of       23 tested segments in    15 channels. Unresolved        9 violations and      152 notes
1.006 Changed        5 of       26 tested segments in    17 channels. Unresolved        8 violations and      152 notes
1.007 Changed        2 of       26 tested segments in    15 channels. Unresolved        9 violations and      153 notes
1.008 Changed        3 of       24 tested segments in    15 channels. Unresolved        9 violations and      153 notes
1.009 Changed        4 of       26 tested segments in    14 channels. Unresolved        9 violations and      153 notes
1.010 Changed        5 of       26 tested segments in    16 channels. Unresolved        9 violations and      153 notes
1.011 Changed        2 of       27 tested segments in    15 channels. Unresolved        9 violations and      153 notes
1.012 Changed        3 of       25 tested segments in    16 channels. Unresolved        9 violations and      153 notes
1.013 Changed        0 of       24 tested segments in    15 channels. Unresolved        9 violations and      153 notes
1.014 Changed        3 of       25 tested segments in    16 channels. Unresolved        9 violations and      153 notes
1.015 Changed        3 of       24 tested segments in    14 channels. Unresolved        9 violations and      153 notes
1.016 Changed        6 of       25 tested segments in    15 channels. Unresolved        9 violations and      153 notes
1.017 Changed        2 of       29 tested segments in    17 channels. Unresolved       11 violations and      153 notes
1.018 Changed        7 of       39 tested segments in    19 channels. Unresolved       13 violations and      153 notes
1.019 Changed        9 of       42 tested segments in    20 channels. Unresolved       13 violations and      154 notes
1.020 Changed       11 of       50 tested segments in    20 channels. Unresolved       13 violations and      154 notes
1.021 Changed       12 of       57 tested segments in    22 channels. Unresolved       11 violations and      155 notes
1.022 Changed        9 of       46 tested segments in    20 channels. Unresolved        8 violations and      156 notes
1.023 Changed        2 of       27 tested segments in    13 channels. Unresolved        7 violations and      155 notes
1.024 Changed        5 of       21 tested segments in    14 channels. Unresolved        8 violations and      155 notes
1.025 Changed        2 of       20 tested segments in    12 channels. Unresolved        7 violations and      155 notes
1.026 Changed        5 of       27 tested segments in    18 channels. Unresolved        8 violations and      154 notes
1.027 Changed        1 of       21 tested segments in    12 channels. Unresolved        7 violations and      153 notes
1.028 Changed        1 of       17 tested segments in    12 channels. Unresolved        7 violations and      153 notes
1.029 Changed        3 of       21 tested segments in    14 channels. Unresolved        8 violations and      153 notes
1.030 Changed        3 of       18 tested segments in    12 channels. Unresolved        7 violations and      153 notes
1.031 Changed        2 of       19 tested segments in    13 channels. Unresolved        7 violations and      153 notes
1.032 Changed        3 of       17 tested segments in    12 channels. Unresolved        7 violations and      153 notes
1.033 Changed        0 of       20 tested segments in    14 channels. Unresolved        8 violations and      153 notes
1.034 Changed        0 of       13 tested segments in     9 channels. Unresolved        8 violations and      153 notes
1.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        8 violations and      153 notes
Result=end(begin): viols=8(12), notes=153(154)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 1.7G

Run(2) ...
2.000 Changed        2 of      342 tested segments in    52 channels. Unresolved        7 violations and      151 notes
2.001 Changed        1 of      168 tested segments in    48 channels. Unresolved        7 violations and      151 notes
2.002 Changed        4 of      170 tested segments in    48 channels. Unresolved        7 violations and      151 notes
2.003 Changed        2 of       26 tested segments in    16 channels. Unresolved        7 violations and      151 notes
2.004 Changed        2 of       21 tested segments in    13 channels. Unresolved        7 violations and      151 notes
2.005 Changed        2 of       18 tested segments in    13 channels. Unresolved        7 violations and      151 notes
2.006 Changed        1 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.007 Changed        2 of       18 tested segments in    13 channels. Unresolved        7 violations and      151 notes
2.008 Changed        2 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.009 Changed        1 of       18 tested segments in    13 channels. Unresolved        7 violations and      151 notes
2.010 Changed        2 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.011 Changed        2 of       18 tested segments in    13 channels. Unresolved        7 violations and      151 notes
2.012 Changed        1 of       19 tested segments in    13 channels. Unresolved        8 violations and      151 notes
2.013 Changed        2 of       18 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.014 Changed        4 of       20 tested segments in    14 channels. Unresolved        8 violations and      151 notes
2.015 Changed        2 of       19 tested segments in    13 channels. Unresolved        8 violations and      151 notes
2.016 Changed        2 of       21 tested segments in    12 channels. Unresolved        8 violations and      151 notes
2.017 Changed        0 of       19 tested segments in    13 channels. Unresolved        7 violations and      151 notes
2.018 Changed        2 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.019 Changed        1 of       18 tested segments in    13 channels. Unresolved        7 violations and      151 notes
2.020 Changed        1 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.021 Changed        0 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.022 Changed        0 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.023 Changed        1 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.024 Changed        0 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.025 Changed        0 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.026 Changed        0 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.027 Changed        1 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.028 Changed        0 of       18 tested segments in    13 channels. Unresolved        7 violations and      151 notes
2.029 Changed        0 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.030 Changed        0 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.031 Changed        0 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.032 Changed        0 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.033 Changed        0 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
2.034 Changed        0 of       14 tested segments in    10 channels. Unresolved        7 violations and      151 notes
2.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        7 violations and      151 notes
Result=end(begin): viols=7(7), notes=151(151)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.7G

Run(3) ...
3.000 Changed        2 of      242 tested segments in    50 channels. Unresolved        7 violations and      151 notes
3.001 Changed        4 of      167 tested segments in    48 channels. Unresolved        7 violations and      151 notes
3.002 Changed        3 of      167 tested segments in    48 channels. Unresolved        7 violations and      151 notes
3.003 Changed        5 of      167 tested segments in    48 channels. Unresolved        7 violations and      151 notes
3.004 Changed        2 of       19 tested segments in    13 channels. Unresolved        7 violations and      151 notes
3.005 Changed        4 of       19 tested segments in    13 channels. Unresolved        7 violations and      151 notes
3.006 Changed        5 of       17 tested segments in    11 channels. Unresolved        7 violations and      151 notes
3.007 Changed        4 of       21 tested segments in    14 channels. Unresolved        8 violations and      151 notes
3.008 Changed        6 of       20 tested segments in    12 channels. Unresolved        7 violations and      151 notes
3.009 Changed        6 of       21 tested segments in    12 channels. Unresolved        8 violations and      151 notes
3.010 Changed        6 of       19 tested segments in    12 channels. Unresolved        8 violations and      151 notes
3.011 Changed        5 of       25 tested segments in    14 channels. Unresolved        7 violations and      151 notes
3.012 Changed        2 of       19 tested segments in    12 channels. Unresolved        7 violations and      151 notes
3.013 Changed        5 of       23 tested segments in    12 channels. Unresolved        7 violations and      151 notes
3.014 Changed        4 of       25 tested segments in    14 channels. Unresolved        7 violations and      151 notes
3.015 Changed        4 of       19 tested segments in    13 channels. Unresolved        7 violations and      151 notes
3.016 Changed        4 of       19 tested segments in    12 channels. Unresolved        7 violations and      151 notes
3.017 Changed        5 of       24 tested segments in    13 channels. Unresolved        7 violations and      151 notes
3.018 Changed        2 of       24 tested segments in    13 channels. Unresolved        7 violations and      151 notes
3.019 Changed        5 of       19 tested segments in    12 channels. Unresolved        7 violations and      151 notes
3.020 Changed        3 of       23 tested segments in    13 channels. Unresolved        7 violations and      151 notes
3.021 Changed        4 of       19 tested segments in    12 channels. Unresolved        7 violations and      151 notes
3.022 Changed        3 of       24 tested segments in    13 channels. Unresolved        7 violations and      151 notes
3.023 Changed        5 of       20 tested segments in    13 channels. Unresolved        7 violations and      151 notes
3.024 Changed        3 of       23 tested segments in    13 channels. Unresolved        7 violations and      151 notes
3.025 Changed        5 of       19 tested segments in    12 channels. Unresolved        7 violations and      151 notes
3.026 Changed        4 of       25 tested segments in    14 channels. Unresolved        7 violations and      151 notes
3.027 Changed        3 of       19 tested segments in    12 channels. Unresolved        7 violations and      151 notes
3.028 Changed        3 of       23 tested segments in    12 channels. Unresolved        7 violations and      151 notes
3.029 Changed        1 of       24 tested segments in    13 channels. Unresolved        7 violations and      151 notes
3.030 Changed        0 of       17 tested segments in    12 channels. Unresolved        7 violations and      151 notes
3.031 Changed        1 of       18 tested segments in    12 channels. Unresolved        7 violations and      151 notes
3.032 Changed        1 of       22 tested segments in    12 channels. Unresolved        7 violations and      151 notes
3.033 Changed        0 of       20 tested segments in    11 channels. Unresolved        7 violations and      151 notes
3.034 Changed        0 of       13 tested segments in     8 channels. Unresolved        7 violations and      151 notes
3.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        7 violations and      151 notes
Result=end(begin): viols=7(7), notes=151(151)
Drc convergence rate is 0%
Not enough improvement on this run. Stop.
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 1.7G

Write routing ...
M1: 2509 vias and 281 wires with length 0.209 (0.004 in non-prefer direction)
M2: 3993 vias and 3603 wires with length 3.129 (0.112 in non-prefer direction)
M3: 194 vias and 2405 wires with length 4.556 (0.020 in non-prefer direction)
M4: 0 vias and 119 wires with length 0.255 (0.006 in non-prefer direction)
M5: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M6: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 6696 vias and 6408 wires with length 8.149 (0.142 in non-prefer direction)

Total 7 violated segments:
Viol: Stat short - 7

Total 151 notes:
Note: Wire in port - 1
Note: Offgrid - 68
Note: Fork - 6
Note: Split - 50
Note: Parallel length - 14
Note: Segment orientation - 12

Info: Via overhang - 15
Info: Detour - 4
info UI33: performed track routing for 5 sec (CPU time: 5 sec; MEM: RSS - 387M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 367M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 385M, CVMEM - 1703M, PVMEM - 2263M, PRSS - 367M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 367M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 367M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 367M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.1070 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   34 with    136 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 885  | 2632 | 
|-----------------------+------+------|
| To be routed :        | 855  | 2426 | 
|-----------------------+------+------|
|   - signal            | 855  | 2426 | 
|-----------------------+------+------|
| To be skipped :       | 30   | 206  | 
|-----------------------+------+------|
|   - marked dont_route | 8    | 199  | 
|-----------------------+------+------|
|   - less 2 pins       | 21   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 855  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 570000 574000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.301924 min: 0.000000 avg: 0.126919
info metal2 layer density max: 0.151094 min: 0.000000 avg: 0.057582
info metal3 layer density max: 0.275210 min: 0.000000 avg: 0.083327
info metal4 layer density max: 0.082371 min: 0.000000 avg: 0.022816
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.317817
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.006379
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 8 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 367M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 367M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 367M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 367M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 367M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.1070 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 367M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 367M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0           | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0 | tr_opt_wns_0 | tr_opt_hold_0 | tr_opt_tr_1                        | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| elapsed_time  (min)    | 00h 06m                           | 00h 00m               | 00h 00m      | 00h 00m      | 00h 00m          | 00h 00m      | 00h 00m       | 00h 00m                            | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| cpu_time  (min)        | 0.0005555555555555556d00.0h 00.0m | 0.0003125d00.0h 00.0m | 00.0h00.0m   | 00.0h00.0m   | 00.0h00.0m       | 00.0h00.0m   | 00.0h00.0m    | 0.00010416666666666667d00.0h 00.0m | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| heap_memory  (Mb)      | 1210                              | 1210                  | 1210         | 1210         | 1210             | 1210         | 1210          | 1210                               | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| logic_utilization  (%) | 54.63                             | 54.63                 | 54.63        | 54.63        | 54.63            | 54.63        | 54.63         | 54.63                              | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                   | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 0.0                                | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                   | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 0.0                                | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                   | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 0.0                                | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                   | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 0.0                                | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| setup_viols            | 0                                 | 0                     | 0            | 0            | 0                | 0            | 0             | 0                                  | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| hold_viols             | 0                                 | 0                     | 0            | 0            | 0                | 0            | 0             | 0                                  | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| slew_viols             | 0                                 | 0                     | 0            | 0            | 0                | 0            | 0             | 0                                  | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                   | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 0.0                                | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                   | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 0.0                                | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| overflow_edges         | 0                                 |                       |              |              |                  |              |               |                                    | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| overflow_nodes         | 0                                 |                       |              |              |                  |              |               |                                    | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| wire_len_total  (mm)   | 5.8                               | 9.2                   | 9.2          | 9.2          | 9.2              | 9.2          | 9.2           | 9.2                                | 
|------------------------+-----------------------------------+-----------------------+--------------+--------------+------------------+--------------+---------------+------------------------------------|
| via_count_total        | 2024                              | 7293                  | 7293         | 7293         | 7293             | 7293         | 7293          | 7299                               | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
info UI30: performing final routing on partition integrationMult (started at Tue Jan 3 02:04:32 2023)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   34 with     96 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 885  | 2632 | 
|-------------------+------+------|
| To be routed :    | 864  | 2632 | 
|-------------------+------+------|
|   - signal        | 863  | 2625 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 21   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 21   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 863  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 8    | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=1700
Total opens=7 (nets=1)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=10
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (4/4): opens (7->0), viols (10->6)
Result=end(begin): opens=0(7), viols=6(10)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (4/4): viols (6->0)
Result=end(begin): opens=0(0), viols=0(6)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...
Routing windows accepted: 7 rejected: 1
Finish Final Routing ...

Changed nets: 9 (1%)
Saving routing in 'eco' mode ...

Number of touched nets: 9
Number of changed nets: 9

0 nets (0 clocks) have got their timing invalidated
2 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:32 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:32 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.1070 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:32 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:32 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.1070 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'true'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   34 with     96 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 885  | 2632 | 
|-----------------------+------+------|
| To be routed :        | 855  | 2426 | 
|-----------------------+------+------|
|   - signal            | 855  | 2426 | 
|-----------------------+------+------|
| To be skipped :       | 30   | 206  | 
|-----------------------+------+------|
|   - marked dont_route | 8    | 199  | 
|-----------------------+------+------|
|   - less 2 pins       | 21   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 7    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 855  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 570000 574000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.301924 min: 0.000000 avg: 0.126891
info metal2 layer density max: 0.151094 min: 0.000000 avg: 0.057647
info metal3 layer density max: 0.275210 min: 0.000000 avg: 0.083419
info metal4 layer density max: 0.082371 min: 0.000000 avg: 0.022824
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.317817
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.006379
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 8 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:32 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:32 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.1070 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Tue Jan 3 02:04:33 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   34 with     96 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 885  | 2632 | 
|-------------------+------+------|
| To be routed :    | 864  | 2632 | 
|-------------------+------+------|
|   - signal        | 863  | 2625 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 21   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 21   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 863  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 8    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 370M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 02:04:33 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 374M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 40% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 20% 40% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Incremental timing update of 861 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Tue Jan 3 02:04:35 2023
  
-------------------------------------------------------------------------------------------------
|                                  DFM via replacement report                                   |
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3  | via4   | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
| Checked vias      | 7310  | 2724  | 4386  | 198   | 2      | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
| Replaced vias     | 6263  | 2046  | 4028  | 187   | 2      | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
| Replaced vias (%) | 85.68 | 75.11 | 91.84 | 94.44 | 100.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
-------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------
|                                      Via statistics in the design                                       |
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4   | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Number of vias  (thousand) | 7.33   | 2.72  | 4.41  | 0.20  | 0.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 37.17 | 60.10 | 2.70  | 0.03   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Single vias (%)            | 14.54  | 24.89 | 8.56  | 5.56  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Double vias (%)            | 85.46  | 75.11 | 91.44 | 94.44 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 1 sec (CPU time: 1 sec; MEM: RSS - 396M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1703M, PVMEM - 2263M, PRSS - 377M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Tue Jan 3 02:04:36 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1703M, PVMEM - 2263M, PRSS - 377M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 384M, CVMEM - 1703M, PVMEM - 2263M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:37 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:37 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
-------------------------------------------------------------------------
|      MCMM variability report for design 'integrationMult' (pico)      |
|-----------------------+-------+-----+---------+-------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+-------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 102.0 | 0.0 | 0       | 101.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: No cells is specified for USQ opt. Obtaining cells from clock network ...
RRT info: Using '3' cells for USQ opt

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 30    | 
|-------------------------------+-------|
| Total Sequential cells        | 184   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 7     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 7     | 
-----------------------------------------


Found 7 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 7 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 184 pre-existing "fixed" Sequential leaf cells of clock networks
 184 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 30 clock nets
Clearing dont_route property from 30 clock nets

All Clock networks set for partition integrationMult.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 02:04:37 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:37 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 02:04:37 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).

WNS:0 TNS:0 TNDD:-899.0 WHS:0 THS:0 THDD:-399.0 SLEW:0 CAP:0.0 AREA:1638.03

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-899.0 WHS:0 THS:0 THDD:-399.0 SLEW:0 CAP:0.0 AREA:1638.03
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-899.0 WHS:0 THS:0 THDD:-399.0 SLEW:0 CAP:0.0 AREA:1638.03

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:37 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 02:04:37 2023)
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:37 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 02:04:37 2023
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).

WNS:0 TNS:0 TNDD:-899.0 WHS:0 THS:0 THDD:-399.0 SLEW:0 CAP:0.0 AREA:1638.03

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-899.0 WHS:0 THS:0 THDD:-399.0 SLEW:0 CAP:0.0 AREA:1638.03
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-899.0 WHS:0 THS:0 THDD:-399.0 SLEW:0 CAP:0.0 AREA:1638.03

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=62.2098%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Tue Jan 3 02:04:37 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 9     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 738   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 7     | 0.94       | 
| Inverters      | 86    | 11.65      | 
| Registers      | 184   | 24.93      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 253   | 34.28      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 738   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1638.03                | 54.63           | 
| Buffers, Inverters | 66.5                   | 2.21            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2998.09                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 877   | 100        | 
| Orphaned        | 22    | 2.5        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 590   | 67.27      | 
| 2 Fanouts       | 137   | 15.62      | 
| 3-30 Fanouts    | 125   | 14.25      | 
| 30-127 Fanouts  | 3     | 0.34       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |============ 2
50  |======================================================================== 12
55  |================================================ 8
60  |================== 3
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Tue Jan 3 02:04:37 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 731 movable and 7 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 44 cut rows, with average utilization 54.3808%, utilization with cell bloats 54.3808%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 184 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 731, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 731                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 30    | 
|-------------------------------+-------|
| Total Sequential cells        | 184   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 7     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 7     | 
-----------------------------------------


Found 7 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 7 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 184 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

info CHK10: Checking placement...
info Found 547 movable and 191 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: integrationMult; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition integrationMult:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 02:04:37 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 883        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 02:04:37 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 883        | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 02:04:37 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 883        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:37 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:37 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
-------------------------------------------------------------------------
|      MCMM variability report for design 'integrationMult' (pico)      |
|-----------------------+-------+-----+---------+-------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+-------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 102.0 | 0.0 | 0       | 101.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   34 with    136 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 885  | 2632 | 
|-------------------+------+------|
| To be routed :    | 863  | 2625 | 
|-------------------+------+------|
|   - signal        | 863  | 2625 | 
|-------------------+------+------|
| To be skipped :   | 22   | 7    | 
|-------------------+------+------|
|   - less 2 pins   | 21   | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 863  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 8    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 570000 574000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.307194 min: 0.000000 avg: 0.130503
info metal2 layer density max: 0.180291 min: 0.000000 avg: 0.069403
info metal3 layer density max: 0.290716 min: 0.000000 avg: 0.088471
info metal4 layer density max: 0.084886 min: 0.000000 avg: 0.023285
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.317817
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.006379
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 8 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Tue Jan 3 02:04:38 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   34 with     96 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 885  | 2632 | 
|-------------------+------+------|
| To be routed :    | 864  | 2632 | 
|-------------------+------+------|
|   - signal        | 863  | 2625 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 21   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 21   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 863  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 8    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 02:04:38 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:38 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 02:04:38 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
-------------------------------------------------------------------------
|      MCMM variability report for design 'integrationMult' (pico)      |
|-----------------------+-------+-----+---------+-------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+-------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 102.0 | 0.0 | 0       | 101.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 40% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 20% 40% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Incremental timing update of 9 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Tue Jan 3 02:04:39 2023
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 7310  | 2724 | 4386 | 198  | 2    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 9     | 4    | 5    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.12  | 0.15 | 0.11 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------
|                                      Via statistics in the design                                       |
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4   | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Number of vias  (thousand) | 7.33   | 2.72  | 4.41  | 0.20  | 0.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 37.17 | 60.10 | 2.70  | 0.03   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Single vias (%)            | 14.42  | 24.74 | 8.44  | 5.56  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Double vias (%)            | 85.58  | 75.26 | 91.56 | 94.44 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition integrationMult (started at Tue Jan 3 02:04:39 2023)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   34 with     96 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 885  | 2632 | 
|-------------------+------+------|
| To be routed :    | 864  | 2632 | 
|-------------------+------+------|
|   - signal        | 863  | 2625 | 
|-------------------+------+------|
|   - tieoff        | 1    | 7    | 
|-------------------+------+------|
| To be skipped :   | 21   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 21   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 863  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 8    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 02:04:40 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M, PRSS - 377M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '8' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1742M, PVMEM - 2263M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Tue Jan 03 02:04:40 EET 2023
Report 'application': Application Report
Generated on Tue Jan 3 02:04:40 2023
  
-------------------------------------------------------------------------------------------------
|                         Application CPU time and memory usage status                          |
|-----------------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1742                                                               | 
| Heap memory (MBytes)     | 1210                                                               | 
| Resident memory (MBytes) | 390                                                                | 
| CPU time (minutes)       | 1.57                                                               | 
| Elapsed time (minutes)   | 6.3                                                                | 
| Load Averages            | 0.70 0.55 0.44                                                     | 
| Build                    | 1.68700.2.290                                                      | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019       | 
| Calibre Version          | Calibre library v2019.2_14.13                                      | 
| Computer Name            | 192.168.219.130                                                    | 
| Cores                    | 6                                                                  | 
| Frequency (GHz)          | 2.6                                                                | 
| Execution mode           | 64                                                                 | 
| Process id               | 24152                                                              | 
| Interaction mode         | window                                                             | 
| Log file                 | LOGs/nitro.log                                                     | 
| Journal file             | LOGs/nitro.jou                                                     | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_192.168.219.130_24152 | 
-------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Tue Jan 03 02:04:40 EET 2023
NRF info: Writing Detailed Setup Timing Path Reports Tue Jan 03 02:04:40 EET 2023
NRF info: Writing Detailed Hold Timing Path Reports Tue Jan 03 02:04:41 EET 2023
NRF info: Writing Timing Drc Reports Tue Jan 03 02:04:41 EET 2023
NRF info: Writing Physical Reports Tue Jan 03 02:04:41 EET 2023
NRF info: Reports completed Tue Jan 03 02:04:41 EET 2023
info UI33: performed source of flow_scripts/3_route.tcl for 38 sec (CPU time: 47 sec; MEM: RSS - 391M, CVMEM - 1742M, PVMEM - 2263M)
