#ifndef CPUEMU__W65C02S__INSTRUCTION_IMPL_HPP
#define CPUEMU__W65C02S__INSTRUCTION_IMPL_HPP

#include <map>
#include <vector>

#include "cpu.hpp"
#include "instruction.hpp"
#include "cycle_op.hpp"

namespace emu::w65c02s
{

const std::map<Instruction, std::vector<CycleOp>> InstructionSequences = {
    { Instruction::ADC_ABS,         {}},
    { Instruction::ADC_ABS_X,       {}},
    { Instruction::ADC_ABS_Y,       {}},
    { Instruction::ADC_IMM,         {}},
    { Instruction::ADC_ZP,          {}},
    { Instruction::ADC_ZP_IND,      {}},
    { Instruction::ADC_ZP_X,        {}},
    { Instruction::ADC_ZP_X_IND,    {}},
    { Instruction::ADC_ZP_IND_Y,    {}},
    { Instruction::AND_ABS,         {}},
    { Instruction::AND_ABS_X,       {}},
    { Instruction::AND_ABS_Y,       {}},
    { Instruction::AND_IMM,         {}},
    { Instruction::AND_ZP,          {}},
    { Instruction::AND_ZP_IND,      {}},
    { Instruction::AND_ZP_X,        {}},
    { Instruction::AND_ZP_X_IND,    {}},
    { Instruction::AND_ZP_IND_Y,    {}},
    { Instruction::ASL_ABS,         {}},
    { Instruction::ASL_ABS_X,       {}},
    { Instruction::ASL_ACC,         {}},
    { Instruction::ASL_ZP,          {}},
    { Instruction::ASL_ZP_X,        {}},
    { Instruction::BBR0,            {}},
    { Instruction::BBR1,            {}},
    { Instruction::BBR2,            {}},
    { Instruction::BBR3,            {}},
    { Instruction::BBR4,            {}},
    { Instruction::BBR5,            {}},
    { Instruction::BBR6,            {}},
    { Instruction::BBR7,            {}},
    { Instruction::BBS0,            {}},
    { Instruction::BBS1,            {}},
    { Instruction::BBS2,            {}},
    { Instruction::BBS3,            {}},
    { Instruction::BBS4,            {}},
    { Instruction::BBS5,            {}},
    { Instruction::BBS6,            {}},
    { Instruction::BBS7,            {}},
    { Instruction::BCC,             {}},
    { Instruction::BCS,             {}},
    { Instruction::BEQ,             {}},
    { Instruction::BNE,             {}},
    { Instruction::BPL,             {}},
    { Instruction::BMI,             {}},
    { Instruction::BVC,             {}},
    { Instruction::BVS,             {}},
    { Instruction::BRA,             {}},
    { Instruction::BIT_ABS,         {}},
    { Instruction::BIT_ABS_X,       {}},
    { Instruction::BIT_IMM,         {}},
    { Instruction::BIT_ZP,          {}},
    { Instruction::BIT_ZP_X,        {}},
    { Instruction::BRK,             {}},
    { Instruction::CLC,             {}},
    { Instruction::CLD,             {}},
    { Instruction::CLI,             {}},
    { Instruction::CLV,             {}},
    { Instruction::CMP_ABS,         {}},
    { Instruction::CMP_ABS_X,       {}},
    { Instruction::CMP_ABS_Y,       {}},
    { Instruction::CMP_IMM,         {}},
    { Instruction::CMP_ZP,          {}},
    { Instruction::CMP_ZP_IND,      {}},
    { Instruction::CMP_ZP_X,        {}},
    { Instruction::CMP_ZP_X_IND,    {}},
    { Instruction::CMP_ZP_IND_Y,    {}},
    { Instruction::CPX_ABS,         {}},
    { Instruction::CPX_IMM,         {}},
    { Instruction::CPX_ZP,          {}},
    { Instruction::CPY_ABS,         {}},
    { Instruction::CPY_IMM,         {}},
    { Instruction::CPY_ZP,          {}},
    { Instruction::DEC_ABS,         {}},
    { Instruction::DEC_ABS_X,       {}},
    { Instruction::DEC_ZP,          {}},
    { Instruction::DEC_ZP_X,        {}},
    { Instruction::DEC_ACC,         {}},
    { Instruction::DEX,             {}},
    { Instruction::DEY,             {}},
    { Instruction::EOR_ABS,         {}},
    { Instruction::EOR_ABS_X,       {}},
    { Instruction::EOR_ABS_Y,       {}},
    { Instruction::EOR_IMM,         {}},
    { Instruction::EOR_ZP,          {}},
    { Instruction::EOR_ZP_IND,      {}},
    { Instruction::EOR_ZP_X,        {}},
    { Instruction::EOR_ZP_X_IND,    {}},
    { Instruction::EOR_ZP_IND_Y,    {}},
    { Instruction::INC_ABS,         {}},
    { Instruction::INC_ABS_X,       {}},
    { Instruction::INC_ZP,          {}},
    { Instruction::INC_ZP_X,        {}},
    { Instruction::INC_ACC,         {}},
    { Instruction::INX,             {}},
    { Instruction::INY,             {}},
    { Instruction::JMP_ABS,         {}},
    { Instruction::JMP_ABS_IND,     {}},
    { Instruction::JMP_ABS_X_IND,   {}},
    { Instruction::JSR,             {}},
    { Instruction::LDA_ABS,         {}},
    { Instruction::LDA_ABS_X,       {}},
    { Instruction::LDA_ABS_Y,       {}},
    { Instruction::LDA_IMM,         {}},
    { Instruction::LDA_ZP,          {}},
    { Instruction::LDA_ZP_IND,      {}},
    { Instruction::LDA_ZP_X,        {}},
    { Instruction::LDA_ZP_X_IND,    {}},
    { Instruction::LDA_ZP_IND_Y,    {}},
    { Instruction::LDX_ABS,         {}},
    { Instruction::LDX_ABS_Y,       {}},
    { Instruction::LDX_IMM,         {}},
    { Instruction::LDX_ZP,          {}},
    { Instruction::LDX_ZP_Y,        {}},
    { Instruction::LDY_ABS,         {}},
    { Instruction::LDY_ABS_X,       {}},
    { Instruction::LDY_IMM,         {}},
    { Instruction::LDY_ZP,          {}},
    { Instruction::LDY_ZP_X,        {}},
    { Instruction::LSR_ABS,         {}},
    { Instruction::LSR_ABS_X,       {}},
    { Instruction::LSR_ACC,         {}},
    { Instruction::LSR_ZP,          {}},
    { Instruction::LSR_ZP_X,        {}},
    { Instruction::NOP,             {}},
    { Instruction::ORA_ABS,         {}},
    { Instruction::ORA_ABS_X,       {}},
    { Instruction::ORA_ABS_Y,       {}},
    { Instruction::ORA_IMM,         {}},
    { Instruction::ORA_ZP,          {}},
    { Instruction::ORA_ZP_IND,      {}},
    { Instruction::ORA_ZP_X,        {}},
    { Instruction::ORA_ZP_X_IND,    {}},
    { Instruction::ORA_ZP_IND_Y,    {}},
    { Instruction::PHA,             {}},
    { Instruction::PHP,             {}},
    { Instruction::PHX,             {}},
    { Instruction::PHY,             {}},
    { Instruction::PLA,             {}},
    { Instruction::PLP,             {}},
    { Instruction::PLX,             {}},
    { Instruction::PLY,             {}},
    { Instruction::RMB0,            {}},
    { Instruction::RMB1,            {}},
    { Instruction::RMB2,            {}},
    { Instruction::RMB3,            {}},
    { Instruction::RMB4,            {}},
    { Instruction::RMB5,            {}},
    { Instruction::RMB6,            {}},
    { Instruction::RMB7,            {}},
    { Instruction::SMB0,            {}},
    { Instruction::SMB1,            {}},
    { Instruction::SMB2,            {}},
    { Instruction::SMB3,            {}},
    { Instruction::SMB4,            {}},
    { Instruction::SMB5,            {}},
    { Instruction::SMB6,            {}},
    { Instruction::SMB7,            {}},
    { Instruction::ROL_ABS,         {}},
    { Instruction::ROL_ABS_X,       {}},
    { Instruction::ROL_IMM,         {}},
    { Instruction::ROL_ZP,          {}},
    { Instruction::ROL_ZP_X,        {}},
    { Instruction::ROR_ABS,         {}},
    { Instruction::ROR_ABS_X,       {}},
    { Instruction::ROR_IMM,         {}},
    { Instruction::ROR_ZP,          {}},
    { Instruction::ROR_ZP_X,        {}},
    { Instruction::RTI,             {}},
    { Instruction::RTS,             {}},
    { Instruction::SBC_ABS,         {}},
    { Instruction::SBC_ABS_X,       {}},
    { Instruction::SBC_ABS_Y,       {}},
    { Instruction::SBC_IMM,         {}},
    { Instruction::SBC_ZP,          {}},
    { Instruction::SBC_ZP_IND,      {}},
    { Instruction::SBC_ZP_X,        {}},
    { Instruction::SBC_ZP_X_IND,    {}},
    { Instruction::SBC_ZP_IND_Y,    {}},
    { Instruction::SEC,             {}},
    { Instruction::SED,             {}},
    { Instruction::SEI,             {}},
    { Instruction::STA_ABS,         {}},
    { Instruction::STA_ABS_X,       {}},
    { Instruction::STA_ABS_Y,       {}},
    { Instruction::STA_ZP,          {}},
    { Instruction::STA_ZP_IND,      {}},
    { Instruction::STA_ZP_X,        {}},
    { Instruction::STA_ZP_X_IND,    {}},
    { Instruction::STA_ZP_IND_Y,    {}},
    { Instruction::STX_ABS,         {}},
    { Instruction::STX_ZP,          {}},
    { Instruction::STX_ZP_Y,        {}},
    { Instruction::STY_ABS,         {}},
    { Instruction::STY_ZP,          {}},
    { Instruction::STY_ZP_X,        {}},
    { Instruction::STZ_ABS,         {}},
    { Instruction::STZ_ABS_X,       {}},
    { Instruction::STZ_ZP,          {}},
    { Instruction::STZ_ZP_X,        {}},
    { Instruction::STP,             {}},
    { Instruction::TRB_ABS,         {}},
    { Instruction::TRB_ZP,          {}},
    { Instruction::TSB_ABS,         {}},
    { Instruction::TSB_ZP,          {}},
    { Instruction::TAX,             {}},
    { Instruction::TAY,             {}},
    { Instruction::TSX,             {}},
    { Instruction::TXA,             {}},
    { Instruction::TXS,             {}},
    { Instruction::TYA,             {}},
    { Instruction::WAI,             {}}
};

}

#endif//CPUEMU__W65C02S__INSTRUCTION_IMPL_HPP